###############################################################
#  Generated by:      Cadence Innovus 18.13-s088_1
#  OS:                Linux x86_64(Host ID hansolo.poly.edu)
#  Generated on:      Fri Mar  5 21:10:32 2021
#  Design:            picorv32
#  Command:           report_timing -max_paths 150000 > ${REPORTS_DIR}/timing.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin reg_op1_reg[23]/CK 
Endpoint:   reg_op1_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.429
- Arrival Time                  0.453
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.059 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.043 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.068 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.085 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.107 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.135 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.165 | 
     | FE_RC_2017_0       | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.189 | 
     | g205298            | A1 v -> ZN v | AND2_X4  | 0.038 |   0.252 |    0.227 | 
     | FE_OCPC473_n_10355 | A v -> Z v   | BUF_X2   | 0.026 |   0.278 |    0.253 | 
     | FE_RC_1347_0       | A1 v -> ZN v | AND2_X4  | 0.035 |   0.312 |    0.288 | 
     | g195989            | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.354 |    0.330 | 
     | FE_RC_1861_0       | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.374 |    0.350 | 
     | FE_RC_1862_0       | A v -> ZN ^  | INV_X2   | 0.017 |   0.391 |    0.367 | 
     | FE_RC_2188_0       | A2 ^ -> ZN v | NAND4_X4 | 0.024 |   0.415 |    0.391 | 
     | g220233            | A2 v -> ZN ^ | NOR2_X2  | 0.025 |   0.440 |    0.416 | 
     | g193977__1474      | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.453 |    0.429 | 
     | reg_op1_reg[23]    | D v          | DFF_X2   | 0.000 |   0.453 |    0.429 | 
     +---------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin reg_op1_reg[18]/CK 
Endpoint:   reg_op1_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.451
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.055 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.047 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.072 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.089 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.111 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.139 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.169 | 
     | FE_RC_2017_0       | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.193 | 
     | g205298            | A1 v -> ZN v | AND2_X4  | 0.038 |   0.252 |    0.231 | 
     | FE_OCPC473_n_10355 | A v -> Z v   | BUF_X2   | 0.026 |   0.278 |    0.257 | 
     | FE_RC_1347_0       | A1 v -> ZN v | AND2_X4  | 0.035 |   0.312 |    0.292 | 
     | FE_RC_2294_0       | B1 v -> ZN ^ | AOI22_X2 | 0.043 |   0.355 |    0.335 | 
     | FE_RC_1845_0       | A2 ^ -> ZN v | NAND2_X2 | 0.016 |   0.371 |    0.351 | 
     | FE_RC_1846_0       | A v -> ZN ^  | INV_X2   | 0.016 |   0.387 |    0.367 | 
     | FE_RC_1998_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.415 |    0.395 | 
     | FE_RC_1574_0       | A2 v -> ZN ^ | NOR2_X4  | 0.024 |   0.439 |    0.419 | 
     | FE_RC_2311_0       | B1 ^ -> ZN v | OAI21_X1 | 0.012 |   0.451 |    0.431 | 
     | reg_op1_reg[18]    | D v          | DFF_X1   | 0.000 |   0.451 |    0.431 | 
     +---------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin reg_op1_reg[28]/CK 
Endpoint:   reg_op1_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.446
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.050 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.052 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.078 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.095 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.116 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.144 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.175 | 
     | FE_RC_2017_0       | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.199 | 
     | g226851            | A1 v -> ZN v | AND2_X4  | 0.040 |   0.254 |    0.239 | 
     | g225976            | A1 v -> ZN v | AND2_X4  | 0.033 |   0.287 |    0.272 | 
     | FE_OCPC328_n_32295 | A v -> ZN ^  | INV_X8   | 0.019 |   0.306 |    0.291 | 
     | FE_OCPC331_n_32295 | A ^ -> ZN v  | INV_X8   | 0.010 |   0.316 |    0.301 | 
     | FE_RC_2240_0       | A1 v -> ZN ^ | AOI22_X2 | 0.028 |   0.345 |    0.330 | 
     | FE_RC_97_0         | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.361 |    0.346 | 
     | FE_RC_2281_0       | A2 v -> ZN ^ | NOR2_X2  | 0.036 |   0.397 |    0.382 | 
     | FE_RC_2285_0       | A2 ^ -> ZN v | NAND2_X4 | 0.014 |   0.411 |    0.396 | 
     | FE_RC_23_0         | A2 v -> ZN ^ | NOR2_X2  | 0.022 |   0.433 |    0.418 | 
     | g193982__6877      | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.446 |    0.431 | 
     | reg_op1_reg[28]    | D v          | DFF_X1   | 0.000 |   0.446 |    0.431 | 
     +---------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin reg_op1_reg[11]/CK 
Endpoint:   reg_op1_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.456
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.049 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.053 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.078 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.095 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.117 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.145 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.175 | 
     | FE_RC_2017_0       | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.199 | 
     | g205298            | A1 v -> ZN v | AND2_X4  | 0.038 |   0.252 |    0.237 | 
     | FE_OCPC471_n_10355 | A v -> Z v   | BUF_X4   | 0.025 |   0.277 |    0.262 | 
     | g203843            | A1 v -> ZN ^ | NAND2_X4 | 0.017 |   0.293 |    0.279 | 
     | FE_DBTC15_n_8391   | A ^ -> ZN v  | INV_X8   | 0.018 |   0.312 |    0.297 | 
     | FE_RC_1564_0       | B1 v -> ZN ^ | AOI22_X2 | 0.037 |   0.349 |    0.334 | 
     | FE_RC_1731_0       | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.365 |    0.350 | 
     | FE_RC_1732_0       | A v -> ZN ^  | INV_X1   | 0.012 |   0.377 |    0.363 | 
     | FE_RC_2090_0       | A1 ^ -> ZN v | NAND4_X1 | 0.022 |   0.399 |    0.384 | 
     | FE_RC_1150_0       | A v -> ZN ^  | INV_X1   | 0.020 |   0.419 |    0.404 | 
     | FE_RC_1148_0       | A1 ^ -> ZN ^ | AND2_X4  | 0.027 |   0.446 |    0.431 | 
     | FE_RC_1566_0       | B1 ^ -> ZN v | OAI21_X2 | 0.010 |   0.456 |    0.441 | 
     | reg_op1_reg[11]    | D v          | DFF_X1   | 0.000 |   0.456 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin reg_op1_reg[19]/CK 
Endpoint:   reg_op1_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.454
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |           |       |  -0.035 |   -0.048 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1    | 0.102 |   0.067 |    0.054 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4   | 0.025 |   0.093 |    0.079 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2  | 0.017 |   0.110 |    0.096 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4   | 0.022 |   0.131 |    0.118 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4  | 0.028 |   0.159 |    0.146 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4   | 0.030 |   0.190 |    0.176 | 
     | FE_RC_2017_0      | B1 ^ -> ZN v | OAI21_X4  | 0.024 |   0.214 |    0.200 | 
     | g205298           | A1 v -> ZN v | AND2_X4   | 0.038 |   0.252 |    0.238 | 
     | g203847           | A1 v -> ZN v | AND2_X4   | 0.032 |   0.283 |    0.270 | 
     | FE_OCPC473_n_8395 | A v -> Z v   | BUF_X2    | 0.036 |   0.319 |    0.306 | 
     | g228225           | B1 v -> ZN ^ | AOI221_X2 | 0.064 |   0.383 |    0.370 | 
     | FE_RC_80_0        | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.405 |    0.391 | 
     | FE_RC_2168_0      | B1 v -> ZN ^ | OAI21_X2  | 0.023 |   0.427 |    0.414 | 
     | g753              | A2 ^ -> ZN v | NAND4_X1  | 0.026 |   0.454 |    0.441 | 
     | reg_op1_reg[19]   | D v          | DFF_X1    | 0.000 |   0.454 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin reg_op1_reg[4]/CK 
Endpoint:   reg_op1_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.452
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg     | CK ^         |          |       |  -0.035 |   -0.048 | 
     | instr_lw_reg     | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.054 | 
     | g121             | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.079 | 
     | FE_RC_1995_0     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.097 | 
     | FE_RC_14_0       | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.118 | 
     | FE_RC_1179_0     | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.146 | 
     | g2662            | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.177 | 
     | FE_RC_2017_0     | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.201 | 
     | g205298          | A1 v -> ZN v | AND2_X4  | 0.038 |   0.252 |    0.238 | 
     | FE_RC_1350_0     | A v -> ZN ^  | INV_X2   | 0.018 |   0.269 |    0.256 | 
     | FE_RC_1348_0     | A2 ^ -> ZN v | NOR2_X4  | 0.013 |   0.282 |    0.269 | 
     | FE_OCPC51_n_8390 | A v -> Z v   | BUF_X4   | 0.028 |   0.310 |    0.297 | 
     | FE_RC_19_0       | A1 v -> ZN ^ | NAND2_X4 | 0.013 |   0.323 |    0.310 | 
     | FE_RC_18_0       | A1 ^ -> ZN v | NAND2_X4 | 0.012 |   0.335 |    0.322 | 
     | FE_RC_17_0       | A v -> ZN ^  | AOI21_X4 | 0.033 |   0.369 |    0.355 | 
     | g205673          | A1 ^ -> ZN v | NAND3_X2 | 0.020 |   0.388 |    0.375 | 
     | g220231          | B1 v -> ZN ^ | AOI21_X2 | 0.022 |   0.411 |    0.398 | 
     | FE_RC_1647_0     | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.426 |    0.413 | 
     | FE_RC_1648_0     | A v -> ZN ^  | INV_X1   | 0.012 |   0.438 |    0.425 | 
     | FE_RC_1175_0     | A1 ^ -> ZN v | NAND3_X1 | 0.014 |   0.452 |    0.439 | 
     | reg_op1_reg[4]   | D v          | DFF_X2   | 0.000 |   0.452 |    0.439 | 
     +-------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin reg_op1_reg[27]/CK 
Endpoint:   reg_op1_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.443
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.046 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.055 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.081 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.098 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.120 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.148 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.178 | 
     | FE_RC_2017_0       | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.202 | 
     | FE_RC_2106_0       | A1 v -> ZN ^ | NAND2_X4 | 0.021 |   0.234 |    0.223 | 
     | FE_RC_2107_0       | A ^ -> ZN v  | INV_X8   | 0.014 |   0.248 |    0.236 | 
     | g221504            | A1 v -> ZN v | AND2_X4  | 0.028 |   0.276 |    0.265 | 
     | FE_OCPC320_n_27625 | A v -> ZN ^  | INV_X8   | 0.016 |   0.292 |    0.281 | 
     | FE_OCPC324_n_27625 | A ^ -> ZN v  | INV_X4   | 0.016 |   0.308 |    0.296 | 
     | g221527            | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.349 |    0.337 | 
     | g194500__9682      | A2 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.387 |    0.375 | 
     | FE_RC_2041_0       | A2 ^ -> ZN v | NAND4_X4 | 0.025 |   0.411 |    0.400 | 
     | FE_RC_1387_0       | A1 v -> ZN ^ | NAND2_X2 | 0.014 |   0.425 |    0.413 | 
     | FE_RC_1612_0       | A2 ^ -> ZN v | NAND3_X1 | 0.018 |   0.443 |    0.431 | 
     | reg_op1_reg[27]    | D v          | DFF_X1   | 0.000 |   0.443 |    0.431 | 
     +---------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin reg_op1_reg[6]/CK 
Endpoint:   reg_op1_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.450
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.046 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.056 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.082 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.099 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.120 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.148 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.179 | 
     | FE_RC_2017_0      | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.203 | 
     | g216380_dup       | A1 v -> ZN v | AND2_X4  | 0.036 |   0.250 |    0.239 | 
     | g216383           | A1 v -> ZN v | AND2_X4  | 0.031 |   0.281 |    0.270 | 
     | FE_OCPC83_n_22200 | A v -> Z v   | BUF_X16  | 0.029 |   0.310 |    0.299 | 
     | FE_RC_1383_0      | B1 v -> ZN ^ | AOI22_X2 | 0.036 |   0.346 |    0.335 | 
     | g194436__4296     | A2 ^ -> ZN ^ | AND2_X2  | 0.037 |   0.383 |    0.372 | 
     | FE_RC_1137_0      | A3 ^ -> ZN v | NAND4_X4 | 0.031 |   0.414 |    0.403 | 
     | FE_RC_1362_0      | A2 v -> ZN ^ | NOR2_X4  | 0.024 |   0.438 |    0.427 | 
     | FE_RC_2083_0      | B1 ^ -> ZN v | OAI21_X1 | 0.012 |   0.450 |    0.439 | 
     | reg_op1_reg[6]    | D v          | DFF_X2   | 0.000 |   0.450 |    0.439 | 
     +--------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin reg_op1_reg[20]/CK 
Endpoint:   reg_op1_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.452
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.045 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.057 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.082 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.099 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.121 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.149 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.179 | 
     | FE_RC_2017_0      | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.203 | 
     | FE_RC_2106_0      | A1 v -> ZN ^ | NAND2_X4 | 0.021 |   0.234 |    0.224 | 
     | FE_RC_2107_0      | A ^ -> ZN v  | INV_X8   | 0.014 |   0.248 |    0.238 | 
     | g198205           | A1 v -> ZN v | AND2_X4  | 0.029 |   0.277 |    0.266 | 
     | FE_OCPC311_n_4240 | A v -> Z v   | BUF_X16  | 0.031 |   0.308 |    0.297 | 
     | g195948           | B1 v -> ZN ^ | AOI22_X2 | 0.037 |   0.344 |    0.334 | 
     | g209811           | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.376 |    0.365 | 
     | FE_RC_32_0        | A v -> ZN ^  | INV_X1   | 0.021 |   0.397 |    0.386 | 
     | FE_RC_1132_0      | A2 ^ -> ZN v | NAND2_X2 | 0.018 |   0.415 |    0.404 | 
     | FE_RC_1676_0      | B2 v -> ZN ^ | OAI21_X4 | 0.025 |   0.440 |    0.429 | 
     | FE_RC_1675_0      | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.452 |    0.441 | 
     | reg_op1_reg[20]   | D v          | DFF_X1   | 0.000 |   0.452 |    0.441 | 
     +--------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin reg_op1_reg[8]/CK 
Endpoint:   reg_op1_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.453
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.045 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.057 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.082 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.099 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.121 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.149 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.179 | 
     | FE_RC_2017_0       | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.203 | 
     | g226851            | A1 v -> ZN v | AND2_X4  | 0.040 |   0.254 |    0.244 | 
     | g225974            | A1 v -> ZN v | AND2_X4  | 0.035 |   0.289 |    0.279 | 
     | FE_OCPC271_n_32293 | A v -> Z v   | BUF_X16  | 0.027 |   0.317 |    0.306 | 
     | g226873            | A1 v -> ZN ^ | AOI22_X1 | 0.030 |   0.347 |    0.336 | 
     | g194444__2900      | A2 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.385 |    0.374 | 
     | FE_RC_1999_0       | A3 ^ -> ZN v | NAND4_X4 | 0.027 |   0.412 |    0.402 | 
     | FE_RC_2061_0       | B2 v -> ZN ^ | OAI21_X2 | 0.028 |   0.441 |    0.430 | 
     | FE_RC_1181_0       | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.453 |    0.443 | 
     | reg_op1_reg[8]     | D v          | DFF_X1   | 0.000 |   0.453 |    0.443 | 
     +---------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin reg_op1_reg[21]/CK 
Endpoint:   reg_op1_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.450
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.045 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.057 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.082 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.100 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.121 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.149 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.180 | 
     | FE_RC_2017_0      | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.204 | 
     | FE_RC_2106_0      | A1 v -> ZN ^ | NAND2_X4 | 0.021 |   0.234 |    0.224 | 
     | FE_RC_2107_0      | A ^ -> ZN v  | INV_X8   | 0.014 |   0.248 |    0.238 | 
     | g198217           | A1 v -> ZN v | AND2_X4  | 0.029 |   0.277 |    0.267 | 
     | FE_OCPC306_n_4222 | A v -> Z v   | BUF_X16  | 0.031 |   0.308 |    0.298 | 
     | g195970           | B1 v -> ZN ^ | AOI22_X2 | 0.041 |   0.349 |    0.339 | 
     | g194482__5953     | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.383 |    0.372 | 
     | FE_RC_2074_0      | A4 ^ -> ZN v | NAND4_X4 | 0.031 |   0.414 |    0.403 | 
     | FE_RC_1561_0      | A2 v -> ZN ^ | NOR2_X4  | 0.024 |   0.438 |    0.428 | 
     | FE_RC_1560_0      | B1 ^ -> ZN v | OAI21_X1 | 0.012 |   0.450 |    0.440 | 
     | reg_op1_reg[21]   | D v          | DFF_X1   | 0.000 |   0.450 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin reg_op1_reg[1]/CK 
Endpoint:   reg_op1_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.448
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |           |       |  -0.035 |   -0.043 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1    | 0.102 |   0.067 |    0.058 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4   | 0.025 |   0.093 |    0.084 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2  | 0.017 |   0.110 |    0.101 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4   | 0.022 |   0.131 |    0.123 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4  | 0.028 |   0.159 |    0.151 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4   | 0.030 |   0.190 |    0.181 | 
     | FE_RC_2017_0       | B1 ^ -> ZN v | OAI21_X4  | 0.024 |   0.214 |    0.205 | 
     | g205298            | A1 v -> ZN v | AND2_X4   | 0.038 |   0.252 |    0.243 | 
     | FE_OCPC471_n_10355 | A v -> Z v   | BUF_X4    | 0.025 |   0.277 |    0.268 | 
     | g203843            | A1 v -> ZN ^ | NAND2_X4  | 0.017 |   0.293 |    0.285 | 
     | g214479            | A1 ^ -> ZN ^ | OR2_X2    | 0.029 |   0.322 |    0.314 | 
     | g194123__1309      | C1 ^ -> ZN v | OAI221_X1 | 0.023 |   0.345 |    0.337 | 
     | FE_RC_2391_0       | A v -> ZN ^  | INV_X1    | 0.020 |   0.366 |    0.357 | 
     | FE_RC_2389_0       | A2 ^ -> ZN v | NAND3_X2  | 0.020 |   0.386 |    0.377 | 
     | FE_RC_2388_0       | A1 v -> ZN ^ | NOR2_X2   | 0.019 |   0.405 |    0.396 | 
     | FE_RC_2441_0       | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.419 |    0.410 | 
     | FE_RC_2442_0       | A v -> ZN ^  | INV_X1    | 0.012 |   0.431 |    0.422 | 
     | FE_RC_1917_0       | A2 ^ -> ZN v | NAND3_X1  | 0.017 |   0.448 |    0.439 | 
     | reg_op1_reg[1]     | D v          | DFF_X2    | 0.000 |   0.448 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin reg_op1_reg[7]/CK 
Endpoint:   reg_op1_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.450
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.043 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.058 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.084 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.101 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.123 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.151 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.181 | 
     | FE_RC_2017_0       | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.205 | 
     | g205298            | A1 v -> ZN v | AND2_X4  | 0.038 |   0.252 |    0.243 | 
     | FE_OCPC471_n_10355 | A v -> Z v   | BUF_X4   | 0.025 |   0.277 |    0.268 | 
     | g203843            | A1 v -> ZN ^ | NAND2_X4 | 0.017 |   0.293 |    0.285 | 
     | FE_DBTC15_n_8391   | A ^ -> ZN v  | INV_X8   | 0.018 |   0.312 |    0.303 | 
     | FE_RC_1559_0       | B1 v -> ZN ^ | AOI22_X2 | 0.037 |   0.349 |    0.340 | 
     | g194441__2683      | A2 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.382 |    0.373 | 
     | FE_RC_2238_0       | A1 ^ -> ZN v | NAND4_X2 | 0.022 |   0.404 |    0.396 | 
     | g209797            | A1 v -> ZN ^ | NOR3_X2  | 0.030 |   0.434 |    0.426 | 
     | g193961__5953      | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.450 |    0.441 | 
     | reg_op1_reg[7]     | D v          | DFF_X2   | 0.000 |   0.450 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin reg_op1_reg[26]/CK 
Endpoint:   reg_op1_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.449
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.043 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.059 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.084 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.101 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.123 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.151 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.181 | 
     | FE_RC_2017_0      | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.205 | 
     | FE_RC_2106_0      | A1 v -> ZN ^ | NAND2_X4 | 0.021 |   0.234 |    0.226 | 
     | FE_RC_2107_0      | A ^ -> ZN v  | INV_X8   | 0.014 |   0.248 |    0.240 | 
     | g198205           | A1 v -> ZN v | AND2_X4  | 0.029 |   0.277 |    0.268 | 
     | FE_OCPC311_n_4240 | A v -> Z v   | BUF_X16  | 0.031 |   0.308 |    0.299 | 
     | g196034           | B1 v -> ZN ^ | AOI22_X2 | 0.037 |   0.344 |    0.335 | 
     | FE_RC_1716_0      | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.364 |    0.355 | 
     | FE_RC_1714_0      | A2 v -> ZN ^ | NOR2_X2  | 0.024 |   0.388 |    0.380 | 
     | FE_RC_1710_0      | A2 ^ -> ZN v | NAND2_X1 | 0.024 |   0.413 |    0.404 | 
     | FE_RC_1701_0      | A2 v -> ZN ^ | NOR2_X4  | 0.024 |   0.436 |    0.428 | 
     | g193980__2683     | B1 ^ -> ZN v | OAI21_X1 | 0.012 |   0.449 |    0.440 | 
     | reg_op1_reg[26]   | D v          | DFF_X2   | 0.000 |   0.449 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin alu_out_q_reg[27]/CK 
Endpoint:   alu_out_q_reg[27]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.432
- Arrival Time                  0.441
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |          |       |  -0.035 |   -0.043 | 
     | instr_sub_reg             | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.065 |    0.056 | 
     | FE_OCPC237_instr_sub      | A v -> Z v   | BUF_X4   | 0.029 |   0.094 |    0.085 | 
     | FE_OCPC242_instr_sub      | A v -> ZN ^  | INV_X4   | 0.018 |   0.112 |    0.103 | 
     | FE_OCPC142_n              | A ^ -> ZN v  | INV_X8   | 0.013 |   0.125 |    0.117 | 
     | g85073__219214            | A v -> Z v   | MUX2_X1  | 0.064 |   0.189 |    0.180 | 
     | addinc_ADD_UNS_OP_2_g2264 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.223 |    0.214 | 
     | FE_RC_2443_0              | B2 v -> ZN ^ | AOI21_X4 | 0.030 |   0.253 |    0.244 | 
     | FE_RC_1693_0              | A ^ -> ZN v  | OAI21_X4 | 0.023 |   0.275 |    0.267 | 
     | FE_RC_2146_0              | A2 v -> ZN ^ | NAND3_X4 | 0.019 |   0.294 |    0.285 | 
     | g216642                   | A2 ^ -> ZN ^ | AND4_X4  | 0.064 |   0.358 |    0.349 | 
     | g222410                   | B2 ^ -> ZN v | OAI21_X1 | 0.021 |   0.379 |    0.370 | 
     | g222409                   | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.419 |    0.411 | 
     | g199741                   | B1 v -> ZN ^ | OAI21_X2 | 0.022 |   0.441 |    0.432 | 
     | alu_out_q_reg[27]         | D ^          | DFF_X1   | 0.000 |   0.441 |    0.432 | 
     +----------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin reg_next_pc_reg[28]/CK 
Endpoint:   reg_next_pc_reg[28]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.441
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                         |              |           |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |           |       |  -0.035 |   -0.043 | 
     | instr_jal_reg                           | CK ^ -> QN ^ | SDFF_X1   | 0.108 |   0.073 |    0.065 | 
     | FE_OCPC146_n_70                         | A ^ -> Z ^   | BUF_X2    | 0.029 |   0.102 |    0.093 | 
     | FE_OCPC150_n_70                         | A ^ -> ZN v  | INV_X4    | 0.012 |   0.114 |    0.105 | 
     | g90406__227551                          | A1 v -> ZN v | AND2_X4   | 0.029 |   0.142 |    0.134 | 
     | add_1564_33_Y_add_1555_32_spec2_g1423   | A1 v -> ZN v | OR2_X4    | 0.039 |   0.181 |    0.173 | 
     | add_1564_33_Y_add_1555_32_spec2_g1396   | A v -> ZN ^  | INV_X1    | 0.012 |   0.193 |    0.185 | 
     | add_1564_33_Y_add_1555_32_spec2_g1322   | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.209 |    0.200 | 
     | add_1564_33_Y_add_1555_32_spec2_g1280   | A v -> ZN ^  | AOI21_X2  | 0.039 |   0.248 |    0.239 | 
     | FE_RC_2115_0                            | A ^ -> ZN v  | OAI21_X2  | 0.024 |   0.272 |    0.264 | 
     | add_1564_33_Y_add_1555_32_spec2_g203585 | A1 v -> ZN v | OR2_X4    | 0.046 |   0.319 |    0.310 | 
     | add_1564_33_Y_add_1555_32_spec2_g1204   | C1 v -> ZN ^ | AOI221_X2 | 0.046 |   0.364 |    0.356 | 
     | FE_RC_1301_0                            | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.382 |    0.373 | 
     | FE_RC_1300_0                            | A v -> ZN ^  | OAI21_X1  | 0.022 |   0.404 |    0.395 | 
     | g199518                                 | B1 ^ -> ZN v | AOI21_X1  | 0.016 |   0.420 |    0.412 | 
     | g199207                                 | A3 v -> ZN ^ | NAND4_X1  | 0.021 |   0.441 |    0.433 | 
     | reg_next_pc_reg[28]                     | D ^          | DFF_X1    | 0.000 |   0.441 |    0.433 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin reg_op1_reg[17]/CK 
Endpoint:   reg_op1_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.446
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.043 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.059 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.084 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.101 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.123 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.151 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.181 | 
     | FE_RC_2017_0       | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.205 | 
     | g216380_dup        | A1 v -> ZN v | AND2_X4  | 0.036 |   0.250 |    0.241 | 
     | g216385_dup        | A1 v -> ZN v | AND2_X4  | 0.031 |   0.281 |    0.273 | 
     | FE_OCPC289_FE_RN_7 | A v -> Z v   | BUF_X4   | 0.028 |   0.309 |    0.301 | 
     | g195906            | B1 v -> ZN ^ | AOI22_X4 | 0.036 |   0.345 |    0.337 | 
     | g194498__1474      | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.378 |    0.369 | 
     | FE_RC_2011_0       | A4 ^ -> ZN v | NAND4_X4 | 0.031 |   0.409 |    0.400 | 
     | FE_RC_1987_0       | A2 v -> ZN ^ | NOR2_X4  | 0.026 |   0.435 |    0.426 | 
     | FE_RC_1986_0       | B1 ^ -> ZN v | OAI21_X2 | 0.012 |   0.446 |    0.438 | 
     | reg_op1_reg[17]    | D v          | DFF_X1   | 0.000 |   0.446 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin reg_op1_reg[16]/CK 
Endpoint:   reg_op1_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.449
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.043 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.059 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.084 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.102 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.123 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.151 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.182 | 
     | FE_RC_2017_0       | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.206 | 
     | g205298            | A1 v -> ZN v | AND2_X4  | 0.038 |   0.252 |    0.243 | 
     | FE_OCPC473_n_10355 | A v -> Z v   | BUF_X2   | 0.026 |   0.278 |    0.270 | 
     | FE_RC_1347_0       | A1 v -> ZN v | AND2_X4  | 0.035 |   0.312 |    0.304 | 
     | g195888            | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.354 |    0.346 | 
     | FE_RC_1514_0       | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.373 |    0.365 | 
     | FE_RC_2192_0       | A1 v -> ZN ^ | NOR2_X2  | 0.023 |   0.397 |    0.388 | 
     | FE_RC_2191_0       | A1 ^ -> ZN v | NAND2_X2 | 0.018 |   0.415 |    0.406 | 
     | FE_RC_62_0         | A2 v -> ZN ^ | NOR2_X4  | 0.022 |   0.436 |    0.428 | 
     | FE_RC_2032_0       | B1 ^ -> ZN v | OAI21_X1 | 0.012 |   0.449 |    0.440 | 
     | reg_op1_reg[16]    | D v          | DFF_X2   | 0.000 |   0.449 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin alu_out_q_reg[23]/CK 
Endpoint:   alu_out_q_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.441
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |          |       |  -0.035 |   -0.043 | 
     | instr_sub_reg             | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.065 |    0.056 | 
     | FE_OCPC237_instr_sub      | A v -> Z v   | BUF_X4   | 0.029 |   0.094 |    0.086 | 
     | FE_OCPC242_instr_sub      | A v -> ZN ^  | INV_X4   | 0.018 |   0.112 |    0.104 | 
     | FE_OCPC142_n              | A ^ -> ZN v  | INV_X8   | 0.013 |   0.125 |    0.117 | 
     | g85073__219214            | A v -> Z v   | MUX2_X1  | 0.064 |   0.189 |    0.180 | 
     | addinc_ADD_UNS_OP_2_g2264 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.223 |    0.215 | 
     | FE_RC_2443_0              | B2 v -> ZN ^ | AOI21_X4 | 0.030 |   0.253 |    0.245 | 
     | FE_RC_1693_0              | A ^ -> ZN v  | OAI21_X4 | 0.023 |   0.275 |    0.267 | 
     | FE_RC_2146_0              | A2 v -> ZN ^ | NAND3_X4 | 0.019 |   0.294 |    0.286 | 
     | g216642                   | A2 ^ -> ZN ^ | AND4_X4  | 0.064 |   0.358 |    0.350 | 
     | FE_DBTC7_n_22463          | A ^ -> ZN v  | INV_X8   | 0.013 |   0.371 |    0.362 | 
     | FE_RC_1811_0              | B1 v -> ZN ^ | AOI21_X1 | 0.025 |   0.396 |    0.387 | 
     | addinc_ADD_UNS_OP_2_g1928 | B1 ^ -> ZN v | OAI21_X1 | 0.017 |   0.413 |    0.404 | 
     | g202413                   | A v -> ZN ^  | INV_X1   | 0.017 |   0.430 |    0.422 | 
     | g199745                   | B1 ^ -> ZN v | OAI21_X2 | 0.011 |   0.441 |    0.433 | 
     | alu_out_q_reg[23]         | D v          | DFF_X1   | 0.000 |   0.441 |    0.433 | 
     +----------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin reg_op2_reg[27]/CK 
Endpoint:   reg_op2_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.448
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.042 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.059 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.085 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.102 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.124 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.152 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.182 | 
     | FE_OCPC472_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.215 |    0.207 | 
     | FE_DBTC14_n_11142  | A ^ -> ZN v  | INV_X2   | 0.008 |   0.222 |    0.215 | 
     | g208853            | A1 v -> ZN v | AND2_X4  | 0.035 |   0.257 |    0.249 | 
     | g221787            | A1 v -> ZN v | AND2_X4  | 0.031 |   0.288 |    0.281 | 
     | FE_OCPC326_n_27907 | A v -> Z v   | BUF_X16  | 0.028 |   0.316 |    0.308 | 
     | g196451            | B1 v -> ZN ^ | AOI22_X1 | 0.039 |   0.355 |    0.347 | 
     | FE_RC_1880_0       | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.376 |    0.368 | 
     | FE_RC_1878_0       | A2 v -> ZN ^ | NOR2_X2  | 0.025 |   0.401 |    0.393 | 
     | FE_RC_2073_0       | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.432 |    0.424 | 
     | FE_RC_2072_0       | A2 ^ -> ZN v | NAND3_X2 | 0.017 |   0.448 |    0.441 | 
     | reg_op2_reg[27]    | D v          | DFF_X1   | 0.000 |   0.448 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin alu_out_q_reg[18]/CK 
Endpoint:   alu_out_q_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.432
- Arrival Time                  0.440
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |           |       |  -0.035 |   -0.042 | 
     | instr_sub_reg             | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.065 |    0.057 | 
     | FE_OCPC237_instr_sub      | A v -> Z v   | BUF_X4    | 0.029 |   0.094 |    0.086 | 
     | FE_OCPC242_instr_sub      | A v -> ZN ^  | INV_X4    | 0.018 |   0.112 |    0.104 | 
     | FE_OCPC142_n              | A ^ -> ZN v  | INV_X8    | 0.013 |   0.125 |    0.117 | 
     | g85073__219214            | A v -> Z v   | MUX2_X1   | 0.064 |   0.189 |    0.181 | 
     | addinc_ADD_UNS_OP_2_g2264 | A1 v -> ZN v | AND2_X2   | 0.034 |   0.223 |    0.215 | 
     | FE_RC_2443_0              | B2 v -> ZN ^ | AOI21_X4  | 0.030 |   0.253 |    0.245 | 
     | FE_RC_1693_0              | A ^ -> ZN v  | OAI21_X4  | 0.023 |   0.275 |    0.267 | 
     | FE_RC_2146_0              | A2 v -> ZN ^ | NAND3_X4  | 0.019 |   0.294 |    0.286 | 
     | g216642                   | A2 ^ -> ZN ^ | AND4_X4   | 0.064 |   0.358 |    0.350 | 
     | FE_DBTC7_n_22463          | A ^ -> ZN v  | INV_X8    | 0.013 |   0.371 |    0.363 | 
     | addinc_ADD_UNS_OP_2_g1950 | B1 v -> ZN ^ | AOI21_X4  | 0.023 |   0.394 |    0.386 | 
     | g210039                   | A ^ -> ZN v  | INV_X1    | 0.012 |   0.406 |    0.398 | 
     | FE_RC_398_0               | C1 v -> ZN ^ | OAI221_X2 | 0.026 |   0.432 |    0.424 | 
     | g199389                   | A ^ -> ZN v  | INV_X1    | 0.008 |   0.440 |    0.432 | 
     | alu_out_q_reg[18]         | D v          | DFF_X1    | 0.000 |   0.440 |    0.432 | 
     +-----------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin reg_op1_reg[10]/CK 
Endpoint:   reg_op1_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.448
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.042 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.060 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.085 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.102 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.124 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.152 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.182 | 
     | FE_RC_2017_0       | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.206 | 
     | g216380_dup        | A1 v -> ZN v | AND2_X4  | 0.036 |   0.250 |    0.242 | 
     | g216386            | A1 v -> ZN v | AND2_X4  | 0.030 |   0.280 |    0.272 | 
     | FE_OCPC270_n_22203 | A v -> Z v   | BUF_X16  | 0.031 |   0.311 |    0.303 | 
     | g195810            | B1 v -> ZN ^ | AOI22_X1 | 0.040 |   0.351 |    0.344 | 
     | g194454__2250      | A1 ^ -> ZN ^ | AND2_X2  | 0.038 |   0.390 |    0.382 | 
     | FE_RC_1830_0       | A2 ^ -> ZN v | NAND4_X4 | 0.027 |   0.417 |    0.409 | 
     | g270               | A1 v -> ZN ^ | NOR2_X4  | 0.019 |   0.436 |    0.428 | 
     | g264               | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.448 |    0.441 | 
     | reg_op1_reg[10]    | D v          | DFF_X1   | 0.000 |   0.448 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin reg_op2_reg[15]/CK 
Endpoint:   reg_op2_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.448
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.042 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.060 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.085 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.102 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.124 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.152 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.182 | 
     | FE_OCPC42_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.219 |    0.212 | 
     | g50               | A1 ^ -> ZN v | NOR2_X4  | 0.012 |   0.232 |    0.224 | 
     | g198834           | A1 v -> ZN v | AND2_X4  | 0.037 |   0.269 |    0.261 | 
     | g198185           | A1 v -> ZN v | AND2_X4  | 0.032 |   0.300 |    0.293 | 
     | FE_OCPC233_n_4272 | A v -> Z v   | BUF_X16  | 0.031 |   0.331 |    0.323 | 
     | g196275           | B1 v -> ZN ^ | AOI22_X2 | 0.042 |   0.372 |    0.365 | 
     | FE_RC_320_0       | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.393 |    0.386 | 
     | FE_RC_318_0       | A2 v -> ZN ^ | NOR2_X4  | 0.028 |   0.422 |    0.414 | 
     | g194075__224909   | A4 ^ -> ZN v | NAND4_X4 | 0.027 |   0.448 |    0.441 | 
     | reg_op2_reg[15]   | D v          | DFF_X1   | 0.000 |   0.448 |    0.441 | 
     +--------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin reg_op1_reg[29]/CK 
Endpoint:   reg_op1_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.449
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.042 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.060 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.085 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.102 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.124 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.152 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.182 | 
     | FE_RC_2017_0      | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.206 | 
     | FE_RC_2106_0      | A1 v -> ZN ^ | NAND2_X4 | 0.021 |   0.234 |    0.227 | 
     | FE_RC_2107_0      | A ^ -> ZN v  | INV_X8   | 0.014 |   0.248 |    0.241 | 
     | g198217           | A1 v -> ZN v | AND2_X4  | 0.029 |   0.277 |    0.270 | 
     | FE_OCPC306_n_4222 | A v -> Z v   | BUF_X16  | 0.031 |   0.308 |    0.301 | 
     | g196085           | B1 v -> ZN ^ | AOI22_X2 | 0.037 |   0.345 |    0.338 | 
     | g209773           | A2 ^ -> ZN ^ | AND2_X2  | 0.037 |   0.382 |    0.375 | 
     | FE_RC_2026_0      | A3 ^ -> ZN v | NAND4_X4 | 0.031 |   0.413 |    0.405 | 
     | g209771           | A2 v -> ZN ^ | NOR2_X4  | 0.024 |   0.437 |    0.430 | 
     | g193971__5019     | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.449 |    0.442 | 
     | reg_op1_reg[29]   | D v          | DFF_X1   | 0.000 |   0.449 |    0.442 | 
     +--------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin reg_op2_reg[20]/CK 
Endpoint:   reg_op2_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.448
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.041 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.060 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.086 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.103 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.125 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.153 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.183 | 
     | FE_OCPC42_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.219 |    0.212 | 
     | g50               | A1 ^ -> ZN v | NOR2_X4  | 0.012 |   0.232 |    0.225 | 
     | g198834           | A1 v -> ZN v | AND2_X4  | 0.037 |   0.269 |    0.262 | 
     | g198183           | A1 v -> ZN v | AND2_X4  | 0.034 |   0.303 |    0.296 | 
     | FE_OCPC67_n_4274  | A v -> Z v   | BUF_X16  | 0.031 |   0.334 |    0.327 | 
     | g196344           | A1 v -> ZN ^ | AOI22_X4 | 0.026 |   0.360 |    0.353 | 
     | FE_RC_2299_0      | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.375 |    0.368 | 
     | FE_RC_2298_0      | A1 v -> ZN ^ | NOR2_X2  | 0.018 |   0.393 |    0.386 | 
     | FE_RC_2297_0      | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.415 |    0.408 | 
     | FE_RC_1730_0      | A v -> ZN ^  | INV_X2   | 0.019 |   0.434 |    0.427 | 
     | FE_RC_1484_0      | A1 ^ -> ZN v | NAND3_X4 | 0.014 |   0.448 |    0.441 | 
     | reg_op2_reg[20]   | D v          | DFF_X1   | 0.000 |   0.448 |    0.441 | 
     +--------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin reg_op2_reg[11]/CK 
Endpoint:   reg_op2_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.449
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.041 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.060 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.086 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.103 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.125 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.153 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.183 | 
     | FE_OCPC42_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.219 |    0.212 | 
     | g50               | A1 ^ -> ZN v | NOR2_X4  | 0.012 |   0.232 |    0.225 | 
     | g198834           | A1 v -> ZN v | AND2_X4  | 0.037 |   0.269 |    0.262 | 
     | g198185           | A1 v -> ZN v | AND2_X4  | 0.032 |   0.300 |    0.294 | 
     | FE_OCPC233_n_4272 | A v -> Z v   | BUF_X16  | 0.031 |   0.331 |    0.324 | 
     | g196215           | B1 v -> ZN ^ | AOI22_X1 | 0.040 |   0.371 |    0.365 | 
     | FE_RC_343_0       | A2 ^ -> ZN v | NAND2_X1 | 0.028 |   0.399 |    0.393 | 
     | FE_RC_341_0       | A2 v -> ZN ^ | NOR2_X4  | 0.032 |   0.431 |    0.424 | 
     | FE_RC_1377_0      | A3 ^ -> ZN v | NAND3_X4 | 0.018 |   0.449 |    0.442 | 
     | reg_op2_reg[11]   | D v          | DFF_X1   | 0.000 |   0.449 |    0.442 | 
     +--------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin alu_out_q_reg[24]/CK 
Endpoint:   alu_out_q_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.435
- Arrival Time                  0.442
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |           |       |  -0.035 |   -0.041 | 
     | instr_sub_reg             | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.065 |    0.058 | 
     | FE_OCPC237_instr_sub      | A v -> Z v   | BUF_X4    | 0.029 |   0.094 |    0.087 | 
     | FE_OCPC242_instr_sub      | A v -> ZN ^  | INV_X4    | 0.018 |   0.112 |    0.105 | 
     | FE_OCPC142_n              | A ^ -> ZN v  | INV_X8    | 0.013 |   0.125 |    0.119 | 
     | g85073__219214            | A v -> Z v   | MUX2_X1   | 0.064 |   0.189 |    0.182 | 
     | addinc_ADD_UNS_OP_2_g2264 | A1 v -> ZN v | AND2_X2   | 0.034 |   0.223 |    0.216 | 
     | FE_RC_2443_0              | B2 v -> ZN ^ | AOI21_X4  | 0.030 |   0.253 |    0.246 | 
     | FE_RC_1693_0              | A ^ -> ZN v  | OAI21_X4  | 0.023 |   0.275 |    0.269 | 
     | FE_RC_2146_0              | A2 v -> ZN ^ | NAND3_X4  | 0.019 |   0.294 |    0.287 | 
     | g216642                   | A2 ^ -> ZN ^ | AND4_X4   | 0.064 |   0.358 |    0.351 | 
     | FE_DBTC7_n_22463          | A ^ -> ZN v  | INV_X8    | 0.013 |   0.371 |    0.364 | 
     | g87                       | B1 v -> ZN ^ | AOI21_X2  | 0.025 |   0.396 |    0.389 | 
     | g210031                   | A ^ -> ZN v  | INV_X1    | 0.009 |   0.405 |    0.398 | 
     | FE_RC_187_0               | C1 v -> ZN ^ | OAI221_X1 | 0.029 |   0.434 |    0.427 | 
     | g199712                   | A ^ -> ZN v  | INV_X1    | 0.008 |   0.442 |    0.435 | 
     | alu_out_q_reg[24]         | D v          | DFF_X1    | 0.000 |   0.442 |    0.435 | 
     +-----------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin reg_op1_reg[15]/CK 
Endpoint:   reg_op1_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.446
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.041 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.061 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.087 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.104 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.125 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.153 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.184 | 
     | FE_RC_2017_0       | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.208 | 
     | g216380_dup        | A1 v -> ZN v | AND2_X4  | 0.036 |   0.250 |    0.244 | 
     | g216385_dup        | A1 v -> ZN v | AND2_X4  | 0.031 |   0.281 |    0.275 | 
     | FE_OCPC289_FE_RN_7 | A v -> Z v   | BUF_X4   | 0.028 |   0.309 |    0.303 | 
     | g195880            | B1 v -> ZN ^ | AOI22_X2 | 0.036 |   0.345 |    0.339 | 
     | FE_RC_154_0        | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.365 |    0.359 | 
     | FE_RC_1671_0       | A2 v -> ZN ^ | NOR2_X2  | 0.028 |   0.393 |    0.387 | 
     | FE_RC_1670_0       | A1 ^ -> ZN v | NAND2_X2 | 0.018 |   0.412 |    0.405 | 
     | FE_RC_1948_0       | A2 v -> ZN ^ | NOR2_X4  | 0.022 |   0.433 |    0.427 | 
     | FE_RC_2067_0       | B1 ^ -> ZN v | OAI21_X1 | 0.012 |   0.446 |    0.439 | 
     | reg_op1_reg[15]    | D v          | DFF_X2   | 0.000 |   0.446 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin reg_op2_reg[7]/CK 
Endpoint:   reg_op2_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.447
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.041 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.061 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.087 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.104 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.125 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.153 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.184 | 
     | FE_OCPC42_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.219 |    0.213 | 
     | g50               | A1 ^ -> ZN v | NOR2_X4  | 0.012 |   0.232 |    0.226 | 
     | g198834           | A1 v -> ZN v | AND2_X4  | 0.037 |   0.269 |    0.263 | 
     | g198185           | A1 v -> ZN v | AND2_X4  | 0.032 |   0.300 |    0.294 | 
     | FE_OCPC233_n_4272 | A v -> Z v   | BUF_X16  | 0.031 |   0.331 |    0.325 | 
     | g196153           | B1 v -> ZN ^ | AOI22_X2 | 0.037 |   0.368 |    0.362 | 
     | FE_RC_288_0       | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.386 |    0.380 | 
     | FE_RC_287_0       | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.406 |    0.400 | 
     | FE_RC_253_0       | A1 ^ -> ZN ^ | AND2_X2  | 0.028 |   0.433 |    0.427 | 
     | FE_RC_1390_0      | A1 ^ -> ZN v | NAND3_X1 | 0.014 |   0.447 |    0.441 | 
     | reg_op2_reg[7]    | D v          | DFF_X2   | 0.000 |   0.447 |    0.441 | 
     +--------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin reg_op2_reg[17]/CK 
Endpoint:   reg_op2_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.447
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.041 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.061 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.087 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.104 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.125 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.153 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.184 | 
     | FE_OCPC472_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.215 |    0.209 | 
     | FE_DBTC14_n_11142  | A ^ -> ZN v  | INV_X2   | 0.008 |   0.222 |    0.217 | 
     | g208853            | A1 v -> ZN v | AND2_X4  | 0.035 |   0.257 |    0.251 | 
     | g221787            | A1 v -> ZN v | AND2_X4  | 0.031 |   0.288 |    0.282 | 
     | FE_OCPC326_n_27907 | A v -> Z v   | BUF_X16  | 0.028 |   0.316 |    0.310 | 
     | g196301            | B1 v -> ZN ^ | AOI22_X2 | 0.036 |   0.352 |    0.346 | 
     | FE_RC_264_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.034 |   0.385 |    0.379 | 
     | FE_RC_1901_0       | A2 ^ -> ZN v | NAND3_X2 | 0.020 |   0.405 |    0.399 | 
     | FE_RC_263_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.422 |    0.416 | 
     | FE_RC_2120_0       | A3 ^ -> ZN v | NAND4_X4 | 0.025 |   0.447 |    0.441 | 
     | reg_op2_reg[17]    | D v          | DFF_X1   | 0.000 |   0.447 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin reg_op2_reg[29]/CK 
Endpoint:   reg_op2_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.449
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.040 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.062 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.087 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.104 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.126 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.154 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.184 | 
     | FE_OCPC472_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.215 |    0.209 | 
     | FE_DBTC14_n_11142  | A ^ -> ZN v  | INV_X2   | 0.008 |   0.222 |    0.217 | 
     | g208853            | A1 v -> ZN v | AND2_X4  | 0.035 |   0.257 |    0.251 | 
     | g221787            | A1 v -> ZN v | AND2_X4  | 0.031 |   0.288 |    0.283 | 
     | FE_OCPC326_n_27907 | A v -> Z v   | BUF_X16  | 0.028 |   0.316 |    0.310 | 
     | g196482            | B1 v -> ZN ^ | AOI22_X1 | 0.040 |   0.355 |    0.350 | 
     | FE_RC_402_0        | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.376 |    0.371 | 
     | FE_RC_400_0        | A2 v -> ZN ^ | NOR2_X2  | 0.029 |   0.405 |    0.399 | 
     | FE_RC_2097_0       | A1 ^ -> ZN ^ | AND2_X4  | 0.031 |   0.436 |    0.430 | 
     | FE_RC_2096_0       | A1 ^ -> ZN v | NAND3_X4 | 0.013 |   0.449 |    0.443 | 
     | reg_op2_reg[29]    | D v          | DFF_X1   | 0.000 |   0.449 |    0.443 | 
     +---------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin reg_op2_reg[14]/CK 
Endpoint:   reg_op2_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.443
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.040 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.062 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.087 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.104 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.126 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.154 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.184 | 
     | FE_OCPC42_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.219 |    0.213 | 
     | g50               | A1 ^ -> ZN v | NOR2_X4  | 0.012 |   0.232 |    0.226 | 
     | g198834           | A1 v -> ZN v | AND2_X4  | 0.037 |   0.269 |    0.263 | 
     | g198183           | A1 v -> ZN v | AND2_X4  | 0.034 |   0.303 |    0.297 | 
     | FE_OCPC67_n_4274  | A v -> Z v   | BUF_X16  | 0.031 |   0.334 |    0.328 | 
     | g196254           | A1 v -> ZN ^ | AOI22_X2 | 0.026 |   0.360 |    0.354 | 
     | FE_RC_436_0       | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.379 |    0.373 | 
     | FE_RC_435_0       | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.398 |    0.392 | 
     | FE_RC_2081_0      | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.429 |    0.423 | 
     | FE_RC_2080_0      | A1 ^ -> ZN v | NAND3_X2 | 0.014 |   0.443 |    0.437 | 
     | reg_op2_reg[14]   | D v          | DFF_X2   | 0.000 |   0.443 |    0.437 | 
     +--------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin reg_op1_reg[3]/CK 
Endpoint:   reg_op1_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.443
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.040 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.062 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.087 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.104 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.126 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.154 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.184 | 
     | FE_RC_2017_0      | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.208 | 
     | g205298           | A1 v -> ZN v | AND2_X4  | 0.038 |   0.252 |    0.246 | 
     | g205302           | A1 v -> ZN ^ | NAND2_X2 | 0.027 |   0.278 |    0.273 | 
     | FE_DBTC13_n_10357 | A ^ -> ZN v  | INV_X8   | 0.024 |   0.302 |    0.297 | 
     | g195714__5019     | B1 v -> ZN ^ | AOI22_X1 | 0.038 |   0.341 |    0.335 | 
     | g194427__6083     | A1 ^ -> ZN ^ | AND2_X1  | 0.035 |   0.375 |    0.370 | 
     | g194119__1474     | B1 ^ -> ZN v | AOI21_X1 | 0.016 |   0.391 |    0.385 | 
     | g220187           | A1 v -> ZN ^ | NOR2_X2  | 0.023 |   0.414 |    0.409 | 
     | FE_RC_1547_0      | A4 ^ -> ZN v | NAND4_X1 | 0.029 |   0.443 |    0.437 | 
     | reg_op1_reg[3]    | D v          | DFF_X2   | 0.000 |   0.443 |    0.437 | 
     +--------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin alu_out_q_reg[22]/CK 
Endpoint:   alu_out_q_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.439
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |          |       |  -0.035 |   -0.040 | 
     | instr_sub_reg             | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.065 |    0.059 | 
     | FE_OCPC237_instr_sub      | A v -> Z v   | BUF_X4   | 0.029 |   0.094 |    0.088 | 
     | FE_OCPC242_instr_sub      | A v -> ZN ^  | INV_X4   | 0.018 |   0.112 |    0.106 | 
     | FE_OCPC142_n              | A ^ -> ZN v  | INV_X8   | 0.013 |   0.125 |    0.120 | 
     | g85073__219214            | A v -> Z v   | MUX2_X1  | 0.064 |   0.189 |    0.183 | 
     | addinc_ADD_UNS_OP_2_g2264 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.223 |    0.217 | 
     | FE_RC_2443_0              | B2 v -> ZN ^ | AOI21_X4 | 0.030 |   0.253 |    0.247 | 
     | FE_RC_1693_0              | A ^ -> ZN v  | OAI21_X4 | 0.023 |   0.275 |    0.270 | 
     | FE_RC_2146_0              | A2 v -> ZN ^ | NAND3_X4 | 0.019 |   0.294 |    0.288 | 
     | g216642                   | A2 ^ -> ZN ^ | AND4_X4  | 0.064 |   0.358 |    0.352 | 
     | FE_DBTC7_n_22463          | A ^ -> ZN v  | INV_X8   | 0.013 |   0.371 |    0.365 | 
     | addinc_ADD_UNS_OP_2_g1954 | B1 v -> ZN ^ | AOI21_X2 | 0.025 |   0.395 |    0.390 | 
     | addinc_ADD_UNS_OP_2_g1923 | B1 ^ -> ZN v | OAI21_X2 | 0.014 |   0.410 |    0.404 | 
     | g202407                   | A v -> ZN ^  | INV_X1   | 0.018 |   0.427 |    0.422 | 
     | g199747                   | B1 ^ -> ZN v | OAI21_X2 | 0.011 |   0.439 |    0.433 | 
     | alu_out_q_reg[22]         | D v          | DFF_X1   | 0.000 |   0.439 |    0.433 | 
     +----------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin reg_op1_reg[13]/CK 
Endpoint:   reg_op1_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.446
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.040 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.062 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.087 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.104 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.126 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.154 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.184 | 
     | FE_RC_2017_0      | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.208 | 
     | FE_RC_2106_0      | A1 v -> ZN ^ | NAND2_X4 | 0.021 |   0.234 |    0.229 | 
     | FE_RC_2107_0      | A ^ -> ZN v  | INV_X8   | 0.014 |   0.248 |    0.243 | 
     | g198198           | A1 v -> ZN v | AND2_X4  | 0.031 |   0.279 |    0.273 | 
     | FE_OCPC244_n_4253 | A v -> ZN ^  | INV_X8   | 0.016 |   0.295 |    0.289 | 
     | FE_OCPC247_n_4253 | A ^ -> ZN v  | INV_X8   | 0.011 |   0.306 |    0.301 | 
     | FE_RC_72_0        | B1 v -> ZN ^ | AOI22_X2 | 0.036 |   0.342 |    0.336 | 
     | FE_RC_1315_0      | A2 ^ -> ZN ^ | AND2_X2  | 0.037 |   0.379 |    0.374 | 
     | FE_RC_1314_0      | A4 ^ -> ZN v | NAND4_X4 | 0.028 |   0.407 |    0.402 | 
     | FE_RC_1158_0      | A2 v -> ZN ^ | NOR2_X2  | 0.025 |   0.433 |    0.427 | 
     | g193967__2703     | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.446 |    0.440 | 
     | reg_op1_reg[13]   | D v          | DFF_X2   | 0.000 |   0.446 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin reg_op1_reg[22]/CK 
Endpoint:   reg_op1_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.447
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.040 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.062 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.087 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.104 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.126 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.154 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.184 | 
     | FE_RC_2017_0       | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.208 | 
     | g226851            | A1 v -> ZN v | AND2_X4  | 0.040 |   0.254 |    0.249 | 
     | g225975            | A1 v -> ZN v | AND2_X4  | 0.035 |   0.290 |    0.284 | 
     | FE_OCPC303_n_32294 | A v -> Z v   | BUF_X4   | 0.027 |   0.317 |    0.312 | 
     | FE_RC_2028_0       | A1 v -> ZN ^ | AOI22_X2 | 0.025 |   0.342 |    0.337 | 
     | FE_RC_2244_0       | A4 ^ -> ZN v | NAND4_X1 | 0.031 |   0.373 |    0.368 | 
     | FE_RC_1684_0       | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.399 |    0.393 | 
     | FE_RC_1683_0       | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.416 |    0.410 | 
     | FE_RC_1682_0       | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.434 |    0.429 | 
     | g193976__3772      | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.447 |    0.442 | 
     | reg_op1_reg[22]    | D v          | DFF_X1   | 0.000 |   0.447 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin reg_op1_reg[0]/CK 
Endpoint:   reg_op1_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.442
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |           |       |  -0.035 |   -0.040 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1    | 0.102 |   0.067 |    0.062 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4   | 0.025 |   0.093 |    0.088 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2  | 0.017 |   0.110 |    0.105 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4   | 0.022 |   0.131 |    0.126 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4  | 0.028 |   0.159 |    0.154 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4   | 0.030 |   0.190 |    0.185 | 
     | FE_RC_2017_0      | B1 ^ -> ZN v | OAI21_X4  | 0.024 |   0.214 |    0.209 | 
     | g205298           | A1 v -> ZN v | AND2_X4   | 0.038 |   0.252 |    0.247 | 
     | g210844           | A1 v -> ZN v | AND2_X4   | 0.034 |   0.286 |    0.281 | 
     | FE_OCPC90_n_16568 | A v -> Z v   | BUF_X4    | 0.027 |   0.313 |    0.308 | 
     | g196549           | A1 v -> ZN ^ | NAND2_X2  | 0.011 |   0.324 |    0.319 | 
     | FE_RC_1906_0      | A ^ -> ZN v  | OAI221_X1 | 0.029 |   0.353 |    0.348 | 
     | FE_RC_2361_0      | A v -> ZN ^  | INV_X1    | 0.020 |   0.373 |    0.368 | 
     | FE_RC_2360_0      | B1 ^ -> ZN v | AOI21_X2  | 0.014 |   0.387 |    0.382 | 
     | g101              | A2 v -> ZN ^ | NOR2_X2   | 0.027 |   0.414 |    0.409 | 
     | FE_RC_2052_0      | A3 ^ -> ZN v | NAND4_X1  | 0.028 |   0.442 |    0.437 | 
     | reg_op1_reg[0]    | D v          | DFF_X2    | 0.000 |   0.442 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin reg_op1_reg[24]/CK 
Endpoint:   reg_op1_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.445
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.040 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.062 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.088 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.105 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.126 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.154 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.185 | 
     | FE_RC_2017_0       | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.209 | 
     | g205298            | A1 v -> ZN v | AND2_X4  | 0.038 |   0.252 |    0.247 | 
     | FE_OCPC473_n_10355 | A v -> Z v   | BUF_X2   | 0.026 |   0.278 |    0.273 | 
     | FE_RC_1347_0       | A1 v -> ZN v | AND2_X4  | 0.035 |   0.312 |    0.307 | 
     | g196004            | B1 v -> ZN ^ | AOI22_X2 | 0.043 |   0.355 |    0.350 | 
     | FE_RC_1720_0       | A2 ^ -> ZN v | NAND2_X2 | 0.020 |   0.375 |    0.370 | 
     | FE_RC_1719_0       | A1 v -> ZN ^ | NOR2_X4  | 0.019 |   0.394 |    0.389 | 
     | FE_RC_1718_0       | A1 ^ -> ZN v | NAND2_X2 | 0.017 |   0.411 |    0.406 | 
     | FE_RC_1319_0       | A2 v -> ZN ^ | NOR2_X4  | 0.021 |   0.432 |    0.428 | 
     | FE_RC_1318_0       | B1 ^ -> ZN v | OAI21_X1 | 0.012 |   0.445 |    0.440 | 
     | reg_op1_reg[24]    | D v          | DFF_X1   | 0.000 |   0.445 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin reg_next_pc_reg[22]/CK 
Endpoint:   reg_next_pc_reg[22]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.438
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                       |              |           |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                         | CK ^         |           |       |  -0.035 |   -0.040 | 
     | instr_jal_reg                         | CK ^ -> QN ^ | SDFF_X1   | 0.108 |   0.073 |    0.068 | 
     | FE_OCPC146_n_70                       | A ^ -> Z ^   | BUF_X2    | 0.029 |   0.102 |    0.097 | 
     | FE_OCPC150_n_70                       | A ^ -> ZN v  | INV_X4    | 0.012 |   0.114 |    0.109 | 
     | g90406__227551                        | A1 v -> ZN v | AND2_X4   | 0.029 |   0.142 |    0.137 | 
     | add_1564_33_Y_add_1555_32_spec3_g1423 | A1 v -> ZN v | OR2_X4    | 0.039 |   0.181 |    0.176 | 
     | add_1564_33_Y_add_1555_32_spec3_g1396 | A v -> ZN ^  | INV_X1    | 0.012 |   0.193 |    0.189 | 
     | FE_RC_1672_0                          | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.209 |    0.204 | 
     | FE_RC_2319_0                          | A v -> ZN ^  | AOI21_X2  | 0.039 |   0.248 |    0.243 | 
     | FE_RC_2132_0                          | A ^ -> ZN v  | OAI21_X2  | 0.024 |   0.272 |    0.267 | 
     | g37_0                                 | A1 v -> ZN v | OR2_X4    | 0.047 |   0.319 |    0.314 | 
     | add_1564_33_Y_add_1555_32_spec3_g1200 | C1 v -> ZN ^ | AOI221_X2 | 0.046 |   0.365 |    0.360 | 
     | FE_RC_1755_0                          | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.383 |    0.378 | 
     | FE_RC_1754_0                          | A v -> ZN ^  | OAI21_X1  | 0.022 |   0.404 |    0.400 | 
     | g199993                               | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.419 |    0.414 | 
     | FE_RC_1279_0                          | A2 v -> ZN ^ | NAND4_X1  | 0.018 |   0.438 |    0.433 | 
     | reg_next_pc_reg[22]                   | D ^          | DFF_X1    | 0.000 |   0.438 |    0.433 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin alu_out_q_reg[20]/CK 
Endpoint:   alu_out_q_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.435
- Arrival Time                  0.440
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |           |       |  -0.035 |   -0.039 | 
     | instr_sub_reg             | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.065 |    0.060 | 
     | FE_OCPC237_instr_sub      | A v -> Z v   | BUF_X4    | 0.029 |   0.094 |    0.090 | 
     | FE_OCPC242_instr_sub      | A v -> ZN ^  | INV_X4    | 0.018 |   0.112 |    0.108 | 
     | FE_OCPC142_n              | A ^ -> ZN v  | INV_X8    | 0.013 |   0.125 |    0.121 | 
     | g85073__219214            | A v -> Z v   | MUX2_X1   | 0.064 |   0.189 |    0.184 | 
     | addinc_ADD_UNS_OP_2_g2264 | A1 v -> ZN v | AND2_X2   | 0.034 |   0.223 |    0.219 | 
     | FE_RC_2443_0              | B2 v -> ZN ^ | AOI21_X4  | 0.030 |   0.253 |    0.249 | 
     | FE_RC_1693_0              | A ^ -> ZN v  | OAI21_X4  | 0.023 |   0.275 |    0.271 | 
     | FE_RC_2146_0              | A2 v -> ZN ^ | NAND3_X4  | 0.019 |   0.294 |    0.290 | 
     | g216642                   | A2 ^ -> ZN ^ | AND4_X4   | 0.064 |   0.358 |    0.354 | 
     | FE_DBTC7_n_22463          | A ^ -> ZN v  | INV_X8    | 0.013 |   0.371 |    0.366 | 
     | addinc_ADD_UNS_OP_2_g1958 | B1 v -> ZN ^ | AOI21_X4  | 0.023 |   0.394 |    0.390 | 
     | g210023                   | A ^ -> ZN v  | INV_X1    | 0.012 |   0.406 |    0.401 | 
     | FE_RC_1479_0              | C1 v -> ZN ^ | OAI221_X2 | 0.026 |   0.432 |    0.427 | 
     | g199711                   | A ^ -> ZN v  | INV_X1    | 0.008 |   0.440 |    0.435 | 
     | alu_out_q_reg[20]         | D v          | DFF_X1    | 0.000 |   0.440 |    0.435 | 
     +-----------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin reg_op2_reg[23]/CK 
Endpoint:   reg_op2_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.430
- Arrival Time                  0.434
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.039 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.063 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.088 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.106 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.127 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.155 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.186 | 
     | FE_OCPC42_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.219 |    0.215 | 
     | g50               | A1 ^ -> ZN v | NOR2_X4  | 0.012 |   0.232 |    0.227 | 
     | g198834           | A1 v -> ZN v | AND2_X4  | 0.037 |   0.269 |    0.265 | 
     | g198185           | A1 v -> ZN v | AND2_X4  | 0.032 |   0.300 |    0.296 | 
     | FE_OCPC233_n_4272 | A v -> Z v   | BUF_X16  | 0.031 |   0.331 |    0.327 | 
     | g196393           | B1 v -> ZN ^ | AOI22_X4 | 0.037 |   0.368 |    0.364 | 
     | FE_RC_313_0       | A2 ^ -> ZN v | NAND2_X2 | 0.019 |   0.387 |    0.383 | 
     | FE_RC_312_0       | A1 v -> ZN ^ | NOR2_X4  | 0.020 |   0.407 |    0.403 | 
     | FE_RC_2054_0      | A4 ^ -> ZN v | NAND4_X2 | 0.027 |   0.434 |    0.430 | 
     | reg_op2_reg[23]   | D v          | DFF_X1   | 0.000 |   0.434 |    0.430 | 
     +--------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin reg_next_pc_reg[26]/CK 
Endpoint:   reg_next_pc_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.438
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                          |              |          |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                            | CK ^         |          |       |  -0.035 |   -0.039 | 
     | instr_jal_reg                            | CK ^ -> QN ^ | SDFF_X1  | 0.108 |   0.073 |    0.069 | 
     | FE_OCPC146_n_70                          | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.102 |    0.098 | 
     | FE_OCPC150_n_70                          | A ^ -> ZN v  | INV_X4   | 0.012 |   0.114 |    0.110 | 
     | g90406__227551                           | A1 v -> ZN v | AND2_X4  | 0.029 |   0.142 |    0.138 | 
     | add_1564_33_Y_add_1555_32_spec0_g1417    | A1 v -> ZN v | OR2_X4   | 0.039 |   0.181 |    0.177 | 
     | add_1564_33_Y_add_1555_32_spec0_g1394    | A v -> ZN ^  | INV_X1   | 0.012 |   0.193 |    0.189 | 
     | FE_RC_1799_0                             | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.209 |    0.205 | 
     | add_1564_33_Y_add_1555_32_spec0_g1278    | A v -> ZN ^  | AOI21_X2 | 0.039 |   0.248 |    0.244 | 
     | FE_RC_2427_0                             | A ^ -> ZN v  | OAI21_X2 | 0.027 |   0.275 |    0.271 | 
     | add_1564_33_Y_add_1555_32_spec0_g1502    | A2 v -> ZN v | OR2_X2   | 0.053 |   0.327 |    0.323 | 
     | add_1564_33_Y_add_1555_32_spec0_fopt1488 | A v -> ZN ^  | INV_X2   | 0.017 |   0.344 |    0.340 | 
     | FE_RC_1588_0                             | B1 ^ -> ZN v | OAI21_X2 | 0.013 |   0.357 |    0.353 | 
     | g92                                      | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.394 |    0.390 | 
     | g205817                                  | B1 v -> ZN ^ | AOI21_X1 | 0.025 |   0.419 |    0.415 | 
     | g205815                                  | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.438 |    0.434 | 
     | reg_next_pc_reg[26]                      | D v          | DFF_X1   | 0.000 |   0.438 |    0.434 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin reg_op2_reg[6]/CK 
Endpoint:   reg_op2_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.435
- Arrival Time                  0.439
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.039 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.063 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.089 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.106 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.127 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.155 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.186 | 
     | FE_OCPC472_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.215 |    0.211 | 
     | FE_DBTC14_n_11142  | A ^ -> ZN v  | INV_X2   | 0.008 |   0.222 |    0.219 | 
     | g208853            | A1 v -> ZN v | AND2_X4  | 0.035 |   0.257 |    0.253 | 
     | g221787            | A1 v -> ZN v | AND2_X4  | 0.031 |   0.288 |    0.284 | 
     | FE_OCPC326_n_27907 | A v -> Z v   | BUF_X16  | 0.028 |   0.316 |    0.312 | 
     | g196136            | B1 v -> ZN ^ | AOI22_X1 | 0.039 |   0.355 |    0.351 | 
     | FE_RC_304_0        | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.370 |    0.366 | 
     | FE_RC_2446_0       | A1 v -> ZN ^ | NOR2_X1  | 0.023 |   0.393 |    0.389 | 
     | FE_RC_2477_0       | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.407 |    0.403 | 
     | FE_RC_2478_0       | A v -> ZN ^  | INV_X1   | 0.012 |   0.419 |    0.415 | 
     | FE_RC_2170_0       | A1 ^ -> ZN v | NAND4_X1 | 0.020 |   0.439 |    0.435 | 
     | reg_op2_reg[6]     | D v          | DFF_X2   | 0.000 |   0.439 |    0.435 | 
     +---------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin reg_op1_reg[2]/CK 
Endpoint:   reg_op1_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.441
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg     | CK ^         |          |       |  -0.035 |   -0.038 | 
     | instr_lw_reg     | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.063 | 
     | g121             | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.089 | 
     | FE_RC_1995_0     | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.106 | 
     | FE_RC_14_0       | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.128 | 
     | FE_RC_1179_0     | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.156 | 
     | g2662            | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.186 | 
     | FE_RC_2017_0     | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.210 | 
     | g205298          | A1 v -> ZN v | AND2_X4  | 0.038 |   0.252 |    0.248 | 
     | FE_RC_1350_0     | A v -> ZN ^  | INV_X2   | 0.018 |   0.269 |    0.266 | 
     | FE_RC_1348_0     | A2 ^ -> ZN v | NOR2_X4  | 0.013 |   0.282 |    0.278 | 
     | FE_OCPC51_n_8390 | A v -> Z v   | BUF_X4   | 0.028 |   0.310 |    0.306 | 
     | FE_RC_37_0       | A1 v -> ZN ^ | NAND2_X2 | 0.013 |   0.324 |    0.320 | 
     | FE_RC_36_0       | A1 ^ -> ZN v | NAND2_X2 | 0.010 |   0.334 |    0.330 | 
     | FE_RC_35_0       | A v -> ZN ^  | AOI21_X1 | 0.038 |   0.372 |    0.368 | 
     | g194118__3772    | B2 ^ -> ZN v | AOI21_X1 | 0.020 |   0.392 |    0.388 | 
     | g553             | A1 v -> ZN ^ | NOR2_X2  | 0.023 |   0.415 |    0.411 | 
     | FE_RC_1656_0     | A2 ^ -> ZN v | NAND4_X1 | 0.026 |   0.441 |    0.437 | 
     | reg_op1_reg[2]   | D v          | DFF_X2   | 0.000 |   0.441 |    0.437 | 
     +-------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin reg_op2_reg[31]/CK 
Endpoint:   reg_op2_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.037
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.459
- Arrival Time                  0.462
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.038 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.063 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.089 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.106 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.128 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.156 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.186 | 
     | FE_OCPC42_n_11142  | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.219 |    0.215 | 
     | g50                | A1 ^ -> ZN v | NOR2_X4  | 0.012 |   0.232 |    0.228 | 
     | g198834            | A1 v -> ZN v | AND2_X4  | 0.037 |   0.269 |    0.265 | 
     | FE_RC_1189_0       | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.288 |    0.284 | 
     | FE_RC_1190_0       | A ^ -> ZN v  | INV_X8   | 0.022 |   0.310 |    0.307 | 
     | FE_OCPC479_n_27901 | A v -> Z v   | BUF_X2   | 0.027 |   0.338 |    0.334 | 
     | g195542__2703      | B1 v -> ZN ^ | AOI22_X2 | 0.040 |   0.378 |    0.374 | 
     | FE_RC_1418_0       | A2 ^ -> ZN v | NAND2_X2 | 0.020 |   0.398 |    0.394 | 
     | FE_RC_1417_0       | A1 v -> ZN ^ | NOR2_X4  | 0.019 |   0.417 |    0.413 | 
     | FE_RC_2321_0       | A1 ^ -> ZN ^ | AND2_X4  | 0.030 |   0.447 |    0.443 | 
     | FE_RC_2320_0       | A2 ^ -> ZN v | NAND3_X4 | 0.016 |   0.462 |    0.459 | 
     | reg_op2_reg[31]    | D v          | DFF_X1   | 0.000 |   0.462 |    0.459 | 
     +---------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin reg_op1_reg[12]/CK 
Endpoint:   reg_op1_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.445
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.038 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.064 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.089 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.106 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.128 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.156 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.186 | 
     | FE_RC_2017_0      | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.210 | 
     | FE_RC_2106_0      | A1 v -> ZN ^ | NAND2_X4 | 0.021 |   0.234 |    0.231 | 
     | FE_RC_2107_0      | A ^ -> ZN v  | INV_X8   | 0.014 |   0.248 |    0.245 | 
     | g198198           | A1 v -> ZN v | AND2_X4  | 0.031 |   0.279 |    0.275 | 
     | FE_OCPC243_n_4253 | A v -> Z v   | BUF_X8   | 0.028 |   0.307 |    0.304 | 
     | g195827           | B1 v -> ZN ^ | AOI22_X2 | 0.036 |   0.343 |    0.340 | 
     | FE_RC_1937_0      | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.375 |    0.372 | 
     | FE_RC_1935_0      | A2 v -> ZN ^ | NOR2_X1  | 0.031 |   0.406 |    0.402 | 
     | FE_RC_1933_0      | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.423 |    0.420 | 
     | FE_RC_1934_0      | A v -> ZN ^  | INV_X2   | 0.011 |   0.434 |    0.431 | 
     | g193966__6083     | B1 ^ -> ZN v | OAI21_X1 | 0.011 |   0.445 |    0.441 | 
     | reg_op1_reg[12]   | D v          | DFF_X1   | 0.000 |   0.445 |    0.441 | 
     +--------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin alu_out_q_reg[30]/CK 
Endpoint:   alu_out_q_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.436
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |           |       |  -0.035 |   -0.038 | 
     | instr_sub_reg             | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.065 |    0.061 | 
     | FE_OCPC237_instr_sub      | A v -> Z v   | BUF_X4    | 0.029 |   0.094 |    0.091 | 
     | FE_OCPC242_instr_sub      | A v -> ZN ^  | INV_X4    | 0.018 |   0.112 |    0.108 | 
     | FE_OCPC142_n              | A ^ -> ZN v  | INV_X8    | 0.013 |   0.125 |    0.122 | 
     | g85073__219214            | A v -> Z v   | MUX2_X1   | 0.064 |   0.189 |    0.185 | 
     | addinc_ADD_UNS_OP_2_g2264 | A1 v -> ZN v | AND2_X2   | 0.034 |   0.223 |    0.219 | 
     | FE_RC_2443_0              | B2 v -> ZN ^ | AOI21_X4  | 0.030 |   0.253 |    0.249 | 
     | FE_RC_1693_0              | A ^ -> ZN v  | OAI21_X4  | 0.023 |   0.275 |    0.272 | 
     | FE_RC_2146_0              | A2 v -> ZN ^ | NAND3_X4  | 0.019 |   0.294 |    0.291 | 
     | g216642                   | A2 ^ -> ZN ^ | AND4_X4   | 0.064 |   0.358 |    0.355 | 
     | FE_RC_1697_0              | C1 ^ -> ZN v | OAI211_X2 | 0.023 |   0.380 |    0.377 | 
     | FE_RC_2143_0              | A v -> ZN ^  | INV_X1    | 0.019 |   0.399 |    0.396 | 
     | FE_RC_2142_0              | A1 ^ -> ZN v | NAND2_X2  | 0.013 |   0.412 |    0.409 | 
     | FE_RC_2141_0              | A1 v -> ZN ^ | NAND2_X2  | 0.013 |   0.425 |    0.422 | 
     | g199731                   | B1 ^ -> ZN v | OAI21_X2  | 0.011 |   0.436 |    0.433 | 
     | alu_out_q_reg[30]         | D v          | DFF_X1    | 0.000 |   0.436 |    0.433 | 
     +-----------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin reg_op2_reg[24]/CK 
Endpoint:   reg_op2_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.434
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.038 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.064 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.090 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.107 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.128 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.156 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.187 | 
     | FE_OCPC472_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.215 |    0.212 | 
     | FE_DBTC14_n_11142  | A ^ -> ZN v  | INV_X2   | 0.008 |   0.222 |    0.219 | 
     | g208853            | A1 v -> ZN v | AND2_X4  | 0.035 |   0.257 |    0.254 | 
     | g221787            | A1 v -> ZN v | AND2_X4  | 0.031 |   0.288 |    0.285 | 
     | FE_OCPC326_n_27907 | A v -> Z v   | BUF_X16  | 0.028 |   0.316 |    0.313 | 
     | g196406            | B1 v -> ZN ^ | AOI22_X2 | 0.036 |   0.351 |    0.348 | 
     | FE_RC_1761_0       | A1 ^ -> ZN v | NAND2_X1 | 0.027 |   0.378 |    0.375 | 
     | FE_RC_1759_0       | A2 v -> ZN ^ | NOR2_X4  | 0.030 |   0.408 |    0.405 | 
     | FE_RC_2069_0       | A3 ^ -> ZN v | NAND4_X4 | 0.026 |   0.434 |    0.431 | 
     | reg_op2_reg[24]    | D v          | DFF_X1   | 0.000 |   0.434 |    0.431 | 
     +---------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin reg_op1_reg[14]/CK 
Endpoint:   reg_op1_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.445
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.038 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.064 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.090 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.107 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.128 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.156 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.187 | 
     | FE_RC_2017_0       | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.211 | 
     | g226851            | A1 v -> ZN v | AND2_X4  | 0.040 |   0.254 |    0.251 | 
     | g225974            | A1 v -> ZN v | AND2_X4  | 0.035 |   0.289 |    0.286 | 
     | FE_OCPC271_n_32293 | A v -> Z v   | BUF_X16  | 0.027 |   0.317 |    0.314 | 
     | g224040            | A1 v -> ZN ^ | AOI22_X2 | 0.030 |   0.347 |    0.344 | 
     | g209834            | A2 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.381 |    0.377 | 
     | FE_RC_2147_0       | A3 ^ -> ZN v | NAND4_X4 | 0.026 |   0.407 |    0.404 | 
     | g209831            | A2 v -> ZN ^ | NOR2_X2  | 0.025 |   0.432 |    0.429 | 
     | g193968__5795      | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.445 |    0.442 | 
     | reg_op1_reg[14]    | D v          | DFF_X1   | 0.000 |   0.445 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin reg_op2_reg[13]/CK 
Endpoint:   reg_op2_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.435
- Arrival Time                  0.438
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.038 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.064 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.090 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.107 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.128 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.156 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.187 | 
     | FE_OCPC42_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.219 |    0.216 | 
     | g50               | A1 ^ -> ZN v | NOR2_X4  | 0.012 |   0.232 |    0.229 | 
     | g198834           | A1 v -> ZN v | AND2_X4  | 0.037 |   0.269 |    0.266 | 
     | g198185           | A1 v -> ZN v | AND2_X4  | 0.032 |   0.300 |    0.297 | 
     | FE_OCPC233_n_4272 | A v -> Z v   | BUF_X16  | 0.031 |   0.331 |    0.328 | 
     | g196245           | B1 v -> ZN ^ | AOI22_X2 | 0.037 |   0.368 |    0.365 | 
     | FE_RC_395_0       | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.388 |    0.385 | 
     | FE_RC_393_0       | A2 v -> ZN ^ | NOR2_X2  | 0.025 |   0.412 |    0.409 | 
     | FE_RC_1848_0      | A2 ^ -> ZN v | NAND4_X1 | 0.026 |   0.438 |    0.435 | 
     | reg_op2_reg[13]   | D v          | DFF_X2   | 0.000 |   0.438 |    0.435 | 
     +--------------------------------------------------------------------------+ 
Path 51: VIOLATED Setup Check with Pin reg_op2_reg[10]/CK 
Endpoint:   reg_op2_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.444
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.038 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.064 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.090 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.107 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.128 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.156 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.187 | 
     | FE_OCPC42_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.219 |    0.216 | 
     | g50               | A1 ^ -> ZN v | NOR2_X4  | 0.012 |   0.232 |    0.229 | 
     | g198834           | A1 v -> ZN v | AND2_X4  | 0.037 |   0.269 |    0.266 | 
     | g198185           | A1 v -> ZN v | AND2_X4  | 0.032 |   0.300 |    0.297 | 
     | FE_OCPC233_n_4272 | A v -> Z v   | BUF_X16  | 0.031 |   0.331 |    0.328 | 
     | g196201           | B1 v -> ZN ^ | AOI22_X2 | 0.037 |   0.367 |    0.364 | 
     | FE_RC_2122_0      | A1 ^ -> ZN v | NAND2_X1 | 0.025 |   0.393 |    0.390 | 
     | FE_RC_2121_0      | A1 v -> ZN ^ | NOR2_X4  | 0.024 |   0.417 |    0.414 | 
     | FE_RC_2241_0      | A4 ^ -> ZN v | NAND4_X4 | 0.027 |   0.444 |    0.441 | 
     | reg_op2_reg[10]   | D v          | DFF_X1   | 0.000 |   0.444 |    0.441 | 
     +--------------------------------------------------------------------------+ 
Path 52: VIOLATED Setup Check with Pin reg_op1_reg[9]/CK 
Endpoint:   reg_op1_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.446
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.037 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.065 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.090 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.107 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.129 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.157 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.187 | 
     | FE_RC_2017_0       | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.211 | 
     | g205298            | A1 v -> ZN v | AND2_X4  | 0.038 |   0.252 |    0.249 | 
     | FE_OCPC473_n_10355 | A v -> Z v   | BUF_X2   | 0.026 |   0.278 |    0.275 | 
     | FE_RC_1347_0       | A1 v -> ZN v | AND2_X4  | 0.035 |   0.312 |    0.310 | 
     | g195786            | B1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.350 |    0.348 | 
     | FE_RC_134_0        | A2 ^ -> ZN ^ | AND2_X2  | 0.033 |   0.384 |    0.381 | 
     | FE_RC_133_0        | A2 ^ -> ZN v | NAND3_X2 | 0.020 |   0.404 |    0.401 | 
     | FE_RC_1538_0       | B2 v -> ZN ^ | OAI21_X2 | 0.028 |   0.432 |    0.430 | 
     | FE_RC_2308_0       | A2 ^ -> ZN v | NAND2_X1 | 0.013 |   0.446 |    0.443 | 
     | reg_op1_reg[9]     | D v          | DFF_X1   | 0.000 |   0.446 |    0.443 | 
     +---------------------------------------------------------------------------+ 
Path 53: VIOLATED Setup Check with Pin reg_next_pc_reg[19]/CK 
Endpoint:   reg_next_pc_reg[19]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.434
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |          |       |  -0.035 |   -0.037 | 
     | instr_jal_reg                           | CK ^ -> QN ^ | SDFF_X1  | 0.108 |   0.073 |    0.071 | 
     | FE_OCPC146_n_70                         | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.102 |    0.099 | 
     | FE_OCPC150_n_70                         | A ^ -> ZN v  | INV_X4   | 0.012 |   0.114 |    0.111 | 
     | g90406__227551                          | A1 v -> ZN v | AND2_X4  | 0.029 |   0.142 |    0.140 | 
     | add_1564_33_Y_add_1555_32_spec0_g1417   | A1 v -> ZN v | OR2_X4   | 0.039 |   0.181 |    0.179 | 
     | add_1564_33_Y_add_1555_32_spec0_g1394   | A v -> ZN ^  | INV_X1   | 0.012 |   0.193 |    0.191 | 
     | FE_RC_1799_0                            | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.209 |    0.206 | 
     | add_1564_33_Y_add_1555_32_spec0_g1278   | A v -> ZN ^  | AOI21_X2 | 0.039 |   0.248 |    0.245 | 
     | FE_RC_2427_0                            | A ^ -> ZN v  | OAI21_X2 | 0.027 |   0.275 |    0.272 | 
     | add_1564_33_Y_add_1555_32_spec0_g1228_0 | A2 v -> ZN v | OR2_X4   | 0.053 |   0.327 |    0.325 | 
     | add_1564_33_Y_add_1555_32_spec0_g1214   | B1 v -> ZN ^ | AOI21_X1 | 0.029 |   0.357 |    0.354 | 
     | add_1564_33_Y_add_1555_32_spec0_g1179   | A ^ -> ZN ^  | XNOR2_X1 | 0.042 |   0.399 |    0.396 | 
     | g199976                                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.414 |    0.411 | 
     | g199211                                 | A3 v -> ZN ^ | NAND4_X1 | 0.020 |   0.434 |    0.431 | 
     | reg_next_pc_reg[19]                     | D ^          | DFF_X1   | 0.000 |   0.434 |    0.431 | 
     +------------------------------------------------------------------------------------------------+ 
Path 54: VIOLATED Setup Check with Pin reg_op1_reg[30]/CK 
Endpoint:   reg_op1_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.445
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg           | CK ^         |          |       |  -0.035 |   -0.037 | 
     | instr_lw_reg           | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.065 | 
     | g121                   | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.090 | 
     | FE_RC_1995_0           | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.107 | 
     | FE_RC_14_0             | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.129 | 
     | FE_RC_1179_0           | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.157 | 
     | g2662                  | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.187 | 
     | FE_RC_2017_0           | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.211 | 
     | g226851                | A1 v -> ZN v | AND2_X4  | 0.040 |   0.254 |    0.252 | 
     | g225974                | A1 v -> ZN v | AND2_X4  | 0.035 |   0.289 |    0.287 | 
     | FE_OCPC271_n_32293_dup | A v -> Z v   | BUF_X16  | 0.027 |   0.316 |    0.314 | 
     | g226872                | A1 v -> ZN ^ | AOI22_X2 | 0.030 |   0.347 |    0.344 | 
     | FE_RC_2202_0           | A2 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.380 |    0.378 | 
     | FE_RC_1833_0           | A3 ^ -> ZN v | NAND4_X4 | 0.026 |   0.407 |    0.404 | 
     | FE_RC_1177_0           | A2 v -> ZN ^ | NOR2_X2  | 0.025 |   0.432 |    0.429 | 
     | FE_RC_1141_0           | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.445 |    0.442 | 
     | reg_op1_reg[30]        | D v          | DFF_X1   | 0.000 |   0.445 |    0.442 | 
     +-------------------------------------------------------------------------------+ 
Path 55: VIOLATED Setup Check with Pin reg_op2_reg[16]/CK 
Endpoint:   reg_op2_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.430
- Arrival Time                  0.432
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.037 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.065 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.090 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.107 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.129 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.157 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.187 | 
     | FE_OCPC472_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.215 |    0.212 | 
     | FE_DBTC14_n_11142  | A ^ -> ZN v  | INV_X2   | 0.008 |   0.222 |    0.220 | 
     | g208853            | A1 v -> ZN v | AND2_X4  | 0.035 |   0.257 |    0.255 | 
     | g221787            | A1 v -> ZN v | AND2_X4  | 0.031 |   0.288 |    0.286 | 
     | FE_OCPC326_n_27907 | A v -> Z v   | BUF_X16  | 0.028 |   0.316 |    0.313 | 
     | g196286            | B1 v -> ZN ^ | AOI22_X1 | 0.039 |   0.355 |    0.352 | 
     | FE_RC_307_0        | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.376 |    0.373 | 
     | FE_RC_305_0        | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.405 |    0.403 | 
     | FE_RC_2049_0       | A3 ^ -> ZN v | NAND4_X2 | 0.027 |   0.432 |    0.430 | 
     | reg_op2_reg[16]    | D v          | DFF_X1   | 0.000 |   0.432 |    0.430 | 
     +---------------------------------------------------------------------------+ 
Path 56: VIOLATED Setup Check with Pin reg_op2_reg[25]/CK 
Endpoint:   reg_op2_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.445
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.037 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.065 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.090 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.107 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.129 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.157 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.187 | 
     | FE_OCPC472_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.215 |    0.212 | 
     | FE_DBTC14_n_11142  | A ^ -> ZN v  | INV_X2   | 0.008 |   0.222 |    0.220 | 
     | g208853            | A1 v -> ZN v | AND2_X4  | 0.035 |   0.257 |    0.255 | 
     | g221787            | A1 v -> ZN v | AND2_X4  | 0.031 |   0.288 |    0.286 | 
     | FE_OCPC326_n_27907 | A v -> Z v   | BUF_X16  | 0.028 |   0.316 |    0.314 | 
     | g196422            | B1 v -> ZN ^ | AOI22_X1 | 0.039 |   0.355 |    0.353 | 
     | FE_RC_1883_0       | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.376 |    0.373 | 
     | FE_RC_1881_0       | A2 v -> ZN ^ | NOR2_X2  | 0.025 |   0.401 |    0.398 | 
     | FE_RC_2092_0       | A2 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.431 |    0.429 | 
     | FE_RC_2091_0       | A1 ^ -> ZN v | NAND3_X2 | 0.014 |   0.445 |    0.443 | 
     | reg_op2_reg[25]    | D v          | DFF_X1   | 0.000 |   0.445 |    0.443 | 
     +---------------------------------------------------------------------------+ 
Path 57: VIOLATED Setup Check with Pin reg_op2_reg[26]/CK 
Endpoint:   reg_op2_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.433
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.037 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.065 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.091 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.108 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.129 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.157 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.188 | 
     | FE_OCPC42_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.219 |    0.217 | 
     | g50               | A1 ^ -> ZN v | NOR2_X4  | 0.012 |   0.232 |    0.229 | 
     | FE_RC_1786_0      | A1 v -> ZN ^ | NAND2_X4 | 0.017 |   0.248 |    0.246 | 
     | FE_RC_1787_0      | A ^ -> ZN v  | INV_X8   | 0.014 |   0.262 |    0.260 | 
     | g198815           | A1 v -> ZN v | AND2_X4  | 0.033 |   0.295 |    0.293 | 
     | FE_OCPC153_n_3667 | A v -> ZN ^  | INV_X16  | 0.014 |   0.309 |    0.307 | 
     | FE_OCPC154_n_3667 | A ^ -> ZN v  | INV_X4   | 0.010 |   0.319 |    0.317 | 
     | g196438           | B1 v -> ZN ^ | AOI22_X2 | 0.039 |   0.358 |    0.356 | 
     | FE_RC_175_0       | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.379 |    0.377 | 
     | FE_RC_2035_0      | A2 v -> ZN ^ | NOR2_X4  | 0.028 |   0.407 |    0.405 | 
     | FE_RC_2034_0      | A3 ^ -> ZN v | NAND4_X4 | 0.026 |   0.433 |    0.431 | 
     | reg_op2_reg[26]   | D v          | DFF_X1   | 0.000 |   0.433 |    0.431 | 
     +--------------------------------------------------------------------------+ 
Path 58: VIOLATED Setup Check with Pin reg_op2_reg[18]/CK 
Endpoint:   reg_op2_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.433
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.037 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.065 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.091 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.108 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.129 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.157 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.188 | 
     | FE_OCPC42_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.219 |    0.217 | 
     | g50               | A1 ^ -> ZN v | NOR2_X4  | 0.012 |   0.232 |    0.229 | 
     | g198834           | A1 v -> ZN v | AND2_X4  | 0.037 |   0.269 |    0.267 | 
     | g198185           | A1 v -> ZN v | AND2_X4  | 0.032 |   0.300 |    0.298 | 
     | FE_OCPC233_n_4272 | A v -> Z v   | BUF_X16  | 0.031 |   0.331 |    0.329 | 
     | g196320           | B1 v -> ZN ^ | AOI22_X4 | 0.037 |   0.368 |    0.366 | 
     | FE_RC_1784_0      | A2 ^ -> ZN v | NAND2_X2 | 0.019 |   0.387 |    0.385 | 
     | FE_RC_1992_0      | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.409 |    0.407 | 
     | FE_RC_2033_0      | A2 ^ -> ZN v | NAND4_X4 | 0.023 |   0.433 |    0.431 | 
     | reg_op2_reg[18]   | D v          | DFF_X1   | 0.000 |   0.433 |    0.431 | 
     +--------------------------------------------------------------------------+ 
Path 59: VIOLATED Setup Check with Pin reg_next_pc_reg[25]/CK 
Endpoint:   reg_next_pc_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.432
- Arrival Time                  0.434
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                          |              |           |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                            | CK ^         |           |       |  -0.035 |   -0.037 | 
     | instr_jal_reg                            | CK ^ -> QN ^ | SDFF_X1   | 0.108 |   0.073 |    0.071 | 
     | FE_OCPC146_n_70                          | A ^ -> Z ^   | BUF_X2    | 0.029 |   0.102 |    0.100 | 
     | FE_OCPC150_n_70                          | A ^ -> ZN v  | INV_X4    | 0.012 |   0.114 |    0.112 | 
     | g90406__227551                           | A1 v -> ZN v | AND2_X4   | 0.029 |   0.142 |    0.140 | 
     | add_1564_33_Y_add_1555_32_spec0_g1417    | A1 v -> ZN v | OR2_X4    | 0.039 |   0.181 |    0.179 | 
     | add_1564_33_Y_add_1555_32_spec0_g1394    | A v -> ZN ^  | INV_X1    | 0.012 |   0.193 |    0.191 | 
     | FE_RC_1799_0                             | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.209 |    0.207 | 
     | add_1564_33_Y_add_1555_32_spec0_g1278    | A v -> ZN ^  | AOI21_X2  | 0.039 |   0.248 |    0.246 | 
     | FE_RC_2427_0                             | A ^ -> ZN v  | OAI21_X2  | 0.027 |   0.275 |    0.273 | 
     | add_1564_33_Y_add_1555_32_spec0_g1502    | A2 v -> ZN v | OR2_X2    | 0.053 |   0.327 |    0.325 | 
     | add_1564_33_Y_add_1555_32_spec0_fopt1488 | A v -> ZN ^  | INV_X2    | 0.017 |   0.344 |    0.342 | 
     | add_1564_33_Y_add_1555_32_spec0_g1199    | C1 ^ -> ZN v | OAI211_X2 | 0.019 |   0.363 |    0.361 | 
     | FE_RC_1659_0                             | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.380 |    0.378 | 
     | FE_RC_1658_0                             | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.398 |    0.396 | 
     | g112                                     | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.413 |    0.411 | 
     | FE_RC_151_0                              | A1 ^ -> ZN v | NAND4_X1  | 0.021 |   0.434 |    0.432 | 
     | reg_next_pc_reg[25]                      | D v          | DFF_X1    | 0.000 |   0.434 |    0.432 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 60: VIOLATED Setup Check with Pin reg_op1_reg[25]/CK 
Endpoint:   reg_op1_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.038
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.458
- Arrival Time                  0.459
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.036 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.066 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.091 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.109 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.130 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.158 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.189 | 
     | FE_RC_2017_0       | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.213 | 
     | g205298            | A1 v -> ZN v | AND2_X4  | 0.038 |   0.252 |    0.250 | 
     | FE_OCPC473_n_10355 | A v -> Z v   | BUF_X2   | 0.026 |   0.278 |    0.277 | 
     | FE_RC_1347_0       | A1 v -> ZN v | AND2_X4  | 0.035 |   0.312 |    0.311 | 
     | g196018            | B1 v -> ZN ^ | AOI22_X1 | 0.041 |   0.353 |    0.352 | 
     | FE_RC_1174_0       | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.374 |    0.373 | 
     | FE_RC_1172_0       | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.404 |    0.402 | 
     | FE_RC_1864_0       | A3 ^ -> ZN v | NAND4_X2 | 0.031 |   0.435 |    0.433 | 
     | FE_RC_40_0         | A v -> ZN ^  | INV_X2   | 0.013 |   0.448 |    0.447 | 
     | g193979__9682      | B1 ^ -> ZN v | OAI21_X1 | 0.011 |   0.459 |    0.458 | 
     | reg_op1_reg[25]    | D v          | DFF_X1   | 0.000 |   0.459 |    0.458 | 
     +---------------------------------------------------------------------------+ 
Path 61: VIOLATED Setup Check with Pin reg_next_pc_reg[20]/CK 
Endpoint:   reg_next_pc_reg[20]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.434
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |          |       |  -0.035 |   -0.036 | 
     | instr_jal_reg                           | CK ^ -> QN ^ | SDFF_X1  | 0.108 |   0.073 |    0.072 | 
     | FE_OCPC146_n_70                         | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.102 |    0.101 | 
     | FE_OCPC150_n_70                         | A ^ -> ZN v  | INV_X4   | 0.012 |   0.114 |    0.113 | 
     | g90406__227551                          | A1 v -> ZN v | AND2_X4  | 0.029 |   0.142 |    0.141 | 
     | add_1564_33_Y_add_1555_32_spec0_g1417   | A1 v -> ZN v | OR2_X4   | 0.039 |   0.181 |    0.180 | 
     | add_1564_33_Y_add_1555_32_spec0_g1394   | A v -> ZN ^  | INV_X1   | 0.012 |   0.193 |    0.192 | 
     | FE_RC_1799_0                            | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.209 |    0.208 | 
     | add_1564_33_Y_add_1555_32_spec0_g1278   | A v -> ZN ^  | AOI21_X2 | 0.039 |   0.248 |    0.247 | 
     | FE_RC_2427_0                            | A ^ -> ZN v  | OAI21_X2 | 0.027 |   0.275 |    0.274 | 
     | add_1564_33_Y_add_1555_32_spec0_g1228_0 | A2 v -> ZN v | OR2_X4   | 0.053 |   0.327 |    0.326 | 
     | add_1564_33_Y_add_1555_32_spec0_g1215   | B1 v -> ZN ^ | AOI21_X1 | 0.029 |   0.357 |    0.356 | 
     | add_1564_33_Y_add_1555_32_spec0_g1187   | A ^ -> ZN ^  | XNOR2_X1 | 0.042 |   0.399 |    0.398 | 
     | g199964                                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.414 |    0.413 | 
     | g199199                                 | A3 v -> ZN ^ | NAND4_X1 | 0.020 |   0.434 |    0.433 | 
     | reg_next_pc_reg[20]                     | D ^          | DFF_X1   | 0.000 |   0.434 |    0.433 | 
     +------------------------------------------------------------------------------------------------+ 
Path 62: VIOLATED Setup Check with Pin reg_next_pc_reg[24]/CK 
Endpoint:   reg_next_pc_reg[24]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.433
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                         | CK ^         |          |       |  -0.035 |   -0.035 | 
     | instr_jal_reg                         | CK ^ -> QN ^ | SDFF_X1  | 0.108 |   0.073 |    0.072 | 
     | FE_OCPC146_n_70                       | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.102 |    0.101 | 
     | FE_OCPC150_n_70                       | A ^ -> ZN v  | INV_X4   | 0.012 |   0.114 |    0.113 | 
     | g90406__227551                        | A1 v -> ZN v | AND2_X4  | 0.029 |   0.142 |    0.142 | 
     | add_1564_33_Y_add_1555_32_spec0_g1417 | A1 v -> ZN v | OR2_X4   | 0.039 |   0.181 |    0.181 | 
     | add_1564_33_Y_add_1555_32_spec0_g1394 | A v -> ZN ^  | INV_X1   | 0.012 |   0.193 |    0.193 | 
     | FE_RC_1799_0                          | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.209 |    0.208 | 
     | add_1564_33_Y_add_1555_32_spec0_g1278 | A v -> ZN ^  | AOI21_X2 | 0.039 |   0.248 |    0.247 | 
     | FE_RC_2427_0                          | A ^ -> ZN v  | OAI21_X2 | 0.027 |   0.275 |    0.274 | 
     | add_1564_33_Y_add_1555_32_spec0_g1502 | A2 v -> ZN v | OR2_X2   | 0.053 |   0.327 |    0.327 | 
     | add_1564_33_Y_add_1555_32_spec0_g1216 | B1 v -> ZN ^ | AOI21_X1 | 0.029 |   0.356 |    0.356 | 
     | add_1564_33_Y_add_1555_32_spec0_g1193 | A ^ -> ZN ^  | XNOR2_X1 | 0.042 |   0.399 |    0.398 | 
     | g199973                               | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.413 |    0.413 | 
     | g199203                               | A3 v -> ZN ^ | NAND4_X1 | 0.020 |   0.433 |    0.433 | 
     | reg_next_pc_reg[24]                   | D ^          | DFF_X1   | 0.000 |   0.433 |    0.433 | 
     +----------------------------------------------------------------------------------------------+ 
Path 63: VIOLATED Setup Check with Pin reg_op2_reg[9]/CK 
Endpoint:   reg_op2_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.443
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.035 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.067 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.092 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.109 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.131 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.159 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.189 | 
     | FE_OCPC42_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.219 |    0.218 | 
     | g50               | A1 ^ -> ZN v | NOR2_X4  | 0.012 |   0.232 |    0.231 | 
     | FE_RC_1786_0      | A1 v -> ZN ^ | NAND2_X4 | 0.017 |   0.248 |    0.248 | 
     | FE_RC_1787_0      | A ^ -> ZN v  | INV_X8   | 0.014 |   0.262 |    0.261 | 
     | g198177_dup       | A1 v -> ZN v | AND2_X4  | 0.025 |   0.287 |    0.287 | 
     | FE_OCPC348_n_4280 | A v -> ZN ^  | INV_X4   | 0.017 |   0.304 |    0.304 | 
     | FE_OCPC350_n_4280 | A ^ -> ZN v  | INV_X4   | 0.014 |   0.318 |    0.318 | 
     | g196177           | B1 v -> ZN ^ | AOI22_X2 | 0.036 |   0.355 |    0.354 | 
     | FE_RC_392_0       | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.375 |    0.374 | 
     | FE_RC_390_0       | A2 v -> ZN ^ | NOR2_X2  | 0.025 |   0.400 |    0.399 | 
     | FE_RC_2095_0      | A2 ^ -> ZN ^ | AND2_X2  | 0.028 |   0.428 |    0.427 | 
     | FE_RC_2214_0      | A1 ^ -> ZN v | NAND3_X1 | 0.014 |   0.443 |    0.442 | 
     | reg_op2_reg[9]    | D v          | DFF_X1   | 0.000 |   0.443 |    0.442 | 
     +--------------------------------------------------------------------------+ 
Path 64: VIOLATED Setup Check with Pin reg_op2_reg[28]/CK 
Endpoint:   reg_op2_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.440
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.035 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.067 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.092 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.109 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.131 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.159 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.189 | 
     | FE_OCPC472_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.215 |    0.214 | 
     | FE_DBTC14_n_11142  | A ^ -> ZN v  | INV_X2   | 0.008 |   0.222 |    0.222 | 
     | g208853            | A1 v -> ZN v | AND2_X4  | 0.035 |   0.257 |    0.257 | 
     | g221787            | A1 v -> ZN v | AND2_X4  | 0.031 |   0.288 |    0.288 | 
     | FE_OCPC326_n_27907 | A v -> Z v   | BUF_X16  | 0.028 |   0.316 |    0.315 | 
     | g196467            | B1 v -> ZN ^ | AOI22_X1 | 0.039 |   0.355 |    0.354 | 
     | FE_RC_282_0        | A1 ^ -> ZN v | NAND2_X1 | 0.028 |   0.383 |    0.382 | 
     | FE_RC_280_0        | A2 v -> ZN ^ | NOR2_X4  | 0.030 |   0.413 |    0.413 | 
     | FE_RC_2394_0       | A4 ^ -> ZN v | NAND4_X4 | 0.027 |   0.440 |    0.439 | 
     | reg_op2_reg[28]    | D v          | DFF_X1   | 0.000 |   0.440 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 65: VIOLATED Setup Check with Pin reg_op2_reg[21]/CK 
Endpoint:   reg_op2_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.439
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.035 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.067 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.092 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.109 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.131 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.159 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.189 | 
     | FE_OCPC42_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.219 |    0.219 | 
     | g50               | A1 ^ -> ZN v | NOR2_X4  | 0.012 |   0.232 |    0.231 | 
     | g198834           | A1 v -> ZN v | AND2_X4  | 0.037 |   0.269 |    0.268 | 
     | g198179           | A1 v -> ZN v | AND2_X4  | 0.033 |   0.302 |    0.302 | 
     | FE_RC_1288_0      | A v -> Z v   | BUF_X16  | 0.027 |   0.329 |    0.328 | 
     | g196369           | B1 v -> ZN ^ | AOI22_X1 | 0.039 |   0.368 |    0.368 | 
     | FE_RC_404_0       | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.388 |    0.387 | 
     | FE_RC_403_0       | A1 v -> ZN ^ | NOR2_X2  | 0.024 |   0.412 |    0.411 | 
     | FE_RC_2093_0      | A3 ^ -> ZN v | NAND4_X2 | 0.027 |   0.439 |    0.439 | 
     | reg_op2_reg[21]   | D v          | DFF_X1   | 0.000 |   0.439 |    0.439 | 
     +--------------------------------------------------------------------------+ 
Path 66: VIOLATED Setup Check with Pin alu_out_q_reg[21]/CK 
Endpoint:   alu_out_q_reg[21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[5]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.432
- Arrival Time                  0.433
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.033
     = Beginpoint Arrival Time       -0.033
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[5]              | CK ^         |           |       |  -0.033 |   -0.033 | 
     | reg_op2_reg[5]              | CK ^ -> Q ^  | DFF_X2    | 0.141 |   0.107 |    0.107 | 
     | g85075__226126              | S ^ -> Z v   | MUX2_X2   | 0.078 |   0.186 |    0.185 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1   | 0.041 |   0.226 |    0.226 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2   | 0.016 |   0.242 |    0.242 | 
     | FE_RC_427_0                 | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.258 |    0.258 | 
     | FE_RC_426_0                 | A2 ^ -> ZN v | NOR2_X2   | 0.010 |   0.268 |    0.268 | 
     | addinc_ADD_UNS_OP_2_g216636 | A3 v -> ZN ^ | NAND3_X2  | 0.022 |   0.290 |    0.289 | 
     | FE_RC_2315_0                | A2 ^ -> ZN v | NAND4_X2  | 0.035 |   0.324 |    0.324 | 
     | FE_RC_2316_0                | A v -> ZN ^  | INV_X4    | 0.026 |   0.351 |    0.350 | 
     | FE_RC_1932_0                | C1 ^ -> ZN v | OAI211_X2 | 0.019 |   0.370 |    0.369 | 
     | g222403                     | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.411 |    0.411 | 
     | g199726                     | B1 v -> ZN ^ | OAI21_X2  | 0.022 |   0.433 |    0.432 | 
     | alu_out_q_reg[21]           | D ^          | DFF_X1    | 0.000 |   0.433 |    0.432 | 
     +-------------------------------------------------------------------------------------+ 
Path 67: VIOLATED Setup Check with Pin reg_op1_reg[5]/CK 
Endpoint:   reg_op1_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.439
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.035 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.067 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.092 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.110 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.131 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.159 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.190 | 
     | FE_RC_2017_0       | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.214 | 
     | g226851            | A1 v -> ZN v | AND2_X4  | 0.040 |   0.254 |    0.254 | 
     | g225975            | A1 v -> ZN v | AND2_X4  | 0.035 |   0.290 |    0.289 | 
     | FE_OCPC305_n_32294 | A v -> Z v   | BUF_X4   | 0.030 |   0.319 |    0.319 | 
     | g195727__216233    | A1 v -> ZN ^ | AOI22_X2 | 0.026 |   0.345 |    0.345 | 
     | FE_RC_1953_0       | A3 ^ -> ZN v | NAND4_X1 | 0.031 |   0.376 |    0.376 | 
     | FE_RC_1309_0       | A v -> ZN ^  | INV_X1   | 0.021 |   0.397 |    0.397 | 
     | FE_RC_2204_0       | A2 ^ -> ZN v | NAND3_X2 | 0.020 |   0.417 |    0.417 | 
     | FE_RC_1307_0       | A v -> ZN ^  | INV_X2   | 0.011 |   0.428 |    0.428 | 
     | FE_RC_1546_0       | B1 ^ -> ZN v | OAI21_X1 | 0.011 |   0.439 |    0.439 | 
     | reg_op1_reg[5]     | D v          | DFF_X2   | 0.000 |   0.439 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 68: VIOLATED Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.433
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |              |          |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                             | CK ^         |          |       |  -0.035 |   -0.035 | 
     | instr_jal_reg                             | CK ^ -> QN ^ | SDFF_X1  | 0.108 |   0.073 |    0.073 | 
     | FE_OCPC146_n_70                           | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.102 |    0.102 | 
     | FE_OCPC150_n_70                           | A ^ -> ZN v  | INV_X4   | 0.012 |   0.114 |    0.114 | 
     | g90406__227551                            | A1 v -> ZN v | AND2_X4  | 0.029 |   0.142 |    0.142 | 
     | add_1564_33_Y_add_1555_32_spec0_g1417     | A1 v -> ZN v | OR2_X4   | 0.039 |   0.181 |    0.181 | 
     | add_1564_33_Y_add_1555_32_spec0_g1394     | A v -> ZN ^  | INV_X1   | 0.012 |   0.193 |    0.193 | 
     | FE_RC_1799_0                              | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.209 |    0.209 | 
     | add_1564_33_Y_add_1555_32_spec0_g1278     | A v -> ZN ^  | AOI21_X2 | 0.039 |   0.248 |    0.248 | 
     | FE_RC_2427_0                              | A ^ -> ZN v  | OAI21_X2 | 0.027 |   0.275 |    0.275 | 
     | add_1564_33_Y_add_1555_32_spec0_g1502_dup | A2 v -> ZN v | OR2_X4   | 0.052 |   0.327 |    0.327 | 
     | add_1564_33_Y_add_1555_32_spec0_g1201     | B1 v -> ZN ^ | AOI21_X1 | 0.029 |   0.356 |    0.356 | 
     | add_1564_33_Y_add_1555_32_spec0_g1181     | A ^ -> ZN ^  | XNOR2_X1 | 0.042 |   0.398 |    0.398 | 
     | g175                                      | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.413 |    0.413 | 
     | FE_RC_1618_0                              | A3 v -> ZN ^ | NAND4_X1 | 0.020 |   0.433 |    0.433 | 
     | reg_next_pc_reg[31]                       | D ^          | DFF_X1   | 0.000 |   0.433 |    0.433 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 69: MET Setup Check with Pin reg_op2_reg[12]/CK 
Endpoint:   reg_op2_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.438
= Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.035 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.067 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.093 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.110 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.131 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.159 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.190 | 
     | FE_OCPC42_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.219 |    0.219 | 
     | g50               | A1 ^ -> ZN v | NOR2_X4  | 0.012 |   0.232 |    0.232 | 
     | g198834           | A1 v -> ZN v | AND2_X4  | 0.037 |   0.269 |    0.269 | 
     | g198185           | A1 v -> ZN v | AND2_X4  | 0.032 |   0.300 |    0.300 | 
     | FE_OCPC233_n_4272 | A v -> Z v   | BUF_X16  | 0.031 |   0.331 |    0.331 | 
     | g196231           | B1 v -> ZN ^ | AOI22_X1 | 0.040 |   0.371 |    0.371 | 
     | FE_RC_416_0       | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.391 |    0.391 | 
     | FE_RC_415_0       | A1 v -> ZN ^ | NOR2_X2  | 0.019 |   0.410 |    0.410 | 
     | FE_RC_215_0       | A3 ^ -> ZN v | NAND4_X1 | 0.028 |   0.438 |    0.438 | 
     | reg_op2_reg[12]   | D v          | DFF_X2   | 0.000 |   0.438 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 70: MET Setup Check with Pin alu_out_q_reg[28]/CK 
Endpoint:   alu_out_q_reg[28]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.432
- Arrival Time                  0.431
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |           |       |  -0.035 |   -0.033 | 
     | instr_sub_reg             | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.074 | 
     | FE_OCPC237_instr_sub      | A ^ -> Z ^   | BUF_X4    | 0.031 |   0.103 |    0.105 | 
     | FE_OCPC238_instr_sub      | A ^ -> ZN v  | INV_X4    | 0.013 |   0.116 |    0.118 | 
     | FE_OCPC140_n              | A v -> Z v   | BUF_X1    | 0.029 |   0.146 |    0.147 | 
     | g226120                   | B v -> Z v   | MUX2_X2   | 0.056 |   0.201 |    0.203 | 
     | addinc_ADD_UNS_OP_2_g2194 | A1 v -> ZN v | AND2_X1   | 0.039 |   0.240 |    0.242 | 
     | addinc_ADD_UNS_OP_2_g2097 | A v -> ZN ^  | AOI21_X4  | 0.041 |   0.281 |    0.282 | 
     | FE_RC_213_0               | A3 ^ -> ZN v | NAND3_X2  | 0.027 |   0.308 |    0.310 | 
     | FE_RC_214_0               | A v -> ZN ^  | INV_X4    | 0.018 |   0.326 |    0.328 | 
     | FE_RC_1749_0              | A ^ -> ZN v  | INV_X2    | 0.008 |   0.334 |    0.336 | 
     | FE_RC_1748_0              | A1 v -> ZN ^ | NAND2_X2  | 0.012 |   0.346 |    0.348 | 
     | FE_RC_1747_0              | A ^ -> ZN v  | OAI211_X2 | 0.026 |   0.372 |    0.374 | 
     | FE_RC_1930_0              | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.389 |    0.391 | 
     | FE_RC_1929_0              | A ^ -> ZN v  | OAI21_X1  | 0.020 |   0.409 |    0.411 | 
     | FE_RC_1926_0              | B1 v -> ZN ^ | OAI21_X2  | 0.021 |   0.431 |    0.432 | 
     | alu_out_q_reg[28]         | D ^          | DFF_X1    | 0.000 |   0.431 |    0.432 | 
     +-----------------------------------------------------------------------------------+ 
Path 71: MET Setup Check with Pin reg_next_pc_reg[18]/CK 
Endpoint:   reg_next_pc_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.429
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |          |       |  -0.035 |   -0.033 | 
     | instr_jal_reg                           | CK ^ -> QN ^ | SDFF_X1  | 0.108 |   0.073 |    0.075 | 
     | FE_OCPC146_n_70                         | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.102 |    0.103 | 
     | FE_OCPC150_n_70                         | A ^ -> ZN v  | INV_X4   | 0.012 |   0.114 |    0.115 | 
     | g90406__227551                          | A1 v -> ZN v | AND2_X4  | 0.029 |   0.142 |    0.144 | 
     | add_1564_33_Y_add_1555_32_spec0_g1417   | A1 v -> ZN v | OR2_X4   | 0.039 |   0.181 |    0.183 | 
     | add_1564_33_Y_add_1555_32_spec0_g1394   | A v -> ZN ^  | INV_X1   | 0.012 |   0.193 |    0.195 | 
     | FE_RC_1799_0                            | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.209 |    0.210 | 
     | add_1564_33_Y_add_1555_32_spec0_g1278   | A v -> ZN ^  | AOI21_X2 | 0.039 |   0.248 |    0.250 | 
     | FE_RC_2427_0                            | A ^ -> ZN v  | OAI21_X2 | 0.027 |   0.275 |    0.276 | 
     | add_1564_33_Y_add_1555_32_spec0_g1228_0 | A2 v -> ZN v | OR2_X4   | 0.053 |   0.327 |    0.329 | 
     | add_1564_33_Y_add_1555_32_spec0_g1198   | B1 v -> ZN ^ | AOI21_X1 | 0.029 |   0.357 |    0.358 | 
     | add_1564_33_Y_add_1555_32_spec0_g1190   | A ^ -> ZN ^  | XNOR2_X1 | 0.042 |   0.399 |    0.400 | 
     | g199977                                 | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.413 |    0.415 | 
     | g199198                                 | A1 v -> ZN ^ | NAND4_X1 | 0.016 |   0.429 |    0.431 | 
     | reg_next_pc_reg[18]                     | D ^          | DFF_X1   | 0.000 |   0.429 |    0.431 | 
     +------------------------------------------------------------------------------------------------+ 
Path 72: MET Setup Check with Pin reg_op1_reg[31]/CK 
Endpoint:   reg_op1_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.038
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.458
- Arrival Time                  0.455
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.031 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.070 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.096 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.113 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.135 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.163 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.193 | 
     | FE_RC_2017_0      | B1 ^ -> ZN v | OAI21_X4 | 0.024 |   0.214 |    0.217 | 
     | FE_RC_2106_0      | A1 v -> ZN ^ | NAND2_X4 | 0.021 |   0.234 |    0.238 | 
     | FE_RC_2107_0      | A ^ -> ZN v  | INV_X8   | 0.014 |   0.248 |    0.251 | 
     | g198208           | A1 v -> ZN v | AND2_X4  | 0.029 |   0.277 |    0.280 | 
     | FE_OCPC110_n_4237 | A v -> Z v   | BUF_X16  | 0.029 |   0.306 |    0.309 | 
     | FE_OCPC487_n_4237 | A v -> Z v   | BUF_X2   | 0.025 |   0.331 |    0.334 | 
     | g196112           | A1 v -> ZN ^ | AOI22_X2 | 0.028 |   0.359 |    0.362 | 
     | FE_RC_1152_0      | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.380 |    0.383 | 
     | FE_RC_1826_0      | A2 v -> ZN ^ | NOR2_X4  | 0.024 |   0.404 |    0.407 | 
     | FE_RC_1825_0      | A1 ^ -> ZN v | NAND2_X2 | 0.017 |   0.421 |    0.424 | 
     | FE_RC_26_0        | A2 v -> ZN ^ | NOR2_X4  | 0.021 |   0.442 |    0.446 | 
     | g193958__7118     | B1 ^ -> ZN v | OAI21_X1 | 0.012 |   0.455 |    0.458 | 
     | reg_op1_reg[31]   | D v          | DFF_X1   | 0.000 |   0.455 |    0.458 | 
     +--------------------------------------------------------------------------+ 
Path 73: MET Setup Check with Pin reg_next_pc_reg[27]/CK 
Endpoint:   reg_next_pc_reg[27]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.429
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                         | CK ^         |          |       |  -0.035 |   -0.031 | 
     | instr_jal_reg                         | CK ^ -> QN ^ | SDFF_X1  | 0.108 |   0.073 |    0.077 | 
     | FE_OCPC146_n_70                       | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.102 |    0.105 | 
     | FE_OCPC150_n_70                       | A ^ -> ZN v  | INV_X4   | 0.012 |   0.114 |    0.117 | 
     | g90406__227551                        | A1 v -> ZN v | AND2_X4  | 0.029 |   0.142 |    0.146 | 
     | add_1564_33_Y_add_1555_32_spec0_g1417 | A1 v -> ZN v | OR2_X4   | 0.039 |   0.181 |    0.185 | 
     | add_1564_33_Y_add_1555_32_spec0_g1394 | A v -> ZN ^  | INV_X1   | 0.012 |   0.193 |    0.197 | 
     | FE_RC_1799_0                          | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.209 |    0.212 | 
     | add_1564_33_Y_add_1555_32_spec0_g1278 | A v -> ZN ^  | AOI21_X2 | 0.039 |   0.248 |    0.251 | 
     | FE_RC_2427_0                          | A ^ -> ZN v  | OAI21_X2 | 0.027 |   0.275 |    0.278 | 
     | add_1564_33_Y_add_1555_32_spec0_g1502 | A2 v -> ZN v | OR2_X2   | 0.053 |   0.327 |    0.331 | 
     | add_1564_33_Y_add_1555_32_spec0_g1197 | B1 v -> ZN ^ | AOI21_X1 | 0.029 |   0.356 |    0.360 | 
     | add_1564_33_Y_add_1555_32_spec0_g1186 | A ^ -> ZN ^  | XNOR2_X1 | 0.042 |   0.399 |    0.402 | 
     | g199967                               | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.413 |    0.417 | 
     | g199206                               | A1 v -> ZN ^ | NAND4_X1 | 0.016 |   0.429 |    0.433 | 
     | reg_next_pc_reg[27]                   | D ^          | DFF_X1   | 0.000 |   0.429 |    0.433 | 
     +----------------------------------------------------------------------------------------------+ 
Path 74: MET Setup Check with Pin reg_op2_reg[22]/CK 
Endpoint:   reg_op2_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.436
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.031 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.071 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.096 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.113 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.135 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.163 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.193 | 
     | FE_OCPC42_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.219 |    0.223 | 
     | g50               | A1 ^ -> ZN v | NOR2_X4  | 0.012 |   0.232 |    0.235 | 
     | g198834           | A1 v -> ZN v | AND2_X4  | 0.037 |   0.269 |    0.272 | 
     | g198183           | A1 v -> ZN v | AND2_X4  | 0.034 |   0.303 |    0.307 | 
     | FE_OCPC67_n_4274  | A v -> Z v   | BUF_X16  | 0.031 |   0.334 |    0.338 | 
     | g196374           | A1 v -> ZN ^ | AOI22_X2 | 0.026 |   0.360 |    0.363 | 
     | FE_RC_260_0       | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.379 |    0.382 | 
     | FE_RC_259_0       | A1 v -> ZN ^ | NOR2_X2  | 0.030 |   0.409 |    0.412 | 
     | FE_RC_2065_0      | A3 ^ -> ZN v | NAND4_X4 | 0.027 |   0.436 |    0.439 | 
     | reg_op2_reg[22]   | D v          | DFF_X1   | 0.000 |   0.436 |    0.439 | 
     +--------------------------------------------------------------------------+ 
Path 75: MET Setup Check with Pin reg_op2_reg[19]/CK 
Endpoint:   reg_op2_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.438
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.031 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.071 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.096 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.113 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.135 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.163 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.193 | 
     | FE_OCPC42_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.219 |    0.223 | 
     | g50               | A1 ^ -> ZN v | NOR2_X4  | 0.012 |   0.232 |    0.235 | 
     | g198834           | A1 v -> ZN v | AND2_X4  | 0.037 |   0.269 |    0.272 | 
     | g198185           | A1 v -> ZN v | AND2_X4  | 0.032 |   0.300 |    0.304 | 
     | FE_OCPC233_n_4272 | A v -> Z v   | BUF_X16  | 0.031 |   0.331 |    0.334 | 
     | g196335           | B1 v -> ZN ^ | AOI22_X2 | 0.037 |   0.368 |    0.371 | 
     | FE_RC_424_0       | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.386 |    0.390 | 
     | FE_RC_423_0       | A1 v -> ZN ^ | NOR2_X2  | 0.024 |   0.410 |    0.414 | 
     | FE_RC_200_0       | A3 ^ -> ZN v | NAND4_X2 | 0.027 |   0.438 |    0.441 | 
     | reg_op2_reg[19]   | D v          | DFF_X1   | 0.000 |   0.438 |    0.441 | 
     +--------------------------------------------------------------------------+ 
Path 76: MET Setup Check with Pin reg_op2_reg[8]/CK 
Endpoint:   reg_op2_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.437
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.030 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.072 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.097 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.114 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.136 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.164 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.194 | 
     | FE_OCPC42_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.219 |    0.223 | 
     | g50               | A1 ^ -> ZN v | NOR2_X4  | 0.012 |   0.232 |    0.236 | 
     | FE_RC_1786_0      | A1 v -> ZN ^ | NAND2_X4 | 0.017 |   0.248 |    0.253 | 
     | FE_RC_1787_0      | A ^ -> ZN v  | INV_X8   | 0.014 |   0.262 |    0.266 | 
     | g198815           | A1 v -> ZN v | AND2_X4  | 0.033 |   0.295 |    0.299 | 
     | FE_OCPC153_n_3667 | A v -> ZN ^  | INV_X16  | 0.014 |   0.309 |    0.313 | 
     | FE_OCPC156_n_3667 | A ^ -> ZN v  | INV_X8   | 0.011 |   0.320 |    0.324 | 
     | FE_RC_1532_0      | A1 v -> ZN ^ | AOI22_X2 | 0.025 |   0.345 |    0.349 | 
     | FE_RC_2127_0      | A1 ^ -> ZN ^ | AND2_X2  | 0.031 |   0.376 |    0.380 | 
     | FE_RC_2125_0      | A1 ^ -> ZN v | NAND3_X1 | 0.020 |   0.396 |    0.400 | 
     | FE_RC_2126_0      | A v -> ZN ^  | INV_X2   | 0.019 |   0.414 |    0.419 | 
     | FE_RC_2150_0      | A2 ^ -> ZN v | NAND4_X4 | 0.022 |   0.437 |    0.441 | 
     | reg_op2_reg[8]    | D v          | DFF_X1   | 0.000 |   0.437 |    0.441 | 
     +--------------------------------------------------------------------------+ 
Path 77: MET Setup Check with Pin alu_out_q_reg[17]/CK 
Endpoint:   alu_out_q_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.432
- Arrival Time                  0.427
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |          |       |  -0.035 |   -0.030 | 
     | instr_sub_reg             | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.065 |    0.069 | 
     | FE_OCPC237_instr_sub      | A v -> Z v   | BUF_X4   | 0.029 |   0.094 |    0.099 | 
     | FE_OCPC242_instr_sub      | A v -> ZN ^  | INV_X4   | 0.018 |   0.112 |    0.116 | 
     | FE_OCPC142_n              | A ^ -> ZN v  | INV_X8   | 0.013 |   0.125 |    0.130 | 
     | g85073__219214            | A v -> Z v   | MUX2_X1  | 0.064 |   0.189 |    0.193 | 
     | addinc_ADD_UNS_OP_2_g2264 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.223 |    0.227 | 
     | FE_RC_2443_0              | B2 v -> ZN ^ | AOI21_X4 | 0.030 |   0.253 |    0.257 | 
     | FE_RC_1693_0              | A ^ -> ZN v  | OAI21_X4 | 0.023 |   0.275 |    0.280 | 
     | FE_RC_2146_0              | A2 v -> ZN ^ | NAND3_X4 | 0.019 |   0.294 |    0.298 | 
     | g216642                   | A2 ^ -> ZN ^ | AND4_X4  | 0.064 |   0.358 |    0.362 | 
     | g216645                   | B1 ^ -> ZN v | OAI21_X1 | 0.021 |   0.379 |    0.383 | 
     | FE_RC_2330_0              | A2 v -> ZN ^ | NAND2_X1 | 0.018 |   0.397 |    0.401 | 
     | FE_RC_2350_0              | A ^ -> ZN v  | INV_X1   | 0.010 |   0.407 |    0.411 | 
     | FE_RC_2348_0              | A2 v -> ZN ^ | NOR2_X2  | 0.021 |   0.427 |    0.432 | 
     | alu_out_q_reg[17]         | D ^          | DFF_X1   | 0.000 |   0.427 |    0.432 | 
     +----------------------------------------------------------------------------------+ 
Path 78: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.428
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |          |       |  -0.035 |   -0.030 | 
     | instr_jal_reg                           | CK ^ -> QN ^ | SDFF_X1  | 0.108 |   0.073 |    0.078 | 
     | FE_OCPC146_n_70                         | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.102 |    0.106 | 
     | FE_OCPC150_n_70                         | A ^ -> ZN v  | INV_X4   | 0.012 |   0.114 |    0.118 | 
     | g90406__227551                          | A1 v -> ZN v | AND2_X4  | 0.029 |   0.142 |    0.147 | 
     | add_1564_33_Y_add_1555_32_spec2_g1423   | A1 v -> ZN v | OR2_X4   | 0.039 |   0.181 |    0.186 | 
     | add_1564_33_Y_add_1555_32_spec2_g1396   | A v -> ZN ^  | INV_X1   | 0.012 |   0.193 |    0.198 | 
     | add_1564_33_Y_add_1555_32_spec2_g1322   | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.209 |    0.213 | 
     | add_1564_33_Y_add_1555_32_spec2_g1280   | A v -> ZN ^  | AOI21_X2 | 0.039 |   0.248 |    0.253 | 
     | FE_RC_2115_0                            | A ^ -> ZN v  | OAI21_X2 | 0.024 |   0.272 |    0.277 | 
     | add_1564_33_Y_add_1555_32_spec2_g203585 | A1 v -> ZN v | OR2_X4   | 0.046 |   0.319 |    0.323 | 
     | FE_RC_1483_0                            | B2 v -> ZN ^ | AOI21_X1 | 0.039 |   0.358 |    0.362 | 
     | FE_RC_1600_0                            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.374 |    0.379 | 
     | FE_RC_1599_0                            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.395 |    0.400 | 
     | g199520                                 | B1 ^ -> ZN v | AOI21_X1 | 0.016 |   0.411 |    0.416 | 
     | g199209                                 | A1 v -> ZN ^ | NAND4_X1 | 0.017 |   0.428 |    0.433 | 
     | reg_next_pc_reg[30]                     | D ^          | DFF_X1   | 0.000 |   0.428 |    0.433 | 
     +------------------------------------------------------------------------------------------------+ 
Path 79: MET Setup Check with Pin reg_next_pc_reg[29]/CK 
Endpoint:   reg_next_pc_reg[29]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.425
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |              |          |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                             | CK ^         |          |       |  -0.035 |   -0.027 | 
     | instr_jal_reg                             | CK ^ -> QN ^ | SDFF_X1  | 0.108 |   0.073 |    0.081 | 
     | FE_OCPC146_n_70                           | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.102 |    0.109 | 
     | FE_OCPC150_n_70                           | A ^ -> ZN v  | INV_X4   | 0.012 |   0.114 |    0.121 | 
     | g90406__227551                            | A1 v -> ZN v | AND2_X4  | 0.029 |   0.142 |    0.150 | 
     | add_1564_33_Y_add_1555_32_spec0_g1417     | A1 v -> ZN v | OR2_X4   | 0.039 |   0.181 |    0.189 | 
     | add_1564_33_Y_add_1555_32_spec0_g1394     | A v -> ZN ^  | INV_X1   | 0.012 |   0.193 |    0.201 | 
     | FE_RC_1799_0                              | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.209 |    0.216 | 
     | add_1564_33_Y_add_1555_32_spec0_g1278     | A v -> ZN ^  | AOI21_X2 | 0.039 |   0.248 |    0.255 | 
     | FE_RC_2427_0                              | A ^ -> ZN v  | OAI21_X2 | 0.027 |   0.275 |    0.282 | 
     | add_1564_33_Y_add_1555_32_spec0_g1502_dup | A2 v -> ZN v | OR2_X4   | 0.052 |   0.327 |    0.334 | 
     | FE_RC_1758_0                              | B1 v -> ZN ^ | AOI21_X2 | 0.023 |   0.350 |    0.357 | 
     | add_1564_33_Y_add_1555_32_spec0_g1188     | A ^ -> ZN ^  | XNOR2_X1 | 0.040 |   0.390 |    0.398 | 
     | g199970                                   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.405 |    0.413 | 
     | g199208                                   | A3 v -> ZN ^ | NAND4_X1 | 0.020 |   0.425 |    0.433 | 
     | reg_next_pc_reg[29]                       | D ^          | DFF_X1   | 0.000 |   0.425 |    0.433 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 80: MET Setup Check with Pin alu_out_q_reg[16]/CK 
Endpoint:   alu_out_q_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.422
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |          |       |  -0.035 |   -0.026 | 
     | instr_sub_reg             | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.065 |    0.073 | 
     | FE_OCPC237_instr_sub      | A v -> Z v   | BUF_X4   | 0.029 |   0.094 |    0.103 | 
     | FE_OCPC242_instr_sub      | A v -> ZN ^  | INV_X4   | 0.018 |   0.112 |    0.120 | 
     | FE_OCPC142_n              | A ^ -> ZN v  | INV_X8   | 0.013 |   0.125 |    0.134 | 
     | g85073__219214            | A v -> Z v   | MUX2_X1  | 0.064 |   0.189 |    0.197 | 
     | addinc_ADD_UNS_OP_2_g2264 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.223 |    0.231 | 
     | FE_RC_2443_0              | B2 v -> ZN ^ | AOI21_X4 | 0.030 |   0.253 |    0.261 | 
     | FE_RC_1693_0              | A ^ -> ZN v  | OAI21_X4 | 0.023 |   0.275 |    0.284 | 
     | FE_RC_2146_0              | A2 v -> ZN ^ | NAND3_X4 | 0.019 |   0.294 |    0.303 | 
     | g216642                   | A2 ^ -> ZN ^ | AND4_X4  | 0.064 |   0.358 |    0.367 | 
     | FE_DBTC7_n_22463          | A ^ -> ZN v  | INV_X8   | 0.013 |   0.371 |    0.379 | 
     | addinc_ADD_UNS_OP_2_g1957 | A1 v -> ZN ^ | OAI22_X2 | 0.022 |   0.393 |    0.401 | 
     | g201152                   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.409 |    0.417 | 
     | g199746                   | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.422 |    0.431 | 
     | alu_out_q_reg[16]         | D ^          | DFF_X1   | 0.000 |   0.422 |    0.431 | 
     +----------------------------------------------------------------------------------+ 
Path 81: MET Setup Check with Pin reg_next_pc_reg[23]/CK 
Endpoint:   reg_next_pc_reg[23]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.424
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                         | CK ^         |          |       |  -0.035 |   -0.026 | 
     | instr_jal_reg                         | CK ^ -> QN ^ | SDFF_X1  | 0.108 |   0.073 |    0.082 | 
     | FE_OCPC146_n_70                       | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.102 |    0.111 | 
     | FE_OCPC150_n_70                       | A ^ -> ZN v  | INV_X4   | 0.012 |   0.114 |    0.123 | 
     | g90406__227551                        | A1 v -> ZN v | AND2_X4  | 0.029 |   0.142 |    0.151 | 
     | add_1564_33_Y_add_1555_32_spec3_g1423 | A1 v -> ZN v | OR2_X4   | 0.039 |   0.181 |    0.190 | 
     | add_1564_33_Y_add_1555_32_spec3_g1396 | A v -> ZN ^  | INV_X1   | 0.012 |   0.193 |    0.202 | 
     | FE_RC_1672_0                          | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.209 |    0.218 | 
     | FE_RC_2319_0                          | A v -> ZN ^  | AOI21_X2 | 0.039 |   0.248 |    0.257 | 
     | FE_RC_2132_0                          | A ^ -> ZN v  | OAI21_X2 | 0.024 |   0.272 |    0.281 | 
     | g37_0                                 | A1 v -> ZN v | OR2_X4   | 0.047 |   0.319 |    0.328 | 
     | add_1564_33_Y_add_1555_32_spec3_g1195 | B1 v -> ZN ^ | AOI21_X1 | 0.029 |   0.348 |    0.357 | 
     | add_1564_33_Y_add_1555_32_spec3_g1182 | A ^ -> ZN ^  | XNOR2_X1 | 0.042 |   0.390 |    0.399 | 
     | g199992                               | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.405 |    0.414 | 
     | g199202                               | A2 v -> ZN ^ | NAND4_X1 | 0.018 |   0.424 |    0.433 | 
     | reg_next_pc_reg[23]                   | D ^          | DFF_X1   | 0.000 |   0.424 |    0.433 | 
     +----------------------------------------------------------------------------------------------+ 
Path 82: MET Setup Check with Pin alu_out_q_reg[15]/CK 
Endpoint:   alu_out_q_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.432
- Arrival Time                  0.422
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.035 |   -0.024 | 
     | instr_sub_reg               | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.065 |    0.075 | 
     | FE_OCPC237_instr_sub        | A v -> Z v   | BUF_X4    | 0.029 |   0.094 |    0.105 | 
     | FE_OCPC238_instr_sub        | A v -> ZN ^  | INV_X4    | 0.020 |   0.114 |    0.124 | 
     | FE_OCPC139_n                | A ^ -> ZN v  | INV_X2    | 0.008 |   0.121 |    0.132 | 
     | g227439                     | B v -> Z v   | MUX2_X1   | 0.060 |   0.181 |    0.192 | 
     | FE_OCPC144_n_33774          | A v -> ZN ^  | INV_X2    | 0.017 |   0.198 |    0.209 | 
     | g203594                     | B1 ^ -> ZN v | AOI21_X2  | 0.014 |   0.212 |    0.223 | 
     | g210532                     | A v -> ZN ^  | INV_X2    | 0.014 |   0.226 |    0.236 | 
     | FE_RC_1471_0                | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.249 |    0.259 | 
     | addinc_ADD_UNS_OP_2_g214230 | A1 v -> ZN ^ | NAND3_X2  | 0.023 |   0.272 |    0.283 | 
     | FE_OCPC254_n_19990          | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.297 |    0.307 | 
     | g214233                     | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.311 |    0.322 | 
     | g214232                     | A1 v -> ZN ^ | NAND2_X4  | 0.023 |   0.335 |    0.345 | 
     | FE_DBTC27_n_19995           | A ^ -> ZN v  | INV_X2    | 0.011 |   0.345 |    0.356 | 
     | addinc_ADD_UNS_OP_2_g1948   | C1 v -> ZN ^ | OAI211_X1 | 0.028 |   0.373 |    0.384 | 
     | addinc_ADD_UNS_OP_2_g1940   | A ^ -> ZN v  | OAI21_X1  | 0.021 |   0.394 |    0.405 | 
     | g200949                     | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.410 |    0.421 | 
     | g199735                     | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.422 |    0.432 | 
     | alu_out_q_reg[15]           | D v          | DFF_X1    | 0.000 |   0.422 |    0.432 | 
     +-------------------------------------------------------------------------------------+ 
Path 83: MET Setup Check with Pin reg_next_pc_reg[17]/CK 
Endpoint:   reg_next_pc_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.419
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |          |       |  -0.035 |   -0.023 | 
     | instr_jal_reg                           | CK ^ -> QN ^ | SDFF_X1  | 0.108 |   0.073 |    0.085 | 
     | FE_OCPC146_n_70                         | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.102 |    0.114 | 
     | FE_OCPC150_n_70                         | A ^ -> ZN v  | INV_X4   | 0.012 |   0.114 |    0.126 | 
     | g90406__227551                          | A1 v -> ZN v | AND2_X4  | 0.029 |   0.142 |    0.154 | 
     | add_1564_33_Y_add_1555_32_spec0_g1417   | A1 v -> ZN v | OR2_X4   | 0.039 |   0.181 |    0.193 | 
     | add_1564_33_Y_add_1555_32_spec0_g1394   | A v -> ZN ^  | INV_X1   | 0.012 |   0.193 |    0.205 | 
     | FE_RC_1799_0                            | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.209 |    0.221 | 
     | add_1564_33_Y_add_1555_32_spec0_g1278   | A v -> ZN ^  | AOI21_X2 | 0.039 |   0.248 |    0.260 | 
     | FE_RC_2427_0                            | A ^ -> ZN v  | OAI21_X2 | 0.027 |   0.275 |    0.287 | 
     | add_1564_33_Y_add_1555_32_spec0_g1228_0 | A2 v -> ZN v | OR2_X4   | 0.053 |   0.327 |    0.339 | 
     | add_1564_33_Y_add_1555_32_spec0_g1217   | A1 v -> ZN v | AND2_X1  | 0.029 |   0.356 |    0.368 | 
     | add_1564_33_Y_add_1555_32_spec0_g1185   | A1 v -> ZN ^ | OAI22_X1 | 0.025 |   0.381 |    0.393 | 
     | g199963                                 | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.398 |    0.410 | 
     | g199212                                 | A3 v -> ZN ^ | NAND4_X1 | 0.021 |   0.419 |    0.431 | 
     | reg_next_pc_reg[17]                     | D ^          | DFF_X1   | 0.000 |   0.419 |    0.431 | 
     +------------------------------------------------------------------------------------------------+ 
Path 84: MET Setup Check with Pin alu_out_q_reg[14]/CK 
Endpoint:   alu_out_q_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.432
- Arrival Time                  0.420
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.035 |   -0.023 | 
     | instr_sub_reg               | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.065 |    0.077 | 
     | FE_OCPC237_instr_sub        | A v -> Z v   | BUF_X4    | 0.029 |   0.094 |    0.106 | 
     | FE_OCPC238_instr_sub        | A v -> ZN ^  | INV_X4    | 0.020 |   0.114 |    0.126 | 
     | FE_OCPC139_n                | A ^ -> ZN v  | INV_X2    | 0.008 |   0.121 |    0.133 | 
     | g227439                     | B v -> Z v   | MUX2_X1   | 0.060 |   0.181 |    0.193 | 
     | FE_OCPC144_n_33774          | A v -> ZN ^  | INV_X2    | 0.017 |   0.198 |    0.210 | 
     | g203594                     | B1 ^ -> ZN v | AOI21_X2  | 0.014 |   0.212 |    0.224 | 
     | g210532                     | A v -> ZN ^  | INV_X2    | 0.014 |   0.226 |    0.238 | 
     | FE_RC_1471_0                | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.249 |    0.261 | 
     | addinc_ADD_UNS_OP_2_g214230 | A1 v -> ZN ^ | NAND3_X2  | 0.023 |   0.272 |    0.284 | 
     | FE_OCPC254_n_19990          | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.297 |    0.308 | 
     | g214233                     | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.311 |    0.323 | 
     | g214232                     | A1 v -> ZN ^ | NAND2_X4  | 0.023 |   0.335 |    0.347 | 
     | FE_DBTC27_n_19995           | A ^ -> ZN v  | INV_X2    | 0.011 |   0.345 |    0.357 | 
     | addinc_ADD_UNS_OP_2_g1947   | C1 v -> ZN ^ | OAI211_X1 | 0.028 |   0.373 |    0.385 | 
     | addinc_ADD_UNS_OP_2_g1941   | A ^ -> ZN v  | OAI21_X1  | 0.021 |   0.394 |    0.406 | 
     | g200957                     | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.409 |    0.421 | 
     | g199733                     | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.420 |    0.432 | 
     | alu_out_q_reg[14]           | D v          | DFF_X1    | 0.000 |   0.420 |    0.432 | 
     +-------------------------------------------------------------------------------------+ 
Path 85: MET Setup Check with Pin reg_next_pc_reg[21]/CK 
Endpoint:   reg_next_pc_reg[21]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.419
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |          |       |  -0.035 |   -0.021 | 
     | instr_jal_reg                           | CK ^ -> QN ^ | SDFF_X1  | 0.108 |   0.073 |    0.087 | 
     | FE_OCPC146_n_70                         | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.102 |    0.115 | 
     | FE_OCPC150_n_70                         | A ^ -> ZN v  | INV_X4   | 0.012 |   0.114 |    0.127 | 
     | g90406__227551                          | A1 v -> ZN v | AND2_X4  | 0.029 |   0.142 |    0.156 | 
     | add_1564_33_Y_add_1555_32_spec0_g1417   | A1 v -> ZN v | OR2_X4   | 0.039 |   0.181 |    0.195 | 
     | add_1564_33_Y_add_1555_32_spec0_g1394   | A v -> ZN ^  | INV_X1   | 0.012 |   0.193 |    0.207 | 
     | FE_RC_1799_0                            | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.209 |    0.222 | 
     | add_1564_33_Y_add_1555_32_spec0_g1278   | A v -> ZN ^  | AOI21_X2 | 0.039 |   0.248 |    0.262 | 
     | FE_RC_2427_0                            | A ^ -> ZN v  | OAI21_X2 | 0.027 |   0.275 |    0.288 | 
     | add_1564_33_Y_add_1555_32_spec0_g1228_0 | A2 v -> ZN v | OR2_X4   | 0.053 |   0.327 |    0.341 | 
     | add_1564_33_Y_add_1555_32_spec0_g1218   | A1 v -> ZN v | AND2_X1  | 0.029 |   0.356 |    0.370 | 
     | add_1564_33_Y_add_1555_32_spec0_g1180   | A1 v -> ZN ^ | OAI22_X1 | 0.025 |   0.381 |    0.395 | 
     | g199975                                 | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.398 |    0.412 | 
     | g199200                                 | A3 v -> ZN ^ | NAND4_X1 | 0.021 |   0.419 |    0.433 | 
     | reg_next_pc_reg[21]                     | D ^          | DFF_X1   | 0.000 |   0.419 |    0.433 | 
     +------------------------------------------------------------------------------------------------+ 
Path 86: MET Setup Check with Pin mem_do_rinst_reg/CK 
Endpoint:   mem_do_rinst_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.424
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_lw_reg                 | CK ^         |           |       |  -0.035 |   -0.020 | 
     | instr_lw_reg                 | CK ^ -> Q v  | DFF_X1    | 0.102 |   0.067 |    0.082 | 
     | g121                         | A2 v -> ZN ^ | NOR2_X4   | 0.025 |   0.093 |    0.107 | 
     | FE_RC_1995_0                 | A2 ^ -> ZN v | NAND2_X2  | 0.017 |   0.110 |    0.124 | 
     | FE_RC_14_0                   | A1 v -> ZN ^ | NOR2_X4   | 0.022 |   0.131 |    0.146 | 
     | FE_RC_1179_0                 | A2 ^ -> ZN v | NAND4_X4  | 0.028 |   0.159 |    0.174 | 
     | g2662                        | A1 v -> ZN ^ | NOR2_X4   | 0.030 |   0.190 |    0.204 | 
     | FE_OCPC472_n_11142           | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.215 |    0.229 | 
     | FE_DBTC14_n_11142            | A ^ -> ZN v  | INV_X2    | 0.008 |   0.222 |    0.237 | 
     | FE_OCPC480_FE_DBTN14_n_11142 | A v -> Z v   | CLKBUF_X1 | 0.023 |   0.246 |    0.260 | 
     | FE_OCPC293_FE_DBTN14_n_11142 | A v -> Z v   | CLKBUF_X1 | 0.032 |   0.278 |    0.292 | 
     | g1255                        | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.297 |    0.311 | 
     | g197726                      | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.311 |    0.326 | 
     | g196622                      | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.327 |    0.341 | 
     | g196488                      | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.340 |    0.354 | 
     | g194224__1840                | S v -> Z v   | MUX2_X1   | 0.046 |   0.386 |    0.400 | 
     | FE_RC_455_0                  | A v -> ZN ^  | INV_X1    | 0.013 |   0.399 |    0.413 | 
     | FE_RC_454_0                  | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.410 |    0.424 | 
     | FE_RC_453_0                  | A2 v -> ZN ^ | NAND2_X1  | 0.014 |   0.424 |    0.438 | 
     | mem_do_rinst_reg             | D ^          | DFF_X1    | 0.000 |   0.424 |    0.438 | 
     +--------------------------------------------------------------------------------------+ 
Path 87: MET Setup Check with Pin alu_out_q_reg[11]/CK 
Endpoint:   alu_out_q_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.416
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |          |       |  -0.035 |   -0.020 | 
     | instr_sub_reg               | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.065 |    0.079 | 
     | FE_OCPC237_instr_sub        | A v -> Z v   | BUF_X4   | 0.029 |   0.094 |    0.109 | 
     | FE_OCPC238_instr_sub        | A v -> ZN ^  | INV_X4   | 0.020 |   0.114 |    0.128 | 
     | FE_OCPC139_n                | A ^ -> ZN v  | INV_X2   | 0.008 |   0.121 |    0.136 | 
     | g227439                     | B v -> Z v   | MUX2_X1  | 0.060 |   0.181 |    0.196 | 
     | FE_OCPC144_n_33774          | A v -> ZN ^  | INV_X2   | 0.017 |   0.198 |    0.213 | 
     | g203594                     | B1 ^ -> ZN v | AOI21_X2 | 0.014 |   0.212 |    0.227 | 
     | g210532                     | A v -> ZN ^  | INV_X2   | 0.014 |   0.226 |    0.240 | 
     | FE_RC_1471_0                | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.249 |    0.263 | 
     | addinc_ADD_UNS_OP_2_g214230 | A1 v -> ZN ^ | NAND3_X2 | 0.023 |   0.272 |    0.287 | 
     | FE_OCPC254_n_19990          | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.297 |    0.311 | 
     | g214233                     | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.311 |    0.326 | 
     | g214232                     | A1 v -> ZN ^ | NAND2_X4 | 0.023 |   0.335 |    0.349 | 
     | addinc_ADD_UNS_OP_2_g1977   | B1 ^ -> ZN v | AOI21_X1 | 0.016 |   0.351 |    0.366 | 
     | FE_RC_976_0                 | A v -> ZN ^  | INV_X1   | 0.013 |   0.364 |    0.379 | 
     | FE_RC_975_0                 | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.376 |    0.390 | 
     | FE_RC_974_0                 | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.391 |    0.405 | 
     | g200993                     | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.403 |    0.417 | 
     | g199730                     | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.416 |    0.431 | 
     | alu_out_q_reg[11]           | D ^          | DFF_X1   | 0.000 |   0.416 |    0.431 | 
     +------------------------------------------------------------------------------------+ 
Path 88: MET Setup Check with Pin reg_op2_reg[5]/CK 
Endpoint:   reg_op2_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.423
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |          |       |  -0.035 |   -0.020 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.082 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.108 | 
     | FE_RC_1995_0       | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.125 | 
     | FE_RC_14_0         | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.146 | 
     | FE_RC_1179_0       | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.174 | 
     | g2662              | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.205 | 
     | FE_OCPC472_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.215 |    0.230 | 
     | FE_DBTC14_n_11142  | A ^ -> ZN v  | INV_X2   | 0.008 |   0.222 |    0.237 | 
     | g208853            | A1 v -> ZN v | AND2_X4  | 0.035 |   0.257 |    0.272 | 
     | g198807            | A1 v -> ZN v | AND2_X4  | 0.045 |   0.302 |    0.317 | 
     | g196121            | B1 v -> ZN ^ | AOI22_X1 | 0.044 |   0.346 |    0.361 | 
     | FE_RC_466_0        | A2 ^ -> ZN v | NAND2_X1 | 0.021 |   0.367 |    0.382 | 
     | FE_RC_464_0        | A2 v -> ZN ^ | NOR2_X2  | 0.030 |   0.396 |    0.411 | 
     | FE_RC_2403_0       | A3 ^ -> ZN v | NAND4_X2 | 0.027 |   0.423 |    0.438 | 
     | reg_op2_reg[5]     | D v          | DFF_X2   | 0.000 |   0.423 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 89: MET Setup Check with Pin latched_branch_reg/CK 
Endpoint:   latched_branch_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.424
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[7]     | CK ^         |           |       |  -0.032 |   -0.016 | 
     | reg_op2_reg[7]     | CK ^ -> Q ^  | DFF_X2    | 0.146 |   0.115 |    0.130 | 
     | g203381            | A ^ -> ZN v  | INV_X4    | 0.009 |   0.124 |    0.140 | 
     | FE_RC_1743_0       | B2 v -> ZN ^ | AOI22_X1  | 0.054 |   0.178 |    0.194 | 
     | g199796            | B2 ^ -> ZN v | AOI21_X2  | 0.019 |   0.198 |    0.213 | 
     | g198895            | C2 v -> ZN ^ | OAI211_X2 | 0.047 |   0.245 |    0.261 | 
     | FE_RC_123_0        | B1 ^ -> ZN v | AOI21_X4  | 0.018 |   0.263 |    0.279 | 
     | g195631__1857      | A1 v -> ZN ^ | NOR3_X2   | 0.047 |   0.310 |    0.326 | 
     | FE_RC_1147_0       | B1 ^ -> ZN v | AOI21_X4  | 0.019 |   0.329 |    0.345 | 
     | FE_RC_1613_0       | A1 v -> ZN ^ | AOI22_X4  | 0.032 |   0.361 |    0.377 | 
     | FE_RC_1271_0       | A2 ^ -> ZN v | NAND2_X4  | 0.016 |   0.377 |    0.393 | 
     | FE_OCPC229_n_15060 | A v -> ZN ^  | INV_X4    | 0.014 |   0.391 |    0.407 | 
     | FE_OCPC230_n_15060 | A ^ -> ZN v  | INV_X2    | 0.007 |   0.399 |    0.414 | 
     | FE_OCPC232_n_15060 | A v -> ZN ^  | INV_X2    | 0.014 |   0.412 |    0.428 | 
     | g193947__2391      | B1 ^ -> ZN v | OAI21_X2  | 0.011 |   0.424 |    0.439 | 
     | latched_branch_reg | D v          | DFF_X1    | 0.000 |   0.424 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 90: MET Setup Check with Pin alu_out_q_reg[0]/CK 
Endpoint:   alu_out_q_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[7]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.424
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[7]     | CK ^         |           |       |  -0.032 |   -0.016 | 
     | reg_op2_reg[7]     | CK ^ -> Q ^  | DFF_X2    | 0.146 |   0.115 |    0.130 | 
     | g203381            | A ^ -> ZN v  | INV_X4    | 0.009 |   0.124 |    0.140 | 
     | FE_RC_1743_0       | B2 v -> ZN ^ | AOI22_X1  | 0.054 |   0.178 |    0.194 | 
     | g199796            | B2 ^ -> ZN v | AOI21_X2  | 0.019 |   0.198 |    0.213 | 
     | g198895            | C2 v -> ZN ^ | OAI211_X2 | 0.047 |   0.245 |    0.261 | 
     | FE_RC_123_0        | B1 ^ -> ZN v | AOI21_X4  | 0.018 |   0.263 |    0.279 | 
     | g195631__1857      | A1 v -> ZN ^ | NOR3_X2   | 0.047 |   0.310 |    0.326 | 
     | FE_RC_1147_0       | B1 ^ -> ZN v | AOI21_X4  | 0.019 |   0.329 |    0.345 | 
     | FE_RC_1613_0       | A1 v -> ZN ^ | AOI22_X4  | 0.032 |   0.361 |    0.377 | 
     | FE_RC_1271_0       | A2 ^ -> ZN v | NAND2_X4  | 0.016 |   0.377 |    0.393 | 
     | FE_OCPC229_n_15060 | A v -> ZN ^  | INV_X4    | 0.014 |   0.391 |    0.407 | 
     | FE_OCPC230_n_15060 | A ^ -> ZN v  | INV_X2    | 0.007 |   0.399 |    0.414 | 
     | FE_OCPC232_n_15060 | A v -> ZN ^  | INV_X2    | 0.014 |   0.412 |    0.428 | 
     | g193938__4296      | B1 ^ -> ZN v | OAI21_X2  | 0.011 |   0.424 |    0.439 | 
     | alu_out_q_reg[0]   | D v          | DFF_X1    | 0.000 |   0.424 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 91: MET Setup Check with Pin alu_out_q_reg[13]/CK 
Endpoint:   alu_out_q_reg[13]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.415
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |          |       |  -0.035 |   -0.019 | 
     | instr_sub_reg             | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.065 |    0.081 | 
     | FE_OCPC237_instr_sub      | A v -> Z v   | BUF_X4   | 0.029 |   0.094 |    0.110 | 
     | FE_OCPC242_instr_sub      | A v -> ZN ^  | INV_X4   | 0.018 |   0.112 |    0.128 | 
     | FE_OCPC142_n              | A ^ -> ZN v  | INV_X8   | 0.013 |   0.125 |    0.141 | 
     | g85073__219214            | A v -> Z v   | MUX2_X1  | 0.064 |   0.189 |    0.205 | 
     | addinc_ADD_UNS_OP_2_g2264 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.223 |    0.239 | 
     | FE_RC_2443_0              | B2 v -> ZN ^ | AOI21_X4 | 0.030 |   0.253 |    0.269 | 
     | FE_RC_1693_0              | A ^ -> ZN v  | OAI21_X4 | 0.023 |   0.275 |    0.291 | 
     | addinc_ADD_UNS_OP_2_g2035 | A v -> ZN ^  | INV_X1   | 0.024 |   0.300 |    0.315 | 
     | g214232                   | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.322 |    0.338 | 
     | FE_RC_708_0               | B1 v -> ZN ^ | AOI21_X2 | 0.024 |   0.346 |    0.362 | 
     | addinc_ADD_UNS_OP_2_g1942 | A ^ -> ZN ^  | XNOR2_X1 | 0.040 |   0.387 |    0.403 | 
     | g200961                   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.401 |    0.417 | 
     | g199744                   | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.415 |    0.431 | 
     | alu_out_q_reg[13]         | D ^          | DFF_X1   | 0.000 |   0.415 |    0.431 | 
     +----------------------------------------------------------------------------------+ 
Path 92: MET Setup Check with Pin alu_out_q_reg[19]/CK 
Endpoint:   alu_out_q_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[5]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.430
- Arrival Time                  0.412
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.033
     = Beginpoint Arrival Time       -0.033
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[5]              | CK ^         |           |       |  -0.033 |   -0.015 | 
     | reg_op2_reg[5]              | CK ^ -> Q ^  | DFF_X2    | 0.141 |   0.107 |    0.126 | 
     | g85075__226126              | S ^ -> Z v   | MUX2_X2   | 0.078 |   0.186 |    0.204 | 
     | addinc_ADD_UNS_OP_2_g2214   | A1 v -> ZN ^ | NOR2_X1   | 0.041 |   0.226 |    0.245 | 
     | addinc_ADD_UNS_OP_2_g214231 | A1 ^ -> ZN v | NOR2_X2   | 0.016 |   0.242 |    0.260 | 
     | FE_RC_427_0                 | A1 v -> ZN ^ | NAND2_X2  | 0.016 |   0.258 |    0.276 | 
     | FE_RC_426_0                 | A2 ^ -> ZN v | NOR2_X2   | 0.010 |   0.268 |    0.286 | 
     | addinc_ADD_UNS_OP_2_g216636 | A3 v -> ZN ^ | NAND3_X2  | 0.022 |   0.290 |    0.308 | 
     | FE_RC_2315_0                | A2 ^ -> ZN v | NAND4_X2  | 0.035 |   0.324 |    0.342 | 
     | FE_RC_2316_0                | A v -> ZN ^  | INV_X4    | 0.026 |   0.351 |    0.369 | 
     | FE_RC_2351_0                | C1 ^ -> ZN v | OAI211_X2 | 0.020 |   0.371 |    0.389 | 
     | FE_RC_2396_0                | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.387 |    0.406 | 
     | FE_RC_2395_0                | A ^ -> ZN v  | OAI211_X1 | 0.024 |   0.412 |    0.430 | 
     | alu_out_q_reg[19]           | D v          | DFF_X1    | 0.000 |   0.412 |    0.430 | 
     +-------------------------------------------------------------------------------------+ 
Path 93: MET Setup Check with Pin latched_store_reg/CK 
Endpoint:   latched_store_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[7]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.420
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[7]     | CK ^         |           |       |  -0.032 |   -0.010 | 
     | reg_op2_reg[7]     | CK ^ -> Q ^  | DFF_X2    | 0.146 |   0.115 |    0.136 | 
     | g203381            | A ^ -> ZN v  | INV_X4    | 0.009 |   0.124 |    0.145 | 
     | FE_RC_1743_0       | B2 v -> ZN ^ | AOI22_X1  | 0.054 |   0.178 |    0.200 | 
     | g199796            | B2 ^ -> ZN v | AOI21_X2  | 0.019 |   0.198 |    0.219 | 
     | g198895            | C2 v -> ZN ^ | OAI211_X2 | 0.047 |   0.245 |    0.266 | 
     | FE_RC_123_0        | B1 ^ -> ZN v | AOI21_X4  | 0.018 |   0.263 |    0.284 | 
     | g195631__1857      | A1 v -> ZN ^ | NOR3_X2   | 0.047 |   0.310 |    0.331 | 
     | FE_RC_1147_0       | B1 ^ -> ZN v | AOI21_X4  | 0.019 |   0.329 |    0.350 | 
     | FE_RC_1613_0       | A1 v -> ZN ^ | AOI22_X4  | 0.032 |   0.361 |    0.382 | 
     | FE_RC_1271_0       | A2 ^ -> ZN v | NAND2_X4  | 0.016 |   0.377 |    0.399 | 
     | FE_OCPC229_n_15060 | A v -> ZN ^  | INV_X4    | 0.014 |   0.391 |    0.413 | 
     | FE_OCPC231_n_15060 | A ^ -> ZN v  | INV_X2    | 0.009 |   0.400 |    0.421 | 
     | FE_RC_2260_0       | A1 v -> ZN ^ | NAND2_X2  | 0.010 |   0.410 |    0.431 | 
     | FE_RC_2469_0       | A1 ^ -> ZN v | NAND2_X1  | 0.010 |   0.420 |    0.442 | 
     | latched_store_reg  | D v          | DFF_X1    | 0.000 |   0.420 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 94: MET Setup Check with Pin decoder_trigger_reg/CK 
Endpoint:   decoder_trigger_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.417
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_op2_reg[7]      | CK ^         |           |       |  -0.032 |   -0.010 | 
     | reg_op2_reg[7]      | CK ^ -> Q ^  | DFF_X2    | 0.146 |   0.115 |    0.136 | 
     | g203381             | A ^ -> ZN v  | INV_X4    | 0.009 |   0.124 |    0.145 | 
     | FE_RC_1743_0        | B2 v -> ZN ^ | AOI22_X1  | 0.054 |   0.178 |    0.200 | 
     | g199796             | B2 ^ -> ZN v | AOI21_X2  | 0.019 |   0.198 |    0.219 | 
     | g198895             | C2 v -> ZN ^ | OAI211_X2 | 0.047 |   0.245 |    0.266 | 
     | FE_RC_123_0         | B1 ^ -> ZN v | AOI21_X4  | 0.018 |   0.263 |    0.284 | 
     | g195631__1857       | A1 v -> ZN ^ | NOR3_X2   | 0.047 |   0.310 |    0.332 | 
     | FE_RC_1147_0        | B1 ^ -> ZN v | AOI21_X4  | 0.019 |   0.329 |    0.350 | 
     | FE_RC_1613_0        | A1 v -> ZN ^ | AOI22_X4  | 0.032 |   0.361 |    0.382 | 
     | FE_RC_1271_0        | A2 ^ -> ZN v | NAND2_X4  | 0.016 |   0.377 |    0.399 | 
     | FE_OCPC229_n_15060  | A v -> ZN ^  | INV_X4    | 0.014 |   0.391 |    0.413 | 
     | FE_RC_1459_0        | A1 ^ -> ZN v | AOI22_X2  | 0.012 |   0.403 |    0.424 | 
     | FE_RC_1458_0        | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.417 |    0.438 | 
     | decoder_trigger_reg | D ^          | DFF_X1    | 0.000 |   0.417 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 95: MET Setup Check with Pin alu_out_q_reg[10]/CK 
Endpoint:   alu_out_q_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.409
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.035 |   -0.012 | 
     | instr_sub_reg               | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.065 |    0.087 | 
     | FE_OCPC237_instr_sub        | A v -> Z v   | BUF_X4    | 0.029 |   0.094 |    0.116 | 
     | FE_OCPC238_instr_sub        | A v -> ZN ^  | INV_X4    | 0.020 |   0.114 |    0.136 | 
     | FE_OCPC139_n                | A ^ -> ZN v  | INV_X2    | 0.008 |   0.121 |    0.144 | 
     | g227439                     | B v -> Z v   | MUX2_X1   | 0.060 |   0.181 |    0.204 | 
     | FE_OCPC144_n_33774          | A v -> ZN ^  | INV_X2    | 0.017 |   0.198 |    0.220 | 
     | g203594                     | B1 ^ -> ZN v | AOI21_X2  | 0.014 |   0.212 |    0.234 | 
     | g210532                     | A v -> ZN ^  | INV_X2    | 0.014 |   0.226 |    0.248 | 
     | FE_RC_1471_0                | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.249 |    0.271 | 
     | addinc_ADD_UNS_OP_2_g214230 | A1 v -> ZN ^ | NAND3_X2  | 0.023 |   0.272 |    0.294 | 
     | FE_OCPC254_n_19990          | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.297 |    0.319 | 
     | g214233                     | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.311 |    0.334 | 
     | g214232                     | A1 v -> ZN ^ | NAND2_X4  | 0.023 |   0.335 |    0.357 | 
     | addinc_ADD_UNS_OP_2_g1968   | B1 ^ -> ZN v | AOI21_X1  | 0.020 |   0.354 |    0.377 | 
     | FE_RC_2561_0                | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.370 |    0.392 | 
     | FE_RC_2560_0                | A ^ -> ZN v  | OAI211_X1 | 0.026 |   0.396 |    0.418 | 
     | g199709                     | A v -> ZN ^  | INV_X1    | 0.013 |   0.409 |    0.431 | 
     | alu_out_q_reg[10]           | D ^          | DFF_X1    | 0.000 |   0.409 |    0.431 | 
     +-------------------------------------------------------------------------------------+ 
Path 96: MET Setup Check with Pin alu_out_q_reg[25]/CK 
Endpoint:   alu_out_q_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.000
- Setup                         0.040
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.460
- Arrival Time                  0.436
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |           |       |  -0.035 |   -0.010 | 
     | instr_sub_reg             | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.065 |    0.089 | 
     | FE_OCPC237_instr_sub      | A v -> Z v   | BUF_X4    | 0.029 |   0.094 |    0.118 | 
     | FE_OCPC242_instr_sub      | A v -> ZN ^  | INV_X4    | 0.018 |   0.112 |    0.136 | 
     | FE_OCPC142_n              | A ^ -> ZN v  | INV_X8    | 0.013 |   0.125 |    0.150 | 
     | g85071__226124            | B1 v -> ZN ^ | OAI22_X2  | 0.041 |   0.166 |    0.191 | 
     | addinc_ADD_UNS_OP_2_g2202 | A1 ^ -> ZN v | NOR2_X2   | 0.012 |   0.178 |    0.203 | 
     | addinc_ADD_UNS_OP_2_g2127 | A1 v -> ZN v | OR2_X2    | 0.046 |   0.224 |    0.249 | 
     | g224838                   | C2 v -> ZN ^ | OAI211_X4 | 0.034 |   0.259 |    0.283 | 
     | g224842                   | A1 ^ -> ZN v | NAND3_X2  | 0.026 |   0.284 |    0.309 | 
     | FE_RC_213_0               | A1 v -> ZN ^ | NAND3_X2  | 0.023 |   0.307 |    0.332 | 
     | FE_RC_214_0               | A ^ -> ZN v  | INV_X4    | 0.011 |   0.318 |    0.342 | 
     | addinc_ADD_UNS_OP_2_g1992 | A1 v -> ZN v | OR2_X2    | 0.038 |   0.356 |    0.380 | 
     | addinc_ADD_UNS_OP_2_g1965 | A v -> ZN ^  | OAI211_X1 | 0.025 |   0.381 |    0.405 | 
     | FE_RC_183_0               | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.397 |    0.422 | 
     | FE_RC_182_0               | A v -> ZN ^  | OAI21_X1  | 0.024 |   0.421 |    0.446 | 
     | g199742                   | B1 ^ -> ZN v | OAI21_X2  | 0.014 |   0.436 |    0.460 | 
     | alu_out_q_reg[25]         | D v          | DFF_X1    | 0.000 |   0.436 |    0.460 | 
     +-----------------------------------------------------------------------------------+ 
Path 97: MET Setup Check with Pin reg_op2_reg[30]/CK 
Endpoint:   reg_op2_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.004
- Setup                         0.039
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.457
- Arrival Time                  0.433
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | instr_lw_reg      | CK ^         |          |       |  -0.035 |   -0.010 | 
     | instr_lw_reg      | CK ^ -> Q v  | DFF_X1   | 0.102 |   0.067 |    0.092 | 
     | g121              | A2 v -> ZN ^ | NOR2_X4  | 0.025 |   0.093 |    0.117 | 
     | FE_RC_1995_0      | A2 ^ -> ZN v | NAND2_X2 | 0.017 |   0.110 |    0.134 | 
     | FE_RC_14_0        | A1 v -> ZN ^ | NOR2_X4  | 0.022 |   0.131 |    0.156 | 
     | FE_RC_1179_0      | A2 ^ -> ZN v | NAND4_X4 | 0.028 |   0.159 |    0.184 | 
     | g2662             | A1 v -> ZN ^ | NOR2_X4  | 0.030 |   0.190 |    0.214 | 
     | FE_OCPC42_n_11142 | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.219 |    0.244 | 
     | g50               | A1 ^ -> ZN v | NOR2_X4  | 0.012 |   0.232 |    0.256 | 
     | g198834           | A1 v -> ZN v | AND2_X4  | 0.037 |   0.269 |    0.293 | 
     | g198183           | A1 v -> ZN v | AND2_X4  | 0.034 |   0.303 |    0.328 | 
     | FE_OCPC67_n_4274  | A v -> Z v   | BUF_X16  | 0.031 |   0.334 |    0.359 | 
     | g195557__6877     | A1 v -> ZN ^ | AOI22_X2 | 0.026 |   0.360 |    0.385 | 
     | FE_RC_1661_0      | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.386 |    0.410 | 
     | FE_RC_1660_0      | A1 v -> ZN ^ | NOR2_X4  | 0.024 |   0.409 |    0.434 | 
     | FE_RC_2401_0      | A2 ^ -> ZN v | NAND4_X4 | 0.024 |   0.433 |    0.457 | 
     | reg_op2_reg[30]   | D v          | DFF_X1   | 0.000 |   0.433 |    0.457 | 
     +--------------------------------------------------------------------------+ 
Path 98: MET Setup Check with Pin alu_out_q_reg[8]/CK 
Endpoint:   alu_out_q_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.406
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |          |       |  -0.035 |   -0.009 | 
     | instr_sub_reg               | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.065 |    0.090 | 
     | FE_OCPC237_instr_sub        | A v -> Z v   | BUF_X4   | 0.029 |   0.094 |    0.120 | 
     | FE_OCPC238_instr_sub        | A v -> ZN ^  | INV_X4   | 0.020 |   0.114 |    0.139 | 
     | FE_OCPC139_n                | A ^ -> ZN v  | INV_X2   | 0.008 |   0.121 |    0.147 | 
     | g227439                     | B v -> Z v   | MUX2_X1  | 0.060 |   0.181 |    0.207 | 
     | FE_OCPC144_n_33774          | A v -> ZN ^  | INV_X2   | 0.017 |   0.198 |    0.224 | 
     | g203594                     | B1 ^ -> ZN v | AOI21_X2 | 0.014 |   0.212 |    0.238 | 
     | g210532                     | A v -> ZN ^  | INV_X2   | 0.014 |   0.226 |    0.251 | 
     | FE_RC_1471_0                | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.249 |    0.274 | 
     | addinc_ADD_UNS_OP_2_g214230 | A1 v -> ZN ^ | NAND3_X2 | 0.023 |   0.272 |    0.298 | 
     | FE_OCPC254_n_19990          | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.297 |    0.322 | 
     | g214233                     | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.311 |    0.337 | 
     | g214232                     | A1 v -> ZN ^ | NAND2_X4 | 0.023 |   0.335 |    0.360 | 
     | g220017                     | A ^ -> Z ^   | XOR2_X1  | 0.056 |   0.391 |    0.416 | 
     | FE_RC_1019_0                | B1 ^ -> ZN v | OAI21_X2 | 0.015 |   0.406 |    0.431 | 
     | alu_out_q_reg[8]            | D v          | DFF_X1   | 0.000 |   0.406 |    0.431 | 
     +------------------------------------------------------------------------------------+ 
Path 99: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.000
- Setup                         0.037
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.463
- Arrival Time                  0.437
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |           |       |  -0.035 |   -0.009 | 
     | instr_sub_reg             | CK ^ -> Q ^  | DFF_X1    | 0.107 |   0.073 |    0.099 | 
     | FE_OCPC237_instr_sub      | A ^ -> Z ^   | BUF_X4    | 0.031 |   0.103 |    0.129 | 
     | FE_OCPC238_instr_sub      | A ^ -> ZN v  | INV_X4    | 0.013 |   0.116 |    0.142 | 
     | FE_OCPC140_n              | A v -> Z v   | BUF_X1    | 0.029 |   0.146 |    0.172 | 
     | g226120                   | B v -> Z v   | MUX2_X2   | 0.056 |   0.201 |    0.227 | 
     | addinc_ADD_UNS_OP_2_g2194 | A1 v -> ZN v | AND2_X1   | 0.039 |   0.240 |    0.266 | 
     | addinc_ADD_UNS_OP_2_g2097 | A v -> ZN ^  | AOI21_X4  | 0.041 |   0.281 |    0.307 | 
     | FE_RC_213_0               | A3 ^ -> ZN v | NAND3_X2  | 0.027 |   0.308 |    0.334 | 
     | FE_RC_214_0               | A v -> ZN ^  | INV_X4    | 0.018 |   0.326 |    0.352 | 
     | addinc_ADD_UNS_OP_2_g1996 | A1 ^ -> ZN ^ | OR2_X2    | 0.023 |   0.349 |    0.375 | 
     | FE_RC_1265_0              | A ^ -> ZN v  | OAI211_X2 | 0.025 |   0.375 |    0.400 | 
     | FE_RC_126_0               | A1 v -> ZN ^ | NAND2_X1  | 0.018 |   0.392 |    0.418 | 
     | FE_RC_125_0               | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.410 |    0.436 | 
     | g200980                   | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.426 |    0.452 | 
     | g199748                   | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.437 |    0.463 | 
     | alu_out_q_reg[31]         | D v          | DFF_X1    | 0.000 |   0.437 |    0.463 | 
     +-----------------------------------------------------------------------------------+ 
Path 100: MET Setup Check with Pin alu_out_q_reg[9]/CK 
Endpoint:   alu_out_q_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.404
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.035 |   -0.007 | 
     | instr_sub_reg               | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.065 |    0.092 | 
     | FE_OCPC237_instr_sub        | A v -> Z v   | BUF_X4    | 0.029 |   0.094 |    0.121 | 
     | FE_OCPC238_instr_sub        | A v -> ZN ^  | INV_X4    | 0.020 |   0.114 |    0.141 | 
     | FE_OCPC139_n                | A ^ -> ZN v  | INV_X2    | 0.008 |   0.121 |    0.149 | 
     | g227439                     | B v -> Z v   | MUX2_X1   | 0.060 |   0.181 |    0.209 | 
     | FE_OCPC144_n_33774          | A v -> ZN ^  | INV_X2    | 0.017 |   0.198 |    0.225 | 
     | g203594                     | B1 ^ -> ZN v | AOI21_X2  | 0.014 |   0.212 |    0.239 | 
     | g210532                     | A v -> ZN ^  | INV_X2    | 0.014 |   0.226 |    0.253 | 
     | FE_RC_1471_0                | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.249 |    0.276 | 
     | addinc_ADD_UNS_OP_2_g214230 | A1 v -> ZN ^ | NAND3_X2  | 0.023 |   0.272 |    0.299 | 
     | FE_OCPC254_n_19990          | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.297 |    0.324 | 
     | g214233                     | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.311 |    0.339 | 
     | g214232                     | A1 v -> ZN ^ | NAND2_X4  | 0.023 |   0.335 |    0.362 | 
     | addinc_ADD_UNS_OP_2_g1970   | B1 ^ -> ZN v | AOI21_X2  | 0.016 |   0.351 |    0.378 | 
     | FE_RC_2511_0                | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.365 |    0.392 | 
     | FE_RC_2510_0                | A ^ -> ZN v  | OAI211_X1 | 0.026 |   0.391 |    0.418 | 
     | g199708                     | A v -> ZN ^  | INV_X1    | 0.013 |   0.404 |    0.431 | 
     | alu_out_q_reg[9]            | D ^          | DFF_X1    | 0.000 |   0.404 |    0.431 | 
     +-------------------------------------------------------------------------------------+ 
Path 101: MET Setup Check with Pin reg_next_pc_reg[16]/CK 
Endpoint:   reg_next_pc_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.402
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |              |          |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                             | CK ^         |          |       |  -0.035 |   -0.005 | 
     | instr_jal_reg                             | CK ^ -> QN ^ | SDFF_X1  | 0.108 |   0.073 |    0.103 | 
     | FE_OCPC146_n_70                           | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.102 |    0.131 | 
     | FE_OCPC150_n_70                           | A ^ -> ZN v  | INV_X4   | 0.012 |   0.114 |    0.143 | 
     | g90406__227551                            | A1 v -> ZN v | AND2_X4  | 0.029 |   0.142 |    0.172 | 
     | add_1564_33_Y_add_1555_32_spec0_g1417     | A1 v -> ZN v | OR2_X4   | 0.039 |   0.181 |    0.211 | 
     | add_1564_33_Y_add_1555_32_spec0_g1394     | A v -> ZN ^  | INV_X1   | 0.012 |   0.193 |    0.223 | 
     | FE_RC_1799_0                              | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.209 |    0.238 | 
     | add_1564_33_Y_add_1555_32_spec0_g1278     | A v -> ZN ^  | AOI21_X2 | 0.039 |   0.248 |    0.277 | 
     | FE_RC_2427_0                              | A ^ -> ZN v  | OAI21_X2 | 0.027 |   0.275 |    0.304 | 
     | add_1564_33_Y_add_1555_32_spec0_g1502_dup | A2 v -> ZN v | OR2_X4   | 0.052 |   0.327 |    0.356 | 
     | FE_RC_484_0                               | B1 v -> ZN ^ | OAI22_X1 | 0.037 |   0.364 |    0.393 | 
     | g199962                                   | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.381 |    0.410 | 
     | g199213                                   | A3 v -> ZN ^ | NAND4_X1 | 0.021 |   0.402 |    0.431 | 
     | reg_next_pc_reg[16]                       | D ^          | DFF_X1   | 0.000 |   0.402 |    0.431 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 102: MET Setup Check with Pin reg_out_reg[24]/CK 
Endpoint:   reg_out_reg[24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.400
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]   | CK ^         |           |       |  -0.034 |   -0.001 | 
     | reg_op1_reg[1]   | CK ^ -> Q v  | DFF_X2    | 0.121 |   0.087 |    0.120 | 
     | g90347__211161   | A2 v -> ZN v | AND3_X2   | 0.040 |   0.128 |    0.160 | 
     | g719             | A1 v -> ZN v | OR2_X1    | 0.044 |   0.172 |    0.204 | 
     | g716             | A v -> ZN ^  | AOI211_X1 | 0.080 |   0.252 |    0.285 | 
     | g715             | A2 ^ -> ZN v | NOR2_X2   | 0.018 |   0.270 |    0.303 | 
     | FE_RC_2323_0     | B1 v -> ZN ^ | OAI21_X2  | 0.050 |   0.320 |    0.353 | 
     | FE_DBTC17_n_7566 | A ^ -> ZN v  | INV_X8    | 0.024 |   0.345 |    0.377 | 
     | g199919          | A1 v -> ZN v | AND2_X1   | 0.040 |   0.385 |    0.417 | 
     | g199481          | A2 v -> ZN ^ | NAND3_X4  | 0.016 |   0.400 |    0.433 | 
     | reg_out_reg[24]  | D ^          | DFF_X1    | 0.000 |   0.400 |    0.433 | 
     +--------------------------------------------------------------------------+ 
Path 103: MET Setup Check with Pin reg_out_reg[20]/CK 
Endpoint:   reg_out_reg[20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.400
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]   | CK ^         |           |       |  -0.034 |   -0.001 | 
     | reg_op1_reg[1]   | CK ^ -> Q v  | DFF_X2    | 0.121 |   0.087 |    0.120 | 
     | g90347__211161   | A2 v -> ZN v | AND3_X2   | 0.040 |   0.128 |    0.160 | 
     | g719             | A1 v -> ZN v | OR2_X1    | 0.044 |   0.172 |    0.204 | 
     | g716             | A v -> ZN ^  | AOI211_X1 | 0.080 |   0.252 |    0.285 | 
     | g715             | A2 ^ -> ZN v | NOR2_X2   | 0.018 |   0.270 |    0.303 | 
     | FE_RC_2323_0     | B1 v -> ZN ^ | OAI21_X2  | 0.050 |   0.320 |    0.353 | 
     | FE_DBTC17_n_7566 | A ^ -> ZN v  | INV_X8    | 0.024 |   0.345 |    0.377 | 
     | g199918          | A1 v -> ZN v | AND2_X1   | 0.040 |   0.385 |    0.417 | 
     | g199479          | A2 v -> ZN ^ | NAND3_X4  | 0.016 |   0.400 |    0.433 | 
     | reg_out_reg[20]  | D ^          | DFF_X1    | 0.000 |   0.400 |    0.433 | 
     +--------------------------------------------------------------------------+ 
Path 104: MET Setup Check with Pin reg_next_pc_reg[11]/CK 
Endpoint:   reg_next_pc_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.432
- Arrival Time                  0.397
= Slack Time                    0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                         |              |           |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |           |       |  -0.035 |    0.000 | 
     | instr_jal_reg                           | CK ^ -> Q v  | SDFF_X1   | 0.080 |   0.045 |    0.080 | 
     | FE_OCPC175_instr_jal                    | A v -> Z v   | BUF_X4    | 0.039 |   0.084 |    0.119 | 
     | g90394__224287                          | A1 v -> ZN v | AND2_X4   | 0.030 |   0.114 |    0.149 | 
     | FE_OCPC264_n_30539                      | A v -> Z v   | BUF_X4    | 0.025 |   0.139 |    0.174 | 
     | add_1564_33_Y_add_1555_32_spec0_g221584 | A v -> ZN ^  | OAI211_X1 | 0.019 |   0.158 |    0.193 | 
     | add_1564_33_Y_add_1555_32_spec0_g1319   | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.181 |    0.216 | 
     | add_1564_33_Y_add_1555_32_spec0_g1517   | A v -> ZN ^  | AOI21_X1  | 0.041 |   0.222 |    0.256 | 
     | add_1564_33_Y_add_1555_32_spec0_g209176 | A ^ -> ZN v  | OAI21_X1  | 0.025 |   0.246 |    0.281 | 
     | add_1564_33_Y_add_1555_32_spec0_g1237   | C1 v -> ZN ^ | AOI221_X1 | 0.051 |   0.298 |    0.332 | 
     | add_1564_33_Y_add_1555_32_spec0_g1208   | A ^ -> ZN ^  | XNOR2_X1  | 0.047 |   0.345 |    0.380 | 
     | g199982                                 | A1 ^ -> ZN v | NAND2_X1  | 0.019 |   0.364 |    0.398 | 
     | FE_RC_503_0                             | A v -> ZN ^  | INV_X2    | 0.012 |   0.375 |    0.410 | 
     | FE_RC_502_0                             | A1 ^ -> ZN v | NOR2_X1   | 0.007 |   0.382 |    0.417 | 
     | FE_RC_501_0                             | A2 v -> ZN ^ | NAND3_X1  | 0.015 |   0.397 |    0.432 | 
     | reg_next_pc_reg[11]                     | D ^          | DFF_X1    | 0.000 |   0.397 |    0.432 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 105: MET Setup Check with Pin alu_out_q_reg[12]/CK 
Endpoint:   alu_out_q_reg[12]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.430
- Arrival Time                  0.394
= Slack Time                    0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |          |       |  -0.035 |    0.001 | 
     | instr_sub_reg             | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.065 |    0.100 | 
     | FE_OCPC237_instr_sub      | A v -> Z v   | BUF_X4   | 0.029 |   0.094 |    0.130 | 
     | FE_OCPC242_instr_sub      | A v -> ZN ^  | INV_X4   | 0.018 |   0.112 |    0.148 | 
     | FE_OCPC142_n              | A ^ -> ZN v  | INV_X8   | 0.013 |   0.125 |    0.161 | 
     | g85073__219214            | A v -> Z v   | MUX2_X1  | 0.064 |   0.189 |    0.224 | 
     | addinc_ADD_UNS_OP_2_g2264 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.223 |    0.259 | 
     | FE_RC_2443_0              | B2 v -> ZN ^ | AOI21_X4 | 0.030 |   0.253 |    0.289 | 
     | FE_RC_1693_0              | A ^ -> ZN v  | OAI21_X4 | 0.023 |   0.275 |    0.311 | 
     | addinc_ADD_UNS_OP_2_g2035 | A v -> ZN ^  | INV_X1   | 0.024 |   0.300 |    0.335 | 
     | g214232                   | A2 ^ -> ZN v | NAND2_X4 | 0.023 |   0.322 |    0.358 | 
     | addinc_ADD_UNS_OP_2_g1971 | B1 v -> ZN ^ | AOI21_X2 | 0.026 |   0.349 |    0.384 | 
     | FE_RC_2721_0              | B2 ^ -> ZN v | OAI21_X1 | 0.020 |   0.368 |    0.404 | 
     | FE_RC_2719_0              | A2 v -> ZN ^ | NOR2_X1  | 0.026 |   0.394 |    0.430 | 
     | alu_out_q_reg[12]         | D ^          | DFF_X1   | 0.000 |   0.394 |    0.430 | 
     +----------------------------------------------------------------------------------+ 
Path 106: MET Setup Check with Pin reg_out_reg[17]/CK 
Endpoint:   reg_out_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.430
- Arrival Time                  0.394
= Slack Time                    0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]   | CK ^         |           |       |  -0.034 |    0.002 | 
     | reg_op1_reg[1]   | CK ^ -> Q v  | DFF_X2    | 0.121 |   0.087 |    0.123 | 
     | g90347__211161   | A2 v -> ZN v | AND3_X2   | 0.040 |   0.128 |    0.163 | 
     | g719             | A1 v -> ZN v | OR2_X1    | 0.044 |   0.172 |    0.207 | 
     | g716             | A v -> ZN ^  | AOI211_X1 | 0.080 |   0.252 |    0.288 | 
     | g715             | A2 ^ -> ZN v | NOR2_X2   | 0.018 |   0.270 |    0.306 | 
     | FE_RC_2323_0     | B1 v -> ZN ^ | OAI21_X2  | 0.050 |   0.320 |    0.356 | 
     | FE_DBTC17_n_7566 | A ^ -> ZN v  | INV_X8    | 0.024 |   0.345 |    0.381 | 
     | g199921          | A1 v -> ZN v | AND2_X1   | 0.035 |   0.379 |    0.415 | 
     | g199477          | A2 v -> ZN ^ | NAND3_X2  | 0.015 |   0.394 |    0.430 | 
     | reg_out_reg[17]  | D ^          | DFF_X1    | 0.000 |   0.394 |    0.430 | 
     +--------------------------------------------------------------------------+ 
Path 107: MET Setup Check with Pin reg_out_reg[26]/CK 
Endpoint:   reg_out_reg[26]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.394
= Slack Time                    0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[8]      | CK ^         |           |       |  -0.035 |    0.004 | 
     | decoded_imm_reg[8]      | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.083 |    0.122 | 
     | add_1801_23_g219784_dup | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.098 |    0.137 | 
     | add_1801_23_g224462     | A2 v -> ZN v | OR2_X1    | 0.048 |   0.146 |    0.185 | 
     | add_1801_23_g1100       | A1 v -> ZN v | AND2_X2   | 0.030 |   0.176 |    0.215 | 
     | add_1801_23_g1054       | B1 v -> ZN ^ | OAI21_X2  | 0.034 |   0.210 |    0.249 | 
     | add_1801_23_g1019       | B1 ^ -> ZN v | AOI21_X2  | 0.023 |   0.233 |    0.271 | 
     | add_1801_23_g993        | A2 v -> ZN v | AND2_X4   | 0.038 |   0.271 |    0.309 | 
     | add_1801_23_g966        | C1 v -> ZN ^ | OAI211_X1 | 0.041 |   0.312 |    0.351 | 
     | add_1801_23_g945        | A ^ -> ZN ^  | XNOR2_X2  | 0.046 |   0.359 |    0.397 | 
     | FE_RC_2386_0            | A2 ^ -> ZN v | NAND2_X4  | 0.016 |   0.375 |    0.414 | 
     | FE_RC_2385_0            | A1 v -> ZN ^ | NAND4_X4  | 0.019 |   0.394 |    0.433 | 
     | reg_out_reg[26]         | D ^          | DFF_X1    | 0.000 |   0.394 |    0.433 | 
     +---------------------------------------------------------------------------------+ 
Path 108: MET Setup Check with Pin alu_out_q_reg[7]/CK 
Endpoint:   alu_out_q_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.432
- Arrival Time                  0.393
= Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |          |       |  -0.035 |    0.005 | 
     | instr_sub_reg               | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.065 |    0.104 | 
     | FE_OCPC237_instr_sub        | A v -> Z v   | BUF_X4   | 0.029 |   0.094 |    0.134 | 
     | FE_OCPC238_instr_sub        | A v -> ZN ^  | INV_X4   | 0.020 |   0.114 |    0.153 | 
     | FE_OCPC139_n                | A ^ -> ZN v  | INV_X2   | 0.008 |   0.121 |    0.161 | 
     | g227439                     | B v -> Z v   | MUX2_X1  | 0.060 |   0.181 |    0.221 | 
     | FE_OCPC144_n_33774          | A v -> ZN ^  | INV_X2   | 0.017 |   0.198 |    0.238 | 
     | g203594                     | B1 ^ -> ZN v | AOI21_X2 | 0.014 |   0.212 |    0.252 | 
     | g210532                     | A v -> ZN ^  | INV_X2   | 0.014 |   0.226 |    0.265 | 
     | FE_RC_1471_0                | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.249 |    0.288 | 
     | addinc_ADD_UNS_OP_2_g214230 | A1 v -> ZN ^ | NAND3_X2 | 0.023 |   0.272 |    0.312 | 
     | FE_OCPC254_n_19990          | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.297 |    0.336 | 
     | addinc_ADD_UNS_OP_2_g209357 | A ^ -> ZN v  | INV_X1   | 0.009 |   0.306 |    0.345 | 
     | FE_RC_1064_0_dup            | B1 v -> ZN ^ | OAI21_X2 | 0.025 |   0.330 |    0.370 | 
     | FE_RC_2653_0                | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.345 |    0.385 | 
     | FE_RC_2652_0                | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.364 |    0.404 | 
     | g201002                     | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.379 |    0.419 | 
     | g199734                     | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.393 |    0.432 | 
     | alu_out_q_reg[7]            | D ^          | DFF_X1   | 0.000 |   0.393 |    0.432 | 
     +------------------------------------------------------------------------------------+ 
Path 109: MET Setup Check with Pin reg_out_reg[30]/CK 
Endpoint:   reg_out_reg[30]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.394
= Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[8]      | CK ^         |           |       |  -0.035 |    0.005 | 
     | decoded_imm_reg[8]      | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.083 |    0.123 | 
     | add_1801_23_g219784_dup | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.098 |    0.138 | 
     | add_1801_23_g224462     | A2 v -> ZN v | OR2_X1    | 0.048 |   0.146 |    0.186 | 
     | add_1801_23_g1100       | A1 v -> ZN v | AND2_X2   | 0.030 |   0.176 |    0.216 | 
     | add_1801_23_g1054       | B1 v -> ZN ^ | OAI21_X2  | 0.034 |   0.210 |    0.250 | 
     | add_1801_23_g1019       | B1 ^ -> ZN v | AOI21_X2  | 0.023 |   0.233 |    0.272 | 
     | add_1801_23_g993_dup    | A2 v -> ZN v | AND2_X4   | 0.034 |   0.267 |    0.306 | 
     | add_1801_23_g213941     | B1 v -> ZN ^ | OAI221_X2 | 0.047 |   0.314 |    0.354 | 
     | add_1801_23_g951        | A ^ -> ZN ^  | XNOR2_X2  | 0.044 |   0.358 |    0.398 | 
     | g201136                 | A1 ^ -> ZN v | NAND2_X2  | 0.019 |   0.377 |    0.417 | 
     | FE_RC_1472_0            | A1 v -> ZN ^ | NAND3_X4  | 0.017 |   0.394 |    0.434 | 
     | reg_out_reg[30]         | D ^          | DFF_X1    | 0.000 |   0.394 |    0.434 | 
     +---------------------------------------------------------------------------------+ 
Path 110: MET Setup Check with Pin alu_out_q_reg[26]/CK 
Endpoint:   alu_out_q_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.025
- Setup                         0.037
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.488
- Arrival Time                  0.447
= Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |          |       |  -0.035 |    0.006 | 
     | instr_sub_reg             | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.065 |    0.106 | 
     | FE_OCPC237_instr_sub      | A v -> Z v   | BUF_X4   | 0.029 |   0.094 |    0.135 | 
     | FE_OCPC242_instr_sub      | A v -> ZN ^  | INV_X4   | 0.018 |   0.112 |    0.153 | 
     | FE_OCPC142_n              | A ^ -> ZN v  | INV_X8   | 0.013 |   0.125 |    0.166 | 
     | g85073__219214            | A v -> Z v   | MUX2_X1  | 0.064 |   0.189 |    0.230 | 
     | addinc_ADD_UNS_OP_2_g2264 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.223 |    0.264 | 
     | FE_RC_2443_0              | B2 v -> ZN ^ | AOI21_X4 | 0.030 |   0.253 |    0.294 | 
     | FE_RC_1693_0              | A ^ -> ZN v  | OAI21_X4 | 0.023 |   0.275 |    0.316 | 
     | FE_RC_2146_0              | A2 v -> ZN ^ | NAND3_X4 | 0.019 |   0.294 |    0.335 | 
     | g216642                   | A2 ^ -> ZN ^ | AND4_X4  | 0.064 |   0.358 |    0.399 | 
     | FE_RC_180_0               | B1 ^ -> ZN v | OAI21_X1 | 0.018 |   0.376 |    0.417 | 
     | addinc_ADD_UNS_OP_2_g1925 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.414 |    0.455 | 
     | g210536                   | B1 v -> ZN ^ | AOI21_X1 | 0.026 |   0.439 |    0.481 | 
     | g210535                   | A ^ -> ZN v  | INV_X1   | 0.008 |   0.447 |    0.488 | 
     | alu_out_q_reg[26]         | D v          | DFF_X1   | 0.000 |   0.447 |    0.488 | 
     +----------------------------------------------------------------------------------+ 
Path 111: MET Setup Check with Pin cpuregs_reg[2][24]/CK 
Endpoint:   cpuregs_reg[2][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.397
= Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.007 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.111 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.136 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.161 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.184 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.217 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.254 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.269 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.320 | 
     | g217924             | A1 v -> ZN ^ | OAI222_X4 | 0.086 |   0.364 |    0.406 | 
     | g213324             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.379 |    0.420 | 
     | g196874             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.397 |    0.439 | 
     | cpuregs_reg[2][24]  | D ^          | DFF_X1    | 0.000 |   0.397 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 112: MET Setup Check with Pin reg_next_pc_reg[15]/CK 
Endpoint:   reg_next_pc_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.389
= Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                         |              |           |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |           |       |  -0.035 |    0.007 | 
     | instr_jal_reg                           | CK ^ -> QN ^ | SDFF_X1   | 0.108 |   0.073 |    0.115 | 
     | FE_OCPC146_n_70                         | A ^ -> Z ^   | BUF_X2    | 0.029 |   0.102 |    0.144 | 
     | FE_OCPC150_n_70                         | A ^ -> ZN v  | INV_X4    | 0.012 |   0.114 |    0.156 | 
     | g90392__227550                          | A1 v -> ZN v | AND2_X4   | 0.029 |   0.142 |    0.184 | 
     | add_1564_33_Y_add_1555_32_spec2_g208823 | A1 v -> ZN ^ | NOR2_X2   | 0.035 |   0.177 |    0.219 | 
     | add_1564_33_Y_add_1555_32_spec2_g208826 | B1 ^ -> ZN v | OAI21_X2  | 0.022 |   0.199 |    0.241 | 
     | g208825                                 | B1 v -> ZN ^ | AOI21_X2  | 0.031 |   0.230 |    0.272 | 
     | g210028                                 | A ^ -> ZN v  | INV_X1    | 0.019 |   0.249 |    0.291 | 
     | add_1564_33_Y_add_1555_32_spec2_g1258   | A1 v -> ZN ^ | NAND2_X1  | 0.020 |   0.269 |    0.311 | 
     | add_1564_33_Y_add_1555_32_spec2_g1223   | A ^ -> ZN v  | OAI211_X2 | 0.026 |   0.295 |    0.337 | 
     | add_1564_33_Y_add_1555_32_spec2_g1210   | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.334 |    0.376 | 
     | g199505                                 | B1 v -> ZN ^ | AOI21_X1  | 0.026 |   0.359 |    0.401 | 
     | g199197                                 | A3 ^ -> ZN v | NAND4_X1  | 0.030 |   0.389 |    0.431 | 
     | reg_next_pc_reg[15]                     | D v          | DFF_X1    | 0.000 |   0.389 |    0.431 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 113: MET Setup Check with Pin cpuregs_reg[15][24]/CK 
Endpoint:   cpuregs_reg[15][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.397
= Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.007 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.111 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.136 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.161 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.184 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.218 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.255 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.269 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.320 | 
     | g217924             | A1 v -> ZN ^ | OAI222_X4 | 0.086 |   0.364 |    0.406 | 
     | g215857             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.379 |    0.421 | 
     | g218182             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.397 |    0.439 | 
     | cpuregs_reg[15][24] | D ^          | DFF_X1    | 0.000 |   0.397 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 114: MET Setup Check with Pin cpuregs_reg[10][24]/CK 
Endpoint:   cpuregs_reg[10][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.397
= Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.007 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.111 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.136 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.161 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.184 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.218 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.255 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.269 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.320 | 
     | g217924             | A1 v -> ZN ^ | OAI222_X4 | 0.086 |   0.364 |    0.406 | 
     | g213326             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.379 |    0.421 | 
     | g197544             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.397 |    0.439 | 
     | cpuregs_reg[10][24] | D ^          | DFF_X1    | 0.000 |   0.397 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 115: MET Setup Check with Pin reg_next_pc_reg[13]/CK 
Endpoint:   reg_next_pc_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.389
= Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                         |              |           |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |           |       |  -0.035 |    0.008 | 
     | instr_jal_reg                           | CK ^ -> QN ^ | SDFF_X1   | 0.108 |   0.073 |    0.115 | 
     | FE_OCPC146_n_70                         | A ^ -> Z ^   | BUF_X2    | 0.029 |   0.102 |    0.144 | 
     | FE_OCPC150_n_70                         | A ^ -> ZN v  | INV_X4    | 0.012 |   0.114 |    0.156 | 
     | g90392__227550                          | A1 v -> ZN v | AND2_X4   | 0.029 |   0.142 |    0.185 | 
     | add_1564_33_Y_add_1555_32_spec2_g208823 | A1 v -> ZN ^ | NOR2_X2   | 0.035 |   0.177 |    0.219 | 
     | add_1564_33_Y_add_1555_32_spec2_g208826 | B1 ^ -> ZN v | OAI21_X2  | 0.022 |   0.199 |    0.241 | 
     | g208825                                 | B1 v -> ZN ^ | AOI21_X2  | 0.031 |   0.230 |    0.272 | 
     | g210028                                 | A ^ -> ZN v  | INV_X1    | 0.019 |   0.249 |    0.291 | 
     | add_1564_33_Y_add_1555_32_spec2_g1257   | A1 v -> ZN ^ | NAND2_X1  | 0.020 |   0.269 |    0.311 | 
     | FE_RC_1044_0                            | A ^ -> ZN v  | OAI211_X2 | 0.026 |   0.295 |    0.337 | 
     | add_1564_33_Y_add_1555_32_spec2_g1212   | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.333 |    0.376 | 
     | g199503                                 | B1 v -> ZN ^ | AOI21_X1  | 0.026 |   0.359 |    0.401 | 
     | g199195                                 | A3 ^ -> ZN v | NAND4_X1  | 0.030 |   0.389 |    0.431 | 
     | reg_next_pc_reg[13]                     | D v          | DFF_X1    | 0.000 |   0.389 |    0.431 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 116: MET Setup Check with Pin cpuregs_reg[3][24]/CK 
Endpoint:   cpuregs_reg[3][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.396
= Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.008 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.112 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.137 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.162 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.185 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.219 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.256 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.270 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.321 | 
     | g199880_dup217923   | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.363 |    0.406 | 
     | g213338             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.378 |    0.421 | 
     | g196971             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.396 |    0.439 | 
     | cpuregs_reg[3][24]  | D ^          | DFF_X1    | 0.000 |   0.396 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 117: MET Setup Check with Pin cpuregs_reg[1][24]/CK 
Endpoint:   cpuregs_reg[1][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.396
= Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.008 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.112 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.137 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.162 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.185 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.219 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.256 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.270 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.321 | 
     | g199880_dup217923   | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.363 |    0.406 | 
     | g213334             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.378 |    0.421 | 
     | g196741             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.396 |    0.439 | 
     | cpuregs_reg[1][24]  | D ^          | DFF_X1    | 0.000 |   0.396 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 118: MET Setup Check with Pin cpuregs_reg[14][24]/CK 
Endpoint:   cpuregs_reg[14][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.396
= Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.008 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.112 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.137 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.162 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.185 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.219 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.256 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.270 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.321 | 
     | g199880_dup217923   | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.363 |    0.406 | 
     | g213341             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.378 |    0.421 | 
     | g196705             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.396 |    0.439 | 
     | cpuregs_reg[14][24] | D ^          | DFF_X1    | 0.000 |   0.396 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 119: MET Setup Check with Pin cpuregs_reg[22][24]/CK 
Endpoint:   cpuregs_reg[22][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.397
= Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.009 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.113 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.137 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.162 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.186 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.219 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.256 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.271 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.322 | 
     | g217924             | A1 v -> ZN ^ | OAI222_X4 | 0.086 |   0.364 |    0.407 | 
     | g213319             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.379 |    0.422 | 
     | g218286             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.397 |    0.441 | 
     | cpuregs_reg[22][24] | D ^          | DFF_X1    | 0.000 |   0.397 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 120: MET Setup Check with Pin cpuregs_reg[11][24]/CK 
Endpoint:   cpuregs_reg[11][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.397
= Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.009 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.113 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.138 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.163 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.186 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.219 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.256 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.271 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.322 | 
     | g217924             | A1 v -> ZN ^ | OAI222_X4 | 0.086 |   0.364 |    0.408 | 
     | g213325             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.379 |    0.422 | 
     | g197581             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.397 |    0.441 | 
     | cpuregs_reg[11][24] | D ^          | DFF_X1    | 0.000 |   0.397 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 121: MET Setup Check with Pin cpuregs_reg[27][24]/CK 
Endpoint:   cpuregs_reg[27][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.397
= Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.009 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.113 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.138 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.163 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.186 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.220 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.257 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.271 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.322 | 
     | g217924             | A1 v -> ZN ^ | OAI222_X4 | 0.086 |   0.364 |    0.408 | 
     | g213327             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.379 |    0.423 | 
     | g196629             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.397 |    0.441 | 
     | cpuregs_reg[27][24] | D ^          | DFF_X1    | 0.000 |   0.397 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 122: MET Setup Check with Pin cpuregs_reg[16][24]/CK 
Endpoint:   cpuregs_reg[16][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.397
= Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.009 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.113 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.138 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.163 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.186 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.220 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.257 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.271 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.322 | 
     | g217924             | A1 v -> ZN ^ | OAI222_X4 | 0.086 |   0.364 |    0.408 | 
     | g213321             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.379 |    0.423 | 
     | g196800             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.397 |    0.441 | 
     | cpuregs_reg[16][24] | D ^          | DFF_X1    | 0.000 |   0.397 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 123: MET Setup Check with Pin cpuregs_reg[19][24]/CK 
Endpoint:   cpuregs_reg[19][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.397
= Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.010 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.113 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.138 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.163 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.186 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.220 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.257 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.271 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.322 | 
     | g217924             | A1 v -> ZN ^ | OAI222_X4 | 0.086 |   0.364 |    0.408 | 
     | g215822             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.379 |    0.423 | 
     | g218074             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.397 |    0.441 | 
     | cpuregs_reg[19][24] | D ^          | DFF_X1    | 0.000 |   0.397 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 124: MET Setup Check with Pin cpuregs_reg[18][24]/CK 
Endpoint:   cpuregs_reg[18][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.397
= Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.010 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.113 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.138 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.163 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.186 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.220 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.257 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.271 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.322 | 
     | g217924             | A1 v -> ZN ^ | OAI222_X4 | 0.086 |   0.364 |    0.408 | 
     | g218356             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.379 |    0.423 | 
     | g196907             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.397 |    0.441 | 
     | cpuregs_reg[18][24] | D ^          | DFF_X1    | 0.000 |   0.397 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 125: MET Setup Check with Pin cpuregs_reg[26][24]/CK 
Endpoint:   cpuregs_reg[26][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.396
= Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.010 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.114 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.139 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.164 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.187 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.220 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.257 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.272 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.323 | 
     | g199880_dup217923   | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.363 |    0.408 | 
     | g213346             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.378 |    0.422 | 
     | g197288             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.396 |    0.441 | 
     | cpuregs_reg[26][24] | D ^          | DFF_X1    | 0.000 |   0.396 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 126: MET Setup Check with Pin cpuregs_reg[5][24]/CK 
Endpoint:   cpuregs_reg[5][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.396
= Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.010 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.114 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.139 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.164 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.187 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.220 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.257 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.272 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.323 | 
     | g199880_dup217923   | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.363 |    0.408 | 
     | g213339             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.378 |    0.422 | 
     | g197183             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.396 |    0.441 | 
     | cpuregs_reg[5][24]  | D ^          | DFF_X1    | 0.000 |   0.396 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 127: MET Setup Check with Pin reg_next_pc_reg[10]/CK 
Endpoint:   reg_next_pc_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.386
= Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                  |              |          |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                                    | CK ^         |          |       |  -0.035 |    0.010 | 
     | instr_jal_reg                                    | CK ^ -> Q ^  | SDFF_X1  | 0.079 |   0.045 |    0.090 | 
     | FE_OCPC175_instr_jal                             | A ^ -> Z ^   | BUF_X4   | 0.043 |   0.087 |    0.132 | 
     | g90398__224290                                   | A1 ^ -> ZN ^ | AND2_X2  | 0.046 |   0.134 |    0.179 | 
     | add_1564_33_Y_add_1555_32_spec0_g1478            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.167 |    0.212 | 
     | FE_RC_382_0                                      | A1 ^ -> ZN v | NAND3_X2 | 0.017 |   0.184 |    0.229 | 
     | FE_RC_383_0                                      | A v -> ZN ^  | INV_X2   | 0.014 |   0.197 |    0.242 | 
     | add_1564_33_Y_add_1555_32_spec0_g1269            | A1 ^ -> ZN v | NOR2_X2  | 0.010 |   0.208 |    0.253 | 
     | add_1564_33_Y_add_1555_32_spec0_g209178          | A1 v -> ZN v | OR2_X1   | 0.042 |   0.249 |    0.294 | 
     | add_1564_33_Y_add_1555_32_spec0_g2               | A1 v -> ZN v | AND2_X1  | 0.031 |   0.280 |    0.325 | 
     | FE_DBTC33_add_1564_33_Y_add_1555_32_spec0_n_1397 | A v -> ZN ^  | INV_X2   | 0.017 |   0.297 |    0.342 | 
     | add_1564_33_Y_add_1555_32_spec0_g1227            | B1 ^ -> ZN v | AOI21_X1 | 0.015 |   0.312 |    0.357 | 
     | add_1564_33_Y_add_1555_32_spec0_g1207            | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.350 |    0.395 | 
     | g199958                                          | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.365 |    0.410 | 
     | g199192                                          | A1 ^ -> ZN v | NAND4_X1 | 0.021 |   0.386 |    0.431 | 
     | reg_next_pc_reg[10]                              | D v          | DFF_X1   | 0.000 |   0.386 |    0.431 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 128: MET Setup Check with Pin cpuregs_reg[28][24]/CK 
Endpoint:   cpuregs_reg[28][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.396
= Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.010 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.114 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.139 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.164 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.187 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.221 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.258 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.272 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.323 | 
     | g199880_dup217923   | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.363 |    0.408 | 
     | g214655             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.378 |    0.423 | 
     | g197093             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.396 |    0.441 | 
     | cpuregs_reg[28][24] | D ^          | DFF_X1    | 0.000 |   0.396 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 129: MET Setup Check with Pin cpuregs_reg[7][24]/CK 
Endpoint:   cpuregs_reg[7][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.396
= Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.010 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.114 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.139 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.164 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.187 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.221 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.258 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.272 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.323 | 
     | g199880_dup217923   | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.363 |    0.408 | 
     | g223929             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.378 |    0.423 | 
     | g197338             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.396 |    0.441 | 
     | cpuregs_reg[7][24]  | D ^          | DFF_X1    | 0.000 |   0.396 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 130: MET Setup Check with Pin cpuregs_reg[30][24]/CK 
Endpoint:   cpuregs_reg[30][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.396
= Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.011 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.114 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.139 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.164 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.187 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.221 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.258 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.272 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.323 | 
     | g199880_dup217923   | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.363 |    0.408 | 
     | g224446             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.378 |    0.423 | 
     | g197444             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.396 |    0.441 | 
     | cpuregs_reg[30][24] | D ^          | DFF_X1    | 0.000 |   0.396 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 131: MET Setup Check with Pin cpuregs_reg[20][24]/CK 
Endpoint:   cpuregs_reg[20][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.396
= Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.011 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.114 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.139 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.164 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.187 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.221 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.258 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.272 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.323 | 
     | g199880_dup217923   | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.363 |    0.408 | 
     | g222752             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.378 |    0.423 | 
     | g197011             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.396 |    0.441 | 
     | cpuregs_reg[20][24] | D ^          | DFF_X1    | 0.000 |   0.396 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 132: MET Setup Check with Pin cpuregs_reg[4][24]/CK 
Endpoint:   cpuregs_reg[4][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.396
= Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.011 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.115 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.139 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.164 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.187 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.221 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.258 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.272 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.324 | 
     | g199880_dup217923   | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.363 |    0.408 | 
     | g213340             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.378 |    0.424 | 
     | g197314             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.396 |    0.441 | 
     | cpuregs_reg[4][24]  | D ^          | DFF_X1    | 0.000 |   0.396 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 133: MET Setup Check with Pin reg_out_reg[25]/CK 
Endpoint:   reg_out_reg[25]/D    (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.435
- Arrival Time                  0.390
= Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[8]      | CK ^         |           |       |  -0.035 |    0.011 | 
     | decoded_imm_reg[8]      | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.083 |    0.129 | 
     | add_1801_23_g219784_dup | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.098 |    0.143 | 
     | add_1801_23_g224462     | A2 v -> ZN v | OR2_X1    | 0.048 |   0.146 |    0.192 | 
     | add_1801_23_g1100       | A1 v -> ZN v | AND2_X2   | 0.030 |   0.176 |    0.221 | 
     | add_1801_23_g1054       | B1 v -> ZN ^ | OAI21_X2  | 0.034 |   0.210 |    0.255 | 
     | add_1801_23_g1019       | B1 ^ -> ZN v | AOI21_X2  | 0.023 |   0.233 |    0.278 | 
     | add_1801_23_g993_dup    | A2 v -> ZN v | AND2_X4   | 0.034 |   0.267 |    0.312 | 
     | add_1801_23_g213938     | B1 v -> ZN ^ | OAI221_X2 | 0.049 |   0.316 |    0.361 | 
     | FE_RC_2354_0            | A ^ -> ZN v  | INV_X1    | 0.014 |   0.330 |    0.375 | 
     | FE_RC_2353_0            | A1 v -> ZN ^ | NAND2_X2  | 0.015 |   0.345 |    0.391 | 
     | FE_RC_2352_0            | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.361 |    0.406 | 
     | g201161                 | A1 v -> ZN ^ | NAND2_X4  | 0.014 |   0.374 |    0.420 | 
     | FE_RC_1651_0            | A1 ^ -> ZN v | NAND3_X4  | 0.015 |   0.390 |    0.435 | 
     | reg_out_reg[25]         | D v          | DFF_X1    | 0.000 |   0.390 |    0.435 | 
     +---------------------------------------------------------------------------------+ 
Path 134: MET Setup Check with Pin cpuregs_reg[12][24]/CK 
Endpoint:   cpuregs_reg[12][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.396
= Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.011 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.115 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.139 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.164 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.187 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.221 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.258 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.272 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.324 | 
     | g199880_dup217923   | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.363 |    0.408 | 
     | g213347             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.378 |    0.423 | 
     | g197620             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.396 |    0.441 | 
     | cpuregs_reg[12][24] | D ^          | DFF_X2    | 0.000 |   0.396 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 135: MET Setup Check with Pin reg_next_pc_reg[12]/CK 
Endpoint:   reg_next_pc_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.385
= Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                  |              |          |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                                    | CK ^         |          |       |  -0.035 |    0.011 | 
     | instr_jal_reg                                    | CK ^ -> Q ^  | SDFF_X1  | 0.079 |   0.045 |    0.091 | 
     | FE_OCPC175_instr_jal                             | A ^ -> Z ^   | BUF_X4   | 0.043 |   0.087 |    0.133 | 
     | g90398__224290                                   | A1 ^ -> ZN ^ | AND2_X2  | 0.046 |   0.134 |    0.180 | 
     | add_1564_33_Y_add_1555_32_spec0_g1478            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.167 |    0.213 | 
     | FE_RC_382_0                                      | A1 ^ -> ZN v | NAND3_X2 | 0.017 |   0.184 |    0.230 | 
     | FE_RC_383_0                                      | A v -> ZN ^  | INV_X2   | 0.014 |   0.197 |    0.243 | 
     | add_1564_33_Y_add_1555_32_spec0_g1269            | A1 ^ -> ZN v | NOR2_X2  | 0.010 |   0.208 |    0.254 | 
     | add_1564_33_Y_add_1555_32_spec0_g209178          | A1 v -> ZN v | OR2_X1   | 0.042 |   0.249 |    0.295 | 
     | add_1564_33_Y_add_1555_32_spec0_g2               | A1 v -> ZN v | AND2_X1  | 0.031 |   0.280 |    0.326 | 
     | FE_DBTC33_add_1564_33_Y_add_1555_32_spec0_n_1397 | A v -> ZN ^  | INV_X2   | 0.017 |   0.297 |    0.343 | 
     | add_1564_33_Y_add_1555_32_spec0_g1226            | B1 ^ -> ZN v | AOI21_X1 | 0.015 |   0.312 |    0.358 | 
     | add_1564_33_Y_add_1555_32_spec0_g1213            | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.349 |    0.395 | 
     | g199979                                          | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.364 |    0.410 | 
     | g199194                                          | A1 ^ -> ZN v | NAND4_X1 | 0.021 |   0.385 |    0.431 | 
     | reg_next_pc_reg[12]                              | D v          | DFF_X1   | 0.000 |   0.385 |    0.431 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 136: MET Setup Check with Pin reg_next_pc_reg[9]/CK 
Endpoint:   reg_next_pc_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.385
= Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                  |              |          |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                                    | CK ^         |          |       |  -0.035 |    0.012 | 
     | instr_jal_reg                                    | CK ^ -> Q ^  | SDFF_X1  | 0.079 |   0.045 |    0.091 | 
     | FE_OCPC175_instr_jal                             | A ^ -> Z ^   | BUF_X4   | 0.043 |   0.087 |    0.134 | 
     | g90398__224290                                   | A1 ^ -> ZN ^ | AND2_X2  | 0.046 |   0.134 |    0.180 | 
     | add_1564_33_Y_add_1555_32_spec0_g1478            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.167 |    0.213 | 
     | FE_RC_382_0                                      | A1 ^ -> ZN v | NAND3_X2 | 0.017 |   0.184 |    0.230 | 
     | FE_RC_383_0                                      | A v -> ZN ^  | INV_X2   | 0.014 |   0.197 |    0.244 | 
     | add_1564_33_Y_add_1555_32_spec0_g1269            | A1 ^ -> ZN v | NOR2_X2  | 0.010 |   0.208 |    0.254 | 
     | add_1564_33_Y_add_1555_32_spec0_g209178          | A1 v -> ZN v | OR2_X1   | 0.042 |   0.249 |    0.296 | 
     | add_1564_33_Y_add_1555_32_spec0_g2               | A1 v -> ZN v | AND2_X1  | 0.031 |   0.280 |    0.326 | 
     | FE_DBTC33_add_1564_33_Y_add_1555_32_spec0_n_1397 | A v -> ZN ^  | INV_X2   | 0.017 |   0.297 |    0.343 | 
     | add_1564_33_Y_add_1555_32_spec0_g1222            | B1 ^ -> ZN v | AOI21_X1 | 0.015 |   0.312 |    0.358 | 
     | add_1564_33_Y_add_1555_32_spec0_g1206            | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.349 |    0.395 | 
     | g199980                                          | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.364 |    0.410 | 
     | g199191                                          | A1 ^ -> ZN v | NAND4_X1 | 0.021 |   0.385 |    0.431 | 
     | reg_next_pc_reg[9]                               | D v          | DFF_X1   | 0.000 |   0.385 |    0.431 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 137: MET Setup Check with Pin alu_out_q_reg[4]/CK 
Endpoint:   alu_out_q_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.392
= Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |           |       |  -0.035 |    0.012 | 
     | instr_sub_reg               | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.065 |    0.111 | 
     | FE_OCPC237_instr_sub        | A v -> Z v   | BUF_X4    | 0.029 |   0.094 |    0.140 | 
     | FE_OCPC238_instr_sub        | A v -> ZN ^  | INV_X4    | 0.020 |   0.114 |    0.160 | 
     | FE_OCPC139_n                | A ^ -> ZN v  | INV_X2    | 0.008 |   0.121 |    0.168 | 
     | g227439                     | B v -> Z v   | MUX2_X1   | 0.060 |   0.181 |    0.228 | 
     | FE_OCPC144_n_33774          | A v -> ZN ^  | INV_X2    | 0.017 |   0.198 |    0.244 | 
     | g203594                     | B1 ^ -> ZN v | AOI21_X2  | 0.014 |   0.212 |    0.258 | 
     | g210532                     | A v -> ZN ^  | INV_X2    | 0.014 |   0.226 |    0.272 | 
     | FE_RC_1471_0                | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.249 |    0.295 | 
     | addinc_ADD_UNS_OP_2_g214230 | A1 v -> ZN ^ | NAND3_X2  | 0.023 |   0.272 |    0.318 | 
     | FE_OCPC254_n_19990          | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.297 |    0.343 | 
     | FE_OCPC258_n_19990          | A ^ -> Z ^   | CLKBUF_X1 | 0.030 |   0.327 |    0.373 | 
     | addinc_ADD_UNS_OP_2_g209364 | A ^ -> ZN ^  | XNOR2_X1  | 0.037 |   0.364 |    0.410 | 
     | g201021                     | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.379 |    0.425 | 
     | g199723                     | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.392 |    0.439 | 
     | alu_out_q_reg[4]            | D ^          | DFF_X1    | 0.000 |   0.392 |    0.439 | 
     +-------------------------------------------------------------------------------------+ 
Path 138: MET Setup Check with Pin alu_out_q_reg[29]/CK 
Endpoint:   alu_out_q_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.025
- Setup                         0.041
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.485
- Arrival Time                  0.438
= Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |           |       |  -0.035 |    0.013 | 
     | instr_sub_reg             | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.065 |    0.112 | 
     | FE_OCPC237_instr_sub      | A v -> Z v   | BUF_X4    | 0.029 |   0.094 |    0.141 | 
     | FE_OCPC242_instr_sub      | A v -> ZN ^  | INV_X4    | 0.018 |   0.112 |    0.159 | 
     | FE_OCPC142_n              | A ^ -> ZN v  | INV_X8    | 0.013 |   0.125 |    0.172 | 
     | g85071__226124            | B1 v -> ZN ^ | OAI22_X2  | 0.041 |   0.166 |    0.214 | 
     | addinc_ADD_UNS_OP_2_g2202 | A1 ^ -> ZN v | NOR2_X2   | 0.012 |   0.178 |    0.226 | 
     | addinc_ADD_UNS_OP_2_g2127 | A1 v -> ZN v | OR2_X2    | 0.046 |   0.224 |    0.272 | 
     | g224838                   | C2 v -> ZN ^ | OAI211_X4 | 0.034 |   0.259 |    0.306 | 
     | g224842                   | A1 ^ -> ZN v | NAND3_X2  | 0.026 |   0.284 |    0.331 | 
     | FE_RC_213_0               | A1 v -> ZN ^ | NAND3_X2  | 0.023 |   0.307 |    0.354 | 
     | FE_RC_214_0               | A ^ -> ZN v  | INV_X4    | 0.011 |   0.318 |    0.365 | 
     | addinc_ADD_UNS_OP_2_g1993 | A1 v -> ZN v | OR2_X1    | 0.043 |   0.361 |    0.408 | 
     | g149                      | A v -> ZN ^  | OAI211_X1 | 0.025 |   0.386 |    0.433 | 
     | FE_RC_1478_0              | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.402 |    0.449 | 
     | FE_RC_1477_0              | A v -> ZN ^  | OAI21_X1  | 0.021 |   0.423 |    0.470 | 
     | g199740                   | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.438 |    0.485 | 
     | alu_out_q_reg[29]         | D v          | DFF_X1    | 0.000 |   0.438 |    0.485 | 
     +-----------------------------------------------------------------------------------+ 
Path 139: MET Setup Check with Pin reg_next_pc_reg[14]/CK 
Endpoint:   reg_next_pc_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.383
= Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                         |              |          |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                           | CK ^         |          |       |  -0.035 |    0.013 | 
     | instr_jal_reg                           | CK ^ -> QN ^ | SDFF_X1  | 0.108 |   0.073 |    0.121 | 
     | FE_OCPC146_n_70                         | A ^ -> Z ^   | BUF_X2   | 0.029 |   0.102 |    0.150 | 
     | FE_OCPC150_n_70                         | A ^ -> ZN v  | INV_X4   | 0.012 |   0.114 |    0.162 | 
     | g90392__227550                          | A1 v -> ZN v | AND2_X4  | 0.029 |   0.142 |    0.190 | 
     | add_1564_33_Y_add_1555_32_spec2_g208823 | A1 v -> ZN ^ | NOR2_X2  | 0.035 |   0.177 |    0.225 | 
     | add_1564_33_Y_add_1555_32_spec2_g208826 | B1 ^ -> ZN v | OAI21_X2 | 0.022 |   0.199 |    0.247 | 
     | g208825                                 | B1 v -> ZN ^ | AOI21_X2 | 0.031 |   0.230 |    0.278 | 
     | g210028                                 | A ^ -> ZN v  | INV_X1   | 0.019 |   0.249 |    0.297 | 
     | g210397                                 | B1 v -> ZN ^ | AOI21_X1 | 0.026 |   0.276 |    0.324 | 
     | g214578                                 | A2 ^ -> ZN v | NAND2_X1 | 0.020 |   0.295 |    0.343 | 
     | FE_RC_2707_0                            | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.310 |    0.358 | 
     | FE_RC_2706_0                            | A ^ -> ZN v  | OAI21_X1 | 0.018 |   0.328 |    0.376 | 
     | g199504                                 | B1 v -> ZN ^ | AOI21_X1 | 0.025 |   0.353 |    0.401 | 
     | g199196                                 | A3 ^ -> ZN v | NAND4_X1 | 0.030 |   0.383 |    0.431 | 
     | reg_next_pc_reg[14]                     | D v          | DFF_X1   | 0.000 |   0.383 |    0.431 | 
     +------------------------------------------------------------------------------------------------+ 
Path 140: MET Setup Check with Pin cpuregs_reg[9][31]/CK 
Endpoint:   cpuregs_reg[9][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.386
= Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.007 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.113 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.138 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.202 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.237 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2  | 0.018 |   0.207 |    0.255 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2    | 0.011 |   0.218 |    0.266 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.234 |    0.282 | 
     | g224934              | A v -> ZN v  | XNOR2_X2  | 0.036 |   0.270 |    0.318 | 
     | g218551_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.354 |    0.403 | 
     | g221401              | A ^ -> ZN v  | INV_X2    | 0.009 |   0.363 |    0.411 | 
     | g197515              | A1 v -> ZN ^ | OAI22_X1  | 0.023 |   0.386 |    0.434 | 
     | cpuregs_reg[9][31]   | D ^          | DFF_X1    | 0.000 |   0.386 |    0.434 | 
     +------------------------------------------------------------------------------+ 
Path 141: MET Setup Check with Pin alu_out_q_reg[5]/CK 
Endpoint:   alu_out_q_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.383
= Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |          |       |  -0.035 |    0.014 | 
     | instr_sub_reg               | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.065 |    0.113 | 
     | FE_OCPC237_instr_sub        | A v -> Z v   | BUF_X4   | 0.029 |   0.094 |    0.142 | 
     | FE_OCPC242_instr_sub        | A v -> ZN ^  | INV_X4   | 0.018 |   0.112 |    0.160 | 
     | FE_OCPC142_n                | A ^ -> ZN v  | INV_X8   | 0.013 |   0.125 |    0.173 | 
     | g227431                     | A1 v -> ZN v | OR2_X1   | 0.047 |   0.172 |    0.220 | 
     | g203594                     | B2 v -> ZN ^ | AOI21_X2 | 0.033 |   0.205 |    0.253 | 
     | g210532                     | A ^ -> ZN v  | INV_X2   | 0.011 |   0.216 |    0.264 | 
     | FE_RC_1471_0                | A1 v -> ZN ^ | NAND4_X2 | 0.017 |   0.233 |    0.281 | 
     | addinc_ADD_UNS_OP_2_g214230 | A1 ^ -> ZN v | NAND3_X2 | 0.024 |   0.257 |    0.305 | 
     | FE_OCPC254_n_19990          | A v -> Z v   | BUF_X4   | 0.028 |   0.285 |    0.333 | 
     | addinc_ADD_UNS_OP_2_g209362 | B1 v -> ZN ^ | AOI21_X1 | 0.027 |   0.312 |    0.361 | 
     | addinc_ADD_UNS_OP_2_g1975   | A ^ -> ZN ^  | XNOR2_X1 | 0.042 |   0.355 |    0.403 | 
     | g199724                     | B1 ^ -> ZN v | AOI21_X1 | 0.016 |   0.371 |    0.419 | 
     | g199706                     | A v -> ZN ^  | INV_X1   | 0.012 |   0.383 |    0.431 | 
     | alu_out_q_reg[5]            | D ^          | DFF_X1   | 0.000 |   0.383 |    0.431 | 
     +------------------------------------------------------------------------------------+ 
Path 142: MET Setup Check with Pin cpuregs_reg[23][31]/CK 
Endpoint:   cpuregs_reg[23][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.388
= Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.008 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.114 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.139 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.203 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.238 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2  | 0.018 |   0.207 |    0.256 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2    | 0.011 |   0.218 |    0.267 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.234 |    0.283 | 
     | g224934              | A v -> ZN v  | XNOR2_X2  | 0.036 |   0.270 |    0.319 | 
     | g218551_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.354 |    0.404 | 
     | g221397              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.369 |    0.419 | 
     | g197179              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.388 |    0.437 | 
     | cpuregs_reg[23][31]  | D ^          | DFF_X1    | 0.000 |   0.388 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 143: MET Setup Check with Pin cpuregs_reg[30][31]/CK 
Endpoint:   cpuregs_reg[30][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.388
= Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.008 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.114 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.139 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.203 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.238 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2  | 0.018 |   0.207 |    0.256 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2    | 0.011 |   0.218 |    0.267 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.234 |    0.283 | 
     | g224934              | A v -> ZN v  | XNOR2_X2  | 0.036 |   0.270 |    0.319 | 
     | g218551_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.354 |    0.404 | 
     | g221399              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.369 |    0.419 | 
     | g197455              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.388 |    0.437 | 
     | cpuregs_reg[30][31]  | D ^          | DFF_X1    | 0.000 |   0.388 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 144: MET Setup Check with Pin alu_out_q_reg[6]/CK 
Endpoint:   alu_out_q_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.383
= Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg               | CK ^         |          |       |  -0.035 |    0.015 | 
     | instr_sub_reg               | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.065 |    0.114 | 
     | FE_OCPC237_instr_sub        | A v -> Z v   | BUF_X4   | 0.029 |   0.094 |    0.144 | 
     | FE_OCPC242_instr_sub        | A v -> ZN ^  | INV_X4   | 0.018 |   0.112 |    0.162 | 
     | FE_OCPC142_n                | A ^ -> ZN v  | INV_X8   | 0.013 |   0.125 |    0.175 | 
     | g227431                     | A1 v -> ZN v | OR2_X1   | 0.047 |   0.172 |    0.222 | 
     | g203594                     | B2 v -> ZN ^ | AOI21_X2 | 0.033 |   0.205 |    0.255 | 
     | g210532                     | A ^ -> ZN v  | INV_X2   | 0.011 |   0.216 |    0.266 | 
     | FE_RC_1471_0                | A1 v -> ZN ^ | NAND4_X2 | 0.017 |   0.233 |    0.283 | 
     | addinc_ADD_UNS_OP_2_g214230 | A1 ^ -> ZN v | NAND3_X2 | 0.024 |   0.257 |    0.306 | 
     | FE_OCPC254_n_19990          | A v -> Z v   | BUF_X4   | 0.028 |   0.285 |    0.335 | 
     | addinc_ADD_UNS_OP_2_g209363 | B1 v -> ZN ^ | AOI21_X1 | 0.027 |   0.312 |    0.362 | 
     | addinc_ADD_UNS_OP_2_g1972   | A ^ -> ZN ^  | XNOR2_X1 | 0.042 |   0.355 |    0.405 | 
     | g199725                     | B1 ^ -> ZN v | AOI21_X1 | 0.016 |   0.371 |    0.421 | 
     | g199707                     | A v -> ZN ^  | INV_X1   | 0.012 |   0.383 |    0.433 | 
     | alu_out_q_reg[6]            | D ^          | DFF_X1   | 0.000 |   0.383 |    0.433 | 
     +------------------------------------------------------------------------------------+ 
Path 145: MET Setup Check with Pin cpuregs_reg[8][31]/CK 
Endpoint:   cpuregs_reg[8][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.386
= Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.009 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.115 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.140 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.204 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.239 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2  | 0.018 |   0.207 |    0.257 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2    | 0.011 |   0.218 |    0.268 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.234 |    0.284 | 
     | g224934              | A v -> ZN v  | XNOR2_X2  | 0.036 |   0.270 |    0.320 | 
     | g218551_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.354 |    0.405 | 
     | g221401              | A ^ -> ZN v  | INV_X2    | 0.009 |   0.363 |    0.414 | 
     | g213168              | A1 v -> ZN ^ | OAI22_X1  | 0.023 |   0.386 |    0.437 | 
     | cpuregs_reg[8][31]   | D ^          | DFF_X1    | 0.000 |   0.386 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 146: MET Setup Check with Pin cpuregs_reg[24][24]/CK 
Endpoint:   cpuregs_reg[24][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.392
= Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.016 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.120 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.144 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.169 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.192 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.226 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.263 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.277 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.329 | 
     | g199880_dup217923   | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.363 |    0.413 | 
     | g214733             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.378 |    0.429 | 
     | FE_RC_2572_0        | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.392 |    0.443 | 
     | cpuregs_reg[24][24] | D ^          | DFF_X1    | 0.000 |   0.392 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 147: MET Setup Check with Pin cpuregs_reg[18][23]/CK 
Endpoint:   cpuregs_reg[18][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.388
= Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.016 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.120 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.145 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.170 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.193 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.226 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.265 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.280 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.334 | 
     | g226492             | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.361 |    0.412 | 
     | g221894             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.375 |    0.426 | 
     | FE_RC_711_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.388 |    0.439 | 
     | cpuregs_reg[18][23] | D ^          | DFF_X1    | 0.000 |   0.388 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 148: MET Setup Check with Pin cpuregs_reg[31][24]/CK 
Endpoint:   cpuregs_reg[31][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.392
= Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.016 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.120 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.145 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.170 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.193 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.227 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.264 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.278 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.329 | 
     | g217924             | A1 v -> ZN ^ | OAI222_X4 | 0.086 |   0.364 |    0.415 | 
     | g213316             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.379 |    0.430 | 
     | FE_RC_604_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.392 |    0.443 | 
     | cpuregs_reg[31][24] | D ^          | DFF_X1    | 0.000 |   0.392 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 149: MET Setup Check with Pin cpuregs_reg[6][24]/CK 
Endpoint:   cpuregs_reg[6][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.392
= Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.016 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.120 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.145 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.170 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.193 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.227 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.264 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.278 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.329 | 
     | g217924             | A1 v -> ZN ^ | OAI222_X4 | 0.086 |   0.364 |    0.415 | 
     | g213332             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.379 |    0.430 | 
     | FE_RC_610_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.392 |    0.443 | 
     | cpuregs_reg[6][24]  | D ^          | DFF_X1    | 0.000 |   0.392 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 150: MET Setup Check with Pin cpuregs_reg[8][24]/CK 
Endpoint:   cpuregs_reg[8][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.392
= Slack Time                    0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.017 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.120 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.145 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.170 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.193 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.227 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.264 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.278 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.329 | 
     | g217924             | A1 v -> ZN ^ | OAI222_X4 | 0.086 |   0.364 |    0.415 | 
     | g213320             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.379 |    0.430 | 
     | FE_RC_2524_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.392 |    0.443 | 
     | cpuregs_reg[8][24]  | D ^          | DFF_X1    | 0.000 |   0.392 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 151: MET Setup Check with Pin cpuregs_reg[23][24]/CK 
Endpoint:   cpuregs_reg[23][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.391
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.017 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.121 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.145 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.170 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.193 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.227 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.264 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.278 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.330 | 
     | g217924             | A1 v -> ZN ^ | OAI222_X4 | 0.086 |   0.364 |    0.415 | 
     | g213333             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.379 |    0.430 | 
     | FE_RC_2532_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.391 |    0.443 | 
     | cpuregs_reg[23][24] | D ^          | DFF_X1    | 0.000 |   0.391 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 152: MET Setup Check with Pin cpuregs_reg[17][24]/CK 
Endpoint:   cpuregs_reg[17][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.391
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.017 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.121 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.145 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.170 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.193 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.227 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.264 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.278 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.330 | 
     | g217924             | A1 v -> ZN ^ | OAI222_X4 | 0.086 |   0.364 |    0.415 | 
     | g213323             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.379 |    0.430 | 
     | FE_RC_2518_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.391 |    0.443 | 
     | cpuregs_reg[17][24] | D ^          | DFF_X1    | 0.000 |   0.391 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 153: MET Setup Check with Pin cpuregs_reg[9][24]/CK 
Endpoint:   cpuregs_reg[9][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.391
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.017 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.121 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.145 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.170 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.193 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.227 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.264 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.278 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.330 | 
     | g217924             | A1 v -> ZN ^ | OAI222_X4 | 0.086 |   0.364 |    0.415 | 
     | g213330             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.379 |    0.430 | 
     | FE_RC_2536_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.391 |    0.443 | 
     | cpuregs_reg[9][24]  | D ^          | DFF_X1    | 0.000 |   0.391 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 154: MET Setup Check with Pin cpuregs_reg[29][24]/CK 
Endpoint:   cpuregs_reg[29][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.391
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.017 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.121 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.145 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.170 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.193 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.227 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.264 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.278 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.330 | 
     | g217924             | A1 v -> ZN ^ | OAI222_X4 | 0.086 |   0.364 |    0.415 | 
     | g213322             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.379 |    0.430 | 
     | FE_RC_925_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.391 |    0.443 | 
     | cpuregs_reg[29][24] | D ^          | DFF_X1    | 0.000 |   0.391 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 155: MET Setup Check with Pin cpuregs_reg[7][23]/CK 
Endpoint:   cpuregs_reg[7][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.387
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.017 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.121 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.145 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.170 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.194 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.227 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.266 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.280 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.334 | 
     | g226492             | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.361 |    0.413 | 
     | g226494             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.374 |    0.426 | 
     | FE_RC_1010_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.387 |    0.439 | 
     | cpuregs_reg[7][23]  | D ^          | DFF_X1    | 0.000 |   0.387 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 156: MET Setup Check with Pin cpuregs_reg[28][23]/CK 
Endpoint:   cpuregs_reg[28][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.387
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.017 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.121 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.146 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.171 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.194 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.227 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.266 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.280 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.335 | 
     | g226492             | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.361 |    0.413 | 
     | g221900             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.375 |    0.427 | 
     | FE_RC_905_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.387 |    0.439 | 
     | cpuregs_reg[28][23] | D ^          | DFF_X1    | 0.000 |   0.387 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 157: MET Setup Check with Pin cpuregs_reg[19][23]/CK 
Endpoint:   cpuregs_reg[19][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.386
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.018 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.122 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.146 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.171 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.194 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.228 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.266 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.281 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.335 | 
     | g226492             | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.361 |    0.413 | 
     | g221897             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.374 |    0.427 | 
     | FE_RC_940_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.386 |    0.439 | 
     | cpuregs_reg[19][23] | D ^          | DFF_X1    | 0.000 |   0.386 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 158: MET Setup Check with Pin cpuregs_reg[25][23]/CK 
Endpoint:   cpuregs_reg[25][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.386
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.018 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.122 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.146 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.171 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.194 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.228 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.266 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.281 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.335 | 
     | g226492             | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.361 |    0.414 | 
     | g221899             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.374 |    0.427 | 
     | FE_RC_919_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.386 |    0.439 | 
     | cpuregs_reg[25][23] | D ^          | DFF_X1    | 0.000 |   0.386 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 159: MET Setup Check with Pin cpuregs_reg[15][23]/CK 
Endpoint:   cpuregs_reg[15][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.386
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.018 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.122 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.146 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.171 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.194 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.228 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.266 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.281 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.335 | 
     | g226492             | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.361 |    0.414 | 
     | g221896             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.374 |    0.427 | 
     | FE_RC_946_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.386 |    0.439 | 
     | cpuregs_reg[15][23] | D ^          | DFF_X1    | 0.000 |   0.386 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 160: MET Setup Check with Pin cpuregs_reg[27][23]/CK 
Endpoint:   cpuregs_reg[27][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.386
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.018 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.122 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.146 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.171 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.194 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.228 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.266 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.281 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.335 | 
     | g226492             | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.361 |    0.414 | 
     | g221895             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.374 |    0.427 | 
     | FE_RC_596_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.386 |    0.439 | 
     | cpuregs_reg[27][23] | D ^          | DFF_X1    | 0.000 |   0.386 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 161: MET Setup Check with Pin cpuregs_reg[25][24]/CK 
Endpoint:   cpuregs_reg[25][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.390
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.018 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.122 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.146 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.171 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.194 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.228 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.265 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.279 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.331 | 
     | g199880_dup217923   | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.363 |    0.415 | 
     | g214783             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.378 |    0.430 | 
     | FE_RC_660_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.390 |    0.443 | 
     | cpuregs_reg[25][24] | D ^          | DFF_X1    | 0.000 |   0.390 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 162: MET Setup Check with Pin cpuregs_reg[21][24]/CK 
Endpoint:   cpuregs_reg[21][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.390
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.018 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.122 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.146 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.171 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.195 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.228 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.265 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.279 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.331 | 
     | g199880_dup217923   | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.363 |    0.416 | 
     | g213343             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.378 |    0.431 | 
     | FE_RC_678_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.390 |    0.443 | 
     | cpuregs_reg[21][24] | D ^          | DFF_X1    | 0.000 |   0.390 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 163: MET Setup Check with Pin cpuregs_reg[13][24]/CK 
Endpoint:   cpuregs_reg[13][24]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.390
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.018 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.122 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.146 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.171 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.195 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.228 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.265 | 
     | add_1312_30_g214157 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.227 |    0.279 | 
     | g220037             | A v -> Z v   | XOR2_X1   | 0.051 |   0.278 |    0.331 | 
     | g199880_dup217923   | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.363 |    0.416 | 
     | g213345             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.378 |    0.431 | 
     | FE_RC_662_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.390 |    0.443 | 
     | cpuregs_reg[13][24] | D ^          | DFF_X1    | 0.000 |   0.390 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 164: MET Setup Check with Pin reg_out_reg[28]/CK 
Endpoint:   reg_out_reg[28]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.379
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[8]      | CK ^         |           |       |  -0.035 |    0.019 | 
     | decoded_imm_reg[8]      | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.083 |    0.136 | 
     | add_1801_23_g219784_dup | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.098 |    0.151 | 
     | add_1801_23_g224462     | A2 v -> ZN v | OR2_X1    | 0.048 |   0.146 |    0.200 | 
     | add_1801_23_g1100       | A1 v -> ZN v | AND2_X2   | 0.030 |   0.176 |    0.229 | 
     | add_1801_23_g1054       | B1 v -> ZN ^ | OAI21_X2  | 0.034 |   0.210 |    0.263 | 
     | add_1801_23_g1019       | B1 ^ -> ZN v | AOI21_X2  | 0.023 |   0.233 |    0.286 | 
     | add_1801_23_g993        | A2 v -> ZN v | AND2_X4   | 0.038 |   0.271 |    0.324 | 
     | g239                    | C1 v -> ZN ^ | OAI211_X2 | 0.032 |   0.303 |    0.356 | 
     | g238                    | A ^ -> ZN ^  | XNOR2_X2  | 0.044 |   0.346 |    0.400 | 
     | g201166                 | A1 ^ -> ZN v | NAND2_X4  | 0.016 |   0.362 |    0.415 | 
     | FE_RC_2136_0            | A1 v -> ZN ^ | NAND4_X4  | 0.017 |   0.379 |    0.433 | 
     | reg_out_reg[28]         | D ^          | DFF_X1    | 0.000 |   0.379 |    0.433 | 
     +---------------------------------------------------------------------------------+ 
Path 165: MET Setup Check with Pin cpuregs_reg[16][30]/CK 
Endpoint:   cpuregs_reg[16][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.390
= Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.013 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.119 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.144 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.208 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.243 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.279 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.295 | 
     | FE_OCPC193_n_15988   | A v -> ZN ^  | INV_X1    | 0.012 |   0.254 |    0.308 | 
     | FE_RC_587_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.265 |    0.319 | 
     | FE_RC_586_0          | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.288 |    0.342 | 
     | g217929              | A1 ^ -> ZN v | OAI222_X4 | 0.074 |   0.362 |    0.416 | 
     | g207938              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.379 |    0.433 | 
     | FE_RC_889_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.390 |    0.444 | 
     | cpuregs_reg[16][30]  | D v          | DFF_X1    | 0.000 |   0.390 |    0.444 | 
     +------------------------------------------------------------------------------+ 
Path 166: MET Setup Check with Pin cpuregs_reg[19][13]/CK 
Endpoint:   cpuregs_reg[19][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.435
- Arrival Time                  0.381
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.013 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.116 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.140 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.161 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.199 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.244 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.275 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.289 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.302 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.318 | 
     | g226464             | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.402 | 
     | g223544             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.417 | 
     | g218069             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.381 |    0.435 | 
     | cpuregs_reg[19][13] | D ^          | DFF_X1    | 0.000 |   0.381 |    0.435 | 
     +-----------------------------------------------------------------------------+ 
Path 167: MET Setup Check with Pin cpuregs_reg[21][31]/CK 
Endpoint:   cpuregs_reg[21][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.384
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.013 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.120 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.144 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.208 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.243 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2  | 0.018 |   0.207 |    0.261 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2    | 0.011 |   0.218 |    0.273 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.234 |    0.289 | 
     | g224934              | A v -> ZN v  | XNOR2_X2  | 0.036 |   0.270 |    0.324 | 
     | g218551_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.354 |    0.409 | 
     | g221404              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.369 |    0.424 | 
     | FE_RC_2758_0         | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.384 |    0.439 | 
     | cpuregs_reg[21][31]  | D ^          | DFF_X1    | 0.000 |   0.384 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 168: MET Setup Check with Pin cpuregs_reg[7][27]/CK 
Endpoint:   cpuregs_reg[7][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.382
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.120 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.145 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.209 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.244 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.284 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.304 | 
     | g221909              | B1 v -> ZN ^ | OAI221_X4 | 0.098 |   0.347 |    0.402 | 
     | g223946              | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.417 | 
     | g197350              | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.382 |    0.437 | 
     | cpuregs_reg[7][27]   | D ^          | DFF_X1    | 0.000 |   0.382 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 169: MET Setup Check with Pin cpuregs_reg[11][23]/CK 
Endpoint:   cpuregs_reg[11][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.384
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.021 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.124 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.149 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.174 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.197 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.231 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.269 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.284 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.338 | 
     | g199881_dup217914   | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.358 |    0.413 | 
     | g212893             | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.371 |    0.426 | 
     | FE_RC_620_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.384 |    0.439 | 
     | cpuregs_reg[11][23] | D ^          | DFF_X1    | 0.000 |   0.384 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 170: MET Setup Check with Pin cpuregs_reg[8][23]/CK 
Endpoint:   cpuregs_reg[8][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.384
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.021 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.124 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.149 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.174 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.197 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.231 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.269 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.284 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.338 | 
     | g199881_dup217914   | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.358 |    0.413 | 
     | g213138             | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.371 |    0.426 | 
     | FE_RC_773_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.384 |    0.439 | 
     | cpuregs_reg[8][23]  | D ^          | DFF_X1    | 0.000 |   0.384 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 171: MET Setup Check with Pin cpuregs_reg[2][23]/CK 
Endpoint:   cpuregs_reg[2][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.384
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.021 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.124 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.149 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.174 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.197 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.231 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.269 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.284 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.338 | 
     | g199881_dup217914   | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.358 |    0.413 | 
     | g212932             | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.371 |    0.426 | 
     | FE_RC_644_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.384 |    0.439 | 
     | cpuregs_reg[2][23]  | D ^          | DFF_X1    | 0.000 |   0.384 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 172: MET Setup Check with Pin cpuregs_reg[1][31]/CK 
Endpoint:   cpuregs_reg[1][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.382
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.120 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.145 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.209 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.244 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2  | 0.018 |   0.207 |    0.262 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2    | 0.011 |   0.218 |    0.273 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.234 |    0.289 | 
     | g224934              | A v -> ZN v  | XNOR2_X2  | 0.036 |   0.270 |    0.325 | 
     | g218551_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.354 |    0.410 | 
     | g221398              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.369 |    0.424 | 
     | FE_RC_739_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.382 |    0.437 | 
     | cpuregs_reg[1][31]   | D ^          | DFF_X1    | 0.000 |   0.382 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 173: MET Setup Check with Pin cpuregs_reg[11][12]/CK 
Endpoint:   cpuregs_reg[11][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.383
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.021 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.157 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.186 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.222 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.242 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.259 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.272 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.308 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.327 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.348 |    0.404 | 
     | g223250             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.366 |    0.421 | 
     | g197567             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.383 |    0.438 | 
     | cpuregs_reg[11][12] | D v          | DFF_X1    | 0.000 |   0.383 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 174: MET Setup Check with Pin cpuregs_reg[2][12]/CK 
Endpoint:   cpuregs_reg[2][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.383
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.021 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.157 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.186 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.222 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.242 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.259 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.272 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.308 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.327 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.348 |    0.404 | 
     | g223248             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.366 |    0.421 | 
     | g196829             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.383 |    0.438 | 
     | cpuregs_reg[2][12]  | D v          | DFF_X1    | 0.000 |   0.383 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 175: MET Setup Check with Pin cpuregs_reg[31][30]/CK 
Endpoint:   cpuregs_reg[31][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.385
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.120 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.145 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.209 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.244 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.280 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.297 | 
     | FE_RC_473_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.255 |    0.311 | 
     | FE_RC_586_0          | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.274 |    0.329 | 
     | g217929              | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.358 |    0.413 | 
     | g213207              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.372 |    0.428 | 
     | FE_RC_938_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.385 |    0.441 | 
     | cpuregs_reg[31][30]  | D ^          | DFF_X1    | 0.000 |   0.385 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 176: MET Setup Check with Pin cpuregs_reg[22][30]/CK 
Endpoint:   cpuregs_reg[22][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.385
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.120 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.145 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.209 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.244 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.280 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.297 | 
     | FE_RC_473_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.255 |    0.311 | 
     | FE_RC_586_0          | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.274 |    0.329 | 
     | g217929              | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.358 |    0.413 | 
     | g213175              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.372 |    0.428 | 
     | FE_RC_853_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.385 |    0.441 | 
     | cpuregs_reg[22][30]  | D ^          | DFF_X1    | 0.000 |   0.385 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 177: MET Setup Check with Pin cpuregs_reg[17][30]/CK 
Endpoint:   cpuregs_reg[17][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.385
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.120 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.145 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.209 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.244 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.280 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.297 | 
     | FE_RC_473_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.255 |    0.311 | 
     | FE_RC_586_0          | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.274 |    0.329 | 
     | g217929              | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.358 |    0.413 | 
     | g213025              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.372 |    0.428 | 
     | FE_RC_936_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.385 |    0.441 | 
     | cpuregs_reg[17][30]  | D ^          | DFF_X1    | 0.000 |   0.385 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 178: MET Setup Check with Pin cpuregs_reg[6][30]/CK 
Endpoint:   cpuregs_reg[6][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.385
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.120 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.145 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.209 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.244 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.280 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.297 | 
     | FE_RC_473_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.255 |    0.311 | 
     | FE_RC_586_0          | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.274 |    0.329 | 
     | g217929              | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.358 |    0.413 | 
     | g207930              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.372 |    0.428 | 
     | FE_RC_970_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.385 |    0.441 | 
     | cpuregs_reg[6][30]   | D ^          | DFF_X1    | 0.000 |   0.385 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 179: MET Setup Check with Pin cpuregs_reg[12][30]/CK 
Endpoint:   cpuregs_reg[12][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.388
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.120 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.145 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.209 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.244 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.280 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.297 | 
     | FE_OCPC193_n_15988   | A v -> ZN ^  | INV_X1    | 0.012 |   0.254 |    0.309 | 
     | FE_RC_587_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.265 |    0.320 | 
     | FE_RC_586_0          | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.288 |    0.343 | 
     | g199875_dup217909    | A1 ^ -> ZN v | OAI222_X2 | 0.033 |   0.321 |    0.376 | 
     | FE_OCPC194_n_23743   | A v -> ZN ^  | INV_X4    | 0.027 |   0.348 |    0.403 | 
     | FE_OCPC197_n_23743   | A ^ -> ZN v  | INV_X1    | 0.008 |   0.356 |    0.412 | 
     | g207955              | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.371 |    0.426 | 
     | g196627              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.388 |    0.443 | 
     | cpuregs_reg[12][30]  | D v          | DFF_X1    | 0.000 |   0.388 |    0.443 | 
     +------------------------------------------------------------------------------+ 
Path 180: MET Setup Check with Pin reg_out_reg[29]/CK 
Endpoint:   reg_out_reg[29]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.378
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[8]      | CK ^         |          |       |  -0.035 |    0.021 | 
     | decoded_imm_reg[8]      | CK ^ -> Q ^  | DFF_X1   | 0.118 |   0.083 |    0.139 | 
     | add_1801_23_g219784_dup | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.098 |    0.153 | 
     | add_1801_23_g224462     | A2 v -> ZN v | OR2_X1   | 0.048 |   0.146 |    0.202 | 
     | add_1801_23_g1100       | A1 v -> ZN v | AND2_X2  | 0.030 |   0.176 |    0.231 | 
     | add_1801_23_g1054       | B1 v -> ZN ^ | OAI21_X2 | 0.034 |   0.210 |    0.265 | 
     | add_1801_23_g1019       | B1 ^ -> ZN v | AOI21_X2 | 0.023 |   0.233 |    0.288 | 
     | add_1801_23_g993_dup    | A2 v -> ZN v | AND2_X4  | 0.034 |   0.267 |    0.322 | 
     | add_1801_23_g967        | B1 v -> ZN ^ | OAI21_X1 | 0.038 |   0.304 |    0.360 | 
     | add_1801_23_g956        | A ^ -> ZN ^  | XNOR2_X2 | 0.042 |   0.346 |    0.402 | 
     | g201014                 | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.361 |    0.416 | 
     | FE_RC_1614_0            | A1 v -> ZN ^ | NAND3_X2 | 0.017 |   0.378 |    0.434 | 
     | reg_out_reg[29]         | D ^          | DFF_X1   | 0.000 |   0.378 |    0.434 | 
     +--------------------------------------------------------------------------------+ 
Path 181: MET Setup Check with Pin cpuregs_reg[16][19]/CK 
Endpoint:   cpuregs_reg[16][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.384
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.145 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.184 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.239 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.255 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.267 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.279 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.293 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.310 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.329 | 
     | g227564              | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.350 |    0.405 | 
     | g207447              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.367 |    0.423 | 
     | g196790              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.384 |    0.440 | 
     | cpuregs_reg[16][19]  | D v          | DFF_X1    | 0.000 |   0.384 |    0.440 | 
     +------------------------------------------------------------------------------+ 
Path 182: MET Setup Check with Pin cpuregs_reg[2][19]/CK 
Endpoint:   cpuregs_reg[2][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.384
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.145 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.184 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.239 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.255 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.267 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.279 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.293 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.310 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.329 | 
     | g227564              | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.350 |    0.405 | 
     | g212929              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.367 |    0.423 | 
     | g196852              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.384 |    0.440 | 
     | cpuregs_reg[2][19]   | D v          | DFF_X1    | 0.000 |   0.384 |    0.440 | 
     +------------------------------------------------------------------------------+ 
Path 183: MET Setup Check with Pin cpuregs_reg[17][13]/CK 
Endpoint:   cpuregs_reg[17][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.435
- Arrival Time                  0.380
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.117 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.141 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.162 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.200 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.245 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.277 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.290 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.303 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.319 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.402 | 
     | g223552             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.417 | 
     | g196834             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.380 |    0.435 | 
     | cpuregs_reg[17][13] | D ^          | DFF_X1    | 0.000 |   0.380 |    0.435 | 
     +-----------------------------------------------------------------------------+ 
Path 184: MET Setup Check with Pin cpuregs_reg[10][13]/CK 
Endpoint:   cpuregs_reg[10][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.435
- Arrival Time                  0.380
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.117 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.141 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.162 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.200 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.245 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.277 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.290 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.303 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.319 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.402 | 
     | g223554             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.417 | 
     | g197531             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.380 |    0.435 | 
     | cpuregs_reg[10][13] | D ^          | DFF_X1    | 0.000 |   0.380 |    0.435 | 
     +-----------------------------------------------------------------------------+ 
Path 185: MET Setup Check with Pin cpuregs_reg[30][30]/CK 
Endpoint:   cpuregs_reg[30][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.385
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.121 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.146 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.209 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.245 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.281 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.297 | 
     | FE_RC_473_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.255 |    0.311 | 
     | FE_RC_586_0          | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.274 |    0.329 | 
     | g217929              | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.358 |    0.413 | 
     | g224457              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.372 |    0.428 | 
     | FE_RC_998_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.385 |    0.441 | 
     | cpuregs_reg[30][30]  | D ^          | DFF_X1    | 0.000 |   0.385 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 186: MET Setup Check with Pin cpuregs_reg[28][30]/CK 
Endpoint:   cpuregs_reg[28][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.385
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.121 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.146 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.209 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.245 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.281 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.297 | 
     | FE_RC_473_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.255 |    0.311 | 
     | FE_RC_586_0          | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.274 |    0.329 | 
     | g217929              | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.358 |    0.413 | 
     | g214684              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.372 |    0.428 | 
     | FE_RC_950_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.385 |    0.441 | 
     | cpuregs_reg[28][30]  | D ^          | DFF_X1    | 0.000 |   0.385 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 187: MET Setup Check with Pin cpuregs_reg[27][30]/CK 
Endpoint:   cpuregs_reg[27][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.385
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.121 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.146 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.209 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.245 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.281 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.297 | 
     | FE_RC_473_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.255 |    0.311 | 
     | FE_RC_586_0          | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.274 |    0.329 | 
     | g217929              | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.358 |    0.413 | 
     | g207941              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.372 |    0.428 | 
     | FE_RC_966_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.385 |    0.441 | 
     | cpuregs_reg[27][30]  | D ^          | DFF_X1    | 0.000 |   0.385 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 188: MET Setup Check with Pin cpuregs_reg[23][30]/CK 
Endpoint:   cpuregs_reg[23][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.385
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.121 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.146 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.209 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.245 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.281 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.297 | 
     | FE_RC_473_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.255 |    0.311 | 
     | FE_RC_586_0          | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.274 |    0.329 | 
     | g217929              | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.358 |    0.413 | 
     | g207931              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.372 |    0.428 | 
     | FE_RC_958_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.385 |    0.441 | 
     | cpuregs_reg[23][30]  | D ^          | DFF_X1    | 0.000 |   0.385 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 189: MET Setup Check with Pin cpuregs_reg[19][30]/CK 
Endpoint:   cpuregs_reg[19][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.385
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.121 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.146 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.209 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.245 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.281 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.297 | 
     | FE_RC_473_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.255 |    0.311 | 
     | FE_RC_586_0          | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.274 |    0.329 | 
     | g217929              | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.358 |    0.413 | 
     | g215820              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.372 |    0.428 | 
     | FE_RC_944_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.385 |    0.441 | 
     | cpuregs_reg[19][30]  | D ^          | DFF_X1    | 0.000 |   0.385 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 190: MET Setup Check with Pin cpuregs_reg[15][30]/CK 
Endpoint:   cpuregs_reg[15][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.385
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.121 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.146 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.209 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.245 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.281 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.297 | 
     | FE_RC_473_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.255 |    0.311 | 
     | FE_RC_586_0          | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.274 |    0.329 | 
     | g217929              | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.358 |    0.413 | 
     | g215860              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.372 |    0.428 | 
     | FE_RC_932_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.385 |    0.441 | 
     | cpuregs_reg[15][30]  | D ^          | DFF_X1    | 0.000 |   0.385 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 191: MET Setup Check with Pin cpuregs_reg[14][30]/CK 
Endpoint:   cpuregs_reg[14][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.385
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.121 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.146 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.209 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.245 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.281 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.297 | 
     | FE_RC_473_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.255 |    0.311 | 
     | FE_RC_586_0          | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.274 |    0.329 | 
     | g217929              | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.358 |    0.413 | 
     | g226247              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.372 |    0.428 | 
     | FE_RC_992_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.385 |    0.441 | 
     | cpuregs_reg[14][30]  | D ^          | DFF_X1    | 0.000 |   0.385 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 192: MET Setup Check with Pin cpuregs_reg[7][30]/CK 
Endpoint:   cpuregs_reg[7][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.385
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.121 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.146 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.209 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.245 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.281 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.297 | 
     | FE_RC_473_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.255 |    0.311 | 
     | FE_RC_586_0          | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.274 |    0.329 | 
     | g217929              | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.358 |    0.413 | 
     | g223928              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.372 |    0.428 | 
     | FE_RC_960_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.385 |    0.441 | 
     | cpuregs_reg[7][30]   | D ^          | DFF_X1    | 0.000 |   0.385 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 193: MET Setup Check with Pin cpuregs_reg[1][30]/CK 
Endpoint:   cpuregs_reg[1][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.385
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.121 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.146 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.209 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.245 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.281 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.297 | 
     | FE_RC_473_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.255 |    0.311 | 
     | FE_RC_586_0          | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.274 |    0.329 | 
     | g217929              | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.358 |    0.413 | 
     | g207932              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.372 |    0.428 | 
     | FE_RC_948_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.385 |    0.441 | 
     | cpuregs_reg[1][30]   | D ^          | DFF_X1    | 0.000 |   0.385 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 194: MET Setup Check with Pin cpuregs_reg[18][30]/CK 
Endpoint:   cpuregs_reg[18][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.385
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.121 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.146 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.209 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.245 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.281 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.297 | 
     | FE_RC_473_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.255 |    0.311 | 
     | FE_RC_586_0          | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.274 |    0.329 | 
     | g217929              | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.358 |    0.413 | 
     | g218354              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.372 |    0.428 | 
     | FE_RC_972_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.385 |    0.441 | 
     | cpuregs_reg[18][30]  | D ^          | DFF_X1    | 0.000 |   0.385 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 195: MET Setup Check with Pin cpuregs_reg[4][13]/CK 
Endpoint:   cpuregs_reg[4][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.435
- Arrival Time                  0.380
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.014 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.117 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.141 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.162 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.200 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.245 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.277 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.290 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.303 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.319 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.403 | 
     | g223560             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.418 | 
     | g210558             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.380 |    0.435 | 
     | cpuregs_reg[4][13]  | D ^          | DFF_X1    | 0.000 |   0.380 |    0.435 | 
     +-----------------------------------------------------------------------------+ 
Path 196: MET Setup Check with Pin cpuregs_reg[5][16]/CK 
Endpoint:   cpuregs_reg[5][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.381
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.021 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.125 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.150 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.175 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.198 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.231 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.270 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.317 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.337 | 
     | g223309             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.402 | 
     | g223323             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.417 | 
     | g197155             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.381 |    0.437 | 
     | cpuregs_reg[5][16]  | D ^          | DFF_X1    | 0.000 |   0.381 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 197: MET Setup Check with Pin cpuregs_reg[3][12]/CK 
Endpoint:   cpuregs_reg[3][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.382
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.021 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.158 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.187 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.222 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.243 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.259 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.273 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.309 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.328 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.348 |    0.404 | 
     | g223262             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.365 |    0.421 | 
     | g196928             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.438 | 
     | cpuregs_reg[3][12]  | D v          | DFF_X1    | 0.000 |   0.382 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 198: MET Setup Check with Pin cpuregs_reg[10][23]/CK 
Endpoint:   cpuregs_reg[10][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.383
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.021 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.125 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.150 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.175 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.198 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.232 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.270 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.285 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.339 | 
     | g199881_dup217914   | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.358 |    0.414 | 
     | g212835             | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.371 |    0.427 | 
     | FE_RC_614_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.383 |    0.439 | 
     | cpuregs_reg[10][23] | D ^          | DFF_X1    | 0.000 |   0.383 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 199: MET Setup Check with Pin cpuregs_reg[16][11]/CK 
Endpoint:   cpuregs_reg[16][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.382
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.021 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.158 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.187 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.223 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.243 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.259 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.273 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.312 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.328 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.348 |    0.404 | 
     | g223283             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.365 |    0.421 | 
     | g196778             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.438 | 
     | cpuregs_reg[16][11] | D v          | DFF_X1    | 0.000 |   0.382 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 200: MET Setup Check with Pin cpuregs_reg[2][11]/CK 
Endpoint:   cpuregs_reg[2][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.382
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.021 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.158 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.187 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.223 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.243 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.259 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.273 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.312 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.328 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.348 |    0.404 | 
     | g223272             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.365 |    0.421 | 
     | g217376             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.438 | 
     | cpuregs_reg[2][11]  | D v          | DFF_X1    | 0.000 |   0.382 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 201: MET Setup Check with Pin cpuregs_reg[5][31]/CK 
Endpoint:   cpuregs_reg[5][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.384
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.015 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.121 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.146 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.210 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.245 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2  | 0.018 |   0.207 |    0.263 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2    | 0.011 |   0.218 |    0.274 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.234 |    0.290 | 
     | g224934              | A v -> ZN v  | XNOR2_X2  | 0.036 |   0.270 |    0.326 | 
     | g218551_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.354 |    0.410 | 
     | g221403              | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.370 |    0.426 | 
     | FE_RC_632_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.384 |    0.440 | 
     | cpuregs_reg[5][31]   | D ^          | DFF_X1    | 0.000 |   0.384 |    0.440 | 
     +------------------------------------------------------------------------------+ 
Path 202: MET Setup Check with Pin reg_out_reg[18]/CK 
Endpoint:   reg_out_reg[18]/D     (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.432
- Arrival Time                  0.376
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[13] | CK ^         |          |       |  -0.035 |    0.022 | 
     | decoded_imm_reg[13] | CK ^ -> Q v  | DFF_X2   | 0.113 |   0.078 |    0.134 | 
     | add_1801_23_g1182   | A2 v -> ZN v | AND2_X1  | 0.037 |   0.115 |    0.171 | 
     | FE_RC_2493_0        | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.154 |    0.210 | 
     | add_1801_23_g1052   | B1 ^ -> ZN v | OAI21_X1 | 0.021 |   0.174 |    0.230 | 
     | add_1801_23_g1019   | A v -> ZN ^  | AOI21_X2 | 0.049 |   0.224 |    0.280 | 
     | add_1801_23_g993    | A2 ^ -> ZN ^ | AND2_X4  | 0.049 |   0.272 |    0.328 | 
     | add_1801_23_g986    | A ^ -> ZN v  | INV_X2   | 0.014 |   0.287 |    0.343 | 
     | add_1801_23_g969    | B1 v -> ZN ^ | AOI21_X1 | 0.033 |   0.320 |    0.376 | 
     | add_1801_23_g953    | B1 ^ -> ZN v | OAI21_X2 | 0.018 |   0.337 |    0.393 | 
     | FE_RC_2474_0        | B1 v -> ZN ^ | AOI21_X2 | 0.026 |   0.363 |    0.420 | 
     | g90121__1786        | A1 ^ -> ZN v | NAND2_X2 | 0.012 |   0.376 |    0.432 | 
     | reg_out_reg[18]     | D v          | DFF_X1   | 0.000 |   0.376 |    0.432 | 
     +----------------------------------------------------------------------------+ 
Path 203: MET Setup Check with Pin cpuregs_reg[17][21]/CK 
Endpoint:   cpuregs_reg[17][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.382
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.022 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.126 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.150 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.175 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.198 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.232 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.270 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.234 |    0.290 | 
     | g221846_dup         | A v -> Z v   | XOR2_X1   | 0.050 |   0.284 |    0.340 | 
     | g217941_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.413 | 
     | g221861             | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.369 |    0.426 | 
     | FE_RC_978_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.382 |    0.439 | 
     | cpuregs_reg[17][21] | D ^          | DFF_X1    | 0.000 |   0.382 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 204: MET Setup Check with Pin cpuregs_reg[13][19]/CK 
Endpoint:   cpuregs_reg[13][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.383
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.015 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.146 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.185 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.239 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.256 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.268 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.279 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.293 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.311 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.330 | 
     | g199874_dup228051    | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.349 |    0.405 | 
     | g207472              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.366 |    0.423 | 
     | g196659              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.383 |    0.439 | 
     | cpuregs_reg[13][19]  | D v          | DFF_X1    | 0.000 |   0.383 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 205: MET Setup Check with Pin cpuregs_reg[26][31]/CK 
Endpoint:   cpuregs_reg[26][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.382
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.015 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.121 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.146 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.210 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.245 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2  | 0.018 |   0.207 |    0.263 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2    | 0.011 |   0.218 |    0.274 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.234 |    0.290 | 
     | g224934              | A v -> ZN v  | XNOR2_X2  | 0.036 |   0.270 |    0.326 | 
     | g218551_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.354 |    0.411 | 
     | g221402              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.369 |    0.426 | 
     | FE_RC_907_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.382 |    0.439 | 
     | cpuregs_reg[26][31]  | D ^          | DFF_X1    | 0.000 |   0.382 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 206: MET Setup Check with Pin cpuregs_reg[22][31]/CK 
Endpoint:   cpuregs_reg[22][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.382
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.015 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.121 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.146 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.210 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.245 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2  | 0.018 |   0.207 |    0.263 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2    | 0.011 |   0.218 |    0.274 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.234 |    0.290 | 
     | g224934              | A v -> ZN v  | XNOR2_X2  | 0.036 |   0.270 |    0.326 | 
     | g218551_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.354 |    0.411 | 
     | g221392              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.369 |    0.426 | 
     | FE_RC_819_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.382 |    0.439 | 
     | cpuregs_reg[22][31]  | D ^          | DFF_X1    | 0.000 |   0.382 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 207: MET Setup Check with Pin cpuregs_reg[9][12]/CK 
Endpoint:   cpuregs_reg[9][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.383
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.022 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.159 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.187 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.223 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.244 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.260 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.273 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.310 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.328 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.348 |    0.405 | 
     | g223244             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.366 |    0.422 | 
     | g197475             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.383 |    0.439 | 
     | cpuregs_reg[9][12]  | D v          | DFF_X1    | 0.000 |   0.383 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 208: MET Setup Check with Pin cpuregs_reg[31][31]/CK 
Endpoint:   cpuregs_reg[31][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.382
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.015 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.121 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.146 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.210 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.245 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2  | 0.018 |   0.207 |    0.263 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2    | 0.011 |   0.218 |    0.274 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.234 |    0.290 | 
     | g224934              | A v -> ZN v  | XNOR2_X2  | 0.036 |   0.270 |    0.326 | 
     | g218551_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.354 |    0.411 | 
     | g221391              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.369 |    0.426 | 
     | FE_RC_2528_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.382 |    0.439 | 
     | cpuregs_reg[31][31]  | D ^          | DFF_X1    | 0.000 |   0.382 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 209: MET Setup Check with Pin cpuregs_reg[17][27]/CK 
Endpoint:   cpuregs_reg[17][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.381
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.015 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.121 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.146 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.210 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.245 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.286 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.306 | 
     | g221909              | B1 v -> ZN ^ | OAI221_X4 | 0.098 |   0.347 |    0.403 | 
     | g213250              | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.418 | 
     | g196858              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.381 |    0.437 | 
     | cpuregs_reg[17][27]  | D ^          | DFF_X1    | 0.000 |   0.381 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 210: MET Setup Check with Pin cpuregs_reg[7][19]/CK 
Endpoint:   cpuregs_reg[7][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.383
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.015 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.146 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.185 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.239 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.256 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.268 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.280 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.293 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.311 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.330 | 
     | g199874_dup228051    | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.349 |    0.406 | 
     | g223945              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.366 |    0.423 | 
     | g197328              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.383 |    0.440 | 
     | cpuregs_reg[7][19]   | D v          | DFF_X1    | 0.000 |   0.383 |    0.440 | 
     +------------------------------------------------------------------------------+ 
Path 211: MET Setup Check with Pin cpuregs_reg[9][29]/CK 
Endpoint:   cpuregs_reg[9][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.380
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.022 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.126 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.150 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.175 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.199 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.232 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.271 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.289 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.304 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.321 | 
     | g217935_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.405 | 
     | fopt221362          | A ^ -> ZN v  | INV_X2    | 0.009 |   0.357 |    0.414 | 
     | FE_RC_481_0         | A1 v -> ZN ^ | OAI22_X1  | 0.023 |   0.380 |    0.437 | 
     | cpuregs_reg[9][29]  | D ^          | DFF_X1    | 0.000 |   0.380 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 212: MET Setup Check with Pin cpuregs_reg[29][31]/CK 
Endpoint:   cpuregs_reg[29][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.382
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.015 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.122 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.147 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.210 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.245 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2  | 0.018 |   0.207 |    0.263 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2    | 0.011 |   0.218 |    0.275 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.234 |    0.291 | 
     | g224934              | A v -> ZN v  | XNOR2_X2  | 0.036 |   0.270 |    0.326 | 
     | g218551_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.354 |    0.411 | 
     | g221393              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.369 |    0.426 | 
     | FE_RC_831_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.382 |    0.439 | 
     | cpuregs_reg[29][31]  | D ^          | DFF_X1    | 0.000 |   0.382 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 213: MET Setup Check with Pin cpuregs_reg[10][31]/CK 
Endpoint:   cpuregs_reg[10][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.382
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.015 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.122 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.147 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.210 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.245 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2  | 0.018 |   0.207 |    0.263 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2    | 0.011 |   0.218 |    0.275 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.234 |    0.291 | 
     | g224934              | A v -> ZN v  | XNOR2_X2  | 0.036 |   0.270 |    0.326 | 
     | g218551_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.354 |    0.411 | 
     | g221395              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.369 |    0.426 | 
     | FE_RC_815_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.382 |    0.439 | 
     | cpuregs_reg[10][31]  | D ^          | DFF_X1    | 0.000 |   0.382 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 214: MET Setup Check with Pin cpuregs_reg[18][19]/CK 
Endpoint:   cpuregs_reg[18][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.384
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.015 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.146 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.185 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.240 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.256 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.268 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.280 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.294 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.311 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.330 | 
     | g227564              | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.350 |    0.406 | 
     | g218385              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.367 |    0.424 | 
     | g196900              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.384 |    0.441 | 
     | cpuregs_reg[18][19]  | D v          | DFF_X1    | 0.000 |   0.384 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 215: MET Setup Check with Pin cpuregs_reg[3][11]/CK 
Endpoint:   cpuregs_reg[3][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.381
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.022 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.159 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.187 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.223 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.244 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.260 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.274 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.313 | 
     | g223274_dup         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.329 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.347 |    0.404 | 
     | g223293             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.364 |    0.421 | 
     | g196937             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.438 | 
     | cpuregs_reg[3][11]  | D v          | DFF_X1    | 0.000 |   0.381 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 216: MET Setup Check with Pin cpuregs_reg[22][27]/CK 
Endpoint:   cpuregs_reg[22][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.380
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.015 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.122 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.147 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.210 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.246 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.286 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.306 | 
     | g221909              | B1 v -> ZN ^ | OAI221_X4 | 0.098 |   0.347 |    0.403 | 
     | g213246              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.418 | 
     | g218290              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.380 |    0.437 | 
     | cpuregs_reg[22][27]  | D ^          | DFF_X1    | 0.000 |   0.380 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 217: MET Setup Check with Pin cpuregs_reg[26][27]/CK 
Endpoint:   cpuregs_reg[26][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.380
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.015 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.122 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.147 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.210 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.246 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.286 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.306 | 
     | g221909              | B1 v -> ZN ^ | OAI221_X4 | 0.098 |   0.347 |    0.403 | 
     | g213260              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.418 | 
     | g196793              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.380 |    0.437 | 
     | cpuregs_reg[26][27]  | D ^          | DFF_X1    | 0.000 |   0.380 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 218: MET Setup Check with Pin cpuregs_reg[8][27]/CK 
Endpoint:   cpuregs_reg[8][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.380
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.015 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.122 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.147 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.210 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.246 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.286 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.306 | 
     | g221909              | B1 v -> ZN ^ | OAI221_X4 | 0.098 |   0.347 |    0.403 | 
     | g213247              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.418 | 
     | g197422              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.380 |    0.437 | 
     | cpuregs_reg[8][27]   | D ^          | DFF_X1    | 0.000 |   0.380 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 219: MET Setup Check with Pin cpuregs_reg[11][27]/CK 
Endpoint:   cpuregs_reg[11][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.380
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.015 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.122 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.147 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.210 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.246 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.286 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.306 | 
     | g221909              | B1 v -> ZN ^ | OAI221_X4 | 0.098 |   0.347 |    0.404 | 
     | g213252              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.418 | 
     | g197584              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.380 |    0.437 | 
     | cpuregs_reg[11][27]  | D ^          | DFF_X1    | 0.000 |   0.380 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 220: MET Setup Check with Pin cpuregs_reg[27][12]/CK 
Endpoint:   cpuregs_reg[27][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.382
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.022 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.159 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.188 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.224 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.244 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.260 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.274 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.310 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.329 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.348 |    0.405 | 
     | g223256             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.365 |    0.422 | 
     | g197234             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.439 | 
     | cpuregs_reg[27][12] | D v          | DFF_X1    | 0.000 |   0.382 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 221: MET Setup Check with Pin cpuregs_reg[4][11]/CK 
Endpoint:   cpuregs_reg[4][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.382
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.023 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.159 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.188 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.224 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.244 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.261 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.274 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.314 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.329 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.348 |    0.405 | 
     | g223286             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.365 |    0.422 | 
     | g197037             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.439 | 
     | cpuregs_reg[4][11]  | D v          | DFF_X1    | 0.000 |   0.382 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 222: MET Setup Check with Pin cpuregs_reg[19][27]/CK 
Endpoint:   cpuregs_reg[19][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.380
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.016 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.122 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.147 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.211 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.246 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.286 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.306 | 
     | g221909              | B1 v -> ZN ^ | OAI221_X4 | 0.098 |   0.347 |    0.404 | 
     | g215824              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.419 | 
     | g218090              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.380 |    0.437 | 
     | cpuregs_reg[19][27]  | D ^          | DFF_X1    | 0.000 |   0.380 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 223: MET Setup Check with Pin cpuregs_reg[9][27]/CK 
Endpoint:   cpuregs_reg[9][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.380
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.016 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.122 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.147 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.211 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.246 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.286 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.306 | 
     | g221909              | B1 v -> ZN ^ | OAI221_X4 | 0.098 |   0.347 |    0.404 | 
     | g213257              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.419 | 
     | g197512              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.380 |    0.437 | 
     | cpuregs_reg[9][27]   | D ^          | DFF_X1    | 0.000 |   0.380 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 224: MET Setup Check with Pin cpuregs_reg[27][27]/CK 
Endpoint:   cpuregs_reg[27][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.380
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.016 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.122 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.147 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.211 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.246 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.286 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.306 | 
     | g221909              | B1 v -> ZN ^ | OAI221_X4 | 0.098 |   0.347 |    0.404 | 
     | g213254              | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.419 | 
     | g197329              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.380 |    0.437 | 
     | cpuregs_reg[27][27]  | D ^          | DFF_X1    | 0.000 |   0.380 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 225: MET Setup Check with Pin cpuregs_reg[10][21]/CK 
Endpoint:   cpuregs_reg[10][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.381
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.151 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.176 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.199 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.233 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.271 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.234 |    0.291 | 
     | g221846_dup         | A v -> Z v   | XOR2_X1   | 0.050 |   0.284 |    0.341 | 
     | g217941_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.414 | 
     | g221862             | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.369 |    0.427 | 
     | FE_RC_861_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.381 |    0.439 | 
     | cpuregs_reg[10][21] | D ^          | DFF_X1    | 0.000 |   0.381 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 226: MET Setup Check with Pin cpuregs_reg[17][12]/CK 
Endpoint:   cpuregs_reg[17][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.381
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.023 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.159 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.188 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.224 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.244 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.261 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.274 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.310 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.329 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.348 |    0.406 | 
     | g223253             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.364 |    0.421 | 
     | g196833             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.438 | 
     | cpuregs_reg[17][12] | D v          | DFF_X1    | 0.000 |   0.381 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 227: MET Setup Check with Pin cpuregs_reg[6][23]/CK 
Endpoint:   cpuregs_reg[6][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.381
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.151 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.176 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.199 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.233 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.271 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.286 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.340 | 
     | g217945_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.074 |   0.356 |    0.414 | 
     | g221908             | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.368 |    0.426 | 
     | FE_RC_839_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.381 |    0.439 | 
     | cpuregs_reg[6][23]  | D ^          | DFF_X1    | 0.000 |   0.381 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 228: MET Setup Check with Pin cpuregs_reg[23][16]/CK 
Endpoint:   cpuregs_reg[23][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.379
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.151 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.176 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.199 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.233 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.271 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.318 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.338 | 
     | g217936_dup         | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.403 | 
     | g223332             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.418 | 
     | g197152             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.379 |    0.437 | 
     | cpuregs_reg[23][16] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 229: MET Setup Check with Pin cpuregs_reg[13][16]/CK 
Endpoint:   cpuregs_reg[13][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.379
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.151 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.176 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.199 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.233 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.271 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.318 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.338 | 
     | g223309             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.403 | 
     | g223314             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.419 | 
     | g196653             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.437 | 
     | cpuregs_reg[13][16] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 230: MET Setup Check with Pin cpuregs_reg[7][12]/CK 
Endpoint:   cpuregs_reg[7][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.380
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.023 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.160 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.188 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.224 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.245 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.261 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.274 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.311 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.329 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.348 |    0.406 | 
     | g223926             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.364 |    0.421 | 
     | g197311             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.380 |    0.438 | 
     | cpuregs_reg[7][12]  | D v          | DFF_X1    | 0.000 |   0.380 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 231: MET Setup Check with Pin cpuregs_reg[21][19]/CK 
Endpoint:   cpuregs_reg[21][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.383
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.016 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.147 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.186 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.240 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.257 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.269 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.281 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.294 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.312 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.331 | 
     | g199874_dup228051    | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.349 |    0.407 | 
     | g207462              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.366 |    0.424 | 
     | g197053              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.383 |    0.441 | 
     | cpuregs_reg[21][19]  | D v          | DFF_X1    | 0.000 |   0.383 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 232: MET Setup Check with Pin cpuregs_reg[20][19]/CK 
Endpoint:   cpuregs_reg[20][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.383
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.016 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.147 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.186 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.240 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.257 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.269 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.281 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.294 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.312 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.331 | 
     | g199874_dup228051    | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.349 |    0.407 | 
     | g222740              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.366 |    0.424 | 
     | g197002              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.383 |    0.441 | 
     | cpuregs_reg[20][19]  | D v          | DFF_X1    | 0.000 |   0.383 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 233: MET Setup Check with Pin cpuregs_reg[5][19]/CK 
Endpoint:   cpuregs_reg[5][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.383
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.016 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.147 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.186 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.240 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.257 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.269 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.281 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.294 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.312 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.331 | 
     | g199874_dup228051    | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.349 |    0.407 | 
     | g207465              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.366 |    0.424 | 
     | g197166              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.383 |    0.441 | 
     | cpuregs_reg[5][19]   | D v          | DFF_X1    | 0.000 |   0.383 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 234: MET Setup Check with Pin cpuregs_reg[22][19]/CK 
Endpoint:   cpuregs_reg[22][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.382
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.016 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.147 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.186 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.241 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.257 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.269 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.281 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.295 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.312 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.331 | 
     | g227564              | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.350 |    0.407 | 
     | g213185              | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.365 |    0.422 | 
     | g218313              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.439 | 
     | cpuregs_reg[22][19]  | D v          | DFF_X1    | 0.000 |   0.382 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 235: MET Setup Check with Pin cpuregs_reg[31][19]/CK 
Endpoint:   cpuregs_reg[31][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.382
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.016 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.147 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.186 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.241 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.257 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.269 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.281 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.295 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.312 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.331 | 
     | g227564              | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.350 |    0.407 | 
     | g213217              | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.365 |    0.422 | 
     | g215727              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.439 | 
     | cpuregs_reg[31][19]  | D v          | DFF_X1    | 0.000 |   0.382 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 236: MET Setup Check with Pin cpuregs_reg[18][16]/CK 
Endpoint:   cpuregs_reg[18][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.379
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.151 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.176 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.233 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.272 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.319 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.338 | 
     | g223309             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.403 | 
     | g223315             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.419 | 
     | g196895             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.437 | 
     | cpuregs_reg[18][16] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 237: MET Setup Check with Pin cpuregs_reg[6][25]/CK 
Endpoint:   cpuregs_reg[6][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.384
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.151 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.176 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.233 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.270 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.235 |    0.292 | 
     | FE_OCPC470_n_19913  | A v -> ZN ^  | INV_X1   | 0.015 |   0.249 |    0.307 | 
     | FE_RC_2697_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.264 |    0.322 | 
     | FE_RC_2696_0        | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.287 |    0.344 | 
     | FE_RC_2431_0        | A ^ -> ZN v  | INV_X2   | 0.012 |   0.298 |    0.356 | 
     | FE_RC_2430_0        | A1 v -> ZN ^ | AOI22_X4 | 0.029 |   0.327 |    0.385 | 
     | FE_RC_2429_0        | A1 ^ -> ZN v | NAND2_X4 | 0.028 |   0.355 |    0.413 | 
     | g215911             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.430 | 
     | FE_RC_487_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.441 | 
     | cpuregs_reg[6][25]  | D v          | DFF_X1   | 0.000 |   0.384 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 238: MET Setup Check with Pin cpuregs_reg[5][25]/CK 
Endpoint:   cpuregs_reg[5][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.384
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.151 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.176 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.233 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.270 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.235 |    0.292 | 
     | FE_OCPC470_n_19913  | A v -> ZN ^  | INV_X1   | 0.015 |   0.249 |    0.307 | 
     | FE_RC_2697_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.264 |    0.322 | 
     | FE_RC_2696_0        | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.287 |    0.344 | 
     | FE_RC_2431_0        | A ^ -> ZN v  | INV_X2   | 0.012 |   0.298 |    0.356 | 
     | FE_RC_2430_0        | A1 v -> ZN ^ | AOI22_X4 | 0.029 |   0.327 |    0.385 | 
     | FE_RC_2429_0        | A1 ^ -> ZN v | NAND2_X4 | 0.028 |   0.355 |    0.413 | 
     | g215920             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.430 | 
     | FE_RC_485_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.441 | 
     | cpuregs_reg[5][25]  | D v          | DFF_X1   | 0.000 |   0.384 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 239: MET Setup Check with Pin cpuregs_reg[3][14]/CK 
Endpoint:   cpuregs_reg[3][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.380
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |          |       |  -0.042 |    0.016 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1   | 0.103 |   0.061 |    0.119 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.085 |    0.143 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.021 |   0.107 |    0.164 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.144 |    0.202 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2  | 0.045 |   0.190 |    0.247 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1 | 0.028 |   0.218 |    0.275 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2 | 0.037 |   0.255 |    0.312 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.271 |    0.329 | 
     | FE_RC_2787_0        | A1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.290 |    0.348 | 
     | FE_RC_2786_0        | A1 v -> ZN v | OR2_X4   | 0.055 |   0.344 |    0.402 | 
     | g223586             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.363 |    0.421 | 
     | g196944             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.380 |    0.438 | 
     | cpuregs_reg[3][14]  | D v          | DFF_X1   | 0.000 |   0.380 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 240: MET Setup Check with Pin cpuregs_reg[23][19]/CK 
Endpoint:   cpuregs_reg[23][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.382
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.016 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.147 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.186 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.241 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.257 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.270 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.281 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.295 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.313 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.331 | 
     | g227564              | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.350 |    0.408 | 
     | g207488              | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.365 |    0.423 | 
     | g197157              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.439 | 
     | cpuregs_reg[23][19]  | D v          | DFF_X1    | 0.000 |   0.382 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 241: MET Setup Check with Pin cpuregs_reg[2][14]/CK 
Endpoint:   cpuregs_reg[2][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.380
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |          |       |  -0.042 |    0.016 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1   | 0.103 |   0.061 |    0.119 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.085 |    0.143 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.021 |   0.107 |    0.164 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.144 |    0.202 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2  | 0.045 |   0.190 |    0.247 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1 | 0.028 |   0.218 |    0.275 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2 | 0.037 |   0.255 |    0.312 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.271 |    0.329 | 
     | FE_RC_2787_0        | A1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.290 |    0.348 | 
     | FE_RC_2786_0        | A1 v -> ZN v | OR2_X4   | 0.055 |   0.344 |    0.402 | 
     | g223593             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.363 |    0.421 | 
     | g196836             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.380 |    0.438 | 
     | cpuregs_reg[2][14]  | D v          | DFF_X1   | 0.000 |   0.380 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 242: MET Setup Check with Pin cpuregs_reg[15][19]/CK 
Endpoint:   cpuregs_reg[15][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.382
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.016 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.148 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.186 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.241 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.257 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.270 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.281 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.295 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.313 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.331 | 
     | g227564              | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.350 |    0.408 | 
     | g215866              | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.365 |    0.423 | 
     | g218196              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.439 | 
     | cpuregs_reg[15][19]  | D v          | DFF_X1    | 0.000 |   0.382 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 243: MET Setup Check with Pin cpuregs_reg[30][16]/CK 
Endpoint:   cpuregs_reg[30][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.379
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.233 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.272 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.319 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.339 | 
     | g217936_dup         | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.404 | 
     | g226205             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.419 | 
     | g197431             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.437 | 
     | cpuregs_reg[30][16] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 244: MET Setup Check with Pin cpuregs_reg[1][19]/CK 
Endpoint:   cpuregs_reg[1][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.384
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.016 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.148 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.186 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.241 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.257 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.270 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.281 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.295 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.313 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.331 | 
     | g227564              | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.350 |    0.408 | 
     | g207442              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.367 |    0.425 | 
     | g196712              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.384 |    0.442 | 
     | cpuregs_reg[1][19]   | D v          | DFF_X1    | 0.000 |   0.384 |    0.442 | 
     +------------------------------------------------------------------------------+ 
Path 245: MET Setup Check with Pin cpuregs_reg[23][25]/CK 
Endpoint:   cpuregs_reg[23][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.384
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.233 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.270 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.235 |    0.293 | 
     | FE_OCPC470_n_19913  | A v -> ZN ^  | INV_X1   | 0.015 |   0.249 |    0.307 | 
     | FE_RC_2697_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.264 |    0.322 | 
     | FE_RC_2696_0        | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.287 |    0.345 | 
     | FE_RC_2431_0        | A ^ -> ZN v  | INV_X2   | 0.012 |   0.298 |    0.356 | 
     | FE_RC_2430_0        | A1 v -> ZN ^ | AOI22_X4 | 0.029 |   0.327 |    0.385 | 
     | FE_RC_2429_0        | A1 ^ -> ZN v | NAND2_X4 | 0.028 |   0.355 |    0.413 | 
     | g215912             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.430 | 
     | FE_RC_592_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.441 | 
     | cpuregs_reg[23][25] | D v          | DFF_X1   | 0.000 |   0.384 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 246: MET Setup Check with Pin cpuregs_reg[21][25]/CK 
Endpoint:   cpuregs_reg[21][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.384
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.233 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.270 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.235 |    0.293 | 
     | FE_OCPC470_n_19913  | A v -> ZN ^  | INV_X1   | 0.015 |   0.249 |    0.307 | 
     | FE_RC_2697_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.264 |    0.322 | 
     | FE_RC_2696_0        | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.287 |    0.345 | 
     | FE_RC_2431_0        | A ^ -> ZN v  | INV_X2   | 0.012 |   0.298 |    0.356 | 
     | FE_RC_2430_0        | A1 v -> ZN ^ | AOI22_X4 | 0.029 |   0.327 |    0.385 | 
     | FE_RC_2429_0        | A1 ^ -> ZN v | NAND2_X4 | 0.028 |   0.355 |    0.413 | 
     | g215919             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.430 | 
     | FE_RC_797_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.441 | 
     | cpuregs_reg[21][25] | D v          | DFF_X1   | 0.000 |   0.384 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 247: MET Setup Check with Pin cpuregs_reg[18][25]/CK 
Endpoint:   cpuregs_reg[18][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.384
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.233 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.270 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.235 |    0.293 | 
     | FE_OCPC470_n_19913  | A v -> ZN ^  | INV_X1   | 0.015 |   0.249 |    0.307 | 
     | FE_RC_2697_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.264 |    0.322 | 
     | FE_RC_2696_0        | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.287 |    0.345 | 
     | FE_RC_2431_0        | A ^ -> ZN v  | INV_X2   | 0.012 |   0.298 |    0.356 | 
     | FE_RC_2430_0        | A1 v -> ZN ^ | AOI22_X4 | 0.029 |   0.327 |    0.385 | 
     | FE_RC_2429_0        | A1 ^ -> ZN v | NAND2_X4 | 0.028 |   0.355 |    0.413 | 
     | g222764             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.430 | 
     | FE_RC_489_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.441 | 
     | cpuregs_reg[18][25] | D v          | DFF_X1   | 0.000 |   0.384 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 248: MET Setup Check with Pin cpuregs_reg[14][25]/CK 
Endpoint:   cpuregs_reg[14][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.384
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.233 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.270 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.235 |    0.293 | 
     | FE_OCPC470_n_19913  | A v -> ZN ^  | INV_X1   | 0.015 |   0.249 |    0.307 | 
     | FE_RC_2697_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.264 |    0.322 | 
     | FE_RC_2696_0        | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.287 |    0.345 | 
     | FE_RC_2431_0        | A ^ -> ZN v  | INV_X2   | 0.012 |   0.298 |    0.356 | 
     | FE_RC_2430_0        | A1 v -> ZN ^ | AOI22_X4 | 0.029 |   0.327 |    0.385 | 
     | FE_RC_2429_0        | A1 ^ -> ZN v | NAND2_X4 | 0.028 |   0.355 |    0.413 | 
     | g215917             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.430 | 
     | FE_RC_2688_0        | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.441 | 
     | cpuregs_reg[14][25] | D v          | DFF_X1   | 0.000 |   0.384 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 249: MET Setup Check with Pin cpuregs_reg[13][25]/CK 
Endpoint:   cpuregs_reg[13][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.384
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.233 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.270 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.235 |    0.293 | 
     | FE_OCPC470_n_19913  | A v -> ZN ^  | INV_X1   | 0.015 |   0.249 |    0.307 | 
     | FE_RC_2697_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.264 |    0.322 | 
     | FE_RC_2696_0        | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.287 |    0.345 | 
     | FE_RC_2431_0        | A ^ -> ZN v  | INV_X2   | 0.012 |   0.298 |    0.356 | 
     | FE_RC_2430_0        | A1 v -> ZN ^ | AOI22_X4 | 0.029 |   0.327 |    0.385 | 
     | FE_RC_2429_0        | A1 ^ -> ZN v | NAND2_X4 | 0.028 |   0.355 |    0.413 | 
     | g215922             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.430 | 
     | FE_RC_783_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.441 | 
     | cpuregs_reg[13][25] | D v          | DFF_X1   | 0.000 |   0.384 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 250: MET Setup Check with Pin cpuregs_reg[9][25]/CK 
Endpoint:   cpuregs_reg[9][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.384
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.233 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.270 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.235 |    0.293 | 
     | FE_OCPC470_n_19913  | A v -> ZN ^  | INV_X1   | 0.015 |   0.249 |    0.307 | 
     | FE_RC_2697_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.264 |    0.322 | 
     | FE_RC_2696_0        | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.287 |    0.345 | 
     | FE_RC_2431_0        | A ^ -> ZN v  | INV_X2   | 0.012 |   0.298 |    0.356 | 
     | FE_RC_2430_0        | A1 v -> ZN ^ | AOI22_X4 | 0.029 |   0.327 |    0.385 | 
     | FE_RC_2429_0        | A1 ^ -> ZN v | NAND2_X4 | 0.028 |   0.355 |    0.413 | 
     | g215918             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.430 | 
     | FE_RC_549_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.441 | 
     | cpuregs_reg[9][25]  | D v          | DFF_X1   | 0.000 |   0.384 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 251: MET Setup Check with Pin cpuregs_reg[7][25]/CK 
Endpoint:   cpuregs_reg[7][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.384
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.233 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.270 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.235 |    0.293 | 
     | FE_OCPC470_n_19913  | A v -> ZN ^  | INV_X1   | 0.015 |   0.249 |    0.307 | 
     | FE_RC_2697_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.264 |    0.322 | 
     | FE_RC_2696_0        | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.287 |    0.345 | 
     | FE_RC_2431_0        | A ^ -> ZN v  | INV_X2   | 0.012 |   0.298 |    0.356 | 
     | FE_RC_2430_0        | A1 v -> ZN ^ | AOI22_X4 | 0.029 |   0.327 |    0.385 | 
     | FE_RC_2429_0        | A1 ^ -> ZN v | NAND2_X4 | 0.028 |   0.355 |    0.413 | 
     | g223930             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.430 | 
     | FE_RC_626_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.441 | 
     | cpuregs_reg[7][25]  | D v          | DFF_X1   | 0.000 |   0.384 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 252: MET Setup Check with Pin cpuregs_reg[4][25]/CK 
Endpoint:   cpuregs_reg[4][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.384
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.233 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.270 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.235 |    0.293 | 
     | FE_OCPC470_n_19913  | A v -> ZN ^  | INV_X1   | 0.015 |   0.249 |    0.307 | 
     | FE_RC_2697_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.264 |    0.322 | 
     | FE_RC_2696_0        | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.287 |    0.345 | 
     | FE_RC_2431_0        | A ^ -> ZN v  | INV_X2   | 0.012 |   0.298 |    0.356 | 
     | FE_RC_2430_0        | A1 v -> ZN ^ | AOI22_X4 | 0.029 |   0.327 |    0.385 | 
     | FE_RC_2429_0        | A1 ^ -> ZN v | NAND2_X4 | 0.028 |   0.355 |    0.413 | 
     | g215921             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.430 | 
     | FE_RC_2522_0        | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.441 | 
     | cpuregs_reg[4][25]  | D v          | DFF_X1   | 0.000 |   0.384 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 253: MET Setup Check with Pin cpuregs_reg[3][25]/CK 
Endpoint:   cpuregs_reg[3][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.384
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.233 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.270 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.235 |    0.293 | 
     | FE_OCPC470_n_19913  | A v -> ZN ^  | INV_X1   | 0.015 |   0.249 |    0.307 | 
     | FE_RC_2697_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.264 |    0.322 | 
     | FE_RC_2696_0        | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.287 |    0.345 | 
     | FE_RC_2431_0        | A ^ -> ZN v  | INV_X2   | 0.012 |   0.298 |    0.356 | 
     | FE_RC_2430_0        | A1 v -> ZN ^ | AOI22_X4 | 0.029 |   0.327 |    0.385 | 
     | FE_RC_2429_0        | A1 ^ -> ZN v | NAND2_X4 | 0.028 |   0.355 |    0.413 | 
     | g215915             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.430 | 
     | FE_RC_491_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.441 | 
     | cpuregs_reg[3][25]  | D v          | DFF_X1   | 0.000 |   0.384 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 254: MET Setup Check with Pin cpuregs_reg[1][25]/CK 
Endpoint:   cpuregs_reg[1][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.384
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.233 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.270 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.235 |    0.293 | 
     | FE_OCPC470_n_19913  | A v -> ZN ^  | INV_X1   | 0.015 |   0.249 |    0.307 | 
     | FE_RC_2697_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.264 |    0.322 | 
     | FE_RC_2696_0        | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.287 |    0.345 | 
     | FE_RC_2431_0        | A ^ -> ZN v  | INV_X2   | 0.012 |   0.298 |    0.356 | 
     | FE_RC_2430_0        | A1 v -> ZN ^ | AOI22_X4 | 0.029 |   0.327 |    0.385 | 
     | FE_RC_2429_0        | A1 ^ -> ZN v | NAND2_X4 | 0.028 |   0.355 |    0.413 | 
     | g215913             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.430 | 
     | FE_RC_547_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.441 | 
     | cpuregs_reg[1][25]  | D v          | DFF_X1   | 0.000 |   0.384 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 255: MET Setup Check with Pin reg_out_reg[31]/CK 
Endpoint:   reg_out_reg[31]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.429
- Arrival Time                  0.371
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                         |              |           |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+---------+----------| 
     | decoded_imm_reg[8]      | CK ^         |           |       |  -0.035 |    0.023 | 
     | decoded_imm_reg[8]      | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.083 |    0.141 | 
     | add_1801_23_g219784_dup | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.098 |    0.156 | 
     | add_1801_23_g224462     | A2 v -> ZN v | OR2_X1    | 0.048 |   0.146 |    0.204 | 
     | add_1801_23_g1100       | A1 v -> ZN v | AND2_X2   | 0.030 |   0.176 |    0.234 | 
     | add_1801_23_g1054       | B1 v -> ZN ^ | OAI21_X2  | 0.034 |   0.210 |    0.268 | 
     | add_1801_23_g1019       | B1 ^ -> ZN v | AOI21_X2  | 0.023 |   0.233 |    0.291 | 
     | add_1801_23_g993_dup    | A2 v -> ZN v | AND2_X4   | 0.034 |   0.267 |    0.325 | 
     | add_1801_23_g972        | C1 v -> ZN ^ | OAI211_X2 | 0.031 |   0.297 |    0.355 | 
     | add_1801_23_g950        | A ^ -> ZN ^  | XNOR2_X2  | 0.040 |   0.338 |    0.396 | 
     | g201141                 | A1 ^ -> ZN v | NAND2_X2  | 0.015 |   0.352 |    0.410 | 
     | g199474                 | A1 v -> ZN ^ | NAND4_X2  | 0.019 |   0.371 |    0.429 | 
     | reg_out_reg[31]         | D ^          | DFF_X1    | 0.000 |   0.371 |    0.429 | 
     +---------------------------------------------------------------------------------+ 
Path 256: MET Setup Check with Pin cpuregs_reg[3][19]/CK 
Endpoint:   cpuregs_reg[3][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.384
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.016 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.148 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.186 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.241 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.257 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.270 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.281 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.295 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.313 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.331 | 
     | g227564              | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.350 |    0.408 | 
     | g207456              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.367 |    0.425 | 
     | g196961              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.384 |    0.442 | 
     | cpuregs_reg[3][19]   | D v          | DFF_X1    | 0.000 |   0.384 |    0.442 | 
     +------------------------------------------------------------------------------+ 
Path 257: MET Setup Check with Pin cpuregs_reg[2][16]/CK 
Endpoint:   cpuregs_reg[2][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.381
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.233 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.272 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.319 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.339 | 
     | g217936_dup         | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.404 | 
     | g223329             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.419 | 
     | g196842             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.381 |    0.439 | 
     | cpuregs_reg[2][16]  | D ^          | DFF_X1    | 0.000 |   0.381 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 258: MET Setup Check with Pin cpuregs_reg[21][16]/CK 
Endpoint:   cpuregs_reg[21][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.379
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.023 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.233 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.272 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.319 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.339 | 
     | g217936_dup         | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.404 | 
     | g223334             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.419 | 
     | g197049             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.437 | 
     | cpuregs_reg[21][16] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 259: MET Setup Check with Pin cpuregs_reg[10][19]/CK 
Endpoint:   cpuregs_reg[10][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.384
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.016 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.148 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.186 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.241 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.257 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.270 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.281 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.295 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.313 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.331 | 
     | g227564              | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.350 |    0.408 | 
     | g212838              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.367 |    0.425 | 
     | g197537              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.384 |    0.442 | 
     | cpuregs_reg[10][19]  | D v          | DFF_X1    | 0.000 |   0.384 |    0.442 | 
     +------------------------------------------------------------------------------+ 
Path 260: MET Setup Check with Pin cpuregs_reg[11][19]/CK 
Endpoint:   cpuregs_reg[11][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.384
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.017 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.148 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.186 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.241 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.257 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.270 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.281 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.295 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.313 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.331 | 
     | g227564              | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.350 |    0.408 | 
     | g212890              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.367 |    0.425 | 
     | g197575              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.384 |    0.442 | 
     | cpuregs_reg[11][19]  | D v          | DFF_X1    | 0.000 |   0.384 |    0.442 | 
     +------------------------------------------------------------------------------+ 
Path 261: MET Setup Check with Pin cpuregs_reg[17][11]/CK 
Endpoint:   cpuregs_reg[17][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.380
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.023 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.160 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.189 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.225 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.245 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.261 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.275 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.314 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.330 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.348 |    0.406 | 
     | g223290             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.363 |    0.421 | 
     | g196832             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.380 |    0.438 | 
     | cpuregs_reg[17][11] | D v          | DFF_X1    | 0.000 |   0.380 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 262: MET Setup Check with Pin cpuregs_reg[16][16]/CK 
Endpoint:   cpuregs_reg[16][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.379
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.234 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.272 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.319 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.339 | 
     | g223309             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.404 | 
     | g223321             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.360 |    0.419 | 
     | g196785             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.437 | 
     | cpuregs_reg[16][16] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 263: MET Setup Check with Pin cpuregs_reg[15][16]/CK 
Endpoint:   cpuregs_reg[15][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.379
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.234 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.272 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.319 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.339 | 
     | g223309             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.404 | 
     | g223308             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.360 |    0.419 | 
     | g222938             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.437 | 
     | cpuregs_reg[15][16] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 264: MET Setup Check with Pin cpuregs_reg[7][16]/CK 
Endpoint:   cpuregs_reg[7][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.379
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.234 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.272 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.319 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.339 | 
     | g223309             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.404 | 
     | g223924             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.360 |    0.419 | 
     | g197320             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.437 | 
     | cpuregs_reg[7][16]  | D ^          | DFF_X1    | 0.000 |   0.379 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 265: MET Setup Check with Pin cpuregs_reg[19][16]/CK 
Endpoint:   cpuregs_reg[19][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.379
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.234 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.272 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.319 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.339 | 
     | g223309             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.404 | 
     | g223320             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.360 |    0.419 | 
     | g218077             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.437 | 
     | cpuregs_reg[19][16] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 266: MET Setup Check with Pin cpuregs_reg[30][19]/CK 
Endpoint:   cpuregs_reg[30][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.382
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.017 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.148 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.187 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.241 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.257 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.270 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.281 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.295 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.313 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.331 | 
     | g227564              | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.350 |    0.408 | 
     | g224443              | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.365 |    0.423 | 
     | g214770              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.440 | 
     | cpuregs_reg[30][19]  | D v          | DFF_X1    | 0.000 |   0.382 |    0.440 | 
     +------------------------------------------------------------------------------+ 
Path 267: MET Setup Check with Pin cpuregs_reg[31][12]/CK 
Endpoint:   cpuregs_reg[31][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.380
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.160 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.189 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.225 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.245 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.262 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.275 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.311 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.330 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.348 |    0.406 | 
     | g223266             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.363 |    0.421 | 
     | g215723             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.380 |    0.438 | 
     | cpuregs_reg[31][12] | D v          | DFF_X1    | 0.000 |   0.380 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 268: MET Setup Check with Pin cpuregs_reg[31][11]/CK 
Endpoint:   cpuregs_reg[31][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.380
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.160 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.189 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.225 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.245 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.262 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.275 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.315 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.330 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.348 |    0.406 | 
     | g223284             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.363 |    0.421 | 
     | g215724             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.380 |    0.438 | 
     | cpuregs_reg[31][11] | D v          | DFF_X1    | 0.000 |   0.380 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 269: MET Setup Check with Pin cpuregs_reg[26][12]/CK 
Endpoint:   cpuregs_reg[26][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.380
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.160 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.189 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.225 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.245 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.262 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.275 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.311 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.330 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.348 |    0.406 | 
     | g223263             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.363 |    0.421 | 
     | g197276             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.380 |    0.438 | 
     | cpuregs_reg[26][12] | D v          | DFF_X1    | 0.000 |   0.380 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 270: MET Setup Check with Pin cpuregs_reg[28][12]/CK 
Endpoint:   cpuregs_reg[28][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.383
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.160 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.189 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.225 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.245 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.262 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.275 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.311 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.330 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.348 |    0.407 | 
     | g226098             | A1 v -> ZN ^ | NAND3_X1  | 0.016 |   0.365 |    0.423 | 
     | g214653             | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.383 |    0.441 | 
     | cpuregs_reg[28][12] | D v          | DFF_X1    | 0.000 |   0.383 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 271: MET Setup Check with Pin cpuregs_reg[10][12]/CK 
Endpoint:   cpuregs_reg[10][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.380
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.160 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.189 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.225 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.245 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.262 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.275 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.311 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.330 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.348 |    0.406 | 
     | g223267             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.363 |    0.421 | 
     | g197530             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.380 |    0.438 | 
     | cpuregs_reg[10][12] | D v          | DFF_X1    | 0.000 |   0.380 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 272: MET Setup Check with Pin cpuregs_reg[15][12]/CK 
Endpoint:   cpuregs_reg[15][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.379
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.160 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.189 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.225 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.245 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.262 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.275 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.311 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.330 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.348 |    0.406 | 
     | g223265             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.363 |    0.421 | 
     | g218192             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.379 |    0.438 | 
     | cpuregs_reg[15][12] | D v          | DFF_X1    | 0.000 |   0.379 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 273: MET Setup Check with Pin cpuregs_reg[25][12]/CK 
Endpoint:   cpuregs_reg[25][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.380
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.160 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.189 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.225 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.245 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.262 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.275 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.311 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.330 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.348 |    0.406 | 
     | g226444             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.363 |    0.421 | 
     | g226443             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.380 |    0.438 | 
     | cpuregs_reg[25][12] | D v          | DFF_X1    | 0.000 |   0.380 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 274: MET Setup Check with Pin cpuregs_reg[24][12]/CK 
Endpoint:   cpuregs_reg[24][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.383
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.160 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.189 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.225 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.245 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.262 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.275 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.311 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.330 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.348 |    0.407 | 
     | g223249             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.366 |    0.424 | 
     | g197201             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.383 |    0.441 | 
     | cpuregs_reg[24][12] | D v          | DFF_X1    | 0.000 |   0.383 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 275: MET Setup Check with Pin cpuregs_reg[16][25]/CK 
Endpoint:   cpuregs_reg[16][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.380
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.128 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.200 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.234 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.271 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.235 |    0.293 | 
     | FE_RC_2699_0        | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.256 |    0.314 | 
     | FE_RC_2696_0        | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.276 |    0.335 | 
     | g226472             | A1 v -> ZN ^ | OAI222_X4 | 0.077 |   0.354 |    0.412 | 
     | g221832             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.368 |    0.426 | 
     | FE_RC_672_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.380 |    0.439 | 
     | cpuregs_reg[16][25] | D ^          | DFF_X1    | 0.000 |   0.380 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 276: MET Setup Check with Pin cpuregs_reg[6][31]/CK 
Endpoint:   cpuregs_reg[6][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.382
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.017 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.123 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.148 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.212 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.247 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2  | 0.018 |   0.207 |    0.265 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2    | 0.011 |   0.218 |    0.277 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.234 |    0.292 | 
     | g224934              | A v -> ZN v  | XNOR2_X2  | 0.036 |   0.270 |    0.328 | 
     | g218551_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.354 |    0.413 | 
     | g221396              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.369 |    0.428 | 
     | FE_RC_789_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.382 |    0.441 | 
     | cpuregs_reg[6][31]   | D ^          | DFF_X1    | 0.000 |   0.382 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 277: MET Setup Check with Pin cpuregs_reg[28][25]/CK 
Endpoint:   cpuregs_reg[28][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.383
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.128 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.177 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.201 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.234 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.271 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.235 |    0.293 | 
     | FE_OCPC470_n_19913  | A v -> ZN ^  | INV_X1    | 0.015 |   0.249 |    0.308 | 
     | FE_RC_2697_0        | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.264 |    0.323 | 
     | FE_RC_2696_0        | A1 v -> ZN ^ | NAND2_X1  | 0.022 |   0.287 |    0.345 | 
     | g226472             | A1 ^ -> ZN v | OAI222_X4 | 0.069 |   0.356 |    0.415 | 
     | g221834             | A2 v -> ZN ^ | NAND2_X1  | 0.016 |   0.372 |    0.431 | 
     | FE_RC_863_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.383 |    0.442 | 
     | cpuregs_reg[28][25] | D v          | DFF_X1    | 0.000 |   0.383 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 278: MET Setup Check with Pin cpuregs_reg[10][30]/CK 
Endpoint:   cpuregs_reg[10][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.383
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.017 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.124 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.149 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.212 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.247 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.283 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.300 | 
     | FE_OCPC193_n_15988   | A v -> ZN ^  | INV_X1    | 0.012 |   0.254 |    0.312 | 
     | FE_RC_587_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.265 |    0.324 | 
     | FE_RC_586_0          | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.288 |    0.346 | 
     | g199875_dup217909    | A1 ^ -> ZN v | OAI222_X2 | 0.033 |   0.321 |    0.380 | 
     | FE_OCPC194_n_23743   | A v -> ZN ^  | INV_X4    | 0.027 |   0.348 |    0.407 | 
     | FE_OCPC195_n_23743   | A ^ -> ZN v  | INV_X4    | 0.011 |   0.359 |    0.418 | 
     | g212834              | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.372 |    0.430 | 
     | FE_RC_962_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.383 |    0.441 | 
     | cpuregs_reg[10][30]  | D v          | DFF_X1    | 0.000 |   0.383 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 279: MET Setup Check with Pin cpuregs_reg[17][31]/CK 
Endpoint:   cpuregs_reg[17][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.382
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.017 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.124 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.149 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.212 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.248 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2  | 0.018 |   0.207 |    0.265 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2    | 0.011 |   0.218 |    0.277 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.234 |    0.293 | 
     | g224934              | A v -> ZN v  | XNOR2_X2  | 0.036 |   0.270 |    0.329 | 
     | g218551_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.354 |    0.413 | 
     | g221394              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.369 |    0.428 | 
     | FE_RC_696_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.382 |    0.441 | 
     | cpuregs_reg[17][31]  | D ^          | DFF_X1    | 0.000 |   0.382 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 280: MET Setup Check with Pin cpuregs_reg[14][31]/CK 
Endpoint:   cpuregs_reg[14][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.382
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.017 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.124 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.149 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.212 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.248 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2  | 0.018 |   0.207 |    0.265 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2    | 0.011 |   0.218 |    0.277 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.234 |    0.293 | 
     | g224934              | A v -> ZN v  | XNOR2_X2  | 0.036 |   0.270 |    0.329 | 
     | g218551_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.354 |    0.413 | 
     | g226250              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.369 |    0.428 | 
     | FE_RC_887_0          | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.382 |    0.441 | 
     | cpuregs_reg[14][31]  | D ^          | DFF_X1    | 0.000 |   0.382 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 281: MET Setup Check with Pin cpuregs_reg[17][19]/CK 
Endpoint:   cpuregs_reg[17][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.383
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.017 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.149 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.187 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.242 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.258 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.271 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.282 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.296 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.314 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.332 | 
     | g199874_dup228051    | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.349 |    0.408 | 
     | g213029              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.366 |    0.425 | 
     | g196844              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.383 |    0.442 | 
     | cpuregs_reg[17][19]  | D v          | DFF_X1    | 0.000 |   0.383 |    0.442 | 
     +------------------------------------------------------------------------------+ 
Path 282: MET Setup Check with Pin cpuregs_reg[5][30]/CK 
Endpoint:   cpuregs_reg[5][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.385
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.017 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.124 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.149 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.212 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.248 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.284 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.300 | 
     | FE_OCPC193_n_15988   | A v -> ZN ^  | INV_X1    | 0.012 |   0.254 |    0.313 | 
     | FE_RC_587_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.265 |    0.324 | 
     | FE_RC_586_0          | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.288 |    0.347 | 
     | g199875_dup217909    | A1 ^ -> ZN v | OAI222_X2 | 0.033 |   0.321 |    0.380 | 
     | FE_OCPC194_n_23743   | A v -> ZN ^  | INV_X4    | 0.027 |   0.348 |    0.407 | 
     | FE_OCPC195_n_23743   | A ^ -> ZN v  | INV_X4    | 0.011 |   0.359 |    0.418 | 
     | g207950              | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.374 |    0.433 | 
     | FE_RC_903_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.385 |    0.444 | 
     | cpuregs_reg[5][30]   | D v          | DFF_X1    | 0.000 |   0.385 |    0.444 | 
     +------------------------------------------------------------------------------+ 
Path 283: MET Setup Check with Pin cpuregs_reg[31][25]/CK 
Endpoint:   cpuregs_reg[31][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.380
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.128 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.153 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.178 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.201 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.234 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.272 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.235 |    0.294 | 
     | FE_RC_2699_0        | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.256 |    0.315 | 
     | FE_RC_2696_0        | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.276 |    0.335 | 
     | g226472             | A1 v -> ZN ^ | OAI222_X4 | 0.077 |   0.354 |    0.413 | 
     | g221835             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.367 |    0.426 | 
     | FE_RC_594_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.380 |    0.439 | 
     | cpuregs_reg[31][25] | D ^          | DFF_X1    | 0.000 |   0.380 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 284: MET Setup Check with Pin cpuregs_reg[22][25]/CK 
Endpoint:   cpuregs_reg[22][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.380
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.128 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.153 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.178 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.201 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.234 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.272 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.235 |    0.294 | 
     | FE_RC_2699_0        | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.256 |    0.315 | 
     | FE_RC_2696_0        | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.276 |    0.335 | 
     | g226472             | A1 v -> ZN ^ | OAI222_X4 | 0.077 |   0.354 |    0.413 | 
     | g221836             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.367 |    0.426 | 
     | FE_RC_719_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.380 |    0.439 | 
     | cpuregs_reg[22][25] | D ^          | DFF_X1    | 0.000 |   0.380 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 285: MET Setup Check with Pin cpuregs_reg[3][31]/CK 
Endpoint:   cpuregs_reg[3][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.382
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.017 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.124 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.149 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.212 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.248 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2  | 0.018 |   0.207 |    0.266 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2    | 0.011 |   0.218 |    0.277 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.234 |    0.293 | 
     | g224934              | A v -> ZN v  | XNOR2_X2  | 0.036 |   0.270 |    0.329 | 
     | g218551_dup          | A1 v -> ZN ^ | OAI222_X4 | 0.085 |   0.354 |    0.413 | 
     | g221400              | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.370 |    0.429 | 
     | FE_RC_837_0          | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.382 |    0.441 | 
     | cpuregs_reg[3][31]   | D ^          | DFF_X1    | 0.000 |   0.382 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 286: MET Setup Check with Pin cpuregs_reg[19][19]/CK 
Endpoint:   cpuregs_reg[19][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.382
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.017 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.149 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.187 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.242 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.258 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.271 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.282 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.296 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.314 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.332 | 
     | g227564              | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.350 |    0.409 | 
     | g221930              | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.365 |    0.424 | 
     | g218088              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.441 | 
     | cpuregs_reg[19][19]  | D v          | DFF_X1    | 0.000 |   0.382 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 287: MET Setup Check with Pin cpuregs_reg[25][19]/CK 
Endpoint:   cpuregs_reg[25][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.383
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.017 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.149 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.187 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.242 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.258 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.271 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.282 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.296 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.314 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.332 | 
     | g199874_dup228051    | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.349 |    0.408 | 
     | g214807              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.366 |    0.425 | 
     | g197246              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.383 |    0.442 | 
     | cpuregs_reg[25][19]  | D v          | DFF_X1    | 0.000 |   0.383 |    0.442 | 
     +------------------------------------------------------------------------------+ 
Path 288: MET Setup Check with Pin cpuregs_reg[15][11]/CK 
Endpoint:   cpuregs_reg[15][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.379
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.161 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.225 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.246 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.262 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.276 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.315 | 
     | g223274_dup         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.331 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.347 |    0.406 | 
     | g223305             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.362 |    0.421 | 
     | g218193             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.379 |    0.438 | 
     | cpuregs_reg[15][11] | D v          | DFF_X1    | 0.000 |   0.379 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 289: MET Setup Check with Pin cpuregs_reg[1][11]/CK 
Endpoint:   cpuregs_reg[1][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.379
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.161 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.226 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.246 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.262 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.276 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.315 | 
     | g223274_dup         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.331 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.347 |    0.406 | 
     | g228084             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.362 |    0.421 | 
     | g228083             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.379 |    0.438 | 
     | cpuregs_reg[1][11]  | D v          | DFF_X1    | 0.000 |   0.379 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 290: MET Setup Check with Pin cpuregs_reg[13][30]/CK 
Endpoint:   cpuregs_reg[13][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.385
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.018 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.124 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.149 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.213 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.248 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.284 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.300 | 
     | FE_OCPC193_n_15988   | A v -> ZN ^  | INV_X1    | 0.012 |   0.254 |    0.313 | 
     | FE_RC_587_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.265 |    0.324 | 
     | FE_RC_586_0          | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.288 |    0.347 | 
     | g199875_dup217909    | A1 ^ -> ZN v | OAI222_X2 | 0.033 |   0.321 |    0.380 | 
     | FE_OCPC194_n_23743   | A v -> ZN ^  | INV_X4    | 0.027 |   0.348 |    0.407 | 
     | FE_OCPC195_n_23743   | A ^ -> ZN v  | INV_X4    | 0.011 |   0.359 |    0.418 | 
     | g207952              | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.374 |    0.433 | 
     | FE_RC_982_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.385 |    0.444 | 
     | cpuregs_reg[13][30]  | D v          | DFF_X1    | 0.000 |   0.385 |    0.444 | 
     +------------------------------------------------------------------------------+ 
Path 291: MET Setup Check with Pin cpuregs_reg[10][11]/CK 
Endpoint:   cpuregs_reg[10][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.379
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.024 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.161 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.226 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.246 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.262 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.276 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.315 | 
     | g223274_dup         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.331 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.347 |    0.406 | 
     | g223291             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.362 |    0.421 | 
     | g197529             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.379 |    0.438 | 
     | cpuregs_reg[10][11] | D v          | DFF_X1    | 0.000 |   0.379 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 292: MET Setup Check with Pin cpuregs_reg[28][19]/CK 
Endpoint:   cpuregs_reg[28][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.384
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.018 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.149 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.187 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.242 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.258 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.271 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.282 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.296 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.314 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.332 | 
     | g227564              | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.350 |    0.409 | 
     | g214680              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.367 |    0.426 | 
     | g197242              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.384 |    0.443 | 
     | cpuregs_reg[28][19]  | D v          | DFF_X1    | 0.000 |   0.384 |    0.443 | 
     +------------------------------------------------------------------------------+ 
Path 293: MET Setup Check with Pin cpuregs_reg[27][19]/CK 
Endpoint:   cpuregs_reg[27][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.384
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.018 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.149 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.187 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.242 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.258 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.271 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.282 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.296 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.314 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.332 | 
     | g227564              | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.350 |    0.409 | 
     | g207445              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.367 |    0.426 | 
     | g197322              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.384 |    0.443 | 
     | cpuregs_reg[27][19]  | D v          | DFF_X1    | 0.000 |   0.384 |    0.443 | 
     +------------------------------------------------------------------------------+ 
Path 294: MET Setup Check with Pin cpuregs_reg[8][19]/CK 
Endpoint:   cpuregs_reg[8][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.384
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.018 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.149 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.187 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.242 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.258 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.271 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.282 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.296 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.314 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.332 | 
     | g227564              | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.350 |    0.409 | 
     | g213141              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.367 |    0.426 | 
     | g197398              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.384 |    0.443 | 
     | cpuregs_reg[8][19]   | D v          | DFF_X1    | 0.000 |   0.384 |    0.443 | 
     +------------------------------------------------------------------------------+ 
Path 295: MET Setup Check with Pin cpuregs_reg[5][13]/CK 
Endpoint:   cpuregs_reg[5][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.382
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.018 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.120 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.144 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.166 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.203 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.249 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.280 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.293 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.306 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.323 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.406 | 
     | g223561             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.421 | 
     | g210594             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.382 |    0.441 | 
     | cpuregs_reg[5][13]  | D ^          | DFF_X1    | 0.000 |   0.382 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 296: MET Setup Check with Pin cpuregs_reg[6][11]/CK 
Endpoint:   cpuregs_reg[6][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.379
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.161 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.226 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.246 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.263 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.276 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.316 | 
     | g223274_dup         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.331 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.347 |    0.406 | 
     | g223292             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.362 |    0.421 | 
     | g197297             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.379 |    0.438 | 
     | cpuregs_reg[6][11]  | D v          | DFF_X1    | 0.000 |   0.379 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 297: MET Setup Check with Pin cpuregs_reg[16][12]/CK 
Endpoint:   cpuregs_reg[16][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.382
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.161 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.226 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.246 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.263 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.276 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.312 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.331 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.348 |    0.407 | 
     | g223255             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.365 |    0.424 | 
     | g196780             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.441 | 
     | cpuregs_reg[16][12] | D v          | DFF_X1    | 0.000 |   0.382 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 298: MET Setup Check with Pin cpuregs_reg[19][11]/CK 
Endpoint:   cpuregs_reg[19][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.380
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.161 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.226 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.246 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.263 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.276 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.316 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.332 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.348 |    0.407 | 
     | g223279             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.363 |    0.422 | 
     | g218085             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.380 |    0.439 | 
     | cpuregs_reg[19][11] | D v          | DFF_X1    | 0.000 |   0.380 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 299: MET Setup Check with Pin cpuregs_reg[12][12]/CK 
Endpoint:   cpuregs_reg[12][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.382
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.162 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.226 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.247 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.263 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.276 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.313 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.331 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.348 |    0.407 | 
     | g223257             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.365 |    0.425 | 
     | g210627             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.441 | 
     | cpuregs_reg[12][12] | D v          | DFF_X1    | 0.000 |   0.382 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 300: MET Setup Check with Pin cpuregs_reg[5][12]/CK 
Endpoint:   cpuregs_reg[5][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.382
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.162 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.226 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.247 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.263 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.276 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.313 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.331 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.348 |    0.407 | 
     | g223258             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.365 |    0.425 | 
     | g210591             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.441 | 
     | cpuregs_reg[5][12]  | D v          | DFF_X1    | 0.000 |   0.382 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 301: MET Setup Check with Pin cpuregs_reg[4][12]/CK 
Endpoint:   cpuregs_reg[4][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.382
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.162 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.226 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.247 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.263 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.276 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.313 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.331 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.348 |    0.407 | 
     | g223259             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.365 |    0.425 | 
     | g210555             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.441 | 
     | cpuregs_reg[4][12]  | D v          | DFF_X1    | 0.000 |   0.382 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 302: MET Setup Check with Pin cpuregs_reg[18][12]/CK 
Endpoint:   cpuregs_reg[18][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.383
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.162 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.226 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.247 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.263 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.276 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.313 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.331 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.348 |    0.408 | 
     | g223239             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.366 |    0.425 | 
     | g196889             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.383 |    0.442 | 
     | cpuregs_reg[18][12] | D v          | DFF_X1    | 0.000 |   0.383 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 303: MET Setup Check with Pin cpuregs_reg[12][25]/CK 
Endpoint:   cpuregs_reg[12][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.382
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.153 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.178 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.201 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.235 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.272 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.235 |    0.294 | 
     | FE_OCPC470_n_19913  | A v -> ZN ^  | INV_X1   | 0.015 |   0.249 |    0.309 | 
     | FE_RC_2697_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.264 |    0.324 | 
     | FE_RC_2696_0        | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.287 |    0.346 | 
     | FE_RC_2431_0        | A ^ -> ZN v  | INV_X2   | 0.012 |   0.298 |    0.358 | 
     | FE_RC_2430_0        | A1 v -> ZN ^ | AOI22_X4 | 0.029 |   0.327 |    0.387 | 
     | FE_RC_2429_0        | A1 ^ -> ZN v | NAND2_X4 | 0.028 |   0.355 |    0.414 | 
     | g215916             | A1 v -> ZN ^ | NAND2_X2 | 0.015 |   0.370 |    0.430 | 
     | FE_RC_555_0         | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.382 |    0.442 | 
     | cpuregs_reg[12][25] | D v          | DFF_X1   | 0.000 |   0.382 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 304: MET Setup Check with Pin cpuregs_reg[31][16]/CK 
Endpoint:   cpuregs_reg[31][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.153 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.178 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.235 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.274 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.320 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.340 | 
     | g223309             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.405 | 
     | g223322             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.360 |    0.420 | 
     | g215716             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.438 | 
     | cpuregs_reg[31][16] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 305: MET Setup Check with Pin cpuregs_reg[6][16]/CK 
Endpoint:   cpuregs_reg[6][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.153 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.178 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.235 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.274 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.320 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.340 | 
     | g223309             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.405 | 
     | g223318             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.360 |    0.420 | 
     | g197251             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.438 | 
     | cpuregs_reg[6][16]  | D ^          | DFF_X1    | 0.000 |   0.379 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 306: MET Setup Check with Pin cpuregs_reg[23][12]/CK 
Endpoint:   cpuregs_reg[23][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.381
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.162 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.226 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.247 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.263 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.276 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.313 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.331 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.348 |    0.408 | 
     | g223252             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.364 |    0.423 | 
     | g197146             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.440 | 
     | cpuregs_reg[23][12] | D v          | DFF_X1    | 0.000 |   0.381 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 307: MET Setup Check with Pin cpuregs_reg[26][16]/CK 
Endpoint:   cpuregs_reg[26][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.153 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.178 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.235 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.274 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.320 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.340 | 
     | g217936_dup         | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.405 | 
     | g223333             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.420 | 
     | g197279             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.379 |    0.439 | 
     | cpuregs_reg[26][16] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 308: MET Setup Check with Pin cpuregs_reg[11][16]/CK 
Endpoint:   cpuregs_reg[11][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.153 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.178 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.235 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.274 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.321 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.340 | 
     | g217936_dup         | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.406 | 
     | g223330             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.420 | 
     | g197572             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.379 |    0.439 | 
     | cpuregs_reg[11][16] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 309: MET Setup Check with Pin cpuregs_reg[8][29]/CK 
Endpoint:   cpuregs_reg[8][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.153 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.178 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.235 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.274 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.292 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.307 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.324 | 
     | g217935_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.408 | 
     | fopt221362          | A ^ -> ZN v  | INV_X2    | 0.009 |   0.357 |    0.417 | 
     | FE_RC_2475_0        | B1 v -> ZN ^ | OAI21_X1  | 0.022 |   0.379 |    0.439 | 
     | cpuregs_reg[8][29]  | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 310: MET Setup Check with Pin cpuregs_reg[22][12]/CK 
Endpoint:   cpuregs_reg[22][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.380
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.162 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.190 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.226 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.247 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.263 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.277 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.313 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.332 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.348 |    0.408 | 
     | g223246             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.364 |    0.423 | 
     | g218301             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.380 |    0.440 | 
     | cpuregs_reg[22][12] | D v          | DFF_X1    | 0.000 |   0.380 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 311: MET Setup Check with Pin cpuregs_reg[1][16]/CK 
Endpoint:   cpuregs_reg[1][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.179 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.235 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.274 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.321 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.340 | 
     | g217936_dup         | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.406 | 
     | g223336             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.421 | 
     | g196691             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.439 | 
     | cpuregs_reg[1][16]  | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 312: MET Setup Check with Pin cpuregs_reg[12][16]/CK 
Endpoint:   cpuregs_reg[12][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.179 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.235 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.274 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.321 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.340 | 
     | g223309             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.405 | 
     | g223319             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.421 | 
     | g197611             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.439 | 
     | cpuregs_reg[12][16] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 313: MET Setup Check with Pin reg_out_reg[4]/CK 
Endpoint:   reg_out_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]                | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[2]                | CK ^ -> Q v  | DFF_X2    | 0.112 |   0.077 |    0.137 | 
     | FE_RC_2342_0                 | B2 v -> ZN ^ | OAI22_X1  | 0.043 |   0.120 |    0.180 | 
     | FE_RC_149_0                  | A ^ -> ZN v  | INV_X1    | 0.010 |   0.130 |    0.189 | 
     | FE_RC_148_0                  | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.143 |    0.203 | 
     | FE_RC_147_0                  | A1 ^ -> ZN v | NAND3_X1  | 0.021 |   0.164 |    0.224 | 
     | FE_OCPC168_add_1801_23_n_708 | A v -> ZN ^  | INV_X2    | 0.021 |   0.186 |    0.245 | 
     | FE_OCPC418_add_1801_23_n_689 | A ^ -> Z ^   | BUF_X2    | 0.027 |   0.212 |    0.272 | 
     | FE_OCPC419_add_1801_23_n_689 | A ^ -> ZN v  | INV_X2    | 0.010 |   0.222 |    0.282 | 
     | add_1801_23_g1016            | A v -> ZN v  | XNOR2_X2  | 0.032 |   0.254 |    0.314 | 
     | g90318__2900                 | B1 v -> ZN ^ | AOI21_X1  | 0.025 |   0.279 |    0.339 | 
     | FE_RC_2724_0                 | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.294 |    0.354 | 
     | g90148__2683                 | A v -> ZN ^  | AOI221_X1 | 0.069 |   0.363 |    0.423 | 
     | g90134__6083                 | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.379 |    0.439 | 
     | reg_out_reg[4]               | D v          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +--------------------------------------------------------------------------------------+ 
Path 314: MET Setup Check with Pin cpuregs_reg[12][19]/CK 
Endpoint:   cpuregs_reg[12][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.383
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.018 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.150 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.188 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.243 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.259 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.272 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.283 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.297 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.315 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.333 | 
     | g199874_dup228051    | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.349 |    0.409 | 
     | g207466              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.366 |    0.426 | 
     | g197614              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.383 |    0.443 | 
     | cpuregs_reg[12][19]  | D v          | DFF_X1    | 0.000 |   0.383 |    0.443 | 
     +------------------------------------------------------------------------------+ 
Path 315: MET Setup Check with Pin cpuregs_reg[9][19]/CK 
Endpoint:   cpuregs_reg[9][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.383
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.018 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.150 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.188 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.243 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.259 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.272 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.283 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.297 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.315 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.333 | 
     | g199874_dup228051    | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.349 |    0.409 | 
     | g207467              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.366 |    0.426 | 
     | g197496              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.383 |    0.443 | 
     | cpuregs_reg[9][19]   | D v          | DFF_X1    | 0.000 |   0.383 |    0.443 | 
     +------------------------------------------------------------------------------+ 
Path 316: MET Setup Check with Pin cpuregs_reg[4][19]/CK 
Endpoint:   cpuregs_reg[4][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.383
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.018 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.150 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.188 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.243 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.259 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.272 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.283 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.297 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.315 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.333 | 
     | g199874_dup228051    | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.349 |    0.409 | 
     | g207463              | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.366 |    0.426 | 
     | g196580              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.383 |    0.443 | 
     | cpuregs_reg[4][19]   | D v          | DFF_X1    | 0.000 |   0.383 |    0.443 | 
     +------------------------------------------------------------------------------+ 
Path 317: MET Setup Check with Pin cpuregs_reg[8][16]/CK 
Endpoint:   cpuregs_reg[8][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.179 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.235 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.274 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.321 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.341 | 
     | g223309             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.406 | 
     | g223312             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.360 |    0.420 | 
     | g197392             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.379 |    0.439 | 
     | cpuregs_reg[8][16]  | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 318: MET Setup Check with Pin cpuregs_reg[25][25]/CK 
Endpoint:   cpuregs_reg[25][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.179 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.235 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.273 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.235 |    0.295 | 
     | FE_RC_2699_0        | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.256 |    0.316 | 
     | FE_RC_2696_0        | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.276 |    0.336 | 
     | g226472             | A1 v -> ZN ^ | OAI222_X4 | 0.077 |   0.354 |    0.414 | 
     | g226474             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.367 |    0.427 | 
     | FE_RC_988_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.379 |    0.439 | 
     | cpuregs_reg[25][25] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 319: MET Setup Check with Pin cpuregs_reg[19][25]/CK 
Endpoint:   cpuregs_reg[19][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.179 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.235 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.273 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.235 |    0.295 | 
     | FE_RC_2699_0        | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.256 |    0.316 | 
     | FE_RC_2696_0        | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.276 |    0.336 | 
     | g226472             | A1 v -> ZN ^ | OAI222_X4 | 0.077 |   0.354 |    0.414 | 
     | g221923             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.367 |    0.427 | 
     | FE_RC_656_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.379 |    0.439 | 
     | cpuregs_reg[19][25] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 320: MET Setup Check with Pin cpuregs_reg[15][25]/CK 
Endpoint:   cpuregs_reg[15][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.179 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.235 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.273 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.235 |    0.295 | 
     | FE_RC_2699_0        | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.256 |    0.316 | 
     | FE_RC_2696_0        | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.276 |    0.336 | 
     | g226472             | A1 v -> ZN ^ | OAI222_X4 | 0.077 |   0.354 |    0.414 | 
     | g221829             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.367 |    0.427 | 
     | FE_RC_827_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.379 |    0.439 | 
     | cpuregs_reg[15][25] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 321: MET Setup Check with Pin reg_out_reg[22]/CK 
Endpoint:   reg_out_reg[22]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.371
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[8]      | CK ^         |          |       |  -0.035 |    0.025 | 
     | decoded_imm_reg[8]      | CK ^ -> Q ^  | DFF_X1   | 0.118 |   0.083 |    0.143 | 
     | add_1801_23_g219784_dup | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.098 |    0.158 | 
     | add_1801_23_g224462     | A2 v -> ZN v | OR2_X1   | 0.048 |   0.146 |    0.206 | 
     | add_1801_23_g1100       | A1 v -> ZN v | AND2_X2  | 0.030 |   0.176 |    0.236 | 
     | add_1801_23_g1054       | B1 v -> ZN ^ | OAI21_X2 | 0.034 |   0.210 |    0.270 | 
     | add_1801_23_g1019       | B1 ^ -> ZN v | AOI21_X2 | 0.023 |   0.233 |    0.293 | 
     | add_1801_23_g993        | A2 v -> ZN v | AND2_X4  | 0.038 |   0.271 |    0.331 | 
     | add_1801_23_g968        | B1 v -> ZN ^ | OAI21_X2 | 0.028 |   0.299 |    0.359 | 
     | add_1801_23_g949        | A ^ -> ZN ^  | XNOR2_X2 | 0.039 |   0.339 |    0.399 | 
     | g201013                 | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.353 |    0.413 | 
     | FE_RC_2344_0            | A1 v -> ZN ^ | NAND3_X2 | 0.017 |   0.371 |    0.431 | 
     | reg_out_reg[22]         | D ^          | DFF_X1   | 0.000 |   0.371 |    0.431 | 
     +--------------------------------------------------------------------------------+ 
Path 322: MET Setup Check with Pin cpuregs_reg[8][11]/CK 
Endpoint:   cpuregs_reg[8][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.162 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.191 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.226 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.247 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.263 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.277 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.316 | 
     | g223274_dup         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.332 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.347 |    0.407 | 
     | g223303             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.362 |    0.422 | 
     | g197384             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.379 |    0.439 | 
     | cpuregs_reg[8][11]  | D v          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 323: MET Setup Check with Pin cpuregs_reg[2][13]/CK 
Endpoint:   cpuregs_reg[2][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.377
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.018 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.121 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.145 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.167 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.204 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.250 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.281 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.294 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.307 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.323 | 
     | g226464             | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.408 | 
     | g223539             | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.363 |    0.423 | 
     | FE_RC_2662_0        | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.377 |    0.437 | 
     | cpuregs_reg[2][13]  | D ^          | DFF_X1    | 0.000 |   0.377 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 324: MET Setup Check with Pin cpuregs_reg[29][25]/CK 
Endpoint:   cpuregs_reg[29][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.179 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.235 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.273 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.235 |    0.295 | 
     | FE_RC_2699_0        | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.256 |    0.316 | 
     | FE_RC_2696_0        | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.276 |    0.336 | 
     | g226472             | A1 v -> ZN ^ | OAI222_X4 | 0.077 |   0.354 |    0.414 | 
     | g221837             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.367 |    0.427 | 
     | FE_RC_897_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.379 |    0.439 | 
     | cpuregs_reg[29][25] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 325: MET Setup Check with Pin cpuregs_reg[10][16]/CK 
Endpoint:   cpuregs_reg[10][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.179 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.235 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.274 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.321 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.341 | 
     | g217936_dup         | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.406 | 
     | g223331             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.421 | 
     | g197534             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.439 | 
     | cpuregs_reg[10][16] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 326: MET Setup Check with Pin cpuregs_reg[14][16]/CK 
Endpoint:   cpuregs_reg[14][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.179 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.235 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.274 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.321 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.341 | 
     | g217936_dup         | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.406 | 
     | g223338             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.421 | 
     | g196695             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.439 | 
     | cpuregs_reg[14][16] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 327: MET Setup Check with Pin cpuregs_reg[4][30]/CK 
Endpoint:   cpuregs_reg[4][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.384
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.019 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.125 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.150 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.214 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.249 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.285 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.301 | 
     | FE_OCPC193_n_15988   | A v -> ZN ^  | INV_X1    | 0.012 |   0.254 |    0.314 | 
     | FE_RC_587_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.265 |    0.325 | 
     | FE_RC_586_0          | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.288 |    0.348 | 
     | g199875_dup217909    | A1 ^ -> ZN v | OAI222_X2 | 0.033 |   0.321 |    0.381 | 
     | FE_OCPC194_n_23743   | A v -> ZN ^  | INV_X4    | 0.027 |   0.348 |    0.408 | 
     | FE_OCPC199_n_23743   | A ^ -> ZN v  | INV_X2    | 0.010 |   0.358 |    0.418 | 
     | g207951              | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.373 |    0.433 | 
     | FE_RC_1004_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.384 |    0.444 | 
     | cpuregs_reg[4][30]   | D v          | DFF_X1    | 0.000 |   0.384 |    0.444 | 
     +------------------------------------------------------------------------------+ 
Path 328: MET Setup Check with Pin cpuregs_reg[3][30]/CK 
Endpoint:   cpuregs_reg[3][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.384
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.019 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.125 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.150 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.214 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.249 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.285 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.301 | 
     | FE_OCPC193_n_15988   | A v -> ZN ^  | INV_X1    | 0.012 |   0.254 |    0.314 | 
     | FE_RC_587_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.265 |    0.325 | 
     | FE_RC_586_0          | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.288 |    0.348 | 
     | g199875_dup217909    | A1 ^ -> ZN v | OAI222_X2 | 0.033 |   0.321 |    0.381 | 
     | FE_OCPC194_n_23743   | A v -> ZN ^  | INV_X4    | 0.027 |   0.348 |    0.408 | 
     | FE_OCPC196_n_23743   | A ^ -> ZN v  | INV_X2    | 0.010 |   0.358 |    0.418 | 
     | g207945              | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.373 |    0.433 | 
     | FE_RC_899_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.384 |    0.444 | 
     | cpuregs_reg[3][30]   | D v          | DFF_X1    | 0.000 |   0.384 |    0.444 | 
     +------------------------------------------------------------------------------+ 
Path 329: MET Setup Check with Pin cpuregs_reg[26][25]/CK 
Endpoint:   cpuregs_reg[26][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.384
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.179 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.236 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.273 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.235 |    0.295 | 
     | FE_OCPC470_n_19913  | A v -> ZN ^  | INV_X1   | 0.015 |   0.249 |    0.309 | 
     | FE_RC_2697_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.264 |    0.325 | 
     | FE_RC_2696_0        | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.287 |    0.347 | 
     | FE_RC_2431_0        | A ^ -> ZN v  | INV_X2   | 0.012 |   0.298 |    0.358 | 
     | FE_RC_2430_0        | A1 v -> ZN ^ | AOI22_X4 | 0.029 |   0.327 |    0.387 | 
     | FE_RC_2429_0        | A1 ^ -> ZN v | NAND2_X4 | 0.028 |   0.355 |    0.415 | 
     | g215923             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.433 | 
     | FE_RC_545_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.444 | 
     | cpuregs_reg[26][25] | D v          | DFF_X1   | 0.000 |   0.384 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 330: MET Setup Check with Pin cpuregs_reg[28][16]/CK 
Endpoint:   cpuregs_reg[28][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.179 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.236 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.274 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.321 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.341 | 
     | g217936_dup         | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.406 | 
     | g223326             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.421 | 
     | g196732             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.439 | 
     | cpuregs_reg[28][16] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 331: MET Setup Check with Pin cpuregs_reg[3][16]/CK 
Endpoint:   cpuregs_reg[3][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.179 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.236 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.274 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.321 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.341 | 
     | g217936_dup         | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.406 | 
     | g223335             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.421 | 
     | g196948             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.439 | 
     | cpuregs_reg[3][16]  | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 332: MET Setup Check with Pin cpuregs_reg[9][16]/CK 
Endpoint:   cpuregs_reg[9][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.025 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.129 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.179 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.236 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.274 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.321 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.341 | 
     | g217936_dup         | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.406 | 
     | g223337             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.421 | 
     | g197485             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.439 | 
     | cpuregs_reg[9][16]  | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 333: MET Setup Check with Pin cpuregs_reg[30][13]/CK 
Endpoint:   cpuregs_reg[30][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.381
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.019 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.122 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.146 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.167 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.205 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.250 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.281 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.294 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.308 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.324 | 
     | g226464             | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.408 | 
     | g223534             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.423 | 
     | g197427             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.381 |    0.441 | 
     | cpuregs_reg[30][13] | D ^          | DFF_X1    | 0.000 |   0.381 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 334: MET Setup Check with Pin cpuregs_reg[31][14]/CK 
Endpoint:   cpuregs_reg[31][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.378
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |          |       |  -0.042 |    0.019 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1   | 0.103 |   0.061 |    0.122 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.085 |    0.146 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.021 |   0.107 |    0.167 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.144 |    0.205 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2  | 0.045 |   0.190 |    0.250 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1 | 0.028 |   0.218 |    0.278 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2 | 0.037 |   0.255 |    0.315 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.271 |    0.331 | 
     | FE_RC_2787_0        | A1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.290 |    0.350 | 
     | FE_RC_2786_0        | A1 v -> ZN v | OR2_X4   | 0.055 |   0.344 |    0.405 | 
     | g223596             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.361 |    0.421 | 
     | g215720             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.378 |    0.438 | 
     | cpuregs_reg[31][14] | D v          | DFF_X1   | 0.000 |   0.378 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 335: MET Setup Check with Pin cpuregs_reg[10][14]/CK 
Endpoint:   cpuregs_reg[10][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.378
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |          |       |  -0.042 |    0.019 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1   | 0.103 |   0.061 |    0.122 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.085 |    0.146 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.021 |   0.107 |    0.167 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.144 |    0.205 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2  | 0.045 |   0.190 |    0.250 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1 | 0.028 |   0.218 |    0.278 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2 | 0.037 |   0.255 |    0.315 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.271 |    0.331 | 
     | FE_RC_2787_0        | A1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.290 |    0.350 | 
     | FE_RC_2786_0        | A1 v -> ZN v | OR2_X4   | 0.055 |   0.344 |    0.405 | 
     | g223591             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.361 |    0.421 | 
     | g197532             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.378 |    0.438 | 
     | cpuregs_reg[10][14] | D v          | DFF_X1   | 0.000 |   0.378 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 336: MET Setup Check with Pin cpuregs_reg[28][27]/CK 
Endpoint:   cpuregs_reg[28][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.381
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.019 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.125 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.150 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.214 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.249 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.289 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.309 | 
     | g221916              | A v -> ZN ^  | INV_X1    | 0.018 |   0.267 |    0.327 | 
     | FE_RC_2460_0         | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.279 |    0.340 | 
     | FE_RC_2457_0         | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.295 |    0.355 | 
     | g199877_dup217926    | A1 ^ -> ZN v | OAI222_X4 | 0.063 |   0.358 |    0.418 | 
     | g214658              | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.370 |    0.431 | 
     | FE_RC_495_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.381 |    0.442 | 
     | cpuregs_reg[28][27]  | D v          | DFF_X1    | 0.000 |   0.381 |    0.442 | 
     +------------------------------------------------------------------------------+ 
Path 337: MET Setup Check with Pin cpuregs_reg[15][27]/CK 
Endpoint:   cpuregs_reg[15][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.381
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.019 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.125 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.150 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.214 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.249 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.289 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.309 | 
     | g221916              | A v -> ZN ^  | INV_X1    | 0.018 |   0.267 |    0.327 | 
     | FE_RC_2460_0         | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.279 |    0.340 | 
     | FE_RC_2457_0         | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.295 |    0.355 | 
     | g199877_dup217926    | A1 ^ -> ZN v | OAI222_X4 | 0.063 |   0.358 |    0.418 | 
     | g215859              | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.370 |    0.431 | 
     | FE_RC_537_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.381 |    0.442 | 
     | cpuregs_reg[15][27]  | D v          | DFF_X1    | 0.000 |   0.381 |    0.442 | 
     +------------------------------------------------------------------------------+ 
Path 338: MET Setup Check with Pin cpuregs_reg[17][14]/CK 
Endpoint:   cpuregs_reg[17][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.378
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |          |       |  -0.042 |    0.019 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1   | 0.103 |   0.061 |    0.122 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.085 |    0.146 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.021 |   0.107 |    0.167 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.144 |    0.205 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2  | 0.045 |   0.190 |    0.250 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1 | 0.028 |   0.218 |    0.278 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2 | 0.037 |   0.255 |    0.315 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.271 |    0.331 | 
     | FE_RC_2787_0        | A1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.290 |    0.350 | 
     | FE_RC_2786_0        | A1 v -> ZN v | OR2_X4   | 0.055 |   0.344 |    0.405 | 
     | g223594             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.361 |    0.421 | 
     | g196837             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.378 |    0.438 | 
     | cpuregs_reg[17][14] | D v          | DFF_X1   | 0.000 |   0.378 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 339: MET Setup Check with Pin cpuregs_reg[30][25]/CK 
Endpoint:   cpuregs_reg[30][25]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.384
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.026 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.130 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.179 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.236 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.273 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.235 |    0.295 | 
     | FE_OCPC470_n_19913  | A v -> ZN ^  | INV_X1   | 0.015 |   0.249 |    0.310 | 
     | FE_RC_2697_0        | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.264 |    0.325 | 
     | FE_RC_2696_0        | A1 v -> ZN ^ | NAND2_X1 | 0.022 |   0.287 |    0.347 | 
     | FE_RC_2431_0        | A ^ -> ZN v  | INV_X2   | 0.012 |   0.298 |    0.359 | 
     | FE_RC_2430_0        | A1 v -> ZN ^ | AOI22_X4 | 0.029 |   0.327 |    0.388 | 
     | FE_RC_2429_0        | A1 ^ -> ZN v | NAND2_X4 | 0.028 |   0.355 |    0.415 | 
     | g215914             | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.372 |    0.433 | 
     | FE_RC_775_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.384 |    0.444 | 
     | cpuregs_reg[30][25] | D v          | DFF_X1   | 0.000 |   0.384 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 340: MET Setup Check with Pin cpuregs_reg[25][16]/CK 
Endpoint:   cpuregs_reg[25][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.026 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.130 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.179 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.236 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.274 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.321 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.341 | 
     | g223309             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.406 | 
     | g223324             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.360 |    0.421 | 
     | g197244             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.439 | 
     | cpuregs_reg[25][16] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 341: MET Setup Check with Pin cpuregs_reg[4][16]/CK 
Endpoint:   cpuregs_reg[4][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.026 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.130 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.179 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.236 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.274 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.321 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.341 | 
     | g223309             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.406 | 
     | g223313             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.360 |    0.421 | 
     | g196585             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.439 | 
     | cpuregs_reg[4][16]  | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 342: MET Setup Check with Pin cpuregs_reg[27][16]/CK 
Endpoint:   cpuregs_reg[27][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.379
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.026 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.130 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.179 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.236 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.274 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.321 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.341 | 
     | g223309             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.406 | 
     | g223316             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.421 | 
     | g197318             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.379 |    0.439 | 
     | cpuregs_reg[27][16] | D ^          | DFF_X1    | 0.000 |   0.379 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 343: MET Setup Check with Pin cpuregs_reg[20][16]/CK 
Endpoint:   cpuregs_reg[20][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.376
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.026 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.130 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.179 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.202 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.236 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.274 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.321 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.341 | 
     | g217936_dup         | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.406 | 
     | g223340             | A2 ^ -> ZN v | NAND2_X2  | 0.014 |   0.359 |    0.420 | 
     | g196998             | A v -> ZN ^  | OAI21_X1  | 0.017 |   0.376 |    0.437 | 
     | cpuregs_reg[20][16] | D ^          | DFF_X1    | 0.000 |   0.376 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 344: MET Setup Check with Pin cpuregs_reg[13][12]/CK 
Endpoint:   cpuregs_reg[13][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.382
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.026 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.163 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.191 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.227 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.248 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.264 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.277 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.314 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.332 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.348 |    0.408 | 
     | g223254             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.365 |    0.426 | 
     | g196648             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.442 | 
     | cpuregs_reg[13][12] | D v          | DFF_X1    | 0.000 |   0.382 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 345: MET Setup Check with Pin cpuregs_reg[29][12]/CK 
Endpoint:   cpuregs_reg[29][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.381
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.026 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.163 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.191 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.227 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.248 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.264 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.278 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.314 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.333 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.348 |    0.409 | 
     | g223243             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.364 |    0.424 | 
     | g196788             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.441 | 
     | cpuregs_reg[29][12] | D v          | DFF_X1    | 0.000 |   0.381 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 346: MET Setup Check with Pin cpuregs_reg[6][12]/CK 
Endpoint:   cpuregs_reg[6][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.380
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.026 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.163 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.191 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.227 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.248 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.264 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.278 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.314 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.333 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.348 |    0.409 | 
     | g223247             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.364 |    0.424 | 
     | g197235             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.380 |    0.441 | 
     | cpuregs_reg[6][12]  | D v          | DFF_X1    | 0.000 |   0.380 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 347: MET Setup Check with Pin cpuregs_reg[6][19]/CK 
Endpoint:   cpuregs_reg[6][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.381
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.019 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.151 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.189 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.244 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.260 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.273 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.284 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.298 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.316 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.334 | 
     | g199874_dup228051    | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.349 |    0.410 | 
     | g214775              | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.364 |    0.425 | 
     | g214774              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.442 | 
     | cpuregs_reg[6][19]   | D v          | DFF_X1    | 0.000 |   0.381 |    0.442 | 
     +------------------------------------------------------------------------------+ 
Path 348: MET Setup Check with Pin cpuregs_reg[26][19]/CK 
Endpoint:   cpuregs_reg[26][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.381
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.019 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.151 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.189 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.244 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.260 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.273 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.284 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.298 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.316 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.334 | 
     | g199874_dup228051    | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.349 |    0.410 | 
     | g207474              | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.364 |    0.425 | 
     | g197282              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.442 | 
     | cpuregs_reg[26][19]  | D v          | DFF_X1    | 0.000 |   0.381 |    0.442 | 
     +------------------------------------------------------------------------------+ 
Path 349: MET Setup Check with Pin cpuregs_reg[11][30]/CK 
Endpoint:   cpuregs_reg[11][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.383
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.019 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.126 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.151 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.214 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.250 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.286 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.302 | 
     | FE_OCPC193_n_15988   | A v -> ZN ^  | INV_X1    | 0.012 |   0.254 |    0.315 | 
     | FE_RC_587_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.265 |    0.326 | 
     | FE_RC_586_0          | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.288 |    0.349 | 
     | g199875_dup217909    | A1 ^ -> ZN v | OAI222_X2 | 0.033 |   0.321 |    0.382 | 
     | FE_OCPC194_n_23743   | A v -> ZN ^  | INV_X4    | 0.027 |   0.348 |    0.409 | 
     | FE_OCPC195_n_23743   | A ^ -> ZN v  | INV_X4    | 0.011 |   0.359 |    0.420 | 
     | g212894              | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.372 |    0.433 | 
     | FE_RC_954_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.383 |    0.444 | 
     | cpuregs_reg[11][30]  | D v          | DFF_X1    | 0.000 |   0.383 |    0.444 | 
     +------------------------------------------------------------------------------+ 
Path 350: MET Setup Check with Pin cpuregs_reg[2][30]/CK 
Endpoint:   cpuregs_reg[2][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.383
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.019 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.126 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.151 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.214 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.250 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.286 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.302 | 
     | FE_OCPC193_n_15988   | A v -> ZN ^  | INV_X1    | 0.012 |   0.254 |    0.315 | 
     | FE_RC_587_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.265 |    0.326 | 
     | FE_RC_586_0          | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.288 |    0.349 | 
     | g199875_dup217909    | A1 ^ -> ZN v | OAI222_X2 | 0.033 |   0.321 |    0.382 | 
     | FE_OCPC194_n_23743   | A v -> ZN ^  | INV_X4    | 0.027 |   0.348 |    0.409 | 
     | FE_OCPC195_n_23743   | A ^ -> ZN v  | INV_X4    | 0.011 |   0.359 |    0.420 | 
     | g212933              | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.372 |    0.433 | 
     | FE_RC_934_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.383 |    0.444 | 
     | cpuregs_reg[2][30]   | D v          | DFF_X1    | 0.000 |   0.383 |    0.444 | 
     +------------------------------------------------------------------------------+ 
Path 351: MET Setup Check with Pin cpuregs_reg[25][30]/CK 
Endpoint:   cpuregs_reg[25][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.383
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.019 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.126 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.151 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.214 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.250 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.286 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.302 | 
     | FE_OCPC193_n_15988   | A v -> ZN ^  | INV_X1    | 0.012 |   0.254 |    0.315 | 
     | FE_RC_587_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.265 |    0.326 | 
     | FE_RC_586_0          | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.288 |    0.349 | 
     | g199875_dup217909    | A1 ^ -> ZN v | OAI222_X2 | 0.033 |   0.321 |    0.382 | 
     | FE_OCPC194_n_23743   | A v -> ZN ^  | INV_X4    | 0.027 |   0.348 |    0.409 | 
     | FE_OCPC195_n_23743   | A ^ -> ZN v  | INV_X4    | 0.011 |   0.359 |    0.420 | 
     | g214811              | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.372 |    0.433 | 
     | FE_RC_968_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.383 |    0.444 | 
     | cpuregs_reg[25][30]  | D v          | DFF_X1    | 0.000 |   0.383 |    0.444 | 
     +------------------------------------------------------------------------------+ 
Path 352: MET Setup Check with Pin cpuregs_reg[21][12]/CK 
Endpoint:   cpuregs_reg[21][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.383
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.026 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.163 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.192 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.228 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.248 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.264 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.278 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.314 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.333 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.348 |    0.410 | 
     | g223251             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.366 |    0.427 | 
     | g197042             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.383 |    0.444 | 
     | cpuregs_reg[21][12] | D v          | DFF_X1    | 0.000 |   0.383 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 353: MET Setup Check with Pin cpuregs_reg[20][12]/CK 
Endpoint:   cpuregs_reg[20][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.383
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.026 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.163 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.192 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.228 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.248 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.264 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.278 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.314 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.333 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.348 |    0.410 | 
     | g223240             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.366 |    0.427 | 
     | g196992             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.383 |    0.444 | 
     | cpuregs_reg[20][12] | D v          | DFF_X1    | 0.000 |   0.383 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 354: MET Setup Check with Pin cpuregs_reg[21][30]/CK 
Endpoint:   cpuregs_reg[21][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.383
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.020 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.126 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.151 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.215 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.250 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.286 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.302 | 
     | FE_OCPC193_n_15988   | A v -> ZN ^  | INV_X1    | 0.012 |   0.254 |    0.315 | 
     | FE_RC_587_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.265 |    0.326 | 
     | FE_RC_586_0          | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.288 |    0.349 | 
     | g199875_dup217909    | A1 ^ -> ZN v | OAI222_X2 | 0.033 |   0.321 |    0.382 | 
     | FE_OCPC194_n_23743   | A v -> ZN ^  | INV_X4    | 0.027 |   0.348 |    0.409 | 
     | FE_OCPC195_n_23743   | A ^ -> ZN v  | INV_X4    | 0.011 |   0.359 |    0.420 | 
     | g207948              | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.372 |    0.433 | 
     | FE_RC_956_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.383 |    0.444 | 
     | cpuregs_reg[21][30]  | D v          | DFF_X1    | 0.000 |   0.383 |    0.444 | 
     +------------------------------------------------------------------------------+ 
Path 355: MET Setup Check with Pin count_instr_reg[45]/CK 
Endpoint:   count_instr_reg[45]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.376
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.067 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.156 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.184 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.247 | 
     | g219773                 | A3 ^ -> ZN ^ | AND4_X2  | 0.081 |   0.266 |    0.328 | 
     | inc_add_1559_34_g216295 | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.306 |    0.367 | 
     | inc_add_1559_34_g1099   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.343 |    0.405 | 
     | g200326                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.360 |    0.421 | 
     | g200161                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.376 |    0.438 | 
     | count_instr_reg[45]     | D ^          | DFF_X1   | 0.000 |   0.376 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 356: MET Setup Check with Pin count_instr_reg[44]/CK 
Endpoint:   count_instr_reg[44]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.376
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.067 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.156 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.184 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.247 | 
     | g219773                 | A3 ^ -> ZN ^ | AND4_X2  | 0.081 |   0.266 |    0.328 | 
     | inc_add_1559_34_g216300 | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.306 |    0.367 | 
     | inc_add_1559_34_g1107   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.343 |    0.405 | 
     | g200321                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.360 |    0.421 | 
     | g200157                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.376 |    0.438 | 
     | count_instr_reg[44]     | D ^          | DFF_X1   | 0.000 |   0.376 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 357: MET Setup Check with Pin count_instr_reg[43]/CK 
Endpoint:   count_instr_reg[43]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.376
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.067 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.156 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.184 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.247 | 
     | g219773                 | A3 ^ -> ZN ^ | AND4_X2  | 0.081 |   0.266 |    0.328 | 
     | inc_add_1559_34_g216298 | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.306 |    0.367 | 
     | inc_add_1559_34_g1100   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.343 |    0.405 | 
     | g200325                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.360 |    0.421 | 
     | g200160                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.376 |    0.438 | 
     | count_instr_reg[43]     | D ^          | DFF_X1   | 0.000 |   0.376 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 358: MET Setup Check with Pin count_instr_reg[34]/CK 
Endpoint:   count_instr_reg[34]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.376
= Slack Time                    0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.067 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.156 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.184 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.247 | 
     | g219773                 | A3 ^ -> ZN ^ | AND4_X2  | 0.081 |   0.266 |    0.328 | 
     | inc_add_1559_34_g216301 | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.306 |    0.367 | 
     | inc_add_1559_34_g1116   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.343 |    0.405 | 
     | g200297                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.360 |    0.421 | 
     | g200146                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.376 |    0.438 | 
     | count_instr_reg[34]     | D ^          | DFF_X1   | 0.000 |   0.376 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 359: MET Setup Check with Pin cpuregs_reg[1][12]/CK 
Endpoint:   cpuregs_reg[1][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.379
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.027 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.164 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.192 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.228 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.249 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.265 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.278 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.315 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.333 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.348 |    0.409 | 
     | g223260             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.363 |    0.424 | 
     | g196678             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.379 |    0.441 | 
     | cpuregs_reg[1][12]  | D v          | DFF_X1    | 0.000 |   0.379 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 360: MET Setup Check with Pin cpuregs_reg[14][19]/CK 
Endpoint:   cpuregs_reg[14][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.381
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.020 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.151 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.190 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.245 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.261 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.273 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.285 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.299 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.316 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.335 | 
     | g199874_dup228051    | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.349 |    0.411 | 
     | g207469              | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.364 |    0.426 | 
     | g196699              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.442 | 
     | cpuregs_reg[14][19]  | D v          | DFF_X1    | 0.000 |   0.381 |    0.442 | 
     +------------------------------------------------------------------------------+ 
Path 361: MET Setup Check with Pin cpuregs_reg[4][14]/CK 
Endpoint:   cpuregs_reg[4][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.377
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.020 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.123 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.147 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.168 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.206 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.251 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1  | 0.028 |   0.218 |    0.279 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2  | 0.037 |   0.255 |    0.316 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1    | 0.017 |   0.271 |    0.333 | 
     | g223567             | A1 ^ -> ZN v | OAI222_X4 | 0.072 |   0.343 |    0.405 | 
     | g223582             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.361 |    0.422 | 
     | g197046             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.439 | 
     | cpuregs_reg[4][14]  | D v          | DFF_X1    | 0.000 |   0.377 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 362: MET Setup Check with Pin cpuregs_reg[5][20]/CK 
Endpoint:   cpuregs_reg[5][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.379
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.027 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.131 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.155 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.180 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.204 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.237 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.276 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.295 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.314 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.335 | 
     | FE_RC_2798_0        | A1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.309 |    0.371 | 
     | FE_RC_2797_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.041 |   0.350 |    0.411 | 
     | g223632             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.365 |    0.427 | 
     | FE_RC_765_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.379 |    0.441 | 
     | cpuregs_reg[5][20]  | D ^          | DFF_X1   | 0.000 |   0.379 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 363: MET Setup Check with Pin cpuregs_reg[8][12]/CK 
Endpoint:   cpuregs_reg[8][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.381
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.027 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.164 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.192 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.228 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.249 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.265 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.278 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.315 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.333 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.348 |    0.410 | 
     | g223245             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.364 |    0.425 | 
     | g196803             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.442 | 
     | cpuregs_reg[8][12]  | D v          | DFF_X1    | 0.000 |   0.381 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 364: MET Setup Check with Pin cpuregs_reg[8][13]/CK 
Endpoint:   cpuregs_reg[8][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.376
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.020 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.123 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.147 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.168 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.206 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.251 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.283 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.296 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.309 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.325 | 
     | g226464             | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.409 | 
     | g223538             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.424 | 
     | FE_RC_2674_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.376 |    0.437 | 
     | cpuregs_reg[8][13]  | D ^          | DFF_X1    | 0.000 |   0.376 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 365: MET Setup Check with Pin count_instr_reg[41]/CK 
Endpoint:   count_instr_reg[41]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.376
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.067 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.157 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.185 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.247 | 
     | g219773                 | A3 ^ -> ZN ^ | AND4_X2  | 0.081 |   0.266 |    0.328 | 
     | g219776                 | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.306 |    0.367 | 
     | inc_add_1559_34_g219775 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.343 |    0.405 | 
     | g200236                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.360 |    0.422 | 
     | g200121                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.376 |    0.438 | 
     | count_instr_reg[41]     | D ^          | DFF_X1   | 0.000 |   0.376 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 366: MET Setup Check with Pin count_instr_reg[38]/CK 
Endpoint:   count_instr_reg[38]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.376
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.067 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.157 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.185 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.247 | 
     | g219773                 | A3 ^ -> ZN ^ | AND4_X2  | 0.081 |   0.266 |    0.328 | 
     | inc_add_1559_34_g216297 | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.306 |    0.367 | 
     | inc_add_1559_34_g1113   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.343 |    0.405 | 
     | g200242                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.360 |    0.422 | 
     | g200125                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.376 |    0.438 | 
     | count_instr_reg[38]     | D ^          | DFF_X1   | 0.000 |   0.376 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 367: MET Setup Check with Pin count_instr_reg[37]/CK 
Endpoint:   count_instr_reg[37]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.376
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.067 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.157 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.185 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.247 | 
     | g219773                 | A3 ^ -> ZN ^ | AND4_X2  | 0.081 |   0.266 |    0.328 | 
     | g219764                 | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.306 |    0.367 | 
     | inc_add_1559_34_g219763 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.343 |    0.405 | 
     | g200276                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.360 |    0.422 | 
     | g200139                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.376 |    0.438 | 
     | count_instr_reg[37]     | D ^          | DFF_X1   | 0.000 |   0.376 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 368: MET Setup Check with Pin count_instr_reg[36]/CK 
Endpoint:   count_instr_reg[36]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.376
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.067 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.157 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.185 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.247 | 
     | g219773                 | A3 ^ -> ZN ^ | AND4_X2  | 0.081 |   0.266 |    0.328 | 
     | inc_add_1559_34_g216299 | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.306 |    0.367 | 
     | inc_add_1559_34_g1114   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.343 |    0.405 | 
     | g200260                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.360 |    0.422 | 
     | g200131                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.376 |    0.438 | 
     | count_instr_reg[36]     | D ^          | DFF_X1   | 0.000 |   0.376 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 369: MET Setup Check with Pin cpuregs_reg[30][12]/CK 
Endpoint:   cpuregs_reg[30][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.379
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.027 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.164 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.192 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.228 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.249 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.265 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.279 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.315 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.334 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.348 |    0.410 | 
     | g223261             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.363 |    0.425 | 
     | g197425             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.379 |    0.441 | 
     | cpuregs_reg[30][12] | D v          | DFF_X1    | 0.000 |   0.379 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 370: MET Setup Check with Pin cpuregs_reg[19][12]/CK 
Endpoint:   cpuregs_reg[19][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.380
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.027 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.164 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.192 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.228 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.249 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.265 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.279 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.315 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.334 | 
     | g223236             | A ^ -> ZN v  | OAI221_X4 | 0.077 |   0.348 |    0.410 | 
     | g223241             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.364 |    0.425 | 
     | g218084             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.380 |    0.442 | 
     | cpuregs_reg[19][12] | D v          | DFF_X1    | 0.000 |   0.380 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 371: MET Setup Check with Pin cpuregs_reg[26][30]/CK 
Endpoint:   cpuregs_reg[26][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.382
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.020 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.127 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.152 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.215 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.251 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.287 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.303 | 
     | FE_OCPC193_n_15988   | A v -> ZN ^  | INV_X1    | 0.012 |   0.254 |    0.316 | 
     | FE_RC_587_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.265 |    0.327 | 
     | FE_RC_586_0          | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.288 |    0.350 | 
     | g199875_dup217909    | A1 ^ -> ZN v | OAI222_X2 | 0.033 |   0.321 |    0.383 | 
     | FE_OCPC194_n_23743   | A v -> ZN ^  | INV_X4    | 0.027 |   0.348 |    0.410 | 
     | FE_OCPC196_n_23743   | A ^ -> ZN v  | INV_X2    | 0.010 |   0.358 |    0.420 | 
     | g207954              | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.371 |    0.433 | 
     | FE_RC_845_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.382 |    0.444 | 
     | cpuregs_reg[26][30]  | D v          | DFF_X1    | 0.000 |   0.382 |    0.444 | 
     +------------------------------------------------------------------------------+ 
Path 372: MET Setup Check with Pin cpuregs_reg[29][19]/CK 
Endpoint:   cpuregs_reg[29][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.381
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.020 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.152 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.190 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.245 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.261 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.274 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.285 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.299 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.317 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.335 | 
     | g199874_dup228051    | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.349 |    0.411 | 
     | g221483              | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.364 |    0.426 | 
     | g197393              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.443 | 
     | cpuregs_reg[29][19]  | D v          | DFF_X1    | 0.000 |   0.381 |    0.443 | 
     +------------------------------------------------------------------------------+ 
Path 373: MET Setup Check with Pin cpuregs_reg[24][30]/CK 
Endpoint:   cpuregs_reg[24][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.382
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.020 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.127 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.152 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.215 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.251 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.287 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.303 | 
     | FE_OCPC193_n_15988   | A v -> ZN ^  | INV_X1    | 0.012 |   0.254 |    0.316 | 
     | FE_RC_587_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.265 |    0.327 | 
     | FE_RC_586_0          | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.288 |    0.350 | 
     | g199875_dup217909    | A1 ^ -> ZN v | OAI222_X2 | 0.033 |   0.321 |    0.383 | 
     | FE_OCPC194_n_23743   | A v -> ZN ^  | INV_X4    | 0.027 |   0.348 |    0.410 | 
     | FE_OCPC199_n_23743   | A ^ -> ZN v  | INV_X2    | 0.010 |   0.358 |    0.420 | 
     | g217479              | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.371 |    0.433 | 
     | FE_RC_1020_0         | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.382 |    0.444 | 
     | cpuregs_reg[24][30]  | D v          | DFF_X1    | 0.000 |   0.382 |    0.444 | 
     +------------------------------------------------------------------------------+ 
Path 374: MET Setup Check with Pin count_instr_reg[51]/CK 
Endpoint:   count_instr_reg[51]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.376
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.068 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.157 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.185 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.247 | 
     | g219773                 | A3 ^ -> ZN ^ | AND4_X2  | 0.081 |   0.266 |    0.328 | 
     | g219751                 | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.306 |    0.368 | 
     | inc_add_1559_34_g219750 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.343 |    0.405 | 
     | g200330                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.360 |    0.422 | 
     | g200165                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.376 |    0.438 | 
     | count_instr_reg[51]     | D ^          | DFF_X2   | 0.000 |   0.376 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 375: MET Setup Check with Pin cpuregs_reg[29][30]/CK 
Endpoint:   cpuregs_reg[29][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.382
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.021 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.127 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.152 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.216 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.251 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.287 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.303 | 
     | FE_OCPC193_n_15988   | A v -> ZN ^  | INV_X1    | 0.012 |   0.254 |    0.316 | 
     | FE_RC_587_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.265 |    0.327 | 
     | FE_RC_586_0          | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.288 |    0.350 | 
     | g199875_dup217909    | A1 ^ -> ZN v | OAI222_X2 | 0.033 |   0.321 |    0.383 | 
     | FE_OCPC194_n_23743   | A v -> ZN ^  | INV_X4    | 0.027 |   0.348 |    0.410 | 
     | FE_OCPC196_n_23743   | A ^ -> ZN v  | INV_X2    | 0.010 |   0.358 |    0.420 | 
     | g213101              | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.371 |    0.433 | 
     | FE_RC_964_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.382 |    0.444 | 
     | cpuregs_reg[29][30]  | D v          | DFF_X1    | 0.000 |   0.382 |    0.444 | 
     +------------------------------------------------------------------------------+ 
Path 376: MET Setup Check with Pin cpuregs_reg[24][19]/CK 
Endpoint:   cpuregs_reg[24][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.381
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |           |       |  -0.042 |    0.021 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2    | 0.131 |   0.090 |    0.152 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1    | 0.039 |   0.128 |    0.191 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2   | 0.055 |   0.183 |    0.245 | 
     | add_1312_30_g210263  | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.199 |    0.261 | 
     | FE_RC_2683_0         | A v -> ZN ^  | INV_X2    | 0.013 |   0.212 |    0.274 | 
     | FE_RC_2682_0         | A1 ^ -> ZN v | NAND2_X2  | 0.011 |   0.223 |    0.285 | 
     | FE_RC_2681_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.237 |    0.299 | 
     | FE_RC_2680_0         | A ^ -> ZN v  | OAI21_X1  | 0.018 |   0.255 |    0.317 | 
     | g207444              | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.273 |    0.335 | 
     | g199874_dup228051    | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.349 |    0.411 | 
     | g228054              | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.364 |    0.426 | 
     | g228053              | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.443 | 
     | cpuregs_reg[24][19]  | D v          | DFF_X1    | 0.000 |   0.381 |    0.443 | 
     +------------------------------------------------------------------------------+ 
Path 377: MET Setup Check with Pin cpuregs_reg[20][30]/CK 
Endpoint:   cpuregs_reg[20][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.382
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.021 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.127 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.152 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.216 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.251 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.287 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.303 | 
     | FE_OCPC193_n_15988   | A v -> ZN ^  | INV_X1    | 0.012 |   0.254 |    0.316 | 
     | FE_RC_587_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.265 |    0.327 | 
     | FE_RC_586_0          | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.288 |    0.350 | 
     | g199875_dup217909    | A1 ^ -> ZN v | OAI222_X2 | 0.033 |   0.321 |    0.383 | 
     | FE_OCPC194_n_23743   | A v -> ZN ^  | INV_X4    | 0.027 |   0.348 |    0.410 | 
     | FE_OCPC199_n_23743   | A ^ -> ZN v  | INV_X2    | 0.010 |   0.358 |    0.420 | 
     | g222731              | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.371 |    0.433 | 
     | FE_RC_721_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.382 |    0.444 | 
     | cpuregs_reg[20][30]  | D v          | DFF_X1    | 0.000 |   0.382 |    0.444 | 
     +------------------------------------------------------------------------------+ 
Path 378: MET Setup Check with Pin cpuregs_reg[14][12]/CK 
Endpoint:   cpuregs_reg[14][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.380
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.028 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.165 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.193 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.229 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.250 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.266 | 
     | add_1312_30_g219389 | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.279 | 
     | add_1312_30_g7539   | A v -> ZN v  | XNOR2_X1  | 0.036 |   0.253 |    0.316 | 
     | g223237             | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.272 |    0.334 | 
     | g217922_dup226442   | A ^ -> ZN v  | OAI221_X4 | 0.076 |   0.348 |    0.410 | 
     | g226251             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.363 |    0.425 | 
     | g221682             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.380 |    0.442 | 
     | cpuregs_reg[14][12] | D v          | DFF_X1    | 0.000 |   0.380 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 379: MET Setup Check with Pin cpuregs_reg[26][13]/CK 
Endpoint:   cpuregs_reg[26][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.375
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.021 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.124 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.148 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.169 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.207 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.252 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.283 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.297 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.310 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.326 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.409 | 
     | g223556             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.424 | 
     | FE_RC_2672_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.375 |    0.437 | 
     | cpuregs_reg[26][13] | D ^          | DFF_X1    | 0.000 |   0.375 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 380: MET Setup Check with Pin cpuregs_reg[6][13]/CK 
Endpoint:   cpuregs_reg[6][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.375
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.021 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.124 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.148 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.169 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.207 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.252 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.283 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.297 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.310 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.326 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.409 | 
     | g223548             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.424 | 
     | FE_RC_2656_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.375 |    0.437 | 
     | cpuregs_reg[6][13]  | D ^          | DFF_X1    | 0.000 |   0.375 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 381: MET Setup Check with Pin cpuregs_reg[7][31]/CK 
Endpoint:   cpuregs_reg[7][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.376
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.021 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.128 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.153 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.216 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.251 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2 | 0.018 |   0.207 |    0.269 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2   | 0.011 |   0.218 |    0.281 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.234 |    0.297 | 
     | g224934              | A v -> ZN v  | XNOR2_X2 | 0.036 |   0.270 |    0.332 | 
     | FE_RC_2730_0         | A v -> ZN ^  | INV_X1   | 0.024 |   0.294 |    0.357 | 
     | FE_RC_2728_0         | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.311 |    0.374 | 
     | FE_RC_2735_0         | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.401 | 
     | g221657              | A1 ^ -> ZN v | NAND3_X1 | 0.021 |   0.359 |    0.422 | 
     | FE_RC_743_0          | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.376 |    0.439 | 
     | cpuregs_reg[7][31]   | D ^          | DFF_X1   | 0.000 |   0.376 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 382: MET Setup Check with Pin cpuregs_reg[15][14]/CK 
Endpoint:   cpuregs_reg[15][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.375
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.021 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.124 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.148 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.169 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.207 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.252 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1  | 0.028 |   0.218 |    0.280 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2  | 0.037 |   0.255 |    0.317 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1    | 0.017 |   0.271 |    0.334 | 
     | g223567             | A1 ^ -> ZN v | OAI222_X4 | 0.072 |   0.343 |    0.406 | 
     | g223579             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.358 |    0.421 | 
     | g218189             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.375 |    0.438 | 
     | cpuregs_reg[15][14] | D v          | DFF_X1    | 0.000 |   0.375 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 383: MET Setup Check with Pin cpuregs_reg[5][29]/CK 
Endpoint:   cpuregs_reg[5][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.380
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.028 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.132 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.182 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.205 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.238 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.277 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.295 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.310 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.327 | 
     | g217935_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.411 | 
     | g221369             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.426 | 
     | FE_RC_2710_0        | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.380 |    0.443 | 
     | cpuregs_reg[5][29]  | D ^          | DFF_X1    | 0.000 |   0.380 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 384: MET Setup Check with Pin cpuregs_reg[6][14]/CK 
Endpoint:   cpuregs_reg[6][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.375
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.021 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.124 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.148 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.169 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.207 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.252 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1  | 0.028 |   0.218 |    0.280 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2  | 0.037 |   0.255 |    0.317 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1    | 0.017 |   0.271 |    0.334 | 
     | g223567             | A1 ^ -> ZN v | OAI222_X4 | 0.072 |   0.343 |    0.406 | 
     | g223578             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.358 |    0.421 | 
     | g197232             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.375 |    0.438 | 
     | cpuregs_reg[6][14]  | D v          | DFF_X1    | 0.000 |   0.375 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 385: MET Setup Check with Pin cpuregs_reg[4][31]/CK 
Endpoint:   cpuregs_reg[4][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.435
- Arrival Time                  0.373
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.021 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.128 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.153 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.216 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.252 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2 | 0.018 |   0.207 |    0.270 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2   | 0.011 |   0.218 |    0.281 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.234 |    0.297 | 
     | g224934              | A v -> ZN v  | XNOR2_X2 | 0.036 |   0.270 |    0.333 | 
     | FE_RC_2730_0         | A v -> ZN ^  | INV_X1   | 0.024 |   0.294 |    0.357 | 
     | FE_RC_2728_0         | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.311 |    0.374 | 
     | FE_RC_2735_0         | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.401 | 
     | g221378              | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.354 |    0.417 | 
     | g197101              | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.373 |    0.435 | 
     | cpuregs_reg[4][31]   | D ^          | DFF_X1   | 0.000 |   0.373 |    0.435 | 
     +-----------------------------------------------------------------------------+ 
Path 386: MET Setup Check with Pin reg_out_reg[27]/CK 
Endpoint:   reg_out_reg[27]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.371
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[8]      | CK ^         |          |       |  -0.035 |    0.028 | 
     | decoded_imm_reg[8]      | CK ^ -> Q ^  | DFF_X1   | 0.118 |   0.083 |    0.146 | 
     | add_1801_23_g219784_dup | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.098 |    0.161 | 
     | add_1801_23_g224462     | A2 v -> ZN v | OR2_X1   | 0.048 |   0.146 |    0.209 | 
     | add_1801_23_g1100       | A1 v -> ZN v | AND2_X2  | 0.030 |   0.176 |    0.239 | 
     | add_1801_23_g1054       | B1 v -> ZN ^ | OAI21_X2 | 0.034 |   0.210 |    0.273 | 
     | add_1801_23_g1019       | B1 ^ -> ZN v | AOI21_X2 | 0.023 |   0.233 |    0.296 | 
     | add_1801_23_g993        | A2 v -> ZN v | AND2_X4  | 0.038 |   0.271 |    0.334 | 
     | add_1801_23_g965        | B1 v -> ZN ^ | OAI21_X2 | 0.028 |   0.299 |    0.362 | 
     | add_1801_23_g958        | A ^ -> ZN ^  | XNOR2_X2 | 0.039 |   0.339 |    0.402 | 
     | g200979                 | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.353 |    0.416 | 
     | FE_RC_559_0             | A1 v -> ZN ^ | NAND3_X2 | 0.017 |   0.371 |    0.434 | 
     | reg_out_reg[27]         | D ^          | DFF_X1   | 0.000 |   0.371 |    0.434 | 
     +--------------------------------------------------------------------------------+ 
Path 387: MET Setup Check with Pin reg_out_reg[23]/CK 
Endpoint:   reg_out_reg[23]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.371
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[8]      | CK ^         |          |       |  -0.035 |    0.028 | 
     | decoded_imm_reg[8]      | CK ^ -> Q ^  | DFF_X1   | 0.118 |   0.083 |    0.146 | 
     | add_1801_23_g219784_dup | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.098 |    0.161 | 
     | add_1801_23_g224462     | A2 v -> ZN v | OR2_X1   | 0.048 |   0.146 |    0.209 | 
     | add_1801_23_g1100       | A1 v -> ZN v | AND2_X2  | 0.030 |   0.176 |    0.239 | 
     | add_1801_23_g1054       | B1 v -> ZN ^ | OAI21_X2 | 0.034 |   0.210 |    0.273 | 
     | add_1801_23_g1019       | B1 ^ -> ZN v | AOI21_X2 | 0.023 |   0.233 |    0.296 | 
     | add_1801_23_g993        | A2 v -> ZN v | AND2_X4  | 0.038 |   0.271 |    0.334 | 
     | add_1801_23_g964        | B1 v -> ZN ^ | OAI21_X2 | 0.028 |   0.299 |    0.362 | 
     | add_1801_23_g948        | A ^ -> ZN ^  | XNOR2_X2 | 0.039 |   0.339 |    0.402 | 
     | g200966                 | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.353 |    0.416 | 
     | FE_RC_2425_0            | A1 v -> ZN ^ | NAND3_X2 | 0.017 |   0.371 |    0.434 | 
     | reg_out_reg[23]         | D ^          | DFF_X1   | 0.000 |   0.371 |    0.434 | 
     +--------------------------------------------------------------------------------+ 
Path 388: MET Setup Check with Pin cpuregs_reg[17][16]/CK 
Endpoint:   cpuregs_reg[17][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.376
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.028 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.132 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.182 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.205 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.239 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.277 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.324 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.344 | 
     | g217936_dup         | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.409 | 
     | g223328             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.424 | 
     | FE_RC_2752_0        | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.376 |    0.439 | 
     | cpuregs_reg[17][16] | D ^          | DFF_X1    | 0.000 |   0.376 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 389: MET Setup Check with Pin cpuregs_reg[13][11]/CK 
Endpoint:   cpuregs_reg[13][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.381
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.028 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.165 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.194 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.230 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.250 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.266 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.280 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.319 | 
     | g223274_dup         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.335 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.347 |    0.410 | 
     | g223302             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.364 |    0.427 | 
     | g196647             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.444 | 
     | cpuregs_reg[13][11] | D v          | DFF_X1    | 0.000 |   0.381 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 390: MET Setup Check with Pin cpuregs_reg[27][20]/CK 
Endpoint:   cpuregs_reg[27][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.376
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.029 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.127 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.166 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.198 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.224 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.244 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.276 | 
     | g226141             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.309 | 
     | FE_OCPC202_n_32482  | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.334 | 
     | g226149             | A1 ^ -> ZN ^ | AND2_X2  | 0.029 |   0.300 |    0.363 | 
     | FE_OCPC217_n_32491  | A ^ -> ZN v  | INV_X2   | 0.021 |   0.320 |    0.384 | 
     | FE_OCPC220_n_32491  | A v -> ZN ^  | INV_X1   | 0.027 |   0.348 |    0.411 | 
     | g223612             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.363 |    0.426 | 
     | FE_RC_885_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.376 |    0.439 | 
     | cpuregs_reg[27][20] | D ^          | DFF_X1   | 0.000 |   0.376 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 391: MET Setup Check with Pin cpuregs_reg[26][20]/CK 
Endpoint:   cpuregs_reg[26][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.378
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.029 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.132 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.182 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.205 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.239 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.277 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.296 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.316 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.336 | 
     | FE_RC_2798_0        | A1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.309 |    0.372 | 
     | FE_RC_2797_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.041 |   0.350 |    0.413 | 
     | g223633             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.365 |    0.428 | 
     | FE_RC_2534_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.378 |    0.441 | 
     | cpuregs_reg[26][20] | D ^          | DFF_X1   | 0.000 |   0.378 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 392: MET Setup Check with Pin cpuregs_reg[6][20]/CK 
Endpoint:   cpuregs_reg[6][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.378
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.029 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.132 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.182 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.205 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.239 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.277 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.296 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.316 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.336 | 
     | FE_RC_2798_0        | A1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.309 |    0.372 | 
     | FE_RC_2797_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.041 |   0.350 |    0.413 | 
     | g223627             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.365 |    0.428 | 
     | FE_RC_741_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.378 |    0.441 | 
     | cpuregs_reg[6][20]  | D ^          | DFF_X1   | 0.000 |   0.378 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 393: MET Setup Check with Pin cpuregs_reg[3][13]/CK 
Endpoint:   cpuregs_reg[3][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.374
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.022 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.124 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.148 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.170 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.207 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.253 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.284 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.297 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.310 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.327 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.410 | 
     | g223559             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.425 | 
     | FE_RC_2668_0        | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.374 |    0.437 | 
     | cpuregs_reg[3][13]  | D ^          | DFF_X1    | 0.000 |   0.374 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 394: MET Setup Check with Pin cpuregs_reg[11][11]/CK 
Endpoint:   cpuregs_reg[11][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.381
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.029 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.165 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.194 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.230 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.250 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.267 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.280 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.320 | 
     | g223274_dup         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.336 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.347 |    0.410 | 
     | g223298             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.364 |    0.428 | 
     | g197566             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.444 | 
     | cpuregs_reg[11][11] | D v          | DFF_X1    | 0.000 |   0.381 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 395: MET Setup Check with Pin reg_out_reg[21]/CK 
Endpoint:   reg_out_reg[21]/D    (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.435
- Arrival Time                  0.372
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[8]      | CK ^         |          |       |  -0.035 |    0.029 | 
     | decoded_imm_reg[8]      | CK ^ -> Q ^  | DFF_X1   | 0.118 |   0.083 |    0.147 | 
     | add_1801_23_g219784_dup | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.098 |    0.161 | 
     | add_1801_23_g224462     | A2 v -> ZN v | OR2_X1   | 0.048 |   0.146 |    0.210 | 
     | add_1801_23_g1100       | A1 v -> ZN v | AND2_X2  | 0.030 |   0.176 |    0.239 | 
     | add_1801_23_g1054       | B1 v -> ZN ^ | OAI21_X2 | 0.034 |   0.210 |    0.273 | 
     | add_1801_23_g1019       | B1 ^ -> ZN v | AOI21_X2 | 0.023 |   0.233 |    0.296 | 
     | add_1801_23_g993        | A2 v -> ZN v | AND2_X4  | 0.038 |   0.271 |    0.334 | 
     | add_1801_23_g970        | B1 v -> ZN ^ | OAI21_X2 | 0.035 |   0.305 |    0.369 | 
     | FE_RC_2414_0            | A ^ -> ZN v  | INV_X2   | 0.009 |   0.315 |    0.378 | 
     | FE_RC_2413_0            | A1 v -> ZN ^ | NAND2_X2 | 0.017 |   0.332 |    0.395 | 
     | FE_RC_2412_0            | A1 ^ -> ZN v | NAND2_X4 | 0.011 |   0.343 |    0.406 | 
     | g201148                 | A1 v -> ZN ^ | NAND2_X2 | 0.012 |   0.355 |    0.419 | 
     | FE_RC_1322_0            | A1 ^ -> ZN v | NAND3_X2 | 0.016 |   0.372 |    0.435 | 
     | reg_out_reg[21]         | D v          | DFF_X1   | 0.000 |   0.372 |    0.435 | 
     +--------------------------------------------------------------------------------+ 
Path 396: MET Setup Check with Pin cpuregs_reg[11][20]/CK 
Endpoint:   cpuregs_reg[11][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.378
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.029 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.133 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.182 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.205 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.239 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.277 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.297 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.316 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.336 | 
     | FE_RC_2798_0        | A1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.309 |    0.372 | 
     | FE_RC_2797_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.041 |   0.350 |    0.413 | 
     | g223625             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.365 |    0.428 | 
     | FE_RC_2526_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.378 |    0.441 | 
     | cpuregs_reg[11][20] | D ^          | DFF_X1   | 0.000 |   0.378 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 397: MET Setup Check with Pin cpuregs_reg[8][20]/CK 
Endpoint:   cpuregs_reg[8][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.378
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.029 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.133 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.182 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.205 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.239 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.277 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.297 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.316 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.336 | 
     | FE_RC_2798_0        | A1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.309 |    0.372 | 
     | FE_RC_2797_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.041 |   0.350 |    0.413 | 
     | g223622             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.365 |    0.428 | 
     | FE_RC_2574_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.378 |    0.441 | 
     | cpuregs_reg[8][20]  | D ^          | DFF_X1   | 0.000 |   0.378 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 398: MET Setup Check with Pin cpuregs_reg[24][20]/CK 
Endpoint:   cpuregs_reg[24][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.378
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.029 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.133 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.182 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.205 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.239 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.277 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.297 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.316 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.336 | 
     | FE_RC_2798_0        | A1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.309 |    0.372 | 
     | FE_RC_2797_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.041 |   0.350 |    0.413 | 
     | g223620             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.365 |    0.428 | 
     | FE_RC_2548_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.378 |    0.441 | 
     | cpuregs_reg[24][20] | D ^          | DFF_X1   | 0.000 |   0.378 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 399: MET Setup Check with Pin cpuregs_reg[11][25]/CK 
Endpoint:   cpuregs_reg[11][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.377
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.029 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.133 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.182 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.205 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.239 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.276 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.235 |    0.298 | 
     | FE_RC_2699_0        | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.256 |    0.319 | 
     | FE_RC_2696_0_dup    | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.270 |    0.333 | 
     | g217917_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.345 |    0.409 | 
     | g226078             | A1 ^ -> ZN v | NAND3_X1  | 0.018 |   0.363 |    0.427 | 
     | FE_RC_646_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.377 |    0.441 | 
     | cpuregs_reg[11][25] | D ^          | DFF_X1    | 0.000 |   0.377 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 400: MET Setup Check with Pin cpuregs_reg[14][13]/CK 
Endpoint:   cpuregs_reg[14][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.377
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.022 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.125 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.149 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.170 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.208 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.253 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.284 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.297 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.311 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.327 | 
     | g226464             | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.411 | 
     | g223535             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.426 | 
     | FE_RC_2660_0        | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.377 |    0.441 | 
     | cpuregs_reg[14][13] | D ^          | DFF_X1    | 0.000 |   0.377 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 401: MET Setup Check with Pin count_instr_reg[35]/CK 
Endpoint:   count_instr_reg[35]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.375
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.069 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.158 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.186 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.249 | 
     | g219773                 | A3 ^ -> ZN ^ | AND4_X2  | 0.081 |   0.266 |    0.330 | 
     | g219770                 | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.306 |    0.369 | 
     | inc_add_1559_34_g219769 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.343 |    0.407 | 
     | g200233                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.360 |    0.423 | 
     | g200119                 | A v -> ZN ^  | INV_X1   | 0.015 |   0.375 |    0.438 | 
     | count_instr_reg[35]     | D ^          | DFF_X1   | 0.000 |   0.375 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 402: MET Setup Check with Pin cpuregs_reg[5][26]/CK 
Endpoint:   cpuregs_reg[5][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.378
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.022 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.129 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.153 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.217 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.252 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.220 |    0.283 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.245 |    0.309 | 
     | FE_RC_732_0          | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.263 |    0.327 | 
     | FE_RC_731_0          | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.284 |    0.348 | 
     | FE_RC_2554_0         | A v -> ZN ^  | INV_X2   | 0.014 |   0.298 |    0.362 | 
     | FE_RC_2553_0         | A1 ^ -> ZN v | NAND2_X2 | 0.022 |   0.320 |    0.384 | 
     | FE_RC_2552_0_dup     | A1 v -> ZN ^ | NAND3_X4 | 0.023 |   0.343 |    0.406 | 
     | g213304              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.358 |    0.421 | 
     | g197193              | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.378 |    0.441 | 
     | cpuregs_reg[5][26]   | D ^          | DFF_X1   | 0.000 |   0.378 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 403: MET Setup Check with Pin cpuregs_reg[29][20]/CK 
Endpoint:   cpuregs_reg[29][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.377
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.029 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.133 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.182 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.206 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.239 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.278 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.297 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.316 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.337 | 
     | FE_RC_2798_0        | A1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.309 |    0.373 | 
     | FE_RC_2797_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.041 |   0.350 |    0.413 | 
     | g223623             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.365 |    0.428 | 
     | FE_RC_781_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.377 |    0.441 | 
     | cpuregs_reg[29][20] | D ^          | DFF_X1   | 0.000 |   0.377 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 404: MET Setup Check with Pin cpuregs_reg[28][20]/CK 
Endpoint:   cpuregs_reg[28][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.377
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.029 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.133 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.182 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.206 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.239 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.278 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.297 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.316 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.337 | 
     | FE_RC_2798_0        | A1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.309 |    0.373 | 
     | FE_RC_2797_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.041 |   0.350 |    0.413 | 
     | g223621             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.365 |    0.428 | 
     | FE_RC_590_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.377 |    0.441 | 
     | cpuregs_reg[28][20] | D ^          | DFF_X1   | 0.000 |   0.377 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 405: MET Setup Check with Pin cpuregs_reg[21][20]/CK 
Endpoint:   cpuregs_reg[21][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.377
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.029 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.133 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.182 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.206 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.239 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.278 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.297 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.316 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.337 | 
     | FE_RC_2798_0        | A1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.309 |    0.373 | 
     | FE_RC_2797_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.041 |   0.350 |    0.413 | 
     | g223630             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.365 |    0.428 | 
     | FE_RC_622_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.377 |    0.441 | 
     | cpuregs_reg[21][20] | D ^          | DFF_X1   | 0.000 |   0.377 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 406: MET Setup Check with Pin cpuregs_reg[17][20]/CK 
Endpoint:   cpuregs_reg[17][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.377
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.029 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.133 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.182 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.206 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.239 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.278 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.297 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.316 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.337 | 
     | FE_RC_2798_0        | A1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.309 |    0.373 | 
     | FE_RC_2797_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.041 |   0.350 |    0.413 | 
     | g223624             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.365 |    0.428 | 
     | FE_RC_566_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.377 |    0.441 | 
     | cpuregs_reg[17][20] | D ^          | DFF_X1   | 0.000 |   0.377 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 407: MET Setup Check with Pin cpuregs_reg[14][20]/CK 
Endpoint:   cpuregs_reg[14][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.377
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.029 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.133 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.182 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.206 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.239 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.278 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.297 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.316 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.337 | 
     | FE_RC_2798_0        | A1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.309 |    0.373 | 
     | FE_RC_2797_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.041 |   0.350 |    0.413 | 
     | g227676             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.365 |    0.428 | 
     | FE_RC_2530_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.377 |    0.441 | 
     | cpuregs_reg[14][20] | D ^          | DFF_X1   | 0.000 |   0.377 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 408: MET Setup Check with Pin cpuregs_reg[9][20]/CK 
Endpoint:   cpuregs_reg[9][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.377
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.029 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.133 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.182 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.206 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.239 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.278 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.297 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.316 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.337 | 
     | FE_RC_2798_0        | A1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.309 |    0.373 | 
     | FE_RC_2797_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.041 |   0.350 |    0.413 | 
     | g223631             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.365 |    0.428 | 
     | FE_RC_2576_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.377 |    0.441 | 
     | cpuregs_reg[9][20]  | D ^          | DFF_X1   | 0.000 |   0.377 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 409: MET Setup Check with Pin cpuregs_reg[3][20]/CK 
Endpoint:   cpuregs_reg[3][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.377
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.029 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.133 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.182 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.206 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.239 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.278 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.297 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.316 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.337 | 
     | FE_RC_2798_0        | A1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.309 |    0.373 | 
     | FE_RC_2797_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.041 |   0.350 |    0.413 | 
     | g223629             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.365 |    0.428 | 
     | FE_RC_791_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.377 |    0.441 | 
     | cpuregs_reg[3][20]  | D ^          | DFF_X1   | 0.000 |   0.377 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 410: MET Setup Check with Pin cpuregs_reg[1][20]/CK 
Endpoint:   cpuregs_reg[1][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.377
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.029 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.133 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.182 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.206 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.239 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.278 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.297 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.316 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.337 | 
     | FE_RC_2798_0        | A1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.309 |    0.373 | 
     | FE_RC_2797_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.041 |   0.350 |    0.413 | 
     | g223628             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.365 |    0.428 | 
     | FE_RC_793_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.377 |    0.441 | 
     | cpuregs_reg[1][20]  | D ^          | DFF_X1   | 0.000 |   0.377 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 411: MET Setup Check with Pin cpuregs_reg[20][11]/CK 
Endpoint:   cpuregs_reg[20][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.382
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.029 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.166 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.194 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.230 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.251 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.267 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.280 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.320 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.336 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.348 |    0.411 | 
     | g223278             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.365 |    0.429 | 
     | g196991             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.445 | 
     | cpuregs_reg[20][11] | D v          | DFF_X1    | 0.000 |   0.382 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 412: MET Setup Check with Pin cpuregs_reg[18][11]/CK 
Endpoint:   cpuregs_reg[18][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.382
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.029 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.166 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.194 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.230 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.251 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.267 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.280 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.320 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.336 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.348 |    0.411 | 
     | g223277             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.365 |    0.429 | 
     | g210937             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.445 | 
     | cpuregs_reg[18][11] | D v          | DFF_X1    | 0.000 |   0.382 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 413: MET Setup Check with Pin cpuregs_reg[12][11]/CK 
Endpoint:   cpuregs_reg[12][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.382
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.029 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.166 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.194 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.230 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.251 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.267 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.280 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.320 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.336 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.348 |    0.411 | 
     | g223289             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.365 |    0.429 | 
     | g197606             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.445 | 
     | cpuregs_reg[12][11] | D v          | DFF_X1    | 0.000 |   0.382 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 414: MET Setup Check with Pin cpuregs_reg[9][11]/CK 
Endpoint:   cpuregs_reg[9][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.382
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.029 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.166 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.194 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.230 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.251 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.267 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.280 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.320 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.336 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.348 |    0.411 | 
     | g223282             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.365 |    0.429 | 
     | g197471             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.445 | 
     | cpuregs_reg[9][11]  | D v          | DFF_X1    | 0.000 |   0.382 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 415: MET Setup Check with Pin cpuregs_reg[5][11]/CK 
Endpoint:   cpuregs_reg[5][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.382
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.029 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.166 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.194 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.230 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.251 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.267 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.280 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.320 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.336 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.348 |    0.411 | 
     | g223287             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.365 |    0.429 | 
     | g197139             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.382 |    0.445 | 
     | cpuregs_reg[5][11]  | D v          | DFF_X1    | 0.000 |   0.382 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 416: MET Setup Check with Pin cpuregs_reg[8][14]/CK 
Endpoint:   cpuregs_reg[8][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.375
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.022 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.125 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.149 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.170 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.208 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.253 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1  | 0.028 |   0.218 |    0.281 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2  | 0.037 |   0.255 |    0.318 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1    | 0.017 |   0.271 |    0.335 | 
     | g223567             | A1 ^ -> ZN v | OAI222_X4 | 0.072 |   0.343 |    0.407 | 
     | g223572             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.358 |    0.422 | 
     | g217454             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.375 |    0.439 | 
     | cpuregs_reg[8][14]  | D v          | DFF_X1    | 0.000 |   0.375 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 417: MET Setup Check with Pin cpuregs_reg[27][31]/CK 
Endpoint:   cpuregs_reg[27][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.375
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.029 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.128 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.166 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.199 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.225 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.245 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.276 | 
     | g226141             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.309 | 
     | FE_OCPC202_n_32482  | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.334 | 
     | g226149             | A1 ^ -> ZN ^ | AND2_X2  | 0.029 |   0.300 |    0.363 | 
     | FE_OCPC217_n_32491  | A ^ -> ZN v  | INV_X2   | 0.021 |   0.320 |    0.384 | 
     | FE_OCPC220_n_32491  | A v -> ZN ^  | INV_X1   | 0.027 |   0.348 |    0.411 | 
     | g221382             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.362 |    0.426 | 
     | FE_RC_1006_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.375 |    0.439 | 
     | cpuregs_reg[27][31] | D ^          | DFF_X1   | 0.000 |   0.375 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 418: MET Setup Check with Pin cpuregs_reg[19][14]/CK 
Endpoint:   cpuregs_reg[19][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.375
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.022 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.125 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.149 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.170 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.208 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.253 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1  | 0.028 |   0.218 |    0.281 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2  | 0.037 |   0.255 |    0.318 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1    | 0.017 |   0.271 |    0.335 | 
     | g223567             | A1 ^ -> ZN v | OAI222_X4 | 0.072 |   0.343 |    0.407 | 
     | g223580             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.358 |    0.422 | 
     | g218081             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.375 |    0.439 | 
     | cpuregs_reg[19][14] | D v          | DFF_X1    | 0.000 |   0.375 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 419: MET Setup Check with Pin cpuregs_reg[24][11]/CK 
Endpoint:   cpuregs_reg[24][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.381
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.029 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.166 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.195 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.230 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.251 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.267 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.281 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.320 | 
     | g223274_dup         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.336 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.347 |    0.411 | 
     | g223299             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.364 |    0.428 | 
     | g197199             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.445 | 
     | cpuregs_reg[24][11] | D v          | DFF_X1    | 0.000 |   0.381 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 420: MET Setup Check with Pin cpuregs_reg[14][26]/CK 
Endpoint:   cpuregs_reg[14][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.375
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.022 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.129 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.154 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.217 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.253 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.220 |    0.284 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.245 |    0.309 | 
     | FE_RC_732_0          | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.263 |    0.327 | 
     | FE_RC_731_0          | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.284 |    0.348 | 
     | FE_RC_2554_0         | A v -> ZN ^  | INV_X2   | 0.014 |   0.298 |    0.362 | 
     | FE_RC_2553_0         | A1 ^ -> ZN v | NAND2_X2 | 0.022 |   0.320 |    0.384 | 
     | FE_RC_2552_0_dup     | A1 v -> ZN ^ | NAND3_X4 | 0.023 |   0.343 |    0.407 | 
     | g213298              | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.357 |    0.421 | 
     | g226006              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.375 |    0.439 | 
     | cpuregs_reg[14][26]  | D ^          | DFF_X1   | 0.000 |   0.375 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 421: MET Setup Check with Pin cpuregs_reg[13][14]/CK 
Endpoint:   cpuregs_reg[13][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.380
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |          |       |  -0.042 |    0.023 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1   | 0.103 |   0.061 |    0.125 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.085 |    0.149 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.021 |   0.107 |    0.171 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.144 |    0.208 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2  | 0.045 |   0.190 |    0.254 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1 | 0.028 |   0.218 |    0.282 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2 | 0.037 |   0.255 |    0.319 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.271 |    0.335 | 
     | FE_RC_2787_0        | A1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.290 |    0.354 | 
     | FE_RC_2786_0        | A1 v -> ZN v | OR2_X4   | 0.055 |   0.344 |    0.409 | 
     | g223589             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.363 |    0.427 | 
     | g196651             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.380 |    0.444 | 
     | cpuregs_reg[13][14] | D v          | DFF_X1   | 0.000 |   0.380 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 422: MET Setup Check with Pin cpuregs_reg[22][16]/CK 
Endpoint:   cpuregs_reg[22][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.376
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.030 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.133 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.158 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.183 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.206 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.240 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.278 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.325 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.345 | 
     | g223309             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.410 | 
     | g223317             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.360 |    0.425 | 
     | FE_RC_2755_0        | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.376 |    0.440 | 
     | cpuregs_reg[22][16] | D ^          | DFF_X1    | 0.000 |   0.376 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 423: MET Setup Check with Pin cpuregs_reg[11][14]/CK 
Endpoint:   cpuregs_reg[11][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.380
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |          |       |  -0.042 |    0.023 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1   | 0.103 |   0.061 |    0.126 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.085 |    0.150 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.021 |   0.107 |    0.171 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.144 |    0.209 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2  | 0.045 |   0.190 |    0.254 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1 | 0.028 |   0.218 |    0.282 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2 | 0.037 |   0.255 |    0.319 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.271 |    0.335 | 
     | FE_RC_2787_0        | A1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.290 |    0.354 | 
     | FE_RC_2786_0        | A1 v -> ZN v | OR2_X4   | 0.055 |   0.344 |    0.409 | 
     | g223592             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.363 |    0.427 | 
     | g197568             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.380 |    0.444 | 
     | cpuregs_reg[11][14] | D v          | DFF_X1   | 0.000 |   0.380 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 424: MET Setup Check with Pin cpuregs_reg[28][11]/CK 
Endpoint:   cpuregs_reg[28][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.381
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.030 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.166 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.195 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.231 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.251 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.268 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.281 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.321 | 
     | g223274_dup         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.337 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.347 |    0.411 | 
     | g223304             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.364 |    0.429 | 
     | g197250             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.445 | 
     | cpuregs_reg[28][11] | D v          | DFF_X1    | 0.000 |   0.381 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 425: MET Setup Check with Pin cpuregs_reg[27][11]/CK 
Endpoint:   cpuregs_reg[27][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.381
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.030 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.166 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.195 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.231 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.251 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.268 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.281 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.321 | 
     | g223274_dup         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.337 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.347 |    0.411 | 
     | g223301             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.364 |    0.429 | 
     | g217392             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.445 | 
     | cpuregs_reg[27][11] | D v          | DFF_X1    | 0.000 |   0.381 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 426: MET Setup Check with Pin cpuregs_reg[21][11]/CK 
Endpoint:   cpuregs_reg[21][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.381
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.030 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.166 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.195 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.231 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.251 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.268 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.281 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.321 | 
     | g223274_dup         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.337 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.347 |    0.411 | 
     | g223295             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.364 |    0.429 | 
     | g197041             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.381 |    0.445 | 
     | cpuregs_reg[21][11] | D v          | DFF_X1    | 0.000 |   0.381 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 427: MET Setup Check with Pin cpuregs_reg[8][6]/CK 
Endpoint:   cpuregs_reg[8][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.375
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.030 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.152 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.178 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.212 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.229 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.239 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.287 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.342 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.351 | 
     | g226040             | A1 v -> ZN v | OR2_X2   | 0.052 |   0.339 |    0.403 | 
     | g226045             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.358 |    0.422 | 
     | g197372             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.375 |    0.439 | 
     | cpuregs_reg[8][6]   | D v          | DFF_X1   | 0.000 |   0.375 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 428: MET Setup Check with Pin cpuregs_reg[19][31]/CK 
Endpoint:   cpuregs_reg[19][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.373
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.023 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.129 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.154 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.218 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.253 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2 | 0.018 |   0.207 |    0.271 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2   | 0.011 |   0.218 |    0.282 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.234 |    0.298 | 
     | g224934              | A v -> ZN v  | XNOR2_X2 | 0.036 |   0.270 |    0.334 | 
     | FE_RC_2730_0         | A v -> ZN ^  | INV_X1   | 0.024 |   0.294 |    0.358 | 
     | FE_RC_2728_0         | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.311 |    0.375 | 
     | FE_RC_2735_0         | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.403 | 
     | g221385              | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.354 |    0.418 | 
     | g218099              | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.373 |    0.437 | 
     | cpuregs_reg[19][31]  | D ^          | DFF_X1   | 0.000 |   0.373 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 429: MET Setup Check with Pin cpuregs_reg[23][11]/CK 
Endpoint:   cpuregs_reg[23][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.380
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.030 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.167 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.195 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.231 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.252 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.268 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.281 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.321 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.337 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.348 |    0.412 | 
     | g223285             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.363 |    0.427 | 
     | g197143             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.380 |    0.444 | 
     | cpuregs_reg[23][11] | D v          | DFF_X1    | 0.000 |   0.380 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 430: MET Setup Check with Pin cpuregs_reg[18][14]/CK 
Endpoint:   cpuregs_reg[18][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.374
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.023 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.126 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.150 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.171 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.209 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.254 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1  | 0.028 |   0.218 |    0.282 | 
     | FE_RC_2789_0        | A v -> ZN ^  | XNOR2_X2  | 0.025 |   0.243 |    0.307 | 
     | FE_RC_2790_0        | A ^ -> ZN v  | INV_X1    | 0.011 |   0.254 |    0.318 | 
     | g223567             | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.337 |    0.402 | 
     | g226144             | A1 ^ -> ZN v | NAND3_X1  | 0.020 |   0.357 |    0.422 | 
     | FE_RC_2773_0        | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.374 |    0.439 | 
     | cpuregs_reg[18][14] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 431: MET Setup Check with Pin cpuregs_reg[16][18]/CK 
Endpoint:   cpuregs_reg[16][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.372
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.030 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.158 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.183 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.207 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.240 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.279 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.298 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.317 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.338 | 
     | FE_RC_2740_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.291 |    0.355 | 
     | FE_RC_2738_0        | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.311 |    0.376 | 
     | FE_RC_2745_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.403 | 
     | g223661             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.418 | 
     | g196789             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.372 |    0.437 | 
     | cpuregs_reg[16][18] | D ^          | DFF_X1   | 0.000 |   0.372 |    0.437 | 
     +----------------------------------------------------------------------------+ 
Path 432: MET Setup Check with Pin cpuregs_reg[20][18]/CK 
Endpoint:   cpuregs_reg[20][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.372
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.030 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.158 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.183 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.207 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.240 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.279 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.298 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.317 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.338 | 
     | FE_RC_2740_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.291 |    0.355 | 
     | FE_RC_2738_0        | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.311 |    0.376 | 
     | FE_RC_2745_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.403 | 
     | g223669             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.418 | 
     | g197001             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.372 |    0.437 | 
     | cpuregs_reg[20][18] | D ^          | DFF_X1   | 0.000 |   0.372 |    0.437 | 
     +----------------------------------------------------------------------------+ 
Path 433: MET Setup Check with Pin cpuregs_reg[7][11]/CK 
Endpoint:   cpuregs_reg[7][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.380
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.030 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.167 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.195 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.231 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.252 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.268 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.282 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.321 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.337 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.348 |    0.412 | 
     | g223925             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.363 |    0.428 | 
     | g197309             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.380 |    0.444 | 
     | cpuregs_reg[7][11]  | D v          | DFF_X1    | 0.000 |   0.380 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 434: MET Setup Check with Pin cpuregs_reg[26][29]/CK 
Endpoint:   cpuregs_reg[26][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.030 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.184 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.207 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.240 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.279 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.297 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.312 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.329 | 
     | g217935_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.413 | 
     | g221370             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.428 | 
     | FE_RC_871_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.376 |    0.441 | 
     | cpuregs_reg[26][29] | D ^          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 435: MET Setup Check with Pin cpuregs_reg[6][29]/CK 
Endpoint:   cpuregs_reg[6][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.030 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.184 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.207 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.240 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.279 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.297 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.312 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.329 | 
     | g217935_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.413 | 
     | g221363             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.428 | 
     | FE_RC_670_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.376 |    0.441 | 
     | cpuregs_reg[6][29]  | D ^          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 436: MET Setup Check with Pin cpuregs_reg[25][11]/CK 
Endpoint:   cpuregs_reg[25][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.380
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.030 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.167 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.195 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.231 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.252 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.268 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.282 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.321 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.337 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.348 |    0.412 | 
     | g223288             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.363 |    0.428 | 
     | g197238             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.380 |    0.444 | 
     | cpuregs_reg[25][11] | D v          | DFF_X1    | 0.000 |   0.380 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 437: MET Setup Check with Pin cpuregs_reg[11][29]/CK 
Endpoint:   cpuregs_reg[11][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.030 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.184 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.207 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.240 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.279 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.297 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.313 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.329 | 
     | g217935_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.413 | 
     | g221360             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.428 | 
     | FE_RC_771_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.376 |    0.441 | 
     | cpuregs_reg[11][29] | D ^          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 438: MET Setup Check with Pin cpuregs_reg[2][29]/CK 
Endpoint:   cpuregs_reg[2][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.030 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.184 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.207 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.240 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.279 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.297 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.313 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.329 | 
     | g217935_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.413 | 
     | g221359             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.428 | 
     | FE_RC_980_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.376 |    0.441 | 
     | cpuregs_reg[2][29]  | D ^          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 439: MET Setup Check with Pin cpuregs_reg[24][14]/CK 
Endpoint:   cpuregs_reg[24][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.380
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |          |       |  -0.042 |    0.023 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1   | 0.103 |   0.061 |    0.126 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.085 |    0.150 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.021 |   0.107 |    0.171 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.144 |    0.209 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2  | 0.045 |   0.190 |    0.254 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1 | 0.028 |   0.218 |    0.282 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2 | 0.037 |   0.255 |    0.319 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.271 |    0.336 | 
     | FE_RC_2787_0        | A1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.290 |    0.355 | 
     | FE_RC_2786_0        | A1 v -> ZN v | OR2_X4   | 0.055 |   0.344 |    0.409 | 
     | g223598             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.363 |    0.428 | 
     | g197203             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.380 |    0.445 | 
     | cpuregs_reg[24][14] | D v          | DFF_X1   | 0.000 |   0.380 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 440: MET Setup Check with Pin cpuregs_reg[24][16]/CK 
Endpoint:   cpuregs_reg[24][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.030 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.184 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.207 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.241 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.279 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.326 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.346 | 
     | g223309             | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.411 | 
     | g223325             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.360 |    0.426 | 
     | FE_RC_2783_0        | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.376 |    0.441 | 
     | cpuregs_reg[24][16] | D ^          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 441: MET Setup Check with Pin reg_out_reg[19]/CK 
Endpoint:   reg_out_reg[19]/D    (^) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_reg[8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.365
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_reg[8]      | CK ^         |          |       |  -0.035 |    0.031 | 
     | decoded_imm_reg[8]      | CK ^ -> Q ^  | DFF_X1   | 0.118 |   0.083 |    0.148 | 
     | add_1801_23_g219784_dup | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.098 |    0.163 | 
     | add_1801_23_g224462     | A2 v -> ZN v | OR2_X1   | 0.048 |   0.146 |    0.212 | 
     | add_1801_23_g1100       | A1 v -> ZN v | AND2_X2  | 0.030 |   0.176 |    0.241 | 
     | add_1801_23_g1054       | B1 v -> ZN ^ | OAI21_X2 | 0.034 |   0.210 |    0.275 | 
     | add_1801_23_g1019       | B1 ^ -> ZN v | AOI21_X2 | 0.023 |   0.233 |    0.298 | 
     | add_1801_23_g993_dup    | A2 v -> ZN v | AND2_X4  | 0.034 |   0.267 |    0.332 | 
     | add_1801_23_g982        | B1 v -> ZN ^ | OAI21_X2 | 0.028 |   0.294 |    0.359 | 
     | add_1801_23_g952        | A ^ -> ZN ^  | XNOR2_X2 | 0.039 |   0.333 |    0.399 | 
     | g201023                 | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.348 |    0.413 | 
     | FE_RC_1736_0            | A1 v -> ZN ^ | NAND3_X2 | 0.017 |   0.365 |    0.431 | 
     | reg_out_reg[19]         | D ^          | DFF_X1   | 0.000 |   0.365 |    0.431 | 
     +--------------------------------------------------------------------------------+ 
Path 442: MET Setup Check with Pin cpuregs_reg[30][29]/CK 
Endpoint:   cpuregs_reg[30][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.184 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.207 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.241 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.279 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.298 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.313 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.329 | 
     | g217935_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.413 | 
     | g221365             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.428 | 
     | FE_RC_723_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.376 |    0.441 | 
     | cpuregs_reg[30][29] | D ^          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 443: MET Setup Check with Pin cpuregs_reg[29][16]/CK 
Endpoint:   cpuregs_reg[29][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.184 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.207 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.241 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.279 | 
     | add_1312_30_g211050 | A ^ -> Z ^   | XOR2_X1   | 0.047 |   0.261 |    0.326 | 
     | g223310             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.281 |    0.346 | 
     | g217936_dup         | A v -> ZN ^  | OAI221_X4 | 0.065 |   0.346 |    0.411 | 
     | g223327             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.426 | 
     | FE_RC_2780_0        | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.376 |    0.441 | 
     | cpuregs_reg[29][16] | D ^          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 444: MET Setup Check with Pin cpuregs_reg[21][29]/CK 
Endpoint:   cpuregs_reg[21][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.184 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.207 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.241 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.279 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.298 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.313 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.329 | 
     | g217935_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.413 | 
     | g221368             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.428 | 
     | FE_RC_927_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.376 |    0.441 | 
     | cpuregs_reg[21][29] | D ^          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 445: MET Setup Check with Pin cpuregs_reg[17][29]/CK 
Endpoint:   cpuregs_reg[17][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.184 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.207 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.241 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.279 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.298 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.313 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.329 | 
     | g217935_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.413 | 
     | g221358             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.428 | 
     | FE_RC_636_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.376 |    0.441 | 
     | cpuregs_reg[17][29] | D ^          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 446: MET Setup Check with Pin cpuregs_reg[14][29]/CK 
Endpoint:   cpuregs_reg[14][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.184 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.207 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.241 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.279 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.298 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.313 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.329 | 
     | g217935_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.413 | 
     | g221367             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.428 | 
     | FE_RC_807_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.376 |    0.441 | 
     | cpuregs_reg[14][29] | D ^          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 447: MET Setup Check with Pin cpuregs_reg[10][29]/CK 
Endpoint:   cpuregs_reg[10][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.184 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.207 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.241 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.279 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.298 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.313 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.329 | 
     | g217935_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.413 | 
     | g221361             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.428 | 
     | FE_RC_717_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.376 |    0.441 | 
     | cpuregs_reg[10][29] | D ^          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 448: MET Setup Check with Pin cpuregs_reg[3][29]/CK 
Endpoint:   cpuregs_reg[3][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.184 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.207 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.241 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.279 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.298 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.313 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.329 | 
     | g217935_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.413 | 
     | g221366             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.428 | 
     | FE_RC_881_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.376 |    0.441 | 
     | cpuregs_reg[3][29]  | D ^          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 449: MET Setup Check with Pin reg_sh_reg[4]/CK 
Endpoint:   reg_sh_reg[4]/D         (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.374
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[11]    | CK ^         |          |       |  -0.036 |    0.030 | 
     | decoded_imm_j_reg[11]    | CK ^ -> Q ^  | DFF_X2   | 0.129 |   0.094 |    0.159 | 
     | FE_OCPC337_decoded_rs2_0 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.124 |    0.189 | 
     | g216730                  | A2 ^ -> ZN v | NOR2_X4  | 0.010 |   0.134 |    0.199 | 
     | FE_OCPC281_n_22566       | A v -> Z v   | BUF_X2   | 0.033 |   0.167 |    0.232 | 
     | g200460                  | A2 v -> ZN v | AND2_X1  | 0.041 |   0.209 |    0.274 | 
     | g199781                  | B1 v -> ZN ^ | AOI22_X1 | 0.038 |   0.246 |    0.311 | 
     | g217486                  | A2 ^ -> ZN ^ | AND4_X1  | 0.058 |   0.304 |    0.369 | 
     | g217482                  | A4 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.359 |    0.424 | 
     | g217480                  | B2 ^ -> ZN v | OAI21_X1 | 0.015 |   0.374 |    0.439 | 
     | reg_sh_reg[4]            | D v          | DFF_X1   | 0.000 |   0.374 |    0.439 | 
     +---------------------------------------------------------------------------------+ 
Path 450: MET Setup Check with Pin cpuregs_reg[1][29]/CK 
Endpoint:   cpuregs_reg[1][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.184 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.207 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.241 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.279 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.298 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.313 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.329 | 
     | g217935_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.413 | 
     | g221364             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.428 | 
     | FE_RC_857_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.376 |    0.441 | 
     | cpuregs_reg[1][29]  | D ^          | DFF_X1    | 0.000 |   0.376 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 451: MET Setup Check with Pin cpuregs_reg[1][6]/CK 
Endpoint:   cpuregs_reg[1][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.372
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.153 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.179 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.213 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.230 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.240 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.287 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.343 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.352 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4   | 0.050 |   0.337 |    0.402 | 
     | g207388             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.356 |    0.421 | 
     | g196643             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.438 | 
     | cpuregs_reg[1][6]   | D v          | DFF_X1   | 0.000 |   0.372 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 452: MET Setup Check with Pin cpuregs_reg[28][14]/CK 
Endpoint:   cpuregs_reg[28][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.380
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |          |       |  -0.042 |    0.024 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1   | 0.103 |   0.061 |    0.127 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.085 |    0.151 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.021 |   0.107 |    0.172 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.144 |    0.210 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2  | 0.045 |   0.190 |    0.255 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1 | 0.028 |   0.218 |    0.283 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2 | 0.037 |   0.255 |    0.320 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.271 |    0.336 | 
     | FE_RC_2787_0        | A1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.290 |    0.355 | 
     | FE_RC_2786_0        | A1 v -> ZN v | OR2_X4   | 0.055 |   0.344 |    0.410 | 
     | g223597             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.363 |    0.428 | 
     | g197283             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.380 |    0.445 | 
     | cpuregs_reg[28][14] | D v          | DFF_X1   | 0.000 |   0.380 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 453: MET Setup Check with Pin cpuregs_reg[21][14]/CK 
Endpoint:   cpuregs_reg[21][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.380
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |          |       |  -0.042 |    0.024 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1   | 0.103 |   0.061 |    0.127 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.085 |    0.151 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.021 |   0.107 |    0.172 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.144 |    0.210 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2  | 0.045 |   0.190 |    0.255 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1 | 0.028 |   0.218 |    0.283 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2 | 0.037 |   0.255 |    0.320 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.271 |    0.336 | 
     | FE_RC_2787_0        | A1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.290 |    0.355 | 
     | FE_RC_2786_0        | A1 v -> ZN v | OR2_X4   | 0.055 |   0.344 |    0.410 | 
     | g223587             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.363 |    0.428 | 
     | g197047             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.380 |    0.445 | 
     | cpuregs_reg[21][14] | D v          | DFF_X1   | 0.000 |   0.380 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 454: MET Setup Check with Pin cpuregs_reg[9][14]/CK 
Endpoint:   cpuregs_reg[9][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.380
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |          |       |  -0.042 |    0.024 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1   | 0.103 |   0.061 |    0.127 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.085 |    0.151 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.021 |   0.107 |    0.172 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.144 |    0.210 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2  | 0.045 |   0.190 |    0.255 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1 | 0.028 |   0.218 |    0.283 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2 | 0.037 |   0.255 |    0.320 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.271 |    0.336 | 
     | FE_RC_2787_0        | A1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.290 |    0.355 | 
     | FE_RC_2786_0        | A1 v -> ZN v | OR2_X4   | 0.055 |   0.344 |    0.410 | 
     | g223590             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.363 |    0.428 | 
     | g197480             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.380 |    0.445 | 
     | cpuregs_reg[9][14]  | D v          | DFF_X1   | 0.000 |   0.380 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 455: MET Setup Check with Pin cpuregs_reg[3][6]/CK 
Endpoint:   cpuregs_reg[3][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.372
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.127 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.153 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.179 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.213 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.230 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.240 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.287 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.343 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.352 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4   | 0.050 |   0.337 |    0.402 | 
     | g198578             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.356 |    0.421 | 
     | g196917             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.438 | 
     | cpuregs_reg[3][6]   | D v          | DFF_X1   | 0.000 |   0.372 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 456: MET Setup Check with Pin cpuregs_reg[22][11]/CK 
Endpoint:   cpuregs_reg[22][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.379
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.168 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.196 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.232 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.253 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.269 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.282 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.322 | 
     | g223274_dup         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.338 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.347 |    0.412 | 
     | g223300             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.362 |    0.427 | 
     | g218287             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.379 |    0.444 | 
     | cpuregs_reg[22][11] | D v          | DFF_X1    | 0.000 |   0.379 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 457: MET Setup Check with Pin cpuregs_reg[17][6]/CK 
Endpoint:   cpuregs_reg[17][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.372
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.128 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.153 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.179 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.213 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.230 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.240 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.288 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.343 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.352 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4   | 0.050 |   0.337 |    0.402 | 
     | g213034             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.356 |    0.421 | 
     | g196823             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.438 | 
     | cpuregs_reg[17][6]  | D v          | DFF_X1   | 0.000 |   0.372 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 458: MET Setup Check with Pin cpuregs_reg[16][6]/CK 
Endpoint:   cpuregs_reg[16][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.372
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.128 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.153 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.179 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.213 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.230 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.240 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.288 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.343 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.352 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4   | 0.050 |   0.337 |    0.402 | 
     | g198354             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.356 |    0.421 | 
     | g196770             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.438 | 
     | cpuregs_reg[16][6]  | D v          | DFF_X1   | 0.000 |   0.372 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 459: MET Setup Check with Pin cpuregs_reg[3][26]/CK 
Endpoint:   cpuregs_reg[3][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.374
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.024 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.130 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.155 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.219 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.254 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.220 |    0.285 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.245 |    0.311 | 
     | FE_RC_732_0          | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.263 |    0.329 | 
     | FE_RC_731_0          | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.284 |    0.350 | 
     | FE_RC_2554_0         | A v -> ZN ^  | INV_X2   | 0.014 |   0.298 |    0.364 | 
     | FE_RC_2553_0         | A1 ^ -> ZN v | NAND2_X2 | 0.022 |   0.320 |    0.385 | 
     | FE_RC_2552_0         | A1 v -> ZN ^ | NAND3_X4 | 0.022 |   0.342 |    0.407 | 
     | g213301              | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.356 |    0.421 | 
     | g196980              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.374 |    0.439 | 
     | cpuregs_reg[3][26]   | D ^          | DFF_X1   | 0.000 |   0.374 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 460: MET Setup Check with Pin cpuregs_reg[1][26]/CK 
Endpoint:   cpuregs_reg[1][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.374
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.024 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.130 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.155 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.219 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.254 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.220 |    0.285 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.245 |    0.311 | 
     | FE_RC_732_0          | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.263 |    0.329 | 
     | FE_RC_731_0          | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.284 |    0.350 | 
     | FE_RC_2554_0         | A v -> ZN ^  | INV_X2   | 0.014 |   0.298 |    0.364 | 
     | FE_RC_2553_0         | A1 ^ -> ZN v | NAND2_X2 | 0.022 |   0.320 |    0.385 | 
     | FE_RC_2552_0         | A1 v -> ZN ^ | NAND3_X4 | 0.022 |   0.342 |    0.407 | 
     | g213297              | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.356 |    0.421 | 
     | g196751              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.374 |    0.439 | 
     | cpuregs_reg[1][26]   | D ^          | DFF_X1   | 0.000 |   0.374 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 461: MET Setup Check with Pin cpuregs_reg[25][26]/CK 
Endpoint:   cpuregs_reg[25][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.374
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.024 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.130 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.155 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.219 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.254 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.220 |    0.285 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.245 |    0.311 | 
     | FE_RC_732_0          | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.263 |    0.329 | 
     | FE_RC_731_0          | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.284 |    0.350 | 
     | FE_RC_2554_0         | A v -> ZN ^  | INV_X2   | 0.014 |   0.298 |    0.364 | 
     | FE_RC_2553_0         | A1 ^ -> ZN v | NAND2_X2 | 0.022 |   0.320 |    0.385 | 
     | FE_RC_2552_0         | A1 v -> ZN ^ | NAND3_X4 | 0.022 |   0.342 |    0.407 | 
     | g214784              | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.356 |    0.421 | 
     | g197257              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.374 |    0.439 | 
     | cpuregs_reg[25][26]  | D ^          | DFF_X1   | 0.000 |   0.374 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 462: MET Setup Check with Pin cpuregs_reg[12][26]/CK 
Endpoint:   cpuregs_reg[12][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.374
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.024 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.130 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.155 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.219 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.254 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.220 |    0.285 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.245 |    0.311 | 
     | FE_RC_732_0          | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.263 |    0.329 | 
     | FE_RC_731_0          | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.284 |    0.350 | 
     | FE_RC_2554_0         | A v -> ZN ^  | INV_X2   | 0.014 |   0.298 |    0.364 | 
     | FE_RC_2553_0         | A1 ^ -> ZN v | NAND2_X2 | 0.022 |   0.320 |    0.385 | 
     | FE_RC_2552_0         | A1 v -> ZN ^ | NAND3_X4 | 0.022 |   0.342 |    0.407 | 
     | g213303              | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.356 |    0.421 | 
     | g196623              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.374 |    0.439 | 
     | cpuregs_reg[12][26]  | D ^          | DFF_X1   | 0.000 |   0.374 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 463: MET Setup Check with Pin cpuregs_reg[24][25]/CK 
Endpoint:   cpuregs_reg[24][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.373
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.135 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.184 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.207 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.241 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.278 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.235 |    0.300 | 
     | FE_RC_2699_0        | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.256 |    0.321 | 
     | FE_RC_2696_0_dup    | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.270 |    0.335 | 
     | g217917_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.345 |    0.411 | 
     | g221840             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.359 |    0.425 | 
     | FE_RC_2481_0        | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.373 |    0.439 | 
     | cpuregs_reg[24][25] | D ^          | DFF_X1    | 0.000 |   0.373 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 464: MET Setup Check with Pin cpuregs_reg[26][11]/CK 
Endpoint:   cpuregs_reg[26][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.379
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.168 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.196 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.232 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.253 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.269 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.282 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.322 | 
     | g223274_dup         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.338 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.347 |    0.413 | 
     | g223297             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.362 |    0.427 | 
     | g197274             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.379 |    0.444 | 
     | cpuregs_reg[26][11] | D v          | DFF_X1    | 0.000 |   0.379 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 465: MET Setup Check with Pin cpuregs_reg[31][6]/CK 
Endpoint:   cpuregs_reg[31][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.372
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.128 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.153 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.179 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.213 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.230 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.240 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.288 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.343 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.352 | 
     | g210979_dup         | A1 v -> ZN v | OR2_X2   | 0.052 |   0.339 |    0.404 | 
     | g226049             | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.355 |    0.421 | 
     | g215711             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.438 | 
     | cpuregs_reg[31][6]  | D v          | DFF_X1   | 0.000 |   0.372 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 466: MET Setup Check with Pin cpuregs_reg[15][13]/CK 
Endpoint:   cpuregs_reg[15][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.375
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.024 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.127 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.151 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.172 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.210 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.255 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.286 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.300 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.313 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.329 | 
     | g226464             | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.413 | 
     | g223543             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.428 | 
     | FE_RC_2676_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.375 |    0.441 | 
     | cpuregs_reg[15][13] | D ^          | DFF_X1    | 0.000 |   0.375 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 467: MET Setup Check with Pin cpuregs_reg[22][6]/CK 
Endpoint:   cpuregs_reg[22][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.372
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.128 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.153 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.179 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.213 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.230 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.240 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.288 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.343 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.352 | 
     | g226040             | A1 v -> ZN v | OR2_X2   | 0.052 |   0.339 |    0.404 | 
     | g226047             | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.355 |    0.421 | 
     | g218303             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.438 | 
     | cpuregs_reg[22][6]  | D v          | DFF_X1   | 0.000 |   0.372 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 468: MET Setup Check with Pin cpuregs_reg[30][11]/CK 
Endpoint:   cpuregs_reg[30][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.380
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.168 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.196 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.232 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.253 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.269 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.282 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.322 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.338 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.348 |    0.413 | 
     | g223280             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.363 |    0.428 | 
     | g197423             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.380 |    0.445 | 
     | cpuregs_reg[30][11] | D v          | DFF_X1    | 0.000 |   0.380 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 469: MET Setup Check with Pin cpuregs_reg[27][13]/CK 
Endpoint:   cpuregs_reg[27][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.375
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.024 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.127 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.151 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.172 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.210 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.255 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.286 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.300 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.313 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.329 | 
     | g226464             | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.413 | 
     | g223541             | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.363 |    0.429 | 
     | FE_RC_2666_0        | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.375 |    0.441 | 
     | cpuregs_reg[27][13] | D ^          | DFF_X1    | 0.000 |   0.375 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 470: MET Setup Check with Pin cpuregs_reg[29][11]/CK 
Endpoint:   cpuregs_reg[29][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.380
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.168 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.196 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.232 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.253 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.269 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.282 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.322 | 
     | g223274             | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.338 | 
     | g223273             | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.348 |    0.413 | 
     | g223281             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.363 |    0.428 | 
     | g196794             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.380 |    0.445 | 
     | cpuregs_reg[29][11] | D v          | DFF_X1    | 0.000 |   0.380 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 471: MET Setup Check with Pin cpuregs_reg[26][21]/CK 
Endpoint:   cpuregs_reg[26][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.135 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.184 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.241 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.280 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.299 | 
     | g221846             | A v -> Z ^   | XOR2_X1  | 0.044 |   0.277 |    0.343 | 
     | FE_RC_508_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.291 |    0.356 | 
     | FE_RC_507_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.329 |    0.395 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.349 |    0.414 | 
     | g207623             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.365 |    0.430 | 
     | FE_RC_698_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.376 |    0.441 | 
     | cpuregs_reg[26][21] | D v          | DFF_X1   | 0.000 |   0.376 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 472: MET Setup Check with Pin cpuregs_reg[14][11]/CK 
Endpoint:   cpuregs_reg[14][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.379
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.031 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.168 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.196 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.232 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.253 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.269 | 
     | g219387             | A1 ^ -> ZN v | NAND2_X1  | 0.014 |   0.217 |    0.283 | 
     | add_1312_30_g214449 | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.256 |    0.322 | 
     | g223274_dup         | A1 v -> ZN ^ | NAND2_X1  | 0.016 |   0.272 |    0.338 | 
     | g217915_dup228082   | A ^ -> ZN v  | OAI221_X4 | 0.075 |   0.347 |    0.413 | 
     | g226252             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.362 |    0.428 | 
     | g226007             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.379 |    0.445 | 
     | cpuregs_reg[14][11] | D v          | DFF_X1    | 0.000 |   0.379 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 473: MET Setup Check with Pin cpuregs_reg[6][6]/CK 
Endpoint:   cpuregs_reg[6][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.372
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.128 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.179 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.213 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.231 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.240 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.288 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.343 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.352 | 
     | g226040             | A1 v -> ZN v | OR2_X2   | 0.052 |   0.339 |    0.404 | 
     | g226046             | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.355 |    0.421 | 
     | g197430             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.438 | 
     | cpuregs_reg[6][6]   | D v          | DFF_X1   | 0.000 |   0.372 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 474: MET Setup Check with Pin cpuregs_reg[8][21]/CK 
Endpoint:   cpuregs_reg[8][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.135 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.184 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.241 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.280 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.299 | 
     | g221846             | A v -> Z ^   | XOR2_X1  | 0.044 |   0.277 |    0.343 | 
     | FE_RC_508_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.291 |    0.357 | 
     | FE_RC_507_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.329 |    0.395 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.349 |    0.414 | 
     | g213140             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.365 |    0.430 | 
     | FE_RC_700_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.376 |    0.441 | 
     | cpuregs_reg[8][21]  | D v          | DFF_X1   | 0.000 |   0.376 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 475: MET Setup Check with Pin cpuregs_reg[2][21]/CK 
Endpoint:   cpuregs_reg[2][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.376
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.135 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.184 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.241 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.280 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.299 | 
     | g221846             | A v -> Z ^   | XOR2_X1  | 0.044 |   0.277 |    0.343 | 
     | FE_RC_508_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.291 |    0.357 | 
     | FE_RC_507_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.329 |    0.395 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.349 |    0.414 | 
     | g212930             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.365 |    0.430 | 
     | FE_RC_694_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.376 |    0.441 | 
     | cpuregs_reg[2][21]  | D v          | DFF_X1   | 0.000 |   0.376 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 476: MET Setup Check with Pin cpuregs_reg[15][6]/CK 
Endpoint:   cpuregs_reg[15][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.372
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.128 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.154 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.180 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.213 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.231 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.240 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.288 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.343 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.353 | 
     | g210979_dup         | A1 v -> ZN v | OR2_X2   | 0.052 |   0.339 |    0.405 | 
     | g226050             | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.355 |    0.421 | 
     | g218180             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.438 | 
     | cpuregs_reg[15][6]  | D v          | DFF_X1   | 0.000 |   0.372 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 477: MET Setup Check with Pin reg_next_pc_reg[8]/CK 
Endpoint:   reg_next_pc_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.365
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                  |              |          |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+----------+-------+---------+----------| 
     | instr_jal_reg                                    | CK ^         |          |       |  -0.035 |    0.031 | 
     | instr_jal_reg                                    | CK ^ -> Q ^  | SDFF_X1  | 0.079 |   0.045 |    0.111 | 
     | FE_OCPC175_instr_jal                             | A ^ -> Z ^   | BUF_X4   | 0.043 |   0.087 |    0.153 | 
     | g90398__224290                                   | A1 ^ -> ZN ^ | AND2_X2  | 0.046 |   0.134 |    0.200 | 
     | add_1564_33_Y_add_1555_32_spec0_g1478            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.167 |    0.233 | 
     | FE_RC_382_0                                      | A1 ^ -> ZN v | NAND3_X2 | 0.017 |   0.184 |    0.250 | 
     | FE_RC_383_0                                      | A v -> ZN ^  | INV_X2   | 0.014 |   0.197 |    0.263 | 
     | add_1564_33_Y_add_1555_32_spec0_g1269            | A1 ^ -> ZN v | NOR2_X2  | 0.010 |   0.208 |    0.274 | 
     | add_1564_33_Y_add_1555_32_spec0_g209178          | A1 v -> ZN v | OR2_X1   | 0.042 |   0.249 |    0.315 | 
     | add_1564_33_Y_add_1555_32_spec0_g2               | A1 v -> ZN v | AND2_X1  | 0.031 |   0.280 |    0.346 | 
     | FE_DBTC33_add_1564_33_Y_add_1555_32_spec0_n_1397 | A v -> ZN ^  | INV_X2   | 0.017 |   0.297 |    0.363 | 
     | add_1564_33_Y_add_1555_32_spec0_g1232            | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.334 |    0.400 | 
     | g199981                                          | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.349 |    0.415 | 
     | g199190                                          | A1 v -> ZN ^ | NAND4_X1 | 0.016 |   0.365 |    0.431 | 
     | reg_next_pc_reg[8]                               | D ^          | DFF_X1   | 0.000 |   0.365 |    0.431 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 478: MET Setup Check with Pin cpuregs_reg[31][29]/CK 
Endpoint:   cpuregs_reg[31][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.375
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.135 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.185 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.241 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.280 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.298 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.314 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.330 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.413 | 
     | g221355             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.428 | 
     | FE_RC_634_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.375 |    0.441 | 
     | cpuregs_reg[31][29] | D ^          | DFF_X1    | 0.000 |   0.375 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 479: MET Setup Check with Pin cpuregs_reg[28][26]/CK 
Endpoint:   cpuregs_reg[28][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.375
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.024 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.131 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.156 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.219 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.255 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.220 |    0.286 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.245 |    0.311 | 
     | FE_RC_732_0          | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.263 |    0.329 | 
     | FE_RC_731_0          | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.284 |    0.350 | 
     | FE_RC_2554_0         | A v -> ZN ^  | INV_X2   | 0.014 |   0.298 |    0.364 | 
     | FE_RC_2553_0         | A1 ^ -> ZN v | NAND2_X2 | 0.022 |   0.320 |    0.386 | 
     | FE_RC_2552_0_dup     | A1 v -> ZN ^ | NAND3_X4 | 0.023 |   0.343 |    0.409 | 
     | g214657              | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.357 |    0.423 | 
     | g197366              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.375 |    0.441 | 
     | cpuregs_reg[28][26]  | D ^          | DFF_X1   | 0.000 |   0.375 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 480: MET Setup Check with Pin cpuregs_reg[30][26]/CK 
Endpoint:   cpuregs_reg[30][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.375
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.025 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.131 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.156 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.220 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.255 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.220 |    0.286 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.245 |    0.311 | 
     | FE_RC_732_0          | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.263 |    0.329 | 
     | FE_RC_731_0          | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.284 |    0.350 | 
     | FE_RC_2554_0         | A v -> ZN ^  | INV_X2   | 0.014 |   0.298 |    0.364 | 
     | FE_RC_2553_0         | A1 ^ -> ZN v | NAND2_X2 | 0.022 |   0.320 |    0.386 | 
     | FE_RC_2552_0_dup     | A1 v -> ZN ^ | NAND3_X4 | 0.023 |   0.343 |    0.409 | 
     | g213299              | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.357 |    0.423 | 
     | g197447              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.375 |    0.441 | 
     | cpuregs_reg[30][26]  | D ^          | DFF_X1   | 0.000 |   0.375 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 481: MET Setup Check with Pin cpuregs_reg[24][29]/CK 
Endpoint:   cpuregs_reg[24][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.375
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.031 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.135 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.185 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.242 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.280 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.299 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.314 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.330 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.413 | 
     | g221352             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.428 | 
     | FE_RC_704_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.375 |    0.441 | 
     | cpuregs_reg[24][29] | D ^          | DFF_X1    | 0.000 |   0.375 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 482: MET Setup Check with Pin cpuregs_reg[10][20]/CK 
Endpoint:   cpuregs_reg[10][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.375
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.032 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.135 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.185 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.242 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.280 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.299 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.319 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.339 | 
     | FE_RC_2798_0        | A1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.309 |    0.375 | 
     | FE_RC_2797_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.041 |   0.350 |    0.416 | 
     | g223626             | A1 ^ -> ZN v | NAND2_X2 | 0.013 |   0.362 |    0.429 | 
     | FE_RC_769_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.375 |    0.441 | 
     | cpuregs_reg[10][20] | D ^          | DFF_X1   | 0.000 |   0.375 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 483: MET Setup Check with Pin cpuregs_reg[20][25]/CK 
Endpoint:   cpuregs_reg[20][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.372
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.032 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.136 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.185 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.242 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.279 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.235 |    0.301 | 
     | FE_RC_2699_0        | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.256 |    0.322 | 
     | FE_RC_2696_0_dup    | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.270 |    0.336 | 
     | g217917_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.345 |    0.411 | 
     | g222722             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.358 |    0.424 | 
     | FE_RC_2542_0        | A2 v -> ZN ^ | NAND2_X1  | 0.014 |   0.372 |    0.439 | 
     | cpuregs_reg[20][25] | D ^          | DFF_X1    | 0.000 |   0.372 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 484: MET Setup Check with Pin cpuregs_reg[28][29]/CK 
Endpoint:   cpuregs_reg[28][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.032 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.136 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.185 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.242 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.280 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.299 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.314 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.330 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.413 | 
     | g221354             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.428 | 
     | FE_RC_833_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.374 |    0.441 | 
     | cpuregs_reg[28][29] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 485: MET Setup Check with Pin cpuregs_reg[27][29]/CK 
Endpoint:   cpuregs_reg[27][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.032 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.136 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.185 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.242 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.280 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.299 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.314 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.330 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.413 | 
     | g221346             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.428 | 
     | FE_RC_747_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.374 |    0.441 | 
     | cpuregs_reg[27][29] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 486: MET Setup Check with Pin cpuregs_reg[25][29]/CK 
Endpoint:   cpuregs_reg[25][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.032 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.136 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.185 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.242 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.280 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.299 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.314 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.330 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.413 | 
     | g221351             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.428 | 
     | FE_RC_757_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.374 |    0.441 | 
     | cpuregs_reg[25][29] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 487: MET Setup Check with Pin cpuregs_reg[23][29]/CK 
Endpoint:   cpuregs_reg[23][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.032 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.136 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.185 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.242 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.280 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.299 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.314 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.330 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.413 | 
     | g221350             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.428 | 
     | FE_RC_849_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.374 |    0.441 | 
     | cpuregs_reg[23][29] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 488: MET Setup Check with Pin cpuregs_reg[20][29]/CK 
Endpoint:   cpuregs_reg[20][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.032 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.136 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.185 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.242 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.280 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.299 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.314 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.330 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.413 | 
     | g222725             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.428 | 
     | FE_RC_809_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.374 |    0.441 | 
     | cpuregs_reg[20][29] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 489: MET Setup Check with Pin cpuregs_reg[19][29]/CK 
Endpoint:   cpuregs_reg[19][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.032 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.136 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.185 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.242 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.280 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.299 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.314 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.330 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.413 | 
     | g221348             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.428 | 
     | FE_RC_709_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.374 |    0.441 | 
     | cpuregs_reg[19][29] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 490: MET Setup Check with Pin cpuregs_reg[16][29]/CK 
Endpoint:   cpuregs_reg[16][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.032 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.136 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.185 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.242 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.280 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.299 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.314 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.330 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.413 | 
     | g221349             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.428 | 
     | FE_RC_813_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.374 |    0.441 | 
     | cpuregs_reg[16][29] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 491: MET Setup Check with Pin cpuregs_reg[15][29]/CK 
Endpoint:   cpuregs_reg[15][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.032 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.136 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.185 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.242 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.280 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.299 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.314 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.330 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.413 | 
     | g221347             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.428 | 
     | FE_RC_713_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.374 |    0.441 | 
     | cpuregs_reg[15][29] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 492: MET Setup Check with Pin cpuregs_reg[13][29]/CK 
Endpoint:   cpuregs_reg[13][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.032 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.136 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.185 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.242 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.280 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.299 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.314 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.330 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.413 | 
     | g221344             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.428 | 
     | FE_RC_942_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.374 |    0.441 | 
     | cpuregs_reg[13][29] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 493: MET Setup Check with Pin cpuregs_reg[12][29]/CK 
Endpoint:   cpuregs_reg[12][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.032 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.136 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.185 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.242 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.280 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.299 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.314 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.330 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.413 | 
     | g221343             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.429 | 
     | FE_RC_2570_0        | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.374 |    0.441 | 
     | cpuregs_reg[12][29] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 494: MET Setup Check with Pin cpuregs_reg[18][29]/CK 
Endpoint:   cpuregs_reg[18][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.032 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.136 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.185 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.242 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.280 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.299 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.314 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.330 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.413 | 
     | g221345             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.428 | 
     | FE_RC_638_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.374 |    0.441 | 
     | cpuregs_reg[18][29] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 495: MET Setup Check with Pin cpuregs_reg[4][29]/CK 
Endpoint:   cpuregs_reg[4][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.032 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.136 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.185 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.208 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.242 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.280 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.299 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.314 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.330 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.413 | 
     | g221342             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.428 | 
     | FE_RC_984_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.374 |    0.441 | 
     | cpuregs_reg[4][29]  | D ^          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 496: MET Setup Check with Pin cpuregs_reg[1][13]/CK 
Endpoint:   cpuregs_reg[1][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.025 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.128 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.152 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.173 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.211 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.256 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.287 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.301 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.314 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.330 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.413 | 
     | g223558             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.428 | 
     | FE_RC_2658_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.374 |    0.441 | 
     | cpuregs_reg[1][13]  | D ^          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 497: MET Setup Check with Pin cpuregs_reg[26][14]/CK 
Endpoint:   cpuregs_reg[26][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.378
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |          |       |  -0.042 |    0.025 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1   | 0.103 |   0.061 |    0.128 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.085 |    0.152 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.021 |   0.107 |    0.173 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.144 |    0.211 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2  | 0.045 |   0.190 |    0.256 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1 | 0.028 |   0.218 |    0.284 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2 | 0.037 |   0.255 |    0.321 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.271 |    0.338 | 
     | FE_RC_2787_0        | A1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.290 |    0.357 | 
     | FE_RC_2786_0        | A1 v -> ZN v | OR2_X4   | 0.055 |   0.344 |    0.411 | 
     | g223588             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.361 |    0.427 | 
     | g197367             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.378 |    0.444 | 
     | cpuregs_reg[26][14] | D v          | DFF_X1   | 0.000 |   0.378 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 498: MET Setup Check with Pin cpuregs_reg[1][14]/CK 
Endpoint:   cpuregs_reg[1][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.377
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |          |       |  -0.042 |    0.025 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1   | 0.103 |   0.061 |    0.128 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.085 |    0.152 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.021 |   0.107 |    0.173 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.144 |    0.211 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2  | 0.045 |   0.190 |    0.256 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1 | 0.028 |   0.218 |    0.284 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2 | 0.037 |   0.255 |    0.321 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.271 |    0.338 | 
     | FE_RC_2787_0        | A1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.290 |    0.357 | 
     | FE_RC_2786_0        | A1 v -> ZN v | OR2_X4   | 0.055 |   0.344 |    0.411 | 
     | g228088             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.361 |    0.427 | 
     | g228087             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.377 |    0.444 | 
     | cpuregs_reg[1][14]  | D v          | DFF_X1   | 0.000 |   0.377 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 499: MET Setup Check with Pin cpuregs_reg[13][9]/CK 
Endpoint:   cpuregs_reg[13][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.373
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.025 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.164 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.203 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.229 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.262 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.305 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.320 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.403 | 
     | g198290             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.423 | 
     | g196644             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.440 | 
     | cpuregs_reg[13][9]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 500: MET Setup Check with Pin cpuregs_reg[28][13]/CK 
Endpoint:   cpuregs_reg[28][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.025 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.128 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.152 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.173 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.211 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.256 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.288 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.301 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.314 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.330 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.414 | 
     | g223549             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.429 | 
     | FE_RC_2584_0        | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.374 |    0.441 | 
     | cpuregs_reg[28][13] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 501: MET Setup Check with Pin cpuregs_reg[22][29]/CK 
Endpoint:   cpuregs_reg[22][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.376
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.032 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.136 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.161 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.186 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.209 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.242 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.281 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.299 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.314 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.331 | 
     | g217935_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.415 | 
     | g221356             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.430 | 
     | FE_RC_570_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.376 |    0.443 | 
     | cpuregs_reg[22][29] | D ^          | DFF_X1    | 0.000 |   0.376 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 502: MET Setup Check with Pin cpuregs_reg[11][13]/CK 
Endpoint:   cpuregs_reg[11][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.376
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.025 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.128 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.152 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.173 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.211 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.256 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.288 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.301 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.314 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.330 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.414 | 
     | g223553             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.429 | 
     | FE_RC_2670_0        | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.376 |    0.443 | 
     | cpuregs_reg[11][13] | D ^          | DFF_X1    | 0.000 |   0.376 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 503: MET Setup Check with Pin cpuregs_reg[21][13]/CK 
Endpoint:   cpuregs_reg[21][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.025 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.128 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.152 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.173 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.211 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.256 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.288 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.301 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.314 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.330 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.414 | 
     | g223557             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.429 | 
     | FE_RC_2586_0        | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.374 |    0.441 | 
     | cpuregs_reg[21][13] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 504: MET Setup Check with Pin cpuregs_reg[23][9]/CK 
Endpoint:   cpuregs_reg[23][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.373
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.025 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.164 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.203 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.229 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.262 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.305 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.320 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.403 | 
     | g207501             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.423 | 
     | g197141             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.440 | 
     | cpuregs_reg[23][9]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 505: MET Setup Check with Pin cpuregs_reg[24][18]/CK 
Endpoint:   cpuregs_reg[24][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.372
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.032 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.136 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.161 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.186 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.209 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.242 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.281 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.300 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.319 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.340 | 
     | FE_RC_2740_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.291 |    0.357 | 
     | FE_RC_2738_0        | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.311 |    0.378 | 
     | FE_RC_2745_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.405 | 
     | g223658             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.420 | 
     | g197210             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.372 |    0.439 | 
     | cpuregs_reg[24][18] | D ^          | DFF_X1   | 0.000 |   0.372 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 506: MET Setup Check with Pin cpuregs_reg[4][18]/CK 
Endpoint:   cpuregs_reg[4][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.372
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.032 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.136 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.161 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.186 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.209 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.242 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.281 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.300 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.319 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.340 | 
     | FE_RC_2740_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.291 |    0.357 | 
     | FE_RC_2738_0        | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.311 |    0.378 | 
     | FE_RC_2745_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.405 | 
     | g223668             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.420 | 
     | g196584             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.372 |    0.439 | 
     | cpuregs_reg[4][18]  | D ^          | DFF_X1   | 0.000 |   0.372 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 507: MET Setup Check with Pin cpuregs_reg[24][26]/CK 
Endpoint:   cpuregs_reg[24][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.025 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.132 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.157 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.220 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.256 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.220 |    0.287 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.245 |    0.312 | 
     | FE_RC_732_0          | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.263 |    0.330 | 
     | FE_RC_731_0          | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.284 |    0.351 | 
     | FE_RC_2554_0         | A v -> ZN ^  | INV_X2   | 0.014 |   0.298 |    0.365 | 
     | FE_RC_2553_0         | A1 ^ -> ZN v | NAND2_X2 | 0.022 |   0.320 |    0.387 | 
     | FE_RC_2552_0         | A1 v -> ZN ^ | NAND3_X4 | 0.022 |   0.342 |    0.409 | 
     | g214734              | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.356 |    0.423 | 
     | g197218              | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.374 |    0.441 | 
     | cpuregs_reg[24][26]  | D ^          | DFF_X1   | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 508: MET Setup Check with Pin cpuregs_reg[20][26]/CK 
Endpoint:   cpuregs_reg[20][26]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.378
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.025 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.132 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.157 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.220 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.256 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.220 |    0.287 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.245 |    0.312 | 
     | FE_RC_731_0          | B1 v -> ZN ^ | OAI21_X1 | 0.037 |   0.283 |    0.350 | 
     | FE_RC_2554_0         | A ^ -> ZN v  | INV_X2   | 0.009 |   0.292 |    0.359 | 
     | FE_RC_2553_0         | A1 v -> ZN ^ | NAND2_X2 | 0.025 |   0.317 |    0.384 | 
     | FE_RC_2552_0         | A1 ^ -> ZN v | NAND3_X4 | 0.025 |   0.341 |    0.408 | 
     | g222751              | A2 v -> ZN ^ | NAND2_X1 | 0.020 |   0.361 |    0.428 | 
     | g226192              | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.378 |    0.445 | 
     | cpuregs_reg[20][26]  | D v          | DFF_X1   | 0.000 |   0.378 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 509: MET Setup Check with Pin cpuregs_reg[16][14]/CK 
Endpoint:   cpuregs_reg[16][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.377
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.025 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.128 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.152 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.174 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.211 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.257 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1  | 0.028 |   0.218 |    0.285 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2  | 0.037 |   0.255 |    0.322 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1    | 0.017 |   0.271 |    0.338 | 
     | g223567             | A1 ^ -> ZN v | OAI222_X4 | 0.072 |   0.343 |    0.410 | 
     | g223581             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.361 |    0.428 | 
     | g196783             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.444 | 
     | cpuregs_reg[16][14] | D v          | DFF_X1    | 0.000 |   0.377 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 510: MET Setup Check with Pin cpuregs_reg[16][13]/CK 
Endpoint:   cpuregs_reg[16][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.376
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.025 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.128 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.152 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.174 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.211 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.257 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.288 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.301 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.314 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.330 | 
     | g226464             | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.415 | 
     | g223536             | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.363 |    0.430 | 
     | FE_RC_2650_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.376 |    0.443 | 
     | cpuregs_reg[16][13] | D ^          | DFF_X1    | 0.000 |   0.376 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 511: MET Setup Check with Pin cpuregs_reg[9][13]/CK 
Endpoint:   cpuregs_reg[9][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.376
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.128 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.152 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.174 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.211 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.257 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.288 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.301 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.314 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.330 | 
     | g226464             | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.415 | 
     | g223537             | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.363 |    0.430 | 
     | FE_RC_2601_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.376 |    0.443 | 
     | cpuregs_reg[9][13]  | D ^          | DFF_X1    | 0.000 |   0.376 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 512: MET Setup Check with Pin reg_out_reg[16]/CK 
Endpoint:   reg_out_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.363
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]   | CK ^         |           |       |  -0.034 |    0.033 | 
     | reg_op1_reg[1]   | CK ^ -> Q v  | DFF_X2    | 0.121 |   0.087 |    0.155 | 
     | g90347__211161   | A2 v -> ZN v | AND3_X2   | 0.040 |   0.128 |    0.195 | 
     | g719             | A1 v -> ZN v | OR2_X1    | 0.044 |   0.172 |    0.239 | 
     | g716             | A v -> ZN ^  | AOI211_X1 | 0.080 |   0.252 |    0.319 | 
     | g715             | A2 ^ -> ZN v | NOR2_X2   | 0.018 |   0.270 |    0.337 | 
     | FE_RC_2323_0     | B1 v -> ZN ^ | OAI21_X2  | 0.050 |   0.320 |    0.388 | 
     | FE_DBTC17_n_7566 | A ^ -> ZN v  | INV_X8    | 0.024 |   0.345 |    0.412 | 
     | FE_RC_2717_0     | A2 v -> ZN ^ | NAND3_X2  | 0.019 |   0.363 |    0.431 | 
     | reg_out_reg[16]  | D ^          | DFF_X1    | 0.000 |   0.363 |    0.431 | 
     +--------------------------------------------------------------------------+ 
Path 513: MET Setup Check with Pin cpuregs_reg[18][13]/CK 
Endpoint:   cpuregs_reg[18][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.376
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.128 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.152 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.174 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.211 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.257 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.288 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.301 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.314 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.331 | 
     | g226464             | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.415 | 
     | g223540             | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.363 |    0.430 | 
     | FE_RC_2613_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.376 |    0.443 | 
     | cpuregs_reg[18][13] | D ^          | DFF_X1    | 0.000 |   0.376 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 514: MET Setup Check with Pin cpuregs_reg[29][29]/CK 
Endpoint:   cpuregs_reg[29][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.376
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.033 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.136 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.161 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.186 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.209 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.243 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.281 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.300 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.315 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.331 | 
     | g217935_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.415 | 
     | g221357             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.430 | 
     | FE_RC_666_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.376 |    0.443 | 
     | cpuregs_reg[29][29] | D ^          | DFF_X1    | 0.000 |   0.376 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 515: MET Setup Check with Pin cpuregs_reg[17][25]/CK 
Endpoint:   cpuregs_reg[17][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.371
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.033 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.137 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.161 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.186 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.209 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.243 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.280 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.235 |    0.302 | 
     | FE_RC_2699_0        | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.256 |    0.323 | 
     | FE_RC_2696_0_dup    | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.270 |    0.337 | 
     | g217917_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.345 |    0.413 | 
     | g221838             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.358 |    0.426 | 
     | FE_RC_911_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.371 |    0.439 | 
     | cpuregs_reg[17][25] | D ^          | DFF_X1    | 0.000 |   0.371 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 516: MET Setup Check with Pin reg_op2_reg[4]/CK 
Endpoint:   reg_op2_reg[4]/D        (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.372
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[11]    | CK ^         |          |       |  -0.036 |    0.032 | 
     | decoded_imm_j_reg[11]    | CK ^ -> Q ^  | DFF_X2   | 0.129 |   0.094 |    0.161 | 
     | FE_OCPC337_decoded_rs2_0 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.124 |    0.192 | 
     | g216730                  | A2 ^ -> ZN v | NOR2_X4  | 0.010 |   0.134 |    0.201 | 
     | FE_OCPC281_n_22566       | A v -> Z v   | BUF_X2   | 0.033 |   0.167 |    0.235 | 
     | g200460                  | A2 v -> ZN v | AND2_X1  | 0.041 |   0.209 |    0.276 | 
     | g199781                  | B1 v -> ZN ^ | AOI22_X1 | 0.038 |   0.246 |    0.314 | 
     | g217486                  | A2 ^ -> ZN ^ | AND4_X1  | 0.058 |   0.304 |    0.371 | 
     | g217482                  | A4 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.359 |    0.426 | 
     | g217487                  | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.372 |    0.439 | 
     | reg_op2_reg[4]           | D v          | DFF_X2   | 0.000 |   0.372 |    0.439 | 
     +---------------------------------------------------------------------------------+ 
Path 517: MET Setup Check with Pin cpuregs_reg[24][13]/CK 
Endpoint:   cpuregs_reg[24][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.376
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.129 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.153 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.174 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.212 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.257 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.288 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.301 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.315 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.331 | 
     | g226464             | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.415 | 
     | g226466             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.430 | 
     | FE_RC_2599_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.376 |    0.443 | 
     | cpuregs_reg[24][13] | D ^          | DFF_X1    | 0.000 |   0.376 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 518: MET Setup Check with Pin count_instr_reg[56]/CK 
Endpoint:   count_instr_reg[56]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.370
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.073 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.162 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.190 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.253 | 
     | inc_add_1559_34_g225013 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.261 |    0.329 | 
     | g222479                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.299 |    0.367 | 
     | inc_add_1559_34_g222478 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.337 |    0.405 | 
     | g200285                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.354 |    0.421 | 
     | g200142                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.370 |    0.438 | 
     | count_instr_reg[56]     | D ^          | DFF_X1   | 0.000 |   0.370 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 519: MET Setup Check with Pin count_instr_reg[55]/CK 
Endpoint:   count_instr_reg[55]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.370
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.073 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.162 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.190 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.253 | 
     | inc_add_1559_34_g225013 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.261 |    0.329 | 
     | g222471                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.299 |    0.367 | 
     | inc_add_1559_34_g222470 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.337 |    0.405 | 
     | g200293                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.354 |    0.421 | 
     | g200144                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.370 |    0.438 | 
     | count_instr_reg[55]     | D ^          | DFF_X1   | 0.000 |   0.370 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 520: MET Setup Check with Pin cpuregs_reg[20][31]/CK 
Endpoint:   cpuregs_reg[20][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.370
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.026 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.132 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.157 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.221 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.256 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2 | 0.018 |   0.207 |    0.274 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2   | 0.011 |   0.218 |    0.285 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.234 |    0.301 | 
     | g224934              | A v -> ZN v  | XNOR2_X2 | 0.036 |   0.270 |    0.337 | 
     | FE_RC_2730_0         | A v -> ZN ^  | INV_X1   | 0.024 |   0.294 |    0.361 | 
     | FE_RC_2728_0         | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.311 |    0.378 | 
     | FE_RC_2735_0         | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.406 | 
     | g222724              | A2 ^ -> ZN v | NAND2_X2 | 0.014 |   0.352 |    0.420 | 
     | g197021              | A v -> ZN ^  | OAI21_X1 | 0.017 |   0.370 |    0.437 | 
     | cpuregs_reg[20][31]  | D ^          | DFF_X1   | 0.000 |   0.370 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 521: MET Setup Check with Pin cpuregs_reg[8][25]/CK 
Endpoint:   cpuregs_reg[8][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.371
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.033 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.137 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.161 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.186 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.209 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.243 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.280 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.235 |    0.302 | 
     | FE_RC_2699_0        | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.256 |    0.323 | 
     | FE_RC_2696_0_dup    | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.270 |    0.337 | 
     | g217917_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.345 |    0.413 | 
     | g221844             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.358 |    0.426 | 
     | FE_RC_825_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.371 |    0.439 | 
     | cpuregs_reg[8][25]  | D ^          | DFF_X1    | 0.000 |   0.371 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 522: MET Setup Check with Pin cpuregs_reg[2][25]/CK 
Endpoint:   cpuregs_reg[2][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.371
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.033 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.137 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.161 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.186 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.209 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.243 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.280 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.235 |    0.302 | 
     | FE_RC_2699_0        | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.256 |    0.323 | 
     | FE_RC_2696_0_dup    | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.270 |    0.337 | 
     | g217917_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.345 |    0.413 | 
     | g221843             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.358 |    0.426 | 
     | FE_RC_893_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.371 |    0.439 | 
     | cpuregs_reg[2][25]  | D ^          | DFF_X1    | 0.000 |   0.371 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 523: MET Setup Check with Pin cpuregs_reg[4][26]/CK 
Endpoint:   cpuregs_reg[4][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.374
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.026 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.132 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.157 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.221 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.256 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.220 |    0.287 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.245 |    0.313 | 
     | FE_RC_732_0          | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.263 |    0.331 | 
     | FE_RC_731_0          | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.284 |    0.352 | 
     | FE_RC_2554_0         | A v -> ZN ^  | INV_X2   | 0.014 |   0.298 |    0.366 | 
     | FE_RC_2553_0         | A1 ^ -> ZN v | NAND2_X2 | 0.022 |   0.320 |    0.387 | 
     | FE_RC_2552_0         | A1 v -> ZN ^ | NAND3_X4 | 0.022 |   0.342 |    0.409 | 
     | g213307              | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.356 |    0.423 | 
     | g197085              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.374 |    0.441 | 
     | cpuregs_reg[4][26]   | D ^          | DFF_X1   | 0.000 |   0.374 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 524: MET Setup Check with Pin cpuregs_reg[27][3]/CK 
Endpoint:   cpuregs_reg[27][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.033 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.132 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.170 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.202 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.229 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.249 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.280 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.313 | 
     | FE_OCPC202_n_32482 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.338 | 
     | g226149            | A1 ^ -> ZN ^ | AND2_X2  | 0.029 |   0.300 |    0.367 | 
     | FE_OCPC217_n_32491 | A ^ -> ZN v  | INV_X2   | 0.021 |   0.320 |    0.388 | 
     | FE_OCPC218_n_32491 | A v -> ZN ^  | INV_X8   | 0.019 |   0.340 |    0.407 | 
     | g198110            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.352 |    0.420 | 
     | g197353            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.373 |    0.440 | 
     | cpuregs_reg[27][3] | D ^          | DFF_X1   | 0.000 |   0.373 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 525: MET Setup Check with Pin cpuregs_reg[27][2]/CK 
Endpoint:   cpuregs_reg[27][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.033 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.132 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.170 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.202 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.229 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.249 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.280 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.313 | 
     | FE_OCPC202_n_32482 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.338 | 
     | g226149            | A1 ^ -> ZN ^ | AND2_X2  | 0.029 |   0.300 |    0.367 | 
     | FE_OCPC217_n_32491 | A ^ -> ZN v  | INV_X2   | 0.021 |   0.320 |    0.388 | 
     | FE_OCPC218_n_32491 | A v -> ZN ^  | INV_X8   | 0.019 |   0.340 |    0.407 | 
     | g198113            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.352 |    0.420 | 
     | g197108            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.373 |    0.440 | 
     | cpuregs_reg[27][2] | D ^          | DFF_X1   | 0.000 |   0.373 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 526: MET Setup Check with Pin count_instr_reg[47]/CK 
Endpoint:   count_instr_reg[47]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.370
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.073 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.162 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.190 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.253 | 
     | inc_add_1559_34_g225013 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.261 |    0.329 | 
     | inc_add_1559_34_g218876 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.299 |    0.367 | 
     | inc_add_1559_34_g1106   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.337 |    0.405 | 
     | g200327                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.354 |    0.421 | 
     | g200162                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.370 |    0.438 | 
     | count_instr_reg[47]     | D ^          | DFF_X1   | 0.000 |   0.370 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 527: MET Setup Check with Pin count_instr_reg[46]/CK 
Endpoint:   count_instr_reg[46]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.370
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.073 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.162 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.190 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.253 | 
     | inc_add_1559_34_g225013 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.261 |    0.329 | 
     | inc_add_1559_34_g218881 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.299 |    0.367 | 
     | inc_add_1559_34_g1104   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.337 |    0.405 | 
     | g200329                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.354 |    0.421 | 
     | g200164                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.370 |    0.438 | 
     | count_instr_reg[46]     | D ^          | DFF_X1   | 0.000 |   0.370 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 528: MET Setup Check with Pin count_instr_reg[33]/CK 
Endpoint:   count_instr_reg[33]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.370
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.073 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.162 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.190 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.253 | 
     | inc_add_1559_34_g225013 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.261 |    0.329 | 
     | inc_add_1559_34_g218877 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.299 |    0.367 | 
     | inc_add_1559_34_g1087   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.337 |    0.405 | 
     | g200319                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.354 |    0.421 | 
     | g200156                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.370 |    0.438 | 
     | count_instr_reg[33]     | D ^          | DFF_X1   | 0.000 |   0.370 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 529: MET Setup Check with Pin cpuregs_reg[1][9]/CK 
Endpoint:   cpuregs_reg[1][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.164 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.204 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.263 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.305 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.404 | 
     | g207364             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.424 | 
     | g196671             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.441 | 
     | cpuregs_reg[1][9]   | D v          | DFF_X1    | 0.000 |   0.373 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 530: MET Setup Check with Pin cpuregs_reg[25][13]/CK 
Endpoint:   cpuregs_reg[25][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.375
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.129 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.153 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.174 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.212 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.257 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.288 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.302 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.315 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.331 | 
     | g226464             | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.415 | 
     | g223546             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.430 | 
     | FE_RC_2648_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.375 |    0.443 | 
     | cpuregs_reg[25][13] | D ^          | DFF_X1    | 0.000 |   0.375 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 531: MET Setup Check with Pin cpuregs_reg[7][13]/CK 
Endpoint:   cpuregs_reg[7][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.375
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.129 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.153 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.174 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.212 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.257 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.288 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.302 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.315 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.331 | 
     | g226464             | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.415 | 
     | g223923             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.430 | 
     | FE_RC_2609_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.375 |    0.443 | 
     | cpuregs_reg[7][13]  | D ^          | DFF_X1    | 0.000 |   0.375 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 532: MET Setup Check with Pin cpuregs_reg[27][9]/CK 
Endpoint:   cpuregs_reg[27][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.371
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.033 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.132 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.170 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.203 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.229 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.249 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.280 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.313 | 
     | FE_OCPC202_n_32482 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.338 | 
     | g226149            | A1 ^ -> ZN ^ | AND2_X2  | 0.029 |   0.300 |    0.367 | 
     | FE_OCPC217_n_32491 | A ^ -> ZN v  | INV_X2   | 0.021 |   0.320 |    0.388 | 
     | FE_OCPC218_n_32491 | A v -> ZN ^  | INV_X8   | 0.019 |   0.340 |    0.407 | 
     | g198062            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.352 |    0.420 | 
     | g197308            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.371 |    0.438 | 
     | cpuregs_reg[27][9] | D ^          | DFF_X1   | 0.000 |   0.371 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 533: MET Setup Check with Pin cpuregs_reg[27][5]/CK 
Endpoint:   cpuregs_reg[27][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.371
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.033 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.132 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.170 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.203 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.229 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.249 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.280 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.313 | 
     | FE_OCPC202_n_32482 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.338 | 
     | g226149            | A1 ^ -> ZN ^ | AND2_X2  | 0.029 |   0.300 |    0.367 | 
     | FE_OCPC217_n_32491 | A ^ -> ZN v  | INV_X2   | 0.021 |   0.320 |    0.388 | 
     | FE_OCPC218_n_32491 | A v -> ZN ^  | INV_X8   | 0.019 |   0.340 |    0.407 | 
     | g198103            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.352 |    0.420 | 
     | g196682            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.371 |    0.438 | 
     | cpuregs_reg[27][5] | D ^          | DFF_X1   | 0.000 |   0.371 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 534: MET Setup Check with Pin cpuregs_reg[23][13]/CK 
Endpoint:   cpuregs_reg[23][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.375
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.129 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.153 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.174 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.212 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.257 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.288 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.302 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.315 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.331 | 
     | g226464             | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.415 | 
     | g223545             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.430 | 
     | FE_RC_2664_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.375 |    0.443 | 
     | cpuregs_reg[23][13] | D ^          | DFF_X1    | 0.000 |   0.375 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 535: MET Setup Check with Pin cpuregs_reg[27][1]/CK 
Endpoint:   cpuregs_reg[27][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.033 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.132 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.170 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.203 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.229 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.249 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.280 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.313 | 
     | FE_OCPC202_n_32482 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.338 | 
     | g226149            | A1 ^ -> ZN ^ | AND2_X2  | 0.029 |   0.300 |    0.367 | 
     | FE_OCPC217_n_32491 | A ^ -> ZN v  | INV_X2   | 0.021 |   0.320 |    0.388 | 
     | FE_OCPC218_n_32491 | A v -> ZN ^  | INV_X8   | 0.019 |   0.340 |    0.407 | 
     | g198077            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.352 |    0.420 | 
     | g197301            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.373 |    0.440 | 
     | cpuregs_reg[27][1] | D ^          | DFF_X1   | 0.000 |   0.373 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 536: MET Setup Check with Pin cpuregs_reg[22][13]/CK 
Endpoint:   cpuregs_reg[22][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.375
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.129 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.153 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.174 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.212 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.257 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.288 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.302 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.315 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.331 | 
     | g226464             | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.415 | 
     | g223542             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.363 |    0.430 | 
     | FE_RC_2615_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.375 |    0.443 | 
     | cpuregs_reg[22][13] | D ^          | DFF_X1    | 0.000 |   0.375 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 537: MET Setup Check with Pin cpuregs_reg[15][9]/CK 
Endpoint:   cpuregs_reg[15][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.165 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.204 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.263 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.404 | 
     | g215877             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.424 | 
     | g218199             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.441 | 
     | cpuregs_reg[15][9]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 538: MET Setup Check with Pin cpuregs_reg[3][9]/CK 
Endpoint:   cpuregs_reg[3][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.165 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.204 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.263 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.404 | 
     | g198448             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.424 | 
     | g196926             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.441 | 
     | cpuregs_reg[3][9]   | D v          | DFF_X1    | 0.000 |   0.373 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 539: MET Setup Check with Pin cpuregs_reg[20][13]/CK 
Endpoint:   cpuregs_reg[20][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.375
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.129 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.153 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.174 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.212 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.257 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.289 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.302 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.315 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.331 | 
     | g226464             | A1 v -> ZN ^ | OAI222_X4 | 0.084 |   0.348 |    0.415 | 
     | g223533             | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.363 |    0.431 | 
     | FE_RC_2611_0        | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.375 |    0.443 | 
     | cpuregs_reg[20][13] | D ^          | DFF_X1    | 0.000 |   0.375 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 540: MET Setup Check with Pin cpuregs_reg[10][9]/CK 
Endpoint:   cpuregs_reg[10][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.165 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.204 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.263 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.404 | 
     | g212848             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.424 | 
     | g197527             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.441 | 
     | cpuregs_reg[10][9]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 541: MET Setup Check with Pin cpuregs_reg[17][9]/CK 
Endpoint:   cpuregs_reg[17][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.165 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.204 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.263 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.404 | 
     | g213036             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.424 | 
     | g196828             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.441 | 
     | cpuregs_reg[17][9]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 542: MET Setup Check with Pin cpuregs_reg[16][9]/CK 
Endpoint:   cpuregs_reg[16][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.165 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.204 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.263 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.404 | 
     | g198357             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.424 | 
     | g196774             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.441 | 
     | cpuregs_reg[16][9]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 543: MET Setup Check with Pin cpuregs_reg[11][9]/CK 
Endpoint:   cpuregs_reg[11][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.165 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.204 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.263 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.404 | 
     | g212885             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.424 | 
     | g197564             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.441 | 
     | cpuregs_reg[11][9]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 544: MET Setup Check with Pin cpuregs_reg[7][9]/CK 
Endpoint:   cpuregs_reg[7][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.165 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.204 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.263 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.404 | 
     | g223941             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.424 | 
     | g197306             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.441 | 
     | cpuregs_reg[7][9]   | D v          | DFF_X1    | 0.000 |   0.373 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 545: MET Setup Check with Pin cpuregs_reg[2][9]/CK 
Endpoint:   cpuregs_reg[2][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.165 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.204 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.263 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.404 | 
     | g212922             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.424 | 
     | g196819             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.441 | 
     | cpuregs_reg[2][9]   | D v          | DFF_X1    | 0.000 |   0.373 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 546: MET Setup Check with Pin cpuregs_reg[6][9]/CK 
Endpoint:   cpuregs_reg[6][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.165 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.204 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.263 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.404 | 
     | g207536             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.424 | 
     | g197229             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.441 | 
     | cpuregs_reg[6][9]   | D v          | DFF_X1    | 0.000 |   0.373 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 547: MET Setup Check with Pin cpuregs_reg[25][9]/CK 
Endpoint:   cpuregs_reg[25][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.165 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.204 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.263 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.404 | 
     | g214799             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.424 | 
     | g197237             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.441 | 
     | cpuregs_reg[25][9]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 548: MET Setup Check with Pin count_instr_reg[42]/CK 
Endpoint:   count_instr_reg[42]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.370
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.073 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.163 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.191 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.253 | 
     | inc_add_1559_34_g225013 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.261 |    0.329 | 
     | inc_add_1559_34_g218875 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.299 |    0.367 | 
     | inc_add_1559_34_g1108   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.337 |    0.405 | 
     | g200213                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.354 |    0.422 | 
     | g200113                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.370 |    0.438 | 
     | count_instr_reg[42]     | D ^          | DFF_X1   | 0.000 |   0.370 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 549: MET Setup Check with Pin count_instr_reg[40]/CK 
Endpoint:   count_instr_reg[40]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.370
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.073 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.163 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.191 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.253 | 
     | inc_add_1559_34_g225013 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.261 |    0.329 | 
     | inc_add_1559_34_g218882 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.299 |    0.367 | 
     | inc_add_1559_34_g1096   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.337 |    0.405 | 
     | g200220                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.354 |    0.422 | 
     | g200115                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.370 |    0.438 | 
     | count_instr_reg[40]     | D ^          | DFF_X1   | 0.000 |   0.370 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 550: MET Setup Check with Pin count_instr_reg[39]/CK 
Endpoint:   count_instr_reg[39]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.370
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.073 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.163 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.191 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.253 | 
     | inc_add_1559_34_g225013 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.261 |    0.329 | 
     | inc_add_1559_34_g218880 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.299 |    0.367 | 
     | inc_add_1559_34_g1102   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.337 |    0.405 | 
     | g200278                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.354 |    0.422 | 
     | g200140                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.370 |    0.438 | 
     | count_instr_reg[39]     | D ^          | DFF_X1   | 0.000 |   0.370 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 551: MET Setup Check with Pin count_instr_reg[54]/CK 
Endpoint:   count_instr_reg[54]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.370
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.073 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.163 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.191 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.253 | 
     | inc_add_1559_34_g225013 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.261 |    0.329 | 
     | g222464                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.299 |    0.367 | 
     | inc_add_1559_34_g222463 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.337 |    0.405 | 
     | g200332                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.354 |    0.422 | 
     | g200167                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.370 |    0.438 | 
     | count_instr_reg[54]     | D ^          | DFF_X1   | 0.000 |   0.370 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 552: MET Setup Check with Pin cpuregs_reg[19][9]/CK 
Endpoint:   cpuregs_reg[19][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.165 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.204 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.263 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.404 | 
     | g221938             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.424 | 
     | g218091             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.441 | 
     | cpuregs_reg[19][9]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 553: MET Setup Check with Pin cpuregs_reg[12][9]/CK 
Endpoint:   cpuregs_reg[12][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.165 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.204 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.263 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.404 | 
     | g210619             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.424 | 
     | g210618             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.441 | 
     | cpuregs_reg[12][9]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 554: MET Setup Check with Pin cpuregs_reg[5][9]/CK 
Endpoint:   cpuregs_reg[5][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.165 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.204 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.230 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.263 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.306 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.321 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.404 | 
     | g210583             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.424 | 
     | g210582             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.441 | 
     | cpuregs_reg[5][9]   | D v          | DFF_X1    | 0.000 |   0.373 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 555: MET Setup Check with Pin cpuregs_reg[27][14]/CK 
Endpoint:   cpuregs_reg[27][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.377
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.129 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.153 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.175 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.212 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.258 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1  | 0.028 |   0.218 |    0.286 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2  | 0.037 |   0.255 |    0.323 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1    | 0.017 |   0.271 |    0.339 | 
     | g223567             | A1 ^ -> ZN v | OAI222_X4 | 0.072 |   0.343 |    0.411 | 
     | g223575             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.361 |    0.429 | 
     | g197316             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.445 | 
     | cpuregs_reg[27][14] | D v          | DFF_X1    | 0.000 |   0.377 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 556: MET Setup Check with Pin cpuregs_reg[12][14]/CK 
Endpoint:   cpuregs_reg[12][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.377
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.026 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.129 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.153 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.175 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.212 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.258 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1  | 0.028 |   0.218 |    0.286 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2  | 0.037 |   0.255 |    0.323 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1    | 0.017 |   0.271 |    0.339 | 
     | g223567             | A1 ^ -> ZN v | OAI222_X4 | 0.072 |   0.343 |    0.411 | 
     | g223573             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.361 |    0.429 | 
     | g197609             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.377 |    0.445 | 
     | cpuregs_reg[12][14] | D v          | DFF_X1    | 0.000 |   0.377 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 557: MET Setup Check with Pin cpuregs_reg[27][28]/CK 
Endpoint:   cpuregs_reg[27][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.373
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.034 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.132 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.171 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.203 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.229 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.249 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.281 | 
     | g226141             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.314 | 
     | FE_OCPC202_n_32482  | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.339 | 
     | g226149             | A1 ^ -> ZN ^ | AND2_X2  | 0.029 |   0.300 |    0.368 | 
     | FE_OCPC217_n_32491  | A ^ -> ZN v  | INV_X2   | 0.021 |   0.320 |    0.389 | 
     | FE_OCPC220_n_32491  | A v -> ZN ^  | INV_X1   | 0.027 |   0.348 |    0.416 | 
     | g221874             | A2 ^ -> ZN v | NAND2_X2 | 0.013 |   0.361 |    0.429 | 
     | FE_RC_787_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.373 |    0.441 | 
     | cpuregs_reg[27][28] | D ^          | DFF_X1   | 0.000 |   0.373 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 558: MET Setup Check with Pin cpuregs_reg[7][29]/CK 
Endpoint:   cpuregs_reg[7][29]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.375
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.034 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.137 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.162 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.187 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.210 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.244 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.282 | 
     | FE_RC_482_0         | A1 ^ -> ZN v | NAND3_X2  | 0.019 |   0.232 |    0.301 | 
     | FE_RC_2465_0        | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.248 |    0.316 | 
     | FE_RC_2461_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.264 |    0.332 | 
     | g221340             | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.415 | 
     | g223947             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.430 | 
     | FE_RC_901_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.375 |    0.443 | 
     | cpuregs_reg[7][29]  | D ^          | DFF_X1    | 0.000 |   0.375 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 559: MET Setup Check with Pin cpuregs_reg[10][25]/CK 
Endpoint:   cpuregs_reg[10][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.370
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.034 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.138 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.162 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.187 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.210 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.244 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.281 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.235 |    0.303 | 
     | FE_RC_2699_0        | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.256 |    0.324 | 
     | FE_RC_2696_0_dup    | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.270 |    0.338 | 
     | g217917_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.345 |    0.413 | 
     | g221839             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.358 |    0.427 | 
     | FE_RC_923_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.370 |    0.439 | 
     | cpuregs_reg[10][25] | D ^          | DFF_X1    | 0.000 |   0.370 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 560: MET Setup Check with Pin cpuregs_reg[12][13]/CK 
Endpoint:   cpuregs_reg[12][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.374
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.027 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.130 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.154 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.175 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.213 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.258 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.290 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.303 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.316 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.332 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.415 | 
     | g223562             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.431 | 
     | FE_RC_2690_0        | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.374 |    0.443 | 
     | cpuregs_reg[12][13] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 561: MET Setup Check with Pin cpuregs_reg[27][8]/CK 
Endpoint:   cpuregs_reg[27][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.370
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.034 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.133 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.171 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.204 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.230 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.250 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.281 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.314 | 
     | FE_OCPC202_n_32482 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.339 | 
     | g226149            | A1 ^ -> ZN ^ | AND2_X2  | 0.029 |   0.300 |    0.368 | 
     | FE_OCPC217_n_32491 | A ^ -> ZN v  | INV_X2   | 0.021 |   0.320 |    0.389 | 
     | FE_OCPC218_n_32491 | A v -> ZN ^  | INV_X8   | 0.019 |   0.340 |    0.408 | 
     | g225465            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.352 |    0.421 | 
     | g197469            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.370 |    0.438 | 
     | cpuregs_reg[27][8] | D ^          | DFF_X1   | 0.000 |   0.370 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 562: MET Setup Check with Pin cpuregs_reg[31][13]/CK 
Endpoint:   cpuregs_reg[31][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.374
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.027 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.130 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.154 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.175 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.213 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.258 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.290 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.303 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.316 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.332 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.415 | 
     | g223550             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.430 | 
     | FE_RC_2654_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.374 |    0.443 | 
     | cpuregs_reg[31][13] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 563: MET Setup Check with Pin cpuregs_reg[29][13]/CK 
Endpoint:   cpuregs_reg[29][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.374
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.027 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.130 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.154 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.175 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.213 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.258 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.290 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.303 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.316 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.332 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.415 | 
     | g223551             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.430 | 
     | FE_RC_2678_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.374 |    0.443 | 
     | cpuregs_reg[29][13] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 564: MET Setup Check with Pin cpuregs_reg[30][9]/CK 
Endpoint:   cpuregs_reg[30][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.373
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.027 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.166 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.205 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.264 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.405 | 
     | g224444             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.425 | 
     | g227808             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.442 | 
     | cpuregs_reg[30][9]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 565: MET Setup Check with Pin cpuregs_reg[18][9]/CK 
Endpoint:   cpuregs_reg[18][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.373
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.027 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.166 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.205 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.264 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.405 | 
     | g218373             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.425 | 
     | g196884             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.442 | 
     | cpuregs_reg[18][9]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 566: MET Setup Check with Pin cpuregs_reg[29][9]/CK 
Endpoint:   cpuregs_reg[29][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.373
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.027 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.166 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.205 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.264 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.405 | 
     | g221482             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.425 | 
     | g197383             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.442 | 
     | cpuregs_reg[29][9]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 567: MET Setup Check with Pin cpuregs_reg[28][9]/CK 
Endpoint:   cpuregs_reg[28][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.373
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.027 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.166 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.205 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.264 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.405 | 
     | g214668             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.425 | 
     | g197346             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.442 | 
     | cpuregs_reg[28][9]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 568: MET Setup Check with Pin cpuregs_reg[24][9]/CK 
Endpoint:   cpuregs_reg[24][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.373
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.027 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.166 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.205 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.264 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.405 | 
     | g214745             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.425 | 
     | g197196             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.442 | 
     | cpuregs_reg[24][9]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 569: MET Setup Check with Pin cpuregs_reg[21][9]/CK 
Endpoint:   cpuregs_reg[21][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.373
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.027 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.166 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.205 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.264 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.405 | 
     | g198490             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.425 | 
     | g197038             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.442 | 
     | cpuregs_reg[21][9]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 570: MET Setup Check with Pin cpuregs_reg[20][9]/CK 
Endpoint:   cpuregs_reg[20][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.373
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.027 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.166 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.205 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.264 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.405 | 
     | g222734             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.425 | 
     | g196986             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.442 | 
     | cpuregs_reg[20][9]  | D v          | DFF_X1    | 0.000 |   0.373 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 571: MET Setup Check with Pin cpuregs_reg[9][9]/CK 
Endpoint:   cpuregs_reg[9][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.373
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.027 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.166 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.205 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.264 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.405 | 
     | g198648             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.425 | 
     | g197461             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.442 | 
     | cpuregs_reg[9][9]   | D v          | DFF_X1    | 0.000 |   0.373 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 572: MET Setup Check with Pin cpuregs_reg[8][9]/CK 
Endpoint:   cpuregs_reg[8][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.373
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.027 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.166 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.205 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.264 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.405 | 
     | g213148             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.425 | 
     | g197381             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.442 | 
     | cpuregs_reg[8][9]   | D v          | DFF_X1    | 0.000 |   0.373 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 573: MET Setup Check with Pin cpuregs_reg[4][9]/CK 
Endpoint:   cpuregs_reg[4][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.373
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.027 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.166 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.205 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.264 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.322 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.405 | 
     | g210550             | A2 v -> ZN ^ | NAND2_X1  | 0.020 |   0.356 |    0.425 | 
     | g210549             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.373 |    0.442 | 
     | cpuregs_reg[4][9]   | D v          | DFF_X1    | 0.000 |   0.373 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 574: MET Setup Check with Pin cpuregs_reg[11][10]/CK 
Endpoint:   cpuregs_reg[11][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.371
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.027 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.166 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.205 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.231 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.262 | 
     | add_1312_30_g214526 | A v -> ZN ^  | XNOR2_X1  | 0.030 |   0.224 |    0.293 | 
     | g207398             | A ^ -> ZN v  | INV_X1    | 0.009 |   0.232 |    0.301 | 
     | g225257             | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.307 |    0.376 | 
     | FE_OCPC211_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.317 |    0.386 | 
     | FE_OCPC205_n_31553  | A v -> ZN ^  | INV_X2    | 0.019 |   0.337 |    0.405 | 
     | g212886             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.351 |    0.420 | 
     | g197565             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.371 |    0.440 | 
     | cpuregs_reg[11][10] | D ^          | DFF_X1    | 0.000 |   0.371 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 575: MET Setup Check with Pin cpuregs_reg[2][31]/CK 
Endpoint:   cpuregs_reg[2][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.368
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.027 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.134 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.159 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.222 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.258 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2 | 0.018 |   0.207 |    0.276 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2   | 0.011 |   0.218 |    0.287 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.234 |    0.303 | 
     | g224934              | A v -> ZN v  | XNOR2_X2 | 0.036 |   0.270 |    0.339 | 
     | FE_RC_2730_0         | A v -> ZN ^  | INV_X1   | 0.024 |   0.294 |    0.363 | 
     | FE_RC_2728_0         | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.311 |    0.380 | 
     | FE_RC_2735_0         | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.407 | 
     | g221374              | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.354 |    0.423 | 
     | FE_RC_817_0          | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.368 |    0.437 | 
     | cpuregs_reg[2][31]   | D ^          | DFF_X1   | 0.000 |   0.368 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 576: MET Setup Check with Pin cpuregs_reg[24][10]/CK 
Endpoint:   cpuregs_reg[24][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.371
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.027 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.166 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.205 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.231 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.262 | 
     | add_1312_30_g214526 | A v -> ZN ^  | XNOR2_X1  | 0.030 |   0.224 |    0.293 | 
     | g207398             | A ^ -> ZN v  | INV_X1    | 0.009 |   0.232 |    0.301 | 
     | g225257             | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.307 |    0.376 | 
     | FE_OCPC211_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.317 |    0.386 | 
     | FE_OCPC205_n_31553  | A v -> ZN ^  | INV_X2    | 0.019 |   0.337 |    0.405 | 
     | g214741             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.351 |    0.420 | 
     | g197198             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.371 |    0.440 | 
     | cpuregs_reg[24][10] | D ^          | DFF_X1    | 0.000 |   0.371 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 577: MET Setup Check with Pin cpuregs_reg[13][13]/CK 
Endpoint:   cpuregs_reg[13][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.374
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.027 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.130 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.154 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.175 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.213 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.258 | 
     | FE_RC_2723_0        | A1 ^ -> ZN ^ | AND2_X2   | 0.031 |   0.221 |    0.290 | 
     | FE_RC_2722_0        | A2 ^ -> ZN v | NAND2_X2  | 0.013 |   0.234 |    0.303 | 
     | FE_RC_2503_0        | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.247 |    0.316 | 
     | FE_RC_2500_0        | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.263 |    0.332 | 
     | g217933_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.347 |    0.416 | 
     | g223555             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.431 | 
     | FE_RC_2588_0        | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.374 |    0.443 | 
     | cpuregs_reg[13][13] | D ^          | DFF_X1    | 0.000 |   0.374 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 578: MET Setup Check with Pin cpuregs_reg[23][14]/CK 
Endpoint:   cpuregs_reg[23][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.375
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.027 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.130 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.154 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.176 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.213 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.259 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1  | 0.028 |   0.218 |    0.287 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2  | 0.037 |   0.255 |    0.324 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1    | 0.017 |   0.271 |    0.340 | 
     | g223567             | A1 ^ -> ZN v | OAI222_X4 | 0.072 |   0.343 |    0.412 | 
     | g223583             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.358 |    0.427 | 
     | g197149             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.375 |    0.444 | 
     | cpuregs_reg[23][14] | D v          | DFF_X1    | 0.000 |   0.375 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 579: MET Setup Check with Pin cpuregs_reg[19][6]/CK 
Endpoint:   cpuregs_reg[19][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.370
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.034 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.131 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.183 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.216 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.234 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.243 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.291 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.346 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.356 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4   | 0.050 |   0.337 |    0.406 | 
     | g221928             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.353 |    0.422 | 
     | g218072             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.439 | 
     | cpuregs_reg[19][6]  | D v          | DFF_X1   | 0.000 |   0.370 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 580: MET Setup Check with Pin cpuregs_reg[22][14]/CK 
Endpoint:   cpuregs_reg[22][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.375
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.028 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.130 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.154 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.176 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.213 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.259 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1  | 0.028 |   0.218 |    0.287 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2  | 0.037 |   0.255 |    0.324 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1    | 0.017 |   0.271 |    0.340 | 
     | g223567             | A1 ^ -> ZN v | OAI222_X4 | 0.072 |   0.343 |    0.412 | 
     | g223577             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.358 |    0.427 | 
     | g218285             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.375 |    0.444 | 
     | cpuregs_reg[22][14] | D v          | DFF_X1    | 0.000 |   0.375 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 581: MET Setup Check with Pin cpuregs_reg[28][6]/CK 
Endpoint:   cpuregs_reg[28][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.375
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.034 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.131 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.183 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.217 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.234 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.243 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.291 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.347 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.356 | 
     | g226040             | A1 v -> ZN v | OR2_X2   | 0.052 |   0.339 |    0.408 | 
     | g226039             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.358 |    0.427 | 
     | g197344             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.375 |    0.444 | 
     | cpuregs_reg[28][6]  | D v          | DFF_X1   | 0.000 |   0.375 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 582: MET Setup Check with Pin cpuregs_reg[12][6]/CK 
Endpoint:   cpuregs_reg[12][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.375
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.034 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.131 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.183 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.217 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.234 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.243 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.291 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.347 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.356 | 
     | g226040             | A1 v -> ZN v | OR2_X2   | 0.052 |   0.339 |    0.408 | 
     | g226043             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.358 |    0.427 | 
     | g210609             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.375 |    0.444 | 
     | cpuregs_reg[12][6]  | D v          | DFF_X1   | 0.000 |   0.375 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 583: MET Setup Check with Pin cpuregs_reg[5][6]/CK 
Endpoint:   cpuregs_reg[5][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.375
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.034 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.131 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.183 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.217 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.234 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.243 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.291 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.347 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.356 | 
     | g226040             | A1 v -> ZN v | OR2_X2   | 0.052 |   0.339 |    0.408 | 
     | g226042             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.358 |    0.427 | 
     | g210573             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.375 |    0.444 | 
     | cpuregs_reg[5][6]   | D v          | DFF_X1   | 0.000 |   0.375 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 584: MET Setup Check with Pin cpuregs_reg[4][6]/CK 
Endpoint:   cpuregs_reg[4][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.375
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.034 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.131 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.157 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.183 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.217 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.234 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.243 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.291 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.347 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.356 | 
     | g226040             | A1 v -> ZN v | OR2_X2   | 0.052 |   0.339 |    0.408 | 
     | g226041             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.358 |    0.427 | 
     | g210540             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.375 |    0.444 | 
     | cpuregs_reg[4][6]   | D v          | DFF_X1   | 0.000 |   0.375 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 585: MET Setup Check with Pin count_instr_reg[52]/CK 
Endpoint:   count_instr_reg[52]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.369
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.075 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.164 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.192 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.255 | 
     | inc_add_1559_34_g225013 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.261 |    0.331 | 
     | g225017                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.299 |    0.369 | 
     | inc_add_1559_34_g225016 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.337 |    0.406 | 
     | g200331                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.354 |    0.423 | 
     | g200166                 | A v -> ZN ^  | INV_X1   | 0.015 |   0.369 |    0.438 | 
     | count_instr_reg[52]     | D ^          | DFF_X1   | 0.000 |   0.369 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 586: MET Setup Check with Pin cpuregs_reg[25][14]/CK 
Endpoint:   cpuregs_reg[25][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.375
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.028 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.131 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.155 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.176 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.214 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.259 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1  | 0.028 |   0.218 |    0.287 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2  | 0.037 |   0.255 |    0.324 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1    | 0.017 |   0.271 |    0.340 | 
     | g223567             | A1 ^ -> ZN v | OAI222_X4 | 0.072 |   0.343 |    0.412 | 
     | g223576             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.358 |    0.428 | 
     | g217474             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.375 |    0.444 | 
     | cpuregs_reg[25][14] | D v          | DFF_X1    | 0.000 |   0.375 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 587: MET Setup Check with Pin cpuregs_reg[22][9]/CK 
Endpoint:   cpuregs_reg[22][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.371
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.028 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.166 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.206 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.231 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.265 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.307 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.323 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.406 | 
     | g213197             | A1 v -> ZN ^ | NAND2_X1  | 0.018 |   0.354 |    0.423 | 
     | g218283             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.440 | 
     | cpuregs_reg[22][9]  | D v          | DFF_X1    | 0.000 |   0.371 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 588: MET Setup Check with Pin cpuregs_reg[2][10]/CK 
Endpoint:   cpuregs_reg[2][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.371
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.028 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.166 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.206 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.231 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.263 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.304 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.317 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.382 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.398 | 
     | FE_OCPC214_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.339 |    0.409 | 
     | g212923             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.354 |    0.423 | 
     | g196821             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.440 | 
     | cpuregs_reg[2][10]  | D v          | DFF_X1    | 0.000 |   0.371 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 589: MET Setup Check with Pin cpuregs_reg[19][8]/CK 
Endpoint:   cpuregs_reg[19][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.435
- Arrival Time                  0.366
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.035 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.171 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.200 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.236 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.256 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.273 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.249 |    0.319 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.269 |    0.338 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.333 |    0.403 | 
     | g228080             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.348 |    0.418 | 
     | g228079             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.366 |    0.435 | 
     | cpuregs_reg[19][8]  | D ^          | DFF_X1    | 0.000 |   0.366 |    0.435 | 
     +-----------------------------------------------------------------------------+ 
Path 590: MET Setup Check with Pin count_instr_reg[49]/CK 
Endpoint:   count_instr_reg[49]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.369
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.075 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.165 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.192 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.255 | 
     | inc_add_1559_34_g225013 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.261 |    0.331 | 
     | g222486                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.299 |    0.369 | 
     | inc_add_1559_34_g222485 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.337 |    0.407 | 
     | g200323                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.354 |    0.423 | 
     | g200158                 | A v -> ZN ^  | INV_X1   | 0.015 |   0.369 |    0.438 | 
     | count_instr_reg[49]     | D ^          | DFF_X2   | 0.000 |   0.369 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 591: MET Setup Check with Pin count_instr_reg[48]/CK 
Endpoint:   count_instr_reg[48]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.369
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.075 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.165 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.192 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.255 | 
     | inc_add_1559_34_g225013 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.261 |    0.331 | 
     | inc_add_1559_34_g218874 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.299 |    0.369 | 
     | inc_add_1559_34_g1097   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.337 |    0.407 | 
     | g200328                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.354 |    0.423 | 
     | g200163                 | A v -> ZN ^  | INV_X1   | 0.015 |   0.369 |    0.438 | 
     | count_instr_reg[48]     | D ^          | DFF_X2   | 0.000 |   0.369 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 592: MET Setup Check with Pin count_instr_reg[58]/CK 
Endpoint:   count_instr_reg[58]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.371
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.075 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.165 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.192 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.255 | 
     | g219773                 | A3 ^ -> ZN ^ | AND4_X2  | 0.081 |   0.266 |    0.336 | 
     | inc_add_1559_34_g216302 | A1 ^ -> ZN v | NAND3_X1 | 0.025 |   0.292 |    0.361 | 
     | inc_add_1559_34_g1117   | A v -> ZN v  | XNOR2_X1 | 0.040 |   0.331 |    0.401 | 
     | g200266                 | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.363 |    0.432 | 
     | g200133                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.371 |    0.440 | 
     | count_instr_reg[58]     | D v          | DFF_X1   | 0.000 |   0.371 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 593: MET Setup Check with Pin cpuregs_reg[31][26]/CK 
Endpoint:   cpuregs_reg[31][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.369
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.028 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.135 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.159 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.223 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.258 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.220 |    0.289 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1  | 0.025 |   0.245 |    0.315 | 
     | g221812_dup          | B1 v -> ZN ^ | OAI221_X4 | 0.093 |   0.338 |    0.407 | 
     | g213279              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.351 |    0.420 | 
     | g215722              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.369 |    0.439 | 
     | cpuregs_reg[31][26]  | D ^          | DFF_X1    | 0.000 |   0.369 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 594: MET Setup Check with Pin cpuregs_reg[11][26]/CK 
Endpoint:   cpuregs_reg[11][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.371
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.028 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.135 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.159 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.223 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.258 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.220 |    0.289 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1  | 0.025 |   0.245 |    0.315 | 
     | g221812_dup          | B1 v -> ZN ^ | OAI221_X4 | 0.093 |   0.338 |    0.407 | 
     | g213288              | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.352 |    0.421 | 
     | g197583              | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.371 |    0.441 | 
     | cpuregs_reg[11][26]  | D ^          | DFF_X1    | 0.000 |   0.371 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 595: MET Setup Check with Pin cpuregs_reg[13][5]/CK 
Endpoint:   cpuregs_reg[13][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.370
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.035 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.172 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.200 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.236 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.252 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.288 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.330 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.342 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.401 | 
     | g198285             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.423 | 
     | g196639             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.440 | 
     | cpuregs_reg[13][5]  | D v          | DFF_X1   | 0.000 |   0.370 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 596: MET Setup Check with Pin cpuregs_reg[2][26]/CK 
Endpoint:   cpuregs_reg[2][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.369
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.028 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.135 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.160 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.223 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.259 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.220 |    0.289 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1  | 0.025 |   0.245 |    0.315 | 
     | g221812              | B1 v -> ZN ^ | OAI221_X4 | 0.091 |   0.336 |    0.406 | 
     | g213287              | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.349 |    0.419 | 
     | g196878              | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.369 |    0.439 | 
     | cpuregs_reg[2][26]   | D ^          | DFF_X1    | 0.000 |   0.369 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 597: MET Setup Check with Pin count_instr_reg[63]/CK 
Endpoint:   count_instr_reg[63]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.370
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.075 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.165 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.193 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.255 | 
     | g219773                 | A3 ^ -> ZN ^ | AND4_X2  | 0.081 |   0.266 |    0.336 | 
     | inc_add_1559_34_g216292 | A1 ^ -> ZN v | NAND3_X1 | 0.025 |   0.292 |    0.361 | 
     | inc_add_1559_34_g1090   | A v -> ZN v  | XNOR2_X1 | 0.040 |   0.331 |    0.401 | 
     | g200339                 | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.362 |    0.432 | 
     | g200173                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.370 |    0.440 | 
     | count_instr_reg[63]     | D v          | DFF_X1   | 0.000 |   0.370 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 598: MET Setup Check with Pin cpuregs_reg[8][8]/CK 
Endpoint:   cpuregs_reg[8][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.368
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.035 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.172 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.236 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.257 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.273 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.249 |    0.319 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.269 |    0.339 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.333 |    0.403 | 
     | g225484             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.348 |    0.418 | 
     | g217458             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.368 |    0.438 | 
     | cpuregs_reg[8][8]   | D ^          | DFF_X1    | 0.000 |   0.368 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 599: MET Setup Check with Pin cpuregs_reg[27][0]/CK 
Endpoint:   cpuregs_reg[27][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.370
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.035 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.134 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.172 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.205 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.231 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.251 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.283 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.315 | 
     | FE_OCPC202_n_32482 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.340 | 
     | g226149            | A1 ^ -> ZN ^ | AND2_X2  | 0.029 |   0.300 |    0.370 | 
     | FE_OCPC217_n_32491 | A ^ -> ZN v  | INV_X2   | 0.021 |   0.320 |    0.390 | 
     | FE_OCPC218_n_32491 | A v -> ZN ^  | INV_X8   | 0.019 |   0.340 |    0.410 | 
     | g198069            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.352 |    0.422 | 
     | g197298            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.370 |    0.440 | 
     | cpuregs_reg[27][0] | D ^          | DFF_X1   | 0.000 |   0.370 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 600: MET Setup Check with Pin cpuregs_reg[30][14]/CK 
Endpoint:   cpuregs_reg[30][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.375
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.029 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.131 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.155 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.177 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.214 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.260 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1  | 0.028 |   0.218 |    0.288 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2  | 0.037 |   0.255 |    0.325 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1    | 0.017 |   0.271 |    0.341 | 
     | g223567             | A1 ^ -> ZN v | OAI222_X4 | 0.072 |   0.343 |    0.413 | 
     | g223570             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.358 |    0.428 | 
     | g197428             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.375 |    0.445 | 
     | cpuregs_reg[30][14] | D v          | DFF_X1    | 0.000 |   0.375 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 601: MET Setup Check with Pin cpuregs_reg[22][10]/CK 
Endpoint:   cpuregs_reg[22][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.372
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.029 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.167 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.207 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.232 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.264 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.305 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.318 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.383 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.399 | 
     | FE_OCPC205_n_31553  | A ^ -> ZN v  | INV_X2    | 0.012 |   0.340 |    0.410 | 
     | g213196             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.356 |    0.426 | 
     | g218307             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.443 | 
     | cpuregs_reg[22][10] | D v          | DFF_X1    | 0.000 |   0.372 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 602: MET Setup Check with Pin cpuregs_reg[24][8]/CK 
Endpoint:   cpuregs_reg[24][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.368
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.035 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.172 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.237 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.257 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.273 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.249 |    0.319 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.269 |    0.339 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.333 |    0.403 | 
     | g225481             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.348 |    0.419 | 
     | g197195             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.368 |    0.438 | 
     | cpuregs_reg[24][8]  | D ^          | DFF_X1    | 0.000 |   0.368 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 603: MET Setup Check with Pin cpuregs_reg[10][6]/CK 
Endpoint:   cpuregs_reg[10][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.372
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.036 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.132 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.158 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.184 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.218 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.235 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.244 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.292 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.348 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.357 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4   | 0.050 |   0.337 |    0.407 | 
     | g212846             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.356 |    0.426 | 
     | g197524             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.443 | 
     | cpuregs_reg[10][6]  | D v          | DFF_X1   | 0.000 |   0.372 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 604: MET Setup Check with Pin cpuregs_reg[31][9]/CK 
Endpoint:   cpuregs_reg[31][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.371
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.029 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.167 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.207 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.232 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.266 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.308 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.324 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.407 | 
     | g213232             | A1 v -> ZN ^ | NAND2_X1  | 0.018 |   0.354 |    0.424 | 
     | g215730             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.441 | 
     | cpuregs_reg[31][9]  | D v          | DFF_X1    | 0.000 |   0.371 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 605: MET Setup Check with Pin cpuregs_reg[26][9]/CK 
Endpoint:   cpuregs_reg[26][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.371
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.029 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.167 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.207 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.232 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.266 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.308 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.324 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.407 | 
     | g197819             | A1 v -> ZN ^ | NAND2_X1  | 0.018 |   0.354 |    0.424 | 
     | g197272             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.441 | 
     | cpuregs_reg[26][9]  | D v          | DFF_X1    | 0.000 |   0.371 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 606: MET Setup Check with Pin cpuregs_reg[24][6]/CK 
Endpoint:   cpuregs_reg[24][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.375
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.036 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.132 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.158 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.184 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.218 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.235 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.245 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.292 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.348 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.357 | 
     | g210979_dup         | A1 v -> ZN v | OR2_X2   | 0.052 |   0.339 |    0.409 | 
     | g226048             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.358 |    0.428 | 
     | g197191             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.375 |    0.445 | 
     | cpuregs_reg[24][6]  | D v          | DFF_X1   | 0.000 |   0.375 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 607: MET Setup Check with Pin cpuregs_reg[25][10]/CK 
Endpoint:   cpuregs_reg[25][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.372
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.029 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.167 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.207 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.232 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.264 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.305 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.318 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.383 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.399 | 
     | FE_OCPC205_n_31553  | A ^ -> ZN v  | INV_X2    | 0.012 |   0.340 |    0.411 | 
     | g214800             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.356 |    0.426 | 
     | g197292             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.372 |    0.443 | 
     | cpuregs_reg[25][10] | D v          | DFF_X1    | 0.000 |   0.372 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 608: MET Setup Check with Pin cpuregs_reg[24][31]/CK 
Endpoint:   cpuregs_reg[24][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.368
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.029 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.135 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.160 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.224 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.259 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2 | 0.018 |   0.207 |    0.277 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2   | 0.011 |   0.218 |    0.288 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.234 |    0.304 | 
     | g224934              | A v -> ZN v  | XNOR2_X2 | 0.036 |   0.270 |    0.340 | 
     | FE_RC_2730_0         | A v -> ZN ^  | INV_X1   | 0.024 |   0.294 |    0.364 | 
     | FE_RC_2728_0         | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.311 |    0.381 | 
     | FE_RC_2735_0         | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.409 | 
     | g221388              | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.354 |    0.425 | 
     | FE_RC_2516_0         | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.368 |    0.439 | 
     | cpuregs_reg[24][31]  | D ^          | DFF_X1   | 0.000 |   0.368 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 609: MET Setup Check with Pin cpuregs_reg[11][31]/CK 
Endpoint:   cpuregs_reg[11][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.368
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.029 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.135 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.160 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.224 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.259 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2 | 0.018 |   0.207 |    0.277 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2   | 0.011 |   0.218 |    0.288 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.234 |    0.304 | 
     | g224934              | A v -> ZN v  | XNOR2_X2 | 0.036 |   0.270 |    0.340 | 
     | FE_RC_2730_0         | A v -> ZN ^  | INV_X1   | 0.024 |   0.294 |    0.364 | 
     | FE_RC_2728_0         | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.311 |    0.381 | 
     | FE_RC_2735_0         | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.409 | 
     | g221384              | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.354 |    0.425 | 
     | FE_RC_843_0          | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.368 |    0.439 | 
     | cpuregs_reg[11][31]  | D ^          | DFF_X1   | 0.000 |   0.368 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 610: MET Setup Check with Pin cpuregs_reg[9][10]/CK 
Endpoint:   cpuregs_reg[9][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.369
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.029 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.167 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.207 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.232 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.264 | 
     | add_1312_30_g214526 | A v -> ZN ^  | XNOR2_X1  | 0.030 |   0.224 |    0.294 | 
     | g207398             | A ^ -> ZN v  | INV_X1    | 0.009 |   0.232 |    0.303 | 
     | g225257             | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.307 |    0.377 | 
     | FE_OCPC211_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.317 |    0.388 | 
     | FE_OCPC205_n_31553  | A v -> ZN ^  | INV_X2    | 0.019 |   0.337 |    0.407 | 
     | g198649             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.351 |    0.421 | 
     | g197466             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.369 |    0.440 | 
     | cpuregs_reg[9][10]  | D ^          | DFF_X1    | 0.000 |   0.369 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 611: MET Setup Check with Pin cpuregs_reg[1][5]/CK 
Endpoint:   cpuregs_reg[1][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.370
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.036 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.173 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.237 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.253 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.289 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.331 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.343 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.402 | 
     | g207387             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.424 | 
     | g196638             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.441 | 
     | cpuregs_reg[1][5]   | D v          | DFF_X1   | 0.000 |   0.370 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 612: MET Setup Check with Pin cpuregs_reg[27][4]/CK 
Endpoint:   cpuregs_reg[27][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.370
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.036 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.135 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.173 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.205 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.232 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.252 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.283 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.316 | 
     | FE_OCPC202_n_32482 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.341 | 
     | g226149            | A1 ^ -> ZN ^ | AND2_X2  | 0.029 |   0.300 |    0.370 | 
     | FE_OCPC217_n_32491 | A ^ -> ZN v  | INV_X2   | 0.021 |   0.320 |    0.391 | 
     | FE_OCPC218_n_32491 | A v -> ZN ^  | INV_X8   | 0.019 |   0.340 |    0.410 | 
     | g225870            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.352 |    0.423 | 
     | g197302            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.370 |    0.440 | 
     | cpuregs_reg[27][4] | D ^          | DFF_X1   | 0.000 |   0.370 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 613: MET Setup Check with Pin cpuregs_reg[23][5]/CK 
Endpoint:   cpuregs_reg[23][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.370
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.036 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.173 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.237 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.253 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.289 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.331 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.343 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.402 | 
     | g207490             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.424 | 
     | g197133             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.441 | 
     | cpuregs_reg[23][5]  | D v          | DFF_X1   | 0.000 |   0.370 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 614: MET Setup Check with Pin cpuregs_reg[3][5]/CK 
Endpoint:   cpuregs_reg[3][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.370
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.036 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.173 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.237 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.253 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.289 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.331 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.343 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.402 | 
     | g198444             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.424 | 
     | g196913             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.441 | 
     | cpuregs_reg[3][5]   | D v          | DFF_X1   | 0.000 |   0.370 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 615: MET Setup Check with Pin cpuregs_reg[27][17]/CK 
Endpoint:   cpuregs_reg[27][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.369
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.036 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.135 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.173 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.206 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.232 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.252 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.283 | 
     | g226141             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.316 | 
     | FE_OCPC202_n_32482  | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.341 | 
     | g226149             | A1 ^ -> ZN ^ | AND2_X2  | 0.029 |   0.300 |    0.370 | 
     | FE_OCPC217_n_32491  | A ^ -> ZN v  | INV_X2   | 0.021 |   0.320 |    0.391 | 
     | FE_OCPC219_n_32491  | A v -> ZN ^  | INV_X8   | 0.019 |   0.339 |    0.410 | 
     | g221697             | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.352 |    0.422 | 
     | g197319             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.369 |    0.440 | 
     | cpuregs_reg[27][17] | D ^          | DFF_X1   | 0.000 |   0.369 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 616: MET Setup Check with Pin cpuregs_reg[27][25]/CK 
Endpoint:   cpuregs_reg[27][25]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.370
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.036 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.140 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.164 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.189 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.213 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.246 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4   | 0.037 |   0.213 |    0.283 | 
     | add_1312_30_g214146 | A1 ^ -> ZN v | NAND3_X1  | 0.022 |   0.235 |    0.305 | 
     | FE_RC_2699_0        | A1 v -> ZN ^ | NAND2_X1  | 0.021 |   0.256 |    0.326 | 
     | FE_RC_2696_0_dup    | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.270 |    0.340 | 
     | g217917_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.076 |   0.345 |    0.416 | 
     | g221842             | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.358 |    0.429 | 
     | FE_RC_917_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.370 |    0.441 | 
     | cpuregs_reg[27][25] | D ^          | DFF_X1    | 0.000 |   0.370 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 617: MET Setup Check with Pin cpuregs_reg[10][5]/CK 
Endpoint:   cpuregs_reg[10][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.370
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.036 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.173 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.237 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.253 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.289 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.331 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.343 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.402 | 
     | g212847             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.424 | 
     | g197523             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.441 | 
     | cpuregs_reg[10][5]  | D v          | DFF_X1   | 0.000 |   0.370 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 618: MET Setup Check with Pin cpuregs_reg[17][5]/CK 
Endpoint:   cpuregs_reg[17][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.370
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.036 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.173 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.237 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.253 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.289 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.331 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.343 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.402 | 
     | g213035             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.424 | 
     | g196822             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.441 | 
     | cpuregs_reg[17][5]  | D v          | DFF_X1   | 0.000 |   0.370 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 619: MET Setup Check with Pin cpuregs_reg[16][5]/CK 
Endpoint:   cpuregs_reg[16][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.370
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.036 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.173 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.237 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.253 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.289 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.331 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.343 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.402 | 
     | g198353             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.424 | 
     | g196769             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.441 | 
     | cpuregs_reg[16][5]  | D v          | DFF_X1   | 0.000 |   0.370 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 620: MET Setup Check with Pin cpuregs_reg[11][5]/CK 
Endpoint:   cpuregs_reg[11][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.370
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.036 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.173 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.237 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.253 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.289 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.331 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.343 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.402 | 
     | g212881             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.424 | 
     | g197560             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.441 | 
     | cpuregs_reg[11][5]  | D v          | DFF_X1   | 0.000 |   0.370 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 621: MET Setup Check with Pin cpuregs_reg[2][5]/CK 
Endpoint:   cpuregs_reg[2][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.370
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.036 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.173 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.237 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.253 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.289 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.331 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.343 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.402 | 
     | g212919             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.424 | 
     | g196809             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.441 | 
     | cpuregs_reg[2][5]   | D v          | DFF_X1   | 0.000 |   0.370 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 622: MET Setup Check with Pin cpuregs_reg[20][6]/CK 
Endpoint:   cpuregs_reg[20][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.375
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.036 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.133 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.184 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.218 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.236 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.245 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.293 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.348 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.357 | 
     | g210979_dup         | A1 v -> ZN v | OR2_X2   | 0.052 |   0.339 |    0.409 | 
     | g226052             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.358 |    0.428 | 
     | g196982             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.375 |    0.445 | 
     | cpuregs_reg[20][6]  | D v          | DFF_X1   | 0.000 |   0.375 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 623: MET Setup Check with Pin cpuregs_reg[6][5]/CK 
Endpoint:   cpuregs_reg[6][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.370
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.036 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.173 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.237 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.253 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.289 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.331 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.343 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.402 | 
     | g207526             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.424 | 
     | g197223             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.441 | 
     | cpuregs_reg[6][5]   | D v          | DFF_X1   | 0.000 |   0.370 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 624: MET Setup Check with Pin cpuregs_reg[27][26]/CK 
Endpoint:   cpuregs_reg[27][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.370
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.036 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.135 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.173 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.206 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.232 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.252 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.283 | 
     | g226141             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.316 | 
     | FE_OCPC202_n_32482  | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.341 | 
     | g226149             | A1 ^ -> ZN ^ | AND2_X2  | 0.029 |   0.300 |    0.370 | 
     | FE_OCPC217_n_32491  | A ^ -> ZN v  | INV_X2   | 0.021 |   0.320 |    0.391 | 
     | FE_OCPC219_n_32491  | A v -> ZN ^  | INV_X8   | 0.019 |   0.339 |    0.410 | 
     | g213290             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.353 |    0.423 | 
     | g197547             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.370 |    0.441 | 
     | cpuregs_reg[27][26] | D ^          | DFF_X1   | 0.000 |   0.370 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 625: MET Setup Check with Pin cpuregs_reg[25][5]/CK 
Endpoint:   cpuregs_reg[25][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.370
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.036 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.173 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.201 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.237 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.253 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.289 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.331 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.343 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.403 | 
     | g214797             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.424 | 
     | g197230             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.441 | 
     | cpuregs_reg[25][5]  | D v          | DFF_X1   | 0.000 |   0.370 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 626: MET Setup Check with Pin cpuregs_reg[11][28]/CK 
Endpoint:   cpuregs_reg[11][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.368
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.036 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.140 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.165 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.190 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.213 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.246 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.283 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.312 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.357 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.375 | 
     | FE_RC_2486_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.321 |    0.391 | 
     | FE_RC_2485_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.341 |    0.412 | 
     | g212892             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.355 |    0.426 | 
     | FE_RC_521_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.368 |    0.439 | 
     | cpuregs_reg[11][28] | D ^          | DFF_X1   | 0.000 |   0.368 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 627: MET Setup Check with Pin cpuregs_reg[29][8]/CK 
Endpoint:   cpuregs_reg[29][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.367
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.036 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.173 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.237 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.258 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.274 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.249 |    0.320 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.269 |    0.340 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.333 |    0.404 | 
     | g225487             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.348 |    0.419 | 
     | g196857             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.367 |    0.438 | 
     | cpuregs_reg[29][8]  | D ^          | DFF_X1    | 0.000 |   0.367 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 628: MET Setup Check with Pin cpuregs_reg[12][10]/CK 
Endpoint:   cpuregs_reg[12][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.369
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.029 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.168 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.207 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.233 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.264 | 
     | add_1312_30_g214526 | A v -> ZN ^  | XNOR2_X1  | 0.030 |   0.224 |    0.295 | 
     | g207398             | A ^ -> ZN v  | INV_X1    | 0.009 |   0.232 |    0.303 | 
     | g225257             | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.307 |    0.378 | 
     | FE_OCPC211_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.317 |    0.388 | 
     | FE_OCPC205_n_31553  | A v -> ZN ^  | INV_X2    | 0.019 |   0.337 |    0.407 | 
     | g210622             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.351 |    0.422 | 
     | g210621             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.369 |    0.440 | 
     | cpuregs_reg[12][10] | D ^          | DFF_X1    | 0.000 |   0.369 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 629: MET Setup Check with Pin cpuregs_reg[10][26]/CK 
Endpoint:   cpuregs_reg[10][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.368
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.029 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.136 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.161 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.224 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.260 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.220 |    0.291 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1  | 0.025 |   0.245 |    0.316 | 
     | g221812              | B1 v -> ZN ^ | OAI221_X4 | 0.091 |   0.336 |    0.407 | 
     | g213289              | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.349 |    0.420 | 
     | g197549              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.368 |    0.439 | 
     | cpuregs_reg[10][26]  | D ^          | DFF_X1    | 0.000 |   0.368 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 630: MET Setup Check with Pin cpuregs_reg[5][14]/CK 
Endpoint:   cpuregs_reg[5][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.023
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.446
- Arrival Time                  0.375
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |          |       |  -0.042 |    0.030 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1   | 0.103 |   0.061 |    0.132 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.085 |    0.156 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.021 |   0.107 |    0.178 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.144 |    0.215 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2  | 0.045 |   0.190 |    0.261 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1 | 0.028 |   0.218 |    0.289 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2 | 0.037 |   0.255 |    0.326 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.271 |    0.342 | 
     | FE_RC_2787_0        | A1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.290 |    0.361 | 
     | FE_RC_2786_0        | A1 v -> ZN v | OR2_X4   | 0.055 |   0.344 |    0.416 | 
     | g223584             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.363 |    0.434 | 
     | FE_RC_2767_0        | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.375 |    0.446 | 
     | cpuregs_reg[5][14]  | D v          | DFF_X1   | 0.000 |   0.375 |    0.446 | 
     +----------------------------------------------------------------------------+ 
Path 631: MET Setup Check with Pin cpuregs_reg[27][7]/CK 
Endpoint:   cpuregs_reg[27][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.369
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.036 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.135 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.173 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.206 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.232 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.252 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.284 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.317 | 
     | FE_OCPC202_n_32482 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.341 | 
     | g226149            | A1 ^ -> ZN ^ | AND2_X2  | 0.029 |   0.300 |    0.371 | 
     | FE_OCPC217_n_32491 | A ^ -> ZN v  | INV_X2   | 0.021 |   0.320 |    0.391 | 
     | FE_OCPC219_n_32491 | A v -> ZN ^  | INV_X8   | 0.019 |   0.339 |    0.410 | 
     | g198070            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.352 |    0.423 | 
     | g197305            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.369 |    0.440 | 
     | cpuregs_reg[27][7] | D ^          | DFF_X1   | 0.000 |   0.369 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 632: MET Setup Check with Pin cpuregs_reg[9][5]/CK 
Endpoint:   cpuregs_reg[9][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.370
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.036 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.173 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.238 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.253 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.290 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.331 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.344 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.403 | 
     | g198643             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.424 | 
     | g197452             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.442 | 
     | cpuregs_reg[9][5]   | D v          | DFF_X1   | 0.000 |   0.370 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 633: MET Setup Check with Pin cpuregs_reg[17][26]/CK 
Endpoint:   cpuregs_reg[17][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.368
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.030 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.136 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.161 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.225 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.260 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.220 |    0.291 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1  | 0.025 |   0.245 |    0.316 | 
     | g221812              | B1 v -> ZN ^ | OAI221_X4 | 0.091 |   0.336 |    0.407 | 
     | g213286              | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.349 |    0.421 | 
     | g196856              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.368 |    0.439 | 
     | cpuregs_reg[17][26]  | D ^          | DFF_X1    | 0.000 |   0.368 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 634: MET Setup Check with Pin cpuregs_reg[2][6]/CK 
Endpoint:   cpuregs_reg[2][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.369
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.037 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.133 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.159 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.185 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.219 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.236 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.245 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.293 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.349 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.358 | 
     | g226040             | A1 v -> ZN v | OR2_X2   | 0.052 |   0.339 |    0.410 | 
     | g226044             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.357 |    0.429 | 
     | FE_RC_1067_0        | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.369 |    0.440 | 
     | cpuregs_reg[2][6]   | D v          | DFF_X1   | 0.000 |   0.369 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 635: MET Setup Check with Pin cpuregs_reg[14][9]/CK 
Endpoint:   cpuregs_reg[14][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.371
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.030 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.168 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.208 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.233 | 
     | g217206             | A4 ^ -> ZN v | NAND4_X1  | 0.033 |   0.195 |    0.267 | 
     | add_1312_30_g210402 | B v -> ZN v  | XNOR2_X1  | 0.043 |   0.238 |    0.309 | 
     | g200983             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.253 |    0.325 | 
     | g217939             | A ^ -> ZN v  | OAI221_X4 | 0.083 |   0.336 |    0.408 | 
     | g226249             | A1 v -> ZN ^ | NAND2_X1  | 0.018 |   0.354 |    0.425 | 
     | g196686             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.442 | 
     | cpuregs_reg[14][9]  | D v          | DFF_X1    | 0.000 |   0.371 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 636: MET Setup Check with Pin cpuregs_reg[18][26]/CK 
Endpoint:   cpuregs_reg[18][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.370
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.030 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.136 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.161 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.225 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.260 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.220 |    0.291 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1  | 0.025 |   0.245 |    0.316 | 
     | g221812_dup          | B1 v -> ZN ^ | OAI221_X4 | 0.093 |   0.338 |    0.409 | 
     | g218357              | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.352 |    0.423 | 
     | g196911              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.370 |    0.441 | 
     | cpuregs_reg[18][26]  | D ^          | DFF_X1    | 0.000 |   0.370 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 637: MET Setup Check with Pin cpuregs_reg[24][5]/CK 
Endpoint:   cpuregs_reg[24][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.370
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.173 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.238 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.253 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.290 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.344 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.403 | 
     | g214749             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.425 | 
     | g197190             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.442 | 
     | cpuregs_reg[24][5]  | D v          | DFF_X1   | 0.000 |   0.370 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 638: MET Setup Check with Pin cpuregs_reg[27][15]/CK 
Endpoint:   cpuregs_reg[27][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.369
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.037 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.136 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.174 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.206 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.233 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.252 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.284 | 
     | g226141             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.317 | 
     | FE_OCPC202_n_32482  | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.342 | 
     | g226149             | A1 ^ -> ZN ^ | AND2_X2  | 0.029 |   0.300 |    0.371 | 
     | FE_OCPC217_n_32491  | A ^ -> ZN v  | INV_X2   | 0.021 |   0.320 |    0.392 | 
     | FE_OCPC219_n_32491  | A v -> ZN ^  | INV_X8   | 0.019 |   0.339 |    0.410 | 
     | g198073             | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.352 |    0.423 | 
     | g196846             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.369 |    0.440 | 
     | cpuregs_reg[27][15] | D ^          | DFF_X1   | 0.000 |   0.369 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 639: MET Setup Check with Pin cpuregs_reg[15][26]/CK 
Endpoint:   cpuregs_reg[15][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.369
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.030 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.136 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.161 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.225 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.260 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.220 |    0.291 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.245 |    0.317 | 
     | FE_RC_732_0          | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.263 |    0.335 | 
     | FE_RC_731_0          | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.284 |    0.356 | 
     | FE_RC_2554_0         | A v -> ZN ^  | INV_X2   | 0.014 |   0.298 |    0.370 | 
     | FE_RC_2553_0         | A1 ^ -> ZN v | NAND2_X2 | 0.022 |   0.320 |    0.391 | 
     | FE_RC_2552_0_dup     | A1 v -> ZN ^ | NAND3_X4 | 0.023 |   0.343 |    0.414 | 
     | g215858              | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.357 |    0.428 | 
     | FE_RC_706_0          | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.369 |    0.441 | 
     | cpuregs_reg[15][26]  | D ^          | DFF_X1   | 0.000 |   0.369 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 640: MET Setup Check with Pin cpuregs_reg[27][10]/CK 
Endpoint:   cpuregs_reg[27][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.369
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.037 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.136 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.174 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.206 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.233 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.253 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.284 | 
     | g226141             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.317 | 
     | FE_OCPC202_n_32482  | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.342 | 
     | g226149             | A1 ^ -> ZN ^ | AND2_X2  | 0.029 |   0.300 |    0.371 | 
     | FE_OCPC217_n_32491  | A ^ -> ZN v  | INV_X2   | 0.021 |   0.320 |    0.392 | 
     | FE_OCPC219_n_32491  | A v -> ZN ^  | INV_X8   | 0.019 |   0.339 |    0.411 | 
     | g198071             | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.352 |    0.423 | 
     | g197310             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.369 |    0.440 | 
     | cpuregs_reg[27][10] | D ^          | DFF_X1   | 0.000 |   0.369 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 641: MET Setup Check with Pin cpuregs_reg[22][8]/CK 
Endpoint:   cpuregs_reg[22][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.366
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.238 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.259 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.275 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.249 |    0.321 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.269 |    0.341 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.333 |    0.405 | 
     | g225482             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.348 |    0.419 | 
     | g218296             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.366 |    0.438 | 
     | cpuregs_reg[22][8]  | D ^          | DFF_X1    | 0.000 |   0.366 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 642: MET Setup Check with Pin cpuregs_reg[10][8]/CK 
Endpoint:   cpuregs_reg[10][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.367
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.238 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.259 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.275 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.249 |    0.321 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.269 |    0.341 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.333 |    0.405 | 
     | g225478             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.348 |    0.420 | 
     | g197526             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.367 |    0.438 | 
     | cpuregs_reg[10][8]  | D ^          | DFF_X1    | 0.000 |   0.367 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 643: MET Setup Check with Pin cpuregs_reg[22][26]/CK 
Endpoint:   cpuregs_reg[22][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.369
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.030 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.137 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.161 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.225 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.260 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.220 |    0.291 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1  | 0.025 |   0.245 |    0.317 | 
     | g221812_dup          | B1 v -> ZN ^ | OAI221_X4 | 0.093 |   0.338 |    0.409 | 
     | g213282              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.351 |    0.422 | 
     | g218289              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.369 |    0.441 | 
     | cpuregs_reg[22][26]  | D ^          | DFF_X1    | 0.000 |   0.369 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 644: MET Setup Check with Pin cpuregs_reg[18][5]/CK 
Endpoint:   cpuregs_reg[18][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.370
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.238 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.290 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.344 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.403 | 
     | g218377             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.425 | 
     | g196876             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.442 | 
     | cpuregs_reg[18][5]  | D v          | DFF_X1   | 0.000 |   0.370 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 645: MET Setup Check with Pin cpuregs_reg[16][31]/CK 
Endpoint:   cpuregs_reg[16][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.367
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.030 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.137 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.162 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.225 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.260 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2 | 0.018 |   0.207 |    0.278 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2   | 0.011 |   0.218 |    0.290 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.234 |    0.306 | 
     | g224934              | A v -> ZN v  | XNOR2_X2 | 0.036 |   0.270 |    0.341 | 
     | FE_RC_2730_0         | A v -> ZN ^  | INV_X1   | 0.024 |   0.294 |    0.366 | 
     | FE_RC_2728_0         | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.311 |    0.383 | 
     | FE_RC_2735_0         | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.410 | 
     | g221386              | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.354 |    0.426 | 
     | FE_RC_715_0          | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.367 |    0.439 | 
     | cpuregs_reg[16][31]  | D ^          | DFF_X1   | 0.000 |   0.367 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 646: MET Setup Check with Pin cpuregs_reg[13][31]/CK 
Endpoint:   cpuregs_reg[13][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.367
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.030 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.137 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.162 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.225 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.260 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2 | 0.018 |   0.207 |    0.278 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2   | 0.011 |   0.218 |    0.290 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.234 |    0.306 | 
     | g224934              | A v -> ZN v  | XNOR2_X2 | 0.036 |   0.270 |    0.341 | 
     | FE_RC_2730_0         | A v -> ZN ^  | INV_X1   | 0.024 |   0.294 |    0.366 | 
     | FE_RC_2728_0         | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.311 |    0.383 | 
     | FE_RC_2735_0         | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.410 | 
     | g221380              | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.354 |    0.426 | 
     | FE_RC_895_0          | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.367 |    0.439 | 
     | cpuregs_reg[13][31]  | D ^          | DFF_X1   | 0.000 |   0.367 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 647: MET Setup Check with Pin cpuregs_reg[31][8]/CK 
Endpoint:   cpuregs_reg[31][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.367
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.238 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.259 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.275 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.249 |    0.321 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.269 |    0.341 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.333 |    0.405 | 
     | g225480             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.348 |    0.420 | 
     | g215706             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.367 |    0.438 | 
     | cpuregs_reg[31][8]  | D ^          | DFF_X1    | 0.000 |   0.367 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 648: MET Setup Check with Pin cpuregs_reg[29][5]/CK 
Endpoint:   cpuregs_reg[29][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.370
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.238 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.290 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.344 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.403 | 
     | g221485             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.425 | 
     | g197380             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.442 | 
     | cpuregs_reg[29][5]  | D v          | DFF_X1   | 0.000 |   0.370 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 649: MET Setup Check with Pin cpuregs_reg[28][5]/CK 
Endpoint:   cpuregs_reg[28][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.370
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.238 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.290 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.344 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.403 | 
     | g214665             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.425 | 
     | g197342             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.442 | 
     | cpuregs_reg[28][5]  | D v          | DFF_X1   | 0.000 |   0.370 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 650: MET Setup Check with Pin cpuregs_reg[21][5]/CK 
Endpoint:   cpuregs_reg[21][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.370
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.238 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.290 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.344 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.403 | 
     | g198395             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.425 | 
     | g197031             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.442 | 
     | cpuregs_reg[21][5]  | D v          | DFF_X1   | 0.000 |   0.370 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 651: MET Setup Check with Pin cpuregs_reg[20][5]/CK 
Endpoint:   cpuregs_reg[20][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.370
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.238 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.290 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.344 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.403 | 
     | g222727             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.425 | 
     | g196981             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.442 | 
     | cpuregs_reg[20][5]  | D v          | DFF_X1   | 0.000 |   0.370 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 652: MET Setup Check with Pin cpuregs_reg[12][5]/CK 
Endpoint:   cpuregs_reg[12][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.370
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.238 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.290 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.344 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.403 | 
     | g210607             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.425 | 
     | g210606             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.442 | 
     | cpuregs_reg[12][5]  | D v          | DFF_X1   | 0.000 |   0.370 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 653: MET Setup Check with Pin cpuregs_reg[8][5]/CK 
Endpoint:   cpuregs_reg[8][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.370
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.238 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.290 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.344 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.403 | 
     | g213152             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.425 | 
     | g197370             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.442 | 
     | cpuregs_reg[8][5]   | D v          | DFF_X1   | 0.000 |   0.370 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 654: MET Setup Check with Pin cpuregs_reg[5][5]/CK 
Endpoint:   cpuregs_reg[5][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.370
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.238 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.290 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.344 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.403 | 
     | g210571             | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.425 | 
     | g210570             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.442 | 
     | cpuregs_reg[5][5]   | D v          | DFF_X1   | 0.000 |   0.370 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 655: MET Setup Check with Pin cpuregs_reg[4][5]/CK 
Endpoint:   cpuregs_reg[4][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.370
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.238 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.254 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.290 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.332 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.344 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.403 | 
     | g28                 | A2 v -> ZN ^ | NAND2_X1 | 0.022 |   0.353 |    0.425 | 
     | g210538             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.442 | 
     | cpuregs_reg[4][5]   | D v          | DFF_X1   | 0.000 |   0.370 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 656: MET Setup Check with Pin cpuregs_reg[13][6]/CK 
Endpoint:   cpuregs_reg[13][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.372
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.037 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.185 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.219 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.237 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.246 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.294 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.349 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.358 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4   | 0.050 |   0.337 |    0.409 | 
     | g198287             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.356 |    0.427 | 
     | g196640             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.444 | 
     | cpuregs_reg[13][6]  | D v          | DFF_X1   | 0.000 |   0.372 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 657: MET Setup Check with Pin cpuregs_reg[18][8]/CK 
Endpoint:   cpuregs_reg[18][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.367
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.202 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.238 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.259 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.275 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.249 |    0.321 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.269 |    0.341 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.333 |    0.405 | 
     | g225483             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.348 |    0.420 | 
     | g196882             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.367 |    0.438 | 
     | cpuregs_reg[18][8]  | D ^          | DFF_X1    | 0.000 |   0.367 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 658: MET Setup Check with Pin cpuregs_reg[10][10]/CK 
Endpoint:   cpuregs_reg[10][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.371
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.030 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.169 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.208 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.234 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.265 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.306 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.320 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.385 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.400 | 
     | FE_OCPC214_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.339 |    0.411 | 
     | g212843             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.354 |    0.426 | 
     | g197528             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.443 | 
     | cpuregs_reg[10][10] | D v          | DFF_X1    | 0.000 |   0.371 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 659: MET Setup Check with Pin cpuregs_reg[25][31]/CK 
Endpoint:   cpuregs_reg[25][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.367
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.030 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.137 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.162 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.225 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.261 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2 | 0.018 |   0.207 |    0.279 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2   | 0.011 |   0.218 |    0.290 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.234 |    0.306 | 
     | g224934              | A v -> ZN v  | XNOR2_X2 | 0.036 |   0.270 |    0.342 | 
     | FE_RC_2730_0         | A v -> ZN ^  | INV_X1   | 0.024 |   0.294 |    0.366 | 
     | FE_RC_2728_0         | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.311 |    0.383 | 
     | FE_RC_2735_0         | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.410 | 
     | g226478              | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.354 |    0.426 | 
     | FE_RC_2508_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.367 |    0.439 | 
     | cpuregs_reg[25][31]  | D ^          | DFF_X1   | 0.000 |   0.367 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 660: MET Setup Check with Pin cpuregs_reg[18][31]/CK 
Endpoint:   cpuregs_reg[18][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.367
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.030 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.137 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.162 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.225 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.261 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2 | 0.018 |   0.207 |    0.279 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2   | 0.011 |   0.218 |    0.290 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.234 |    0.306 | 
     | g224934              | A v -> ZN v  | XNOR2_X2 | 0.036 |   0.270 |    0.342 | 
     | FE_RC_2730_0         | A v -> ZN ^  | INV_X1   | 0.024 |   0.294 |    0.366 | 
     | FE_RC_2728_0         | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.311 |    0.383 | 
     | FE_RC_2735_0         | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.410 | 
     | g221381              | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.354 |    0.426 | 
     | FE_RC_841_0          | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.367 |    0.439 | 
     | cpuregs_reg[18][31]  | D ^          | DFF_X1   | 0.000 |   0.367 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 661: MET Setup Check with Pin cpuregs_reg[11][6]/CK 
Endpoint:   cpuregs_reg[11][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.372
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.037 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.186 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.219 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.237 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.246 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.294 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.349 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.359 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4   | 0.050 |   0.337 |    0.409 | 
     | g212882             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.356 |    0.427 | 
     | g197561             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.444 | 
     | cpuregs_reg[11][6]  | D v          | DFF_X1   | 0.000 |   0.372 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 662: MET Setup Check with Pin cpuregs_reg[15][31]/CK 
Endpoint:   cpuregs_reg[15][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.367
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.030 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.137 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.162 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.225 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.261 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2 | 0.018 |   0.207 |    0.279 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2   | 0.011 |   0.218 |    0.290 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.234 |    0.306 | 
     | g224934              | A v -> ZN v  | XNOR2_X2 | 0.036 |   0.270 |    0.342 | 
     | FE_RC_2730_0         | A v -> ZN ^  | INV_X1   | 0.024 |   0.294 |    0.366 | 
     | FE_RC_2728_0         | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.311 |    0.383 | 
     | FE_RC_2735_0         | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.410 | 
     | g221383              | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.354 |    0.426 | 
     | FE_RC_2540_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.367 |    0.439 | 
     | cpuregs_reg[15][31]  | D ^          | DFF_X1   | 0.000 |   0.367 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 663: MET Setup Check with Pin is_alu_reg_imm_reg/CK 
Endpoint:   is_alu_reg_imm_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.365
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |          |       |  -0.035 |    0.037 | 
     | mem_valid_reg      | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.143 | 
     | g196               | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.178 | 
     | g193               | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.193 | 
     | g209212            | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.235 | 
     | g226230            | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.293 | 
     | g222514            | A1 ^ -> ZN ^ | AND4_X1  | 0.089 |   0.310 |    0.382 | 
     | g216263            | A1 ^ -> ZN v | NAND4_X1 | 0.031 |   0.341 |    0.413 | 
     | g228222            | A v -> ZN ^  | OAI21_X1 | 0.024 |   0.365 |    0.437 | 
     | is_alu_reg_imm_reg | D ^          | DFF_X1   | 0.000 |   0.365 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 664: MET Setup Check with Pin cpuregs_reg[8][26]/CK 
Endpoint:   cpuregs_reg[8][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.367
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.030 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.137 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.162 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.225 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.261 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.220 |    0.292 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1  | 0.025 |   0.245 |    0.317 | 
     | g221812              | B1 v -> ZN ^ | OAI221_X4 | 0.091 |   0.336 |    0.408 | 
     | g213283              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.348 |    0.420 | 
     | g197416              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.367 |    0.439 | 
     | cpuregs_reg[8][26]   | D ^          | DFF_X1    | 0.000 |   0.367 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 665: MET Setup Check with Pin cpuregs_reg[25][6]/CK 
Endpoint:   cpuregs_reg[25][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.372
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.037 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.186 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.219 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.237 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.246 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.294 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.349 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.359 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4   | 0.050 |   0.337 |    0.409 | 
     | g214796             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.356 |    0.428 | 
     | g197321             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.444 | 
     | cpuregs_reg[25][6]  | D v          | DFF_X1   | 0.000 |   0.372 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 666: MET Setup Check with Pin cpuregs_reg[2][15]/CK 
Endpoint:   cpuregs_reg[2][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.368
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.203 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.238 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.259 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.275 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.294 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.332 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.347 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.388 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.406 | 
     | g212934             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.351 |    0.423 | 
     | g196838             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.368 |    0.440 | 
     | cpuregs_reg[2][15]  | D v          | DFF_X1   | 0.000 |   0.368 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 667: MET Setup Check with Pin cpuregs_reg[27][6]/CK 
Endpoint:   cpuregs_reg[27][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.369
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.037 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.136 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.174 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.207 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.233 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.253 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.285 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.317 | 
     | FE_OCPC202_n_32482 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.342 | 
     | g226149            | A1 ^ -> ZN ^ | AND2_X2  | 0.029 |   0.300 |    0.372 | 
     | FE_OCPC217_n_32491 | A ^ -> ZN v  | INV_X2   | 0.021 |   0.320 |    0.392 | 
     | FE_OCPC219_n_32491 | A v -> ZN ^  | INV_X8   | 0.019 |   0.339 |    0.411 | 
     | g198108            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.352 |    0.424 | 
     | g197517            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.369 |    0.441 | 
     | cpuregs_reg[27][6] | D ^          | DFF_X1   | 0.000 |   0.369 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 668: MET Setup Check with Pin cpuregs_reg[7][6]/CK 
Endpoint:   cpuregs_reg[7][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.372
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.037 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.186 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.220 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.237 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.246 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.294 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.350 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.359 | 
     | g210979_dup         | A1 v -> ZN v | OR2_X2   | 0.052 |   0.339 |    0.411 | 
     | g226053             | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.355 |    0.427 | 
     | g197382             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.444 | 
     | cpuregs_reg[7][6]   | D v          | DFF_X1   | 0.000 |   0.372 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 669: MET Setup Check with Pin cpuregs_reg[23][6]/CK 
Endpoint:   cpuregs_reg[23][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.372
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.037 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.186 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.220 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.237 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.246 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.294 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.350 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.359 | 
     | g210979_dup         | A1 v -> ZN v | OR2_X2   | 0.052 |   0.339 |    0.411 | 
     | g226051             | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.355 |    0.427 | 
     | g197134             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.444 | 
     | cpuregs_reg[23][6]  | D v          | DFF_X1   | 0.000 |   0.372 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 670: MET Setup Check with Pin cpuregs_reg[26][6]/CK 
Endpoint:   cpuregs_reg[26][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.372
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.037 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.186 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.220 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.237 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.246 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.294 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.350 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.359 | 
     | g210979_dup         | A1 v -> ZN v | OR2_X2   | 0.052 |   0.339 |    0.411 | 
     | g226055             | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.355 |    0.427 | 
     | g196706             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.444 | 
     | cpuregs_reg[26][6]  | D v          | DFF_X1   | 0.000 |   0.372 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 671: MET Setup Check with Pin cpuregs_reg[21][26]/CK 
Endpoint:   cpuregs_reg[21][26]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.446
- Arrival Time                  0.374
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.031 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.137 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.162 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.226 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.261 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.220 |    0.292 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.245 |    0.317 | 
     | FE_RC_731_0          | B1 v -> ZN ^ | OAI21_X1 | 0.037 |   0.283 |    0.355 | 
     | FE_RC_2554_0         | A ^ -> ZN v  | INV_X2   | 0.009 |   0.292 |    0.364 | 
     | FE_RC_2553_0         | A1 v -> ZN ^ | NAND2_X2 | 0.025 |   0.317 |    0.389 | 
     | FE_RC_2552_0_dup     | A1 ^ -> ZN v | NAND3_X4 | 0.026 |   0.343 |    0.415 | 
     | g213306              | A2 v -> ZN ^ | NAND2_X1 | 0.020 |   0.363 |    0.435 | 
     | FE_RC_847_0          | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.374 |    0.446 | 
     | cpuregs_reg[21][26]  | D v          | DFF_X1   | 0.000 |   0.374 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 672: MET Setup Check with Pin cpuregs_reg[9][8]/CK 
Endpoint:   cpuregs_reg[9][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.366
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.037 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.203 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.239 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.259 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.275 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.249 |    0.321 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.269 |    0.341 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.333 |    0.405 | 
     | g225486             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.348 |    0.421 | 
     | g219923             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.366 |    0.438 | 
     | cpuregs_reg[9][8]   | D ^          | DFF_X1    | 0.000 |   0.366 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 673: MET Setup Check with Pin cpuregs_reg[27][21]/CK 
Endpoint:   cpuregs_reg[27][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.369
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.037 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.136 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.174 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.207 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.233 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.253 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.285 | 
     | g226141             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.318 | 
     | FE_OCPC202_n_32482  | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.342 | 
     | g226146             | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.308 |    0.380 | 
     | FE_OCPC438_n_32488  | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.334 |    0.407 | 
     | FE_RC_669_0         | A1 ^ -> ZN ^ | OR2_X1   | 0.023 |   0.358 |    0.430 | 
     | FE_RC_668_0         | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.369 |    0.441 | 
     | cpuregs_reg[27][21] | D v          | DFF_X1   | 0.000 |   0.369 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 674: MET Setup Check with Pin cpuregs_reg[19][18]/CK 
Endpoint:   cpuregs_reg[19][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.367
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.141 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.166 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.191 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.214 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.248 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.286 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.305 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.325 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.345 | 
     | FE_RC_2740_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.291 |    0.363 | 
     | FE_RC_2738_0        | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.311 |    0.383 | 
     | FE_RC_2745_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.410 | 
     | g223662             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.426 | 
     | FE_RC_823_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.367 |    0.439 | 
     | cpuregs_reg[19][18] | D ^          | DFF_X1   | 0.000 |   0.367 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 675: MET Setup Check with Pin cpuregs_reg[15][18]/CK 
Endpoint:   cpuregs_reg[15][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.367
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.141 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.166 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.191 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.214 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.248 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.286 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.305 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.325 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.345 | 
     | FE_RC_2740_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.291 |    0.363 | 
     | FE_RC_2738_0        | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.311 |    0.383 | 
     | FE_RC_2745_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.410 | 
     | g223663             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.426 | 
     | FE_RC_642_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.367 |    0.439 | 
     | cpuregs_reg[15][18] | D ^          | DFF_X1   | 0.000 |   0.367 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 676: MET Setup Check with Pin cpuregs_reg[7][18]/CK 
Endpoint:   cpuregs_reg[7][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.367
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.141 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.166 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.191 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.214 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.248 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.286 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.305 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.325 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.345 | 
     | FE_RC_2740_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.291 |    0.363 | 
     | FE_RC_2738_0        | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.311 |    0.383 | 
     | FE_RC_2745_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.410 | 
     | g223919             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.426 | 
     | FE_RC_986_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.367 |    0.439 | 
     | cpuregs_reg[7][18]  | D ^          | DFF_X1   | 0.000 |   0.367 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 677: MET Setup Check with Pin cpuregs_reg[12][31]/CK 
Endpoint:   cpuregs_reg[12][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.367
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.031 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.137 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.162 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.226 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.261 | 
     | FE_RC_2590_0         | A1 ^ -> ZN v | NAND3_X2 | 0.018 |   0.207 |    0.279 | 
     | FE_RC_2591_0         | A v -> ZN ^  | INV_X2   | 0.011 |   0.218 |    0.290 | 
     | add_1312_30_g7556    | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.234 |    0.306 | 
     | g224934              | A v -> ZN v  | XNOR2_X2 | 0.036 |   0.270 |    0.342 | 
     | FE_RC_2730_0         | A v -> ZN ^  | INV_X1   | 0.024 |   0.294 |    0.366 | 
     | FE_RC_2728_0         | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.311 |    0.383 | 
     | FE_RC_2735_0         | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.410 | 
     | g221379              | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.354 |    0.426 | 
     | FE_RC_2538_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.367 |    0.439 | 
     | cpuregs_reg[12][31]  | D ^          | DFF_X1   | 0.000 |   0.367 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 678: MET Setup Check with Pin cpuregs_reg[18][18]/CK 
Endpoint:   cpuregs_reg[18][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.367
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.141 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.166 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.191 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.214 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.248 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.286 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.305 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.325 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.345 | 
     | FE_RC_2740_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.291 |    0.363 | 
     | FE_RC_2738_0        | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.311 |    0.383 | 
     | FE_RC_2745_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.410 | 
     | g223671             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.426 | 
     | FE_RC_883_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.367 |    0.439 | 
     | cpuregs_reg[18][18] | D ^          | DFF_X1   | 0.000 |   0.367 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 679: MET Setup Check with Pin cpuregs_reg[13][18]/CK 
Endpoint:   cpuregs_reg[13][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.367
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.141 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.166 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.191 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.214 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.248 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.286 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.305 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.325 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.345 | 
     | FE_RC_2740_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.291 |    0.363 | 
     | FE_RC_2738_0        | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.311 |    0.383 | 
     | FE_RC_2745_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.410 | 
     | g223666             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.426 | 
     | FE_RC_1000_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.367 |    0.439 | 
     | cpuregs_reg[13][18] | D ^          | DFF_X1   | 0.000 |   0.367 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 680: MET Setup Check with Pin cpuregs_reg[15][8]/CK 
Endpoint:   cpuregs_reg[15][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.366
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.038 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.203 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.239 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.259 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.276 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.249 |    0.322 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.269 |    0.341 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.333 |    0.405 | 
     | g225485             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.348 |    0.420 | 
     | g218175             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.366 |    0.438 | 
     | cpuregs_reg[15][8]  | D ^          | DFF_X1    | 0.000 |   0.366 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 681: MET Setup Check with Pin cpuregs_reg[7][8]/CK 
Endpoint:   cpuregs_reg[7][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.366
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.038 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.203 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.239 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.259 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.276 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.249 |    0.322 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.269 |    0.341 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.333 |    0.405 | 
     | g225490             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.348 |    0.420 | 
     | g222781             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.366 |    0.438 | 
     | cpuregs_reg[7][8]   | D ^          | DFF_X1    | 0.000 |   0.366 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 682: MET Setup Check with Pin cpuregs_reg[14][8]/CK 
Endpoint:   cpuregs_reg[14][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.366
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.038 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.203 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.239 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.259 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.276 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.249 |    0.322 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.269 |    0.341 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.333 |    0.405 | 
     | g225492             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.348 |    0.420 | 
     | g196685             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.366 |    0.438 | 
     | cpuregs_reg[14][8]  | D ^          | DFF_X1    | 0.000 |   0.366 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 683: MET Setup Check with Pin cpuregs_reg[6][8]/CK 
Endpoint:   cpuregs_reg[6][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.366
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.038 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.203 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.239 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.259 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.276 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.249 |    0.322 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.269 |    0.341 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.333 |    0.405 | 
     | g225479             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.348 |    0.420 | 
     | g197233             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.366 |    0.438 | 
     | cpuregs_reg[6][8]   | D ^          | DFF_X1    | 0.000 |   0.366 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 684: MET Setup Check with Pin cpuregs_reg[28][21]/CK 
Endpoint:   cpuregs_reg[28][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.366
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.142 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.166 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.191 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.214 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.248 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.286 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.306 | 
     | g221846             | A v -> Z v   | XOR2_X1  | 0.056 |   0.290 |    0.362 | 
     | FE_RC_2605_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.305 |    0.377 | 
     | FE_RC_2604_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.320 |    0.392 | 
     | FE_RC_2603_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.340 |    0.412 | 
     | g221858             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.355 |    0.427 | 
     | FE_RC_543_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.366 |    0.439 | 
     | cpuregs_reg[28][21] | D ^          | DFF_X1   | 0.000 |   0.366 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 685: MET Setup Check with Pin cpuregs_reg[14][6]/CK 
Endpoint:   cpuregs_reg[14][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.372
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.134 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.160 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.186 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.220 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.237 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.247 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.294 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.350 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.359 | 
     | g210979_dup         | A1 v -> ZN v | OR2_X2   | 0.052 |   0.339 |    0.411 | 
     | g227679             | A1 v -> ZN ^ | NAND2_X1 | 0.017 |   0.355 |    0.428 | 
     | g226001             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.445 | 
     | cpuregs_reg[14][6]  | D v          | DFF_X1   | 0.000 |   0.372 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 686: MET Setup Check with Pin cpuregs_reg[13][3]/CK 
Endpoint:   cpuregs_reg[13][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.368
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.038 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.137 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.175 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.207 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.234 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.253 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.286 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.329 | 
     | g217402            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.301 |    0.373 | 
     | FE_OCPC406_n_23223 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.334 |    0.406 | 
     | g198283            | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.347 |    0.420 | 
     | g196636            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.368 |    0.440 | 
     | cpuregs_reg[13][3] | D ^          | DFF_X1   | 0.000 |   0.368 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 687: MET Setup Check with Pin cpuregs_reg[13][2]/CK 
Endpoint:   cpuregs_reg[13][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.368
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.038 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.137 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.175 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.207 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.234 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.253 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.286 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.329 | 
     | g217402            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.301 |    0.373 | 
     | FE_OCPC406_n_23223 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.334 |    0.406 | 
     | g198739            | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.347 |    0.420 | 
     | g196633            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.368 |    0.440 | 
     | cpuregs_reg[13][2] | D ^          | DFF_X1   | 0.000 |   0.368 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 688: MET Setup Check with Pin cpuregs_reg[20][8]/CK 
Endpoint:   cpuregs_reg[20][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.366
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.038 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.174 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.203 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.239 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.259 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.276 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.249 |    0.322 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.269 |    0.341 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.333 |    0.406 | 
     | g225489             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.348 |    0.421 | 
     | g196985             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.366 |    0.438 | 
     | cpuregs_reg[20][8]  | D ^          | DFF_X1    | 0.000 |   0.366 |    0.438 | 
     +-----------------------------------------------------------------------------+ 
Path 689: MET Setup Check with Pin cpuregs_reg[18][21]/CK 
Endpoint:   cpuregs_reg[18][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.369
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.038 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.137 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.175 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.207 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.234 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.253 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.285 | 
     | g226141             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.318 | 
     | FE_OCPC202_n_32482  | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.343 | 
     | g226147             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.311 |    0.384 | 
     | FE_OCPC457_n_32489  | A ^ -> Z ^   | BUF_X8   | 0.024 |   0.335 |    0.408 | 
     | FE_RC_800_0         | A1 ^ -> ZN ^ | OR2_X1   | 0.022 |   0.357 |    0.430 | 
     | FE_RC_799_0         | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.369 |    0.441 | 
     | cpuregs_reg[18][21] | D v          | DFF_X1   | 0.000 |   0.369 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 690: MET Setup Check with Pin cpuregs_reg[13][1]/CK 
Endpoint:   cpuregs_reg[13][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.368
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.038 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.137 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.175 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.207 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.234 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.254 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.286 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.329 | 
     | g217402            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.301 |    0.374 | 
     | FE_OCPC406_n_23223 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.334 |    0.406 | 
     | g198282            | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.347 |    0.420 | 
     | g196632            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.368 |    0.440 | 
     | cpuregs_reg[13][1] | D ^          | DFF_X1   | 0.000 |   0.368 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 691: MET Setup Check with Pin cpuregs_reg[23][10]/CK 
Endpoint:   cpuregs_reg[23][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.371
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.169 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.209 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.234 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.266 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.307 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.320 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.386 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.401 | 
     | FE_OCPC214_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.339 |    0.412 | 
     | g214829             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.354 |    0.427 | 
     | g214828             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.443 | 
     | cpuregs_reg[23][10] | D v          | DFF_X1    | 0.000 |   0.371 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 692: MET Setup Check with Pin cpuregs_reg[19][21]/CK 
Endpoint:   cpuregs_reg[19][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.366
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.142 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.166 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.191 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.214 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.248 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.286 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.306 | 
     | g221846             | A v -> Z v   | XOR2_X1  | 0.056 |   0.290 |    0.362 | 
     | FE_RC_2605_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.305 |    0.377 | 
     | FE_RC_2604_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.320 |    0.392 | 
     | FE_RC_2603_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.340 |    0.412 | 
     | g221855             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.354 |    0.426 | 
     | FE_RC_572_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.366 |    0.439 | 
     | cpuregs_reg[19][21] | D ^          | DFF_X1   | 0.000 |   0.366 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 693: MET Setup Check with Pin cpuregs_reg[16][21]/CK 
Endpoint:   cpuregs_reg[16][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.366
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.142 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.166 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.191 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.214 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.248 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.286 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.306 | 
     | g221846             | A v -> Z v   | XOR2_X1  | 0.056 |   0.290 |    0.362 | 
     | FE_RC_2605_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.305 |    0.377 | 
     | FE_RC_2604_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.320 |    0.392 | 
     | FE_RC_2603_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.340 |    0.412 | 
     | g221856             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.354 |    0.426 | 
     | FE_RC_608_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.366 |    0.439 | 
     | cpuregs_reg[16][21] | D ^          | DFF_X1   | 0.000 |   0.366 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 694: MET Setup Check with Pin cpuregs_reg[15][21]/CK 
Endpoint:   cpuregs_reg[15][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.366
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.142 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.166 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.191 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.214 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.248 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.286 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.306 | 
     | g221846             | A v -> Z v   | XOR2_X1  | 0.056 |   0.290 |    0.362 | 
     | FE_RC_2605_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.305 |    0.377 | 
     | FE_RC_2604_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.320 |    0.392 | 
     | FE_RC_2603_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.340 |    0.412 | 
     | g221854             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.354 |    0.426 | 
     | FE_RC_574_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.366 |    0.439 | 
     | cpuregs_reg[15][21] | D ^          | DFF_X1   | 0.000 |   0.366 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 695: MET Setup Check with Pin cpuregs_reg[7][21]/CK 
Endpoint:   cpuregs_reg[7][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.366
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.142 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.166 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.191 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.214 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.248 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.286 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.306 | 
     | g221846             | A v -> Z v   | XOR2_X1  | 0.056 |   0.290 |    0.362 | 
     | FE_RC_2605_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.305 |    0.377 | 
     | FE_RC_2604_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.320 |    0.392 | 
     | FE_RC_2603_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.340 |    0.412 | 
     | g223931             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.354 |    0.426 | 
     | FE_RC_835_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.366 |    0.439 | 
     | cpuregs_reg[7][21]  | D ^          | DFF_X1   | 0.000 |   0.366 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 696: MET Setup Check with Pin cpuregs_reg[1][10]/CK 
Endpoint:   cpuregs_reg[1][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.371
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.169 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.209 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.235 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.266 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.307 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.320 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.386 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.401 | 
     | FE_OCPC214_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.339 |    0.412 | 
     | g207367             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.354 |    0.427 | 
     | g196665             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.443 | 
     | cpuregs_reg[1][10]  | D v          | DFF_X1    | 0.000 |   0.371 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 697: MET Setup Check with Pin cpuregs_reg[7][10]/CK 
Endpoint:   cpuregs_reg[7][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.371
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.169 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.209 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.235 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.266 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.307 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.320 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.386 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.401 | 
     | FE_OCPC214_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.339 |    0.412 | 
     | g223942             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.354 |    0.427 | 
     | g197303             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.443 | 
     | cpuregs_reg[7][10]  | D v          | DFF_X1    | 0.000 |   0.371 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 698: MET Setup Check with Pin cpuregs_reg[3][10]/CK 
Endpoint:   cpuregs_reg[3][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.371
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.169 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.209 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.235 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.266 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.307 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.320 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.386 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.401 | 
     | FE_OCPC214_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.339 |    0.412 | 
     | g198449             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.354 |    0.427 | 
     | g196941             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.443 | 
     | cpuregs_reg[3][10]  | D v          | DFF_X1    | 0.000 |   0.371 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 699: MET Setup Check with Pin cpuregs_reg[15][10]/CK 
Endpoint:   cpuregs_reg[15][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.371
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.169 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.209 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.235 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.266 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.307 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.320 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.386 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.401 | 
     | FE_OCPC214_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.339 |    0.412 | 
     | g215876             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.354 |    0.427 | 
     | g218179             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.443 | 
     | cpuregs_reg[15][10] | D v          | DFF_X1    | 0.000 |   0.371 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 700: MET Setup Check with Pin count_instr_reg[50]/CK 
Endpoint:   count_instr_reg[50]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.366
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.078 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.168 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.195 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.258 | 
     | inc_add_1559_34_g225013 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.261 |    0.334 | 
     | g218867                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.299 |    0.372 | 
     | g217230                 | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.337 |    0.410 | 
     | g210089                 | B1 ^ -> ZN v | AOI21_X1 | 0.016 |   0.353 |    0.426 | 
     | g200153                 | A v -> ZN ^  | INV_X1   | 0.013 |   0.366 |    0.439 | 
     | count_instr_reg[50]     | D ^          | DFF_X2   | 0.000 |   0.366 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 701: MET Setup Check with Pin cpuregs_reg[16][10]/CK 
Endpoint:   cpuregs_reg[16][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.371
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.169 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.209 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.235 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.266 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.307 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.320 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.386 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.401 | 
     | FE_OCPC214_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.339 |    0.412 | 
     | g198360             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.354 |    0.427 | 
     | g196777             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.443 | 
     | cpuregs_reg[16][10] | D v          | DFF_X1    | 0.000 |   0.371 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 702: MET Setup Check with Pin cpuregs_reg[13][10]/CK 
Endpoint:   cpuregs_reg[13][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.370
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.169 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.209 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.235 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.266 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.307 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.320 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.386 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.401 | 
     | FE_OCPC212_n_31553  | A ^ -> ZN v  | INV_X4    | 0.010 |   0.338 |    0.411 | 
     | g198292             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.353 |    0.426 | 
     | g196646             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.370 |    0.442 | 
     | cpuregs_reg[13][10] | D v          | DFF_X1    | 0.000 |   0.370 |    0.442 | 
     +-----------------------------------------------------------------------------+ 
Path 703: MET Setup Check with Pin cpuregs_reg[16][26]/CK 
Endpoint:   cpuregs_reg[16][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.031 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.138 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.162 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.226 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.261 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.220 |    0.292 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1  | 0.025 |   0.245 |    0.318 | 
     | g221812_dup          | B1 v -> ZN ^ | OAI221_X4 | 0.093 |   0.338 |    0.410 | 
     | g213284              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.351 |    0.423 | 
     | g196804              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.368 |    0.441 | 
     | cpuregs_reg[16][26]  | D ^          | DFF_X1    | 0.000 |   0.368 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 704: MET Setup Check with Pin cpuregs_reg[7][26]/CK 
Endpoint:   cpuregs_reg[7][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.031 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.138 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.162 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.226 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.261 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.220 |    0.292 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1  | 0.025 |   0.245 |    0.318 | 
     | g221812_dup          | B1 v -> ZN ^ | OAI221_X4 | 0.093 |   0.338 |    0.410 | 
     | g223934              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.351 |    0.423 | 
     | g197343              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.368 |    0.441 | 
     | cpuregs_reg[7][26]   | D ^          | DFF_X1    | 0.000 |   0.368 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 705: MET Setup Check with Pin cpuregs_reg[29][26]/CK 
Endpoint:   cpuregs_reg[29][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.031 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.138 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.163 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.226 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.261 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.220 |    0.292 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1  | 0.025 |   0.245 |    0.318 | 
     | g221812_dup          | B1 v -> ZN ^ | OAI221_X4 | 0.093 |   0.338 |    0.410 | 
     | g213285              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.351 |    0.423 | 
     | g197171              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.368 |    0.441 | 
     | cpuregs_reg[29][26]  | D ^          | DFF_X1    | 0.000 |   0.368 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 706: MET Setup Check with Pin cpuregs_reg[19][26]/CK 
Endpoint:   cpuregs_reg[19][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.031 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.138 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.163 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.226 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.261 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.220 |    0.292 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1  | 0.025 |   0.245 |    0.318 | 
     | g221812_dup          | B1 v -> ZN ^ | OAI221_X4 | 0.093 |   0.338 |    0.410 | 
     | g215823              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.351 |    0.423 | 
     | g218083              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.368 |    0.441 | 
     | cpuregs_reg[19][26]  | D ^          | DFF_X1    | 0.000 |   0.368 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 707: MET Setup Check with Pin cpuregs_reg[26][26]/CK 
Endpoint:   cpuregs_reg[26][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.370
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.031 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.138 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.163 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.226 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.262 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.220 |    0.292 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.245 |    0.318 | 
     | FE_RC_732_0          | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.263 |    0.336 | 
     | FE_RC_731_0          | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.284 |    0.357 | 
     | FE_RC_2554_0         | A v -> ZN ^  | INV_X2   | 0.014 |   0.298 |    0.371 | 
     | FE_RC_2553_0         | A1 ^ -> ZN v | NAND2_X2 | 0.022 |   0.320 |    0.393 | 
     | FE_RC_2552_0_dup     | A1 v -> ZN ^ | NAND3_X4 | 0.023 |   0.343 |    0.415 | 
     | g213308              | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.357 |    0.430 | 
     | FE_RC_640_0          | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.370 |    0.443 | 
     | cpuregs_reg[26][26]  | D ^          | DFF_X1   | 0.000 |   0.370 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 708: MET Setup Check with Pin count_cycle_reg[53]/CK 
Endpoint:   count_cycle_reg[53]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.365
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.035 |    0.038 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.149 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.191 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.254 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.260 |    0.333 | 
     | g226514                      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.299 |    0.372 | 
     | inc_add_1428_40_g222441      | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.334 |    0.407 | 
     | g201011                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.365 |    0.438 | 
     | count_cycle_reg[53]          | D ^          | DFF_X1   | 0.000 |   0.365 |    0.438 | 
     +-------------------------------------------------------------------------------------+ 
Path 709: MET Setup Check with Pin cpuregs_reg[14][18]/CK 
Endpoint:   cpuregs_reg[14][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.358
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.142 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.167 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.192 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.215 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.248 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.287 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.306 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.325 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.346 | 
     | FE_RC_2637_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.363 | 
     | FE_RC_2635_0        | A2 ^ -> ZN v | NAND2_X4 | 0.015 |   0.305 |    0.377 | 
     | FE_RC_2643_0        | A1 v -> ZN ^ | NAND3_X4 | 0.028 |   0.332 |    0.405 | 
     | g223644             | A1 ^ -> ZN v | NAND2_X2 | 0.013 |   0.345 |    0.418 | 
     | FE_RC_2408_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.358 |    0.431 | 
     | cpuregs_reg[14][18] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.431 | 
     +----------------------------------------------------------------------------+ 
Path 710: MET Setup Check with Pin cpuregs_reg[26][28]/CK 
Endpoint:   cpuregs_reg[26][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.142 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.167 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.192 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.215 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.248 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.285 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.314 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.359 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.377 | 
     | FE_RC_2486_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.321 |    0.393 | 
     | FE_RC_2485_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.341 |    0.414 | 
     | g207661             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.355 |    0.428 | 
     | FE_RC_527_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.368 |    0.441 | 
     | cpuregs_reg[26][28] | D ^          | DFF_X1   | 0.000 |   0.368 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 711: MET Setup Check with Pin cpuregs_reg[6][10]/CK 
Endpoint:   cpuregs_reg[6][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.370
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.170 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.209 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.235 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.266 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.308 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.321 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.386 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.401 | 
     | FE_OCPC212_n_31553  | A ^ -> ZN v  | INV_X4    | 0.010 |   0.338 |    0.411 | 
     | g207535             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.353 |    0.426 | 
     | g197231             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.370 |    0.443 | 
     | cpuregs_reg[6][10]  | D v          | DFF_X1    | 0.000 |   0.370 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 712: MET Setup Check with Pin count_cycle_reg[45]/CK 
Endpoint:   count_cycle_reg[45]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.365
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.035 |    0.038 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.149 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.191 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.254 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.260 |    0.333 | 
     | inc_add_1428_40_g222186      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.299 |    0.372 | 
     | inc_add_1428_40_g1099        | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.334 |    0.407 | 
     | g200985                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.365 |    0.438 | 
     | count_cycle_reg[45]          | D ^          | DFF_X1   | 0.000 |   0.365 |    0.438 | 
     +-------------------------------------------------------------------------------------+ 
Path 713: MET Setup Check with Pin count_cycle_reg[44]/CK 
Endpoint:   count_cycle_reg[44]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.365
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.035 |    0.038 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.149 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.191 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.254 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.260 |    0.333 | 
     | inc_add_1428_40_g222182      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.299 |    0.372 | 
     | inc_add_1428_40_g1107        | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.334 |    0.407 | 
     | g201137                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.365 |    0.438 | 
     | count_cycle_reg[44]          | D ^          | DFF_X1   | 0.000 |   0.365 |    0.438 | 
     +-------------------------------------------------------------------------------------+ 
Path 714: MET Setup Check with Pin count_cycle_reg[43]/CK 
Endpoint:   count_cycle_reg[43]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.365
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.035 |    0.038 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.149 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.191 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.254 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.260 |    0.333 | 
     | inc_add_1428_40_g222184      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.299 |    0.372 | 
     | inc_add_1428_40_g1100        | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.334 |    0.407 | 
     | g200991                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.365 |    0.438 | 
     | count_cycle_reg[43]          | D ^          | DFF_X1   | 0.000 |   0.365 |    0.438 | 
     +-------------------------------------------------------------------------------------+ 
Path 715: MET Setup Check with Pin count_cycle_reg[41]/CK 
Endpoint:   count_cycle_reg[41]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.365
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.035 |    0.038 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.149 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.191 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.254 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.260 |    0.333 | 
     | g224275                      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.299 |    0.372 | 
     | inc_add_1428_40_g222503      | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.334 |    0.407 | 
     | g201022                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.365 |    0.438 | 
     | count_cycle_reg[41]          | D ^          | DFF_X1   | 0.000 |   0.365 |    0.438 | 
     +-------------------------------------------------------------------------------------+ 
Path 716: MET Setup Check with Pin count_cycle_reg[38]/CK 
Endpoint:   count_cycle_reg[38]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.365
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.035 |    0.038 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.149 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.191 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.254 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.260 |    0.333 | 
     | inc_add_1428_40_g222185      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.299 |    0.372 | 
     | inc_add_1428_40_g1113        | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.334 |    0.407 | 
     | g200987                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.365 |    0.438 | 
     | count_cycle_reg[38]          | D ^          | DFF_X1   | 0.000 |   0.365 |    0.438 | 
     +-------------------------------------------------------------------------------------+ 
Path 717: MET Setup Check with Pin count_cycle_reg[37]/CK 
Endpoint:   count_cycle_reg[37]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.365
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.035 |    0.038 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.149 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.191 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.254 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.260 |    0.333 | 
     | g224277                      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.299 |    0.372 | 
     | inc_add_1428_40_g222497      | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.334 |    0.407 | 
     | g200994                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.365 |    0.438 | 
     | count_cycle_reg[37]          | D ^          | DFF_X1   | 0.000 |   0.365 |    0.438 | 
     +-------------------------------------------------------------------------------------+ 
Path 718: MET Setup Check with Pin count_cycle_reg[36]/CK 
Endpoint:   count_cycle_reg[36]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.365
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.035 |    0.038 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.149 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.191 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.254 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.260 |    0.333 | 
     | inc_add_1428_40_g222187      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.299 |    0.372 | 
     | inc_add_1428_40_g1114        | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.334 |    0.407 | 
     | g200999                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.365 |    0.438 | 
     | count_cycle_reg[36]          | D ^          | DFF_X1   | 0.000 |   0.365 |    0.438 | 
     +-------------------------------------------------------------------------------------+ 
Path 719: MET Setup Check with Pin count_cycle_reg[35]/CK 
Endpoint:   count_cycle_reg[35]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.365
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.035 |    0.038 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.149 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.191 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.254 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.260 |    0.333 | 
     | g224278                      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.299 |    0.372 | 
     | inc_add_1428_40_g222491      | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.334 |    0.407 | 
     | g201153                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.365 |    0.438 | 
     | count_cycle_reg[35]          | D ^          | DFF_X1   | 0.000 |   0.365 |    0.438 | 
     +-------------------------------------------------------------------------------------+ 
Path 720: MET Setup Check with Pin count_cycle_reg[34]/CK 
Endpoint:   count_cycle_reg[34]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.365
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.035 |    0.038 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.149 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.191 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.254 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.260 |    0.333 | 
     | inc_add_1428_40_g222180      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.299 |    0.372 | 
     | inc_add_1428_40_g1116        | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.334 |    0.407 | 
     | g200978                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.365 |    0.438 | 
     | count_cycle_reg[34]          | D ^          | DFF_X1   | 0.000 |   0.365 |    0.438 | 
     +-------------------------------------------------------------------------------------+ 
Path 721: MET Setup Check with Pin cpuregs_reg[21][6]/CK 
Endpoint:   cpuregs_reg[21][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.372
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.135 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.161 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.187 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.220 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.238 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.247 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.295 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.350 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.360 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4   | 0.050 |   0.337 |    0.410 | 
     | g198506             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.356 |    0.428 | 
     | g197033             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.445 | 
     | cpuregs_reg[21][6]  | D v          | DFF_X1   | 0.000 |   0.372 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 722: MET Setup Check with Pin cpuregs_reg[18][6]/CK 
Endpoint:   cpuregs_reg[18][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.372
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.135 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.161 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.187 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.220 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.238 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.247 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.295 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.350 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.360 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4   | 0.050 |   0.337 |    0.410 | 
     | g218376             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.356 |    0.428 | 
     | g196877             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.445 | 
     | cpuregs_reg[18][6]  | D v          | DFF_X1   | 0.000 |   0.372 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 723: MET Setup Check with Pin cpuregs_reg[9][6]/CK 
Endpoint:   cpuregs_reg[9][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.372
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.135 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.161 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.187 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.220 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.238 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.247 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.295 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.350 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.360 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4   | 0.050 |   0.337 |    0.410 | 
     | g198644             | A2 v -> ZN ^ | NAND2_X1 | 0.019 |   0.356 |    0.428 | 
     | g197454             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.372 |    0.445 | 
     | cpuregs_reg[9][6]   | D v          | DFF_X1   | 0.000 |   0.372 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 724: MET Setup Check with Pin cpuregs_reg[8][28]/CK 
Endpoint:   cpuregs_reg[8][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.142 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.167 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.192 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.215 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.248 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.286 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.314 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.359 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.377 | 
     | FE_RC_2486_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.321 |    0.394 | 
     | FE_RC_2485_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.341 |    0.414 | 
     | g213139             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.355 |    0.428 | 
     | FE_RC_519_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.368 |    0.441 | 
     | cpuregs_reg[8][28]  | D ^          | DFF_X1   | 0.000 |   0.368 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 725: MET Setup Check with Pin cpuregs_reg[24][28]/CK 
Endpoint:   cpuregs_reg[24][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.142 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.167 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.192 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.215 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.248 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.286 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.314 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.359 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.377 | 
     | FE_RC_2486_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.321 |    0.394 | 
     | FE_RC_2485_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.341 |    0.414 | 
     | g214760             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.355 |    0.428 | 
     | FE_RC_2708_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.368 |    0.441 | 
     | cpuregs_reg[24][28] | D ^          | DFF_X1   | 0.000 |   0.368 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 726: MET Setup Check with Pin cpuregs_reg[29][10]/CK 
Endpoint:   cpuregs_reg[29][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.367
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.031 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.170 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.209 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.235 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.266 | 
     | add_1312_30_g214526 | A v -> ZN ^  | XNOR2_X1  | 0.030 |   0.224 |    0.297 | 
     | g207398             | A ^ -> ZN v  | INV_X1    | 0.009 |   0.232 |    0.305 | 
     | g225257             | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.307 |    0.380 | 
     | FE_OCPC211_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.317 |    0.390 | 
     | FE_OCPC214_n_31553  | A v -> ZN ^  | INV_X8    | 0.016 |   0.334 |    0.407 | 
     | g221475             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.347 |    0.420 | 
     | g196801             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.367 |    0.440 | 
     | cpuregs_reg[29][10] | D ^          | DFF_X1    | 0.000 |   0.367 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 727: MET Setup Check with Pin cpuregs_reg[8][10]/CK 
Endpoint:   cpuregs_reg[8][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.367
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.032 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.170 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.210 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.235 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.267 | 
     | add_1312_30_g214526 | A v -> ZN ^  | XNOR2_X1  | 0.030 |   0.224 |    0.297 | 
     | g207398             | A ^ -> ZN v  | INV_X1    | 0.009 |   0.232 |    0.305 | 
     | g225257             | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.307 |    0.380 | 
     | FE_OCPC211_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.317 |    0.391 | 
     | FE_OCPC214_n_31553  | A v -> ZN ^  | INV_X8    | 0.016 |   0.334 |    0.407 | 
     | g213147             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.347 |    0.420 | 
     | g196879             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.367 |    0.440 | 
     | cpuregs_reg[8][10]  | D ^          | DFF_X1    | 0.000 |   0.367 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 728: MET Setup Check with Pin cpuregs_reg[22][5]/CK 
Endpoint:   cpuregs_reg[22][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.038 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.175 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.204 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.240 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.255 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.292 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.333 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.346 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.405 | 
     | g213188             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.351 |    0.424 | 
     | g218292             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.368 |    0.441 | 
     | cpuregs_reg[22][5]  | D v          | DFF_X1   | 0.000 |   0.368 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 729: MET Setup Check with Pin reg_out_reg[15]/CK 
Endpoint:   reg_out_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.358
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]                | CK ^         |           |       |  -0.035 |    0.038 | 
     | reg_pc_reg[2]                | CK ^ -> Q v  | DFF_X2    | 0.112 |   0.077 |    0.150 | 
     | FE_RC_2342_0                 | B2 v -> ZN ^ | OAI22_X1  | 0.043 |   0.120 |    0.193 | 
     | FE_RC_149_0                  | A ^ -> ZN v  | INV_X1    | 0.010 |   0.130 |    0.203 | 
     | FE_RC_148_0                  | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.143 |    0.216 | 
     | FE_RC_147_0                  | A1 ^ -> ZN v | NAND3_X1  | 0.021 |   0.164 |    0.237 | 
     | FE_OCPC168_add_1801_23_n_708 | A v -> ZN ^  | INV_X2    | 0.021 |   0.186 |    0.259 | 
     | FE_RC_6_0                    | C1 ^ -> ZN v | OAI211_X4 | 0.021 |   0.207 |    0.280 | 
     | FE_OCPC166_n_19378           | A v -> ZN ^  | INV_X1    | 0.040 |   0.246 |    0.320 | 
     | FE_RC_1015_0                 | C1 ^ -> ZN v | OAI211_X1 | 0.026 |   0.273 |    0.346 | 
     | add_1801_23_g978             | A v -> ZN v  | XNOR2_X1  | 0.040 |   0.313 |    0.386 | 
     | g200998                      | A1 v -> ZN ^ | NAND2_X1  | 0.019 |   0.332 |    0.405 | 
     | FE_RC_1076_0                 | A2 ^ -> ZN v | NAND4_X2  | 0.026 |   0.358 |    0.431 | 
     | reg_out_reg[15]              | D v          | DFF_X1    | 0.000 |   0.358 |    0.431 | 
     +--------------------------------------------------------------------------------------+ 
Path 730: MET Setup Check with Pin cpuregs_reg[31][5]/CK 
Endpoint:   cpuregs_reg[31][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.039 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.175 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.204 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.240 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.255 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.292 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.334 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.346 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.405 | 
     | g213222             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.351 |    0.424 | 
     | g215726             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.368 |    0.441 | 
     | cpuregs_reg[31][5]  | D v          | DFF_X1   | 0.000 |   0.368 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 731: MET Setup Check with Pin cpuregs_reg[15][5]/CK 
Endpoint:   cpuregs_reg[15][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.039 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.176 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.204 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.240 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.256 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.292 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.334 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.346 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.405 | 
     | g215870             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.351 |    0.424 | 
     | g218195             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.368 |    0.441 | 
     | cpuregs_reg[15][5]  | D v          | DFF_X1   | 0.000 |   0.368 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 732: MET Setup Check with Pin cpuregs_reg[13][26]/CK 
Endpoint:   cpuregs_reg[13][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.369
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |          |       |  -0.042 |    0.032 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1   | 0.106 |   0.065 |    0.138 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2   | 0.025 |   0.090 |    0.163 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.153 |    0.227 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.189 |    0.262 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.220 |    0.293 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.245 |    0.319 | 
     | FE_RC_732_0          | A1 v -> ZN ^ | NAND2_X1 | 0.018 |   0.263 |    0.337 | 
     | FE_RC_731_0          | A ^ -> ZN v  | OAI21_X1 | 0.021 |   0.284 |    0.358 | 
     | FE_RC_2554_0         | A v -> ZN ^  | INV_X2   | 0.014 |   0.298 |    0.372 | 
     | FE_RC_2553_0         | A1 ^ -> ZN v | NAND2_X2 | 0.022 |   0.320 |    0.393 | 
     | FE_RC_2552_0_dup     | A1 v -> ZN ^ | NAND3_X4 | 0.023 |   0.343 |    0.416 | 
     | g217405              | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.357 |    0.430 | 
     | FE_RC_829_0          | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.369 |    0.443 | 
     | cpuregs_reg[13][26]  | D ^          | DFF_X1   | 0.000 |   0.369 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 733: MET Setup Check with Pin cpuregs_reg[7][5]/CK 
Endpoint:   cpuregs_reg[7][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.039 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.176 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.204 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.240 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.256 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.292 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.334 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.346 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.405 | 
     | g223943             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.351 |    0.424 | 
     | g197296             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.368 |    0.441 | 
     | cpuregs_reg[7][5]   | D v          | DFF_X1   | 0.000 |   0.368 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 734: MET Setup Check with Pin cpuregs_reg[26][5]/CK 
Endpoint:   cpuregs_reg[26][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.039 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.176 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.204 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.240 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.256 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.292 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.334 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.346 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.405 | 
     | g197758             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.351 |    0.424 | 
     | g196724             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.368 |    0.441 | 
     | cpuregs_reg[26][5]  | D v          | DFF_X1   | 0.000 |   0.368 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 735: MET Setup Check with Pin cpuregs_reg[23][18]/CK 
Endpoint:   cpuregs_reg[23][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.367
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.039 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.143 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.167 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.192 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.215 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.249 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.287 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.307 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.326 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.346 | 
     | FE_RC_2740_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.291 |    0.364 | 
     | FE_RC_2738_0        | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.311 |    0.385 | 
     | FE_RC_2745_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.412 | 
     | g223660             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.427 | 
     | FE_RC_749_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.367 |    0.440 | 
     | cpuregs_reg[23][18] | D ^          | DFF_X1   | 0.000 |   0.367 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 736: MET Setup Check with Pin cpuregs_reg[29][14]/CK 
Endpoint:   cpuregs_reg[29][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.023
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.446
- Arrival Time                  0.373
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |          |       |  -0.042 |    0.032 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1   | 0.103 |   0.061 |    0.135 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.085 |    0.159 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4   | 0.021 |   0.107 |    0.180 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.144 |    0.218 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2  | 0.045 |   0.190 |    0.263 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1 | 0.028 |   0.218 |    0.291 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2 | 0.037 |   0.255 |    0.328 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1   | 0.017 |   0.271 |    0.345 | 
     | FE_RC_2787_0        | A1 ^ -> ZN v | OAI22_X1 | 0.019 |   0.290 |    0.363 | 
     | FE_RC_2786_0        | A1 v -> ZN v | OR2_X4   | 0.055 |   0.344 |    0.418 | 
     | g223595             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.361 |    0.434 | 
     | FE_RC_2761_0        | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.373 |    0.446 | 
     | cpuregs_reg[29][14] | D v          | DFF_X1   | 0.000 |   0.373 |    0.446 | 
     +----------------------------------------------------------------------------+ 
Path 737: MET Setup Check with Pin count_cycle_reg[51]/CK 
Endpoint:   count_cycle_reg[51]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.365
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.035 |    0.039 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.150 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.192 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.255 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.260 |    0.333 | 
     | g226520                      | A1 ^ -> ZN ^ | AND2_X1  | 0.039 |   0.299 |    0.372 | 
     | inc_add_1428_40_g222448      | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.334 |    0.408 | 
     | g201020                      | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.365 |    0.439 | 
     | count_cycle_reg[51]          | D ^          | DFF_X2   | 0.000 |   0.365 |    0.439 | 
     +-------------------------------------------------------------------------------------+ 
Path 738: MET Setup Check with Pin cpuregs_reg[14][28]/CK 
Endpoint:   cpuregs_reg[14][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.367
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.039 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.143 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.167 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.192 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.216 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.249 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.286 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.315 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.360 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.378 | 
     | FE_RC_2486_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.321 |    0.394 | 
     | FE_RC_2485_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.341 |    0.414 | 
     | g207649             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.355 |    0.428 | 
     | FE_RC_541_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.367 |    0.441 | 
     | cpuregs_reg[14][28] | D ^          | DFF_X1   | 0.000 |   0.367 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 739: MET Setup Check with Pin cpuregs_reg[9][28]/CK 
Endpoint:   cpuregs_reg[9][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.367
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.039 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.143 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.167 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.192 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.216 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.249 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.286 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.315 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.360 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.378 | 
     | FE_RC_2486_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.321 |    0.394 | 
     | FE_RC_2485_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.341 |    0.414 | 
     | g207651             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.355 |    0.428 | 
     | FE_RC_515_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.367 |    0.441 | 
     | cpuregs_reg[9][28]  | D ^          | DFF_X1   | 0.000 |   0.367 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 740: MET Setup Check with Pin cpuregs_reg[22][18]/CK 
Endpoint:   cpuregs_reg[22][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.367
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.039 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.143 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.167 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.192 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.216 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.249 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.288 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.307 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.326 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.347 | 
     | FE_RC_2740_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.291 |    0.364 | 
     | FE_RC_2738_0        | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.311 |    0.385 | 
     | FE_RC_2745_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.412 | 
     | g223664             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.427 | 
     | FE_RC_759_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.367 |    0.440 | 
     | cpuregs_reg[22][18] | D ^          | DFF_X1   | 0.000 |   0.367 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 741: MET Setup Check with Pin cpuregs_reg[13][28]/CK 
Endpoint:   cpuregs_reg[13][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.367
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.039 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.143 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.167 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.192 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.216 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.249 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.286 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.315 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.360 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.378 | 
     | FE_RC_2486_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.321 |    0.394 | 
     | FE_RC_2485_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.341 |    0.414 | 
     | g207658             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.355 |    0.428 | 
     | FE_RC_523_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.367 |    0.441 | 
     | cpuregs_reg[13][28] | D ^          | DFF_X1   | 0.000 |   0.367 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 742: MET Setup Check with Pin cpuregs_reg[19][5]/CK 
Endpoint:   cpuregs_reg[19][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.368
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.039 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.176 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.204 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.240 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.256 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.292 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.334 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.346 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.405 | 
     | g58                 | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.351 |    0.424 | 
     | g222963             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.368 |    0.441 | 
     | cpuregs_reg[19][5]  | D v          | DFF_X1   | 0.000 |   0.368 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 743: MET Setup Check with Pin cpuregs_reg[28][10]/CK 
Endpoint:   cpuregs_reg[28][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.371
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.032 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.170 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.210 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.236 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.267 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.308 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.321 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.387 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.402 | 
     | FE_OCPC214_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.339 |    0.413 | 
     | g214669             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.354 |    0.428 | 
     | g197348             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.444 | 
     | cpuregs_reg[28][10] | D v          | DFF_X1    | 0.000 |   0.371 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 744: MET Setup Check with Pin cpuregs_reg[18][10]/CK 
Endpoint:   cpuregs_reg[18][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.371
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.032 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.171 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.210 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.236 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.267 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.308 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.321 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.387 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.402 | 
     | FE_OCPC214_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.339 |    0.413 | 
     | g218372             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.354 |    0.428 | 
     | g196886             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.371 |    0.445 | 
     | cpuregs_reg[18][10] | D v          | DFF_X1    | 0.000 |   0.371 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 745: MET Setup Check with Pin cpuregs_reg[20][14]/CK 
Endpoint:   cpuregs_reg[20][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.023
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.446
- Arrival Time                  0.373
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.032 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.135 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.159 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.180 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.218 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.263 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1  | 0.028 |   0.218 |    0.291 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2  | 0.037 |   0.255 |    0.328 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1    | 0.017 |   0.271 |    0.345 | 
     | g223567             | A1 ^ -> ZN v | OAI222_X4 | 0.072 |   0.343 |    0.417 | 
     | g223569             | A2 v -> ZN ^ | NAND2_X1  | 0.017 |   0.361 |    0.434 | 
     | FE_RC_2770_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.373 |    0.446 | 
     | cpuregs_reg[20][14] | D v          | DFF_X1    | 0.000 |   0.373 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 746: MET Setup Check with Pin cpu_state_reg[6]/CK 
Endpoint:   cpu_state_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.364
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]   | CK ^         |           |       |  -0.034 |    0.040 | 
     | reg_op1_reg[1]   | CK ^ -> Q ^  | DFF_X2    | 0.154 |   0.120 |    0.194 | 
     | g90381__222112   | A1 ^ -> ZN ^ | OR2_X1    | 0.038 |   0.158 |    0.232 | 
     | g222114          | A ^ -> ZN v  | OAI211_X1 | 0.028 |   0.185 |    0.259 | 
     | g200454          | A v -> ZN ^  | AOI21_X1  | 0.050 |   0.236 |    0.309 | 
     | g200394          | A ^ -> ZN v  | INV_X1    | 0.012 |   0.248 |    0.321 | 
     | g209573          | A1 v -> ZN v | AND3_X1   | 0.032 |   0.280 |    0.354 | 
     | g209572          | A2 v -> ZN v | AND2_X1   | 0.031 |   0.311 |    0.385 | 
     | g195626__209580  | B1 v -> ZN ^ | AOI21_X1  | 0.025 |   0.336 |    0.410 | 
     | g160             | A ^ -> ZN v  | OAI211_X1 | 0.028 |   0.364 |    0.438 | 
     | cpu_state_reg[6] | D v          | DFF_X1    | 0.000 |   0.364 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 747: MET Setup Check with Pin cpuregs_reg[4][10]/CK 
Endpoint:   cpuregs_reg[4][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.370
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.032 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.171 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.210 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.236 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.267 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.308 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.322 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.387 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.402 | 
     | FE_OCPC212_n_31553  | A ^ -> ZN v  | INV_X4    | 0.010 |   0.338 |    0.412 | 
     | g210553             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.353 |    0.427 | 
     | g210552             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.370 |    0.444 | 
     | cpuregs_reg[4][10]  | D v          | DFF_X1    | 0.000 |   0.370 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 748: MET Setup Check with Pin reg_sh_reg[2]/CK 
Endpoint:   reg_sh_reg[2]/D         (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.365
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[11]    | CK ^         |          |       |  -0.036 |    0.038 | 
     | decoded_imm_j_reg[11]    | CK ^ -> Q ^  | DFF_X2   | 0.129 |   0.094 |    0.168 | 
     | FE_OCPC337_decoded_rs2_0 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.124 |    0.198 | 
     | g216730                  | A2 ^ -> ZN v | NOR2_X4  | 0.010 |   0.134 |    0.208 | 
     | FE_OCPC281_n_22566       | A v -> Z v   | BUF_X2   | 0.033 |   0.167 |    0.241 | 
     | g200460                  | A2 v -> ZN v | AND2_X1  | 0.041 |   0.209 |    0.282 | 
     | g200032                  | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.222 |    0.296 | 
     | g90449                   | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.286 |    0.360 | 
     | g74                      | A4 ^ -> ZN v | NAND4_X2 | 0.032 |   0.318 |    0.392 | 
     | g209278                  | A2 v -> ZN ^ | NOR2_X2  | 0.031 |   0.349 |    0.423 | 
     | g196619                  | B2 ^ -> ZN v | OAI21_X1 | 0.017 |   0.365 |    0.439 | 
     | reg_sh_reg[2]            | D v          | DFF_X1   | 0.000 |   0.365 |    0.439 | 
     +---------------------------------------------------------------------------------+ 
Path 749: MET Setup Check with Pin cpuregs_reg[15][28]/CK 
Endpoint:   cpuregs_reg[15][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.365
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.039 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.143 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.168 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.193 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.216 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.249 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.287 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.315 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.360 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.378 | 
     | FE_RC_2594_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.320 |    0.394 | 
     | FE_RC_2791_0        | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.339 |    0.413 | 
     | g221875             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.353 |    0.427 | 
     | FE_RC_652_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.365 |    0.439 | 
     | cpuregs_reg[15][28] | D ^          | DFF_X1   | 0.000 |   0.365 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 750: MET Setup Check with Pin cpuregs_reg[7][28]/CK 
Endpoint:   cpuregs_reg[7][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.365
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.039 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.143 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.168 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.193 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.216 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.249 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.287 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.315 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.360 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.378 | 
     | FE_RC_2594_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.320 |    0.394 | 
     | FE_RC_2791_0        | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.339 |    0.413 | 
     | g223932             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.353 |    0.427 | 
     | FE_RC_598_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.365 |    0.439 | 
     | cpuregs_reg[7][28]  | D ^          | DFF_X1   | 0.000 |   0.365 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 751: MET Setup Check with Pin cpuregs_reg[9][26]/CK 
Endpoint:   cpuregs_reg[9][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.367
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.032 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.139 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.164 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.227 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.263 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.220 |    0.294 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1  | 0.025 |   0.245 |    0.319 | 
     | g221812              | B1 v -> ZN ^ | OAI221_X4 | 0.091 |   0.336 |    0.410 | 
     | g213293              | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.349 |    0.423 | 
     | g197510              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.367 |    0.441 | 
     | cpuregs_reg[9][26]   | D ^          | DFF_X1    | 0.000 |   0.367 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 752: MET Setup Check with Pin cpuregs_reg[6][26]/CK 
Endpoint:   cpuregs_reg[6][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.367
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.032 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.139 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.164 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.227 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.263 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.220 |    0.294 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1  | 0.025 |   0.245 |    0.319 | 
     | g221812              | B1 v -> ZN ^ | OAI221_X4 | 0.091 |   0.336 |    0.410 | 
     | g213295              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.348 |    0.422 | 
     | g197268              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.367 |    0.441 | 
     | cpuregs_reg[6][26]   | D ^          | DFF_X1    | 0.000 |   0.367 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 753: MET Setup Check with Pin cpuregs_reg[13][15]/CK 
Endpoint:   cpuregs_reg[13][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.368
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.040 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.176 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.205 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.241 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.261 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.278 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.296 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.334 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.349 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.390 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.409 | 
     | g198299             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.351 |    0.426 | 
     | g196652             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.368 |    0.442 | 
     | cpuregs_reg[13][15] | D v          | DFF_X1   | 0.000 |   0.368 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 754: MET Setup Check with Pin cpuregs_reg[27][18]/CK 
Endpoint:   cpuregs_reg[27][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.367
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.040 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.144 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.168 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.193 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.216 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.250 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.288 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.308 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.327 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.347 | 
     | FE_RC_2740_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.291 |    0.365 | 
     | FE_RC_2738_0        | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.311 |    0.385 | 
     | FE_RC_2745_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.412 | 
     | g223665             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.428 | 
     | FE_RC_855_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.367 |    0.441 | 
     | cpuregs_reg[27][18] | D ^          | DFF_X1   | 0.000 |   0.367 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 755: MET Setup Check with Pin cpuregs_reg[25][18]/CK 
Endpoint:   cpuregs_reg[25][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.367
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.040 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.144 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.168 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.193 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.216 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.250 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.288 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.308 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.327 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.347 | 
     | FE_RC_2740_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.291 |    0.365 | 
     | FE_RC_2738_0        | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.311 |    0.385 | 
     | FE_RC_2745_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.412 | 
     | g226436             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.354 |    0.428 | 
     | FE_RC_879_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.367 |    0.441 | 
     | cpuregs_reg[25][18] | D ^          | DFF_X1   | 0.000 |   0.367 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 756: MET Setup Check with Pin cpuregs_reg[14][5]/CK 
Endpoint:   cpuregs_reg[14][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.368
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.040 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.177 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.205 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.241 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.257 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.293 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.335 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.347 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.406 | 
     | g227670             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.351 |    0.425 | 
     | g221681             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.368 |    0.442 | 
     | cpuregs_reg[14][5]  | D v          | DFF_X1   | 0.000 |   0.368 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 757: MET Setup Check with Pin cpuregs_reg[11][15]/CK 
Endpoint:   cpuregs_reg[11][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.368
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.040 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.177 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.205 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.241 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.262 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.278 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.296 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.335 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.349 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.391 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.409 | 
     | g212896             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.351 |    0.426 | 
     | g197570             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.368 |    0.443 | 
     | cpuregs_reg[11][15] | D v          | DFF_X1   | 0.000 |   0.368 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 758: MET Setup Check with Pin cpuregs_reg[5][10]/CK 
Endpoint:   cpuregs_reg[5][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.366
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.033 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.171 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.211 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.236 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.268 | 
     | add_1312_30_g214526 | A v -> ZN ^  | XNOR2_X1  | 0.030 |   0.224 |    0.298 | 
     | g207398             | A ^ -> ZN v  | INV_X1    | 0.009 |   0.232 |    0.307 | 
     | g225257             | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.307 |    0.381 | 
     | FE_OCPC211_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.317 |    0.392 | 
     | FE_OCPC212_n_31553  | A v -> ZN ^  | INV_X4    | 0.015 |   0.333 |    0.407 | 
     | g210586             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.346 |    0.420 | 
     | g210585             | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.366 |    0.440 | 
     | cpuregs_reg[5][10]  | D ^          | DFF_X1    | 0.000 |   0.366 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 759: MET Setup Check with Pin cpuregs_reg[30][5]/CK 
Endpoint:   cpuregs_reg[30][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.368
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.040 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.177 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.205 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.241 | 
     | add_1312_30_g7574   | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.182 |    0.257 | 
     | add_1312_30_g211195 | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.219 |    0.293 | 
     | g200324             | B1 v -> ZN ^ | AOI22_X1 | 0.042 |   0.260 |    0.335 | 
     | g200159             | A ^ -> ZN v  | INV_X1   | 0.012 |   0.273 |    0.347 | 
     | g199892             | A1 v -> ZN v | OR2_X4   | 0.059 |   0.332 |    0.406 | 
     | g226203             | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.351 |    0.425 | 
     | g197413             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.368 |    0.442 | 
     | cpuregs_reg[30][5]  | D v          | DFF_X1   | 0.000 |   0.368 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 760: MET Setup Check with Pin cpuregs_reg[17][10]/CK 
Endpoint:   cpuregs_reg[17][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.369
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.033 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.171 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.211 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.237 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.268 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.309 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.322 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.388 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.403 | 
     | FE_OCPC214_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.339 |    0.414 | 
     | g213031             | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.352 |    0.426 | 
     | g196830             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.369 |    0.443 | 
     | cpuregs_reg[17][10] | D v          | DFF_X1    | 0.000 |   0.369 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 761: MET Setup Check with Pin cpuregs_reg[28][18]/CK 
Endpoint:   cpuregs_reg[28][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.366
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.040 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.144 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.168 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.193 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.217 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.250 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.289 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.308 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.327 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.348 | 
     | FE_RC_2740_0        | A v -> ZN ^  | INV_X1   | 0.018 |   0.291 |    0.365 | 
     | FE_RC_2738_0        | A2 ^ -> ZN v | NAND2_X2 | 0.021 |   0.311 |    0.386 | 
     | FE_RC_2745_0        | A1 v -> ZN ^ | NAND3_X4 | 0.027 |   0.338 |    0.413 | 
     | g223657             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.354 |    0.429 | 
     | FE_RC_664_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.366 |    0.441 | 
     | cpuregs_reg[28][18] | D ^          | DFF_X1   | 0.000 |   0.366 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 762: MET Setup Check with Pin cpuregs_reg[26][10]/CK 
Endpoint:   cpuregs_reg[26][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.369
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.033 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.172 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.211 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.237 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.268 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.309 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.322 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.388 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.403 | 
     | FE_OCPC214_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.339 |    0.414 | 
     | g197811             | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.352 |    0.427 | 
     | g197273             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.369 |    0.444 | 
     | cpuregs_reg[26][10] | D v          | DFF_X1    | 0.000 |   0.369 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 763: MET Setup Check with Pin cpuregs_reg[16][28]/CK 
Endpoint:   cpuregs_reg[16][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.366
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.040 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.144 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.168 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.193 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.217 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.250 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.287 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.316 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.361 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.379 | 
     | FE_RC_2594_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.320 |    0.395 | 
     | FE_RC_2791_0        | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.339 |    0.414 | 
     | g221877             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.353 |    0.428 | 
     | FE_RC_767_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.366 |    0.441 | 
     | cpuregs_reg[16][28] | D ^          | DFF_X1   | 0.000 |   0.366 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 764: MET Setup Check with Pin cpuregs_reg[21][10]/CK 
Endpoint:   cpuregs_reg[21][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.370
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.033 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.172 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.211 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.237 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.268 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.309 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.322 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.388 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.403 | 
     | FE_OCPC212_n_31553  | A ^ -> ZN v  | INV_X4    | 0.010 |   0.338 |    0.413 | 
     | g198423             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.353 |    0.428 | 
     | g197040             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.370 |    0.445 | 
     | cpuregs_reg[21][10] | D v          | DFF_X1    | 0.000 |   0.370 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 765: MET Setup Check with Pin cpuregs_reg[20][10]/CK 
Endpoint:   cpuregs_reg[20][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.370
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.033 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.172 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.211 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.237 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.268 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.309 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.322 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.388 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.403 | 
     | FE_OCPC212_n_31553  | A ^ -> ZN v  | INV_X4    | 0.010 |   0.338 |    0.413 | 
     | g222732             | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.353 |    0.428 | 
     | g226194             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.370 |    0.445 | 
     | cpuregs_reg[20][10] | D v          | DFF_X1    | 0.000 |   0.370 |    0.445 | 
     +-----------------------------------------------------------------------------+ 
Path 766: MET Setup Check with Pin cpuregs_reg[4][17]/CK 
Endpoint:   cpuregs_reg[4][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.365
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.040 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.139 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.177 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.210 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.236 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.256 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.289 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.331 | 
     | g217394            | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.303 |    0.378 | 
     | FE_OCPC467_n_23215 | A ^ -> Z ^   | BUF_X2   | 0.031 |   0.334 |    0.409 | 
     | g218928            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.347 |    0.422 | 
     | g210567            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.365 |    0.440 | 
     | cpuregs_reg[4][17] | D ^          | DFF_X1   | 0.000 |   0.365 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 767: MET Setup Check with Pin cpuregs_reg[4][15]/CK 
Endpoint:   cpuregs_reg[4][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.365
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.040 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.139 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.177 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.210 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.236 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.256 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.289 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.331 | 
     | g217394            | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.303 |    0.378 | 
     | FE_OCPC467_n_23215 | A ^ -> Z ^   | BUF_X2   | 0.031 |   0.334 |    0.409 | 
     | g198502            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.347 |    0.422 | 
     | g196620            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.365 |    0.440 | 
     | cpuregs_reg[4][15] | D ^          | DFF_X1   | 0.000 |   0.365 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 768: MET Setup Check with Pin cpuregs_reg[4][7]/CK 
Endpoint:   cpuregs_reg[4][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.365
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.040 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.139 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.177 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.210 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.236 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.256 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.289 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.331 | 
     | g217394            | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.303 |    0.378 | 
     | FE_OCPC467_n_23215 | A ^ -> Z ^   | BUF_X2   | 0.031 |   0.334 |    0.409 | 
     | g210544            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.347 |    0.422 | 
     | g210543            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.365 |    0.440 | 
     | cpuregs_reg[4][7]  | D ^          | DFF_X1   | 0.000 |   0.365 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 769: MET Setup Check with Pin cpuregs_reg[31][10]/CK 
Endpoint:   cpuregs_reg[31][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.369
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.033 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.172 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.211 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.237 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.268 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.309 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.322 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.388 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.403 | 
     | FE_OCPC214_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.339 |    0.414 | 
     | g213231             | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.352 |    0.427 | 
     | g215710             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.369 |    0.443 | 
     | cpuregs_reg[31][10] | D v          | DFF_X1    | 0.000 |   0.369 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 770: MET Setup Check with Pin cpuregs_reg[18][20]/CK 
Endpoint:   cpuregs_reg[18][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.369
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.040 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.139 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.177 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.210 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.236 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.256 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.287 | 
     | g226141             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.320 | 
     | FE_OCPC202_n_32482  | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.345 | 
     | g226147             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.311 |    0.386 | 
     | FE_OCPC457_n_32489  | A ^ -> Z ^   | BUF_X8   | 0.024 |   0.335 |    0.410 | 
     | FE_RC_922_0         | A1 ^ -> ZN ^ | OR2_X1   | 0.022 |   0.357 |    0.432 | 
     | FE_RC_921_0         | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.369 |    0.444 | 
     | cpuregs_reg[18][20] | D v          | DFF_X1   | 0.000 |   0.369 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 771: MET Setup Check with Pin cpuregs_reg[20][17]/CK 
Endpoint:   cpuregs_reg[20][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.365
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.033 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.164 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.203 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.258 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.271 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.282 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.296 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.347 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.372 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.400 | 
     | g226096              | A1 ^ -> ZN v | NAND3_X1 | 0.020 |   0.345 |    0.420 | 
     | g226193              | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.365 |    0.440 | 
     | cpuregs_reg[20][17]  | D ^          | DFF_X1   | 0.000 |   0.365 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 772: MET Setup Check with Pin cpuregs_reg[13][0]/CK 
Endpoint:   cpuregs_reg[13][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.366
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.040 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.139 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.177 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.210 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.236 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.256 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.289 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.331 | 
     | g217402            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.301 |    0.376 | 
     | FE_OCPC406_n_23223 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.334 |    0.408 | 
     | g198281            | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.347 |    0.422 | 
     | g196631            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.366 |    0.440 | 
     | cpuregs_reg[13][0] | D ^          | DFF_X1   | 0.000 |   0.366 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 773: MET Setup Check with Pin cpuregs_reg[23][26]/CK 
Endpoint:   cpuregs_reg[23][26]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.366
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.033 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.140 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.165 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.228 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.264 | 
     | add_1312_30_g214151  | A1 ^ -> ZN ^ | AND2_X1   | 0.031 |   0.220 |    0.295 | 
     | add_1312_30_g7565    | A2 ^ -> ZN v | NAND2_X1  | 0.025 |   0.245 |    0.320 | 
     | g221812              | B1 v -> ZN ^ | OAI221_X4 | 0.091 |   0.336 |    0.411 | 
     | g213296              | A1 ^ -> ZN v | NAND2_X1  | 0.013 |   0.348 |    0.423 | 
     | g197170              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.366 |    0.441 | 
     | cpuregs_reg[23][26]  | D ^          | DFF_X1    | 0.000 |   0.366 |    0.441 | 
     +------------------------------------------------------------------------------+ 
Path 774: MET Setup Check with Pin cpuregs_reg[12][3]/CK 
Endpoint:   cpuregs_reg[12][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.363
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.040 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.139 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.177 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.210 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.236 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.256 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.289 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.331 | 
     | g198869            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.299 |    0.374 | 
     | FE_OCPC463_n_3064  | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.329 |    0.404 | 
     | g198706            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.342 |    0.417 | 
     | g197595            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.363 |    0.438 | 
     | cpuregs_reg[12][3] | D ^          | DFF_X1   | 0.000 |   0.363 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 775: MET Setup Check with Pin cpuregs_reg[12][2]/CK 
Endpoint:   cpuregs_reg[12][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.363
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.040 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.139 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.177 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.210 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.236 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.256 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.289 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.331 | 
     | g198869            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.299 |    0.374 | 
     | FE_OCPC463_n_3064  | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.329 |    0.404 | 
     | g198752            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.342 |    0.417 | 
     | g197594            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.363 |    0.438 | 
     | cpuregs_reg[12][2] | D ^          | DFF_X1   | 0.000 |   0.363 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 776: MET Setup Check with Pin cpuregs_reg[30][10]/CK 
Endpoint:   cpuregs_reg[30][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.369
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.033 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.172 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.211 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.237 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.268 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.310 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.323 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.388 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.403 | 
     | FE_OCPC214_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.339 |    0.414 | 
     | g225255             | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.352 |    0.427 | 
     | g197421             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.369 |    0.444 | 
     | cpuregs_reg[30][10] | D v          | DFF_X1    | 0.000 |   0.369 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 777: MET Setup Check with Pin cpuregs_reg[24][15]/CK 
Endpoint:   cpuregs_reg[24][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.368
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.040 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.177 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.206 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.241 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.262 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.278 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.297 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.335 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.350 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.391 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.409 | 
     | g214753             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.351 |    0.426 | 
     | g197204             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.368 |    0.443 | 
     | cpuregs_reg[24][15] | D v          | DFF_X1   | 0.000 |   0.368 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 778: MET Setup Check with Pin count_instr_reg[61]/CK 
Endpoint:   count_instr_reg[61]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.365
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.081 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.170 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.198 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.260 | 
     | g219773                 | A3 ^ -> ZN ^ | AND4_X2  | 0.081 |   0.266 |    0.341 | 
     | inc_add_1559_34_g216293 | A1 ^ -> ZN v | NAND3_X1 | 0.025 |   0.292 |    0.367 | 
     | g68                     | A v -> ZN v  | XNOR2_X1 | 0.040 |   0.331 |    0.406 | 
     | g66                     | B1 v -> ZN ^ | AOI21_X1 | 0.026 |   0.358 |    0.433 | 
     | g200171                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.365 |    0.440 | 
     | count_instr_reg[61]     | D v          | DFF_X1   | 0.000 |   0.365 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 779: MET Setup Check with Pin cpuregs_reg[3][15]/CK 
Endpoint:   cpuregs_reg[3][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.368
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.040 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.177 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.206 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.242 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.262 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.278 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.297 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.335 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.350 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.391 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.410 | 
     | g198455             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.351 |    0.427 | 
     | g196945             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.368 |    0.443 | 
     | cpuregs_reg[3][15]  | D v          | DFF_X1   | 0.000 |   0.368 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 780: MET Setup Check with Pin cpuregs_reg[30][6]/CK 
Endpoint:   cpuregs_reg[30][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.370
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.041 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.137 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.163 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.189 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.223 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.240 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.249 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.297 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.353 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.362 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4   | 0.050 |   0.337 |    0.412 | 
     | g221957             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.353 |    0.428 | 
     | g197414             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.445 | 
     | cpuregs_reg[30][6]  | D v          | DFF_X1   | 0.000 |   0.370 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 781: MET Setup Check with Pin cpuregs_reg[13][4]/CK 
Endpoint:   cpuregs_reg[13][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.365
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.041 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.139 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.178 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.210 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.236 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.256 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.289 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.331 | 
     | g217402            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.301 |    0.376 | 
     | FE_OCPC406_n_23223 | A ^ -> Z ^   | BUF_X2   | 0.032 |   0.334 |    0.409 | 
     | g225863            | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.347 |    0.423 | 
     | g196637            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.365 |    0.440 | 
     | cpuregs_reg[13][4] | D ^          | DFF_X1   | 0.000 |   0.365 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 782: MET Setup Check with Pin cpuregs_reg[29][6]/CK 
Endpoint:   cpuregs_reg[29][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.370
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.041 | 
     | reg_pc_reg[4]       | CK ^ -> Q v  | DFF_X1   | 0.097 |   0.062 |    0.137 | 
     | FE_OCPC343_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.088 |    0.163 | 
     | FE_OCPC208_reg_pc_4 | A v -> Z v   | BUF_X4   | 0.026 |   0.114 |    0.189 | 
     | add_1312_30_g219384 | A1 v -> ZN v | AND2_X2  | 0.034 |   0.147 |    0.223 | 
     | add_1312_30_g217207 | A v -> ZN ^  | INV_X1   | 0.017 |   0.165 |    0.240 | 
     | add_1312_30_g7573   | A2 ^ -> ZN v | NOR2_X2  | 0.009 |   0.174 |    0.249 | 
     | add_1312_30_g7548   | A v -> Z v   | XOR2_X1  | 0.048 |   0.222 |    0.297 | 
     | FE_RC_1047_0        | A1 v -> ZN ^ | AOI22_X1 | 0.055 |   0.277 |    0.353 | 
     | FE_OCPC210_n_2056   | A ^ -> ZN v  | INV_X4   | 0.009 |   0.287 |    0.362 | 
     | g199891_0           | A1 v -> ZN v | OR2_X4   | 0.050 |   0.337 |    0.412 | 
     | g221486             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.353 |    0.428 | 
     | g196866             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.370 |    0.445 | 
     | cpuregs_reg[29][6]  | D v          | DFF_X1   | 0.000 |   0.370 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 783: MET Setup Check with Pin cpuregs_reg[16][15]/CK 
Endpoint:   cpuregs_reg[16][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.368
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.041 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.177 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.206 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.242 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.262 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.279 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.297 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.335 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.350 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.391 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.410 | 
     | g198368             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.351 |    0.427 | 
     | g196784             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.368 |    0.443 | 
     | cpuregs_reg[16][15] | D v          | DFF_X1   | 0.000 |   0.368 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 784: MET Setup Check with Pin cpuregs_reg[24][23]/CK 
Endpoint:   cpuregs_reg[24][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.440
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.041 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.144 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.169 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.194 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.217 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.251 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.289 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.304 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.358 | 
     | g199881_dup217914   | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.358 |    0.433 | 
     | FE_OCPC382_n_23747  | A ^ -> Z ^   | BUF_X1    | 0.046 |   0.404 |    0.479 | 
     | g214761             | A1 ^ -> ZN v | NAND2_X1  | 0.017 |   0.421 |    0.496 | 
     | g197554             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.440 |    0.516 | 
     | cpuregs_reg[24][23] | D ^          | DFF_X1    | 0.000 |   0.440 |    0.516 | 
     +-----------------------------------------------------------------------------+ 
Path 785: MET Setup Check with Pin cpuregs_reg[20][23]/CK 
Endpoint:   cpuregs_reg[20][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.440
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.041 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.144 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.169 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.194 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.217 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.251 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.289 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.304 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.358 | 
     | g199881_dup217914   | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.358 |    0.433 | 
     | FE_OCPC382_n_23747  | A ^ -> Z ^   | BUF_X1    | 0.046 |   0.404 |    0.479 | 
     | g222737             | A1 ^ -> ZN v | NAND2_X1  | 0.017 |   0.421 |    0.496 | 
     | g197010             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.440 |    0.516 | 
     | cpuregs_reg[20][23] | D ^          | DFF_X1    | 0.000 |   0.440 |    0.516 | 
     +-----------------------------------------------------------------------------+ 
Path 786: MET Setup Check with Pin cpuregs_reg[4][23]/CK 
Endpoint:   cpuregs_reg[4][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.440
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.041 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.144 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.169 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.194 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.217 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.251 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.289 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.304 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.358 | 
     | g199881_dup217914   | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.358 |    0.433 | 
     | FE_OCPC382_n_23747  | A ^ -> Z ^   | BUF_X1    | 0.046 |   0.404 |    0.479 | 
     | g217397             | A1 ^ -> ZN v | NAND2_X1  | 0.017 |   0.421 |    0.496 | 
     | g217396             | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.440 |    0.516 | 
     | cpuregs_reg[4][23]  | D ^          | DFF_X1    | 0.000 |   0.440 |    0.516 | 
     +-----------------------------------------------------------------------------+ 
Path 787: MET Setup Check with Pin reg_out_reg[13]/CK 
Endpoint:   reg_out_reg[13]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.432
- Arrival Time                  0.356
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]                | CK ^         |           |       |  -0.035 |    0.041 | 
     | reg_pc_reg[2]                | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.178 | 
     | FE_RC_2342_0                 | B2 ^ -> ZN v | OAI22_X1  | 0.024 |   0.126 |    0.201 | 
     | FE_RC_149_0                  | A v -> ZN ^  | INV_X1    | 0.013 |   0.139 |    0.214 | 
     | FE_RC_148_0                  | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.150 |    0.226 | 
     | FE_RC_147_0                  | A1 v -> ZN ^ | NAND3_X1  | 0.018 |   0.169 |    0.244 | 
     | FE_OCPC168_add_1801_23_n_708 | A ^ -> ZN v  | INV_X2    | 0.013 |   0.181 |    0.257 | 
     | FE_RC_6_0                    | C1 v -> ZN ^ | OAI211_X4 | 0.032 |   0.213 |    0.289 | 
     | FE_OCPC166_n_19378           | A ^ -> ZN v  | INV_X1    | 0.025 |   0.238 |    0.313 | 
     | add_1801_23_g213636          | B1 v -> ZN ^ | OAI221_X1 | 0.056 |   0.294 |    0.369 | 
     | FE_RC_2778_0                 | A1 ^ -> ZN v | NOR2_X1   | 0.011 |   0.304 |    0.380 | 
     | FE_RC_2779_0                 | A v -> ZN ^  | INV_X1    | 0.014 |   0.318 |    0.393 | 
     | g210216                      | A2 ^ -> ZN v | NAND3_X1  | 0.023 |   0.341 |    0.417 | 
     | FE_RC_930_0                  | A1 v -> ZN ^ | NAND3_X2  | 0.015 |   0.356 |    0.432 | 
     | reg_out_reg[13]              | D ^          | DFF_X1    | 0.000 |   0.356 |    0.432 | 
     +--------------------------------------------------------------------------------------+ 
Path 788: MET Setup Check with Pin cpuregs_reg[19][10]/CK 
Endpoint:   cpuregs_reg[19][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.369
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.173 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.212 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.238 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.269 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.310 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.323 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.389 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.404 | 
     | FE_OCPC214_n_31553  | A ^ -> ZN v  | INV_X8    | 0.011 |   0.339 |    0.415 | 
     | g221939             | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.352 |    0.428 | 
     | g218071             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.369 |    0.444 | 
     | cpuregs_reg[19][10] | D v          | DFF_X1    | 0.000 |   0.369 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 789: MET Setup Check with Pin reg_op2_reg[2]/CK 
Endpoint:   reg_op2_reg[2]/D        (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.363
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[11]    | CK ^         |          |       |  -0.036 |    0.040 | 
     | decoded_imm_j_reg[11]    | CK ^ -> Q ^  | DFF_X2   | 0.129 |   0.094 |    0.170 | 
     | FE_OCPC337_decoded_rs2_0 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.124 |    0.200 | 
     | g216730                  | A2 ^ -> ZN v | NOR2_X4  | 0.010 |   0.134 |    0.210 | 
     | FE_OCPC281_n_22566       | A v -> Z v   | BUF_X2   | 0.033 |   0.167 |    0.243 | 
     | g200460                  | A2 v -> ZN v | AND2_X1  | 0.041 |   0.209 |    0.284 | 
     | g200032                  | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.222 |    0.298 | 
     | g90449                   | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.286 |    0.361 | 
     | g74                      | A4 ^ -> ZN v | NAND4_X2 | 0.032 |   0.318 |    0.394 | 
     | g209278                  | A2 v -> ZN ^ | NOR2_X2  | 0.031 |   0.349 |    0.424 | 
     | g197160                  | B1 ^ -> ZN v | OAI21_X1 | 0.014 |   0.363 |    0.439 | 
     | reg_op2_reg[2]           | D v          | DFF_X1   | 0.000 |   0.363 |    0.439 | 
     +---------------------------------------------------------------------------------+ 
Path 790: MET Setup Check with Pin cpuregs_reg[7][14]/CK 
Endpoint:   cpuregs_reg[7][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.367
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.034 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.137 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.161 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.182 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.220 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.265 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1  | 0.028 |   0.218 |    0.293 | 
     | FE_RC_2789_0        | A v -> ZN ^  | XNOR2_X2  | 0.025 |   0.243 |    0.319 | 
     | FE_RC_2790_0        | A ^ -> ZN v  | INV_X1    | 0.011 |   0.254 |    0.330 | 
     | g223567             | A1 v -> ZN ^ | OAI222_X4 | 0.083 |   0.337 |    0.413 | 
     | g223922             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.352 |    0.428 | 
     | FE_RC_2749_0        | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.367 |    0.443 | 
     | cpuregs_reg[7][14]  | D ^          | DFF_X1    | 0.000 |   0.367 |    0.443 | 
     +-----------------------------------------------------------------------------+ 
Path 791: MET Setup Check with Pin cpuregs_reg[14][14]/CK 
Endpoint:   cpuregs_reg[14][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[8]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.023
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.446
- Arrival Time                  0.371
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[8]       | CK ^         |           |       |  -0.042 |    0.034 | 
     | reg_pc_reg[8]       | CK ^ -> Q ^  | DFF_X1    | 0.103 |   0.061 |    0.137 | 
     | FE_OCPC362_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.085 |    0.161 | 
     | FE_OCPC273_reg_pc_8 | A ^ -> Z ^   | BUF_X4    | 0.021 |   0.107 |    0.182 | 
     | add_1312_30_g219783 | A2 ^ -> ZN ^ | AND2_X1   | 0.038 |   0.144 |    0.220 | 
     | add_1312_30_g209495 | A1 ^ -> ZN ^ | AND3_X2   | 0.045 |   0.190 |    0.265 | 
     | FE_RC_2701_0        | A3 ^ -> ZN v | NAND3_X1  | 0.028 |   0.218 |    0.293 | 
     | FE_RC_2789_0        | A v -> ZN v  | XNOR2_X2  | 0.037 |   0.255 |    0.330 | 
     | FE_RC_2790_0        | A v -> ZN ^  | INV_X1    | 0.017 |   0.271 |    0.347 | 
     | g223567             | A1 ^ -> ZN v | OAI222_X4 | 0.072 |   0.343 |    0.419 | 
     | g226243             | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.358 |    0.434 | 
     | FE_RC_2764_0        | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.371 |    0.446 | 
     | cpuregs_reg[14][14] | D v          | DFF_X1    | 0.000 |   0.371 |    0.446 | 
     +-----------------------------------------------------------------------------+ 
Path 792: MET Setup Check with Pin cpuregs_reg[14][10]/CK 
Endpoint:   cpuregs_reg[14][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[7]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.368
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[7]       | CK ^         |           |       |  -0.042 |    0.034 | 
     | reg_pc_reg[7]       | CK ^ -> Q ^  | DFF_X2    | 0.138 |   0.097 |    0.173 | 
     | add_1312_30_g219386 | A2 ^ -> ZN ^ | AND2_X1   | 0.040 |   0.136 |    0.212 | 
     | FE_OCPC433_n_25268  | A ^ -> Z ^   | BUF_X4    | 0.026 |   0.162 |    0.238 | 
     | g217205             | A3 ^ -> ZN v | NAND4_X1  | 0.031 |   0.193 |    0.269 | 
     | add_1312_30_g214526 | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.235 |    0.311 | 
     | g207398             | A v -> ZN ^  | INV_X1    | 0.013 |   0.248 |    0.324 | 
     | g225257             | A1 ^ -> ZN v | OAI222_X4 | 0.065 |   0.313 |    0.389 | 
     | FE_OCPC211_n_31553  | A v -> ZN ^  | INV_X8    | 0.015 |   0.328 |    0.404 | 
     | FE_OCPC212_n_31553  | A ^ -> ZN v  | INV_X4    | 0.010 |   0.338 |    0.414 | 
     | g227669             | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.351 |    0.427 | 
     | g221679             | A ^ -> ZN v  | OAI21_X1  | 0.017 |   0.368 |    0.444 | 
     | cpuregs_reg[14][10] | D v          | DFF_X1    | 0.000 |   0.368 |    0.444 | 
     +-----------------------------------------------------------------------------+ 
Path 793: MET Setup Check with Pin cpuregs_reg[12][23]/CK 
Endpoint:   cpuregs_reg[12][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.440
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.041 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.145 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.170 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.195 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.218 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.251 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.290 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.305 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.359 | 
     | g199881_dup217914   | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.358 |    0.434 | 
     | FE_OCPC382_n_23747  | A ^ -> Z ^   | BUF_X1    | 0.046 |   0.404 |    0.480 | 
     | g207693             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.421 |    0.497 | 
     | g197619             | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.440 |    0.516 | 
     | cpuregs_reg[12][23] | D ^          | DFF_X1    | 0.000 |   0.440 |    0.516 | 
     +-----------------------------------------------------------------------------+ 
Path 794: MET Setup Check with Pin cpuregs_reg[28][28]/CK 
Endpoint:   cpuregs_reg[28][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.365
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.041 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.145 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.170 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.195 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.218 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.252 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.289 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.317 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.362 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.380 | 
     | FE_RC_2594_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.320 |    0.396 | 
     | FE_RC_2791_0        | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.339 |    0.415 | 
     | g221879             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.353 |    0.429 | 
     | FE_RC_779_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.365 |    0.441 | 
     | cpuregs_reg[28][28] | D ^          | DFF_X1   | 0.000 |   0.365 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 795: MET Setup Check with Pin cpuregs_reg[25][28]/CK 
Endpoint:   cpuregs_reg[25][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.365
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.041 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.145 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.170 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.195 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.218 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.252 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.289 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.317 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.362 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.380 | 
     | FE_RC_2594_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.320 |    0.396 | 
     | FE_RC_2791_0        | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.339 |    0.415 | 
     | g221878             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.353 |    0.429 | 
     | FE_RC_795_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.365 |    0.441 | 
     | cpuregs_reg[25][28] | D ^          | DFF_X1   | 0.000 |   0.365 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 796: MET Setup Check with Pin cpuregs_reg[19][28]/CK 
Endpoint:   cpuregs_reg[19][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.365
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.041 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.145 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.170 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.195 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.218 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.252 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.289 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.317 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.362 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.380 | 
     | FE_RC_2594_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.320 |    0.396 | 
     | FE_RC_2791_0        | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.339 |    0.415 | 
     | g221876             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.353 |    0.429 | 
     | FE_RC_654_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.365 |    0.441 | 
     | cpuregs_reg[19][28] | D ^          | DFF_X1   | 0.000 |   0.365 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 797: MET Setup Check with Pin count_cycle_reg[56]/CK 
Endpoint:   count_cycle_reg[56]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.362
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.035 |    0.041 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.152 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.194 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.257 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.257 |    0.333 | 
     | g213498                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.295 |    0.372 | 
     | inc_add_1428_40_g210501 | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.331 |    0.407 | 
     | g200945                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.362 |    0.438 | 
     | count_cycle_reg[56]     | D ^          | DFF_X1   | 0.000 |   0.362 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 798: MET Setup Check with Pin count_cycle_reg[52]/CK 
Endpoint:   count_cycle_reg[52]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.362
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.035 |    0.041 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.152 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.194 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.257 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.257 |    0.333 | 
     | g213503                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.295 |    0.372 | 
     | inc_add_1428_40_g210480 | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.331 |    0.407 | 
     | g201006                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.362 |    0.438 | 
     | count_cycle_reg[52]     | D ^          | DFF_X1   | 0.000 |   0.362 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 799: MET Setup Check with Pin count_cycle_reg[50]/CK 
Endpoint:   count_cycle_reg[50]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.362
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.035 |    0.041 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.152 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.194 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.257 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.257 |    0.333 | 
     | g218990                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.295 |    0.372 | 
     | inc_add_1428_40_g210473 | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.331 |    0.407 | 
     | g201160                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.362 |    0.438 | 
     | count_cycle_reg[50]     | D ^          | DFF_X1   | 0.000 |   0.362 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 800: MET Setup Check with Pin count_cycle_reg[47]/CK 
Endpoint:   count_cycle_reg[47]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.362
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.035 |    0.041 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.152 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.194 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.257 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.257 |    0.333 | 
     | inc_add_1428_40_g218996 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.295 |    0.372 | 
     | inc_add_1428_40_g1106   | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.331 |    0.407 | 
     | g201007                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.362 |    0.438 | 
     | count_cycle_reg[47]     | D ^          | DFF_X1   | 0.000 |   0.362 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 801: MET Setup Check with Pin cpuregs_reg[28][15]/CK 
Endpoint:   cpuregs_reg[28][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.368
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.042 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.178 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.207 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.243 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.263 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.280 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.298 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.336 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.351 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.392 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.411 | 
     | g214685             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.351 |    0.428 | 
     | g197352             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.368 |    0.444 | 
     | cpuregs_reg[28][15] | D v          | DFF_X1   | 0.000 |   0.368 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 802: MET Setup Check with Pin cpuregs_reg[21][15]/CK 
Endpoint:   cpuregs_reg[21][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.368
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.042 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.178 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.207 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.243 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.263 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.280 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.298 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.337 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.351 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.392 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.411 | 
     | g198622             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.351 |    0.428 | 
     | g197048             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.368 |    0.445 | 
     | cpuregs_reg[21][15] | D v          | DFF_X1   | 0.000 |   0.368 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 803: MET Setup Check with Pin cpuregs_reg[20][15]/CK 
Endpoint:   cpuregs_reg[20][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.368
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.042 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.178 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.207 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.243 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.263 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.280 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.298 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.337 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.351 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.392 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.411 | 
     | g222726             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.351 |    0.428 | 
     | g196996             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.368 |    0.445 | 
     | cpuregs_reg[20][15] | D v          | DFF_X1   | 0.000 |   0.368 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 804: MET Setup Check with Pin cpuregs_reg[5][15]/CK 
Endpoint:   cpuregs_reg[5][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.368
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.042 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.178 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.207 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.243 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.263 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.280 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.298 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.337 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.351 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.392 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.411 | 
     | g198534             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.351 |    0.428 | 
     | g197153             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.368 |    0.445 | 
     | cpuregs_reg[5][15]  | D v          | DFF_X1   | 0.000 |   0.368 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 805: MET Setup Check with Pin count_cycle_reg[46]/CK 
Endpoint:   count_cycle_reg[46]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.362
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.035 |    0.041 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.152 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.194 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.258 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.257 |    0.333 | 
     | inc_add_1428_40_g218993 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.295 |    0.372 | 
     | inc_add_1428_40_g1104   | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.331 |    0.407 | 
     | g201149                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.362 |    0.438 | 
     | count_cycle_reg[46]     | D ^          | DFF_X1   | 0.000 |   0.362 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 806: MET Setup Check with Pin count_cycle_reg[42]/CK 
Endpoint:   count_cycle_reg[42]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.362
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.035 |    0.041 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.152 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.194 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.258 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.257 |    0.333 | 
     | inc_add_1428_40_g218997 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.295 |    0.372 | 
     | inc_add_1428_40_g1108   | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.331 |    0.407 | 
     | g200984                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.362 |    0.438 | 
     | count_cycle_reg[42]     | D ^          | DFF_X1   | 0.000 |   0.362 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 807: MET Setup Check with Pin count_cycle_reg[40]/CK 
Endpoint:   count_cycle_reg[40]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.362
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.035 |    0.041 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.152 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.194 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.258 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.257 |    0.333 | 
     | inc_add_1428_40_g218992 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.295 |    0.372 | 
     | inc_add_1428_40_g1096   | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.331 |    0.407 | 
     | g200970                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.362 |    0.438 | 
     | count_cycle_reg[40]     | D ^          | DFF_X1   | 0.000 |   0.362 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 808: MET Setup Check with Pin count_cycle_reg[39]/CK 
Endpoint:   count_cycle_reg[39]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.362
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.035 |    0.041 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.152 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.194 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.258 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.257 |    0.333 | 
     | inc_add_1428_40_g218994 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.295 |    0.372 | 
     | inc_add_1428_40_g1102   | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.331 |    0.407 | 
     | g200982                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.362 |    0.438 | 
     | count_cycle_reg[39]     | D ^          | DFF_X1   | 0.000 |   0.362 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 809: MET Setup Check with Pin count_cycle_reg[33]/CK 
Endpoint:   count_cycle_reg[33]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.362
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.035 |    0.041 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.152 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.194 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.258 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.257 |    0.333 | 
     | inc_add_1428_40_g218995 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.295 |    0.372 | 
     | inc_add_1428_40_g1087   | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.331 |    0.407 | 
     | g201018                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.362 |    0.438 | 
     | count_cycle_reg[33]     | D ^          | DFF_X1   | 0.000 |   0.362 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 810: MET Setup Check with Pin cpuregs_reg[8][30]/CK 
Endpoint:   cpuregs_reg[8][30]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.360
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.042 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.141 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.179 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.211 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.238 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.257 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.290 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.328 | 
     | FE_RC_2692_0       | A1 ^ -> ZN v | NAND3_X2 | 0.033 |   0.285 |    0.361 | 
     | FE_RC_2693_0       | A v -> ZN ^  | INV_X8   | 0.032 |   0.316 |    0.393 | 
     | g210512            | A ^ -> ZN v  | INV_X1   | 0.015 |   0.331 |    0.408 | 
     | FE_RC_563_0        | A2 v -> ZN ^ | OAI22_X1 | 0.029 |   0.360 |    0.437 | 
     | cpuregs_reg[8][30] | D ^          | DFF_X1   | 0.000 |   0.360 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 811: MET Setup Check with Pin cpuregs_reg[22][15]/CK 
Endpoint:   cpuregs_reg[22][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.366
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.042 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.179 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.207 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.243 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.264 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.280 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.298 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.337 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.351 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.393 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.411 | 
     | g213192             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.349 |    0.426 | 
     | g218297             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.442 | 
     | cpuregs_reg[22][15] | D v          | DFF_X1   | 0.000 |   0.366 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 812: MET Setup Check with Pin count_cycle_reg[49]/CK 
Endpoint:   count_cycle_reg[49]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.035 |    0.041 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.153 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.194 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.258 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.257 |    0.334 | 
     | g218991                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.295 |    0.372 | 
     | inc_add_1428_40_g210466 | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.331 |    0.407 | 
     | g200976                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.362 |    0.438 | 
     | count_cycle_reg[49]     | D ^          | DFF_X2   | 0.000 |   0.362 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 813: MET Setup Check with Pin cpuregs_reg[10][15]/CK 
Endpoint:   cpuregs_reg[10][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.366
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.042 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.179 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.207 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.243 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.264 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.280 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.299 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.337 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.352 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.393 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.411 | 
     | g212832             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.349 |    0.426 | 
     | g197533             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.443 | 
     | cpuregs_reg[10][15] | D v          | DFF_X1   | 0.000 |   0.366 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 814: MET Setup Check with Pin count_instr_reg[57]/CK 
Endpoint:   count_instr_reg[57]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.364
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.082 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.172 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.199 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.262 | 
     | inc_add_1559_34_g225013 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.261 |    0.338 | 
     | g218884                 | A1 ^ -> ZN v | NAND3_X1 | 0.024 |   0.286 |    0.362 | 
     | g210316                 | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.325 |    0.401 | 
     | g200270                 | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.356 |    0.433 | 
     | g200134                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.364 |    0.441 | 
     | count_instr_reg[57]     | D v          | DFF_X1   | 0.000 |   0.364 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 815: MET Setup Check with Pin cpuregs_reg[30][8]/CK 
Endpoint:   cpuregs_reg[30][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.363
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |           |       |  -0.035 |    0.042 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.179 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2    | 0.028 |   0.131 |    0.207 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4   | 0.036 |   0.166 |    0.243 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4  | 0.021 |   0.187 |    0.264 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4    | 0.016 |   0.203 |    0.280 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1   | 0.046 |   0.249 |    0.326 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.269 |    0.346 | 
     | g222779_dup228077   | A v -> ZN ^  | OAI221_X4 | 0.064 |   0.333 |    0.410 | 
     | g226197             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.348 |    0.424 | 
     | FE_RC_2746_0        | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.363 |    0.439 | 
     | cpuregs_reg[30][8]  | D ^          | DFF_X1    | 0.000 |   0.363 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 816: MET Setup Check with Pin cpuregs_reg[7][15]/CK 
Endpoint:   cpuregs_reg[7][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.366
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.042 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.179 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.207 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.243 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.264 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.280 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.299 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.337 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.352 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.393 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.411 | 
     | g223927             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.349 |    0.426 | 
     | g222756             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.443 | 
     | cpuregs_reg[7][15]  | D v          | DFF_X1   | 0.000 |   0.366 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 817: MET Setup Check with Pin reg_sh_reg[1]/CK 
Endpoint:   reg_sh_reg[1]/D         (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[11]    | CK ^         |          |       |  -0.036 |    0.041 | 
     | decoded_imm_j_reg[11]    | CK ^ -> Q ^  | DFF_X2   | 0.129 |   0.094 |    0.170 | 
     | FE_OCPC337_decoded_rs2_0 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.124 |    0.201 | 
     | g216730                  | A2 ^ -> ZN v | NOR2_X4  | 0.010 |   0.134 |    0.211 | 
     | FE_OCPC281_n_22566       | A v -> Z v   | BUF_X2   | 0.033 |   0.167 |    0.244 | 
     | g200485                  | A2 v -> ZN ^ | NAND2_X1 | 0.024 |   0.191 |    0.268 | 
     | g200017                  | A1 ^ -> ZN ^ | OR2_X1   | 0.023 |   0.215 |    0.291 | 
     | g199412                  | A3 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.277 |    0.353 | 
     | FE_RC_1075_0             | A3 ^ -> ZN v | NAND4_X2 | 0.035 |   0.312 |    0.389 | 
     | g198902                  | A1 v -> ZN ^ | NOR3_X4  | 0.032 |   0.344 |    0.420 | 
     | g196590                  | B2 ^ -> ZN v | OAI21_X1 | 0.019 |   0.362 |    0.439 | 
     | reg_sh_reg[1]            | D v          | DFF_X1   | 0.000 |   0.362 |    0.439 | 
     +---------------------------------------------------------------------------------+ 
Path 818: MET Setup Check with Pin count_cycle_reg[55]/CK 
Endpoint:   count_cycle_reg[55]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.035 |    0.042 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.153 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.195 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.258 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.257 |    0.334 | 
     | g213501                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.295 |    0.372 | 
     | inc_add_1428_40_g210493 | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.331 |    0.408 | 
     | g200974                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.362 |    0.439 | 
     | count_cycle_reg[55]     | D ^          | DFF_X1   | 0.000 |   0.362 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 819: MET Setup Check with Pin count_cycle_reg[54]/CK 
Endpoint:   count_cycle_reg[54]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.035 |    0.042 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.153 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.195 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.258 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.257 |    0.334 | 
     | g218989                 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.295 |    0.372 | 
     | inc_add_1428_40_g210486 | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.331 |    0.408 | 
     | g200948                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.362 |    0.439 | 
     | count_cycle_reg[54]     | D ^          | DFF_X1   | 0.000 |   0.362 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 820: MET Setup Check with Pin cpuregs_reg[6][15]/CK 
Endpoint:   cpuregs_reg[6][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.366
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.042 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.179 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.207 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.243 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.264 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.280 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.299 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.337 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.352 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.393 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.411 | 
     | g217467             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.349 |    0.426 | 
     | g217466             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.443 | 
     | cpuregs_reg[6][15]  | D v          | DFF_X1   | 0.000 |   0.366 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 821: MET Setup Check with Pin reg_out_reg[0]/CK 
Endpoint:   reg_out_reg[0]/D   (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[2]     | CK ^         |           |       |  -0.035 |    0.042 | 
     | cpu_state_reg[2]     | CK ^ -> Q v  | DFF_X2    | 0.105 |   0.070 |    0.147 | 
     | FE_OFC18_cpu_state_2 | A v -> Z v   | BUF_X2    | 0.029 |   0.099 |    0.176 | 
     | FE_OFC19_cpu_state_2 | A v -> Z v   | BUF_X1    | 0.046 |   0.146 |    0.223 | 
     | g90303__212288       | C2 v -> ZN ^ | AOI222_X1 | 0.096 |   0.242 |    0.318 | 
     | g90213__2703         | B ^ -> ZN v  | OAI211_X1 | 0.033 |   0.275 |    0.351 | 
     | g90146__4547         | A v -> ZN ^  | AOI221_X1 | 0.072 |   0.346 |    0.423 | 
     | g90127__5703         | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.362 |    0.439 | 
     | reg_out_reg[0]       | D v          | DFF_X1    | 0.000 |   0.362 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 822: MET Setup Check with Pin cpuregs_reg[25][15]/CK 
Endpoint:   cpuregs_reg[25][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.366
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.042 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.179 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.207 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.243 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.264 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.280 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.299 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.337 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.352 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.393 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.411 | 
     | g224560             | A1 v -> ZN ^ | NAND3_X2 | 0.014 |   0.349 |    0.426 | 
     | g214779             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.443 | 
     | cpuregs_reg[25][15] | D v          | DFF_X1   | 0.000 |   0.366 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 823: MET Setup Check with Pin cpuregs_reg[16][17]/CK 
Endpoint:   cpuregs_reg[16][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.435
- Arrival Time                  0.359
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.035 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.166 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.205 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.260 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.273 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.284 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.298 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.349 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.374 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.402 | 
     | g221705              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.417 | 
     | g196787              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.359 |    0.435 | 
     | cpuregs_reg[16][17]  | D ^          | DFF_X1   | 0.000 |   0.359 |    0.435 | 
     +-----------------------------------------------------------------------------+ 
Path 824: MET Setup Check with Pin cpuregs_reg[10][17]/CK 
Endpoint:   cpuregs_reg[10][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.435
- Arrival Time                  0.359
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.035 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.166 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.205 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.260 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.273 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.284 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.298 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.349 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.374 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.402 | 
     | g221701              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.417 | 
     | g197535              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.359 |    0.435 | 
     | cpuregs_reg[10][17]  | D ^          | DFF_X1   | 0.000 |   0.359 |    0.435 | 
     +-----------------------------------------------------------------------------+ 
Path 825: MET Setup Check with Pin count_cycle_reg[48]/CK 
Endpoint:   count_cycle_reg[48]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.035 |    0.042 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.153 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.195 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.258 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.257 |    0.334 | 
     | inc_add_1428_40_g224604 | A1 ^ -> ZN ^ | AND2_X1  | 0.038 |   0.295 |    0.372 | 
     | inc_add_1428_40_g1097   | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.331 |    0.408 | 
     | g201163                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.362 |    0.439 | 
     | count_cycle_reg[48]     | D ^          | DFF_X2   | 0.000 |   0.362 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 826: MET Setup Check with Pin is_lb_lh_lw_lbu_lhu_reg/CK 
Endpoint:   is_lb_lh_lw_lbu_lhu_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q           (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.361
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg           | CK ^         |          |       |  -0.035 |    0.042 | 
     | mem_valid_reg           | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.148 | 
     | g196                    | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.183 | 
     | g193                    | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.199 | 
     | g209212                 | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.240 | 
     | g226230                 | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.298 | 
     | g222514                 | A1 ^ -> ZN ^ | AND4_X1  | 0.089 |   0.310 |    0.387 | 
     | g217244                 | A1 ^ -> ZN v | NAND4_X1 | 0.031 |   0.341 |    0.418 | 
     | g217243                 | A2 v -> ZN ^ | NAND2_X1 | 0.020 |   0.361 |    0.438 | 
     | is_lb_lh_lw_lbu_lhu_reg | D ^          | DFF_X1   | 0.000 |   0.361 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 827: MET Setup Check with Pin cpuregs_reg[23][15]/CK 
Endpoint:   cpuregs_reg[23][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.366
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.042 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.179 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.208 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.244 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.264 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.280 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.299 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.337 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.352 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.393 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.412 | 
     | g207504             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.349 |    0.426 | 
     | g197151             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.443 | 
     | cpuregs_reg[23][15] | D v          | DFF_X1   | 0.000 |   0.366 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 828: MET Setup Check with Pin cpuregs_reg[30][17]/CK 
Endpoint:   cpuregs_reg[30][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.363
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.036 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.167 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.206 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.260 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.273 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.285 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.299 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.350 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.374 | 
     | g9                   | A1 v -> ZN v | OR2_X1   | 0.047 |   0.344 |    0.421 | 
     | g197434              | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.363 |    0.440 | 
     | cpuregs_reg[30][17]  | D ^          | DFF_X1   | 0.000 |   0.363 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 829: MET Setup Check with Pin cpuregs_reg[17][15]/CK 
Endpoint:   cpuregs_reg[17][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.366
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.179 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.208 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.244 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.264 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.281 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.299 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.337 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.352 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.393 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.412 | 
     | g213024             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.349 |    0.426 | 
     | g196839             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.443 | 
     | cpuregs_reg[17][15] | D v          | DFF_X1   | 0.000 |   0.366 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 830: MET Setup Check with Pin cpuregs_reg[31][15]/CK 
Endpoint:   cpuregs_reg[31][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.366
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.179 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.208 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.244 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.264 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.281 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.299 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.338 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.352 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.393 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.412 | 
     | g213234             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.349 |    0.427 | 
     | g215725             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.443 | 
     | cpuregs_reg[31][15] | D v          | DFF_X1   | 0.000 |   0.366 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 831: MET Setup Check with Pin cpuregs_reg[15][15]/CK 
Endpoint:   cpuregs_reg[15][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.366
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.179 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.208 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.244 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.264 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.281 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.299 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.338 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.352 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.393 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.412 | 
     | g215880             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.349 |    0.427 | 
     | g218194             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.443 | 
     | cpuregs_reg[15][15] | D v          | DFF_X1   | 0.000 |   0.366 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 832: MET Setup Check with Pin cpuregs_reg[26][15]/CK 
Endpoint:   cpuregs_reg[26][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.366
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.180 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.208 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.244 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.265 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.281 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.299 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.338 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.352 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.394 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.412 | 
     | g197914             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.349 |    0.427 | 
     | g197278             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.444 | 
     | cpuregs_reg[26][15] | D v          | DFF_X1   | 0.000 |   0.366 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 833: MET Setup Check with Pin cpuregs_reg[20][2]/CK 
Endpoint:   cpuregs_reg[20][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.360
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.043 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.142 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.180 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.212 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.239 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.259 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.291 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.337 | 
     | g226097            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.301 |    0.378 | 
     | FE_OCPC423_n_32439 | A ^ -> Z ^   | BUF_X8   | 0.026 |   0.327 |    0.405 | 
     | g222748            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.339 |    0.417 | 
     | g196975            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.360 |    0.438 | 
     | cpuregs_reg[20][2] | D ^          | DFF_X1   | 0.000 |   0.360 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 834: MET Setup Check with Pin cpuregs_reg[1][15]/CK 
Endpoint:   cpuregs_reg[1][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.366
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.180 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.208 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.244 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.265 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.281 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.299 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.338 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.352 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.394 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.412 | 
     | g207371             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.349 |    0.427 | 
     | g196698             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.443 | 
     | cpuregs_reg[1][15]  | D v          | DFF_X1   | 0.000 |   0.366 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 835: MET Setup Check with Pin reg_sh_reg[3]/CK 
Endpoint:   reg_sh_reg[3]/D         (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.362
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[11]    | CK ^         |          |       |  -0.036 |    0.042 | 
     | decoded_imm_j_reg[11]    | CK ^ -> Q ^  | DFF_X2   | 0.129 |   0.094 |    0.171 | 
     | FE_OCPC337_decoded_rs2_0 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.124 |    0.202 | 
     | g216730                  | A2 ^ -> ZN v | NOR2_X4  | 0.010 |   0.134 |    0.211 | 
     | FE_OCPC281_n_22566       | A v -> Z v   | BUF_X2   | 0.033 |   0.167 |    0.245 | 
     | g200460                  | A2 v -> ZN v | AND2_X1  | 0.041 |   0.209 |    0.286 | 
     | g199775                  | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.240 |    0.317 | 
     | g199420                  | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.262 |    0.339 | 
     | g199252                  | A2 v -> ZN ^ | NOR2_X1  | 0.029 |   0.290 |    0.368 | 
     | g198901                  | A2 ^ -> ZN ^ | AND4_X2  | 0.056 |   0.346 |    0.423 | 
     | g196591                  | B2 ^ -> ZN v | OAI21_X1 | 0.016 |   0.362 |    0.439 | 
     | reg_sh_reg[3]            | D v          | DFF_X1   | 0.000 |   0.362 |    0.439 | 
     +---------------------------------------------------------------------------------+ 
Path 836: MET Setup Check with Pin cpuregs_reg[8][15]/CK 
Endpoint:   cpuregs_reg[8][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.366
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.180 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.208 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.244 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.265 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.281 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.299 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.338 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.352 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.394 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.412 | 
     | g213160             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.349 |    0.427 | 
     | g197389             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.444 | 
     | cpuregs_reg[8][15]  | D v          | DFF_X1   | 0.000 |   0.366 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 837: MET Setup Check with Pin alu_out_q_reg[3]/CK 
Endpoint:   alu_out_q_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.361
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |          |       |  -0.035 |    0.043 | 
     | instr_sub_reg             | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.065 |    0.142 | 
     | FE_OCPC237_instr_sub      | A v -> Z v   | BUF_X4   | 0.029 |   0.094 |    0.171 | 
     | FE_OCPC242_instr_sub      | A v -> ZN ^  | INV_X4   | 0.018 |   0.112 |    0.189 | 
     | FE_OCPC142_n              | A ^ -> ZN v  | INV_X8   | 0.013 |   0.125 |    0.203 | 
     | g227431                   | A1 v -> ZN v | OR2_X1   | 0.047 |   0.172 |    0.249 | 
     | g203594                   | B2 v -> ZN ^ | AOI21_X2 | 0.033 |   0.205 |    0.282 | 
     | g210532                   | A ^ -> ZN v  | INV_X2   | 0.011 |   0.216 |    0.294 | 
     | addinc_ADD_UNS_OP_2_g2009 | B1 v -> ZN ^ | AOI21_X1 | 0.037 |   0.253 |    0.330 | 
     | addinc_ADD_UNS_OP_2_g2001 | A ^ -> ZN v  | INV_X1   | 0.009 |   0.262 |    0.340 | 
     | addinc_ADD_UNS_OP_2_g1987 | B1 v -> ZN ^ | AOI21_X1 | 0.028 |   0.291 |    0.368 | 
     | addinc_ADD_UNS_OP_2_g1976 | A ^ -> ZN ^  | XNOR2_X1 | 0.042 |   0.333 |    0.410 | 
     | g200986                   | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.348 |    0.425 | 
     | g199722                   | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.361 |    0.439 | 
     | alu_out_q_reg[3]          | D ^          | DFF_X1   | 0.000 |   0.361 |    0.439 | 
     +----------------------------------------------------------------------------------+ 
Path 838: MET Setup Check with Pin cpuregs_reg[15][17]/CK 
Endpoint:   cpuregs_reg[15][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.435
- Arrival Time                  0.358
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.036 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.167 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.206 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.261 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.274 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.285 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.299 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.350 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.374 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.403 | 
     | g221691              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.418 | 
     | g218205              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.358 |    0.435 | 
     | cpuregs_reg[15][17]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.435 | 
     +-----------------------------------------------------------------------------+ 
Path 839: MET Setup Check with Pin cpuregs_reg[28][3]/CK 
Endpoint:   cpuregs_reg[28][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.363
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.043 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.142 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.180 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.213 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.239 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.259 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.292 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.337 | 
     | g226101            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.294 |    0.371 | 
     | FE_OCPC415_n_32443 | A ^ -> Z ^   | BUF_X2   | 0.034 |   0.327 |    0.405 | 
     | g214661            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.342 |    0.420 | 
     | g197360            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.363 |    0.440 | 
     | cpuregs_reg[28][3] | D ^          | DFF_X1   | 0.000 |   0.363 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 840: MET Setup Check with Pin cpuregs_reg[28][2]/CK 
Endpoint:   cpuregs_reg[28][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.363
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.043 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.142 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.180 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.213 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.239 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.259 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.292 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.337 | 
     | g226101            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.294 |    0.371 | 
     | FE_OCPC415_n_32443 | A ^ -> Z ^   | BUF_X2   | 0.034 |   0.327 |    0.405 | 
     | g214662            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.342 |    0.420 | 
     | g197337            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.363 |    0.440 | 
     | cpuregs_reg[28][2] | D ^          | DFF_X1   | 0.000 |   0.363 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 841: MET Setup Check with Pin cpuregs_reg[9][15]/CK 
Endpoint:   cpuregs_reg[9][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.366
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.180 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.208 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.244 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.265 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.281 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.300 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.338 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.353 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.394 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.412 | 
     | g198654             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.349 |    0.427 | 
     | g197488             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.444 | 
     | cpuregs_reg[9][15]  | D v          | DFF_X1   | 0.000 |   0.366 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 842: MET Setup Check with Pin cpuregs_reg[30][15]/CK 
Endpoint:   cpuregs_reg[30][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.366
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.180 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.208 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.244 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.265 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.281 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.300 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.338 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.353 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.394 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.412 | 
     | g197890             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.349 |    0.427 | 
     | g197429             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.444 | 
     | cpuregs_reg[30][15] | D v          | DFF_X1   | 0.000 |   0.366 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 843: MET Setup Check with Pin cpuregs_reg[19][15]/CK 
Endpoint:   cpuregs_reg[19][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.366
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.180 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.208 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.244 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.265 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.281 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.300 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.338 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.353 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.394 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.412 | 
     | g221925             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.349 |    0.427 | 
     | g218086             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.444 | 
     | cpuregs_reg[19][15] | D v          | DFF_X1   | 0.000 |   0.366 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 844: MET Setup Check with Pin cpuregs_reg[28][1]/CK 
Endpoint:   cpuregs_reg[28][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.363
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.043 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.142 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.180 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.213 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.239 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.259 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.292 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.337 | 
     | g226101            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.294 |    0.371 | 
     | FE_OCPC415_n_32443 | A ^ -> Z ^   | BUF_X2   | 0.034 |   0.327 |    0.405 | 
     | g214660            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.342 |    0.420 | 
     | g197243            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.363 |    0.440 | 
     | cpuregs_reg[28][1] | D ^          | DFF_X1   | 0.000 |   0.363 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 845: MET Setup Check with Pin cpuregs_reg[12][18]/CK 
Endpoint:   cpuregs_reg[12][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.366
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.043 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.142 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.180 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.213 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.239 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.259 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.292 | 
     | g226184             | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.334 | 
     | g198870             | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.300 |    0.377 | 
     | FE_OFC4_n_3063      | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.330 |    0.408 | 
     | FE_RC_2484_0        | A1 ^ -> ZN ^ | OR2_X1   | 0.024 |   0.354 |    0.432 | 
     | FE_RC_2483_0        | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.366 |    0.444 | 
     | cpuregs_reg[12][18] | D v          | DFF_X1   | 0.000 |   0.366 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 846: MET Setup Check with Pin reg_out_reg[10]/CK 
Endpoint:   reg_out_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.430
- Arrival Time                  0.352
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                 |              |           |       |  Time   |   Time   | 
     |-----------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]  | CK ^         |           |       |  -0.034 |    0.044 | 
     | reg_op1_reg[1]  | CK ^ -> Q v  | DFF_X2    | 0.121 |   0.087 |    0.165 | 
     | g90347__211161  | A2 v -> ZN v | AND3_X2   | 0.040 |   0.128 |    0.205 | 
     | g719            | A1 v -> ZN v | OR2_X1    | 0.044 |   0.172 |    0.249 | 
     | g716            | A v -> ZN ^  | AOI211_X1 | 0.080 |   0.252 |    0.330 | 
     | g715            | A2 ^ -> ZN v | NOR2_X2   | 0.018 |   0.270 |    0.348 | 
     | g90143__4296    | A1 v -> ZN v | OR2_X2    | 0.058 |   0.328 |    0.406 | 
     | g199486         | A3 v -> ZN ^ | NAND4_X1  | 0.024 |   0.352 |    0.430 | 
     | reg_out_reg[10] | D ^          | DFF_X1    | 0.000 |   0.352 |    0.430 | 
     +-------------------------------------------------------------------------+ 
Path 847: MET Setup Check with Pin cpuregs_reg[9][30]/CK 
Endpoint:   cpuregs_reg[9][30]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.365
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.036 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.143 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.168 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.231 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.267 | 
     | add_1312_30_g214152  | A1 ^ -> ZN ^ | AND3_X2   | 0.036 |   0.225 |    0.303 | 
     | g210315              | A2 ^ -> ZN v | NAND2_X1  | 0.016 |   0.241 |    0.319 | 
     | FE_OCPC193_n_15988   | A v -> ZN ^  | INV_X1    | 0.012 |   0.254 |    0.331 | 
     | FE_RC_587_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.265 |    0.343 | 
     | FE_RC_586_0          | A2 v -> ZN ^ | NAND2_X1  | 0.023 |   0.288 |    0.366 | 
     | g199875_dup217909    | A1 ^ -> ZN v | OAI222_X2 | 0.033 |   0.321 |    0.399 | 
     | FE_OCPC194_n_23743   | A v -> ZN ^  | INV_X4    | 0.027 |   0.348 |    0.426 | 
     | g197514              | A1 ^ -> ZN v | OAI22_X1  | 0.017 |   0.365 |    0.442 | 
     | cpuregs_reg[9][30]   | D v          | DFF_X1    | 0.000 |   0.365 |    0.442 | 
     +------------------------------------------------------------------------------+ 
Path 848: MET Setup Check with Pin cpuregs_reg[17][18]/CK 
Endpoint:   cpuregs_reg[17][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.361
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.043 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.147 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.172 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.197 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.220 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.253 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.292 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.311 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.330 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.351 | 
     | FE_RC_2637_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.368 | 
     | FE_RC_2635_0        | A2 ^ -> ZN v | NAND2_X4 | 0.015 |   0.305 |    0.382 | 
     | FE_RC_2643_0        | A1 v -> ZN ^ | NAND3_X4 | 0.028 |   0.332 |    0.410 | 
     | g223653             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.348 |    0.426 | 
     | FE_RC_2558_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.439 | 
     | cpuregs_reg[17][18] | D ^          | DFF_X1   | 0.000 |   0.361 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 849: MET Setup Check with Pin cpuregs_reg[5][18]/CK 
Endpoint:   cpuregs_reg[5][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.361
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.043 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.147 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.172 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.197 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.220 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.253 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.292 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.311 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.330 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.351 | 
     | FE_RC_2637_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.368 | 
     | FE_RC_2635_0        | A2 ^ -> ZN v | NAND2_X4 | 0.015 |   0.305 |    0.382 | 
     | FE_RC_2643_0        | A1 v -> ZN ^ | NAND3_X4 | 0.028 |   0.332 |    0.410 | 
     | g223645             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.348 |    0.426 | 
     | FE_RC_2520_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.439 | 
     | cpuregs_reg[5][18]  | D ^          | DFF_X1   | 0.000 |   0.361 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 850: MET Setup Check with Pin cpuregs_reg[12][4]/CK 
Endpoint:   cpuregs_reg[12][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.360
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.043 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.142 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.180 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.213 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.239 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.259 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.292 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.334 | 
     | g198869            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.299 |    0.377 | 
     | FE_OCPC463_n_3064  | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.329 |    0.407 | 
     | g225872            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.342 |    0.420 | 
     | g197596            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.360 |    0.438 | 
     | cpuregs_reg[12][4] | D ^          | DFF_X1   | 0.000 |   0.360 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 851: MET Setup Check with Pin cpuregs_reg[31][18]/CK 
Endpoint:   cpuregs_reg[31][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.361
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.043 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.147 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.172 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.197 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.220 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.253 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.292 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.311 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.330 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.351 | 
     | FE_RC_2637_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.368 | 
     | FE_RC_2635_0        | A2 ^ -> ZN v | NAND2_X4 | 0.015 |   0.305 |    0.382 | 
     | FE_RC_2643_0        | A1 v -> ZN ^ | NAND3_X4 | 0.028 |   0.332 |    0.410 | 
     | g223656             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.348 |    0.426 | 
     | FE_RC_2566_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.439 | 
     | cpuregs_reg[31][18] | D ^          | DFF_X1   | 0.000 |   0.361 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 852: MET Setup Check with Pin cpuregs_reg[12][1]/CK 
Endpoint:   cpuregs_reg[12][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.363
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.043 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.142 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.180 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.213 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.239 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.259 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.292 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.334 | 
     | g198869            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.299 |    0.377 | 
     | FE_OCPC463_n_3064  | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.329 |    0.407 | 
     | g198705            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.342 |    0.420 | 
     | g197593            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.363 |    0.440 | 
     | cpuregs_reg[12][1] | D ^          | DFF_X1   | 0.000 |   0.363 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 853: MET Setup Check with Pin cpuregs_reg[12][15]/CK 
Endpoint:   cpuregs_reg[12][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.366
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.043 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.180 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.209 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.244 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.265 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.281 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.300 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.338 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.353 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.394 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.412 | 
     | g198720             | A2 v -> ZN ^ | NAND2_X2 | 0.015 |   0.349 |    0.427 | 
     | g197610             | A ^ -> ZN v  | OAI21_X1 | 0.016 |   0.366 |    0.444 | 
     | cpuregs_reg[12][15] | D v          | DFF_X1   | 0.000 |   0.366 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 854: MET Setup Check with Pin cpuregs_reg[29][15]/CK 
Endpoint:   cpuregs_reg[29][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.366
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.044 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.180 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.209 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.245 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.265 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.282 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.300 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.338 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.353 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.394 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.413 | 
     | g225042             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.349 |    0.427 | 
     | g197388             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.444 | 
     | cpuregs_reg[29][15] | D v          | DFF_X1   | 0.000 |   0.366 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 855: MET Setup Check with Pin cpuregs_reg[14][15]/CK 
Endpoint:   cpuregs_reg[14][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.366
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.044 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.181 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.209 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.245 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.266 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.282 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.300 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.339 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.353 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.395 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.413 | 
     | g227668             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.349 |    0.428 | 
     | g196694             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.444 | 
     | cpuregs_reg[14][15] | D v          | DFF_X1   | 0.000 |   0.366 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 856: MET Setup Check with Pin cpuregs_reg[18][15]/CK 
Endpoint:   cpuregs_reg[18][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.366
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.044 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.181 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.209 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.245 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.266 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.282 | 
     | FE_RC_1025_0        | A1 ^ -> ZN v | NAND3_X1 | 0.019 |   0.222 |    0.300 | 
     | add_1312_30_g7541   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.260 |    0.339 | 
     | g207582             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.275 |    0.354 | 
     | FE_RC_2776_0        | A1 ^ -> ZN ^ | AND2_X2  | 0.041 |   0.316 |    0.395 | 
     | FE_RC_2777_0        | A ^ -> ZN v  | INV_X8   | 0.018 |   0.334 |    0.413 | 
     | g222775             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.349 |    0.428 | 
     | g222774             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.366 |    0.445 | 
     | cpuregs_reg[18][15] | D v          | DFF_X1   | 0.000 |   0.366 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 857: MET Setup Check with Pin cpuregs_reg[20][20]/CK 
Endpoint:   cpuregs_reg[20][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.361
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.044 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.148 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.172 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.197 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.220 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.254 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.292 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.312 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.331 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.351 | 
     | FE_RC_2623_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.368 | 
     | FE_RC_2621_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.307 |    0.386 | 
     | FE_RC_2628_0_dup    | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.328 |    0.406 | 
     | g223606             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.342 |    0.421 | 
     | g226188             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.361 |    0.439 | 
     | cpuregs_reg[20][20] | D ^          | DFF_X1   | 0.000 |   0.361 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 858: MET Setup Check with Pin cpuregs_reg[4][20]/CK 
Endpoint:   cpuregs_reg[4][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.361
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.044 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.148 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.172 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.197 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.220 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.254 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.292 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.312 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.331 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.351 | 
     | FE_RC_2623_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.368 | 
     | FE_RC_2621_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.307 |    0.386 | 
     | FE_RC_2628_0_dup    | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.328 |    0.406 | 
     | g223609             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.342 |    0.421 | 
     | g196576             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.361 |    0.439 | 
     | cpuregs_reg[4][20]  | D ^          | DFF_X1   | 0.000 |   0.361 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 859: MET Setup Check with Pin count_instr_reg[59]/CK 
Endpoint:   count_instr_reg[59]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.362
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.084 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.174 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.201 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.264 | 
     | g219773                 | A3 ^ -> ZN ^ | AND4_X2  | 0.081 |   0.266 |    0.345 | 
     | g219745                 | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.285 |    0.364 | 
     | g219744                 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.322 |    0.401 | 
     | g200334                 | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.354 |    0.432 | 
     | g200169                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.362 |    0.440 | 
     | count_instr_reg[59]     | D v          | DFF_X1   | 0.000 |   0.362 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 860: MET Setup Check with Pin cpuregs_reg[21][3]/CK 
Endpoint:   cpuregs_reg[21][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.362
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.044 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.143 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.181 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.214 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.240 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.260 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.293 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.338 | 
     | g226102            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.301 |    0.380 | 
     | FE_OCPC451_n_32444 | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.328 |    0.407 | 
     | g198487            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.341 |    0.420 | 
     | g197028            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.362 |    0.440 | 
     | cpuregs_reg[21][3] | D ^          | DFF_X1   | 0.000 |   0.362 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 861: MET Setup Check with Pin cpuregs_reg[21][2]/CK 
Endpoint:   cpuregs_reg[21][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.362
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.044 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.143 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.181 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.214 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.240 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.260 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.293 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.338 | 
     | g226102            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.301 |    0.380 | 
     | FE_OCPC451_n_32444 | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.328 |    0.407 | 
     | g198744            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.341 |    0.420 | 
     | g197026            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.362 |    0.440 | 
     | cpuregs_reg[21][2] | D ^          | DFF_X1   | 0.000 |   0.362 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 862: MET Setup Check with Pin cpuregs_reg[21][1]/CK 
Endpoint:   cpuregs_reg[21][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.362
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.044 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.143 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.181 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.214 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.240 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.260 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.293 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.338 | 
     | g226102            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.301 |    0.380 | 
     | FE_OCPC451_n_32444 | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.328 |    0.407 | 
     | g198485            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.341 |    0.420 | 
     | g197024            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.362 |    0.440 | 
     | cpuregs_reg[21][1] | D ^          | DFF_X1   | 0.000 |   0.362 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 863: MET Setup Check with Pin cpuregs_reg[18][22]/CK 
Endpoint:   cpuregs_reg[18][22]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.446
- Arrival Time                  0.367
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.044 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.143 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.181 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.214 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.240 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.260 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.292 | 
     | g226141             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.324 | 
     | FE_OCPC202_n_32482  | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.349 | 
     | g226147             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.311 |    0.390 | 
     | FE_OCPC460_n_32489  | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.336 |    0.415 | 
     | FE_RC_1041_0        | A1 ^ -> ZN ^ | OR2_X2   | 0.020 |   0.356 |    0.435 | 
     | FE_RC_1040_0        | A2 ^ -> ZN v | NAND2_X1 | 0.011 |   0.367 |    0.446 | 
     | cpuregs_reg[18][22] | D v          | DFF_X1   | 0.000 |   0.367 |    0.446 | 
     +----------------------------------------------------------------------------+ 
Path 864: MET Setup Check with Pin cpuregs_reg[30][28]/CK 
Endpoint:   cpuregs_reg[30][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.360
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]           | CK ^         |          |       |  -0.035 |    0.044 | 
     | cpu_state_reg[7]           | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.143 | 
     | g200819                    | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.181 | 
     | g200513                    | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.214 | 
     | FE_RC_1023_0               | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.240 | 
     | FE_RC_1024_0               | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.260 | 
     | g219696                    | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.295 | 
     | g227806                    | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.336 | 
     | FE_OFC0_n_34134            | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.281 |    0.360 | 
     | FE_OCPC187_FE_OFN0_n_34134 | A ^ -> ZN v  | INV_X2   | 0.011 |   0.292 |    0.371 | 
     | FE_OCPC189_FE_OFN0_n_34134 | A v -> ZN ^  | INV_X2   | 0.032 |   0.325 |    0.403 | 
     | g224441                    | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.341 |    0.420 | 
     | g197449                    | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.360 |    0.439 | 
     | cpuregs_reg[30][28]        | D ^          | DFF_X1   | 0.000 |   0.360 |    0.439 | 
     +-----------------------------------------------------------------------------------+ 
Path 865: MET Setup Check with Pin cpuregs_reg[2][7]/CK 
Endpoint:   cpuregs_reg[2][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.361
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.044 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.181 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.210 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.245 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.282 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.295 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.314 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.328 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.341 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.350 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.368 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.378 | 
     | FE_OCPC226_n_25702  | A v -> ZN ^  | INV_X4   | 0.026 |   0.325 |    0.404 | 
     | g212921             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.341 |    0.420 | 
     | g196814             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.361 |    0.440 | 
     | cpuregs_reg[2][7]   | D ^          | DFF_X1   | 0.000 |   0.361 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 866: MET Setup Check with Pin reg_out_reg[9]/CK 
Endpoint:   reg_out_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.352
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                |              |           |       |  Time   |   Time   | 
     |----------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1] | CK ^         |           |       |  -0.034 |    0.045 | 
     | reg_op1_reg[1] | CK ^ -> Q v  | DFF_X2    | 0.121 |   0.087 |    0.166 | 
     | g90347__211161 | A2 v -> ZN v | AND3_X2   | 0.040 |   0.128 |    0.207 | 
     | g719           | A1 v -> ZN v | OR2_X1    | 0.044 |   0.172 |    0.251 | 
     | g716           | A v -> ZN ^  | AOI211_X1 | 0.080 |   0.252 |    0.331 | 
     | g715           | A2 ^ -> ZN v | NOR2_X2   | 0.018 |   0.270 |    0.349 | 
     | g90143__4296   | A1 v -> ZN v | OR2_X2    | 0.058 |   0.328 |    0.407 | 
     | g199487        | A3 v -> ZN ^ | NAND4_X1  | 0.024 |   0.352 |    0.431 | 
     | reg_out_reg[9] | D ^          | DFF_X1    | 0.000 |   0.352 |    0.431 | 
     +------------------------------------------------------------------------+ 
Path 867: MET Setup Check with Pin cpuregs_reg[5][8]/CK 
Endpoint:   cpuregs_reg[5][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.358
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.181 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.210 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.246 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.266 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.283 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1  | 0.046 |   0.249 |    0.329 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.269 |    0.348 | 
     | FE_OCPC462_n_31768  | A v -> ZN ^  | INV_X1   | 0.026 |   0.295 |    0.375 | 
     | FE_RC_2685_0_dup    | A1 ^ -> ZN ^ | OR2_X4   | 0.029 |   0.325 |    0.404 | 
     | g225469             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.338 |    0.418 | 
     | g210579             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.358 |    0.438 | 
     | cpuregs_reg[5][8]   | D ^          | DFF_X1   | 0.000 |   0.358 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 868: MET Setup Check with Pin cpuregs_reg[27][22]/CK 
Endpoint:   cpuregs_reg[27][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.364
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.045 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.144 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.182 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.214 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.241 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.260 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.292 | 
     | g226141             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.325 | 
     | FE_OCPC202_n_32482  | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.350 | 
     | g226149             | A1 ^ -> ZN ^ | AND2_X2  | 0.029 |   0.300 |    0.379 | 
     | FE_OCPC217_n_32491  | A ^ -> ZN v  | INV_X2   | 0.021 |   0.320 |    0.400 | 
     | FE_OCPC219_n_32491  | A v -> ZN ^  | INV_X8   | 0.019 |   0.339 |    0.418 | 
     | g210990             | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.352 |    0.431 | 
     | FE_RC_1052_0        | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.364 |    0.443 | 
     | cpuregs_reg[27][22] | D ^          | DFF_X1   | 0.000 |   0.364 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 869: MET Setup Check with Pin cpuregs_reg[30][20]/CK 
Endpoint:   cpuregs_reg[30][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.365
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]           | CK ^         |          |       |  -0.035 |    0.045 | 
     | cpu_state_reg[7]           | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.144 | 
     | g200819                    | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.182 | 
     | g200513                    | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.214 | 
     | FE_RC_1023_0               | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.241 | 
     | FE_RC_1024_0               | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.260 | 
     | g219696                    | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.295 | 
     | g227806                    | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.337 | 
     | FE_OFC0_n_34134            | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.281 |    0.361 | 
     | FE_OCPC187_FE_OFN0_n_34134 | A ^ -> ZN v  | INV_X2   | 0.011 |   0.292 |    0.372 | 
     | FE_OCPC189_FE_OFN0_n_34134 | A v -> ZN ^  | INV_X2   | 0.032 |   0.325 |    0.404 | 
     | FE_RC_565_0                | A1 ^ -> ZN ^ | OR2_X1   | 0.028 |   0.353 |    0.432 | 
     | FE_RC_564_0                | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.365 |    0.444 | 
     | cpuregs_reg[30][20]        | D v          | DFF_X1   | 0.000 |   0.365 |    0.444 | 
     +-----------------------------------------------------------------------------------+ 
Path 870: MET Setup Check with Pin reg_out_reg[8]/CK 
Endpoint:   reg_out_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.352
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                |              |           |       |  Time   |   Time   | 
     |----------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1] | CK ^         |           |       |  -0.034 |    0.045 | 
     | reg_op1_reg[1] | CK ^ -> Q v  | DFF_X2    | 0.121 |   0.087 |    0.167 | 
     | g90347__211161 | A2 v -> ZN v | AND3_X2   | 0.040 |   0.128 |    0.207 | 
     | g719           | A1 v -> ZN v | OR2_X1    | 0.044 |   0.172 |    0.251 | 
     | g716           | A v -> ZN ^  | AOI211_X1 | 0.080 |   0.252 |    0.331 | 
     | g715           | A2 ^ -> ZN v | NOR2_X2   | 0.018 |   0.270 |    0.349 | 
     | g90143__4296   | A1 v -> ZN v | OR2_X2    | 0.058 |   0.328 |    0.407 | 
     | g199459        | A3 v -> ZN ^ | NAND4_X1  | 0.024 |   0.352 |    0.431 | 
     | reg_out_reg[8] | D ^          | DFF_X1    | 0.000 |   0.352 |    0.431 | 
     +------------------------------------------------------------------------+ 
Path 871: MET Setup Check with Pin cpuregs_reg[29][7]/CK 
Endpoint:   cpuregs_reg[29][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.361
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.182 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.210 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.246 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.282 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.295 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.314 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.329 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.341 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.351 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.368 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.378 | 
     | FE_OCPC226_n_25702  | A v -> ZN ^  | INV_X4   | 0.026 |   0.325 |    0.405 | 
     | g221484             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.341 |    0.420 | 
     | g196871             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.361 |    0.440 | 
     | cpuregs_reg[29][7]  | D ^          | DFF_X1   | 0.000 |   0.361 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 872: MET Setup Check with Pin reg_out_reg[7]/CK 
Endpoint:   reg_out_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.358
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]                | CK ^         |           |       |  -0.035 |    0.045 | 
     | reg_pc_reg[2]                | CK ^ -> Q v  | DFF_X2    | 0.112 |   0.077 |    0.156 | 
     | FE_RC_2342_0                 | B2 v -> ZN ^ | OAI22_X1  | 0.043 |   0.120 |    0.199 | 
     | FE_RC_149_0                  | A ^ -> ZN v  | INV_X1    | 0.010 |   0.130 |    0.209 | 
     | FE_RC_148_0                  | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.143 |    0.223 | 
     | FE_RC_147_0                  | A1 ^ -> ZN v | NAND3_X1  | 0.021 |   0.164 |    0.244 | 
     | FE_OCPC168_add_1801_23_n_708 | A v -> ZN ^  | INV_X2    | 0.021 |   0.186 |    0.265 | 
     | FE_OCPC418_add_1801_23_n_689 | A ^ -> Z ^   | BUF_X2    | 0.027 |   0.212 |    0.292 | 
     | add_1801_23_g1022            | C1 ^ -> ZN v | OAI211_X1 | 0.020 |   0.232 |    0.312 | 
     | add_1801_23_g998             | A v -> ZN v  | XNOR2_X1  | 0.040 |   0.272 |    0.351 | 
     | g90235__212284               | A1 v -> ZN ^ | AOI222_X1 | 0.052 |   0.324 |    0.403 | 
     | g90133__2250                 | A ^ -> ZN v  | OAI211_X1 | 0.034 |   0.358 |    0.437 | 
     | reg_out_reg[7]               | D v          | DFF_X1    | 0.000 |   0.358 |    0.437 | 
     +--------------------------------------------------------------------------------------+ 
Path 873: MET Setup Check with Pin reg_sh_reg[0]/CK 
Endpoint:   reg_sh_reg[0]/D         (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.359
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[11]    | CK ^         |          |       |  -0.036 |    0.044 | 
     | decoded_imm_j_reg[11]    | CK ^ -> Q ^  | DFF_X2   | 0.129 |   0.094 |    0.173 | 
     | FE_OCPC337_decoded_rs2_0 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.124 |    0.204 | 
     | g216730                  | A2 ^ -> ZN v | NOR2_X4  | 0.010 |   0.134 |    0.213 | 
     | FE_OCPC281_n_22566       | A v -> Z v   | BUF_X2   | 0.033 |   0.167 |    0.247 | 
     | g200460                  | A2 v -> ZN v | AND2_X1  | 0.041 |   0.209 |    0.288 | 
     | g199857                  | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.240 |    0.319 | 
     | g199467                  | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.262 |    0.341 | 
     | g199248                  | A2 v -> ZN ^ | NOR2_X1  | 0.029 |   0.290 |    0.370 | 
     | g198897                  | A2 ^ -> ZN ^ | AND4_X2  | 0.053 |   0.343 |    0.423 | 
     | g196589                  | B2 ^ -> ZN v | OAI21_X1 | 0.015 |   0.359 |    0.438 | 
     | reg_sh_reg[0]            | D v          | DFF_X1   | 0.000 |   0.359 |    0.438 | 
     +---------------------------------------------------------------------------------+ 
Path 874: MET Setup Check with Pin cpuregs_reg[17][17]/CK 
Endpoint:   cpuregs_reg[17][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.038 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.169 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.208 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.262 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.275 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.287 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.301 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.352 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.376 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.405 | 
     | g218918              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.420 | 
     | g196841              | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.360 |    0.440 | 
     | cpuregs_reg[17][17]  | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 875: MET Setup Check with Pin cpuregs_reg[12][17]/CK 
Endpoint:   cpuregs_reg[12][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.045 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.144 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.182 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.214 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.241 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.261 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.294 | 
     | g226184             | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.336 | 
     | g198869             | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.299 |    0.378 | 
     | FE_OCPC464_n_3064   | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.329 |    0.409 | 
     | g221693             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.342 |    0.422 | 
     | g210636             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.360 |    0.440 | 
     | cpuregs_reg[12][17] | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 876: MET Setup Check with Pin cpuregs_reg[12][7]/CK 
Endpoint:   cpuregs_reg[12][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.045 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.144 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.182 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.214 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.241 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.261 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.294 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.336 | 
     | g198869            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.299 |    0.378 | 
     | FE_OCPC464_n_3064  | A ^ -> Z ^   | BUF_X4   | 0.030 |   0.329 |    0.409 | 
     | g210613            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.342 |    0.422 | 
     | g210612            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.360 |    0.440 | 
     | cpuregs_reg[12][7] | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 877: MET Setup Check with Pin cpuregs_reg[8][17]/CK 
Endpoint:   cpuregs_reg[8][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.038 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.169 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.208 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.262 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.275 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.287 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.301 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.352 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.376 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.405 | 
     | g218934              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.420 | 
     | g197396              | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.360 |    0.440 | 
     | cpuregs_reg[8][17]   | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 878: MET Setup Check with Pin cpuregs_reg[5][17]/CK 
Endpoint:   cpuregs_reg[5][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.038 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.169 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.208 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.262 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.275 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.287 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.301 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.352 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.376 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.405 | 
     | g221694              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.420 | 
     | g210600              | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.360 |    0.440 | 
     | cpuregs_reg[5][17]   | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 879: MET Setup Check with Pin cpuregs_reg[23][7]/CK 
Endpoint:   cpuregs_reg[23][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.361
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.182 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.210 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.246 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.282 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.295 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.314 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.329 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.341 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.351 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.368 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.378 | 
     | FE_OCPC226_n_25702  | A v -> ZN ^  | INV_X4   | 0.026 |   0.325 |    0.405 | 
     | g219847             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.341 |    0.420 | 
     | g219846             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.361 |    0.440 | 
     | cpuregs_reg[23][7]  | D ^          | DFF_X1   | 0.000 |   0.361 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 880: MET Setup Check with Pin cpuregs_reg[17][7]/CK 
Endpoint:   cpuregs_reg[17][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.361
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.182 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.210 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.246 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.282 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.295 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.314 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.329 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.341 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.351 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.368 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.378 | 
     | FE_OCPC226_n_25702  | A v -> ZN ^  | INV_X4   | 0.026 |   0.325 |    0.405 | 
     | g213033             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.341 |    0.420 | 
     | g196826             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.361 |    0.440 | 
     | cpuregs_reg[17][7]  | D ^          | DFF_X1   | 0.000 |   0.361 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 881: MET Setup Check with Pin cpuregs_reg[8][7]/CK 
Endpoint:   cpuregs_reg[8][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.361
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.182 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.210 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.246 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.282 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.295 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.314 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.329 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.341 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.351 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.368 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.378 | 
     | FE_OCPC226_n_25702  | A v -> ZN ^  | INV_X4   | 0.026 |   0.325 |    0.405 | 
     | g213153             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.341 |    0.420 | 
     | g197374             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.361 |    0.440 | 
     | cpuregs_reg[8][7]   | D ^          | DFF_X1   | 0.000 |   0.361 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 882: MET Setup Check with Pin cpuregs_reg[11][17]/CK 
Endpoint:   cpuregs_reg[11][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.038 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.169 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.208 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.263 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.276 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.287 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.301 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.352 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.377 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.405 | 
     | g218925              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.420 | 
     | g197573              | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.360 |    0.440 | 
     | cpuregs_reg[11][17]  | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 883: MET Setup Check with Pin cpuregs_reg[7][17]/CK 
Endpoint:   cpuregs_reg[7][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.038 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.169 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.208 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.263 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.276 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.287 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.301 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.352 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.377 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.405 | 
     | g223948              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.420 | 
     | g197324              | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.360 |    0.440 | 
     | cpuregs_reg[7][17]   | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 884: MET Setup Check with Pin cpuregs_reg[2][17]/CK 
Endpoint:   cpuregs_reg[2][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.038 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.169 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.208 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.263 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.276 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.287 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.301 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.352 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.377 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.405 | 
     | g221702              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.420 | 
     | g196847              | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.360 |    0.440 | 
     | cpuregs_reg[2][17]   | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 885: MET Setup Check with Pin cpuregs_reg[24][17]/CK 
Endpoint:   cpuregs_reg[24][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.038 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.169 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.208 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.263 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.276 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.287 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.301 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.352 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.377 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.405 | 
     | g218933              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.420 | 
     | g197207              | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.360 |    0.440 | 
     | cpuregs_reg[24][17]  | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 886: MET Setup Check with Pin cpuregs_reg[7][7]/CK 
Endpoint:   cpuregs_reg[7][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.361
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.182 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.210 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.246 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.283 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.296 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.314 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.329 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.342 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.351 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.369 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.379 | 
     | FE_OCPC226_n_25702  | A v -> ZN ^  | INV_X4   | 0.026 |   0.325 |    0.405 | 
     | g223940             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.341 |    0.421 | 
     | g197300             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.361 |    0.440 | 
     | cpuregs_reg[7][7]   | D ^          | DFF_X1   | 0.000 |   0.361 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 887: MET Setup Check with Pin cpuregs_reg[30][18]/CK 
Endpoint:   cpuregs_reg[30][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.361
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.149 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.174 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.199 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.222 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.255 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.294 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.313 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.333 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.353 | 
     | FE_RC_2637_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.370 | 
     | FE_RC_2635_0        | A2 ^ -> ZN v | NAND2_X4 | 0.015 |   0.305 |    0.385 | 
     | FE_RC_2643_0        | A1 v -> ZN ^ | NAND3_X4 | 0.028 |   0.332 |    0.412 | 
     | g223647             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.348 |    0.428 | 
     | FE_RC_568_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.441 | 
     | cpuregs_reg[30][18] | D ^          | DFF_X1   | 0.000 |   0.361 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 888: MET Setup Check with Pin cpuregs_reg[29][18]/CK 
Endpoint:   cpuregs_reg[29][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.361
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.149 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.174 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.199 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.222 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.255 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.294 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.313 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.333 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.353 | 
     | FE_RC_2637_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.370 | 
     | FE_RC_2635_0        | A2 ^ -> ZN v | NAND2_X4 | 0.015 |   0.305 |    0.385 | 
     | FE_RC_2643_0        | A1 v -> ZN ^ | NAND3_X4 | 0.028 |   0.332 |    0.412 | 
     | g223654             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.348 |    0.428 | 
     | FE_RC_606_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.441 | 
     | cpuregs_reg[29][18] | D ^          | DFF_X1   | 0.000 |   0.361 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 889: MET Setup Check with Pin cpuregs_reg[26][18]/CK 
Endpoint:   cpuregs_reg[26][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.361
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.149 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.174 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.199 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.222 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.255 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.294 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.313 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.333 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.353 | 
     | FE_RC_2637_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.370 | 
     | FE_RC_2635_0        | A2 ^ -> ZN v | NAND2_X4 | 0.015 |   0.305 |    0.385 | 
     | FE_RC_2643_0        | A1 v -> ZN ^ | NAND3_X4 | 0.028 |   0.332 |    0.412 | 
     | g223638             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.348 |    0.428 | 
     | FE_RC_785_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.441 | 
     | cpuregs_reg[26][18] | D ^          | DFF_X1   | 0.000 |   0.361 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 890: MET Setup Check with Pin cpuregs_reg[21][18]/CK 
Endpoint:   cpuregs_reg[21][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.361
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.149 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.174 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.199 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.222 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.255 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.294 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.313 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.333 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.353 | 
     | FE_RC_2637_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.370 | 
     | FE_RC_2635_0        | A2 ^ -> ZN v | NAND2_X4 | 0.015 |   0.305 |    0.385 | 
     | FE_RC_2643_0        | A1 v -> ZN ^ | NAND3_X4 | 0.028 |   0.332 |    0.412 | 
     | g223642             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.348 |    0.428 | 
     | FE_RC_915_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.441 | 
     | cpuregs_reg[21][18] | D ^          | DFF_X1   | 0.000 |   0.361 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 891: MET Setup Check with Pin cpuregs_reg[10][18]/CK 
Endpoint:   cpuregs_reg[10][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.361
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.149 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.174 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.199 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.222 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.255 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.294 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.313 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.333 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.353 | 
     | FE_RC_2637_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.370 | 
     | FE_RC_2635_0        | A2 ^ -> ZN v | NAND2_X4 | 0.015 |   0.305 |    0.385 | 
     | FE_RC_2643_0        | A1 v -> ZN ^ | NAND3_X4 | 0.028 |   0.332 |    0.412 | 
     | g223650             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.348 |    0.428 | 
     | FE_RC_682_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.441 | 
     | cpuregs_reg[10][18] | D ^          | DFF_X1   | 0.000 |   0.361 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 892: MET Setup Check with Pin cpuregs_reg[8][18]/CK 
Endpoint:   cpuregs_reg[8][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.361
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.149 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.174 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.199 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.222 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.255 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.294 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.313 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.333 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.353 | 
     | FE_RC_2637_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.370 | 
     | FE_RC_2635_0        | A2 ^ -> ZN v | NAND2_X4 | 0.015 |   0.305 |    0.385 | 
     | FE_RC_2643_0        | A1 v -> ZN ^ | NAND3_X4 | 0.028 |   0.332 |    0.412 | 
     | g223655             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.348 |    0.428 | 
     | FE_RC_650_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.441 | 
     | cpuregs_reg[8][18]  | D ^          | DFF_X1   | 0.000 |   0.361 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 893: MET Setup Check with Pin cpuregs_reg[6][18]/CK 
Endpoint:   cpuregs_reg[6][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.361
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.149 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.174 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.199 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.222 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.255 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.294 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.313 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.333 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.353 | 
     | FE_RC_2637_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.370 | 
     | FE_RC_2635_0        | A2 ^ -> ZN v | NAND2_X4 | 0.015 |   0.305 |    0.385 | 
     | FE_RC_2643_0        | A1 v -> ZN ^ | NAND3_X4 | 0.028 |   0.332 |    0.412 | 
     | g223649             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.348 |    0.428 | 
     | FE_RC_909_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.441 | 
     | cpuregs_reg[6][18]  | D ^          | DFF_X1   | 0.000 |   0.361 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 894: MET Setup Check with Pin cpuregs_reg[3][18]/CK 
Endpoint:   cpuregs_reg[3][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.361
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.149 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.174 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.199 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.222 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.255 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.294 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.313 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.333 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.353 | 
     | FE_RC_2637_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.370 | 
     | FE_RC_2635_0        | A2 ^ -> ZN v | NAND2_X4 | 0.015 |   0.305 |    0.385 | 
     | FE_RC_2643_0        | A1 v -> ZN ^ | NAND3_X4 | 0.028 |   0.332 |    0.412 | 
     | g223646             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.348 |    0.428 | 
     | FE_RC_602_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.441 | 
     | cpuregs_reg[3][18]  | D ^          | DFF_X1   | 0.000 |   0.361 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 895: MET Setup Check with Pin reg_out_reg[14]/CK 
Endpoint:   reg_out_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.351
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +-------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                 |              |           |       |  Time   |   Time   | 
     |-----------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]  | CK ^         |           |       |  -0.034 |    0.046 | 
     | reg_op1_reg[1]  | CK ^ -> Q v  | DFF_X2    | 0.121 |   0.087 |    0.167 | 
     | g90347__211161  | A2 v -> ZN v | AND3_X2   | 0.040 |   0.128 |    0.208 | 
     | g719            | A1 v -> ZN v | OR2_X1    | 0.044 |   0.172 |    0.252 | 
     | g716            | A v -> ZN ^  | AOI211_X1 | 0.080 |   0.252 |    0.332 | 
     | g715            | A2 ^ -> ZN v | NOR2_X2   | 0.018 |   0.270 |    0.350 | 
     | g90143__4296    | A1 v -> ZN v | OR2_X2    | 0.058 |   0.328 |    0.408 | 
     | g199485         | A3 v -> ZN ^ | NAND4_X2  | 0.023 |   0.351 |    0.431 | 
     | reg_out_reg[14] | D ^          | DFF_X1    | 0.000 |   0.351 |    0.431 | 
     +-------------------------------------------------------------------------+ 
Path 896: MET Setup Check with Pin cpuregs_reg[1][18]/CK 
Endpoint:   cpuregs_reg[1][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.361
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.149 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.174 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.199 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.222 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.255 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.294 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.313 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.333 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.353 | 
     | FE_RC_2637_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.370 | 
     | FE_RC_2635_0        | A2 ^ -> ZN v | NAND2_X4 | 0.015 |   0.305 |    0.385 | 
     | FE_RC_2643_0        | A1 v -> ZN ^ | NAND3_X4 | 0.028 |   0.332 |    0.412 | 
     | g223648             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.348 |    0.428 | 
     | FE_RC_686_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.441 | 
     | cpuregs_reg[1][18]  | D ^          | DFF_X1   | 0.000 |   0.361 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 897: MET Setup Check with Pin cpuregs_reg[11][18]/CK 
Endpoint:   cpuregs_reg[11][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.361
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.149 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.174 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.199 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.222 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.255 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.294 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.313 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.333 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.353 | 
     | FE_RC_2637_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.370 | 
     | FE_RC_2635_0        | A2 ^ -> ZN v | NAND2_X4 | 0.015 |   0.305 |    0.385 | 
     | FE_RC_2643_0        | A1 v -> ZN ^ | NAND3_X4 | 0.028 |   0.332 |    0.412 | 
     | g223651             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.348 |    0.428 | 
     | FE_RC_873_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.441 | 
     | cpuregs_reg[11][18] | D ^          | DFF_X1   | 0.000 |   0.361 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 898: MET Setup Check with Pin cpuregs_reg[2][18]/CK 
Endpoint:   cpuregs_reg[2][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.361
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.149 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.174 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.199 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.222 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.255 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.294 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.313 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.333 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.353 | 
     | FE_RC_2637_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.370 | 
     | FE_RC_2635_0        | A2 ^ -> ZN v | NAND2_X4 | 0.015 |   0.305 |    0.385 | 
     | FE_RC_2643_0        | A1 v -> ZN ^ | NAND3_X4 | 0.028 |   0.332 |    0.412 | 
     | g223652             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.348 |    0.428 | 
     | FE_RC_801_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.361 |    0.441 | 
     | cpuregs_reg[2][18]  | D ^          | DFF_X1   | 0.000 |   0.361 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 899: MET Setup Check with Pin cpuregs_reg[11][8]/CK 
Endpoint:   cpuregs_reg[11][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.358
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.182 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.211 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.247 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.267 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.283 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1  | 0.046 |   0.249 |    0.329 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.269 |    0.349 | 
     | FE_OCPC462_n_31768  | A v -> ZN ^  | INV_X1   | 0.026 |   0.295 |    0.375 | 
     | FE_RC_2685_0_dup    | A1 ^ -> ZN ^ | OR2_X4   | 0.029 |   0.325 |    0.405 | 
     | g225472             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.338 |    0.419 | 
     | g197562             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.358 |    0.438 | 
     | cpuregs_reg[11][8]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 900: MET Setup Check with Pin cpuregs_reg[2][8]/CK 
Endpoint:   cpuregs_reg[2][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.358
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.045 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.182 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.211 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.247 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.267 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.283 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1  | 0.046 |   0.249 |    0.329 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.269 |    0.349 | 
     | FE_OCPC462_n_31768  | A v -> ZN ^  | INV_X1   | 0.026 |   0.295 |    0.375 | 
     | FE_RC_2685_0_dup    | A1 ^ -> ZN ^ | OR2_X4   | 0.029 |   0.325 |    0.405 | 
     | g225473             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.338 |    0.419 | 
     | g196818             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.358 |    0.438 | 
     | cpuregs_reg[2][8]   | D ^          | DFF_X1   | 0.000 |   0.358 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 901: MET Setup Check with Pin cpuregs_reg[28][7]/CK 
Endpoint:   cpuregs_reg[28][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.045 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.144 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.182 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.215 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.241 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.261 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.294 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.339 | 
     | g226101            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.294 |    0.374 | 
     | FE_OCPC415_n_32443 | A ^ -> Z ^   | BUF_X2   | 0.034 |   0.327 |    0.407 | 
     | g214664            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.342 |    0.422 | 
     | g197357            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.360 |    0.440 | 
     | cpuregs_reg[28][7] | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 902: MET Setup Check with Pin cpuregs_reg[28][4]/CK 
Endpoint:   cpuregs_reg[28][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.045 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.144 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.182 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.215 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.241 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.261 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.294 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.339 | 
     | g226101            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.294 |    0.374 | 
     | FE_OCPC415_n_32443 | A ^ -> Z ^   | BUF_X2   | 0.034 |   0.327 |    0.407 | 
     | g214663            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.342 |    0.422 | 
     | g197339            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.360 |    0.440 | 
     | cpuregs_reg[28][4] | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 903: MET Setup Check with Pin cpuregs_reg[28][0]/CK 
Endpoint:   cpuregs_reg[28][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.045 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.144 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.182 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.215 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.241 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.261 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.294 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.339 | 
     | g226101            | A1 ^ -> ZN ^ | AND2_X4  | 0.035 |   0.294 |    0.374 | 
     | FE_OCPC415_n_32443 | A ^ -> Z ^   | BUF_X2   | 0.034 |   0.327 |    0.407 | 
     | g214659            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.342 |    0.422 | 
     | g197591            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.360 |    0.440 | 
     | cpuregs_reg[28][0] | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 904: MET Setup Check with Pin instr_lui_reg/CK 
Endpoint:   instr_lui_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.357
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------+ 
     |   Instance    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |               |              |          |       |  Time   |   Time   | 
     |---------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg | CK ^         |          |       |  -0.035 |    0.045 | 
     | mem_valid_reg | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.151 | 
     | g196          | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.187 | 
     | g193          | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.202 | 
     | g209212       | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.243 | 
     | g226230       | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.301 | 
     | g222514       | A1 ^ -> ZN ^ | AND4_X1  | 0.089 |   0.310 |    0.390 | 
     | g223036       | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.336 |    0.416 | 
     | g223035       | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.357 |    0.437 | 
     | instr_lui_reg | D ^          | DFF_X1   | 0.000 |   0.357 |    0.437 | 
     +----------------------------------------------------------------------+ 
Path 905: MET Setup Check with Pin cpuregs_reg[9][7]/CK 
Endpoint:   cpuregs_reg[9][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.046 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.144 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.183 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.215 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.241 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.261 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.294 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.332 | 
     | g210514            | A1 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.292 |    0.372 | 
     | FE_OCPC454_n_16196 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.327 |    0.407 | 
     | g198646            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.341 |    0.421 | 
     | g197463            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.360 |    0.440 | 
     | cpuregs_reg[9][7]  | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 906: MET Setup Check with Pin is_alu_reg_reg_reg/CK 
Endpoint:   is_alu_reg_reg_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.357
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |          |       |  -0.035 |    0.046 | 
     | mem_valid_reg      | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.151 | 
     | g196               | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.187 | 
     | g193               | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.202 | 
     | g209212            | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.243 | 
     | g226230            | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.301 | 
     | g222514            | A1 ^ -> ZN ^ | AND4_X1  | 0.089 |   0.310 |    0.390 | 
     | g219893            | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.336 |    0.416 | 
     | g228224            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.357 |    0.437 | 
     | is_alu_reg_reg_reg | D ^          | DFF_X1   | 0.000 |   0.357 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 907: MET Setup Check with Pin instr_auipc_reg/CK 
Endpoint:   instr_auipc_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.357
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg   | CK ^         |          |       |  -0.035 |    0.046 | 
     | mem_valid_reg   | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.151 | 
     | g196            | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.187 | 
     | g193            | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.202 | 
     | g209212         | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.243 | 
     | g226230         | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.301 | 
     | g222514         | A1 ^ -> ZN ^ | AND4_X1  | 0.089 |   0.310 |    0.390 | 
     | g219792         | A2 ^ -> ZN v | NAND3_X1 | 0.026 |   0.336 |    0.416 | 
     | g219791         | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.357 |    0.437 | 
     | instr_auipc_reg | D ^          | DFF_X1   | 0.000 |   0.357 |    0.437 | 
     +------------------------------------------------------------------------+ 
Path 908: MET Setup Check with Pin cpuregs_reg[30][7]/CK 
Endpoint:   cpuregs_reg[30][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.046 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.144 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.183 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.215 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.241 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.261 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.296 | 
     | g227806            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.338 | 
     | FE_OCPC444_n_34134 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.283 |    0.363 | 
     | FE_OCPC445_n_34134 | A ^ -> Z ^   | BUF_X1   | 0.042 |   0.325 |    0.405 | 
     | g226202            | A2 ^ -> ZN v | NAND2_X1 | 0.017 |   0.342 |    0.422 | 
     | g227810            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.360 |    0.440 | 
     | cpuregs_reg[30][7] | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 909: MET Setup Check with Pin cpuregs_reg[20][3]/CK 
Endpoint:   cpuregs_reg[20][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.046 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.144 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.183 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.215 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.241 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.261 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.294 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.339 | 
     | g226097            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.301 |    0.381 | 
     | FE_OCPC423_n_32439 | A ^ -> Z ^   | BUF_X8   | 0.026 |   0.327 |    0.407 | 
     | g222746            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.339 |    0.420 | 
     | g196978            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.360 |    0.440 | 
     | cpuregs_reg[20][3] | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 910: MET Setup Check with Pin reg_op2_reg[0]/CK 
Endpoint:   reg_op2_reg[0]/D        (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.356
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[11]    | CK ^         |          |       |  -0.036 |    0.045 | 
     | decoded_imm_j_reg[11]    | CK ^ -> Q ^  | DFF_X2   | 0.129 |   0.094 |    0.174 | 
     | FE_OCPC337_decoded_rs2_0 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.124 |    0.205 | 
     | g216730                  | A2 ^ -> ZN v | NOR2_X4  | 0.010 |   0.134 |    0.214 | 
     | FE_OCPC281_n_22566       | A v -> Z v   | BUF_X2   | 0.033 |   0.167 |    0.247 | 
     | g200460                  | A2 v -> ZN v | AND2_X1  | 0.041 |   0.209 |    0.289 | 
     | g199857                  | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.240 |    0.320 | 
     | g199467                  | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.262 |    0.342 | 
     | g199248                  | A2 v -> ZN ^ | NOR2_X1  | 0.029 |   0.290 |    0.371 | 
     | g198897                  | A2 ^ -> ZN ^ | AND4_X2  | 0.053 |   0.343 |    0.424 | 
     | g197127                  | B1 ^ -> ZN v | OAI21_X1 | 0.013 |   0.356 |    0.437 | 
     | reg_op2_reg[0]           | D v          | DFF_X2   | 0.000 |   0.356 |    0.437 | 
     +---------------------------------------------------------------------------------+ 
Path 911: MET Setup Check with Pin cpuregs_reg[20][1]/CK 
Endpoint:   cpuregs_reg[20][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.046 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.145 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.183 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.215 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.242 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.261 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.294 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.340 | 
     | g226097            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.301 |    0.381 | 
     | FE_OCPC423_n_32439 | A ^ -> Z ^   | BUF_X8   | 0.026 |   0.327 |    0.408 | 
     | g222747            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.339 |    0.420 | 
     | g196972            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.360 |    0.440 | 
     | cpuregs_reg[20][1] | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 912: MET Setup Check with Pin cpuregs_reg[12][0]/CK 
Endpoint:   cpuregs_reg[12][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.360
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.046 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.145 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.183 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.215 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.242 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.261 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.294 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.337 | 
     | g198869            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.299 |    0.379 | 
     | FE_OCPC463_n_3064  | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.329 |    0.409 | 
     | g198703            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.342 |    0.422 | 
     | g197590            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.360 |    0.440 | 
     | cpuregs_reg[12][0] | D ^          | DFF_X1   | 0.000 |   0.360 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 913: MET Setup Check with Pin cpu_state_reg[1]/CK 
Endpoint:   cpu_state_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.353
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[5]      | CK ^         |          |       |  -0.035 |    0.045 | 
     | cpu_state_reg[5]      | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.063 |    0.144 | 
     | FE_OCPC62_cpu_state_5 | A v -> Z v   | BUF_X1   | 0.031 |   0.095 |    0.175 | 
     | FE_OCPC36_cpu_state_5 | A v -> Z v   | BUF_X1   | 0.034 |   0.128 |    0.208 | 
     | g200796               | A1 v -> ZN ^ | NOR3_X1  | 0.033 |   0.161 |    0.242 | 
     | g219228               | A ^ -> ZN v  | OAI21_X1 | 0.023 |   0.184 |    0.264 | 
     | g200202               | A2 v -> ZN ^ | NOR2_X1  | 0.028 |   0.212 |    0.292 | 
     | g209569               | A4 ^ -> ZN v | NAND4_X1 | 0.040 |   0.252 |    0.332 | 
     | g209404               | A1 v -> ZN ^ | NOR2_X1  | 0.046 |   0.298 |    0.378 | 
     | g197624               | A ^ -> ZN v  | INV_X1   | 0.019 |   0.317 |    0.398 | 
     | g194519__209577       | B1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.353 |    0.434 | 
     | cpu_state_reg[1]      | D ^          | DFF_X1   | 0.000 |   0.353 |    0.434 | 
     +------------------------------------------------------------------------------+ 
Path 914: MET Setup Check with Pin cpuregs_reg[10][7]/CK 
Endpoint:   cpuregs_reg[10][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.046 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.183 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.211 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.247 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.283 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.296 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.315 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.330 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.342 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.352 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.369 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.379 | 
     | FE_OCPC226_n_25702  | A v -> ZN ^  | INV_X4   | 0.026 |   0.325 |    0.406 | 
     | g212845             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.341 |    0.421 | 
     | g197525             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.359 |    0.440 | 
     | cpuregs_reg[10][7]  | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 915: MET Setup Check with Pin cpuregs_reg[11][1]/CK 
Endpoint:   cpuregs_reg[11][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.356
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.046 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.145 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.183 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.215 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.242 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.262 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.293 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.338 | 
     | g226086            | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.318 |    0.398 | 
     | g212868            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.415 | 
     | g197556            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.356 |    0.436 | 
     | cpuregs_reg[11][1] | D ^          | DFF_X1   | 0.000 |   0.356 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 916: MET Setup Check with Pin cpuregs_reg[5][22]/CK 
Endpoint:   cpuregs_reg[5][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.361
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.046 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.150 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.174 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.199 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.222 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.256 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.293 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.307 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.341 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.361 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.380 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.408 | 
     | g198541             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.341 |    0.421 | 
     | g197176             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.361 |    0.441 | 
     | cpuregs_reg[5][22]  | D ^          | DFF_X1   | 0.000 |   0.361 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 917: MET Setup Check with Pin cpuregs_reg[4][8]/CK 
Endpoint:   cpuregs_reg[4][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.357
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.046 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.183 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.211 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.247 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.268 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.284 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1  | 0.046 |   0.249 |    0.330 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.269 |    0.350 | 
     | FE_OCPC462_n_31768  | A v -> ZN ^  | INV_X1   | 0.026 |   0.295 |    0.376 | 
     | FE_RC_2685_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.029 |   0.325 |    0.405 | 
     | g225468             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.339 |    0.419 | 
     | g210546             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.357 |    0.438 | 
     | cpuregs_reg[4][8]   | D ^          | DFF_X1   | 0.000 |   0.357 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 918: MET Setup Check with Pin cpu_state_reg[3]/CK 
Endpoint:   cpu_state_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.353
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[5]      | CK ^         |          |       |  -0.035 |    0.046 | 
     | cpu_state_reg[5]      | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.063 |    0.144 | 
     | FE_OCPC62_cpu_state_5 | A v -> Z v   | BUF_X1   | 0.031 |   0.095 |    0.175 | 
     | FE_OCPC36_cpu_state_5 | A v -> Z v   | BUF_X1   | 0.034 |   0.128 |    0.209 | 
     | g200796               | A1 v -> ZN ^ | NOR3_X1  | 0.033 |   0.161 |    0.242 | 
     | g219228               | A ^ -> ZN v  | OAI21_X1 | 0.023 |   0.184 |    0.264 | 
     | g200202               | A2 v -> ZN ^ | NOR2_X1  | 0.028 |   0.212 |    0.293 | 
     | g209569               | A4 ^ -> ZN v | NAND4_X1 | 0.040 |   0.252 |    0.333 | 
     | g209404               | A1 v -> ZN ^ | NOR2_X1  | 0.046 |   0.298 |    0.379 | 
     | g197624               | A ^ -> ZN v  | INV_X1   | 0.019 |   0.317 |    0.398 | 
     | g194520__209575       | B1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.353 |    0.434 | 
     | cpu_state_reg[3]      | D ^          | DFF_X2   | 0.000 |   0.353 |    0.434 | 
     +------------------------------------------------------------------------------+ 
Path 919: MET Setup Check with Pin cpuregs_reg[28][31]/CK 
Endpoint:   cpuregs_reg[28][31]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.361
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.046 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.145 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.183 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.216 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.242 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.262 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.295 | 
     | g226180             | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.340 | 
     | g226095             | A1 ^ -> ZN ^ | AND2_X4  | 0.043 |   0.302 |    0.383 | 
     | FE_OCPC397_n_32437  | A ^ -> Z ^   | BUF_X16  | 0.025 |   0.327 |    0.408 | 
     | FE_RC_738_0         | A1 ^ -> ZN ^ | OR2_X1   | 0.022 |   0.349 |    0.430 | 
     | FE_RC_737_0         | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.361 |    0.442 | 
     | cpuregs_reg[28][31] | D v          | DFF_X1   | 0.000 |   0.361 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 920: MET Setup Check with Pin cpu_state_reg[0]/CK 
Endpoint:   cpu_state_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.353
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[5]      | CK ^         |          |       |  -0.035 |    0.046 | 
     | cpu_state_reg[5]      | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.063 |    0.144 | 
     | FE_OCPC62_cpu_state_5 | A v -> Z v   | BUF_X1   | 0.031 |   0.095 |    0.175 | 
     | FE_OCPC36_cpu_state_5 | A v -> Z v   | BUF_X1   | 0.034 |   0.128 |    0.209 | 
     | g200796               | A1 v -> ZN ^ | NOR3_X1  | 0.033 |   0.161 |    0.242 | 
     | g219228               | A ^ -> ZN v  | OAI21_X1 | 0.023 |   0.184 |    0.264 | 
     | g200202               | A2 v -> ZN ^ | NOR2_X1  | 0.028 |   0.212 |    0.293 | 
     | g209569               | A4 ^ -> ZN v | NAND4_X1 | 0.040 |   0.252 |    0.333 | 
     | g209404               | A1 v -> ZN ^ | NOR2_X1  | 0.046 |   0.298 |    0.379 | 
     | g197624               | A ^ -> ZN v  | INV_X1   | 0.019 |   0.317 |    0.398 | 
     | g194526__209578       | B1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.353 |    0.434 | 
     | cpu_state_reg[0]      | D ^          | DFF_X2   | 0.000 |   0.353 |    0.434 | 
     +------------------------------------------------------------------------------+ 
Path 921: MET Setup Check with Pin cpuregs_reg[13][8]/CK 
Endpoint:   cpuregs_reg[13][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.357
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.046 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.183 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.211 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.247 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.268 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.284 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1  | 0.046 |   0.249 |    0.330 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.269 |    0.350 | 
     | FE_OCPC462_n_31768  | A v -> ZN ^  | INV_X1   | 0.026 |   0.295 |    0.376 | 
     | FE_RC_2685_0_dup    | A1 ^ -> ZN ^ | OR2_X4   | 0.029 |   0.325 |    0.405 | 
     | g225463             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.338 |    0.419 | 
     | g196642             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.438 | 
     | cpuregs_reg[13][8]  | D ^          | DFF_X1   | 0.000 |   0.357 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 922: MET Setup Check with Pin cpuregs_reg[8][22]/CK 
Endpoint:   cpuregs_reg[8][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.358
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.046 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.150 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.174 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.199 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.223 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.256 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.293 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.307 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.341 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.361 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.380 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.408 | 
     | g213154             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.420 | 
     | g197403             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.358 |    0.439 | 
     | cpuregs_reg[8][22]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 923: MET Setup Check with Pin cpuregs_reg[2][22]/CK 
Endpoint:   cpuregs_reg[2][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.358
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.046 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.150 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.175 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.200 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.223 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.256 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.293 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.308 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.341 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.361 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.381 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.408 | 
     | g212910             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.420 | 
     | g196862             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.358 |    0.439 | 
     | cpuregs_reg[2][22]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 924: MET Setup Check with Pin cpuregs_reg[29][17]/CK 
Endpoint:   cpuregs_reg[29][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.360
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.039 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.171 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.209 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.264 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.277 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.288 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.302 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.353 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.378 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.406 | 
     | g221471              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.421 | 
     | g197391              | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.360 |    0.441 | 
     | cpuregs_reg[29][17]  | D ^          | DFF_X1   | 0.000 |   0.360 |    0.441 | 
     +-----------------------------------------------------------------------------+ 
Path 925: MET Setup Check with Pin cpuregs_reg[19][7]/CK 
Endpoint:   cpuregs_reg[19][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.046 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.183 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.212 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.247 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.284 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.297 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.316 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.330 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.343 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.352 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.370 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.380 | 
     | FE_OCPC226_n_25702  | A v -> ZN ^  | INV_X4   | 0.026 |   0.325 |    0.406 | 
     | g221937             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.341 |    0.422 | 
     | g218080             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.359 |    0.440 | 
     | cpuregs_reg[19][7]  | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 926: MET Setup Check with Pin cpuregs_reg[6][17]/CK 
Endpoint:   cpuregs_reg[6][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.040 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.171 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.209 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.264 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.277 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.289 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.302 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.353 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.378 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.406 | 
     | g221695              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.421 | 
     | g197163              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.359 |    0.440 | 
     | cpuregs_reg[6][17]   | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 927: MET Setup Check with Pin cpuregs_reg[16][7]/CK 
Endpoint:   cpuregs_reg[16][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.046 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.183 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.212 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.248 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.284 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.297 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.316 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.331 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.343 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.353 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.370 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.380 | 
     | FE_OCPC226_n_25702  | A v -> ZN ^  | INV_X4   | 0.026 |   0.325 |    0.406 | 
     | g198355             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.341 |    0.422 | 
     | g196772             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.359 |    0.440 | 
     | cpuregs_reg[16][7]  | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 928: MET Setup Check with Pin instr_jalr_reg/CK 
Endpoint:   instr_jalr_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.356
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                |              |          |       |  Time   |   Time   | 
     |----------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg  | CK ^         |          |       |  -0.035 |    0.046 | 
     | mem_valid_reg  | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.152 | 
     | g196           | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.188 | 
     | g193           | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.203 | 
     | g209212        | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.244 | 
     | g226230        | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.302 | 
     | g222514        | A1 ^ -> ZN ^ | AND4_X1  | 0.089 |   0.310 |    0.391 | 
     | g222517        | A1 ^ -> ZN v | NAND3_X1 | 0.024 |   0.334 |    0.415 | 
     | g222516        | A v -> ZN ^  | OAI21_X1 | 0.022 |   0.356 |    0.437 | 
     | instr_jalr_reg | D ^          | DFF_X1   | 0.000 |   0.356 |    0.437 | 
     +-----------------------------------------------------------------------+ 
Path 929: MET Setup Check with Pin cpu_state_reg[2]/CK 
Endpoint:   cpu_state_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.353
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[5]      | CK ^         |          |       |  -0.035 |    0.046 | 
     | cpu_state_reg[5]      | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.063 |    0.144 | 
     | FE_OCPC62_cpu_state_5 | A v -> Z v   | BUF_X1   | 0.031 |   0.095 |    0.176 | 
     | FE_OCPC36_cpu_state_5 | A v -> Z v   | BUF_X1   | 0.034 |   0.128 |    0.209 | 
     | g200796               | A1 v -> ZN ^ | NOR3_X1  | 0.033 |   0.161 |    0.242 | 
     | g219228               | A ^ -> ZN v  | OAI21_X1 | 0.023 |   0.184 |    0.265 | 
     | g200202               | A2 v -> ZN ^ | NOR2_X1  | 0.028 |   0.212 |    0.293 | 
     | g209569               | A4 ^ -> ZN v | NAND4_X1 | 0.040 |   0.252 |    0.333 | 
     | g209404               | A1 v -> ZN ^ | NOR2_X1  | 0.046 |   0.298 |    0.379 | 
     | g197624               | A ^ -> ZN v  | INV_X1   | 0.019 |   0.317 |    0.399 | 
     | g194525__209576       | B1 v -> ZN ^ | OAI22_X1 | 0.036 |   0.353 |    0.434 | 
     | cpu_state_reg[2]      | D ^          | DFF_X2   | 0.000 |   0.353 |    0.434 | 
     +------------------------------------------------------------------------------+ 
Path 930: MET Setup Check with Pin reg_out_reg[6]/CK 
Endpoint:   reg_out_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.355
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]                | CK ^         |           |       |  -0.035 |    0.046 | 
     | reg_pc_reg[2]                | CK ^ -> Q ^  | DFF_X2    | 0.137 |   0.102 |    0.183 | 
     | FE_RC_2342_0                 | B2 ^ -> ZN v | OAI22_X1  | 0.024 |   0.126 |    0.207 | 
     | FE_RC_149_0                  | A v -> ZN ^  | INV_X1    | 0.013 |   0.139 |    0.220 | 
     | FE_RC_148_0                  | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.150 |    0.231 | 
     | FE_RC_147_0                  | A1 v -> ZN ^ | NAND3_X1  | 0.018 |   0.169 |    0.250 | 
     | FE_OCPC168_add_1801_23_n_708 | A ^ -> ZN v  | INV_X2    | 0.013 |   0.181 |    0.262 | 
     | FE_OCPC418_add_1801_23_n_689 | A v -> Z v   | BUF_X2    | 0.027 |   0.208 |    0.289 | 
     | FE_OCPC419_add_1801_23_n_689 | A v -> ZN ^  | INV_X2    | 0.015 |   0.223 |    0.304 | 
     | add_1801_23_g219108          | B1 ^ -> ZN v | AOI21_X1  | 0.015 |   0.238 |    0.319 | 
     | add_1801_23_g999             | A v -> ZN v  | XNOR2_X1  | 0.041 |   0.278 |    0.359 | 
     | g90233__212298               | A1 v -> ZN ^ | AOI222_X2 | 0.046 |   0.324 |    0.405 | 
     | g90140__1857                 | A1 ^ -> ZN v | NAND4_X1  | 0.031 |   0.355 |    0.436 | 
     | reg_out_reg[6]               | D v          | DFF_X1    | 0.000 |   0.355 |    0.436 | 
     +--------------------------------------------------------------------------------------+ 
Path 931: MET Setup Check with Pin cpuregs_reg[25][17]/CK 
Endpoint:   cpuregs_reg[25][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.040 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.171 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.210 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.264 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.277 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.289 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.303 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.354 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.378 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.406 | 
     | g218929              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.421 | 
     | g197245              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.359 |    0.440 | 
     | cpuregs_reg[25][17]  | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 932: MET Setup Check with Pin cpuregs_reg[21][0]/CK 
Endpoint:   cpuregs_reg[21][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.047 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.145 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.184 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.216 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.242 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.262 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.295 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.340 | 
     | g226102            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.301 |    0.382 | 
     | FE_OCPC451_n_32444 | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.328 |    0.410 | 
     | g198483            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.341 |    0.422 | 
     | g197023            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.359 |    0.440 | 
     | cpuregs_reg[21][0] | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 933: MET Setup Check with Pin cpuregs_reg[15][22]/CK 
Endpoint:   cpuregs_reg[15][22]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.361
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.047 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.150 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.175 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.200 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.223 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.257 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.294 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.308 | 
     | add_1312_30_g7543   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.266 |    0.347 | 
     | g207735             | A1 v -> ZN ^ | NAND2_X2 | 0.020 |   0.286 |    0.367 | 
     | g207734             | A1 ^ -> ZN v | NAND2_X4 | 0.016 |   0.302 |    0.383 | 
     | FE_OCPC200_n_13248  | A v -> Z v   | BUF_X16  | 0.028 |   0.331 |    0.412 | 
     | g215886             | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.344 |    0.425 | 
     | g218178             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.361 |    0.442 | 
     | cpuregs_reg[15][22] | D v          | DFF_X1   | 0.000 |   0.361 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 934: MET Setup Check with Pin cpuregs_reg[1][22]/CK 
Endpoint:   cpuregs_reg[1][22]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.363
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.047 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.146 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.184 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.216 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.243 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.262 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.295 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.333 | 
     | g219141            | A1 ^ -> ZN ^ | AND3_X4  | 0.070 |   0.321 |    0.403 | 
     | FE_RC_1051_0       | A1 ^ -> ZN ^ | OR2_X1   | 0.030 |   0.351 |    0.432 | 
     | FE_RC_1050_0       | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.363 |    0.444 | 
     | cpuregs_reg[1][22] | D v          | DFF_X1   | 0.000 |   0.363 |    0.444 | 
     +---------------------------------------------------------------------------+ 
Path 935: MET Setup Check with Pin cpuregs_reg[18][17]/CK 
Endpoint:   cpuregs_reg[18][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.040 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.171 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.210 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.264 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.277 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.289 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.303 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.354 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.378 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.406 | 
     | g218920              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.422 | 
     | g196897              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.358 |    0.440 | 
     | cpuregs_reg[18][17]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 936: MET Setup Check with Pin cpuregs_reg[3][3]/CK 
Endpoint:   cpuregs_reg[3][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.047 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.146 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.184 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.216 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.243 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.262 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.294 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.338 | 
     | g226075            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.298 |    0.379 | 
     | FE_OCPC442_n_32418 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.326 |    0.407 | 
     | g198441            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.338 |    0.420 | 
     | g196908            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.359 |    0.440 | 
     | cpuregs_reg[3][3]  | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 937: MET Setup Check with Pin cpuregs_reg[3][2]/CK 
Endpoint:   cpuregs_reg[3][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.047 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.146 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.184 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.216 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.243 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.262 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.294 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.338 | 
     | g226075            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.298 |    0.379 | 
     | FE_OCPC442_n_32418 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.326 |    0.407 | 
     | g198743            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.338 |    0.420 | 
     | g196905            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.359 |    0.440 | 
     | cpuregs_reg[3][2]  | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 938: MET Setup Check with Pin cpuregs_reg[26][7]/CK 
Endpoint:   cpuregs_reg[26][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.047 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.183 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.212 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.248 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.284 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.297 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.316 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.331 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.343 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.353 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.370 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.380 | 
     | FE_OCPC226_n_25702  | A v -> ZN ^  | INV_X4   | 0.026 |   0.325 |    0.406 | 
     | g197812             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.422 | 
     | g197269             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.359 |    0.440 | 
     | cpuregs_reg[26][7]  | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 939: MET Setup Check with Pin cpuregs_reg[18][7]/CK 
Endpoint:   cpuregs_reg[18][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.047 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.183 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.212 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.248 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.284 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.297 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.316 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.331 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.343 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.353 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.370 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.380 | 
     | FE_OCPC226_n_25702  | A v -> ZN ^  | INV_X4   | 0.026 |   0.325 |    0.406 | 
     | g218375             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.341 |    0.422 | 
     | g196881             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.359 |    0.440 | 
     | cpuregs_reg[18][7]  | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 940: MET Setup Check with Pin cpuregs_reg[23][8]/CK 
Endpoint:   cpuregs_reg[23][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.356
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.047 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.183 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.212 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.248 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.268 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.285 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1  | 0.046 |   0.249 |    0.331 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.269 |    0.350 | 
     | FE_OCPC462_n_31768  | A v -> ZN ^  | INV_X1   | 0.026 |   0.295 |    0.377 | 
     | FE_RC_2685_0_dup    | A1 ^ -> ZN ^ | OR2_X4   | 0.029 |   0.325 |    0.406 | 
     | g225475             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.338 |    0.419 | 
     | g197140             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.356 |    0.438 | 
     | cpuregs_reg[23][8]  | D ^          | DFF_X1   | 0.000 |   0.356 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 941: MET Setup Check with Pin cpuregs_reg[11][0]/CK 
Endpoint:   cpuregs_reg[11][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.355
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.047 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.146 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.184 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.216 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.243 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.263 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.294 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.338 | 
     | g226086            | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.318 |    0.399 | 
     | g212871            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.416 | 
     | g197553            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.355 |    0.436 | 
     | cpuregs_reg[11][0] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 942: MET Setup Check with Pin cpuregs_reg[23][17]/CK 
Endpoint:   cpuregs_reg[23][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.040 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.171 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.210 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.264 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.277 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.289 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.303 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.354 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.378 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.407 | 
     | g225220              | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.340 |    0.421 | 
     | g225219              | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.358 |    0.440 | 
     | cpuregs_reg[23][17]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 943: MET Setup Check with Pin cpuregs_reg[26][17]/CK 
Endpoint:   cpuregs_reg[26][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.040 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.171 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.210 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.264 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.277 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.289 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.303 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.354 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.378 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.407 | 
     | g221707              | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.340 |    0.421 | 
     | g197580              | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.358 |    0.440 | 
     | cpuregs_reg[26][17]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 944: MET Setup Check with Pin cpuregs_reg[31][7]/CK 
Endpoint:   cpuregs_reg[31][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.047 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.184 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.212 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.248 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.284 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.297 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.316 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.331 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.343 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.353 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.370 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.380 | 
     | FE_OCPC226_n_25702  | A v -> ZN ^  | INV_X4   | 0.026 |   0.325 |    0.407 | 
     | g213233             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.422 | 
     | g215719             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.359 |    0.440 | 
     | cpuregs_reg[31][7]  | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 945: MET Setup Check with Pin cpuregs_reg[15][7]/CK 
Endpoint:   cpuregs_reg[15][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.047 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.184 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.212 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.248 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.284 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.297 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.316 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.331 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.343 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.353 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.370 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.380 | 
     | FE_OCPC226_n_25702  | A v -> ZN ^  | INV_X4   | 0.026 |   0.325 |    0.407 | 
     | g215879             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.422 | 
     | g218188             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.359 |    0.440 | 
     | cpuregs_reg[15][7]  | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 946: MET Setup Check with Pin cpuregs_reg[3][1]/CK 
Endpoint:   cpuregs_reg[3][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.047 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.146 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.184 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.216 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.243 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.263 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.294 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.338 | 
     | g226075            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.298 |    0.379 | 
     | FE_OCPC442_n_32418 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.326 |    0.407 | 
     | g198438            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.338 |    0.420 | 
     | g196901            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.359 |    0.440 | 
     | cpuregs_reg[3][1]  | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 947: MET Setup Check with Pin cpuregs_reg[14][22]/CK 
Endpoint:   cpuregs_reg[14][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.358
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.047 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.151 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.175 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.200 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.223 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.257 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.294 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.308 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.342 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.362 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.381 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.408 | 
     | g197761             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.421 | 
     | g196703             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.358 |    0.439 | 
     | cpuregs_reg[14][22] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 948: MET Setup Check with Pin count_instr_reg[60]/CK 
Endpoint:   count_instr_reg[60]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.087 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.176 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.204 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.267 | 
     | inc_add_1559_34_g225013 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.261 |    0.343 | 
     | inc_add_1559_34_g218878 | A1 ^ -> ZN v | NAND3_X1 | 0.024 |   0.286 |    0.367 | 
     | g210097                 | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.325 |    0.406 | 
     | g210094                 | B1 v -> ZN ^ | AOI21_X1 | 0.026 |   0.351 |    0.433 | 
     | g200170                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.359 |    0.440 | 
     | count_instr_reg[60]     | D v          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 949: MET Setup Check with Pin cpuregs_reg[16][8]/CK 
Endpoint:   cpuregs_reg[16][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.357
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.047 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.184 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.212 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.248 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.269 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.285 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1  | 0.046 |   0.249 |    0.331 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.269 |    0.351 | 
     | FE_OCPC462_n_31768  | A v -> ZN ^  | INV_X1   | 0.026 |   0.295 |    0.377 | 
     | FE_RC_2685_0_dup    | A1 ^ -> ZN ^ | OR2_X4   | 0.029 |   0.325 |    0.406 | 
     | g225464             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.338 |    0.420 | 
     | g196773             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.438 | 
     | cpuregs_reg[16][8]  | D ^          | DFF_X1   | 0.000 |   0.357 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 950: MET Setup Check with Pin cpuregs_reg[25][8]/CK 
Endpoint:   cpuregs_reg[25][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.357
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.047 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.184 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.212 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.248 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.269 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.285 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1  | 0.046 |   0.249 |    0.331 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.269 |    0.351 | 
     | FE_OCPC462_n_31768  | A v -> ZN ^  | INV_X1   | 0.026 |   0.295 |    0.377 | 
     | FE_RC_2685_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.029 |   0.325 |    0.406 | 
     | g225476             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.339 |    0.420 | 
     | g197307             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.438 | 
     | cpuregs_reg[25][8]  | D ^          | DFF_X1   | 0.000 |   0.357 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 951: MET Setup Check with Pin cpuregs_reg[12][8]/CK 
Endpoint:   cpuregs_reg[12][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.357
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.047 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.184 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.212 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.248 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.269 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.285 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1  | 0.046 |   0.249 |    0.331 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.269 |    0.351 | 
     | FE_OCPC462_n_31768  | A v -> ZN ^  | INV_X1   | 0.026 |   0.295 |    0.377 | 
     | FE_RC_2685_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.029 |   0.325 |    0.406 | 
     | g225470             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.339 |    0.420 | 
     | g210615             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.438 | 
     | cpuregs_reg[12][8]  | D ^          | DFF_X1   | 0.000 |   0.357 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 952: MET Setup Check with Pin cpuregs_reg[21][4]/CK 
Endpoint:   cpuregs_reg[21][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.047 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.146 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.184 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.217 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.243 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.263 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.296 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.341 | 
     | g226102            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.301 |    0.383 | 
     | FE_OCPC451_n_32444 | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.328 |    0.410 | 
     | g198414            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.341 |    0.423 | 
     | g197029            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.359 |    0.440 | 
     | cpuregs_reg[21][4] | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 953: MET Setup Check with Pin cpuregs_reg[31][20]/CK 
Endpoint:   cpuregs_reg[31][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.359
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.047 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.151 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.175 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.200 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.224 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.257 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.296 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.315 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.334 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.355 | 
     | FE_RC_2623_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.371 | 
     | FE_RC_2621_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.307 |    0.389 | 
     | FE_RC_2628_0        | A1 v -> ZN ^ | NAND3_X4 | 0.022 |   0.329 |    0.411 | 
     | g223614             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.344 |    0.425 | 
     | FE_RC_658_0         | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.359 |    0.441 | 
     | cpuregs_reg[31][20] | D ^          | DFF_X1   | 0.000 |   0.359 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 954: MET Setup Check with Pin count_instr_reg[62]/CK 
Endpoint:   count_instr_reg[62]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.087 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.177 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.205 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.267 | 
     | inc_add_1559_34_g225013 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.261 |    0.343 | 
     | inc_add_1559_34_g218879 | A1 ^ -> ZN v | NAND3_X1 | 0.024 |   0.286 |    0.367 | 
     | g210102                 | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.325 |    0.406 | 
     | g210099                 | B1 v -> ZN ^ | AOI21_X1 | 0.026 |   0.351 |    0.433 | 
     | g200172                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.359 |    0.440 | 
     | count_instr_reg[62]     | D v          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +--------------------------------------------------------------------------------+ 
Path 955: MET Setup Check with Pin cpuregs_reg[9][17]/CK 
Endpoint:   cpuregs_reg[9][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.360
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.047 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.146 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.184 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.217 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.243 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.263 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.296 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.333 | 
     | g210514            | A1 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.292 |    0.373 | 
     | FE_OCPC454_n_16196 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.327 |    0.408 | 
     | g221699            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.341 |    0.423 | 
     | g219909            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.360 |    0.441 | 
     | cpuregs_reg[9][17] | D ^          | DFF_X1   | 0.000 |   0.360 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 956: MET Setup Check with Pin cpuregs_reg[3][7]/CK 
Endpoint:   cpuregs_reg[3][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.047 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.184 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.212 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.248 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.285 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.298 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.316 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.331 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.344 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.353 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.371 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.381 | 
     | FE_OCPC226_n_25702  | A v -> ZN ^  | INV_X4   | 0.026 |   0.325 |    0.407 | 
     | g198379             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.341 |    0.423 | 
     | g196919             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.359 |    0.440 | 
     | cpuregs_reg[3][7]   | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 957: MET Setup Check with Pin cpuregs_reg[1][7]/CK 
Endpoint:   cpuregs_reg[1][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.047 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.184 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.212 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.248 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.285 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.298 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.316 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.331 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.344 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.353 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.371 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.381 | 
     | FE_OCPC226_n_25702  | A v -> ZN ^  | INV_X4   | 0.026 |   0.325 |    0.407 | 
     | g207389             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.341 |    0.423 | 
     | g196650             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.359 |    0.440 | 
     | cpuregs_reg[1][7]   | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 958: MET Setup Check with Pin cpuregs_reg[21][7]/CK 
Endpoint:   cpuregs_reg[21][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.359
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.047 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.184 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.212 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.248 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.285 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.298 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.316 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.331 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.344 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.353 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.371 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.381 | 
     | FE_OCPC226_n_25702  | A v -> ZN ^  | INV_X4   | 0.026 |   0.325 |    0.407 | 
     | g198492             | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.341 |    0.423 | 
     | g197035             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.359 |    0.440 | 
     | cpuregs_reg[21][7]  | D ^          | DFF_X1   | 0.000 |   0.359 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 959: MET Setup Check with Pin cpuregs_reg[5][23]/CK 
Endpoint:   cpuregs_reg[5][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.436
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.047 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.151 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.176 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.201 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.224 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.257 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.296 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.310 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.365 | 
     | g199881_dup217914   | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.358 |    0.440 | 
     | FE_OCPC382_n_23747  | A ^ -> Z ^   | BUF_X1    | 0.046 |   0.404 |    0.486 | 
     | g207688             | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.421 |    0.503 | 
     | FE_RC_811_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.436 |    0.517 | 
     | cpuregs_reg[5][23]  | D ^          | DFF_X1    | 0.000 |   0.436 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 960: MET Setup Check with Pin cpuregs_reg[21][8]/CK 
Endpoint:   cpuregs_reg[21][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.356
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.047 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.184 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.212 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.248 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.269 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.285 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1  | 0.046 |   0.249 |    0.331 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.269 |    0.351 | 
     | FE_OCPC462_n_31768  | A v -> ZN ^  | INV_X1   | 0.026 |   0.295 |    0.377 | 
     | FE_RC_2685_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.029 |   0.325 |    0.406 | 
     | g225471             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.339 |    0.420 | 
     | g197036             | A v -> ZN ^  | OAI21_X1 | 0.017 |   0.356 |    0.438 | 
     | cpuregs_reg[21][8]  | D ^          | DFF_X1   | 0.000 |   0.356 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 961: MET Setup Check with Pin cpuregs_reg[3][8]/CK 
Endpoint:   cpuregs_reg[3][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.357
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.047 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.184 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.212 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.248 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.269 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.285 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1  | 0.046 |   0.249 |    0.331 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.269 |    0.351 | 
     | FE_OCPC462_n_31768  | A v -> ZN ^  | INV_X1   | 0.026 |   0.295 |    0.377 | 
     | FE_RC_2685_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.029 |   0.325 |    0.406 | 
     | g225466             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.339 |    0.420 | 
     | g196922             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.438 | 
     | cpuregs_reg[3][8]   | D ^          | DFF_X1   | 0.000 |   0.357 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 962: MET Setup Check with Pin cpuregs_reg[11][3]/CK 
Endpoint:   cpuregs_reg[11][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.356
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.047 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.146 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.184 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.217 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.243 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.263 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.295 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.339 | 
     | g226086            | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.318 |    0.400 | 
     | g212866            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.417 | 
     | g197557            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.356 |    0.438 | 
     | cpuregs_reg[11][3] | D ^          | DFF_X1   | 0.000 |   0.356 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 963: MET Setup Check with Pin cpuregs_reg[11][2]/CK 
Endpoint:   cpuregs_reg[11][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.356
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.047 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.146 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.184 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.217 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.243 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.263 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.295 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.339 | 
     | g226086            | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.318 |    0.400 | 
     | g212870            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.417 | 
     | g197555            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.356 |    0.438 | 
     | cpuregs_reg[11][2] | D ^          | DFF_X1   | 0.000 |   0.356 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 964: MET Setup Check with Pin cpuregs_reg[2][3]/CK 
Endpoint:   cpuregs_reg[2][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.356
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]  | CK ^         |          |       |  -0.035 |    0.047 | 
     | cpu_state_reg[7]  | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.146 | 
     | g200819           | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.184 | 
     | g200513           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.217 | 
     | FE_RC_1023_0      | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.243 | 
     | FE_RC_1024_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.263 | 
     | g226138           | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.295 | 
     | g227646           | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.339 | 
     | g226085           | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.318 |    0.400 | 
     | g212908           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.417 | 
     | g196799           | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.356 |    0.438 | 
     | cpuregs_reg[2][3] | D ^          | DFF_X1   | 0.000 |   0.356 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 965: MET Setup Check with Pin cpuregs_reg[2][2]/CK 
Endpoint:   cpuregs_reg[2][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.356
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]  | CK ^         |          |       |  -0.035 |    0.047 | 
     | cpu_state_reg[7]  | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.146 | 
     | g200819           | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.184 | 
     | g200513           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.217 | 
     | FE_RC_1023_0      | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.243 | 
     | FE_RC_1024_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.263 | 
     | g226138           | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.295 | 
     | g227646           | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.339 | 
     | g226085           | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.318 |    0.400 | 
     | g212906           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.417 | 
     | g196796           | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.356 |    0.438 | 
     | cpuregs_reg[2][2] | D ^          | DFF_X1   | 0.000 |   0.356 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 966: MET Setup Check with Pin cpuregs_reg[31][17]/CK 
Endpoint:   cpuregs_reg[31][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.040 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.172 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.210 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.265 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.278 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.289 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.303 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.354 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.379 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.407 | 
     | g221703              | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.340 |    0.422 | 
     | g215736              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.358 |    0.440 | 
     | cpuregs_reg[31][17]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 967: MET Setup Check with Pin cpuregs_reg[22][17]/CK 
Endpoint:   cpuregs_reg[22][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.040 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.172 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.210 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.265 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.278 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.289 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.303 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.354 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.379 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.407 | 
     | g218923              | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.340 |    0.422 | 
     | g218310              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.358 |    0.440 | 
     | cpuregs_reg[22][17]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 968: MET Setup Check with Pin cpuregs_reg[13][17]/CK 
Endpoint:   cpuregs_reg[13][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.040 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.172 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.210 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.265 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.278 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.289 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.303 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.354 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.379 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.407 | 
     | g218926              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.422 | 
     | g196654              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.358 |    0.440 | 
     | cpuregs_reg[13][17]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 969: MET Setup Check with Pin cpuregs_reg[3][17]/CK 
Endpoint:   cpuregs_reg[3][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.040 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.172 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.210 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.265 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.278 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.289 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.303 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.354 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.379 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.407 | 
     | g221698              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.422 | 
     | g196950              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.358 |    0.440 | 
     | cpuregs_reg[3][17]   | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 970: MET Setup Check with Pin cpuregs_reg[1][17]/CK 
Endpoint:   cpuregs_reg[1][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.040 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.172 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.210 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.265 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.278 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.289 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.303 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.354 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.379 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.407 | 
     | g218930              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.422 | 
     | g196700              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.358 |    0.440 | 
     | cpuregs_reg[1][17]   | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 971: MET Setup Check with Pin cpuregs_reg[9][3]/CK 
Endpoint:   cpuregs_reg[9][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.354
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.047 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.146 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.184 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.217 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.243 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.263 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.296 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.333 | 
     | g210514            | A1 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.292 |    0.373 | 
     | FE_OCPC455_n_16196 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.320 |    0.402 | 
     | g198641            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.333 |    0.415 | 
     | g219907            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.354 |    0.436 | 
     | cpuregs_reg[9][3]  | D ^          | DFF_X1   | 0.000 |   0.354 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 972: MET Setup Check with Pin cpuregs_reg[9][2]/CK 
Endpoint:   cpuregs_reg[9][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.354
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.047 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.146 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.184 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.217 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.243 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.263 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.296 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.333 | 
     | g210514            | A1 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.292 |    0.373 | 
     | FE_OCPC455_n_16196 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.320 |    0.402 | 
     | g198750            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.333 |    0.415 | 
     | g197442            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.354 |    0.436 | 
     | cpuregs_reg[9][2]  | D ^          | DFF_X1   | 0.000 |   0.354 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 973: MET Setup Check with Pin cpuregs_reg[28][17]/CK 
Endpoint:   cpuregs_reg[28][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.040 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.172 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.210 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.265 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.278 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.289 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.303 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.354 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.379 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.407 | 
     | g221706              | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.340 |    0.422 | 
     | g197355              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.358 |    0.440 | 
     | cpuregs_reg[28][17]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 974: MET Setup Check with Pin cpuregs_reg[19][17]/CK 
Endpoint:   cpuregs_reg[19][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.040 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.172 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.210 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.265 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.278 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.289 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.303 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.354 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.379 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.407 | 
     | g221929              | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.340 |    0.422 | 
     | g218097              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.358 |    0.440 | 
     | cpuregs_reg[19][17]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 975: MET Setup Check with Pin cpuregs_reg[14][17]/CK 
Endpoint:   cpuregs_reg[14][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[10]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.358
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[10]       | CK ^         |          |       |  -0.042 |    0.040 | 
     | reg_pc_reg[10]       | CK ^ -> Q ^  | DFF_X2   | 0.131 |   0.090 |    0.172 | 
     | FE_OCPC366_reg_pc_10 | A ^ -> Z ^   | BUF_X1   | 0.039 |   0.128 |    0.210 | 
     | add_1312_30_g211196  | A2 ^ -> ZN ^ | AND4_X2  | 0.055 |   0.183 |    0.265 | 
     | g99                  | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.196 |    0.278 | 
     | g210527              | A v -> ZN ^  | INV_X1   | 0.012 |   0.208 |    0.289 | 
     | g225008              | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.221 |    0.303 | 
     | g225007              | A v -> ZN ^  | XNOR2_X1 | 0.051 |   0.272 |    0.354 | 
     | g207431              | B1 ^ -> ZN v | AOI21_X4 | 0.025 |   0.297 |    0.379 | 
     | g221690              | A v -> ZN ^  | INV_X8   | 0.028 |   0.325 |    0.407 | 
     | g227666              | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.340 |    0.422 | 
     | g221680              | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.358 |    0.440 | 
     | cpuregs_reg[14][17]  | D ^          | DFF_X1   | 0.000 |   0.358 |    0.440 | 
     +-----------------------------------------------------------------------------+ 
Path 976: MET Setup Check with Pin cpuregs_reg[2][1]/CK 
Endpoint:   cpuregs_reg[2][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.356
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]  | CK ^         |          |       |  -0.035 |    0.047 | 
     | cpu_state_reg[7]  | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.146 | 
     | g200819           | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.184 | 
     | g200513           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.217 | 
     | FE_RC_1023_0      | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.243 | 
     | FE_RC_1024_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.263 | 
     | g226138           | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.295 | 
     | g227646           | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.339 | 
     | g226085           | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.318 |    0.400 | 
     | g212907           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.417 | 
     | g196791           | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.356 |    0.438 | 
     | cpuregs_reg[2][1] | D ^          | DFF_X1   | 0.000 |   0.356 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 977: MET Setup Check with Pin reg_op2_reg[1]/CK 
Endpoint:   reg_op2_reg[1]/D        (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.359
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[11]    | CK ^         |          |       |  -0.036 |    0.046 | 
     | decoded_imm_j_reg[11]    | CK ^ -> Q ^  | DFF_X2   | 0.129 |   0.094 |    0.176 | 
     | FE_OCPC337_decoded_rs2_0 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.124 |    0.206 | 
     | g216730                  | A2 ^ -> ZN v | NOR2_X4  | 0.010 |   0.134 |    0.216 | 
     | FE_OCPC281_n_22566       | A v -> Z v   | BUF_X2   | 0.033 |   0.167 |    0.249 | 
     | g200485                  | A2 v -> ZN ^ | NAND2_X1 | 0.024 |   0.191 |    0.273 | 
     | g200017                  | A1 ^ -> ZN ^ | OR2_X1   | 0.023 |   0.215 |    0.297 | 
     | g199412                  | A3 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.277 |    0.359 | 
     | FE_RC_1075_0             | A3 ^ -> ZN v | NAND4_X2 | 0.035 |   0.312 |    0.394 | 
     | g198902                  | A1 v -> ZN ^ | NOR3_X4  | 0.032 |   0.344 |    0.426 | 
     | g197148                  | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.359 |    0.441 | 
     | reg_op2_reg[1]           | D v          | DFF_X1   | 0.000 |   0.359 |    0.441 | 
     +---------------------------------------------------------------------------------+ 
Path 978: MET Setup Check with Pin is_sb_sh_sw_reg/CK 
Endpoint:   is_sb_sh_sw_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.352
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg   | CK ^         |          |       |  -0.035 |    0.047 | 
     | mem_valid_reg   | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.153 | 
     | g196            | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.188 | 
     | g193            | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.204 | 
     | g209212         | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.245 | 
     | g226230         | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.303 | 
     | g222514         | A1 ^ -> ZN ^ | AND4_X1  | 0.089 |   0.310 |    0.392 | 
     | g220040         | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.327 |    0.409 | 
     | g219335         | A1 v -> ZN ^ | OAI22_X1 | 0.025 |   0.352 |    0.434 | 
     | is_sb_sh_sw_reg | D ^          | DFF_X1   | 0.000 |   0.352 |    0.434 | 
     +------------------------------------------------------------------------+ 
Path 979: MET Setup Check with Pin cpuregs_reg[17][8]/CK 
Endpoint:   cpuregs_reg[17][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.356
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.047 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.184 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.213 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.249 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.269 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.285 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1  | 0.046 |   0.249 |    0.331 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.269 |    0.351 | 
     | FE_OCPC462_n_31768  | A v -> ZN ^  | INV_X1   | 0.026 |   0.295 |    0.377 | 
     | FE_RC_2685_0_dup    | A1 ^ -> ZN ^ | OR2_X4   | 0.029 |   0.325 |    0.407 | 
     | g225477             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.338 |    0.420 | 
     | g196827             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.356 |    0.438 | 
     | cpuregs_reg[17][8]  | D ^          | DFF_X1   | 0.000 |   0.356 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 980: MET Setup Check with Pin cpuregs_reg[26][8]/CK 
Endpoint:   cpuregs_reg[26][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.356
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.047 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.184 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.213 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.249 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.269 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.285 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1  | 0.046 |   0.249 |    0.331 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.269 |    0.351 | 
     | FE_OCPC462_n_31768  | A v -> ZN ^  | INV_X1   | 0.026 |   0.295 |    0.377 | 
     | FE_RC_2685_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.029 |   0.325 |    0.407 | 
     | g225467             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.338 |    0.420 | 
     | g197080             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.356 |    0.438 | 
     | cpuregs_reg[26][8]  | D ^          | DFF_X1   | 0.000 |   0.356 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 981: MET Setup Check with Pin cpuregs_reg[1][8]/CK 
Endpoint:   cpuregs_reg[1][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.356
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.048 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.185 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.213 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.249 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.270 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.286 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1  | 0.046 |   0.249 |    0.332 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.269 |    0.352 | 
     | FE_OCPC462_n_31768  | A v -> ZN ^  | INV_X1   | 0.026 |   0.295 |    0.378 | 
     | FE_RC_2685_0_dup    | A1 ^ -> ZN ^ | OR2_X4   | 0.029 |   0.325 |    0.407 | 
     | g225460             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.338 |    0.421 | 
     | g196655             | A v -> ZN ^  | OAI21_X1 | 0.017 |   0.356 |    0.438 | 
     | cpuregs_reg[1][8]   | D ^          | DFF_X1   | 0.000 |   0.356 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 982: MET Setup Check with Pin cpuregs_reg[28][8]/CK 
Endpoint:   cpuregs_reg[28][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.356
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.048 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.185 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.213 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.249 | 
     | FE_RC_2704_0        | A2 ^ -> ZN v | NAND3_X4 | 0.021 |   0.187 |    0.270 | 
     | FE_RC_2705_0        | A v -> ZN ^  | INV_X4   | 0.016 |   0.203 |    0.286 | 
     | g220048             | A ^ -> Z ^   | XOR2_X1  | 0.046 |   0.249 |    0.332 | 
     | g225462             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.269 |    0.352 | 
     | FE_OCPC462_n_31768  | A v -> ZN ^  | INV_X1   | 0.026 |   0.295 |    0.378 | 
     | FE_RC_2685_0        | A1 ^ -> ZN ^ | OR2_X4   | 0.029 |   0.325 |    0.407 | 
     | g225474             | A2 ^ -> ZN v | NAND2_X1 | 0.014 |   0.339 |    0.421 | 
     | g197345             | A v -> ZN ^  | OAI21_X1 | 0.017 |   0.356 |    0.438 | 
     | cpuregs_reg[28][8]  | D ^          | DFF_X1   | 0.000 |   0.356 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 983: MET Setup Check with Pin cpuregs_reg[12][22]/CK 
Endpoint:   cpuregs_reg[12][22]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.363
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.048 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.152 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.176 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.201 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.224 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.258 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.295 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.309 | 
     | add_1312_30_g7543   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.266 |    0.349 | 
     | g207735             | A1 v -> ZN ^ | NAND2_X2 | 0.020 |   0.286 |    0.368 | 
     | g207734             | A1 ^ -> ZN v | NAND2_X4 | 0.016 |   0.302 |    0.385 | 
     | FE_OCPC200_n_13248  | A v -> Z v   | BUF_X16  | 0.028 |   0.331 |    0.413 | 
     | g198728             | A2 v -> ZN ^ | NAND2_X1 | 0.016 |   0.346 |    0.429 | 
     | g197618             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.363 |    0.445 | 
     | cpuregs_reg[12][22] | D v          | DFF_X1   | 0.000 |   0.363 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 984: MET Setup Check with Pin cpuregs_reg[4][22]/CK 
Endpoint:   cpuregs_reg[4][22]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.363
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.048 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.152 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.176 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.201 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.224 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.258 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.295 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.309 | 
     | add_1312_30_g7543   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.266 |    0.349 | 
     | g207735             | A1 v -> ZN ^ | NAND2_X2 | 0.020 |   0.286 |    0.368 | 
     | g207734             | A1 ^ -> ZN v | NAND2_X4 | 0.016 |   0.302 |    0.385 | 
     | FE_OCPC200_n_13248  | A v -> Z v   | BUF_X16  | 0.028 |   0.331 |    0.413 | 
     | g198596             | A2 v -> ZN ^ | NAND2_X1 | 0.016 |   0.346 |    0.429 | 
     | g196572             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.363 |    0.445 | 
     | cpuregs_reg[4][22]  | D v          | DFF_X1   | 0.000 |   0.363 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 985: MET Setup Check with Pin cpuregs_reg[21][17]/CK 
Endpoint:   cpuregs_reg[21][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.359
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.048 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.147 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.185 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.218 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.244 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.264 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.297 | 
     | g226180             | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.342 | 
     | g226102             | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.301 |    0.384 | 
     | FE_OCPC451_n_32444  | A ^ -> Z ^   | BUF_X8   | 0.027 |   0.328 |    0.411 | 
     | g218927             | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.341 |    0.424 | 
     | g197051             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.359 |    0.441 | 
     | cpuregs_reg[21][17] | D ^          | DFF_X1   | 0.000 |   0.359 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 986: MET Setup Check with Pin cpuregs_reg[21][23]/CK 
Endpoint:   cpuregs_reg[21][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.435
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.048 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.152 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.176 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.201 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.225 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.258 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.297 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.311 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.365 | 
     | g199881_dup217914   | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.358 |    0.441 | 
     | FE_OCPC382_n_23747  | A ^ -> Z ^   | BUF_X1    | 0.046 |   0.404 |    0.487 | 
     | g207687             | A1 ^ -> ZN v | NAND2_X1  | 0.017 |   0.421 |    0.504 | 
     | FE_RC_877_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.435 |    0.517 | 
     | cpuregs_reg[21][23] | D ^          | DFF_X1    | 0.000 |   0.435 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 987: MET Setup Check with Pin cpuregs_reg[13][23]/CK 
Endpoint:   cpuregs_reg[13][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.435
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.048 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.152 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.176 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.201 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.225 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.258 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.297 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.311 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.365 | 
     | g199881_dup217914   | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.358 |    0.441 | 
     | FE_OCPC382_n_23747  | A ^ -> Z ^   | BUF_X1    | 0.046 |   0.404 |    0.487 | 
     | g207695             | A1 ^ -> ZN v | NAND2_X1  | 0.017 |   0.421 |    0.504 | 
     | FE_RC_867_0         | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.435 |    0.517 | 
     | cpuregs_reg[13][23] | D ^          | DFF_X1    | 0.000 |   0.435 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 988: MET Setup Check with Pin cpuregs_reg[12][20]/CK 
Endpoint:   cpuregs_reg[12][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.361
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.048 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.147 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.185 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.218 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.244 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.264 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.297 | 
     | g226184             | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.339 | 
     | g198870             | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.300 |    0.382 | 
     | FE_OFC4_n_3063      | A ^ -> Z ^   | BUF_X8   | 0.030 |   0.330 |    0.413 | 
     | FE_RC_2551_0        | A1 ^ -> ZN ^ | OR2_X2   | 0.021 |   0.352 |    0.434 | 
     | FE_RC_2550_0        | A1 ^ -> ZN v | NAND2_X1 | 0.010 |   0.361 |    0.444 | 
     | cpuregs_reg[12][20] | D v          | DFF_X1   | 0.000 |   0.361 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 989: MET Setup Check with Pin cpuregs_reg[22][22]/CK 
Endpoint:   cpuregs_reg[22][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.358
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.048 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.152 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.176 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.201 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.225 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.258 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.295 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.309 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.343 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.363 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.382 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.410 | 
     | g213180             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.422 | 
     | g218298             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.358 |    0.441 | 
     | cpuregs_reg[22][22] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 990: MET Setup Check with Pin cpuregs_reg[26][22]/CK 
Endpoint:   cpuregs_reg[26][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.358
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.048 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.152 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.177 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.202 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.225 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.258 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.295 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.310 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.343 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.363 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.383 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.410 | 
     | g197872             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.422 | 
     | g197286             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.358 |    0.441 | 
     | cpuregs_reg[26][22] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 991: MET Setup Check with Pin cpuregs_reg[20][7]/CK 
Endpoint:   cpuregs_reg[20][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.357
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.048 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.147 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.185 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.218 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.244 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.264 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.297 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.342 | 
     | g226097            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.301 |    0.384 | 
     | FE_OCPC423_n_32439 | A ^ -> Z ^   | BUF_X8   | 0.026 |   0.327 |    0.410 | 
     | g222729            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.339 |    0.422 | 
     | g196983            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.440 | 
     | cpuregs_reg[20][7] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 992: MET Setup Check with Pin cpuregs_reg[11][4]/CK 
Endpoint:   cpuregs_reg[11][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.355
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.048 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.147 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.185 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.218 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.244 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.264 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.296 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.340 | 
     | g226086            | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.318 |    0.401 | 
     | g212869            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.418 | 
     | g197559            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.355 |    0.438 | 
     | cpuregs_reg[11][4] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 993: MET Setup Check with Pin cpuregs_reg[2][4]/CK 
Endpoint:   cpuregs_reg[2][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.355
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]  | CK ^         |          |       |  -0.035 |    0.048 | 
     | cpu_state_reg[7]  | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.147 | 
     | g200819           | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.185 | 
     | g200513           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.218 | 
     | FE_RC_1023_0      | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.244 | 
     | FE_RC_1024_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.264 | 
     | g226138           | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.296 | 
     | g227646           | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.340 | 
     | g226085           | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.318 |    0.401 | 
     | g225865           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.418 | 
     | g196807           | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.355 |    0.438 | 
     | cpuregs_reg[2][4] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 994: MET Setup Check with Pin cpuregs_reg[2][0]/CK 
Endpoint:   cpuregs_reg[2][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.355
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]  | CK ^         |          |       |  -0.035 |    0.048 | 
     | cpu_state_reg[7]  | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.147 | 
     | g200819           | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.185 | 
     | g200513           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.218 | 
     | FE_RC_1023_0      | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.244 | 
     | FE_RC_1024_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.264 | 
     | g226138           | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.296 | 
     | g227646           | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.340 | 
     | g226085           | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.318 |    0.401 | 
     | g212909           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.418 | 
     | g196786           | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.355 |    0.438 | 
     | cpuregs_reg[2][0] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 995: MET Setup Check with Pin cpuregs_reg[24][22]/CK 
Endpoint:   cpuregs_reg[24][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.358
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.048 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.152 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.177 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.202 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.225 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.258 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.295 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.310 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.343 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.363 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.383 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.410 | 
     | g214754             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.423 | 
     | g197214             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.358 |    0.441 | 
     | cpuregs_reg[24][22] | D ^          | DFF_X1   | 0.000 |   0.358 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 996: MET Setup Check with Pin reg_op2_reg[3]/CK 
Endpoint:   reg_op2_reg[3]/D        (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.358
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                          |              |          |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+---------+----------| 
     | decoded_imm_j_reg[11]    | CK ^         |          |       |  -0.036 |    0.048 | 
     | decoded_imm_j_reg[11]    | CK ^ -> Q ^  | DFF_X2   | 0.129 |   0.094 |    0.177 | 
     | FE_OCPC337_decoded_rs2_0 | A ^ -> Z ^   | BUF_X2   | 0.030 |   0.124 |    0.207 | 
     | g216730                  | A2 ^ -> ZN v | NOR2_X4  | 0.010 |   0.134 |    0.217 | 
     | FE_OCPC281_n_22566       | A v -> Z v   | BUF_X2   | 0.033 |   0.167 |    0.250 | 
     | g200460                  | A2 v -> ZN v | AND2_X1  | 0.041 |   0.209 |    0.292 | 
     | g199775                  | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.240 |    0.323 | 
     | g199420                  | A1 ^ -> ZN v | NAND3_X1 | 0.022 |   0.262 |    0.345 | 
     | g199252                  | A2 v -> ZN ^ | NOR2_X1  | 0.029 |   0.290 |    0.374 | 
     | g198901                  | A2 ^ -> ZN ^ | AND4_X2  | 0.056 |   0.346 |    0.429 | 
     | g197172                  | B1 ^ -> ZN v | OAI21_X2 | 0.012 |   0.358 |    0.441 | 
     | reg_op2_reg[3]           | D v          | DFF_X1   | 0.000 |   0.358 |    0.441 | 
     +---------------------------------------------------------------------------------+ 
Path 997: MET Setup Check with Pin reg_out_reg[5]/CK 
Endpoint:   reg_out_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.435
- Arrival Time                  0.352
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]                | CK ^         |           |       |  -0.035 |    0.048 | 
     | reg_pc_reg[2]                | CK ^ -> Q v  | DFF_X2    | 0.112 |   0.077 |    0.160 | 
     | FE_RC_2342_0                 | B2 v -> ZN ^ | OAI22_X1  | 0.043 |   0.120 |    0.203 | 
     | FE_RC_149_0                  | A ^ -> ZN v  | INV_X1    | 0.010 |   0.130 |    0.213 | 
     | FE_RC_148_0                  | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.143 |    0.226 | 
     | FE_RC_147_0                  | A1 ^ -> ZN v | NAND3_X1  | 0.021 |   0.164 |    0.247 | 
     | FE_OCPC168_add_1801_23_n_708 | A v -> ZN ^  | INV_X2    | 0.021 |   0.186 |    0.269 | 
     | FE_OCPC418_add_1801_23_n_689 | A ^ -> Z ^   | BUF_X2    | 0.027 |   0.212 |    0.295 | 
     | add_1801_23_g216572          | B1 ^ -> ZN v | OAI21_X1  | 0.015 |   0.227 |    0.310 | 
     | add_1801_23_g1000            | A v -> ZN v  | XNOR2_X1  | 0.039 |   0.266 |    0.349 | 
     | g90231__212299               | A1 v -> ZN ^ | AOI222_X1 | 0.052 |   0.318 |    0.401 | 
     | g90141__9906                 | A3 ^ -> ZN v | NAND4_X1  | 0.034 |   0.352 |    0.435 | 
     | reg_out_reg[5]               | D v          | DFF_X1    | 0.000 |   0.352 |    0.435 | 
     +--------------------------------------------------------------------------------------+ 
Path 998: MET Setup Check with Pin cpuregs_reg[20][4]/CK 
Endpoint:   cpuregs_reg[20][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.357
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.048 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.147 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.185 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.218 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.244 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.264 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.297 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.342 | 
     | g226097            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.301 |    0.384 | 
     | FE_OCPC423_n_32439 | A ^ -> Z ^   | BUF_X8   | 0.026 |   0.327 |    0.410 | 
     | g225873            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.339 |    0.423 | 
     | g196979            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.440 | 
     | cpuregs_reg[20][4] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 999: MET Setup Check with Pin reg_out_reg[12]/CK 
Endpoint:   reg_out_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.432
- Arrival Time                  0.349
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]                | CK ^         |           |       |  -0.035 |    0.049 | 
     | reg_pc_reg[2]                | CK ^ -> Q v  | DFF_X2    | 0.112 |   0.077 |    0.160 | 
     | FE_RC_2342_0                 | B2 v -> ZN ^ | OAI22_X1  | 0.043 |   0.120 |    0.203 | 
     | FE_RC_149_0                  | A ^ -> ZN v  | INV_X1    | 0.010 |   0.130 |    0.213 | 
     | FE_RC_148_0                  | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.143 |    0.227 | 
     | FE_RC_147_0                  | A1 ^ -> ZN v | NAND3_X1  | 0.021 |   0.164 |    0.248 | 
     | FE_OCPC168_add_1801_23_n_708 | A v -> ZN ^  | INV_X2    | 0.021 |   0.186 |    0.269 | 
     | FE_RC_6_0                    | C1 ^ -> ZN v | OAI211_X4 | 0.021 |   0.207 |    0.290 | 
     | FE_OCPC166_n_19378           | A v -> ZN ^  | INV_X1    | 0.040 |   0.246 |    0.330 | 
     | add_1801_23_g213634          | B1 ^ -> ZN v | OAI21_X1  | 0.020 |   0.266 |    0.350 | 
     | add_1801_23_g979             | A v -> ZN v  | XNOR2_X1  | 0.038 |   0.305 |    0.388 | 
     | g90176__1840                 | B1 v -> ZN ^ | AOI21_X1  | 0.025 |   0.330 |    0.413 | 
     | FE_RC_1062_0                 | A1 ^ -> ZN v | NAND3_X1  | 0.019 |   0.349 |    0.432 | 
     | reg_out_reg[12]              | D v          | DFF_X1    | 0.000 |   0.349 |    0.432 | 
     +--------------------------------------------------------------------------------------+ 
Path 1000: MET Setup Check with Pin cpuregs_reg[5][0]/CK 
Endpoint:   cpuregs_reg[5][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.354
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]  | CK ^         |          |       |  -0.035 |    0.049 | 
     | cpu_state_reg[7]  | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.148 | 
     | g200819           | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.186 | 
     | g200513           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.218 | 
     | FE_RC_1023_0      | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.245 | 
     | FE_RC_1024_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.265 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.297 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.340 | 
     | g198854           | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.317 |    0.401 | 
     | g198523           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.334 |    0.418 | 
     | g197103           | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.438 | 
     | cpuregs_reg[5][0] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1001: MET Setup Check with Pin reg_out_reg[11]/CK 
Endpoint:   reg_out_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.432
- Arrival Time                  0.349
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[2]                | CK ^         |           |       |  -0.035 |    0.049 | 
     | reg_pc_reg[2]                | CK ^ -> Q v  | DFF_X2    | 0.112 |   0.077 |    0.160 | 
     | FE_RC_2342_0                 | B2 v -> ZN ^ | OAI22_X1  | 0.043 |   0.120 |    0.203 | 
     | FE_RC_149_0                  | A ^ -> ZN v  | INV_X1    | 0.010 |   0.130 |    0.213 | 
     | FE_RC_148_0                  | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.143 |    0.227 | 
     | FE_RC_147_0                  | A1 ^ -> ZN v | NAND3_X1  | 0.021 |   0.164 |    0.248 | 
     | FE_OCPC168_add_1801_23_n_708 | A v -> ZN ^  | INV_X2    | 0.021 |   0.186 |    0.269 | 
     | FE_RC_6_0                    | C1 ^ -> ZN v | OAI211_X4 | 0.021 |   0.207 |    0.290 | 
     | FE_OCPC166_n_19378           | A v -> ZN ^  | INV_X1    | 0.040 |   0.246 |    0.330 | 
     | add_1801_23_g213631          | B1 ^ -> ZN v | OAI21_X1  | 0.020 |   0.266 |    0.350 | 
     | add_1801_23_g976             | A v -> ZN v  | XNOR2_X1  | 0.038 |   0.305 |    0.388 | 
     | g90175__7344                 | B1 v -> ZN ^ | AOI21_X1  | 0.025 |   0.330 |    0.413 | 
     | FE_RC_1073_0                 | A1 ^ -> ZN v | NAND3_X1  | 0.019 |   0.349 |    0.432 | 
     | reg_out_reg[11]              | D v          | DFF_X1    | 0.000 |   0.349 |    0.432 | 
     +--------------------------------------------------------------------------------------+ 
Path 1002: MET Setup Check with Pin cpuregs_reg[2][20]/CK 
Endpoint:   cpuregs_reg[2][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.357
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.049 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.153 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.177 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.202 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.225 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.259 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.297 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.317 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.336 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.356 | 
     | FE_RC_2623_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.373 | 
     | FE_RC_2621_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.307 |    0.391 | 
     | FE_RC_2628_0_dup    | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.328 |    0.411 | 
     | FE_RC_2619_0        | A1 ^ -> ZN v | NAND3_X4 | 0.016 |   0.344 |    0.428 | 
     | FE_RC_616_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.357 |    0.441 | 
     | cpuregs_reg[2][20]  | D ^          | DFF_X1   | 0.000 |   0.357 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1003: MET Setup Check with Pin cpuregs_reg[23][22]/CK 
Endpoint:   cpuregs_reg[23][22]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.361
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.049 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.153 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.177 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.202 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.225 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.259 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.296 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.310 | 
     | add_1312_30_g7543   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.266 |    0.350 | 
     | g207735             | A1 v -> ZN ^ | NAND2_X2 | 0.020 |   0.286 |    0.369 | 
     | g207734             | A1 ^ -> ZN v | NAND2_X4 | 0.016 |   0.302 |    0.386 | 
     | FE_OCPC200_n_13248  | A v -> Z v   | BUF_X16  | 0.028 |   0.331 |    0.414 | 
     | g207486             | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.344 |    0.427 | 
     | g197162             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.361 |    0.444 | 
     | cpuregs_reg[23][22] | D v          | DFF_X1   | 0.000 |   0.361 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1004: MET Setup Check with Pin cpuregs_reg[30][22]/CK 
Endpoint:   cpuregs_reg[30][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.357
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.049 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.153 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.177 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.202 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.226 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.259 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.296 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.310 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.344 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.364 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.383 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.411 | 
     | g226201             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.423 | 
     | g197441             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.441 | 
     | cpuregs_reg[30][22] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1005: MET Setup Check with Pin cpuregs_reg[29][22]/CK 
Endpoint:   cpuregs_reg[29][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.357
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.049 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.153 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.178 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.203 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.226 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.259 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.296 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.311 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.344 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.364 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.384 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.411 | 
     | g213108             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.423 | 
     | g197385             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.441 | 
     | cpuregs_reg[29][22] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1006: MET Setup Check with Pin cpuregs_reg[3][0]/CK 
Endpoint:   cpuregs_reg[3][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.357
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.049 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.148 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.186 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.219 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.245 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.265 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.297 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.341 | 
     | g226075            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.298 |    0.382 | 
     | FE_OCPC442_n_32418 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.326 |    0.410 | 
     | g198437            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.338 |    0.422 | 
     | g196899            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.440 | 
     | cpuregs_reg[3][0]  | D ^          | DFF_X1   | 0.000 |   0.357 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1007: MET Setup Check with Pin cpuregs_reg[13][22]/CK 
Endpoint:   cpuregs_reg[13][22]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.360
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.049 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.153 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.178 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.203 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.226 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.259 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.296 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.311 | 
     | add_1312_30_g7543   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.266 |    0.350 | 
     | g207735             | A1 v -> ZN ^ | NAND2_X2 | 0.020 |   0.286 |    0.370 | 
     | g207734             | A1 ^ -> ZN v | NAND2_X4 | 0.016 |   0.302 |    0.386 | 
     | FE_OCPC200_n_13248  | A v -> Z v   | BUF_X16  | 0.028 |   0.331 |    0.414 | 
     | g198309             | A2 v -> ZN ^ | NAND2_X2 | 0.014 |   0.344 |    0.428 | 
     | g196660             | A ^ -> ZN v  | OAI21_X1 | 0.016 |   0.360 |    0.444 | 
     | cpuregs_reg[13][22] | D v          | DFF_X1   | 0.000 |   0.360 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1008: MET Setup Check with Pin cpuregs_reg[28][22]/CK 
Endpoint:   cpuregs_reg[28][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.357
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.049 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.153 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.178 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.203 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.226 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.259 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.296 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.311 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.344 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.364 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.384 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.411 | 
     | g214673             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.424 | 
     | g197186             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.441 | 
     | cpuregs_reg[28][22] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1009: MET Setup Check with Pin cpuregs_reg[20][22]/CK 
Endpoint:   cpuregs_reg[20][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.357
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.049 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.153 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.178 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.203 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.226 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.259 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.297 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.311 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.344 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.364 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.384 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.411 | 
     | g222735             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.424 | 
     | g217384             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.357 |    0.441 | 
     | cpuregs_reg[20][22] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1010: MET Setup Check with Pin cpuregs_reg[25][20]/CK 
Endpoint:   cpuregs_reg[25][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.357
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.050 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.154 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.178 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.203 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.226 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.260 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.298 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.318 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.337 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.357 | 
     | FE_RC_2623_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.374 | 
     | FE_RC_2621_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.307 |    0.391 | 
     | FE_RC_2628_0        | A1 v -> ZN ^ | NAND3_X4 | 0.022 |   0.329 |    0.413 | 
     | g223618             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.344 |    0.428 | 
     | FE_RC_612_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.357 |    0.441 | 
     | cpuregs_reg[25][20] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1011: MET Setup Check with Pin cpuregs_reg[19][20]/CK 
Endpoint:   cpuregs_reg[19][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.357
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.050 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.154 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.178 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.203 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.226 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.260 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.298 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.318 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.337 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.357 | 
     | FE_RC_2623_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.374 | 
     | FE_RC_2621_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.307 |    0.391 | 
     | FE_RC_2628_0        | A1 v -> ZN ^ | NAND3_X4 | 0.022 |   0.329 |    0.413 | 
     | g223616             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.344 |    0.428 | 
     | FE_RC_582_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.357 |    0.441 | 
     | cpuregs_reg[19][20] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1012: MET Setup Check with Pin cpuregs_reg[16][20]/CK 
Endpoint:   cpuregs_reg[16][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.357
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.050 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.154 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.178 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.203 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.226 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.260 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.298 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.318 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.337 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.357 | 
     | FE_RC_2623_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.374 | 
     | FE_RC_2621_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.307 |    0.391 | 
     | FE_RC_2628_0        | A1 v -> ZN ^ | NAND3_X4 | 0.022 |   0.329 |    0.413 | 
     | g223617             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.344 |    0.428 | 
     | FE_RC_859_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.357 |    0.441 | 
     | cpuregs_reg[16][20] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1013: MET Setup Check with Pin cpuregs_reg[15][20]/CK 
Endpoint:   cpuregs_reg[15][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.357
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.050 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.154 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.178 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.203 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.226 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.260 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.298 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.318 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.337 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.357 | 
     | FE_RC_2623_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.374 | 
     | FE_RC_2621_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.307 |    0.391 | 
     | FE_RC_2628_0        | A1 v -> ZN ^ | NAND3_X4 | 0.022 |   0.329 |    0.413 | 
     | g223615             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.344 |    0.428 | 
     | FE_RC_578_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.357 |    0.441 | 
     | cpuregs_reg[15][20] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1014: MET Setup Check with Pin cpuregs_reg[7][20]/CK 
Endpoint:   cpuregs_reg[7][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.357
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.050 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.154 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.178 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.203 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.226 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.260 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.298 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.318 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.337 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.357 | 
     | FE_RC_2623_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.374 | 
     | FE_RC_2621_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.307 |    0.391 | 
     | FE_RC_2628_0        | A1 v -> ZN ^ | NAND3_X4 | 0.022 |   0.329 |    0.413 | 
     | g223921             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.344 |    0.428 | 
     | FE_RC_674_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.357 |    0.441 | 
     | cpuregs_reg[7][20]  | D ^          | DFF_X1   | 0.000 |   0.357 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1015: MET Setup Check with Pin cpuregs_reg[13][20]/CK 
Endpoint:   cpuregs_reg[13][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.357
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.050 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.154 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.178 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.203 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.226 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.260 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.298 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.318 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.337 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.357 | 
     | FE_RC_2623_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.374 | 
     | FE_RC_2621_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.307 |    0.391 | 
     | FE_RC_2628_0        | A1 v -> ZN ^ | NAND3_X4 | 0.022 |   0.329 |    0.413 | 
     | g223611             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.344 |    0.428 | 
     | FE_RC_600_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.357 |    0.441 | 
     | cpuregs_reg[13][20] | D ^          | DFF_X1   | 0.000 |   0.357 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1016: MET Setup Check with Pin cpuregs_reg[3][4]/CK 
Endpoint:   cpuregs_reg[3][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.356
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.050 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.149 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.187 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.219 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.246 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.265 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.297 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.341 | 
     | g226075            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.298 |    0.382 | 
     | FE_OCPC442_n_32418 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.326 |    0.410 | 
     | g198443            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.338 |    0.423 | 
     | g196910            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.356 |    0.440 | 
     | cpuregs_reg[3][4]  | D ^          | DFF_X1   | 0.000 |   0.356 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1017: MET Setup Check with Pin cpuregs_reg[9][0]/CK 
Endpoint:   cpuregs_reg[9][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.352
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.050 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.149 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.187 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.219 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.246 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.266 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.298 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.336 | 
     | g210514            | A1 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.292 |    0.376 | 
     | FE_OCPC455_n_16196 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.320 |    0.405 | 
     | g210695            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.333 |    0.418 | 
     | g210694            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.352 |    0.436 | 
     | cpuregs_reg[9][0]  | D ^          | DFF_X1   | 0.000 |   0.352 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 1018: MET Setup Check with Pin cpuregs_reg[9][4]/CK 
Endpoint:   cpuregs_reg[9][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.351
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.050 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.149 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.187 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.220 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.246 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.266 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.299 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.336 | 
     | g210514            | A1 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.292 |    0.376 | 
     | FE_OCPC455_n_16196 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.320 |    0.405 | 
     | g225867            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.333 |    0.418 | 
     | g197450            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.351 |    0.436 | 
     | cpuregs_reg[9][4]  | D ^          | DFF_X1   | 0.000 |   0.351 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 1019: MET Setup Check with Pin cpuregs_reg[11][7]/CK 
Endpoint:   cpuregs_reg[11][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.355
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.050 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.149 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.187 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.220 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.246 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.266 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.298 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.342 | 
     | g226086            | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.318 |    0.403 | 
     | g212883            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.335 |    0.420 | 
     | g197563            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.355 |    0.440 | 
     | cpuregs_reg[11][7] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1020: MET Setup Check with Pin cpuregs_reg[1][28]/CK 
Endpoint:   cpuregs_reg[1][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.354
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.051 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.149 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.188 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.220 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.246 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.266 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.299 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.337 | 
     | g228085            | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.290 |    0.376 | 
     | FE_OCPC447_n_34387 | A ^ -> Z ^   | BUF_X4   | 0.031 |   0.322 |    0.407 | 
     | g221885            | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.336 |    0.421 | 
     | g196764            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.354 |    0.439 | 
     | cpuregs_reg[1][28] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 1021: MET Setup Check with Pin cpuregs_reg[22][20]/CK 
Endpoint:   cpuregs_reg[22][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.355
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.051 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.155 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.179 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.204 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.227 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.261 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.299 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.319 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.338 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.358 | 
     | FE_RC_2623_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.375 | 
     | FE_RC_2621_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.307 |    0.392 | 
     | FE_RC_2628_0_dup    | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.328 |    0.413 | 
     | g223613             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.342 |    0.428 | 
     | FE_RC_648_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.355 |    0.441 | 
     | cpuregs_reg[22][20] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1022: MET Setup Check with Pin cpuregs_reg[5][3]/CK 
Endpoint:   cpuregs_reg[5][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.355
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]  | CK ^         |          |       |  -0.035 |    0.051 | 
     | cpu_state_reg[7]  | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.150 | 
     | g200819           | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.188 | 
     | g200513           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.220 | 
     | FE_RC_1023_0      | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.247 | 
     | FE_RC_1024_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.267 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.299 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.342 | 
     | g198854           | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.317 |    0.403 | 
     | g198525           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.334 |    0.420 | 
     | g197113           | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.355 |    0.440 | 
     | cpuregs_reg[5][3] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 1023: MET Setup Check with Pin cpuregs_reg[5][2]/CK 
Endpoint:   cpuregs_reg[5][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.355
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]  | CK ^         |          |       |  -0.035 |    0.051 | 
     | cpu_state_reg[7]  | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.150 | 
     | g200819           | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.188 | 
     | g200513           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.220 | 
     | FE_RC_1023_0      | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.247 | 
     | FE_RC_1024_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.267 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.299 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.342 | 
     | g198854           | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.317 |    0.403 | 
     | g198745           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.334 |    0.420 | 
     | g197118           | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.355 |    0.440 | 
     | cpuregs_reg[5][2] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 1024: MET Setup Check with Pin cpuregs_reg[18][3]/CK 
Endpoint:   cpuregs_reg[18][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.355
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.051 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.150 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.188 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.220 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.247 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.267 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.298 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.331 | 
     | FE_OCPC202_n_32482 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.356 | 
     | FE_RC_2694_0       | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.291 |    0.377 | 
     | FE_RC_2695_0       | A v -> ZN ^  | INV_X8   | 0.028 |   0.320 |    0.405 | 
     | g218382            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.334 |    0.420 | 
     | g196873            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.355 |    0.440 | 
     | cpuregs_reg[18][3] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1025: MET Setup Check with Pin cpuregs_reg[18][2]/CK 
Endpoint:   cpuregs_reg[18][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.355
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.051 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.150 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.188 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.220 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.247 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.267 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.298 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.331 | 
     | FE_OCPC202_n_32482 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.356 | 
     | FE_RC_2694_0       | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.291 |    0.377 | 
     | FE_RC_2695_0       | A v -> ZN ^  | INV_X8   | 0.028 |   0.320 |    0.405 | 
     | g218379            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.334 |    0.420 | 
     | g196869            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.355 |    0.440 | 
     | cpuregs_reg[18][2] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1026: MET Setup Check with Pin cpuregs_reg[5][1]/CK 
Endpoint:   cpuregs_reg[5][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.355
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]  | CK ^         |          |       |  -0.035 |    0.051 | 
     | cpu_state_reg[7]  | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.150 | 
     | g200819           | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.188 | 
     | g200513           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.220 | 
     | FE_RC_1023_0      | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.247 | 
     | FE_RC_1024_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.267 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.300 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.342 | 
     | g198854           | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.317 |    0.403 | 
     | g198558           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.334 |    0.420 | 
     | g197106           | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.355 |    0.440 | 
     | cpuregs_reg[5][1] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 1027: MET Setup Check with Pin cpuregs_reg[18][1]/CK 
Endpoint:   cpuregs_reg[18][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.355
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.051 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.150 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.188 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.220 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.247 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.267 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.298 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.331 | 
     | FE_OCPC202_n_32482 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.356 | 
     | FE_RC_2694_0       | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.291 |    0.377 | 
     | FE_RC_2695_0       | A v -> ZN ^  | INV_X8   | 0.028 |   0.320 |    0.405 | 
     | g218381            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.334 |    0.420 | 
     | g196868            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.355 |    0.440 | 
     | cpuregs_reg[18][1] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1028: MET Setup Check with Pin cpuregs_reg[23][20]/CK 
Endpoint:   cpuregs_reg[23][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.355
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.051 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.155 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.180 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.205 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.228 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.261 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.300 | 
     | add_1312_30_g7553   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.319 | 
     | FE_RC_2630_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.339 | 
     | FE_RC_2629_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.359 | 
     | FE_RC_2623_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.376 | 
     | FE_RC_2621_0        | A2 ^ -> ZN v | NAND2_X4 | 0.017 |   0.307 |    0.393 | 
     | FE_RC_2628_0_dup    | A1 v -> ZN ^ | NAND3_X4 | 0.021 |   0.328 |    0.414 | 
     | g223619             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.342 |    0.428 | 
     | FE_RC_805_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.355 |    0.441 | 
     | cpuregs_reg[23][20] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1029: MET Setup Check with Pin cpuregs_reg[13][7]/CK 
Endpoint:   cpuregs_reg[13][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.355
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.051 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.150 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.188 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.221 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.247 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.267 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.300 | 
     | g226184            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.342 | 
     | g217402            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.301 |    0.387 | 
     | FE_OCPC407_n_23223 | A ^ -> Z ^   | BUF_X16  | 0.026 |   0.328 |    0.413 | 
     | g198288            | A1 ^ -> ZN v | NAND2_X2 | 0.010 |   0.338 |    0.424 | 
     | g196641            | A v -> ZN ^  | OAI21_X1 | 0.017 |   0.355 |    0.440 | 
     | cpuregs_reg[13][7] | D ^          | DFF_X1   | 0.000 |   0.355 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1030: MET Setup Check with Pin cpuregs_reg[24][7]/CK 
Endpoint:   cpuregs_reg[24][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.354
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.051 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.188 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.217 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.252 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.289 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.302 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.321 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.335 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.348 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.357 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.375 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.385 | 
     | FE_OCPC225_n_25702  | A v -> ZN ^  | INV_X4   | 0.020 |   0.319 |    0.405 | 
     | g214746             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.334 |    0.420 | 
     | g197192             | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.440 | 
     | cpuregs_reg[24][7]  | D ^          | DFF_X1   | 0.000 |   0.354 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 1031: MET Setup Check with Pin cpuregs_reg[19][1]/CK 
Endpoint:   cpuregs_reg[19][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.351
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.052 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.150 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.189 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.221 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.247 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.267 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.299 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.332 | 
     | FE_OCPC201_n_32482 | A ^ -> Z ^   | BUF_X2   | 0.027 |   0.272 |    0.358 | 
     | g226140            | A2 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.316 |    0.402 | 
     | g221932            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.331 |    0.417 | 
     | g218098            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.351 |    0.438 | 
     | cpuregs_reg[19][1] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1032: MET Setup Check with Pin cpuregs_reg[5][7]/CK 
Endpoint:   cpuregs_reg[5][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.354
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]  | CK ^         |          |       |  -0.035 |    0.052 | 
     | cpu_state_reg[7]  | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.150 | 
     | g200819           | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.189 | 
     | g200513           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.221 | 
     | FE_RC_1023_0      | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.247 | 
     | FE_RC_1024_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.267 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.300 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.342 | 
     | g198854           | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.317 |    0.403 | 
     | g210577           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.334 |    0.420 | 
     | g210576           | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.440 | 
     | cpuregs_reg[5][7] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 1033: MET Setup Check with Pin cpuregs_reg[5][4]/CK 
Endpoint:   cpuregs_reg[5][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.354
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]  | CK ^         |          |       |  -0.035 |    0.052 | 
     | cpu_state_reg[7]  | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.150 | 
     | g200819           | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.189 | 
     | g200513           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.221 | 
     | FE_RC_1023_0      | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.247 | 
     | FE_RC_1024_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.267 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.300 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.342 | 
     | g198854           | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.317 |    0.403 | 
     | g225868           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.334 |    0.420 | 
     | g197115           | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.354 |    0.440 | 
     | cpuregs_reg[5][4] | D ^          | DFF_X1   | 0.000 |   0.354 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 1034: MET Setup Check with Pin cpuregs_reg[9][1]/CK 
Endpoint:   cpuregs_reg[9][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.354
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.052 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.151 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.189 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.221 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.248 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.267 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.300 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.338 | 
     | g210514            | A1 ^ -> ZN ^ | AND2_X4  | 0.040 |   0.292 |    0.378 | 
     | FE_OCPC455_n_16196 | A ^ -> Z ^   | BUF_X8   | 0.029 |   0.320 |    0.407 | 
     | g198640            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.333 |    0.420 | 
     | g219921            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.354 |    0.440 | 
     | cpuregs_reg[9][1]  | D ^          | DFF_X1   | 0.000 |   0.354 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1035: MET Setup Check with Pin count_cycle_reg[26]/CK 
Endpoint:   count_cycle_reg[26]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.352
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]     | CK ^         |          |       |  -0.035 |    0.051 | 
     | count_cycle_reg[16]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.162 | 
     | inc_add_1428_40_g1295   | A1 ^ -> ZN ^ | AND2_X1  | 0.041 |   0.117 |    0.203 | 
     | inc_add_1428_40_g210389 | A1 ^ -> ZN ^ | AND2_X1  | 0.046 |   0.163 |    0.249 | 
     | inc_add_1428_40_g1237   | A1 ^ -> ZN ^ | AND3_X1  | 0.071 |   0.234 |    0.320 | 
     | inc_add_1428_40_g1187   | A2 ^ -> ZN ^ | AND3_X1  | 0.051 |   0.285 |    0.371 | 
     | inc_add_1428_40_g1133   | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.321 |    0.408 | 
     | g200954                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.352 |    0.439 | 
     | count_cycle_reg[26]     | D ^          | DFF_X1   | 0.000 |   0.352 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 1036: MET Setup Check with Pin cpuregs_reg[8][3]/CK 
Endpoint:   cpuregs_reg[8][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.351
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.052 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.151 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.189 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.221 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.248 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.268 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.300 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.338 | 
     | g217456            | A1 ^ -> ZN ^ | AND2_X4  | 0.062 |   0.313 |    0.400 | 
     | g213167            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.330 |    0.417 | 
     | g197365            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.351 |    0.438 | 
     | cpuregs_reg[8][3]  | D ^          | DFF_X1   | 0.000 |   0.351 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1037: MET Setup Check with Pin cpuregs_reg[8][2]/CK 
Endpoint:   cpuregs_reg[8][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.351
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.052 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.151 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.189 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.221 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.248 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.268 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.300 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.338 | 
     | g217456            | A1 ^ -> ZN ^ | AND2_X4  | 0.062 |   0.313 |    0.400 | 
     | g213162            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.330 |    0.417 | 
     | g197363            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.351 |    0.438 | 
     | cpuregs_reg[8][2]  | D ^          | DFF_X1   | 0.000 |   0.351 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1038: MET Setup Check with Pin cpu_state_reg[7]/CK 
Endpoint:   cpu_state_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.350
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]   | CK ^         |           |       |  -0.034 |    0.052 | 
     | reg_op1_reg[1]   | CK ^ -> Q ^  | DFF_X2    | 0.154 |   0.120 |    0.206 | 
     | g90381__222112   | A1 ^ -> ZN ^ | OR2_X1    | 0.038 |   0.158 |    0.244 | 
     | g222114          | A ^ -> ZN v  | OAI211_X1 | 0.028 |   0.185 |    0.272 | 
     | g200454          | A v -> ZN ^  | AOI21_X1  | 0.050 |   0.236 |    0.322 | 
     | g200202          | A1 ^ -> ZN v | NOR2_X1   | 0.011 |   0.246 |    0.333 | 
     | g209569          | A4 v -> ZN ^ | NAND4_X1  | 0.029 |   0.276 |    0.362 | 
     | g1               | A1 ^ -> ZN v | NAND3_X1  | 0.042 |   0.318 |    0.404 | 
     | g209574          | B1 v -> ZN ^ | OAI21_X1  | 0.032 |   0.350 |    0.436 | 
     | cpu_state_reg[7] | D ^          | DFF_X1    | 0.000 |   0.350 |    0.436 | 
     +--------------------------------------------------------------------------+ 
Path 1039: MET Setup Check with Pin cpuregs_reg[8][1]/CK 
Endpoint:   cpuregs_reg[8][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.351
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.052 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.151 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.189 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.221 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.248 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.268 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.301 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.338 | 
     | g217456            | A1 ^ -> ZN ^ | AND2_X4  | 0.062 |   0.313 |    0.400 | 
     | g213164            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.330 |    0.417 | 
     | g197373            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.351 |    0.438 | 
     | cpuregs_reg[8][1]  | D ^          | DFF_X1   | 0.000 |   0.351 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1040: MET Setup Check with Pin count_instr_reg[32]/CK 
Endpoint:   count_instr_reg[32]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[30]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.351
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[30]     | CK ^         |          |       |   0.006 |    0.092 | 
     | count_instr_reg[30]     | CK ^ -> Q ^  | DFF_X1   | 0.089 |   0.095 |    0.182 | 
     | inc_add_1559_34_g1286   | A1 ^ -> ZN ^ | AND2_X1  | 0.028 |   0.123 |    0.210 | 
     | inc_add_1559_34_g218865 | A4 ^ -> ZN ^ | AND4_X1  | 0.062 |   0.185 |    0.272 | 
     | g219773                 | A3 ^ -> ZN ^ | AND4_X2  | 0.081 |   0.266 |    0.353 | 
     | inc_add_1559_34_g213465 | A ^ -> Z ^   | XOR2_X1  | 0.051 |   0.317 |    0.404 | 
     | g200318                 | A2 ^ -> ZN v | AOI22_X1 | 0.018 |   0.335 |    0.422 | 
     | g200155                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.351 |    0.438 | 
     | count_instr_reg[32]     | D ^          | DFF_X1   | 0.000 |   0.351 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 1041: MET Setup Check with Pin cpuregs_reg[3][22]/CK 
Endpoint:   cpuregs_reg[3][22]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.357
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.052 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.151 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.189 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.222 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.248 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.268 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.300 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.344 | 
     | g226081            | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.316 |    0.403 | 
     | FE_RC_1070_0       | A1 ^ -> ZN ^ | OR2_X1   | 0.029 |   0.345 |    0.432 | 
     | FE_RC_1069_0       | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.357 |    0.444 | 
     | cpuregs_reg[3][22] | D v          | DFF_X1   | 0.000 |   0.357 |    0.444 | 
     +---------------------------------------------------------------------------+ 
Path 1042: MET Setup Check with Pin cpuregs_reg[14][0]/CK 
Endpoint:   cpuregs_reg[14][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.350
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.052 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.151 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.189 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.222 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.248 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.268 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.226 |    0.313 | 
     | g227665            | A1 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.272 |    0.359 | 
     | FE_OCPC404_n_33997 | A ^ -> Z ^   | BUF_X2   | 0.036 |   0.308 |    0.395 | 
     | g210652            | A1 ^ -> ZN ^ | OR2_X1   | 0.026 |   0.334 |    0.421 | 
     | g225994            | A ^ -> ZN v  | OAI21_X1 | 0.016 |   0.350 |    0.437 | 
     | cpuregs_reg[14][0] | D v          | DFF_X1   | 0.000 |   0.350 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 1043: MET Setup Check with Pin count_instr_reg[31]/CK 
Endpoint:   count_instr_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.351
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |          |       |  -0.035 |    0.052 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.076 |    0.164 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.108 |    0.195 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1  | 0.048 |   0.156 |    0.243 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2  | 0.074 |   0.229 |    0.316 | 
     | g213698                 | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.279 |    0.366 | 
     | inc_add_1559_34_g1134   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.318 |    0.405 | 
     | g200317                 | A2 ^ -> ZN v | AOI22_X1 | 0.017 |   0.335 |    0.422 | 
     | g200154                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.351 |    0.438 | 
     | count_instr_reg[31]     | D ^          | DFF_X1   | 0.000 |   0.351 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 1044: MET Setup Check with Pin cpuregs_reg[10][22]/CK 
Endpoint:   cpuregs_reg[10][22]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.357
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.052 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.151 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.189 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.222 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.248 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.268 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.300 | 
     | g227646             | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.344 | 
     | g226087             | A1 ^ -> ZN ^ | AND2_X4  | 0.059 |   0.316 |    0.403 | 
     | FE_RC_1066_0        | A1 ^ -> ZN ^ | OR2_X1   | 0.029 |   0.345 |    0.432 | 
     | FE_RC_1065_0        | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.357 |    0.444 | 
     | cpuregs_reg[10][22] | D v          | DFF_X1   | 0.000 |   0.357 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1045: MET Setup Check with Pin cpuregs_reg[8][0]/CK 
Endpoint:   cpuregs_reg[8][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.350
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.052 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.151 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.189 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.222 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.248 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.268 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.301 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.339 | 
     | g217456            | A1 ^ -> ZN ^ | AND2_X4  | 0.062 |   0.313 |    0.400 | 
     | g213150            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.330 |    0.418 | 
     | g197359            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.350 |    0.438 | 
     | cpuregs_reg[8][0]  | D ^          | DFF_X1   | 0.000 |   0.350 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1046: MET Setup Check with Pin cpuregs_reg[8][4]/CK 
Endpoint:   cpuregs_reg[8][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.350
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.053 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.151 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.190 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.222 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.248 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.268 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.301 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.339 | 
     | g217456            | A1 ^ -> ZN ^ | AND2_X4  | 0.062 |   0.313 |    0.401 | 
     | g213163            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.330 |    0.418 | 
     | g197368            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.350 |    0.438 | 
     | cpuregs_reg[8][4]  | D ^          | DFF_X1   | 0.000 |   0.350 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1047: MET Setup Check with Pin cpuregs_reg[22][7]/CK 
Endpoint:   cpuregs_reg[22][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.352
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.053 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.190 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.218 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.254 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.290 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.303 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.322 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.337 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.349 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.359 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.376 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.386 | 
     | FE_OCPC225_n_25702  | A v -> ZN ^  | INV_X4   | 0.020 |   0.319 |    0.407 | 
     | g213199             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.334 |    0.421 | 
     | g218288             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.352 |    0.440 | 
     | cpuregs_reg[22][7]  | D ^          | DFF_X1   | 0.000 |   0.352 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 1048: MET Setup Check with Pin cpuregs_reg[25][7]/CK 
Endpoint:   cpuregs_reg[25][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.352
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.053 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.190 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.218 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.254 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.290 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.303 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.322 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.337 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.349 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.359 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.376 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.386 | 
     | FE_OCPC225_n_25702  | A v -> ZN ^  | INV_X4   | 0.020 |   0.319 |    0.407 | 
     | g214798             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.334 |    0.421 | 
     | g197317             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.352 |    0.440 | 
     | cpuregs_reg[25][7]  | D ^          | DFF_X1   | 0.000 |   0.352 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 1049: MET Setup Check with Pin count_instr_reg[26]/CK 
Endpoint:   count_instr_reg[26]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.351
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |          |       |  -0.035 |    0.052 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.076 |    0.164 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.108 |    0.196 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1  | 0.048 |   0.156 |    0.244 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2  | 0.074 |   0.229 |    0.317 | 
     | inc_add_1559_34_g208998 | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.279 |    0.367 | 
     | inc_add_1559_34_g1133   | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.318 |    0.405 | 
     | g200274                 | A2 ^ -> ZN v | AOI22_X1 | 0.017 |   0.335 |    0.422 | 
     | g200137                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.351 |    0.438 | 
     | count_instr_reg[26]     | D ^          | DFF_X2   | 0.000 |   0.351 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 1050: MET Setup Check with Pin cpuregs_reg[18][0]/CK 
Endpoint:   cpuregs_reg[18][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.353
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.053 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.152 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.190 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.223 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.249 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.269 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.301 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.333 | 
     | FE_OCPC202_n_32482 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.358 | 
     | FE_RC_2694_0       | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.291 |    0.379 | 
     | FE_RC_2695_0       | A v -> ZN ^  | INV_X8   | 0.028 |   0.320 |    0.408 | 
     | g218378            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.334 |    0.422 | 
     | g196867            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.353 |    0.440 | 
     | cpuregs_reg[18][0] | D ^          | DFF_X1   | 0.000 |   0.353 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1051: MET Setup Check with Pin cpuregs_reg[18][4]/CK 
Endpoint:   cpuregs_reg[18][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.352
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.053 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.152 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.190 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.223 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.249 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.269 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.301 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.333 | 
     | FE_OCPC202_n_32482 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.358 | 
     | FE_RC_2694_0       | A1 ^ -> ZN v | NAND2_X2 | 0.021 |   0.291 |    0.379 | 
     | FE_RC_2695_0       | A v -> ZN ^  | INV_X8   | 0.028 |   0.320 |    0.408 | 
     | g225874            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.334 |    0.422 | 
     | g196875            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.352 |    0.440 | 
     | cpuregs_reg[18][4] | D ^          | DFF_X1   | 0.000 |   0.352 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1052: MET Setup Check with Pin cpuregs_reg[6][7]/CK 
Endpoint:   cpuregs_reg[6][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.352
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.053 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.190 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.219 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.255 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.291 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.304 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.323 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.338 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.350 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.360 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.377 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.387 | 
     | FE_OCPC225_n_25702  | A v -> ZN ^  | INV_X4   | 0.020 |   0.319 |    0.407 | 
     | g207538             | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.334 |    0.422 | 
     | g197224             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.352 |    0.440 | 
     | cpuregs_reg[6][7]   | D ^          | DFF_X1   | 0.000 |   0.352 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 1053: MET Setup Check with Pin count_cycle_reg[31]/CK 
Endpoint:   count_cycle_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.350
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]     | CK ^         |          |       |  -0.035 |    0.053 | 
     | count_cycle_reg[16]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.164 | 
     | inc_add_1428_40_g1295   | A1 ^ -> ZN ^ | AND2_X1  | 0.041 |   0.117 |    0.205 | 
     | inc_add_1428_40_g210389 | A1 ^ -> ZN ^ | AND2_X1  | 0.046 |   0.163 |    0.251 | 
     | inc_add_1428_40_g1237   | A1 ^ -> ZN ^ | AND3_X1  | 0.071 |   0.234 |    0.322 | 
     | g209873                 | A3 ^ -> ZN ^ | AND3_X1  | 0.049 |   0.283 |    0.371 | 
     | inc_add_1428_40_g1134   | A ^ -> ZN ^  | XNOR2_X1 | 0.036 |   0.319 |    0.408 | 
     | g200962                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.350 |    0.439 | 
     | count_cycle_reg[31]     | D ^          | DFF_X1   | 0.000 |   0.350 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 1054: MET Setup Check with Pin reg_next_pc_reg[6]/CK 
Endpoint:   reg_next_pc_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.343
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                                    | CK ^         |           |       |  -0.035 |    0.054 | 
     | instr_jal_reg                                    | CK ^ -> Q ^  | SDFF_X1   | 0.079 |   0.045 |    0.133 | 
     | FE_OCPC175_instr_jal                             | A ^ -> Z ^   | BUF_X4    | 0.043 |   0.087 |    0.176 | 
     | g90398__224290                                   | A1 ^ -> ZN ^ | AND2_X2   | 0.046 |   0.134 |    0.222 | 
     | add_1564_33_Y_add_1555_32_spec2_g1483            | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.156 |    0.244 | 
     | add_1564_33_Y_add_1555_32_spec2_g1271            | C2 v -> ZN ^ | OAI211_X2 | 0.037 |   0.194 |    0.282 | 
     | FE_OCPC145_add_1564_33_Y_add_1555_32_spec2_n_984 | A ^ -> Z ^   | BUF_X1    | 0.040 |   0.233 |    0.322 | 
     | add_1564_33_Y_add_1555_32_spec2_g216866          | B1 ^ -> ZN v | AOI21_X1  | 0.018 |   0.252 |    0.340 | 
     | add_1564_33_Y_add_1555_32_spec2_g1234            | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.289 |    0.377 | 
     | g199496                                          | B1 v -> ZN ^ | AOI21_X1  | 0.025 |   0.314 |    0.402 | 
     | g199214                                          | A2 ^ -> ZN v | NAND4_X1  | 0.028 |   0.343 |    0.431 | 
     | reg_next_pc_reg[6]                               | D v          | DFF_X1    | 0.000 |   0.343 |    0.431 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 1055: MET Setup Check with Pin reg_next_pc_reg[5]/CK 
Endpoint:   reg_next_pc_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.343
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                                    | CK ^         |           |       |  -0.035 |    0.054 | 
     | instr_jal_reg                                    | CK ^ -> Q ^  | SDFF_X1   | 0.079 |   0.045 |    0.133 | 
     | FE_OCPC175_instr_jal                             | A ^ -> Z ^   | BUF_X4    | 0.043 |   0.087 |    0.176 | 
     | g90398__224290                                   | A1 ^ -> ZN ^ | AND2_X2   | 0.046 |   0.134 |    0.222 | 
     | add_1564_33_Y_add_1555_32_spec2_g1483            | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.156 |    0.244 | 
     | add_1564_33_Y_add_1555_32_spec2_g1271            | C2 v -> ZN ^ | OAI211_X2 | 0.037 |   0.194 |    0.282 | 
     | FE_OCPC145_add_1564_33_Y_add_1555_32_spec2_n_984 | A ^ -> Z ^   | BUF_X1    | 0.040 |   0.233 |    0.322 | 
     | add_1564_33_Y_add_1555_32_spec2_g216864          | B1 ^ -> ZN v | AOI21_X1  | 0.018 |   0.252 |    0.340 | 
     | add_1564_33_Y_add_1555_32_spec2_g1235            | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.289 |    0.377 | 
     | g199495                                          | B1 v -> ZN ^ | AOI21_X1  | 0.025 |   0.314 |    0.402 | 
     | g199188                                          | A2 ^ -> ZN v | NAND4_X1  | 0.028 |   0.343 |    0.431 | 
     | reg_next_pc_reg[5]                               | D v          | DFF_X1    | 0.000 |   0.343 |    0.431 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 1056: MET Setup Check with Pin cpuregs_reg[14][7]/CK 
Endpoint:   cpuregs_reg[14][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.351
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.054 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.191 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.219 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.255 | 
     | g219702             | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.203 |    0.291 | 
     | FE_RC_2714_0        | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.216 |    0.304 | 
     | FE_RC_2713_0        | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.235 |    0.323 | 
     | g201016             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.249 |    0.338 | 
     | FE_RC_1056_0        | A v -> ZN ^  | INV_X1   | 0.012 |   0.262 |    0.350 | 
     | FE_RC_1054_0        | A1 ^ -> ZN v | NOR2_X1  | 0.010 |   0.271 |    0.360 | 
     | FE_RC_1055_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.289 |    0.377 | 
     | FE_OCPC223_n_25702  | A ^ -> ZN v  | INV_X4   | 0.010 |   0.299 |    0.387 | 
     | FE_OCPC225_n_25702  | A v -> ZN ^  | INV_X4   | 0.020 |   0.319 |    0.408 | 
     | g221670             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.333 |    0.422 | 
     | g196684             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.351 |    0.440 | 
     | cpuregs_reg[14][7]  | D ^          | DFF_X1   | 0.000 |   0.351 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 1057: MET Setup Check with Pin reg_out_reg[2]/CK 
Endpoint:   reg_out_reg[2]/D   (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.351
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                       |              |           |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[5]      | CK ^         |           |       |  -0.035 |    0.053 | 
     | cpu_state_reg[5]      | CK ^ -> Q v  | DFF_X1    | 0.098 |   0.063 |    0.152 | 
     | FE_OCPC62_cpu_state_5 | A v -> Z v   | BUF_X1    | 0.031 |   0.095 |    0.183 | 
     | FE_OCPC37_cpu_state_5 | A v -> Z v   | BUF_X1    | 0.038 |   0.132 |    0.221 | 
     | g90414__7344          | A1 v -> ZN v | AND2_X1   | 0.054 |   0.187 |    0.275 | 
     | g90312__212297        | A1 v -> ZN ^ | AOI22_X1  | 0.032 |   0.219 |    0.308 | 
     | FE_RC_2796_0          | A1 ^ -> ZN ^ | AND2_X1   | 0.035 |   0.254 |    0.343 | 
     | FE_RC_2795_0          | A2 ^ -> ZN v | NAND2_X1  | 0.017 |   0.271 |    0.359 | 
     | g90144__3772          | A v -> ZN ^  | AOI221_X2 | 0.065 |   0.335 |    0.424 | 
     | g90129__5266          | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.351 |    0.439 | 
     | reg_out_reg[2]        | D v          | DFF_X1    | 0.000 |   0.351 |    0.439 | 
     +-------------------------------------------------------------------------------+ 
Path 1058: MET Setup Check with Pin cpuregs_reg[21][22]/CK 
Endpoint:   cpuregs_reg[21][22]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.446
- Arrival Time                  0.357
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.054 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.153 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.191 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.224 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.250 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.270 | 
     | g226181             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.303 | 
     | g226180             | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.348 | 
     | g226094             | A1 ^ -> ZN ^ | AND2_X4  | 0.039 |   0.298 |    0.387 | 
     | FE_OCPC222_n_32436  | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.323 |    0.412 | 
     | FE_RC_1046_0        | A1 ^ -> ZN ^ | OR2_X1   | 0.023 |   0.346 |    0.435 | 
     | FE_RC_1045_0        | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.357 |    0.446 | 
     | cpuregs_reg[21][22] | D v          | DFF_X1   | 0.000 |   0.357 |    0.446 | 
     +----------------------------------------------------------------------------+ 
Path 1059: MET Setup Check with Pin cpuregs_reg[19][2]/CK 
Endpoint:   cpuregs_reg[19][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.352
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.054 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.153 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.191 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.224 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.250 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.270 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.302 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.334 | 
     | FE_OCPC201_n_32482 | A ^ -> Z ^   | BUF_X2   | 0.027 |   0.272 |    0.361 | 
     | g226140            | A2 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.316 |    0.405 | 
     | g221934            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.331 |    0.420 | 
     | g218079            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.352 |    0.440 | 
     | cpuregs_reg[19][2] | D ^          | DFF_X1   | 0.000 |   0.352 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1060: MET Setup Check with Pin cpuregs_reg[19][0]/CK 
Endpoint:   cpuregs_reg[19][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.351
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.054 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.153 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.191 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.224 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.250 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.270 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.302 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.334 | 
     | FE_OCPC201_n_32482 | A ^ -> Z ^   | BUF_X2   | 0.027 |   0.272 |    0.361 | 
     | g226140            | A2 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.316 |    0.405 | 
     | g221935            | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   0.331 |    0.420 | 
     | g218095            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.351 |    0.440 | 
     | cpuregs_reg[19][0] | D ^          | DFF_X1   | 0.000 |   0.351 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1061: MET Setup Check with Pin instr_jal_reg/CK 
Endpoint:   instr_jal_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.059
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.406
- Arrival Time                  0.317
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------+ 
     |   Instance    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |               |              |          |       |  Time   |   Time   | 
     |---------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg | CK ^         |          |       |  -0.035 |    0.054 | 
     | mem_valid_reg | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.160 | 
     | g216258       | A1 ^ -> ZN ^ | AND2_X1  | 0.065 |   0.135 |    0.224 | 
     | g217241       | S ^ -> Z ^   | MUX2_X1  | 0.061 |   0.196 |    0.286 | 
     | g200086       | A2 ^ -> ZN v | NAND2_X1 | 0.025 |   0.221 |    0.310 | 
     | g222515       | A3 v -> ZN ^ | NOR3_X1  | 0.060 |   0.281 |    0.370 | 
     | g199272       | A1 ^ -> ZN ^ | AND2_X1  | 0.037 |   0.317 |    0.406 | 
     | instr_jal_reg | D ^          | SDFF_X1  | 0.000 |   0.317 |    0.406 | 
     +----------------------------------------------------------------------+ 
Path 1062: MET Setup Check with Pin cpuregs_reg[14][3]/CK 
Endpoint:   cpuregs_reg[14][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.350
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.055 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.154 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.192 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.224 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.251 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.270 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.226 |    0.315 | 
     | g227665            | A1 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.272 |    0.361 | 
     | FE_OCPC404_n_33997 | A ^ -> Z ^   | BUF_X2   | 0.036 |   0.308 |    0.397 | 
     | g197682            | A1 ^ -> ZN ^ | OR2_X1   | 0.026 |   0.334 |    0.423 | 
     | g214887            | A ^ -> ZN v  | OAI21_X1 | 0.016 |   0.350 |    0.439 | 
     | cpuregs_reg[14][3] | D v          | DFF_X1   | 0.000 |   0.350 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 1063: MET Setup Check with Pin reg_next_pc_reg[7]/CK 
Endpoint:   reg_next_pc_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.342
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                                    | CK ^         |           |       |  -0.035 |    0.055 | 
     | instr_jal_reg                                    | CK ^ -> Q ^  | SDFF_X1   | 0.079 |   0.045 |    0.134 | 
     | FE_OCPC175_instr_jal                             | A ^ -> Z ^   | BUF_X4    | 0.043 |   0.087 |    0.177 | 
     | g90398__224290                                   | A1 ^ -> ZN ^ | AND2_X2   | 0.046 |   0.134 |    0.223 | 
     | add_1564_33_Y_add_1555_32_spec2_g1483            | A1 ^ -> ZN v | NAND2_X1  | 0.023 |   0.156 |    0.246 | 
     | add_1564_33_Y_add_1555_32_spec2_g1271            | C2 v -> ZN ^ | OAI211_X2 | 0.037 |   0.194 |    0.283 | 
     | FE_OCPC145_add_1564_33_Y_add_1555_32_spec2_n_984 | A ^ -> Z ^   | BUF_X1    | 0.040 |   0.233 |    0.323 | 
     | add_1564_33_Y_add_1555_32_spec2_g216867          | A1 ^ -> ZN v | NAND3_X1  | 0.020 |   0.254 |    0.343 | 
     | add_1564_33_Y_add_1555_32_spec2_g1254            | A1 v -> ZN ^ | NAND2_X1  | 0.017 |   0.271 |    0.360 | 
     | add_1564_33_Y_add_1555_32_spec2_g1233            | A ^ -> ZN ^  | XNOR2_X1  | 0.038 |   0.309 |    0.398 | 
     | g199497                                          | B1 ^ -> ZN v | AOI21_X1  | 0.016 |   0.325 |    0.414 | 
     | g199189                                          | A1 v -> ZN ^ | NAND4_X1  | 0.017 |   0.342 |    0.431 | 
     | reg_next_pc_reg[7]                               | D ^          | DFF_X1    | 0.000 |   0.342 |    0.431 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 1064: MET Setup Check with Pin is_beq_bne_blt_bge_bltu_bgeu_reg/CK 
Endpoint:   is_beq_bne_blt_bge_bltu_bgeu_reg/D (^) checked with  leading edge 
of 'clk'
Beginpoint: mem_valid_reg/Q                    (^) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.347
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg                    | CK ^         |          |       |  -0.035 |    0.055 | 
     | mem_valid_reg                    | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.160 | 
     | g196                             | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.196 | 
     | g193                             | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.211 | 
     | g209212                          | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.253 | 
     | g226230                          | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.311 | 
     | g222514                          | A1 ^ -> ZN ^ | AND4_X1  | 0.089 |   0.310 |    0.400 | 
     | g208907                          | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.328 |    0.418 | 
     | g219334                          | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.347 |    0.437 | 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | D ^          | DFF_X1   | 0.000 |   0.347 |    0.437 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1065: MET Setup Check with Pin cpuregs_reg[11][22]/CK 
Endpoint:   cpuregs_reg[11][22]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.446
- Arrival Time                  0.356
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.055 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.154 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.192 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.225 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.251 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.271 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.303 | 
     | g227646             | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.347 | 
     | g226083             | A1 ^ -> ZN ^ | AND2_X4  | 0.058 |   0.315 |    0.405 | 
     | FE_RC_1072_0        | A1 ^ -> ZN ^ | OR2_X1   | 0.029 |   0.345 |    0.434 | 
     | FE_RC_1071_0        | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.356 |    0.446 | 
     | cpuregs_reg[11][22] | D v          | DFF_X1   | 0.000 |   0.356 |    0.446 | 
     +----------------------------------------------------------------------------+ 
Path 1066: MET Setup Check with Pin mem_wstrb_reg[2]/CK 
Endpoint:   mem_wstrb_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.348
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.035 |    0.054 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.158 | 
     | g197             | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.206 | 
     | g203562          | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.292 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2  | 0.058 |   0.259 |    0.349 | 
     | g200094          | A1 v -> ZN ^ | NOR2_X1  | 0.054 |   0.313 |    0.403 | 
     | g199522          | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.333 |    0.423 | 
     | g199400          | A v -> ZN ^  | INV_X1   | 0.015 |   0.348 |    0.438 | 
     | mem_wstrb_reg[2] | D ^          | DFF_X1   | 0.000 |   0.348 |    0.438 | 
     +-------------------------------------------------------------------------+ 
Path 1067: MET Setup Check with Pin mem_wstrb_reg[1]/CK 
Endpoint:   mem_wstrb_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.348
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.035 |    0.054 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.158 | 
     | g197             | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.206 | 
     | g203562          | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.292 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2  | 0.058 |   0.259 |    0.349 | 
     | g200094          | A1 v -> ZN ^ | NOR2_X1  | 0.054 |   0.313 |    0.403 | 
     | g199489          | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.333 |    0.423 | 
     | g199398          | A v -> ZN ^  | INV_X1   | 0.015 |   0.348 |    0.438 | 
     | mem_wstrb_reg[1] | D ^          | DFF_X1   | 0.000 |   0.348 |    0.438 | 
     +-------------------------------------------------------------------------+ 
Path 1068: MET Setup Check with Pin count_cycle_reg[14]/CK 
Endpoint:   count_cycle_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.348
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                         |              |         |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |         |       |  -0.035 |    0.055 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1  | 0.110 |   0.075 |    0.165 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1 | 0.043 |   0.118 |    0.208 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1 | 0.050 |   0.168 |    0.258 | 
     | inc_add_1428_40_g1207   | A1 ^ -> ZN ^ | AND2_X1 | 0.056 |   0.224 |    0.314 | 
     | inc_add_1428_40_g1202   | A1 ^ -> ZN ^ | AND3_X1 | 0.049 |   0.273 |    0.363 | 
     | inc_add_1428_40_g1160   | A ^ -> Z ^   | XOR2_X1 | 0.043 |   0.316 |    0.406 | 
     | g201159                 | A1 ^ -> ZN ^ | AND2_X1 | 0.032 |   0.348 |    0.438 | 
     | count_cycle_reg[14]     | D ^          | DFF_X1  | 0.000 |   0.348 |    0.438 | 
     +-------------------------------------------------------------------------------+ 
Path 1069: MET Setup Check with Pin cpuregs_reg[31][22]/CK 
Endpoint:   cpuregs_reg[31][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.353
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.055 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.159 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.184 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.209 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.232 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.266 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.303 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.317 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.350 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.370 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.390 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.417 | 
     | g213215             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.430 | 
     | FE_RC_1058_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.353 |    0.443 | 
     | cpuregs_reg[31][22] | D ^          | DFF_X1   | 0.000 |   0.353 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1070: MET Setup Check with Pin cpuregs_reg[6][22]/CK 
Endpoint:   cpuregs_reg[6][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.353
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.055 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.159 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.184 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.209 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.232 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.266 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.303 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.317 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.350 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.370 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.390 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.417 | 
     | g207521             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.430 | 
     | FE_RC_1036_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.353 |    0.443 | 
     | cpuregs_reg[6][22]  | D ^          | DFF_X1   | 0.000 |   0.353 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1071: MET Setup Check with Pin mem_wstrb_reg[3]/CK 
Endpoint:   mem_wstrb_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.349
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.035 |    0.055 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.158 | 
     | g197             | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.206 | 
     | g203562          | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.292 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2  | 0.058 |   0.259 |    0.350 | 
     | g200094          | A1 v -> ZN ^ | NOR2_X1  | 0.054 |   0.313 |    0.403 | 
     | g199490          | A2 ^ -> ZN v | AOI22_X1 | 0.020 |   0.333 |    0.423 | 
     | g199399          | A v -> ZN ^  | INV_X1   | 0.015 |   0.349 |    0.439 | 
     | mem_wstrb_reg[3] | D ^          | DFF_X1   | 0.000 |   0.349 |    0.439 | 
     +-------------------------------------------------------------------------+ 
Path 1072: MET Setup Check with Pin cpuregs_reg[7][22]/CK 
Endpoint:   cpuregs_reg[7][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.353
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.056 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.160 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.184 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.209 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.232 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.266 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.303 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.317 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.350 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.371 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.390 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.417 | 
     | g223935             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.430 | 
     | FE_RC_1042_0        | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.353 |    0.443 | 
     | cpuregs_reg[7][22]  | D ^          | DFF_X1   | 0.000 |   0.353 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1073: MET Setup Check with Pin count_cycle_reg[61]/CK 
Endpoint:   count_cycle_reg[61]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.350
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.035 |    0.055 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.166 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.208 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.272 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.260 |    0.350 | 
     | inc_add_1428_40_g224595      | A1 ^ -> ZN v | NAND3_X1 | 0.025 |   0.285 |    0.375 | 
     | inc_add_1428_40_g1111        | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.323 |    0.413 | 
     | g201139                      | A1 v -> ZN v | AND2_X1  | 0.027 |   0.350 |    0.441 | 
     | count_cycle_reg[61]          | D v          | DFF_X1   | 0.000 |   0.350 |    0.441 | 
     +-------------------------------------------------------------------------------------+ 
Path 1074: MET Setup Check with Pin count_cycle_reg[58]/CK 
Endpoint:   count_cycle_reg[58]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.350
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.035 |    0.055 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.166 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.208 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.272 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.260 |    0.350 | 
     | inc_add_1428_40_g224599      | A1 ^ -> ZN v | NAND3_X1 | 0.025 |   0.285 |    0.375 | 
     | inc_add_1428_40_g1117        | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.323 |    0.413 | 
     | g201162                      | A1 v -> ZN v | AND2_X1  | 0.027 |   0.350 |    0.441 | 
     | count_cycle_reg[58]          | D v          | DFF_X1   | 0.000 |   0.350 |    0.441 | 
     +-------------------------------------------------------------------------------------+ 
Path 1075: MET Setup Check with Pin cpuregs_reg[23][4]/CK 
Endpoint:   cpuregs_reg[23][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.347
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.056 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.155 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.193 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.225 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.252 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.272 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.306 | 
     | FE_OCPC46_n_25565  | A ^ -> Z ^   | BUF_X4   | 0.033 |   0.249 |    0.339 | 
     | g198850_dup225217  | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.310 |    0.400 | 
     | g225860            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.327 |    0.418 | 
     | g197132            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.347 |    0.438 | 
     | cpuregs_reg[23][4] | D ^          | DFF_X1   | 0.000 |   0.347 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1076: MET Setup Check with Pin mem_wstrb_reg[0]/CK 
Endpoint:   mem_wstrb_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.348
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.035 |    0.055 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.159 | 
     | g197             | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.206 | 
     | g203562          | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.293 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2  | 0.058 |   0.259 |    0.350 | 
     | g200094          | A1 v -> ZN ^ | NOR2_X1  | 0.054 |   0.313 |    0.404 | 
     | g199488          | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.333 |    0.423 | 
     | g199397          | A v -> ZN ^  | INV_X1   | 0.015 |   0.348 |    0.439 | 
     | mem_wstrb_reg[0] | D ^          | DFF_X1   | 0.000 |   0.348 |    0.439 | 
     +-------------------------------------------------------------------------+ 
Path 1077: MET Setup Check with Pin count_cycle_reg[59]/CK 
Endpoint:   count_cycle_reg[59]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.350
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.035 |    0.056 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.167 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.209 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.272 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.260 |    0.351 | 
     | inc_add_1428_40_g224600      | A1 ^ -> ZN v | NAND3_X1 | 0.025 |   0.285 |    0.375 | 
     | inc_add_1428_40_g1112        | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.323 |    0.414 | 
     | g201155                      | A1 v -> ZN v | AND2_X1  | 0.027 |   0.350 |    0.441 | 
     | count_cycle_reg[59]          | D v          | DFF_X1   | 0.000 |   0.350 |    0.441 | 
     +-------------------------------------------------------------------------------------+ 
Path 1078: MET Setup Check with Pin cpuregs_reg[24][27]/CK 
Endpoint:   cpuregs_reg[24][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.425
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.049 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.156 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.181 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.244 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.279 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.320 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.340 | 
     | FE_RC_2458_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.265 |    0.355 | 
     | FE_RC_2457_0         | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.276 |    0.367 | 
     | g199877_dup217926    | A1 v -> ZN ^ | OAI222_X4 | 0.070 |   0.346 |    0.437 | 
     | FE_OCPC432_n_23759   | A ^ -> Z ^   | BUF_X2    | 0.043 |   0.389 |    0.480 | 
     | g214735              | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.406 |    0.496 | 
     | g197498              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.425 |    0.516 | 
     | cpuregs_reg[24][27]  | D ^          | DFF_X1    | 0.000 |   0.425 |    0.516 | 
     +------------------------------------------------------------------------------+ 
Path 1079: MET Setup Check with Pin cpuregs_reg[20][27]/CK 
Endpoint:   cpuregs_reg[20][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.425
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.049 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.156 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.181 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.244 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.279 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.320 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.340 | 
     | FE_RC_2458_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.265 |    0.355 | 
     | FE_RC_2457_0         | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.276 |    0.367 | 
     | g199877_dup217926    | A1 v -> ZN ^ | OAI222_X4 | 0.070 |   0.346 |    0.437 | 
     | FE_OCPC432_n_23759   | A ^ -> Z ^   | BUF_X2    | 0.043 |   0.389 |    0.480 | 
     | g222750              | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.406 |    0.496 | 
     | g197016              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.425 |    0.516 | 
     | cpuregs_reg[20][27]  | D ^          | DFF_X1    | 0.000 |   0.425 |    0.516 | 
     +------------------------------------------------------------------------------+ 
Path 1080: MET Setup Check with Pin cpuregs_reg[14][27]/CK 
Endpoint:   cpuregs_reg[14][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.425
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.049 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.156 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.181 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.244 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.279 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.320 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.340 | 
     | FE_RC_2458_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.265 |    0.355 | 
     | FE_RC_2457_0         | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.276 |    0.367 | 
     | g199877_dup217926    | A1 v -> ZN ^ | OAI222_X4 | 0.070 |   0.346 |    0.437 | 
     | FE_OCPC432_n_23759   | A ^ -> Z ^   | BUF_X2    | 0.043 |   0.389 |    0.480 | 
     | g226248              | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.406 |    0.496 | 
     | g196709              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.425 |    0.516 | 
     | cpuregs_reg[14][27]  | D ^          | DFF_X1    | 0.000 |   0.425 |    0.516 | 
     +------------------------------------------------------------------------------+ 
Path 1081: MET Setup Check with Pin cpuregs_reg[4][27]/CK 
Endpoint:   cpuregs_reg[4][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.425
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.049 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.156 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.181 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.244 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.279 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.320 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.340 | 
     | FE_RC_2458_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.265 |    0.355 | 
     | FE_RC_2457_0         | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.276 |    0.367 | 
     | g199877_dup217926    | A1 v -> ZN ^ | OAI222_X4 | 0.070 |   0.346 |    0.437 | 
     | FE_OCPC432_n_23759   | A ^ -> Z ^   | BUF_X2    | 0.043 |   0.389 |    0.480 | 
     | g213265              | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.406 |    0.496 | 
     | g197089              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.425 |    0.516 | 
     | cpuregs_reg[4][27]   | D ^          | DFF_X1    | 0.000 |   0.425 |    0.516 | 
     +------------------------------------------------------------------------------+ 
Path 1082: MET Setup Check with Pin reg_out_reg[3]/CK 
Endpoint:   reg_out_reg[3]/D   (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.348
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                       |              |           |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[5]      | CK ^         |           |       |  -0.035 |    0.056 | 
     | cpu_state_reg[5]      | CK ^ -> Q v  | DFF_X1    | 0.098 |   0.063 |    0.154 | 
     | FE_OCPC62_cpu_state_5 | A v -> Z v   | BUF_X1    | 0.031 |   0.095 |    0.186 | 
     | FE_OCPC37_cpu_state_5 | A v -> Z v   | BUF_X1    | 0.038 |   0.132 |    0.223 | 
     | g90384__212294        | A1 v -> ZN v | AND2_X2   | 0.041 |   0.174 |    0.265 | 
     | g90320__212306        | A1 v -> ZN v | AND2_X1   | 0.030 |   0.204 |    0.295 | 
     | g90313__4547          | A v -> ZN ^  | AOI21_X1  | 0.037 |   0.241 |    0.332 | 
     | g90216__1840          | A1 ^ -> ZN v | NAND3_X1  | 0.021 |   0.262 |    0.353 | 
     | g90147__9682          | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.332 |    0.423 | 
     | g90138__1840          | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.348 |    0.439 | 
     | reg_out_reg[3]        | D v          | DFF_X1    | 0.000 |   0.348 |    0.439 | 
     +-------------------------------------------------------------------------------+ 
Path 1083: MET Setup Check with Pin cpuregs_reg[19][22]/CK 
Endpoint:   cpuregs_reg[19][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.352
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.056 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.160 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.185 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.210 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.233 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.266 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.304 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.318 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.351 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.371 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.391 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.418 | 
     | g215832             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.431 | 
     | FE_RC_1032_0        | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.352 |    0.443 | 
     | cpuregs_reg[19][22] | D ^          | DFF_X1   | 0.000 |   0.352 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1084: MET Setup Check with Pin count_cycle_reg[63]/CK 
Endpoint:   count_cycle_reg[63]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.350
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                              |              |          |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |          |       |  -0.035 |    0.056 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.167 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.209 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.272 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2  | 0.079 |   0.260 |    0.351 | 
     | inc_add_1428_40_g224601      | A1 ^ -> ZN v | NAND3_X1 | 0.025 |   0.285 |    0.376 | 
     | inc_add_1428_40_g1090        | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.323 |    0.414 | 
     | g201147                      | A1 v -> ZN v | AND2_X1  | 0.027 |   0.350 |    0.441 | 
     | count_cycle_reg[63]          | D v          | DFF_X1   | 0.000 |   0.350 |    0.441 | 
     +-------------------------------------------------------------------------------------+ 
Path 1085: MET Setup Check with Pin cpuregs_reg[25][22]/CK 
Endpoint:   cpuregs_reg[25][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.352
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.056 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.160 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.185 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.210 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.233 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.267 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.304 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.318 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.351 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.371 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.391 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.418 | 
     | g214803             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.431 | 
     | FE_RC_1038_0        | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.352 |    0.443 | 
     | cpuregs_reg[25][22] | D ^          | DFF_X1   | 0.000 |   0.352 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1086: MET Setup Check with Pin cpuregs_reg[17][22]/CK 
Endpoint:   cpuregs_reg[17][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.352
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.056 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.160 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.185 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.210 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.233 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.267 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.304 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.318 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.351 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.371 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.391 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.418 | 
     | g213041             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.431 | 
     | FE_RC_1028_0        | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.352 |    0.443 | 
     | cpuregs_reg[17][22] | D ^          | DFF_X1   | 0.000 |   0.352 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1087: MET Setup Check with Pin cpuregs_reg[16][22]/CK 
Endpoint:   cpuregs_reg[16][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.352
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.056 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.160 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.185 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.210 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.233 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.267 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.304 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.318 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.351 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.371 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.391 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.418 | 
     | g198377             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.431 | 
     | FE_RC_1030_0        | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.352 |    0.443 | 
     | cpuregs_reg[16][22] | D ^          | DFF_X1   | 0.000 |   0.352 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1088: MET Setup Check with Pin cpuregs_reg[19][4]/CK 
Endpoint:   cpuregs_reg[19][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.349
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.057 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.155 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.194 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.226 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.252 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.272 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.304 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.337 | 
     | FE_OCPC201_n_32482 | A ^ -> Z ^   | BUF_X2   | 0.027 |   0.272 |    0.363 | 
     | g226140            | A2 ^ -> ZN ^ | AND2_X2  | 0.044 |   0.316 |    0.407 | 
     | g227598            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.331 |    0.422 | 
     | g40                | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.349 |    0.440 | 
     | cpuregs_reg[19][4] | D ^          | DFF_X1   | 0.000 |   0.349 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1089: MET Setup Check with Pin cpuregs_reg[9][22]/CK 
Endpoint:   cpuregs_reg[9][22]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.352
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.057 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.161 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.185 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.210 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.233 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.267 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.304 | 
     | add_1312_30_g7559   | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.227 |    0.318 | 
     | add_1312_30_g7543   | A v -> ZN ^  | XNOR2_X1 | 0.033 |   0.260 |    0.351 | 
     | g207735             | A1 ^ -> ZN v | NAND2_X2 | 0.020 |   0.280 |    0.372 | 
     | g207734             | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.300 |    0.391 | 
     | FE_OCPC200_n_13248  | A ^ -> Z ^   | BUF_X16  | 0.027 |   0.327 |    0.418 | 
     | g198661             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.340 |    0.431 | 
     | FE_RC_1034_0        | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.352 |    0.443 | 
     | cpuregs_reg[9][22]  | D ^          | DFF_X1   | 0.000 |   0.352 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1090: MET Setup Check with Pin count_instr_reg[30]/CK 
Endpoint:   count_instr_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.006
- Setup                         0.030
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.475
- Arrival Time                  0.384
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |           |       |  -0.035 |    0.057 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1    | 0.111 |   0.077 |    0.168 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1    | 0.036 |   0.112 |    0.204 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1   | 0.106 |   0.218 |    0.310 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4    | 0.085 |   0.303 |    0.395 | 
     | FE_RC_2800_0               | A ^ -> ZN v  | AOI21_X1  | 0.020 |   0.323 |    0.415 | 
     | g184                       | A v -> ZN ^  | INV_X1    | 0.017 |   0.340 |    0.432 | 
     | g183                       | A ^ -> ZN v  | OAI221_X1 | 0.030 |   0.370 |    0.461 | 
     | g200114                    | A v -> ZN ^  | INV_X1    | 0.014 |   0.384 |    0.475 | 
     | count_instr_reg[30]        | D ^          | DFF_X1    | 0.000 |   0.384 |    0.475 | 
     +------------------------------------------------------------------------------------+ 
Path 1091: MET Setup Check with Pin cpuregs_reg[23][3]/CK 
Endpoint:   cpuregs_reg[23][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.348
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.058 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.157 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.195 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.227 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.254 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.274 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.308 | 
     | FE_OCPC46_n_25565  | A ^ -> Z ^   | BUF_X4   | 0.033 |   0.249 |    0.341 | 
     | g198850_dup225217  | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.310 |    0.402 | 
     | g207509            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.327 |    0.420 | 
     | g197131            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.348 |    0.440 | 
     | cpuregs_reg[23][3] | D ^          | DFF_X1   | 0.000 |   0.348 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1092: MET Setup Check with Pin cpuregs_reg[23][2]/CK 
Endpoint:   cpuregs_reg[23][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.348
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.058 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.157 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.195 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.227 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.254 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.274 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.308 | 
     | FE_OCPC46_n_25565  | A ^ -> Z ^   | BUF_X4   | 0.033 |   0.249 |    0.341 | 
     | g198850_dup225217  | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.310 |    0.402 | 
     | g207506            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.327 |    0.420 | 
     | g197128            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.348 |    0.440 | 
     | cpuregs_reg[23][2] | D ^          | DFF_X1   | 0.000 |   0.348 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1093: MET Setup Check with Pin cpuregs_reg[23][1]/CK 
Endpoint:   cpuregs_reg[23][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.348
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.058 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.157 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.195 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.228 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.254 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.274 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.308 | 
     | FE_OCPC46_n_25565  | A ^ -> Z ^   | BUF_X4   | 0.033 |   0.249 |    0.341 | 
     | g198850_dup225217  | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.310 |    0.403 | 
     | g207508            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.327 |    0.420 | 
     | g197034            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.348 |    0.440 | 
     | cpuregs_reg[23][1] | D ^          | DFF_X1   | 0.000 |   0.348 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1094: MET Setup Check with Pin cpuregs_reg[14][1]/CK 
Endpoint:   cpuregs_reg[14][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.343
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.058 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.157 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.195 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.228 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.254 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.274 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.226 |    0.319 | 
     | g227665            | A1 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.272 |    0.364 | 
     | FE_OCPC404_n_33997 | A ^ -> Z ^   | BUF_X2   | 0.036 |   0.308 |    0.401 | 
     | g227677            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.323 |    0.415 | 
     | g210657            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.343 |    0.436 | 
     | cpuregs_reg[14][1] | D ^          | DFF_X1   | 0.000 |   0.343 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 1095: MET Setup Check with Pin reg_next_pc_reg[3]/CK 
Endpoint:   reg_next_pc_reg[3]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.432
- Arrival Time                  0.339
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.058 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.169 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.205 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.311 | 
     | g200494                    | A2 ^ -> ZN ^ | AND2_X4  | 0.076 |   0.294 |    0.387 | 
     | g216875                    | B2 ^ -> ZN v | AOI22_X1 | 0.027 |   0.322 |    0.414 | 
     | g199186                    | A1 v -> ZN ^ | NAND3_X1 | 0.018 |   0.339 |    0.432 | 
     | reg_next_pc_reg[3]         | D ^          | DFF_X1   | 0.000 |   0.339 |    0.432 | 
     +-----------------------------------------------------------------------------------+ 
Path 1096: MET Setup Check with Pin reg_next_pc_reg[2]/CK 
Endpoint:   reg_next_pc_reg[2]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.432
- Arrival Time                  0.339
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.058 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.169 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.205 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.311 | 
     | g200494                    | A2 ^ -> ZN ^ | AND2_X4  | 0.076 |   0.294 |    0.387 | 
     | g216877                    | B2 ^ -> ZN v | AOI22_X1 | 0.027 |   0.322 |    0.414 | 
     | g199215                    | A1 v -> ZN ^ | NAND3_X1 | 0.018 |   0.339 |    0.432 | 
     | reg_next_pc_reg[2]         | D ^          | DFF_X1   | 0.000 |   0.339 |    0.432 | 
     +-----------------------------------------------------------------------------------+ 
Path 1097: MET Setup Check with Pin cpuregs_reg[9][18]/CK 
Endpoint:   cpuregs_reg[9][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.348
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.059 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.163 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.187 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.212 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.235 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.269 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.307 | 
     | add_1312_30_g7555   | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.233 |    0.327 | 
     | FE_RC_2645_0        | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.253 |    0.346 | 
     | FE_RC_2644_0        | A ^ -> ZN v  | OAI21_X2 | 0.020 |   0.273 |    0.366 | 
     | FE_RC_2637_0        | A v -> ZN ^  | INV_X2   | 0.017 |   0.290 |    0.383 | 
     | FE_RC_2635_0        | A2 ^ -> ZN v | NAND2_X4 | 0.015 |   0.305 |    0.398 | 
     | FE_RC_2634_0        | A1 v -> ZN ^ | NAND2_X1 | 0.014 |   0.319 |    0.412 | 
     | FE_RC_2633_0        | B1 ^ -> ZN v | OAI21_X1 | 0.014 |   0.332 |    0.426 | 
     | FE_RC_680_0         | A2 v -> ZN ^ | NAND2_X1 | 0.015 |   0.348 |    0.441 | 
     | cpuregs_reg[9][18]  | D ^          | DFF_X1   | 0.000 |   0.348 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1098: MET Setup Check with Pin cpuregs_reg[23][0]/CK 
Endpoint:   cpuregs_reg[23][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.347
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.059 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.158 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.196 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.228 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.255 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.274 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.309 | 
     | FE_OCPC46_n_25565  | A ^ -> Z ^   | BUF_X4   | 0.033 |   0.249 |    0.342 | 
     | g198850_dup225217  | A1 ^ -> ZN ^ | AND2_X2  | 0.061 |   0.310 |    0.403 | 
     | g207505            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.327 |    0.420 | 
     | g197125            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.347 |    0.440 | 
     | cpuregs_reg[23][0] | D ^          | DFF_X1   | 0.000 |   0.347 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1099: MET Setup Check with Pin count_instr_reg[0]/CK 
Endpoint:   count_instr_reg[0]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.068
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.397
- Arrival Time                  0.303
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |         |       |  -0.035 |    0.059 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1  | 0.111 |   0.077 |    0.170 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1  | 0.036 |   0.112 |    0.206 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1 | 0.106 |   0.218 |    0.312 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4  | 0.085 |   0.303 |    0.397 | 
     | count_instr_reg[0]         | D ^          | SDFF_X1 | 0.000 |   0.303 |    0.397 | 
     +----------------------------------------------------------------------------------+ 
Path 1100: MET Setup Check with Pin cpuregs_reg[14][2]/CK 
Endpoint:   cpuregs_reg[14][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.346
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.059 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.158 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.196 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.229 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.255 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.275 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.226 |    0.320 | 
     | g227665            | A1 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.272 |    0.366 | 
     | FE_OCPC404_n_33997 | A ^ -> Z ^   | BUF_X2   | 0.036 |   0.308 |    0.402 | 
     | g210663            | A1 ^ -> ZN ^ | OR2_X1   | 0.026 |   0.334 |    0.428 | 
     | g210661            | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.346 |    0.440 | 
     | cpuregs_reg[14][2] | D v          | DFF_X1   | 0.000 |   0.346 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1101: MET Setup Check with Pin count_cycle_reg[62]/CK 
Endpoint:   count_cycle_reg[62]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.347
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.035 |    0.059 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.170 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.212 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.275 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.257 |    0.351 | 
     | inc_add_1428_40_g224613 | A1 ^ -> ZN v | NAND3_X1 | 0.024 |   0.281 |    0.376 | 
     | inc_add_1428_40_g1091   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.319 |    0.414 | 
     | g201158                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.347 |    0.441 | 
     | count_cycle_reg[62]     | D v          | DFF_X1   | 0.000 |   0.347 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1102: MET Setup Check with Pin decoded_imm_j_reg[4]/CK 
Endpoint:   decoded_imm_j_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.342
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg        | CK ^         |          |       |  -0.035 |    0.060 | 
     | mem_valid_reg        | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.165 | 
     | g196                 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.201 | 
     | g193                 | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.216 | 
     | g209212              | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.257 | 
     | g226230              | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.315 | 
     | g212690              | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.393 | 
     | g226035              | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.413 | 
     | g222085              | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.436 | 
     | decoded_imm_j_reg[4] | D ^          | DFF_X1   | 0.000 |   0.342 |    0.436 | 
     +-----------------------------------------------------------------------------+ 
Path 1103: MET Setup Check with Pin decoded_imm_j_reg[3]/CK 
Endpoint:   decoded_imm_j_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.342
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg        | CK ^         |          |       |  -0.035 |    0.060 | 
     | mem_valid_reg        | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.165 | 
     | g196                 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.201 | 
     | g193                 | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.216 | 
     | g209212              | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.257 | 
     | g226230              | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.315 | 
     | g212690              | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.393 | 
     | g226111              | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.413 | 
     | g222074              | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.436 | 
     | decoded_imm_j_reg[3] | D ^          | DFF_X1   | 0.000 |   0.342 |    0.436 | 
     +-----------------------------------------------------------------------------+ 
Path 1104: MET Setup Check with Pin decoded_imm_j_reg[1]/CK 
Endpoint:   decoded_imm_j_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.342
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg        | CK ^         |          |       |  -0.035 |    0.060 | 
     | mem_valid_reg        | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.165 | 
     | g196                 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.201 | 
     | g193                 | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.216 | 
     | g209212              | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.257 | 
     | g226230              | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.315 | 
     | g212690              | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.393 | 
     | g226236              | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.413 | 
     | g222065              | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.436 | 
     | decoded_imm_j_reg[1] | D ^          | DFF_X1   | 0.000 |   0.342 |    0.436 | 
     +-----------------------------------------------------------------------------+ 
Path 1105: MET Setup Check with Pin decoded_imm_j_reg[11]/CK 
Endpoint:   decoded_imm_j_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.342
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.035 |    0.060 | 
     | mem_valid_reg         | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.165 | 
     | g196                  | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.201 | 
     | g193                  | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.216 | 
     | g209212               | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.258 | 
     | g226230               | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.316 | 
     | g212690               | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.393 | 
     | g226025               | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.413 | 
     | g222082               | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.436 | 
     | decoded_imm_j_reg[11] | D ^          | DFF_X2   | 0.000 |   0.342 |    0.436 | 
     +------------------------------------------------------------------------------+ 
Path 1106: MET Setup Check with Pin decoded_imm_j_reg[2]/CK 
Endpoint:   decoded_imm_j_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.342
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg        | CK ^         |          |       |  -0.035 |    0.060 | 
     | mem_valid_reg        | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.165 | 
     | g196                 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.201 | 
     | g193                 | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.216 | 
     | g209212              | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.258 | 
     | g226230              | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.316 | 
     | g212690              | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.393 | 
     | g226232              | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.413 | 
     | g222062              | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.437 | 
     | decoded_imm_j_reg[2] | D ^          | DFF_X1   | 0.000 |   0.342 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 1107: MET Setup Check with Pin cpuregs_reg[31][23]/CK 
Endpoint:   cpuregs_reg[31][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.422
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.060 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.164 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.189 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.214 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.237 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.270 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.309 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.324 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.378 | 
     | g217945_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.074 |   0.356 |    0.451 | 
     | FE_OCPC405_n_28029  | A ^ -> Z ^   | BUF_X1    | 0.038 |   0.394 |    0.489 | 
     | g221901             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.409 |    0.504 | 
     | FE_RC_755_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.422 |    0.517 | 
     | cpuregs_reg[31][23] | D ^          | DFF_X1    | 0.000 |   0.422 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 1108: MET Setup Check with Pin cpuregs_reg[22][23]/CK 
Endpoint:   cpuregs_reg[22][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.422
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.060 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.164 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.189 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.214 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.237 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.270 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.309 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.324 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.378 | 
     | g217945_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.074 |   0.356 |    0.451 | 
     | FE_OCPC405_n_28029  | A ^ -> Z ^   | BUF_X1    | 0.038 |   0.394 |    0.489 | 
     | g221902             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.409 |    0.504 | 
     | FE_RC_891_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.422 |    0.517 | 
     | cpuregs_reg[22][23] | D ^          | DFF_X1    | 0.000 |   0.422 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 1109: MET Setup Check with Pin cpuregs_reg[17][23]/CK 
Endpoint:   cpuregs_reg[17][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.422
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.060 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.164 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.189 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.214 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.237 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.270 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.309 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.324 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.378 | 
     | g217945_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.074 |   0.356 |    0.451 | 
     | FE_OCPC405_n_28029  | A ^ -> Z ^   | BUF_X1    | 0.038 |   0.394 |    0.489 | 
     | g221903             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.409 |    0.504 | 
     | FE_RC_821_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.422 |    0.517 | 
     | cpuregs_reg[17][23] | D ^          | DFF_X1    | 0.000 |   0.422 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 1110: MET Setup Check with Pin cpuregs_reg[30][23]/CK 
Endpoint:   cpuregs_reg[30][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.422
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.060 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.164 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.189 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.214 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.237 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.271 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.309 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.324 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.378 | 
     | g217945_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.074 |   0.356 |    0.451 | 
     | FE_OCPC405_n_28029  | A ^ -> Z ^   | BUF_X1    | 0.038 |   0.394 |    0.489 | 
     | g221953             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.409 |    0.504 | 
     | FE_RC_692_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.422 |    0.517 | 
     | cpuregs_reg[30][23] | D ^          | DFF_X1    | 0.000 |   0.422 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 1111: MET Setup Check with Pin cpuregs_reg[23][23]/CK 
Endpoint:   cpuregs_reg[23][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.422
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.060 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.164 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.189 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.214 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.237 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.271 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.309 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.324 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.378 | 
     | g217945_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.074 |   0.356 |    0.451 | 
     | FE_OCPC405_n_28029  | A ^ -> Z ^   | BUF_X1    | 0.038 |   0.394 |    0.489 | 
     | g221907             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.409 |    0.504 | 
     | FE_RC_913_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.422 |    0.517 | 
     | cpuregs_reg[23][23] | D ^          | DFF_X1    | 0.000 |   0.422 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 1112: MET Setup Check with Pin cpuregs_reg[14][4]/CK 
Endpoint:   cpuregs_reg[14][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.341
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.060 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.159 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.197 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.230 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.256 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.276 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.226 |    0.321 | 
     | g227665            | A1 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.272 |    0.367 | 
     | FE_OCPC404_n_33997 | A ^ -> Z ^   | BUF_X2   | 0.036 |   0.308 |    0.403 | 
     | g227678            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.323 |    0.418 | 
     | g210672            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.341 |    0.436 | 
     | cpuregs_reg[14][4] | D ^          | DFF_X1   | 0.000 |   0.341 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 1113: MET Setup Check with Pin mem_do_prefetch_reg/CK 
Endpoint:   mem_do_prefetch_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.036
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.429
- Arrival Time                  0.334
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.061 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.172 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.207 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.314 | 
     | FE_DBTC21_n_14687          | A ^ -> ZN v  | INV_X1   | 0.020 |   0.238 |    0.333 | 
     | g227553                    | A2 v -> ZN ^ | NOR2_X1  | 0.040 |   0.278 |    0.373 | 
     | g200393                    | A ^ -> ZN v  | INV_X1   | 0.009 |   0.287 |    0.382 | 
     | g198891                    | A2 v -> ZN ^ | OAI33_X1 | 0.047 |   0.334 |    0.429 | 
     | mem_do_prefetch_reg        | D ^          | DFF_X1   | 0.000 |   0.334 |    0.429 | 
     +-----------------------------------------------------------------------------------+ 
Path 1114: MET Setup Check with Pin decoded_rd_reg[0]/CK 
Endpoint:   decoded_rd_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.342
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg     | CK ^         |          |       |  -0.035 |    0.061 | 
     | mem_valid_reg     | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.166 | 
     | g196              | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.202 | 
     | g193              | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.217 | 
     | g209212           | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.258 | 
     | g226230           | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.316 | 
     | g212690           | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.394 | 
     | g226110           | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.414 | 
     | g222079           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.437 | 
     | decoded_rd_reg[0] | D ^          | DFF_X1   | 0.000 |   0.342 |    0.437 | 
     +--------------------------------------------------------------------------+ 
Path 1115: MET Setup Check with Pin decoded_imm_j_reg[20]/CK 
Endpoint:   decoded_imm_j_reg[20]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.342
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.035 |    0.061 | 
     | mem_valid_reg         | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.166 | 
     | g196                  | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.202 | 
     | g193                  | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.217 | 
     | g209212               | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.258 | 
     | g226230               | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.316 | 
     | g212690               | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.394 | 
     | g221732               | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.414 | 
     | g222068               | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.437 | 
     | decoded_imm_j_reg[20] | D ^          | DFF_X1   | 0.000 |   0.342 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 1116: MET Setup Check with Pin decoded_imm_j_reg[19]/CK 
Endpoint:   decoded_imm_j_reg[19]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.342
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.035 |    0.061 | 
     | mem_valid_reg         | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.166 | 
     | g196                  | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.202 | 
     | g193                  | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.217 | 
     | g209212               | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.258 | 
     | g226230               | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.316 | 
     | g212690               | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.394 | 
     | g226234               | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.414 | 
     | g222072               | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.437 | 
     | decoded_imm_j_reg[19] | D ^          | DFF_X1   | 0.000 |   0.342 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 1117: MET Setup Check with Pin decoded_imm_j_reg[15]/CK 
Endpoint:   decoded_imm_j_reg[15]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.342
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.035 |    0.061 | 
     | mem_valid_reg         | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.166 | 
     | g196                  | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.202 | 
     | g193                  | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.217 | 
     | g209212               | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.258 | 
     | g226230               | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.316 | 
     | g212690               | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.394 | 
     | g226105               | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.414 | 
     | g222080               | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.437 | 
     | decoded_imm_j_reg[15] | D ^          | DFF_X1   | 0.000 |   0.342 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 1118: MET Setup Check with Pin decoded_imm_j_reg[10]/CK 
Endpoint:   decoded_imm_j_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.342
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.035 |    0.061 | 
     | mem_valid_reg         | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.166 | 
     | g196                  | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.202 | 
     | g193                  | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.217 | 
     | g209212               | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.258 | 
     | g226230               | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.316 | 
     | g212690               | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.394 | 
     | g226015               | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.414 | 
     | g222075               | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.437 | 
     | decoded_imm_j_reg[10] | D ^          | DFF_X1   | 0.000 |   0.342 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 1119: MET Setup Check with Pin decoded_imm_j_reg[9]/CK 
Endpoint:   decoded_imm_j_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.342
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg        | CK ^         |          |       |  -0.035 |    0.061 | 
     | mem_valid_reg        | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.166 | 
     | g196                 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.202 | 
     | g193                 | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.217 | 
     | g209212              | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.258 | 
     | g226230              | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.316 | 
     | g212690              | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.394 | 
     | g226109              | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.414 | 
     | g222081              | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.437 | 
     | decoded_imm_j_reg[9] | D ^          | DFF_X1   | 0.000 |   0.342 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 1120: MET Setup Check with Pin decoded_imm_j_reg[8]/CK 
Endpoint:   decoded_imm_j_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.342
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg        | CK ^         |          |       |  -0.035 |    0.061 | 
     | mem_valid_reg        | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.166 | 
     | g196                 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.202 | 
     | g193                 | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.217 | 
     | g209212              | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.258 | 
     | g226230              | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.316 | 
     | g212690              | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.394 | 
     | g226237              | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.414 | 
     | g222076              | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.437 | 
     | decoded_imm_j_reg[8] | D ^          | DFF_X1   | 0.000 |   0.342 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 1121: MET Setup Check with Pin decoded_imm_j_reg[7]/CK 
Endpoint:   decoded_imm_j_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.342
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg        | CK ^         |          |       |  -0.035 |    0.061 | 
     | mem_valid_reg        | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.166 | 
     | g196                 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.202 | 
     | g193                 | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.217 | 
     | g209212              | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.258 | 
     | g226230              | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.316 | 
     | g212690              | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.394 | 
     | g226034              | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.414 | 
     | g222073              | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.437 | 
     | decoded_imm_j_reg[7] | D ^          | DFF_X1   | 0.000 |   0.342 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 1122: MET Setup Check with Pin decoded_imm_j_reg[6]/CK 
Endpoint:   decoded_imm_j_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.342
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg        | CK ^         |          |       |  -0.035 |    0.061 | 
     | mem_valid_reg        | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.166 | 
     | g196                 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.202 | 
     | g193                 | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.217 | 
     | g209212              | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.258 | 
     | g226230              | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.316 | 
     | g212690              | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.394 | 
     | g226112              | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.414 | 
     | g222069              | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.437 | 
     | decoded_imm_j_reg[6] | D ^          | DFF_X1   | 0.000 |   0.342 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 1123: MET Setup Check with Pin decoded_imm_j_reg[5]/CK 
Endpoint:   decoded_imm_j_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.342
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                      |              |          |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg        | CK ^         |          |       |  -0.035 |    0.061 | 
     | mem_valid_reg        | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.166 | 
     | g196                 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.202 | 
     | g193                 | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.217 | 
     | g209212              | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.258 | 
     | g226230              | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.316 | 
     | g212690              | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.394 | 
     | g226235              | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.414 | 
     | g222078              | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.437 | 
     | decoded_imm_j_reg[5] | D ^          | DFF_X1   | 0.000 |   0.342 |    0.437 | 
     +-----------------------------------------------------------------------------+ 
Path 1124: MET Setup Check with Pin decoded_imm_j_reg[18]/CK 
Endpoint:   decoded_imm_j_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.342
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.035 |    0.061 | 
     | mem_valid_reg         | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.166 | 
     | g196                  | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.202 | 
     | g193                  | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.217 | 
     | g209212               | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.259 | 
     | g226230               | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.316 | 
     | g212690               | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.394 | 
     | g226036               | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.414 | 
     | g222083               | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.437 | 
     | decoded_imm_j_reg[18] | D ^          | DFF_X2   | 0.000 |   0.342 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 1125: MET Setup Check with Pin decoded_imm_j_reg[16]/CK 
Endpoint:   decoded_imm_j_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.342
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.035 |    0.061 | 
     | mem_valid_reg         | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.166 | 
     | g196                  | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.202 | 
     | g193                  | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.217 | 
     | g209212               | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.259 | 
     | g226230               | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.316 | 
     | g212690               | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.394 | 
     | g226033               | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.414 | 
     | g222084               | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.437 | 
     | decoded_imm_j_reg[16] | D ^          | DFF_X2   | 0.000 |   0.342 |    0.437 | 
     +------------------------------------------------------------------------------+ 
Path 1126: MET Setup Check with Pin cpuregs_reg[25][3]/CK 
Endpoint:   cpuregs_reg[25][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.340
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.061 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.160 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.198 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.231 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.257 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.277 | 
     | FE_RC_1022_0       | A1 ^ -> ZN ^ | AND3_X4  | 0.054 |   0.235 |    0.331 | 
     | FE_RC_1012_0       | A1 ^ -> ZN v | NAND2_X1 | 0.037 |   0.272 |    0.368 | 
     | FE_RC_1013_0       | A v -> ZN ^  | INV_X8   | 0.033 |   0.305 |    0.400 | 
     | g214786            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.320 |    0.415 | 
     | g197228            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.340 |    0.436 | 
     | cpuregs_reg[25][3] | D ^          | DFF_X1   | 0.000 |   0.340 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 1127: MET Setup Check with Pin cpuregs_reg[25][2]/CK 
Endpoint:   cpuregs_reg[25][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.340
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.061 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.160 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.198 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.231 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.257 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.277 | 
     | FE_RC_1022_0       | A1 ^ -> ZN ^ | AND3_X4  | 0.054 |   0.235 |    0.331 | 
     | FE_RC_1012_0       | A1 ^ -> ZN v | NAND2_X1 | 0.037 |   0.272 |    0.368 | 
     | FE_RC_1013_0       | A v -> ZN ^  | INV_X8   | 0.033 |   0.305 |    0.400 | 
     | g214789            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.320 |    0.415 | 
     | g197356            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.340 |    0.436 | 
     | cpuregs_reg[25][2] | D ^          | DFF_X1   | 0.000 |   0.340 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 1128: MET Setup Check with Pin cpuregs_reg[10][3]/CK 
Endpoint:   cpuregs_reg[10][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.340
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.061 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.160 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.198 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.231 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.257 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.277 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.309 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.353 | 
     | g198917_dup226080  | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.304 |    0.400 | 
     | g212860            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.319 |    0.415 | 
     | g197520            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.340 |    0.436 | 
     | cpuregs_reg[10][3] | D ^          | DFF_X1   | 0.000 |   0.340 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 1129: MET Setup Check with Pin cpuregs_reg[10][2]/CK 
Endpoint:   cpuregs_reg[10][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.340
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.061 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.160 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.198 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.231 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.257 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.277 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.309 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.353 | 
     | g198917_dup226080  | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.304 |    0.400 | 
     | g212862            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.319 |    0.415 | 
     | g197521            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.340 |    0.436 | 
     | cpuregs_reg[10][2] | D ^          | DFF_X1   | 0.000 |   0.340 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 1130: MET Setup Check with Pin cpuregs_reg[25][1]/CK 
Endpoint:   cpuregs_reg[25][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.340
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.061 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.160 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.198 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.231 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.257 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.277 | 
     | FE_RC_1022_0       | A1 ^ -> ZN ^ | AND3_X4  | 0.054 |   0.235 |    0.331 | 
     | FE_RC_1012_0       | A1 ^ -> ZN v | NAND2_X1 | 0.037 |   0.272 |    0.368 | 
     | FE_RC_1013_0       | A v -> ZN ^  | INV_X8   | 0.033 |   0.305 |    0.401 | 
     | g214788            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.320 |    0.415 | 
     | g197226            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.340 |    0.436 | 
     | cpuregs_reg[25][1] | D ^          | DFF_X1   | 0.000 |   0.340 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 1131: MET Setup Check with Pin cpuregs_reg[10][1]/CK 
Endpoint:   cpuregs_reg[10][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.340
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.061 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.160 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.198 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.231 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.257 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.277 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.309 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.353 | 
     | g198917_dup226080  | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.304 |    0.400 | 
     | g212859            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.319 |    0.415 | 
     | g197519            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.340 |    0.436 | 
     | cpuregs_reg[10][1] | D ^          | DFF_X1   | 0.000 |   0.340 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 1132: MET Setup Check with Pin count_cycle_reg[22]/CK 
Endpoint:   count_cycle_reg[22]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.343
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.035 |    0.061 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.171 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.106 |    0.202 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.047 |   0.154 |    0.250 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X2  | 0.074 |   0.228 |    0.324 | 
     | g210392                 | A1 ^ -> ZN ^ | AND2_X1  | 0.040 |   0.268 |    0.364 | 
     | inc_add_1428_40_g210391 | A ^ -> Z ^   | XOR2_X1  | 0.043 |   0.310 |    0.406 | 
     | g201143                 | A1 ^ -> ZN ^ | AND2_X1  | 0.032 |   0.343 |    0.439 | 
     | count_cycle_reg[22]     | D ^          | DFF_X1   | 0.000 |   0.343 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 1133: MET Setup Check with Pin count_cycle_reg[18]/CK 
Endpoint:   count_cycle_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.343
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.035 |    0.061 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.171 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.106 |    0.202 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.047 |   0.154 |    0.250 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X2  | 0.074 |   0.228 |    0.324 | 
     | g209866                 | A1 ^ -> ZN ^ | AND2_X1  | 0.040 |   0.268 |    0.364 | 
     | inc_add_1428_40_g1135   | A ^ -> Z ^   | XOR2_X1  | 0.043 |   0.310 |    0.406 | 
     | g201154                 | A1 ^ -> ZN ^ | AND2_X1  | 0.032 |   0.343 |    0.439 | 
     | count_cycle_reg[18]     | D ^          | DFF_X1   | 0.000 |   0.343 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 1134: MET Setup Check with Pin cpuregs_reg[13][27]/CK 
Endpoint:   cpuregs_reg[13][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.520
- Arrival Time                  0.424
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.055 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.161 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.186 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.250 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.285 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.325 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.345 | 
     | g221916              | A v -> ZN ^  | INV_X1    | 0.018 |   0.267 |    0.363 | 
     | FE_RC_2460_0         | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.279 |    0.376 | 
     | FE_RC_2457_0         | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.295 |    0.391 | 
     | g199877_dup217926    | A1 ^ -> ZN v | OAI222_X4 | 0.063 |   0.358 |    0.454 | 
     | FE_OCPC432_n_23759   | A v -> Z v   | BUF_X2    | 0.037 |   0.394 |    0.490 | 
     | g213266              | A2 v -> ZN ^ | NAND2_X1  | 0.019 |   0.413 |    0.509 | 
     | FE_RC_493_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.424 |    0.520 | 
     | cpuregs_reg[13][27]  | D v          | DFF_X1    | 0.000 |   0.424 |    0.520 | 
     +------------------------------------------------------------------------------+ 
Path 1135: MET Setup Check with Pin cpuregs_reg[5][27]/CK 
Endpoint:   cpuregs_reg[5][27]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.520
- Arrival Time                  0.424
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.055 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.161 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.186 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.250 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.285 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.325 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.345 | 
     | g221916              | A v -> ZN ^  | INV_X1    | 0.018 |   0.267 |    0.363 | 
     | FE_RC_2460_0         | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.279 |    0.376 | 
     | FE_RC_2457_0         | A2 v -> ZN ^ | NAND2_X1  | 0.015 |   0.295 |    0.391 | 
     | g199877_dup217926    | A1 ^ -> ZN v | OAI222_X4 | 0.063 |   0.358 |    0.454 | 
     | FE_OCPC432_n_23759   | A v -> Z v   | BUF_X2    | 0.037 |   0.394 |    0.490 | 
     | g213263              | A2 v -> ZN ^ | NAND2_X1  | 0.019 |   0.413 |    0.509 | 
     | FE_RC_513_0          | A1 ^ -> ZN v | NAND2_X1  | 0.011 |   0.424 |    0.520 | 
     | cpuregs_reg[5][27]   | D v          | DFF_X1    | 0.000 |   0.424 |    0.520 | 
     +------------------------------------------------------------------------------+ 
Path 1136: MET Setup Check with Pin count_cycle_reg[10]/CK 
Endpoint:   count_cycle_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.342
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                         |              |         |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |         |       |  -0.035 |    0.061 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1  | 0.110 |   0.075 |    0.172 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1 | 0.043 |   0.118 |    0.215 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1 | 0.050 |   0.168 |    0.265 | 
     | inc_add_1428_40_g1207   | A1 ^ -> ZN ^ | AND2_X1 | 0.056 |   0.224 |    0.321 | 
     | inc_add_1428_40_g1206   | A ^ -> ZN v  | INV_X1  | 0.015 |   0.239 |    0.335 | 
     | inc_add_1428_40_g1196   | A1 v -> ZN ^ | NOR2_X1 | 0.026 |   0.265 |    0.361 | 
     | inc_add_1428_40_g1162   | A ^ -> Z ^   | XOR2_X1 | 0.045 |   0.310 |    0.406 | 
     | g200969                 | A1 ^ -> ZN ^ | AND2_X1 | 0.032 |   0.342 |    0.438 | 
     | count_cycle_reg[10]     | D ^          | DFF_X1  | 0.000 |   0.342 |    0.438 | 
     +-------------------------------------------------------------------------------+ 
Path 1137: MET Setup Check with Pin decoded_rd_reg[4]/CK 
Endpoint:   decoded_rd_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.342
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg     | CK ^         |          |       |  -0.035 |    0.062 | 
     | mem_valid_reg     | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.167 | 
     | g196              | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.203 | 
     | g193              | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.218 | 
     | g209212           | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.260 | 
     | g226230           | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.317 | 
     | g212690           | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.395 | 
     | g226021           | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.415 | 
     | g222077           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.438 | 
     | decoded_rd_reg[4] | D ^          | DFF_X1   | 0.000 |   0.342 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1138: MET Setup Check with Pin decoded_rd_reg[3]/CK 
Endpoint:   decoded_rd_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.342
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg     | CK ^         |          |       |  -0.035 |    0.062 | 
     | mem_valid_reg     | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.167 | 
     | g196              | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.203 | 
     | g193              | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.218 | 
     | g209212           | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.260 | 
     | g226230           | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.317 | 
     | g212690           | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.395 | 
     | g226019           | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.415 | 
     | g222070           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.438 | 
     | decoded_rd_reg[3] | D ^          | DFF_X1   | 0.000 |   0.342 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1139: MET Setup Check with Pin decoded_rd_reg[2]/CK 
Endpoint:   decoded_rd_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.342
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg     | CK ^         |          |       |  -0.035 |    0.062 | 
     | mem_valid_reg     | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.167 | 
     | g196              | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.203 | 
     | g193              | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.218 | 
     | g209212           | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.260 | 
     | g226230           | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.317 | 
     | g212690           | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.395 | 
     | g226020           | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.415 | 
     | g222071           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.438 | 
     | decoded_rd_reg[2] | D ^          | DFF_X1   | 0.000 |   0.342 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1140: MET Setup Check with Pin decoded_rd_reg[1]/CK 
Endpoint:   decoded_rd_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.342
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg     | CK ^         |          |       |  -0.035 |    0.062 | 
     | mem_valid_reg     | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.167 | 
     | g196              | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.203 | 
     | g193              | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.218 | 
     | g209212           | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.260 | 
     | g226230           | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.317 | 
     | g212690           | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.395 | 
     | g226114           | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.415 | 
     | g222067           | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.438 | 
     | decoded_rd_reg[1] | D ^          | DFF_X1   | 0.000 |   0.342 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1141: MET Setup Check with Pin cpu_state_reg[5]/CK 
Endpoint:   cpu_state_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.342
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.034
     = Beginpoint Arrival Time       -0.034
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | reg_op1_reg[1]   | CK ^         |           |       |  -0.034 |    0.063 | 
     | reg_op1_reg[1]   | CK ^ -> Q ^  | DFF_X2    | 0.154 |   0.120 |    0.217 | 
     | g90381__222112   | A1 ^ -> ZN ^ | OR2_X1    | 0.038 |   0.158 |    0.255 | 
     | g222114          | A ^ -> ZN v  | OAI211_X1 | 0.028 |   0.185 |    0.282 | 
     | g200454          | A v -> ZN ^  | AOI21_X1  | 0.050 |   0.236 |    0.332 | 
     | g200202          | A1 ^ -> ZN v | NOR2_X1   | 0.011 |   0.246 |    0.343 | 
     | g209569          | A4 v -> ZN ^ | NAND4_X1  | 0.029 |   0.276 |    0.372 | 
     | g209572          | A1 ^ -> ZN ^ | AND2_X1   | 0.037 |   0.313 |    0.409 | 
     | g209571          | A1 ^ -> ZN ^ | AND2_X1   | 0.029 |   0.342 |    0.439 | 
     | cpu_state_reg[5] | D ^          | DFF_X1    | 0.000 |   0.342 |    0.439 | 
     +--------------------------------------------------------------------------+ 
Path 1142: MET Setup Check with Pin cpuregs_reg[29][2]/CK 
Endpoint:   cpuregs_reg[29][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.347
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.062 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.161 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.199 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.232 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.258 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.278 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.311 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.356 | 
     | g226093            | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.297 |    0.394 | 
     | FE_OCPC408_n_32435 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.332 |    0.429 | 
     | g197376            | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.347 |    0.444 | 
     | cpuregs_reg[29][2] | D v          | DFF_X1   | 0.000 |   0.347 |    0.444 | 
     +---------------------------------------------------------------------------+ 
Path 1143: MET Setup Check with Pin reg_next_pc_reg[1]/CK 
Endpoint:   reg_next_pc_reg[1]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.341
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.062 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.173 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.209 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.315 | 
     | g200494                    | A2 ^ -> ZN ^ | AND2_X4  | 0.076 |   0.294 |    0.391 | 
     | g216873                    | B2 ^ -> ZN v | AOI22_X1 | 0.027 |   0.321 |    0.418 | 
     | g199185                    | A2 v -> ZN ^ | NAND3_X1 | 0.020 |   0.341 |    0.438 | 
     | reg_next_pc_reg[1]         | D ^          | DFF_X1   | 0.000 |   0.341 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1144: MET Setup Check with Pin count_instr_reg[10]/CK 
Endpoint:   count_instr_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.341
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.062 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.173 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.209 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.315 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.400 | 
     | g200291                    | A2 ^ -> ZN v | AOI22_X1 | 0.022 |   0.325 |    0.421 | 
     | g200143                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.341 |    0.438 | 
     | count_instr_reg[10]        | D ^          | DFF_X1   | 0.000 |   0.341 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1145: MET Setup Check with Pin decoded_imm_j_reg[17]/CK 
Endpoint:   decoded_imm_j_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.342
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.035 |    0.062 | 
     | mem_valid_reg         | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.168 | 
     | g196                  | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.203 | 
     | g193                  | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.218 | 
     | g209212               | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.260 | 
     | g226230               | A2 ^ -> ZN ^ | AND2_X2  | 0.058 |   0.221 |    0.318 | 
     | g212690               | A1 ^ -> ZN ^ | AND2_X2  | 0.078 |   0.299 |    0.395 | 
     | g226107               | A1 ^ -> ZN v | AOI22_X1 | 0.020 |   0.319 |    0.416 | 
     | g222086               | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.342 |    0.439 | 
     | decoded_imm_j_reg[17] | D ^          | DFF_X2   | 0.000 |   0.342 |    0.439 | 
     +------------------------------------------------------------------------------+ 
Path 1146: MET Setup Check with Pin cpuregs_reg[26][23]/CK 
Endpoint:   cpuregs_reg[26][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.420
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.062 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.166 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.191 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.216 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.239 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.273 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.311 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.326 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.380 | 
     | g199881_dup217914   | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.358 |    0.455 | 
     | FE_OCPC425_n_23747  | A ^ -> Z ^   | BUF_X1    | 0.034 |   0.392 |    0.490 | 
     | g207696             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.407 |    0.504 | 
     | FE_RC_576_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.420 |    0.517 | 
     | cpuregs_reg[26][23] | D ^          | DFF_X1    | 0.000 |   0.420 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 1147: MET Setup Check with Pin count_instr_reg[15]/CK 
Endpoint:   count_instr_reg[15]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.341
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.063 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.174 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.209 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.316 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.400 | 
     | g200249                    | A2 ^ -> ZN v | AOI22_X1 | 0.022 |   0.325 |    0.422 | 
     | g200128                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.341 |    0.438 | 
     | count_instr_reg[15]        | D ^          | DFF_X1   | 0.000 |   0.341 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1148: MET Setup Check with Pin count_instr_reg[12]/CK 
Endpoint:   count_instr_reg[12]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.341
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.063 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.174 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.209 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.316 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.400 | 
     | g200246                    | A2 ^ -> ZN v | AOI22_X1 | 0.022 |   0.325 |    0.422 | 
     | g200127                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.341 |    0.438 | 
     | count_instr_reg[12]        | D ^          | DFF_X1   | 0.000 |   0.341 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1149: MET Setup Check with Pin count_instr_reg[29]/CK 
Endpoint:   count_instr_reg[29]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.341
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.063 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.174 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.209 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.316 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.400 | 
     | g200296                    | A2 ^ -> ZN v | AOI22_X1 | 0.022 |   0.325 |    0.422 | 
     | g200145                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.341 |    0.438 | 
     | count_instr_reg[29]        | D ^          | DFF_X1   | 0.000 |   0.341 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1150: MET Setup Check with Pin count_instr_reg[24]/CK 
Endpoint:   count_instr_reg[24]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.341
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.063 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.174 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.209 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.316 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.400 | 
     | g200314                    | A2 ^ -> ZN v | AOI22_X1 | 0.022 |   0.325 |    0.422 | 
     | g200152                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.341 |    0.438 | 
     | count_instr_reg[24]        | D ^          | DFF_X1   | 0.000 |   0.341 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1151: MET Setup Check with Pin count_instr_reg[18]/CK 
Endpoint:   count_instr_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.341
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.063 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.174 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.209 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.316 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.400 | 
     | g200301                    | A2 ^ -> ZN v | AOI22_X1 | 0.022 |   0.325 |    0.422 | 
     | g200148                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.341 |    0.438 | 
     | count_instr_reg[18]        | D ^          | DFF_X1   | 0.000 |   0.341 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1152: MET Setup Check with Pin cpuregs_reg[29][1]/CK 
Endpoint:   cpuregs_reg[29][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.347
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.063 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.161 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.200 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.232 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.258 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.278 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.311 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.356 | 
     | g226093            | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.297 |    0.395 | 
     | FE_OCPC408_n_32435 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.332 |    0.430 | 
     | g196958            | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.347 |    0.444 | 
     | cpuregs_reg[29][1] | D v          | DFF_X1   | 0.000 |   0.347 |    0.444 | 
     +---------------------------------------------------------------------------+ 
Path 1153: MET Setup Check with Pin cpuregs_reg[29][4]/CK 
Endpoint:   cpuregs_reg[29][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.347
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.063 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.161 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.200 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.232 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.258 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.278 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.311 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.356 | 
     | g226093            | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.297 |    0.395 | 
     | FE_OCPC408_n_32435 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.332 |    0.430 | 
     | g197379            | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.347 |    0.444 | 
     | cpuregs_reg[29][4] | D v          | DFF_X1   | 0.000 |   0.347 |    0.444 | 
     +---------------------------------------------------------------------------+ 
Path 1154: MET Setup Check with Pin cpuregs_reg[29][3]/CK 
Endpoint:   cpuregs_reg[29][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.347
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.063 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.161 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.200 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.232 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.258 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.278 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.311 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.356 | 
     | g226093            | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.297 |    0.395 | 
     | FE_OCPC408_n_32435 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.332 |    0.430 | 
     | g196762            | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.347 |    0.444 | 
     | cpuregs_reg[29][3] | D v          | DFF_X1   | 0.000 |   0.347 |    0.444 | 
     +---------------------------------------------------------------------------+ 
Path 1155: MET Setup Check with Pin cpuregs_reg[29][0]/CK 
Endpoint:   cpuregs_reg[29][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.347
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.063 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.161 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.200 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.232 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.258 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.278 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.311 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.356 | 
     | g226093            | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.297 |    0.395 | 
     | FE_OCPC408_n_32435 | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.332 |    0.430 | 
     | g196987            | B1 ^ -> ZN v | OAI21_X1 | 0.015 |   0.347 |    0.444 | 
     | cpuregs_reg[29][0] | D v          | DFF_X1   | 0.000 |   0.347 |    0.444 | 
     +---------------------------------------------------------------------------+ 
Path 1156: MET Setup Check with Pin cpuregs_reg[10][4]/CK 
Endpoint:   cpuregs_reg[10][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.341
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.063 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.199 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.228 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.264 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.180 |    0.278 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.216 |    0.314 | 
     | FE_RC_1077_0        | A1 v -> ZN ^ | AOI22_X1 | 0.030 |   0.247 |    0.344 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.267 |    0.364 | 
     | FE_OCPC428_n_33932  | A v -> ZN ^  | INV_X2   | 0.022 |   0.289 |    0.386 | 
     | FE_OCPC431_n_33932  | A ^ -> ZN v  | INV_X4   | 0.019 |   0.307 |    0.404 | 
     | g225866             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.324 |    0.422 | 
     | g197522             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.341 |    0.439 | 
     | cpuregs_reg[10][4]  | D v          | DFF_X1   | 0.000 |   0.341 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 1157: MET Setup Check with Pin cpuregs_reg[29][23]/CK 
Endpoint:   cpuregs_reg[29][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.420
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.063 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.167 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.191 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.216 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.239 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.273 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.311 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.326 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.380 | 
     | g199881_dup217914   | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.358 |    0.456 | 
     | FE_OCPC425_n_23747  | A ^ -> Z ^   | BUF_X1    | 0.034 |   0.392 |    0.490 | 
     | g213103             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.407 |    0.505 | 
     | FE_RC_865_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.420 |    0.517 | 
     | cpuregs_reg[29][23] | D ^          | DFF_X1    | 0.000 |   0.420 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 1158: MET Setup Check with Pin cpuregs_reg[9][23]/CK 
Endpoint:   cpuregs_reg[9][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.420
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.063 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.167 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.191 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.216 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.239 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.273 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.311 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.326 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.380 | 
     | g199881_dup217914   | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.358 |    0.456 | 
     | FE_OCPC425_n_23747  | A ^ -> Z ^   | BUF_X1    | 0.034 |   0.392 |    0.490 | 
     | g207691             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.407 |    0.505 | 
     | FE_RC_584_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.420 |    0.517 | 
     | cpuregs_reg[9][23]  | D ^          | DFF_X1    | 0.000 |   0.420 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 1159: MET Setup Check with Pin count_instr_reg[27]/CK 
Endpoint:   count_instr_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.343
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[14]     | CK ^         |          |       |  -0.035 |    0.062 | 
     | count_instr_reg[14]     | CK ^ -> Q ^  | DFF_X1   | 0.112 |   0.076 |    0.174 | 
     | inc_add_1559_34_g1257   | A3 ^ -> ZN v | NAND4_X1 | 0.032 |   0.108 |    0.205 | 
     | inc_add_1559_34_g218866 | A2 v -> ZN ^ | NOR2_X1  | 0.048 |   0.156 |    0.253 | 
     | inc_add_1559_34_g222901 | A1 ^ -> ZN ^ | AND3_X2  | 0.074 |   0.229 |    0.327 | 
     | inc_add_1559_34_g208989 | A1 ^ -> ZN v | NAND4_X1 | 0.032 |   0.262 |    0.359 | 
     | g210105                 | A v -> ZN v  | XNOR2_X1 | 0.042 |   0.304 |    0.401 | 
     | g210104                 | A1 v -> ZN ^ | AOI22_X1 | 0.031 |   0.335 |    0.433 | 
     | g200132                 | A ^ -> ZN v  | INV_X1   | 0.008 |   0.343 |    0.441 | 
     | count_instr_reg[27]     | D v          | DFF_X1   | 0.000 |   0.343 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1160: MET Setup Check with Pin count_instr_reg[28]/CK 
Endpoint:   count_instr_reg[28]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.341
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.063 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.174 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.210 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.316 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.400 | 
     | g200244                    | A2 ^ -> ZN v | AOI22_X1 | 0.022 |   0.325 |    0.422 | 
     | g200126                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.341 |    0.438 | 
     | count_instr_reg[28]        | D ^          | DFF_X1   | 0.000 |   0.341 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1161: MET Setup Check with Pin count_instr_reg[25]/CK 
Endpoint:   count_instr_reg[25]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.341
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.063 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.174 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.210 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.316 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.400 | 
     | g200279                    | A2 ^ -> ZN v | AOI22_X1 | 0.022 |   0.325 |    0.422 | 
     | g200141                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.341 |    0.438 | 
     | count_instr_reg[25]        | D ^          | DFF_X1   | 0.000 |   0.341 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1162: MET Setup Check with Pin count_instr_reg[23]/CK 
Endpoint:   count_instr_reg[23]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.341
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.063 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.174 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.210 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.316 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.400 | 
     | g200222                    | A2 ^ -> ZN v | AOI22_X1 | 0.022 |   0.325 |    0.422 | 
     | g200117                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.341 |    0.438 | 
     | count_instr_reg[23]        | D ^          | DFF_X1   | 0.000 |   0.341 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1163: MET Setup Check with Pin count_instr_reg[22]/CK 
Endpoint:   count_instr_reg[22]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.341
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.063 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.174 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.210 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.316 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.400 | 
     | g210235                    | A2 ^ -> ZN v | AOI22_X1 | 0.022 |   0.325 |    0.422 | 
     | g200124                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.341 |    0.438 | 
     | count_instr_reg[22]        | D ^          | DFF_X1   | 0.000 |   0.341 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1164: MET Setup Check with Pin count_instr_reg[21]/CK 
Endpoint:   count_instr_reg[21]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.341
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.063 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.174 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.210 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.316 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.400 | 
     | g200272                    | A2 ^ -> ZN v | AOI22_X1 | 0.022 |   0.325 |    0.422 | 
     | g200135                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.341 |    0.438 | 
     | count_instr_reg[21]        | D ^          | DFF_X1   | 0.000 |   0.341 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1165: MET Setup Check with Pin count_instr_reg[20]/CK 
Endpoint:   count_instr_reg[20]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.341
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.063 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.174 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.210 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.316 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.400 | 
     | g210119                    | A2 ^ -> ZN v | AOI22_X1 | 0.022 |   0.325 |    0.422 | 
     | g200118                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.341 |    0.438 | 
     | count_instr_reg[20]        | D ^          | DFF_X1   | 0.000 |   0.341 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1166: MET Setup Check with Pin count_instr_reg[19]/CK 
Endpoint:   count_instr_reg[19]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.341
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.063 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.174 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.210 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.316 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.400 | 
     | g200238                    | A2 ^ -> ZN v | AOI22_X1 | 0.022 |   0.325 |    0.422 | 
     | g200122                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.341 |    0.438 | 
     | count_instr_reg[19]        | D ^          | DFF_X1   | 0.000 |   0.341 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1167: MET Setup Check with Pin count_instr_reg[17]/CK 
Endpoint:   count_instr_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.341
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.063 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.174 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.210 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.316 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.400 | 
     | g200183                    | A2 ^ -> ZN v | AOI22_X1 | 0.022 |   0.325 |    0.422 | 
     | g200112                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.341 |    0.438 | 
     | count_instr_reg[17]        | D ^          | DFF_X1   | 0.000 |   0.341 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1168: MET Setup Check with Pin count_instr_reg[16]/CK 
Endpoint:   count_instr_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.341
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.063 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.174 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.210 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.316 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.400 | 
     | g200252                    | A2 ^ -> ZN v | AOI22_X1 | 0.022 |   0.325 |    0.422 | 
     | g200130                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.341 |    0.438 | 
     | count_instr_reg[16]        | D ^          | DFF_X1   | 0.000 |   0.341 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1169: MET Setup Check with Pin cpuregs_reg[3][23]/CK 
Endpoint:   cpuregs_reg[3][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.420
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.063 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.167 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.191 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.216 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.240 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.273 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.312 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.326 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.380 | 
     | g199881_dup217914   | A1 v -> ZN ^ | OAI222_X4 | 0.075 |   0.358 |    0.456 | 
     | FE_OCPC425_n_23747  | A ^ -> Z ^   | BUF_X1    | 0.034 |   0.392 |    0.490 | 
     | g207684             | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.408 |    0.505 | 
     | FE_RC_684_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.420 |    0.517 | 
     | cpuregs_reg[3][23]  | D ^          | DFF_X1    | 0.000 |   0.420 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 1170: MET Setup Check with Pin count_instr_reg[8]/CK 
Endpoint:   count_instr_reg[8]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.340
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.063 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.174 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.210 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.316 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.401 | 
     | g200310                    | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.324 |    0.421 | 
     | g200151                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.340 |    0.438 | 
     | count_instr_reg[8]         | D ^          | DFF_X1   | 0.000 |   0.340 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1171: MET Setup Check with Pin reg_next_pc_reg[4]/CK 
Endpoint:   reg_next_pc_reg[4]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.333
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.063 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.175 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.210 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.316 | 
     | g200494                    | A2 ^ -> ZN ^ | AND2_X4  | 0.076 |   0.294 |    0.392 | 
     | g199494                    | B2 ^ -> ZN v | AOI21_X1 | 0.020 |   0.314 |    0.412 | 
     | g199187                    | A2 v -> ZN ^ | NAND4_X1 | 0.019 |   0.333 |    0.431 | 
     | reg_next_pc_reg[4]         | D ^          | DFF_X1   | 0.000 |   0.333 |    0.431 | 
     +-----------------------------------------------------------------------------------+ 
Path 1172: MET Setup Check with Pin cpuregs_reg[10][0]/CK 
Endpoint:   cpuregs_reg[10][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.338
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.063 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.162 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.200 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.233 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.259 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.279 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.311 | 
     | g227646            | A1 ^ -> ZN ^ | AND2_X4  | 0.044 |   0.257 |    0.355 | 
     | g198917_dup226080  | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.304 |    0.402 | 
     | g212858            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.319 |    0.418 | 
     | g197516            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.338 |    0.436 | 
     | cpuregs_reg[10][0] | D ^          | DFF_X1   | 0.000 |   0.338 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 1173: MET Setup Check with Pin cpuregs_reg[1][4]/CK 
Endpoint:   cpuregs_reg[1][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.340
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.063 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.200 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.229 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.265 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.180 |    0.278 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.216 |    0.315 | 
     | FE_RC_1077_0        | A1 v -> ZN ^ | AOI22_X1 | 0.030 |   0.247 |    0.345 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.267 |    0.365 | 
     | FE_OCPC428_n_33932  | A v -> ZN ^  | INV_X2   | 0.022 |   0.289 |    0.387 | 
     | FE_OCPC429_n_33932  | A ^ -> ZN v  | INV_X2   | 0.018 |   0.306 |    0.405 | 
     | g207394             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.324 |    0.422 | 
     | g196630             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.340 |    0.438 | 
     | cpuregs_reg[1][4]   | D v          | DFF_X1   | 0.000 |   0.340 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 1174: MET Setup Check with Pin cpuregs_reg[30][27]/CK 
Endpoint:   cpuregs_reg[30][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.419
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.057 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.163 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.188 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.252 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.287 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.327 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.347 | 
     | FE_RC_2458_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.265 |    0.363 | 
     | FE_RC_2457_0         | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.276 |    0.375 | 
     | g199877_dup217926    | A1 v -> ZN ^ | OAI222_X4 | 0.070 |   0.346 |    0.444 | 
     | FE_OCPC432_n_23759   | A ^ -> Z ^   | BUF_X2    | 0.043 |   0.389 |    0.487 | 
     | g224445              | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.406 |    0.504 | 
     | FE_RC_557_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.419 |    0.517 | 
     | cpuregs_reg[30][27]  | D ^          | DFF_X1    | 0.000 |   0.419 |    0.517 | 
     +------------------------------------------------------------------------------+ 
Path 1175: MET Setup Check with Pin cpuregs_reg[25][27]/CK 
Endpoint:   cpuregs_reg[25][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.419
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.057 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.163 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.188 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.252 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.287 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.327 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.347 | 
     | FE_RC_2458_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.265 |    0.363 | 
     | FE_RC_2457_0         | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.276 |    0.375 | 
     | g199877_dup217926    | A1 v -> ZN ^ | OAI222_X4 | 0.070 |   0.346 |    0.444 | 
     | FE_OCPC432_n_23759   | A ^ -> Z ^   | BUF_X2    | 0.043 |   0.389 |    0.487 | 
     | g214785              | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.406 |    0.504 | 
     | FE_RC_551_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.419 |    0.517 | 
     | cpuregs_reg[25][27]  | D ^          | DFF_X1    | 0.000 |   0.419 |    0.517 | 
     +------------------------------------------------------------------------------+ 
Path 1176: MET Setup Check with Pin cpuregs_reg[23][27]/CK 
Endpoint:   cpuregs_reg[23][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.419
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.057 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.163 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.188 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.252 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.287 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.327 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.347 | 
     | FE_RC_2458_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.265 |    0.363 | 
     | FE_RC_2457_0         | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.276 |    0.375 | 
     | g199877_dup217926    | A1 v -> ZN ^ | OAI222_X4 | 0.070 |   0.346 |    0.444 | 
     | FE_OCPC432_n_23759   | A ^ -> Z ^   | BUF_X2    | 0.043 |   0.389 |    0.487 | 
     | g213273              | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.406 |    0.504 | 
     | FE_RC_497_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.419 |    0.517 | 
     | cpuregs_reg[23][27]  | D ^          | DFF_X1    | 0.000 |   0.419 |    0.517 | 
     +------------------------------------------------------------------------------+ 
Path 1177: MET Setup Check with Pin cpuregs_reg[21][27]/CK 
Endpoint:   cpuregs_reg[21][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.419
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.057 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.163 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.188 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.252 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.287 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.327 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.347 | 
     | FE_RC_2458_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.265 |    0.363 | 
     | FE_RC_2457_0         | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.276 |    0.375 | 
     | g199877_dup217926    | A1 v -> ZN ^ | OAI222_X4 | 0.070 |   0.346 |    0.444 | 
     | FE_OCPC432_n_23759   | A ^ -> Z ^   | BUF_X2    | 0.043 |   0.389 |    0.487 | 
     | g213262              | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.406 |    0.504 | 
     | FE_RC_499_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.419 |    0.517 | 
     | cpuregs_reg[21][27]  | D ^          | DFF_X1    | 0.000 |   0.419 |    0.517 | 
     +------------------------------------------------------------------------------+ 
Path 1178: MET Setup Check with Pin cpuregs_reg[6][27]/CK 
Endpoint:   cpuregs_reg[6][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.419
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.057 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.163 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.188 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.252 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.287 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.327 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.347 | 
     | FE_RC_2458_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.265 |    0.363 | 
     | FE_RC_2457_0         | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.276 |    0.375 | 
     | g199877_dup217926    | A1 v -> ZN ^ | OAI222_X4 | 0.070 |   0.346 |    0.444 | 
     | FE_OCPC432_n_23759   | A ^ -> Z ^   | BUF_X2    | 0.043 |   0.389 |    0.487 | 
     | g213274              | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.406 |    0.504 | 
     | FE_RC_533_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.419 |    0.517 | 
     | cpuregs_reg[6][27]   | D ^          | DFF_X1    | 0.000 |   0.419 |    0.517 | 
     +------------------------------------------------------------------------------+ 
Path 1179: MET Setup Check with Pin cpuregs_reg[3][27]/CK 
Endpoint:   cpuregs_reg[3][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.419
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.057 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.163 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.188 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.252 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.287 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.327 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.347 | 
     | FE_RC_2458_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.265 |    0.363 | 
     | FE_RC_2457_0         | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.276 |    0.375 | 
     | g199877_dup217926    | A1 v -> ZN ^ | OAI222_X4 | 0.070 |   0.346 |    0.444 | 
     | FE_OCPC432_n_23759   | A ^ -> Z ^   | BUF_X2    | 0.043 |   0.389 |    0.487 | 
     | g213267              | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.406 |    0.504 | 
     | FE_RC_553_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.419 |    0.517 | 
     | cpuregs_reg[3][27]   | D ^          | DFF_X1    | 0.000 |   0.419 |    0.517 | 
     +------------------------------------------------------------------------------+ 
Path 1180: MET Setup Check with Pin cpuregs_reg[1][27]/CK 
Endpoint:   cpuregs_reg[1][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.419
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.057 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.163 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.188 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.252 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.287 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.327 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.347 | 
     | FE_RC_2458_0         | A1 v -> ZN ^ | NAND2_X1  | 0.015 |   0.265 |    0.363 | 
     | FE_RC_2457_0         | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.276 |    0.375 | 
     | g199877_dup217926    | A1 v -> ZN ^ | OAI222_X4 | 0.070 |   0.346 |    0.444 | 
     | FE_OCPC432_n_23759   | A ^ -> Z ^   | BUF_X2    | 0.043 |   0.389 |    0.487 | 
     | g213272              | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.406 |    0.504 | 
     | FE_RC_561_0          | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.419 |    0.517 | 
     | cpuregs_reg[1][27]   | D ^          | DFF_X1    | 0.000 |   0.419 |    0.517 | 
     +------------------------------------------------------------------------------+ 
Path 1181: MET Setup Check with Pin cpuregs_reg[25][4]/CK 
Endpoint:   cpuregs_reg[25][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.338
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.064 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.163 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.201 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.233 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.260 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.279 | 
     | FE_RC_1022_0       | A1 ^ -> ZN ^ | AND3_X4  | 0.054 |   0.235 |    0.333 | 
     | FE_RC_1012_0       | A1 ^ -> ZN v | NAND2_X1 | 0.037 |   0.272 |    0.370 | 
     | FE_RC_1013_0       | A v -> ZN ^  | INV_X8   | 0.033 |   0.305 |    0.403 | 
     | g214787            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.320 |    0.418 | 
     | g197340            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.338 |    0.436 | 
     | cpuregs_reg[25][4] | D ^          | DFF_X1   | 0.000 |   0.338 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 1182: MET Setup Check with Pin cpuregs_reg[25][0]/CK 
Endpoint:   cpuregs_reg[25][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.338
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.064 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.163 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.201 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.233 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.260 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.279 | 
     | FE_RC_1022_0       | A1 ^ -> ZN ^ | AND3_X4  | 0.054 |   0.235 |    0.333 | 
     | FE_RC_1012_0       | A1 ^ -> ZN v | NAND2_X1 | 0.037 |   0.272 |    0.370 | 
     | FE_RC_1013_0       | A v -> ZN ^  | INV_X8   | 0.033 |   0.305 |    0.403 | 
     | g214790            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.320 |    0.418 | 
     | g197225            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.338 |    0.436 | 
     | cpuregs_reg[25][0] | D ^          | DFF_X1   | 0.000 |   0.338 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 1183: MET Setup Check with Pin count_instr_reg[13]/CK 
Endpoint:   count_instr_reg[13]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.340
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.064 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.175 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.211 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.317 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.401 | 
     | g200275                    | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.324 |    0.422 | 
     | g200138                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.340 |    0.438 | 
     | count_instr_reg[13]        | D ^          | DFF_X1   | 0.000 |   0.340 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1184: MET Setup Check with Pin count_instr_reg[11]/CK 
Endpoint:   count_instr_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.340
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.064 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.175 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.211 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.317 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.401 | 
     | g200221                    | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.324 |    0.422 | 
     | g200116                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.340 |    0.438 | 
     | count_instr_reg[11]        | D ^          | DFF_X1   | 0.000 |   0.340 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1185: MET Setup Check with Pin count_instr_reg[2]/CK 
Endpoint:   count_instr_reg[2]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.340
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.064 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.175 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.211 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.317 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.401 | 
     | g200234                    | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.324 |    0.422 | 
     | g200120                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.340 |    0.438 | 
     | count_instr_reg[2]         | D ^          | DFF_X1   | 0.000 |   0.340 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1186: MET Setup Check with Pin count_instr_reg[1]/CK 
Endpoint:   count_instr_reg[1]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.340
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.064 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.175 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.211 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.317 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.401 | 
     | g200239                    | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.324 |    0.422 | 
     | g200123                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.340 |    0.438 | 
     | count_instr_reg[1]         | D ^          | DFF_X1   | 0.000 |   0.340 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1187: MET Setup Check with Pin cpuregs_reg[31][21]/CK 
Endpoint:   cpuregs_reg[31][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.419
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.064 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.168 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.192 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.217 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.240 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.274 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.312 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.234 |    0.332 | 
     | g221846_dup         | A v -> Z v   | XOR2_X1   | 0.050 |   0.284 |    0.382 | 
     | g217941_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.456 | 
     | FE_OCPC380_n_27985  | A ^ -> Z ^   | BUF_X1    | 0.034 |   0.391 |    0.490 | 
     | g221859             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.406 |    0.504 | 
     | FE_RC_753_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.419 |    0.517 | 
     | cpuregs_reg[31][21] | D ^          | DFF_X1    | 0.000 |   0.419 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 1188: MET Setup Check with Pin cpuregs_reg[22][21]/CK 
Endpoint:   cpuregs_reg[22][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.419
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.064 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.168 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.192 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.217 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.240 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.274 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.312 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.234 |    0.332 | 
     | g221846_dup         | A v -> Z v   | XOR2_X1   | 0.050 |   0.284 |    0.382 | 
     | g217941_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.456 | 
     | FE_OCPC380_n_27985  | A ^ -> Z ^   | BUF_X1    | 0.034 |   0.391 |    0.490 | 
     | g221860             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.406 |    0.504 | 
     | FE_RC_580_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.419 |    0.517 | 
     | cpuregs_reg[22][21] | D ^          | DFF_X1    | 0.000 |   0.419 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 1189: MET Setup Check with Pin cpuregs_reg[4][3]/CK 
Endpoint:   cpuregs_reg[4][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.339
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]  | CK ^         |          |       |  -0.035 |    0.064 | 
     | cpu_state_reg[7]  | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.163 | 
     | g200819           | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.201 | 
     | g200513           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.233 | 
     | FE_RC_1023_0      | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.260 | 
     | FE_RC_1024_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.280 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.313 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.355 | 
     | g217394           | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.303 |    0.402 | 
     | g198478           | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.318 |    0.417 | 
     | g197013           | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.339 |    0.438 | 
     | cpuregs_reg[4][3] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1190: MET Setup Check with Pin cpuregs_reg[4][2]/CK 
Endpoint:   cpuregs_reg[4][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.339
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]  | CK ^         |          |       |  -0.035 |    0.064 | 
     | cpu_state_reg[7]  | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.163 | 
     | g200819           | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.201 | 
     | g200513           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.233 | 
     | FE_RC_1023_0      | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.260 | 
     | FE_RC_1024_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.280 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.313 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.355 | 
     | g217394           | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.303 |    0.402 | 
     | g198741           | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.318 |    0.417 | 
     | g197009           | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.339 |    0.438 | 
     | cpuregs_reg[4][2] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1191: MET Setup Check with Pin cpuregs_reg[4][1]/CK 
Endpoint:   cpuregs_reg[4][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.339
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]  | CK ^         |          |       |  -0.035 |    0.064 | 
     | cpu_state_reg[7]  | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.163 | 
     | g200819           | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.201 | 
     | g200513           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.234 | 
     | FE_RC_1023_0      | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.260 | 
     | FE_RC_1024_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.280 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.313 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.355 | 
     | g217394           | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.303 |    0.402 | 
     | g198273           | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.318 |    0.417 | 
     | g197004           | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.339 |    0.438 | 
     | cpuregs_reg[4][1] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1192: MET Setup Check with Pin mem_wdata_reg[23]/CK 
Endpoint:   mem_wdata_reg[23]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.339
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.035 |    0.063 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.167 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.214 | 
     | g203562           | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.301 | 
     | g200492           | A1 v -> ZN ^ | NOR2_X1  | 0.091 |   0.293 |    0.391 | 
     | g199814           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.314 |    0.412 | 
     | g199469           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.339 |    0.438 | 
     | mem_wdata_reg[23] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1193: MET Setup Check with Pin mem_wdata_reg[22]/CK 
Endpoint:   mem_wdata_reg[22]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.339
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.035 |    0.063 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.167 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.214 | 
     | g203562           | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.301 | 
     | g200492           | A1 v -> ZN ^ | NOR2_X1  | 0.091 |   0.293 |    0.391 | 
     | g199813           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.314 |    0.412 | 
     | g199468           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.339 |    0.438 | 
     | mem_wdata_reg[22] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1194: MET Setup Check with Pin mem_wdata_reg[20]/CK 
Endpoint:   mem_wdata_reg[20]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.339
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.035 |    0.063 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.167 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.214 | 
     | g203562           | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.301 | 
     | g200492           | A1 v -> ZN ^ | NOR2_X1  | 0.091 |   0.293 |    0.391 | 
     | g199811           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.314 |    0.412 | 
     | g199466           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.339 |    0.438 | 
     | mem_wdata_reg[20] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1195: MET Setup Check with Pin mem_wdata_reg[19]/CK 
Endpoint:   mem_wdata_reg[19]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.339
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.035 |    0.063 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.167 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.214 | 
     | g203562           | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.301 | 
     | g200492           | A1 v -> ZN ^ | NOR2_X1  | 0.091 |   0.293 |    0.391 | 
     | g199810           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.314 |    0.412 | 
     | g199465           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.339 |    0.438 | 
     | mem_wdata_reg[19] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1196: MET Setup Check with Pin mem_wdata_reg[18]/CK 
Endpoint:   mem_wdata_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.339
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.035 |    0.063 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.167 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.214 | 
     | g203562           | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.301 | 
     | g200492           | A1 v -> ZN ^ | NOR2_X1  | 0.091 |   0.293 |    0.391 | 
     | g199809           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.314 |    0.412 | 
     | g199460           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.339 |    0.438 | 
     | mem_wdata_reg[18] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1197: MET Setup Check with Pin mem_wdata_reg[17]/CK 
Endpoint:   mem_wdata_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.339
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.035 |    0.063 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.167 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.214 | 
     | g203562           | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.301 | 
     | g200492           | A1 v -> ZN ^ | NOR2_X1  | 0.091 |   0.293 |    0.391 | 
     | g199808           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.314 |    0.412 | 
     | g199464           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.339 |    0.438 | 
     | mem_wdata_reg[17] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1198: MET Setup Check with Pin mem_wdata_reg[16]/CK 
Endpoint:   mem_wdata_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.339
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.035 |    0.063 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.167 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.214 | 
     | g203562           | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.301 | 
     | g200492           | A1 v -> ZN ^ | NOR2_X1  | 0.091 |   0.293 |    0.391 | 
     | g199807           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.314 |    0.412 | 
     | g199463           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.339 |    0.438 | 
     | mem_wdata_reg[16] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1199: MET Setup Check with Pin count_cycle_reg[57]/CK 
Endpoint:   count_cycle_reg[57]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[32]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.342
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[32]     | CK ^         |          |       |  -0.035 |    0.064 | 
     | count_cycle_reg[32]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.175 | 
     | inc_add_1428_40_g224594 | A4 ^ -> ZN ^ | AND4_X1  | 0.064 |   0.140 |    0.239 | 
     | inc_add_1428_40_g226518 | A2 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.217 |    0.315 | 
     | g224605                 | A1 ^ -> ZN ^ | AND3_X1  | 0.047 |   0.264 |    0.362 | 
     | g218999                 | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.278 |    0.377 | 
     | inc_add_1428_40_g217098 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.315 |    0.414 | 
     | g200965                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.342 |    0.441 | 
     | count_cycle_reg[57]     | D v          | DFF_X1   | 0.000 |   0.342 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1200: MET Setup Check with Pin cpuregs_reg[20][21]/CK 
Endpoint:   cpuregs_reg[20][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.417
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.064 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.168 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.192 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.217 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.241 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.274 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.313 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.332 | 
     | g221846             | A v -> Z v   | XOR2_X1  | 0.056 |   0.290 |    0.388 | 
     | FE_RC_508_0         | A v -> ZN ^  | INV_X1   | 0.019 |   0.309 |    0.407 | 
     | FE_RC_507_0         | A1 ^ -> ZN v | AOI22_X2 | 0.017 |   0.326 |    0.425 | 
     | FE_RC_506_0         | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.345 |    0.444 | 
     | FE_OCPC386_n_33893  | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.383 |    0.481 | 
     | g222739             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.398 |    0.497 | 
     | g197005             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.417 |    0.516 | 
     | cpuregs_reg[20][21] | D ^          | DFF_X1   | 0.000 |   0.417 |    0.516 | 
     +----------------------------------------------------------------------------+ 
Path 1201: MET Setup Check with Pin cpuregs_reg[9][21]/CK 
Endpoint:   cpuregs_reg[9][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.417
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.064 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.168 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.192 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.217 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.241 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.274 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.313 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.332 | 
     | g221846             | A v -> Z v   | XOR2_X1  | 0.056 |   0.290 |    0.388 | 
     | FE_RC_508_0         | A v -> ZN ^  | INV_X1   | 0.019 |   0.309 |    0.407 | 
     | FE_RC_507_0         | A1 ^ -> ZN v | AOI22_X2 | 0.017 |   0.326 |    0.425 | 
     | FE_RC_506_0         | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.345 |    0.444 | 
     | FE_OCPC386_n_33893  | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.383 |    0.481 | 
     | g207616             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.398 |    0.497 | 
     | g197506             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.417 |    0.516 | 
     | cpuregs_reg[9][21]  | D ^          | DFF_X1   | 0.000 |   0.417 |    0.516 | 
     +----------------------------------------------------------------------------+ 
Path 1202: MET Setup Check with Pin mem_wdata_reg[15]/CK 
Endpoint:   mem_wdata_reg[15]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.339
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.035 |    0.063 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.167 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.215 | 
     | g203562           | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.301 | 
     | g200491           | A1 v -> ZN ^ | NOR2_X1  | 0.091 |   0.293 |    0.392 | 
     | g199806           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.314 |    0.413 | 
     | g199440           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.339 |    0.438 | 
     | mem_wdata_reg[15] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1203: MET Setup Check with Pin mem_wdata_reg[12]/CK 
Endpoint:   mem_wdata_reg[12]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.339
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.035 |    0.063 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.167 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.215 | 
     | g203562           | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.301 | 
     | g200491           | A1 v -> ZN ^ | NOR2_X1  | 0.091 |   0.293 |    0.392 | 
     | g199803           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.314 |    0.413 | 
     | g199438           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.339 |    0.438 | 
     | mem_wdata_reg[12] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1204: MET Setup Check with Pin mem_wdata_reg[11]/CK 
Endpoint:   mem_wdata_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.339
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.035 |    0.063 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.167 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.215 | 
     | g203562           | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.301 | 
     | g200491           | A1 v -> ZN ^ | NOR2_X1  | 0.091 |   0.293 |    0.392 | 
     | g199802           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.314 |    0.413 | 
     | g199437           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.339 |    0.438 | 
     | mem_wdata_reg[11] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1205: MET Setup Check with Pin mem_wdata_reg[10]/CK 
Endpoint:   mem_wdata_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.339
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.035 |    0.063 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.167 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.215 | 
     | g203562           | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.301 | 
     | g200491           | A1 v -> ZN ^ | NOR2_X1  | 0.091 |   0.293 |    0.392 | 
     | g199801           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.314 |    0.413 | 
     | g199436           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.339 |    0.438 | 
     | mem_wdata_reg[10] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1206: MET Setup Check with Pin mem_wdata_reg[9]/CK 
Endpoint:   mem_wdata_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.339
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.035 |    0.063 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.167 | 
     | g197             | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.215 | 
     | g203562          | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.301 | 
     | g200491          | A1 v -> ZN ^ | NOR2_X1  | 0.091 |   0.293 |    0.392 | 
     | g199800          | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.314 |    0.413 | 
     | g199435          | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.339 |    0.438 | 
     | mem_wdata_reg[9] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.438 | 
     +-------------------------------------------------------------------------+ 
Path 1207: MET Setup Check with Pin mem_wdata_reg[8]/CK 
Endpoint:   mem_wdata_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.339
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.035 |    0.063 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.167 | 
     | g197             | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.215 | 
     | g203562          | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.301 | 
     | g200491          | A1 v -> ZN ^ | NOR2_X1  | 0.091 |   0.293 |    0.392 | 
     | g199799          | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.314 |    0.413 | 
     | g199434          | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.339 |    0.438 | 
     | mem_wdata_reg[8] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.438 | 
     +-------------------------------------------------------------------------+ 
Path 1208: MET Setup Check with Pin cpuregs_reg[30][21]/CK 
Endpoint:   cpuregs_reg[30][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.418
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.064 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.168 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.193 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.218 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.241 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.274 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.313 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.234 |    0.333 | 
     | g221846_dup         | A v -> Z v   | XOR2_X1   | 0.050 |   0.284 |    0.383 | 
     | g217941_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.456 | 
     | FE_OCPC380_n_27985  | A ^ -> Z ^   | BUF_X1    | 0.034 |   0.391 |    0.490 | 
     | g224451             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.406 |    0.505 | 
     | FE_RC_628_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.418 |    0.517 | 
     | cpuregs_reg[30][21] | D ^          | DFF_X1    | 0.000 |   0.418 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 1209: MET Setup Check with Pin cpuregs_reg[23][21]/CK 
Endpoint:   cpuregs_reg[23][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.418
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.064 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.168 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.193 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.218 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.241 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.274 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.313 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.234 |    0.333 | 
     | g221846_dup         | A v -> Z v   | XOR2_X1   | 0.050 |   0.284 |    0.383 | 
     | g217941_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.456 | 
     | FE_OCPC380_n_27985  | A ^ -> Z ^   | BUF_X1    | 0.034 |   0.391 |    0.490 | 
     | g221865             | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.406 |    0.505 | 
     | FE_RC_676_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.418 |    0.517 | 
     | cpuregs_reg[23][21] | D ^          | DFF_X1    | 0.000 |   0.418 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 1210: MET Setup Check with Pin reg_out_reg[1]/CK 
Endpoint:   reg_out_reg[1]/D   (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.340
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                       |              |           |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+---------+----------| 
     | cpu_state_reg[5]      | CK ^         |           |       |  -0.035 |    0.064 | 
     | cpu_state_reg[5]      | CK ^ -> Q v  | DFF_X1    | 0.098 |   0.063 |    0.162 | 
     | FE_OCPC62_cpu_state_5 | A v -> Z v   | BUF_X1    | 0.031 |   0.095 |    0.194 | 
     | FE_OCPC37_cpu_state_5 | A v -> Z v   | BUF_X1    | 0.038 |   0.132 |    0.231 | 
     | g90382__2703          | A1 v -> ZN v | AND2_X1   | 0.054 |   0.186 |    0.285 | 
     | g90308__9906          | B1 v -> ZN ^ | AOI22_X1  | 0.046 |   0.232 |    0.331 | 
     | g90214__5795          | A1 ^ -> ZN v | NAND3_X1  | 0.021 |   0.254 |    0.353 | 
     | g90145__1474          | A v -> ZN ^  | AOI221_X1 | 0.071 |   0.324 |    0.423 | 
     | g90126__5953          | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   0.340 |    0.439 | 
     | reg_out_reg[1]        | D v          | DFF_X1    | 0.000 |   0.340 |    0.439 | 
     +-------------------------------------------------------------------------------+ 
Path 1211: MET Setup Check with Pin mem_wdata_reg[21]/CK 
Endpoint:   mem_wdata_reg[21]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.339
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.035 |    0.064 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.168 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.215 | 
     | g203562           | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.301 | 
     | g200492           | A1 v -> ZN ^ | NOR2_X1  | 0.091 |   0.293 |    0.392 | 
     | g199812           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.314 |    0.413 | 
     | g199405           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.339 |    0.439 | 
     | mem_wdata_reg[21] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.439 | 
     +--------------------------------------------------------------------------+ 
Path 1212: MET Setup Check with Pin mem_wdata_reg[14]/CK 
Endpoint:   mem_wdata_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.339
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.035 |    0.064 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.168 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.215 | 
     | g203562           | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.302 | 
     | g200491           | A1 v -> ZN ^ | NOR2_X1  | 0.091 |   0.293 |    0.392 | 
     | g199805           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.314 |    0.413 | 
     | g199447           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.339 |    0.439 | 
     | mem_wdata_reg[14] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.439 | 
     +--------------------------------------------------------------------------+ 
Path 1213: MET Setup Check with Pin mem_wdata_reg[13]/CK 
Endpoint:   mem_wdata_reg[13]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.339
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.035 |    0.064 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.168 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.215 | 
     | g203562           | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.302 | 
     | g200491           | A1 v -> ZN ^ | NOR2_X1  | 0.091 |   0.293 |    0.392 | 
     | g199804           | A1 ^ -> ZN v | AOI22_X1 | 0.021 |   0.314 |    0.413 | 
     | g199439           | A v -> ZN ^  | OAI21_X1 | 0.026 |   0.339 |    0.439 | 
     | mem_wdata_reg[13] | D ^          | DFF_X1   | 0.000 |   0.339 |    0.439 | 
     +--------------------------------------------------------------------------+ 
Path 1214: MET Setup Check with Pin cpuregs_reg[6][4]/CK 
Endpoint:   cpuregs_reg[6][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.339
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.065 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.202 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.230 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.266 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.180 |    0.280 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.216 |    0.316 | 
     | FE_RC_1077_0        | A1 v -> ZN ^ | AOI22_X1 | 0.030 |   0.247 |    0.346 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.267 |    0.366 | 
     | FE_OCPC428_n_33932  | A v -> ZN ^  | INV_X2   | 0.022 |   0.289 |    0.388 | 
     | FE_OCPC431_n_33932  | A ^ -> ZN v  | INV_X4   | 0.019 |   0.307 |    0.407 | 
     | g207544             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.322 |    0.422 | 
     | g197219             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.339 |    0.439 | 
     | cpuregs_reg[6][4]   | D v          | DFF_X1   | 0.000 |   0.339 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 1215: MET Setup Check with Pin cpuregs_reg[16][3]/CK 
Endpoint:   cpuregs_reg[16][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.341
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.065 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.164 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.202 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.235 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.261 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.281 | 
     | FE_RC_1022_0       | A1 ^ -> ZN ^ | AND3_X4  | 0.054 |   0.235 |    0.335 | 
     | FE_RC_990_0        | A1 ^ -> ZN v | NAND2_X1 | 0.037 |   0.272 |    0.371 | 
     | FE_RC_991_0        | A v -> ZN ^  | INV_X8   | 0.033 |   0.305 |    0.405 | 
     | g198347            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.320 |    0.420 | 
     | g196766            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.341 |    0.440 | 
     | cpuregs_reg[16][3] | D ^          | DFF_X1   | 0.000 |   0.341 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1216: MET Setup Check with Pin cpuregs_reg[16][2]/CK 
Endpoint:   cpuregs_reg[16][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.341
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.065 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.164 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.202 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.235 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.261 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.281 | 
     | FE_RC_1022_0       | A1 ^ -> ZN ^ | AND3_X4  | 0.054 |   0.235 |    0.335 | 
     | FE_RC_990_0        | A1 ^ -> ZN v | NAND2_X1 | 0.037 |   0.272 |    0.371 | 
     | FE_RC_991_0        | A v -> ZN ^  | INV_X8   | 0.033 |   0.305 |    0.405 | 
     | g198740            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.320 |    0.420 | 
     | g196765            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.341 |    0.440 | 
     | cpuregs_reg[16][2] | D ^          | DFF_X1   | 0.000 |   0.341 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1217: MET Setup Check with Pin count_cycle_reg[32]/CK 
Endpoint:   count_cycle_reg[32]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.339
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[20]          | CK ^         |         |       |  -0.035 |    0.065 | 
     | count_cycle_reg[20]          | CK ^ -> Q ^  | DFF_X1  | 0.111 |   0.076 |    0.176 | 
     | inc_add_1428_40_g210390      | A2 ^ -> ZN ^ | AND2_X1 | 0.042 |   0.118 |    0.218 | 
     | inc_add_1428_40_g224273      | A3 ^ -> ZN ^ | AND4_X1 | 0.063 |   0.181 |    0.281 | 
     | inc_add_1428_40_g1193_224276 | A3 ^ -> ZN ^ | AND4_X2 | 0.079 |   0.260 |    0.360 | 
     | inc_add_1428_40_g222188      | A ^ -> Z ^   | XOR2_X1 | 0.047 |   0.307 |    0.407 | 
     | g201171                      | A1 ^ -> ZN ^ | AND2_X1 | 0.032 |   0.339 |    0.439 | 
     | count_cycle_reg[32]          | D ^          | DFF_X1  | 0.000 |   0.339 |    0.439 | 
     +------------------------------------------------------------------------------------+ 
Path 1218: MET Setup Check with Pin cpuregs_reg[16][1]/CK 
Endpoint:   cpuregs_reg[16][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.341
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.065 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.164 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.202 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.235 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.261 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.281 | 
     | FE_RC_1022_0       | A1 ^ -> ZN ^ | AND3_X4  | 0.054 |   0.235 |    0.335 | 
     | FE_RC_990_0        | A1 ^ -> ZN v | NAND2_X1 | 0.037 |   0.272 |    0.372 | 
     | FE_RC_991_0        | A v -> ZN ^  | INV_X8   | 0.033 |   0.305 |    0.405 | 
     | g198346            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.320 |    0.420 | 
     | g196763            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.341 |    0.440 | 
     | cpuregs_reg[16][1] | D ^          | DFF_X1   | 0.000 |   0.341 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1219: MET Setup Check with Pin cpuregs_reg[4][4]/CK 
Endpoint:   cpuregs_reg[4][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.341
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.065 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.202 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.231 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.267 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.180 |    0.280 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.216 |    0.317 | 
     | FE_RC_1077_0        | A1 v -> ZN ^ | AOI22_X1 | 0.030 |   0.247 |    0.347 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.267 |    0.367 | 
     | FE_OCPC428_n_33932  | A v -> ZN ^  | INV_X2   | 0.022 |   0.289 |    0.389 | 
     | FE_OCPC431_n_33932  | A ^ -> ZN v  | INV_X4   | 0.019 |   0.307 |    0.407 | 
     | g225869             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.324 |    0.425 | 
     | g197015             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.341 |    0.441 | 
     | cpuregs_reg[4][4]   | D v          | DFF_X1   | 0.000 |   0.341 |    0.441 | 
     +----------------------------------------------------------------------------+ 
Path 1220: MET Setup Check with Pin cpuregs_reg[19][3]/CK 
Endpoint:   cpuregs_reg[19][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.340
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.066 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.164 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.203 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.235 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.261 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.281 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.313 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.346 | 
     | FE_OCPC201_n_32482 | A ^ -> Z ^   | BUF_X2   | 0.027 |   0.272 |    0.372 | 
     | g198846_dup228078  | A1 ^ -> ZN ^ | AND2_X4  | 0.034 |   0.306 |    0.406 | 
     | g221931            | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.319 |    0.420 | 
     | g218075            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.340 |    0.440 | 
     | cpuregs_reg[19][3] | D ^          | DFF_X1   | 0.000 |   0.340 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1221: MET Setup Check with Pin cpuregs_reg[1][3]/CK 
Endpoint:   cpuregs_reg[1][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.338
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.066 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.165 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.203 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.235 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.262 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.281 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.314 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.352 | 
     | g219141            | A1 ^ -> ZN ^ | AND3_X4  | 0.070 |   0.321 |    0.422 | 
     | g196635            | B1 ^ -> ZN v | OAI21_X1 | 0.017 |   0.338 |    0.438 | 
     | cpuregs_reg[1][3]  | D v          | DFF_X1   | 0.000 |   0.338 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1222: MET Setup Check with Pin cpuregs_reg[1][2]/CK 
Endpoint:   cpuregs_reg[1][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.338
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.066 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.165 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.203 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.235 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.262 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.281 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.314 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.352 | 
     | g219141            | A1 ^ -> ZN ^ | AND3_X4  | 0.070 |   0.321 |    0.422 | 
     | g196634            | B1 ^ -> ZN v | OAI21_X1 | 0.017 |   0.338 |    0.438 | 
     | cpuregs_reg[1][2]  | D v          | DFF_X1   | 0.000 |   0.338 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1223: MET Setup Check with Pin cpuregs_reg[1][0]/CK 
Endpoint:   cpuregs_reg[1][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.338
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.066 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.165 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.203 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.235 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.262 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.281 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.314 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.352 | 
     | g219141            | A1 ^ -> ZN ^ | AND3_X4  | 0.070 |   0.321 |    0.422 | 
     | g197604            | B1 ^ -> ZN v | OAI21_X1 | 0.017 |   0.338 |    0.438 | 
     | cpuregs_reg[1][0]  | D v          | DFF_X1   | 0.000 |   0.338 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1224: MET Setup Check with Pin cpuregs_reg[4][0]/CK 
Endpoint:   cpuregs_reg[4][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.337
= Slack Time                    0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]  | CK ^         |          |       |  -0.035 |    0.066 | 
     | cpu_state_reg[7]  | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.165 | 
     | g200819           | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.203 | 
     | g200513           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.236 | 
     | FE_RC_1023_0      | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.262 | 
     | FE_RC_1024_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.282 | 
     | g226181           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.315 | 
     | g226184           | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.256 |    0.357 | 
     | g217394           | A1 ^ -> ZN ^ | AND2_X4  | 0.047 |   0.303 |    0.404 | 
     | g198477           | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.318 |    0.419 | 
     | g197000           | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.337 |    0.438 | 
     | cpuregs_reg[4][0] | D ^          | DFF_X1   | 0.000 |   0.337 |    0.438 | 
     +--------------------------------------------------------------------------+ 
Path 1225: MET Setup Check with Pin cpuregs_reg[22][4]/CK 
Endpoint:   cpuregs_reg[22][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.339
= Slack Time                    0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.066 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.203 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.232 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.267 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.180 |    0.281 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.216 |    0.317 | 
     | FE_RC_1077_0        | A1 v -> ZN ^ | AOI22_X1 | 0.030 |   0.247 |    0.348 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.267 |    0.368 | 
     | FE_OCPC428_n_33932  | A v -> ZN ^  | INV_X2   | 0.022 |   0.289 |    0.390 | 
     | FE_OCPC431_n_33932  | A ^ -> ZN v  | INV_X4   | 0.019 |   0.307 |    0.408 | 
     | g225858             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.322 |    0.423 | 
     | g218291             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.339 |    0.440 | 
     | cpuregs_reg[22][4]  | D v          | DFF_X1   | 0.000 |   0.339 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 1226: MET Setup Check with Pin count_cycle_reg[60]/CK 
Endpoint:   count_cycle_reg[60]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.340
= Slack Time                    0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[20]     | CK ^         |          |       |  -0.035 |    0.066 | 
     | count_cycle_reg[20]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.177 | 
     | inc_add_1428_40_g210390 | A2 ^ -> ZN ^ | AND2_X1  | 0.042 |   0.118 |    0.219 | 
     | inc_add_1428_40_g224273 | A3 ^ -> ZN ^ | AND4_X1  | 0.063 |   0.181 |    0.282 | 
     | inc_add_1428_40_g218988 | A3 ^ -> ZN ^ | AND4_X2  | 0.076 |   0.257 |    0.358 | 
     | g219001                 | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.275 |    0.376 | 
     | inc_add_1428_40_g217185 | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.312 |    0.413 | 
     | g200968                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.340 |    0.441 | 
     | count_cycle_reg[60]     | D v          | DFF_X1   | 0.000 |   0.340 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1227: MET Setup Check with Pin cpuregs_reg[15][4]/CK 
Endpoint:   cpuregs_reg[15][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.339
= Slack Time                    0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.067 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.203 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.232 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.268 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.180 |    0.281 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.216 |    0.318 | 
     | FE_RC_1077_0        | A1 v -> ZN ^ | AOI22_X1 | 0.030 |   0.247 |    0.348 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.267 |    0.368 | 
     | FE_OCPC428_n_33932  | A v -> ZN ^  | INV_X2   | 0.022 |   0.289 |    0.390 | 
     | FE_OCPC431_n_33932  | A ^ -> ZN v  | INV_X4   | 0.019 |   0.307 |    0.408 | 
     | g215883             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.322 |    0.423 | 
     | g218184             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.339 |    0.440 | 
     | cpuregs_reg[15][4]  | D v          | DFF_X1   | 0.000 |   0.339 |    0.440 | 
     +----------------------------------------------------------------------------+ 
Path 1228: MET Setup Check with Pin count_instr_reg[14]/CK 
Endpoint:   count_instr_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.336
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]    | CK ^         |          |       |  -0.035 |    0.067 | 
     | count_instr_reg[1]    | CK ^ -> Q ^  | DFF_X1   | 0.116 |   0.081 |    0.183 | 
     | g209722               | A3 ^ -> ZN ^ | AND4_X1  | 0.069 |   0.150 |    0.251 | 
     | g209766               | A2 ^ -> ZN ^ | AND2_X1  | 0.057 |   0.206 |    0.308 | 
     | inc_add_1559_34_g1202 | A1 ^ -> ZN ^ | AND3_X1  | 0.049 |   0.255 |    0.357 | 
     | inc_add_1559_34_g1160 | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.302 |    0.404 | 
     | g200251               | A2 ^ -> ZN v | AOI22_X1 | 0.018 |   0.320 |    0.422 | 
     | g200129               | A v -> ZN ^  | INV_X1   | 0.016 |   0.336 |    0.438 | 
     | count_instr_reg[14]   | D ^          | DFF_X1   | 0.000 |   0.336 |    0.438 | 
     +------------------------------------------------------------------------------+ 
Path 1229: MET Setup Check with Pin cpuregs_reg[10][28]/CK 
Endpoint:   cpuregs_reg[10][28]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.340
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.067 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.171 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.196 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.221 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.244 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.277 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.315 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.343 | 
     | g227778             | A1 v -> ZN ^ | NAND2_X1 | 0.024 |   0.265 |    0.367 | 
     | g227777             | A2 ^ -> ZN v | NAND3_X2 | 0.035 |   0.299 |    0.401 | 
     | g221883             | A2 v -> ZN ^ | NAND2_X1 | 0.023 |   0.322 |    0.424 | 
     | g197548             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.340 |    0.442 | 
     | cpuregs_reg[10][28] | D v          | DFF_X1   | 0.000 |   0.340 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 1230: MET Setup Check with Pin cpuregs_reg[16][4]/CK 
Endpoint:   cpuregs_reg[16][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.338
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.067 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.166 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.204 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.237 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.263 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.283 | 
     | FE_RC_1022_0       | A1 ^ -> ZN ^ | AND3_X4  | 0.054 |   0.235 |    0.337 | 
     | FE_RC_990_0        | A1 ^ -> ZN v | NAND2_X1 | 0.037 |   0.272 |    0.374 | 
     | FE_RC_991_0        | A v -> ZN ^  | INV_X8   | 0.033 |   0.305 |    0.407 | 
     | g225864            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.320 |    0.422 | 
     | g196768            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.338 |    0.440 | 
     | cpuregs_reg[16][4] | D ^          | DFF_X1   | 0.000 |   0.338 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1231: MET Setup Check with Pin cpuregs_reg[16][0]/CK 
Endpoint:   cpuregs_reg[16][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.338
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.067 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.166 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.204 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.237 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.263 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.283 | 
     | FE_RC_1022_0       | A1 ^ -> ZN ^ | AND3_X4  | 0.054 |   0.235 |    0.337 | 
     | FE_RC_990_0        | A1 ^ -> ZN v | NAND2_X1 | 0.037 |   0.272 |    0.374 | 
     | FE_RC_991_0        | A v -> ZN ^  | INV_X8   | 0.033 |   0.305 |    0.407 | 
     | g198344            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.320 |    0.422 | 
     | g196761            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.338 |    0.440 | 
     | cpuregs_reg[16][0] | D ^          | DFF_X1   | 0.000 |   0.338 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1232: MET Setup Check with Pin decoded_imm_reg[31]/CK 
Endpoint:   decoded_imm_reg[31]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.430
- Arrival Time                  0.328
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.067 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.161 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.183 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.209 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.041 |   0.148 |    0.250 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.036 |   0.184 |    0.286 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.041 |   0.225 |    0.327 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.055 |   0.281 |    0.383 | 
     | g213584                    | A1 v -> ZN v | AND2_X4  | 0.035 |   0.315 |    0.418 | 
     | g208698                    | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.328 |    0.430 | 
     | decoded_imm_reg[31]        | D ^          | DFF_X1   | 0.000 |   0.328 |    0.430 | 
     +-----------------------------------------------------------------------------------+ 
Path 1233: MET Setup Check with Pin decoded_imm_reg[30]/CK 
Endpoint:   decoded_imm_reg[30]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.430
- Arrival Time                  0.328
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.067 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.161 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.183 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.209 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.041 |   0.148 |    0.250 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.036 |   0.184 |    0.286 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.041 |   0.225 |    0.327 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.055 |   0.281 |    0.383 | 
     | g213584                    | A1 v -> ZN v | AND2_X4  | 0.035 |   0.315 |    0.418 | 
     | g208695                    | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.328 |    0.430 | 
     | decoded_imm_reg[30]        | D ^          | DFF_X1   | 0.000 |   0.328 |    0.430 | 
     +-----------------------------------------------------------------------------------+ 
Path 1234: MET Setup Check with Pin decoded_imm_reg[29]/CK 
Endpoint:   decoded_imm_reg[29]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.430
- Arrival Time                  0.328
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.067 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.161 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.183 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.209 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.041 |   0.148 |    0.250 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.036 |   0.184 |    0.286 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.041 |   0.225 |    0.327 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.055 |   0.281 |    0.383 | 
     | g213584                    | A1 v -> ZN v | AND2_X4  | 0.035 |   0.315 |    0.418 | 
     | g208694                    | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.328 |    0.430 | 
     | decoded_imm_reg[29]        | D ^          | DFF_X1   | 0.000 |   0.328 |    0.430 | 
     +-----------------------------------------------------------------------------------+ 
Path 1235: MET Setup Check with Pin decoded_imm_reg[28]/CK 
Endpoint:   decoded_imm_reg[28]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.430
- Arrival Time                  0.328
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.067 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.161 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.183 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.209 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.041 |   0.148 |    0.250 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.036 |   0.184 |    0.286 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.041 |   0.225 |    0.327 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.055 |   0.281 |    0.383 | 
     | g213584                    | A1 v -> ZN v | AND2_X4  | 0.035 |   0.315 |    0.418 | 
     | g208699                    | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.328 |    0.430 | 
     | decoded_imm_reg[28]        | D ^          | DFF_X1   | 0.000 |   0.328 |    0.430 | 
     +-----------------------------------------------------------------------------------+ 
Path 1236: MET Setup Check with Pin decoded_imm_reg[27]/CK 
Endpoint:   decoded_imm_reg[27]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.430
- Arrival Time                  0.328
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.067 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.161 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.183 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.209 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.041 |   0.148 |    0.250 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.036 |   0.184 |    0.286 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.041 |   0.225 |    0.327 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.055 |   0.281 |    0.383 | 
     | g213584                    | A1 v -> ZN v | AND2_X4  | 0.035 |   0.315 |    0.418 | 
     | g208701                    | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.328 |    0.430 | 
     | decoded_imm_reg[27]        | D ^          | DFF_X1   | 0.000 |   0.328 |    0.430 | 
     +-----------------------------------------------------------------------------------+ 
Path 1237: MET Setup Check with Pin decoded_imm_reg[26]/CK 
Endpoint:   decoded_imm_reg[26]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.430
- Arrival Time                  0.328
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.067 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.161 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.183 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.209 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.041 |   0.148 |    0.250 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.036 |   0.184 |    0.286 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.041 |   0.225 |    0.327 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.055 |   0.281 |    0.383 | 
     | g213584                    | A1 v -> ZN v | AND2_X4  | 0.035 |   0.315 |    0.418 | 
     | g208689                    | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.328 |    0.430 | 
     | decoded_imm_reg[26]        | D ^          | DFF_X1   | 0.000 |   0.328 |    0.430 | 
     +-----------------------------------------------------------------------------------+ 
Path 1238: MET Setup Check with Pin decoded_imm_reg[23]/CK 
Endpoint:   decoded_imm_reg[23]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.430
- Arrival Time                  0.328
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.067 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.161 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.183 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.209 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.041 |   0.148 |    0.250 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.036 |   0.184 |    0.286 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.041 |   0.225 |    0.327 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.055 |   0.281 |    0.383 | 
     | g213584                    | A1 v -> ZN v | AND2_X4  | 0.035 |   0.315 |    0.418 | 
     | g208692                    | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.328 |    0.430 | 
     | decoded_imm_reg[23]        | D ^          | DFF_X1   | 0.000 |   0.328 |    0.430 | 
     +-----------------------------------------------------------------------------------+ 
Path 1239: MET Setup Check with Pin decoded_imm_reg[20]/CK 
Endpoint:   decoded_imm_reg[20]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.430
- Arrival Time                  0.328
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.067 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.161 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.183 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.209 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.041 |   0.148 |    0.250 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.036 |   0.184 |    0.286 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.041 |   0.225 |    0.327 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.055 |   0.281 |    0.383 | 
     | g213584                    | A1 v -> ZN v | AND2_X4  | 0.035 |   0.315 |    0.418 | 
     | g208696                    | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.328 |    0.430 | 
     | decoded_imm_reg[20]        | D ^          | DFF_X1   | 0.000 |   0.328 |    0.430 | 
     +-----------------------------------------------------------------------------------+ 
Path 1240: MET Setup Check with Pin decoded_imm_reg[11]/CK 
Endpoint:   decoded_imm_reg[11]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.331
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.035 |    0.067 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1    | 0.100 |   0.065 |    0.167 | 
     | g90422                     | A ^ -> ZN v  | INV_X1    | 0.013 |   0.078 |    0.180 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4  | 0.029 |   0.107 |    0.209 | 
     | FE_OCPC55_n_7581           | A ^ -> Z ^   | BUF_X1    | 0.090 |   0.197 |    0.299 | 
     | FE_OCPC56_n_7581           | A ^ -> Z ^   | BUF_X1    | 0.053 |   0.249 |    0.352 | 
     | g213580                    | S ^ -> Z v   | MUX2_X1   | 0.061 |   0.310 |    0.413 | 
     | g199433                    | A v -> ZN ^  | OAI221_X1 | 0.021 |   0.331 |    0.433 | 
     | decoded_imm_reg[11]        | D ^          | DFF_X1    | 0.000 |   0.331 |    0.433 | 
     +------------------------------------------------------------------------------------+ 
Path 1241: MET Setup Check with Pin cpuregs_reg[23][28]/CK 
Endpoint:   cpuregs_reg[23][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.336
= Slack Time                    0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.068 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.172 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.197 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.222 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.245 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.279 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.316 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.344 | 
     | g226294             | A v -> ZN ^  | INV_X1   | 0.017 |   0.258 |    0.361 | 
     | g226293             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.273 |    0.377 | 
     | g227777             | A1 v -> ZN ^ | NAND3_X2 | 0.028 |   0.301 |    0.404 | 
     | g221886             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.317 |    0.420 | 
     | g197175             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.336 |    0.439 | 
     | cpuregs_reg[23][28] | D ^          | DFF_X1   | 0.000 |   0.336 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 1242: MET Setup Check with Pin cpuregs_reg[6][28]/CK 
Endpoint:   cpuregs_reg[6][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.336
= Slack Time                    0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.068 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.172 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.197 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.222 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.245 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.279 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.316 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.344 | 
     | g226294             | A v -> ZN ^  | INV_X1   | 0.017 |   0.258 |    0.361 | 
     | g226293             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.273 |    0.377 | 
     | g227777             | A1 v -> ZN ^ | NAND3_X2 | 0.028 |   0.301 |    0.404 | 
     | g221887             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.317 |    0.420 | 
     | g196973             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.336 |    0.439 | 
     | cpuregs_reg[6][28]  | D ^          | DFF_X1   | 0.000 |   0.336 |    0.439 | 
     +----------------------------------------------------------------------------+ 
Path 1243: MET Setup Check with Pin cpuregs_reg[26][4]/CK 
Endpoint:   cpuregs_reg[26][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.340
= Slack Time                    0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.069 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.205 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.234 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.270 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.180 |    0.284 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.216 |    0.320 | 
     | FE_RC_1077_0        | A1 v -> ZN ^ | AOI22_X1 | 0.030 |   0.247 |    0.350 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.267 |    0.370 | 
     | FE_OCPC428_n_33932  | A v -> ZN ^  | INV_X2   | 0.022 |   0.289 |    0.392 | 
     | FE_OCPC429_n_33932  | A ^ -> ZN v  | INV_X2   | 0.018 |   0.306 |    0.410 | 
     | g197771             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.324 |    0.427 | 
     | g197266             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.340 |    0.444 | 
     | cpuregs_reg[26][4]  | D v          | DFF_X1   | 0.000 |   0.340 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1244: MET Setup Check with Pin cpuregs_reg[24][4]/CK 
Endpoint:   cpuregs_reg[24][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.340
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.069 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.206 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.234 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.270 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.180 |    0.284 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.216 |    0.320 | 
     | FE_RC_1077_0        | A1 v -> ZN ^ | AOI22_X1 | 0.030 |   0.247 |    0.351 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.267 |    0.371 | 
     | FE_OCPC428_n_33932  | A v -> ZN ^  | INV_X2   | 0.022 |   0.289 |    0.392 | 
     | FE_OCPC429_n_33932  | A ^ -> ZN v  | INV_X2   | 0.018 |   0.306 |    0.410 | 
     | g225862             | A2 v -> ZN ^ | NAND2_X1 | 0.017 |   0.324 |    0.427 | 
     | g197188             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.340 |    0.444 | 
     | cpuregs_reg[24][4]  | D v          | DFF_X1   | 0.000 |   0.340 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1245: MET Setup Check with Pin count_cycle_reg[27]/CK 
Endpoint:   count_cycle_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.337
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]     | CK ^         |          |       |  -0.035 |    0.069 | 
     | count_cycle_reg[16]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.179 | 
     | inc_add_1428_40_g1295   | A1 ^ -> ZN ^ | AND2_X1  | 0.041 |   0.117 |    0.221 | 
     | inc_add_1428_40_g210389 | A1 ^ -> ZN ^ | AND2_X1  | 0.046 |   0.163 |    0.267 | 
     | inc_add_1428_40_g1237   | A1 ^ -> ZN ^ | AND3_X1  | 0.071 |   0.234 |    0.338 | 
     | inc_add_1428_40_g1182   | A2 ^ -> ZN v | NAND4_X1 | 0.036 |   0.269 |    0.373 | 
     | inc_add_1428_40_g1120   | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.310 |    0.414 | 
     | g201146                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.337 |    0.441 | 
     | count_cycle_reg[27]     | D v          | DFF_X1   | 0.000 |   0.337 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1246: MET Setup Check with Pin count_cycle_reg[30]/CK 
Endpoint:   count_cycle_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.337
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]     | CK ^         |          |       |  -0.035 |    0.069 | 
     | count_cycle_reg[16]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.180 | 
     | inc_add_1428_40_g1295   | A1 ^ -> ZN ^ | AND2_X1  | 0.041 |   0.117 |    0.221 | 
     | inc_add_1428_40_g210389 | A1 ^ -> ZN ^ | AND2_X1  | 0.046 |   0.163 |    0.267 | 
     | inc_add_1428_40_g1237   | A1 ^ -> ZN ^ | AND3_X1  | 0.071 |   0.234 |    0.338 | 
     | inc_add_1428_40_g1188   | A2 ^ -> ZN v | NAND4_X1 | 0.036 |   0.269 |    0.373 | 
     | inc_add_1428_40_g1121   | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.310 |    0.414 | 
     | g201019                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.337 |    0.441 | 
     | count_cycle_reg[30]     | D v          | DFF_X1   | 0.000 |   0.337 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1247: MET Setup Check with Pin cpuregs_reg[6][3]/CK 
Endpoint:   cpuregs_reg[6][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.332
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.069 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.168 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.206 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.239 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.265 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.285 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.226 |    0.330 | 
     | FE_OCPC117_n_33777 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.254 |    0.358 | 
     | g198836_dup227449  | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.296 |    0.400 | 
     | g207542            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.311 |    0.415 | 
     | g197468            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.332 |    0.436 | 
     | cpuregs_reg[6][3]  | D ^          | DFF_X1   | 0.000 |   0.332 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 1248: MET Setup Check with Pin cpuregs_reg[6][2]/CK 
Endpoint:   cpuregs_reg[6][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.332
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.069 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.168 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.206 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.239 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.265 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.285 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.226 |    0.330 | 
     | FE_OCPC117_n_33777 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.254 |    0.358 | 
     | g198836_dup227449  | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.296 |    0.400 | 
     | g207541            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.311 |    0.415 | 
     | g197217            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.332 |    0.436 | 
     | cpuregs_reg[6][2]  | D ^          | DFF_X1   | 0.000 |   0.332 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 1249: MET Setup Check with Pin count_cycle_reg[29]/CK 
Endpoint:   count_cycle_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.337
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]     | CK ^         |          |       |  -0.035 |    0.069 | 
     | count_cycle_reg[16]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.180 | 
     | inc_add_1428_40_g1295   | A1 ^ -> ZN ^ | AND2_X1  | 0.041 |   0.117 |    0.221 | 
     | inc_add_1428_40_g210389 | A1 ^ -> ZN ^ | AND2_X1  | 0.046 |   0.163 |    0.267 | 
     | inc_add_1428_40_g1237   | A1 ^ -> ZN ^ | AND3_X1  | 0.071 |   0.234 |    0.338 | 
     | inc_add_1428_40_g209012 | A2 ^ -> ZN v | NAND4_X1 | 0.036 |   0.269 |    0.374 | 
     | inc_add_1428_40_g1122   | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.310 |    0.414 | 
     | g201157                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.337 |    0.441 | 
     | count_cycle_reg[29]     | D v          | DFF_X1   | 0.000 |   0.337 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1250: MET Setup Check with Pin cpuregs_reg[6][1]/CK 
Endpoint:   cpuregs_reg[6][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.332
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.070 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.168 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.207 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.239 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.265 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.285 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.226 |    0.330 | 
     | FE_OCPC117_n_33777 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.254 |    0.358 | 
     | g198836_dup227449  | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.296 |    0.400 | 
     | g207543            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.311 |    0.415 | 
     | g197213            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.332 |    0.436 | 
     | cpuregs_reg[6][1]  | D ^          | DFF_X1   | 0.000 |   0.332 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 1251: MET Setup Check with Pin cpuregs_reg[17][4]/CK 
Endpoint:   cpuregs_reg[17][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.339
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.070 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.207 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.235 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.271 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.180 |    0.285 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.216 |    0.321 | 
     | FE_RC_1077_0        | A1 v -> ZN ^ | AOI22_X1 | 0.030 |   0.247 |    0.351 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.267 |    0.371 | 
     | FE_OCPC428_n_33932  | A v -> ZN ^  | INV_X2   | 0.022 |   0.289 |    0.393 | 
     | FE_OCPC431_n_33932  | A ^ -> ZN v  | INV_X4   | 0.019 |   0.307 |    0.412 | 
     | g228068             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.322 |    0.427 | 
     | g228067             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.339 |    0.443 | 
     | cpuregs_reg[17][4]  | D v          | DFF_X1   | 0.000 |   0.339 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1252: MET Setup Check with Pin alu_out_q_reg[2]/CK 
Endpoint:   alu_out_q_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.335
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg             | CK ^         |           |       |  -0.035 |    0.070 | 
     | instr_sub_reg             | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.065 |    0.170 | 
     | FE_OCPC237_instr_sub      | A v -> Z v   | BUF_X4    | 0.029 |   0.094 |    0.199 | 
     | FE_OCPC238_instr_sub      | A v -> ZN ^  | INV_X4    | 0.020 |   0.114 |    0.219 | 
     | FE_OCPC139_n              | A ^ -> ZN v  | INV_X2    | 0.008 |   0.121 |    0.226 | 
     | g227439                   | B v -> Z v   | MUX2_X1   | 0.060 |   0.181 |    0.286 | 
     | FE_OCPC144_n_33774        | A v -> ZN ^  | INV_X2    | 0.017 |   0.198 |    0.303 | 
     | g203594                   | B1 ^ -> ZN v | AOI21_X2  | 0.014 |   0.212 |    0.317 | 
     | g210532                   | A v -> ZN ^  | INV_X2    | 0.014 |   0.226 |    0.331 | 
     | addinc_ADD_UNS_OP_2_g2009 | B1 ^ -> ZN v | AOI21_X1  | 0.018 |   0.243 |    0.348 | 
     | addinc_ADD_UNS_OP_2_g1990 | A v -> ZN v  | XNOR2_X1  | 0.037 |   0.281 |    0.386 | 
     | g90128__203807            | C1 v -> ZN ^ | AOI221_X1 | 0.047 |   0.327 |    0.432 | 
     | g90125                    | A ^ -> ZN v  | INV_X1    | 0.008 |   0.335 |    0.440 | 
     | alu_out_q_reg[2]          | D v          | DFF_X1    | 0.000 |   0.335 |    0.440 | 
     +-----------------------------------------------------------------------------------+ 
Path 1253: MET Setup Check with Pin cpuregs_reg[1][1]/CK 
Endpoint:   cpuregs_reg[1][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.338
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.071 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.169 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.208 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.240 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.266 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.286 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.319 | 
     | FE_OCPC118_n_32522 | A ^ -> Z ^   | BUF_X2   | 0.037 |   0.252 |    0.357 | 
     | g219141            | A1 ^ -> ZN ^ | AND3_X4  | 0.070 |   0.321 |    0.427 | 
     | g197617            | B1 ^ -> ZN v | OAI21_X1 | 0.017 |   0.338 |    0.443 | 
     | cpuregs_reg[1][1]  | D v          | DFF_X1   | 0.000 |   0.338 |    0.443 | 
     +---------------------------------------------------------------------------+ 
Path 1254: MET Setup Check with Pin cpuregs_reg[7][4]/CK 
Endpoint:   cpuregs_reg[7][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.338
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.071 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.207 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.236 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.272 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.180 |    0.285 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.216 |    0.322 | 
     | FE_RC_1077_0        | A1 v -> ZN ^ | AOI22_X1 | 0.030 |   0.247 |    0.352 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.267 |    0.372 | 
     | FE_OCPC428_n_33932  | A v -> ZN ^  | INV_X2   | 0.022 |   0.289 |    0.394 | 
     | FE_OCPC429_n_33932  | A ^ -> ZN v  | INV_X2   | 0.018 |   0.306 |    0.412 | 
     | g223939             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.321 |    0.427 | 
     | g196779             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.338 |    0.443 | 
     | cpuregs_reg[7][4]   | D v          | DFF_X1   | 0.000 |   0.338 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1255: MET Setup Check with Pin decoded_imm_reg[24]/CK 
Endpoint:   decoded_imm_reg[24]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.328
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.070 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.164 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.186 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.212 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.041 |   0.148 |    0.253 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.036 |   0.184 |    0.289 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.041 |   0.225 |    0.331 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.055 |   0.281 |    0.386 | 
     | g213584                    | A1 v -> ZN v | AND2_X4  | 0.035 |   0.315 |    0.421 | 
     | g208693                    | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.328 |    0.433 | 
     | decoded_imm_reg[24]        | D ^          | DFF_X1   | 0.000 |   0.328 |    0.433 | 
     +-----------------------------------------------------------------------------------+ 
Path 1256: MET Setup Check with Pin decoded_imm_reg[22]/CK 
Endpoint:   decoded_imm_reg[22]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.328
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.070 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.164 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.186 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.212 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.041 |   0.148 |    0.253 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.036 |   0.184 |    0.289 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.041 |   0.225 |    0.331 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.055 |   0.281 |    0.386 | 
     | g213584                    | A1 v -> ZN v | AND2_X4  | 0.035 |   0.315 |    0.421 | 
     | g208697                    | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.328 |    0.433 | 
     | decoded_imm_reg[22]        | D ^          | DFF_X1   | 0.000 |   0.328 |    0.433 | 
     +-----------------------------------------------------------------------------------+ 
Path 1257: MET Setup Check with Pin decoded_imm_reg[21]/CK 
Endpoint:   decoded_imm_reg[21]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.328
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.070 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.164 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.186 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.212 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.041 |   0.148 |    0.253 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.036 |   0.184 |    0.289 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.041 |   0.225 |    0.331 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.055 |   0.281 |    0.386 | 
     | g213584                    | A1 v -> ZN v | AND2_X4  | 0.035 |   0.315 |    0.421 | 
     | g208700                    | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.328 |    0.433 | 
     | decoded_imm_reg[21]        | D ^          | DFF_X1   | 0.000 |   0.328 |    0.433 | 
     +-----------------------------------------------------------------------------------+ 
Path 1258: MET Setup Check with Pin cpuregs_reg[31][4]/CK 
Endpoint:   cpuregs_reg[31][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.338
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.071 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.207 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.236 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.272 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.180 |    0.286 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.216 |    0.322 | 
     | FE_RC_1077_0        | A1 v -> ZN ^ | AOI22_X1 | 0.030 |   0.247 |    0.352 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.267 |    0.372 | 
     | FE_OCPC428_n_33932  | A v -> ZN ^  | INV_X2   | 0.022 |   0.289 |    0.394 | 
     | FE_OCPC429_n_33932  | A ^ -> ZN v  | INV_X2   | 0.018 |   0.306 |    0.412 | 
     | g225875             | A1 v -> ZN ^ | NAND2_X1 | 0.015 |   0.321 |    0.427 | 
     | g215715             | A ^ -> ZN v  | OAI21_X1 | 0.017 |   0.338 |    0.443 | 
     | cpuregs_reg[31][4]  | D v          | DFF_X1   | 0.000 |   0.338 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1259: MET Setup Check with Pin cpuregs_reg[15][2]/CK 
Endpoint:   cpuregs_reg[15][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.332
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.071 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.170 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.208 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.240 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.267 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.287 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.226 |    0.332 | 
     | FE_OCPC117_n_33777 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.254 |    0.360 | 
     | g198878_dup227450  | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.296 |    0.402 | 
     | g215882            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.311 |    0.417 | 
     | g218187            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.332 |    0.438 | 
     | cpuregs_reg[15][2] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1260: MET Setup Check with Pin cpuregs_reg[15][1]/CK 
Endpoint:   cpuregs_reg[15][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.332
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.071 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.170 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.208 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.241 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.267 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.287 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.226 |    0.332 | 
     | FE_OCPC117_n_33777 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.254 |    0.360 | 
     | g198878_dup227450  | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.296 |    0.402 | 
     | g215884            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.311 |    0.417 | 
     | g218206            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.332 |    0.438 | 
     | cpuregs_reg[15][1] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1261: MET Setup Check with Pin cpuregs_reg[29][21]/CK 
Endpoint:   cpuregs_reg[29][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.411
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.071 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.175 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.200 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.225 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.248 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.281 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.320 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.340 | 
     | g221846             | A v -> Z v   | XOR2_X1  | 0.056 |   0.290 |    0.396 | 
     | FE_RC_508_0         | A v -> ZN ^  | INV_X1   | 0.019 |   0.309 |    0.415 | 
     | FE_RC_507_0         | A1 ^ -> ZN v | AOI22_X2 | 0.017 |   0.326 |    0.432 | 
     | FE_RC_506_0         | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.345 |    0.451 | 
     | FE_OCPC386_n_33893  | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.383 |    0.489 | 
     | g213105             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.398 |    0.504 | 
     | FE_RC_729_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.411 |    0.517 | 
     | cpuregs_reg[29][21] | D ^          | DFF_X1   | 0.000 |   0.411 |    0.517 | 
     +----------------------------------------------------------------------------+ 
Path 1262: MET Setup Check with Pin cpuregs_reg[24][21]/CK 
Endpoint:   cpuregs_reg[24][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.411
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.071 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.175 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.200 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.225 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.248 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.281 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.320 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.340 | 
     | g221846             | A v -> Z v   | XOR2_X1  | 0.056 |   0.290 |    0.396 | 
     | FE_RC_508_0         | A v -> ZN ^  | INV_X1   | 0.019 |   0.309 |    0.415 | 
     | FE_RC_507_0         | A1 ^ -> ZN v | AOI22_X2 | 0.017 |   0.326 |    0.432 | 
     | FE_RC_506_0         | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.345 |    0.451 | 
     | FE_OCPC386_n_33893  | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.383 |    0.489 | 
     | g214759             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.398 |    0.504 | 
     | FE_RC_996_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.411 |    0.517 | 
     | cpuregs_reg[24][21] | D ^          | DFF_X1   | 0.000 |   0.411 |    0.517 | 
     +----------------------------------------------------------------------------+ 
Path 1263: MET Setup Check with Pin cpuregs_reg[21][21]/CK 
Endpoint:   cpuregs_reg[21][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.411
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.071 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.175 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.200 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.225 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.248 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.281 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.320 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.340 | 
     | g221846             | A v -> Z v   | XOR2_X1  | 0.056 |   0.290 |    0.396 | 
     | FE_RC_508_0         | A v -> ZN ^  | INV_X1   | 0.019 |   0.309 |    0.415 | 
     | FE_RC_507_0         | A1 ^ -> ZN v | AOI22_X2 | 0.017 |   0.326 |    0.432 | 
     | FE_RC_506_0         | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.345 |    0.451 | 
     | FE_OCPC386_n_33893  | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.383 |    0.489 | 
     | g207618             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.398 |    0.504 | 
     | FE_RC_733_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.411 |    0.517 | 
     | cpuregs_reg[21][21] | D ^          | DFF_X1   | 0.000 |   0.411 |    0.517 | 
     +----------------------------------------------------------------------------+ 
Path 1264: MET Setup Check with Pin cpuregs_reg[14][21]/CK 
Endpoint:   cpuregs_reg[14][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.411
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.071 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.175 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.200 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.225 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.248 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.281 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.320 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.340 | 
     | g221846             | A v -> Z v   | XOR2_X1  | 0.056 |   0.290 |    0.396 | 
     | FE_RC_508_0         | A v -> ZN ^  | INV_X1   | 0.019 |   0.309 |    0.415 | 
     | FE_RC_507_0         | A1 ^ -> ZN v | AOI22_X2 | 0.017 |   0.326 |    0.432 | 
     | FE_RC_506_0         | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.345 |    0.451 | 
     | FE_OCPC386_n_33893  | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.383 |    0.489 | 
     | g226246             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.398 |    0.504 | 
     | FE_RC_688_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.411 |    0.517 | 
     | cpuregs_reg[14][21] | D ^          | DFF_X1   | 0.000 |   0.411 |    0.517 | 
     +----------------------------------------------------------------------------+ 
Path 1265: MET Setup Check with Pin cpuregs_reg[13][21]/CK 
Endpoint:   cpuregs_reg[13][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.411
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.071 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.175 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.200 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.225 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.248 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.281 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.320 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.340 | 
     | g221846             | A v -> Z v   | XOR2_X1  | 0.056 |   0.290 |    0.396 | 
     | FE_RC_508_0         | A v -> ZN ^  | INV_X1   | 0.019 |   0.309 |    0.415 | 
     | FE_RC_507_0         | A1 ^ -> ZN v | AOI22_X2 | 0.017 |   0.326 |    0.432 | 
     | FE_RC_506_0         | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.345 |    0.451 | 
     | FE_OCPC386_n_33893  | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.383 |    0.489 | 
     | g207622             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.398 |    0.504 | 
     | FE_RC_727_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.411 |    0.517 | 
     | cpuregs_reg[13][21] | D ^          | DFF_X1   | 0.000 |   0.411 |    0.517 | 
     +----------------------------------------------------------------------------+ 
Path 1266: MET Setup Check with Pin cpuregs_reg[12][21]/CK 
Endpoint:   cpuregs_reg[12][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.411
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.071 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.175 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.200 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.225 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.248 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.281 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.320 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.340 | 
     | g221846             | A v -> Z v   | XOR2_X1  | 0.056 |   0.290 |    0.396 | 
     | FE_RC_508_0         | A v -> ZN ^  | INV_X1   | 0.019 |   0.309 |    0.415 | 
     | FE_RC_507_0         | A1 ^ -> ZN v | AOI22_X2 | 0.017 |   0.326 |    0.432 | 
     | FE_RC_506_0         | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.345 |    0.451 | 
     | FE_OCPC386_n_33893  | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.383 |    0.489 | 
     | g207615             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.398 |    0.504 | 
     | FE_RC_763_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.411 |    0.517 | 
     | cpuregs_reg[12][21] | D ^          | DFF_X1   | 0.000 |   0.411 |    0.517 | 
     +----------------------------------------------------------------------------+ 
Path 1267: MET Setup Check with Pin cpuregs_reg[5][21]/CK 
Endpoint:   cpuregs_reg[5][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.411
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.071 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.175 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.200 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.225 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.248 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.281 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.320 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.340 | 
     | g221846             | A v -> Z v   | XOR2_X1  | 0.056 |   0.290 |    0.396 | 
     | FE_RC_508_0         | A v -> ZN ^  | INV_X1   | 0.019 |   0.309 |    0.415 | 
     | FE_RC_507_0         | A1 ^ -> ZN v | AOI22_X2 | 0.017 |   0.326 |    0.432 | 
     | FE_RC_506_0         | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.345 |    0.451 | 
     | FE_OCPC386_n_33893  | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.383 |    0.489 | 
     | g207619             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.398 |    0.504 | 
     | FE_RC_690_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.411 |    0.517 | 
     | cpuregs_reg[5][21]  | D ^          | DFF_X1   | 0.000 |   0.411 |    0.517 | 
     +----------------------------------------------------------------------------+ 
Path 1268: MET Setup Check with Pin cpuregs_reg[4][21]/CK 
Endpoint:   cpuregs_reg[4][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.411
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.071 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.175 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.200 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.225 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.248 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.281 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.320 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.340 | 
     | g221846             | A v -> Z v   | XOR2_X1  | 0.056 |   0.290 |    0.396 | 
     | FE_RC_508_0         | A v -> ZN ^  | INV_X1   | 0.019 |   0.309 |    0.415 | 
     | FE_RC_507_0         | A1 ^ -> ZN v | AOI22_X2 | 0.017 |   0.326 |    0.432 | 
     | FE_RC_506_0         | A1 v -> ZN ^ | NAND2_X4 | 0.019 |   0.345 |    0.451 | 
     | FE_OCPC386_n_33893  | A ^ -> Z ^   | BUF_X2   | 0.038 |   0.383 |    0.489 | 
     | g207620             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.398 |    0.504 | 
     | FE_RC_725_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.411 |    0.517 | 
     | cpuregs_reg[4][21]  | D ^          | DFF_X1   | 0.000 |   0.411 |    0.517 | 
     +----------------------------------------------------------------------------+ 
Path 1269: MET Setup Check with Pin count_instr_reg[53]/CK 
Endpoint:   count_instr_reg[53]/D (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.006
- Setup                         0.035
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.470
- Arrival Time                  0.364
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.072 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.183 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.219 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.325 | 
     | FE_OFC25_n_14687           | A ^ -> Z ^   | BUF_X4   | 0.085 |   0.303 |    0.409 | 
     | g163                       | B1 ^ -> ZN v | AOI22_X1 | 0.031 |   0.334 |    0.440 | 
     | FE_RC_1014_0               | A1 v -> ZN ^ | OAI22_X1 | 0.030 |   0.364 |    0.470 | 
     | count_instr_reg[53]        | D ^          | DFF_X1   | 0.000 |   0.364 |    0.470 | 
     +-----------------------------------------------------------------------------------+ 
Path 1270: MET Setup Check with Pin cpuregs_reg[20][28]/CK 
Endpoint:   cpuregs_reg[20][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.409
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.072 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.176 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.200 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.225 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.248 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.282 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.319 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.347 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.393 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.411 | 
     | FE_RC_2486_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.321 |    0.427 | 
     | FE_RC_2485_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.341 |    0.447 | 
     | FE_OCPC379_n_33892  | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.376 |    0.483 | 
     | g222738             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.391 |    0.497 | 
     | g197017             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.409 |    0.516 | 
     | cpuregs_reg[20][28] | D ^          | DFF_X1   | 0.000 |   0.409 |    0.516 | 
     +----------------------------------------------------------------------------+ 
Path 1271: MET Setup Check with Pin cpuregs_reg[4][28]/CK 
Endpoint:   cpuregs_reg[4][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.409
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.072 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.176 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.200 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.225 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.248 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.282 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.319 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.347 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.393 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.411 | 
     | FE_RC_2486_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.321 |    0.427 | 
     | FE_RC_2485_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.341 |    0.447 | 
     | FE_OCPC379_n_33892  | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.376 |    0.483 | 
     | g207654             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.391 |    0.497 | 
     | g197091             | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.409 |    0.516 | 
     | cpuregs_reg[4][28]  | D ^          | DFF_X1   | 0.000 |   0.409 |    0.516 | 
     +----------------------------------------------------------------------------+ 
Path 1272: MET Setup Check with Pin cpuregs_reg[26][0]/CK 
Endpoint:   cpuregs_reg[26][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.334
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.072 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.171 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.209 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.241 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.268 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.288 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.319 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.352 | 
     | g226148            | A1 ^ -> ZN ^ | AND2_X4  | 0.053 |   0.299 |    0.405 | 
     | g198819            | A ^ -> ZN v  | INV_X2   | 0.012 |   0.311 |    0.417 | 
     | g225997            | B1 v -> ZN ^ | OAI21_X1 | 0.023 |   0.334 |    0.440 | 
     | cpuregs_reg[26][0] | D ^          | DFF_X1   | 0.000 |   0.334 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1273: MET Setup Check with Pin cpuregs_reg[26][1]/CK 
Endpoint:   cpuregs_reg[26][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.334
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.072 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.171 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.209 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.241 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.268 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.288 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.319 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.352 | 
     | g226148            | A1 ^ -> ZN ^ | AND2_X4  | 0.053 |   0.299 |    0.405 | 
     | g198819            | A ^ -> ZN v  | INV_X2   | 0.012 |   0.311 |    0.417 | 
     | g196824            | B1 v -> ZN ^ | OAI21_X1 | 0.023 |   0.334 |    0.440 | 
     | cpuregs_reg[26][1] | D ^          | DFF_X1   | 0.000 |   0.334 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1274: MET Setup Check with Pin cpuregs_reg[24][3]/CK 
Endpoint:   cpuregs_reg[24][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.334
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.072 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.171 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.209 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.241 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.268 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.288 | 
     | FE_RC_1022_0       | A1 ^ -> ZN ^ | AND3_X4  | 0.054 |   0.235 |    0.341 | 
     | g226463            | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.296 |    0.403 | 
     | g214736            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.313 |    0.420 | 
     | g197187            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.334 |    0.440 | 
     | cpuregs_reg[24][3] | D ^          | DFF_X1   | 0.000 |   0.334 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1275: MET Setup Check with Pin cpuregs_reg[24][2]/CK 
Endpoint:   cpuregs_reg[24][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.334
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.072 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.171 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.209 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.241 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.268 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.288 | 
     | FE_RC_1022_0       | A1 ^ -> ZN ^ | AND3_X4  | 0.054 |   0.235 |    0.341 | 
     | g226463            | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.296 |    0.403 | 
     | g214739            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.313 |    0.420 | 
     | g197185            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.334 |    0.440 | 
     | cpuregs_reg[24][2] | D ^          | DFF_X1   | 0.000 |   0.334 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1276: MET Setup Check with Pin cpuregs_reg[26][2]/CK 
Endpoint:   cpuregs_reg[26][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.334
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.072 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.171 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.209 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.241 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.268 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.288 | 
     | g226138            | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.319 | 
     | g226141            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.352 | 
     | g226148            | A1 ^ -> ZN ^ | AND2_X4  | 0.053 |   0.299 |    0.405 | 
     | g198819            | A ^ -> ZN v  | INV_X2   | 0.012 |   0.311 |    0.417 | 
     | g196757            | B1 v -> ZN ^ | OAI21_X1 | 0.023 |   0.334 |    0.440 | 
     | cpuregs_reg[26][2] | D ^          | DFF_X1   | 0.000 |   0.334 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1277: MET Setup Check with Pin cpuregs_reg[6][0]/CK 
Endpoint:   cpuregs_reg[6][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.330
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.072 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.171 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.209 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.241 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.268 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.288 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.226 |    0.333 | 
     | FE_OCPC117_n_33777 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.254 |    0.361 | 
     | g198836_dup227449  | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.296 |    0.403 | 
     | g207540            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.311 |    0.418 | 
     | g197209            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.330 |    0.436 | 
     | cpuregs_reg[6][0]  | D ^          | DFF_X1   | 0.000 |   0.330 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 1278: MET Setup Check with Pin cpuregs_reg[24][1]/CK 
Endpoint:   cpuregs_reg[24][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.334
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.072 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.171 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.209 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.241 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.268 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.288 | 
     | FE_RC_1022_0       | A1 ^ -> ZN ^ | AND3_X4  | 0.054 |   0.235 |    0.341 | 
     | g226463            | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.296 |    0.403 | 
     | g214737            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.313 |    0.420 | 
     | g197182            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.334 |    0.440 | 
     | cpuregs_reg[24][1] | D ^          | DFF_X1   | 0.000 |   0.334 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1279: MET Setup Check with Pin cpuregs_reg[24][0]/CK 
Endpoint:   cpuregs_reg[24][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.333
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.073 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.172 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.210 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.242 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.269 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.289 | 
     | FE_RC_1022_0       | A1 ^ -> ZN ^ | AND3_X4  | 0.054 |   0.235 |    0.342 | 
     | g226463            | A1 ^ -> ZN ^ | AND2_X4  | 0.061 |   0.296 |    0.404 | 
     | g214743            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.313 |    0.421 | 
     | g197180            | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.333 |    0.440 | 
     | cpuregs_reg[24][0] | D ^          | DFF_X1   | 0.000 |   0.333 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1280: MET Setup Check with Pin mem_addr_reg[17]/CK 
Endpoint:   mem_addr_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.277
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.072 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.106 |   0.071 |    0.178 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.040 |   0.111 |    0.219 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.018 |   0.129 |    0.237 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.295 | 
     | g90180__8780     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.269 |    0.377 | 
     | g90161           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.384 | 
     | mem_addr_reg[17] | D v          | SDFF_X1   | 0.000 |   0.277 |    0.384 | 
     +--------------------------------------------------------------------------+ 
Path 1281: MET Setup Check with Pin mem_addr_reg[16]/CK 
Endpoint:   mem_addr_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.277
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.072 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.106 |   0.071 |    0.178 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.040 |   0.111 |    0.219 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.018 |   0.129 |    0.237 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.295 | 
     | g90181__4296     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.269 |    0.377 | 
     | g90162           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.384 | 
     | mem_addr_reg[16] | D v          | SDFF_X1   | 0.000 |   0.277 |    0.384 | 
     +--------------------------------------------------------------------------+ 
Path 1282: MET Setup Check with Pin mem_addr_reg[12]/CK 
Endpoint:   mem_addr_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.277
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.072 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.106 |   0.071 |    0.178 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.040 |   0.111 |    0.219 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.018 |   0.129 |    0.237 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.295 | 
     | g90099__2683     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.269 |    0.377 | 
     | g90096           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.384 | 
     | mem_addr_reg[12] | D v          | SDFF_X1   | 0.000 |   0.277 |    0.384 | 
     +--------------------------------------------------------------------------+ 
Path 1283: MET Setup Check with Pin mem_addr_reg[11]/CK 
Endpoint:   mem_addr_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.277
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.072 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.106 |   0.071 |    0.178 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.040 |   0.111 |    0.219 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.018 |   0.129 |    0.237 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.295 | 
     | g90100__1309     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.269 |    0.377 | 
     | g90097           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.384 | 
     | mem_addr_reg[11] | D v          | SDFF_X1   | 0.000 |   0.277 |    0.384 | 
     +--------------------------------------------------------------------------+ 
Path 1284: MET Setup Check with Pin mem_addr_reg[9]/CK 
Endpoint:   mem_addr_reg[9]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.277
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.072 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.106 |   0.071 |    0.178 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.040 |   0.111 |    0.219 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.018 |   0.129 |    0.237 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.295 | 
     | g90202__2391     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.269 |    0.377 | 
     | g90190           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.384 | 
     | mem_addr_reg[9]  | D v          | SDFF_X1   | 0.000 |   0.277 |    0.384 | 
     +--------------------------------------------------------------------------+ 
Path 1285: MET Setup Check with Pin mem_addr_reg[7]/CK 
Endpoint:   mem_addr_reg[7]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.277
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.072 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.106 |   0.071 |    0.178 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.040 |   0.111 |    0.219 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.018 |   0.129 |    0.237 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.295 | 
     | g90107__2391     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.269 |    0.377 | 
     | g90103           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.384 | 
     | mem_addr_reg[7]  | D v          | SDFF_X1   | 0.000 |   0.277 |    0.384 | 
     +--------------------------------------------------------------------------+ 
Path 1286: MET Setup Check with Pin mem_addr_reg[6]/CK 
Endpoint:   mem_addr_reg[6]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.277
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.072 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.106 |   0.071 |    0.178 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.040 |   0.111 |    0.219 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.018 |   0.129 |    0.237 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.295 | 
     | g90112__7118     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.269 |    0.377 | 
     | g90110           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.384 | 
     | mem_addr_reg[6]  | D v          | SDFF_X1   | 0.000 |   0.277 |    0.384 | 
     +--------------------------------------------------------------------------+ 
Path 1287: MET Setup Check with Pin mem_addr_reg[5]/CK 
Endpoint:   mem_addr_reg[5]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.277
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.072 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.106 |   0.071 |    0.178 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.040 |   0.111 |    0.219 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.018 |   0.129 |    0.237 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.295 | 
     | g90113__8757     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.269 |    0.377 | 
     | g90111           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.384 | 
     | mem_addr_reg[5]  | D v          | SDFF_X1   | 0.000 |   0.277 |    0.384 | 
     +--------------------------------------------------------------------------+ 
Path 1288: MET Setup Check with Pin mem_addr_reg[4]/CK 
Endpoint:   mem_addr_reg[4]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.277
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.072 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.106 |   0.071 |    0.178 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.040 |   0.111 |    0.219 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.018 |   0.129 |    0.237 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.295 | 
     | g90106__2900     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.269 |    0.377 | 
     | g90102           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.384 | 
     | mem_addr_reg[4]  | D v          | SDFF_X1   | 0.000 |   0.277 |    0.384 | 
     +--------------------------------------------------------------------------+ 
Path 1289: MET Setup Check with Pin cpuregs_reg[15][0]/CK 
Endpoint:   cpuregs_reg[15][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.330
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.073 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.172 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.210 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.243 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.269 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.289 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.226 |    0.334 | 
     | FE_OCPC117_n_33777 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.254 |    0.362 | 
     | g198878_dup227450  | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.296 |    0.404 | 
     | g215881            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.311 |    0.419 | 
     | g218203            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.330 |    0.438 | 
     | cpuregs_reg[15][0] | D ^          | DFF_X1   | 0.000 |   0.330 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1290: MET Setup Check with Pin cpuregs_reg[22][3]/CK 
Endpoint:   cpuregs_reg[22][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.329
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.073 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.172 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.210 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.243 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.269 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.289 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.324 | 
     | FE_OCPC46_n_25565  | A ^ -> Z ^   | BUF_X4   | 0.033 |   0.249 |    0.357 | 
     | g198848_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.294 |    0.402 | 
     | g213204            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.309 |    0.417 | 
     | g218295            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.329 |    0.438 | 
     | cpuregs_reg[22][3] | D ^          | DFF_X1   | 0.000 |   0.329 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1291: MET Setup Check with Pin cpuregs_reg[22][2]/CK 
Endpoint:   cpuregs_reg[22][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.329
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.073 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.172 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.210 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.243 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.269 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.289 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.324 | 
     | FE_OCPC46_n_25565  | A ^ -> Z ^   | BUF_X4   | 0.033 |   0.249 |    0.357 | 
     | g198848_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.294 |    0.402 | 
     | g213201            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.309 |    0.417 | 
     | g218314            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.329 |    0.438 | 
     | cpuregs_reg[22][2] | D ^          | DFF_X1   | 0.000 |   0.329 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1292: MET Setup Check with Pin cpuregs_reg[22][1]/CK 
Endpoint:   cpuregs_reg[22][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.329
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.074 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.172 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.211 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.243 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.269 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.289 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.324 | 
     | FE_OCPC46_n_25565  | A ^ -> Z ^   | BUF_X4   | 0.033 |   0.249 |    0.357 | 
     | g198848_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.294 |    0.402 | 
     | g213202            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.309 |    0.417 | 
     | g218311            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.329 |    0.438 | 
     | cpuregs_reg[22][1] | D ^          | DFF_X1   | 0.000 |   0.329 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1293: MET Setup Check with Pin cpuregs_reg[15][3]/CK 
Endpoint:   cpuregs_reg[15][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.332
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.074 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.173 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.211 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.243 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.270 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.290 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.226 |    0.334 | 
     | FE_OCPC117_n_33777 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.254 |    0.363 | 
     | g198878_dup227450  | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.296 |    0.405 | 
     | g215885            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.311 |    0.420 | 
     | g218183            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.332 |    0.440 | 
     | cpuregs_reg[15][3] | D ^          | DFF_X1   | 0.000 |   0.332 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1294: MET Setup Check with Pin cpuregs_reg[30][1]/CK 
Endpoint:   cpuregs_reg[30][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.329
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.074 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.173 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.211 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.244 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.270 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.290 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.325 | 
     | g227806            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.366 | 
     | FE_OCPC444_n_34134 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.283 |    0.392 | 
     | FE_DBTC0_n_34134   | A ^ -> ZN v  | INV_X1   | 0.012 |   0.295 |    0.404 | 
     | g227701            | B1 v -> ZN ^ | OAI22_X1 | 0.034 |   0.329 |    0.438 | 
     | cpuregs_reg[30][1] | D ^          | DFF_X1   | 0.000 |   0.329 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1295: MET Setup Check with Pin mem_addr_reg[31]/CK 
Endpoint:   mem_addr_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.386
- Arrival Time                  0.277
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.074 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.106 |   0.071 |    0.180 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.040 |   0.111 |    0.220 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.018 |   0.129 |    0.239 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.297 | 
     | g90209__7114     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.269 |    0.378 | 
     | g90194           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.386 | 
     | mem_addr_reg[31] | D v          | SDFF_X1   | 0.000 |   0.277 |    0.386 | 
     +--------------------------------------------------------------------------+ 
Path 1296: MET Setup Check with Pin mem_addr_reg[29]/CK 
Endpoint:   mem_addr_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.386
- Arrival Time                  0.277
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.074 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.106 |   0.071 |    0.180 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.040 |   0.111 |    0.220 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.018 |   0.129 |    0.239 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.297 | 
     | g90178__1857     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.269 |    0.378 | 
     | g90159           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.386 | 
     | mem_addr_reg[29] | D v          | SDFF_X1   | 0.000 |   0.277 |    0.386 | 
     +--------------------------------------------------------------------------+ 
Path 1297: MET Setup Check with Pin mem_addr_reg[27]/CK 
Endpoint:   mem_addr_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.386
- Arrival Time                  0.277
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.074 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.106 |   0.071 |    0.180 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.040 |   0.111 |    0.220 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.018 |   0.129 |    0.239 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.297 | 
     | g90208__5703     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.269 |    0.378 | 
     | g90193           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.386 | 
     | mem_addr_reg[27] | D v          | SDFF_X1   | 0.000 |   0.277 |    0.386 | 
     +--------------------------------------------------------------------------+ 
Path 1298: MET Setup Check with Pin mem_addr_reg[25]/CK 
Endpoint:   mem_addr_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.386
- Arrival Time                  0.277
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.074 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.106 |   0.071 |    0.180 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.040 |   0.111 |    0.220 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.018 |   0.129 |    0.239 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.297 | 
     | g90179__9906     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.269 |    0.378 | 
     | g90160           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.386 | 
     | mem_addr_reg[25] | D v          | SDFF_X1   | 0.000 |   0.277 |    0.386 | 
     +--------------------------------------------------------------------------+ 
Path 1299: MET Setup Check with Pin mem_addr_reg[21]/CK 
Endpoint:   mem_addr_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.386
- Arrival Time                  0.277
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.074 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.106 |   0.071 |    0.180 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.040 |   0.111 |    0.220 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.018 |   0.129 |    0.239 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.297 | 
     | g90201__2900     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.269 |    0.378 | 
     | g90189           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.386 | 
     | mem_addr_reg[21] | D v          | SDFF_X1   | 0.000 |   0.277 |    0.386 | 
     +--------------------------------------------------------------------------+ 
Path 1300: MET Setup Check with Pin mem_wordsize_reg[0]/CK 
Endpoint:   mem_wordsize_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.328
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]    | CK ^         |          |       |  -0.035 |    0.074 | 
     | mem_state_reg[0]    | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.178 | 
     | g197                | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.226 | 
     | g193                | A1 v -> ZN ^ | AOI22_X2 | 0.031 |   0.146 |    0.256 | 
     | g209212             | A1 ^ -> ZN v | NOR2_X2  | 0.017 |   0.163 |    0.273 | 
     | g205416             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.198 |    0.308 | 
     | g209468             | A1 ^ -> ZN v | NOR2_X1  | 0.020 |   0.217 |    0.327 | 
     | g198898             | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.250 |    0.359 | 
     | g198165             | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.280 |    0.390 | 
     | g197623             | A v -> ZN ^  | INV_X1   | 0.021 |   0.302 |    0.411 | 
     | g196546             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.315 |    0.424 | 
     | g194511__222914     | A1 v -> ZN ^ | NAND3_X1 | 0.014 |   0.328 |    0.438 | 
     | mem_wordsize_reg[0] | D ^          | DFF_X1   | 0.000 |   0.328 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 1301: MET Setup Check with Pin mem_addr_reg[19]/CK 
Endpoint:   mem_addr_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.273
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.074 | 
     | mem_do_rinst_reg | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.082 |    0.192 | 
     | g90388__9906     | A1 ^ -> ZN v | NOR2_X1   | 0.017 |   0.099 |    0.209 | 
     | FE_OFC1_n_7320   | A v -> Z v   | CLKBUF_X3 | 0.071 |   0.170 |    0.280 | 
     | g90210__5266     | C1 v -> ZN ^ | AOI222_X1 | 0.095 |   0.265 |    0.375 | 
     | g90195           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.273 |    0.383 | 
     | mem_addr_reg[19] | D v          | SDFF_X1   | 0.000 |   0.273 |    0.383 | 
     +--------------------------------------------------------------------------+ 
Path 1302: MET Setup Check with Pin mem_addr_reg[18]/CK 
Endpoint:   mem_addr_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.273
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.074 | 
     | mem_do_rinst_reg | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.082 |    0.192 | 
     | g90388__9906     | A1 ^ -> ZN v | NOR2_X1   | 0.017 |   0.099 |    0.209 | 
     | FE_OFC1_n_7320   | A v -> Z v   | CLKBUF_X3 | 0.071 |   0.170 |    0.280 | 
     | g90094__4547     | C1 v -> ZN ^ | AOI222_X1 | 0.095 |   0.265 |    0.375 | 
     | g90093           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.273 |    0.383 | 
     | mem_addr_reg[18] | D v          | SDFF_X1   | 0.000 |   0.273 |    0.383 | 
     +--------------------------------------------------------------------------+ 
Path 1303: MET Setup Check with Pin mem_wordsize_reg[1]/CK 
Endpoint:   mem_wordsize_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.328
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]    | CK ^         |          |       |  -0.035 |    0.075 | 
     | mem_state_reg[0]    | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.178 | 
     | g197                | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.226 | 
     | g193                | A1 v -> ZN ^ | AOI22_X2 | 0.031 |   0.146 |    0.256 | 
     | g209212             | A1 ^ -> ZN v | NOR2_X2  | 0.017 |   0.163 |    0.274 | 
     | g205416             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.198 |    0.308 | 
     | g209468             | A1 ^ -> ZN v | NOR2_X1  | 0.020 |   0.217 |    0.327 | 
     | g198898             | A1 v -> ZN ^ | NOR2_X1  | 0.032 |   0.250 |    0.360 | 
     | g198165             | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.280 |    0.391 | 
     | g197623             | A v -> ZN ^  | INV_X1   | 0.021 |   0.302 |    0.412 | 
     | g196547             | A1 ^ -> ZN v | NAND2_X1 | 0.013 |   0.315 |    0.425 | 
     | g194512__214369     | A1 v -> ZN ^ | NAND3_X1 | 0.013 |   0.328 |    0.438 | 
     | mem_wordsize_reg[1] | D ^          | DFF_X1   | 0.000 |   0.328 |    0.438 | 
     +----------------------------------------------------------------------------+ 
Path 1304: MET Setup Check with Pin cpuregs_reg[22][0]/CK 
Endpoint:   cpuregs_reg[22][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.327
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.076 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.175 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.213 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.245 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.272 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.292 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.326 | 
     | FE_OCPC46_n_25565  | A ^ -> Z ^   | BUF_X4   | 0.033 |   0.249 |    0.359 | 
     | g198848_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.294 |    0.404 | 
     | g213200            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.309 |    0.419 | 
     | g218315            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.327 |    0.438 | 
     | cpuregs_reg[22][0] | D ^          | DFF_X1   | 0.000 |   0.327 |    0.438 | 
     +---------------------------------------------------------------------------+ 
Path 1305: MET Setup Check with Pin cpuregs_reg[31][3]/CK 
Endpoint:   cpuregs_reg[31][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.329
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.076 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.175 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.213 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.246 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.272 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.292 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.327 | 
     | FE_OCPC46_n_25565  | A ^ -> Z ^   | BUF_X4   | 0.033 |   0.249 |    0.360 | 
     | g198867_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.294 |    0.405 | 
     | g213239            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.309 |    0.420 | 
     | g215714            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.329 |    0.440 | 
     | cpuregs_reg[31][3] | D ^          | DFF_X1   | 0.000 |   0.329 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1306: MET Setup Check with Pin cpuregs_reg[31][2]/CK 
Endpoint:   cpuregs_reg[31][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.329
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.076 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.175 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.213 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.246 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.272 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.292 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.327 | 
     | FE_OCPC46_n_25565  | A ^ -> Z ^   | BUF_X4   | 0.033 |   0.249 |    0.360 | 
     | g198867_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.294 |    0.405 | 
     | g213236            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.309 |    0.420 | 
     | g215718            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.329 |    0.440 | 
     | cpuregs_reg[31][2] | D ^          | DFF_X1   | 0.000 |   0.329 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1307: MET Setup Check with Pin cpuregs_reg[31][1]/CK 
Endpoint:   cpuregs_reg[31][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.329
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.076 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.175 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.213 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.246 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.272 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.292 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.327 | 
     | FE_OCPC46_n_25565  | A ^ -> Z ^   | BUF_X4   | 0.033 |   0.249 |    0.360 | 
     | g198867_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.294 |    0.405 | 
     | g213238            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.309 |    0.420 | 
     | g215737            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.329 |    0.440 | 
     | cpuregs_reg[31][1] | D ^          | DFF_X1   | 0.000 |   0.329 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1308: MET Setup Check with Pin cpuregs_reg[30][4]/CK 
Endpoint:   cpuregs_reg[30][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.333
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.077 | 
     | reg_pc_reg[2]       | CK ^ -> Q ^  | DFF_X2   | 0.137 |   0.102 |    0.213 | 
     | FE_OCPC249_reg_pc_2 | A ^ -> Z ^   | BUF_X2   | 0.028 |   0.131 |    0.242 | 
     | add_1312_30_g219700 | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.166 |    0.278 | 
     | add_1312_30_g7583   | A ^ -> ZN v  | INV_X1   | 0.014 |   0.180 |    0.291 | 
     | add_1312_30_g7561   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.216 |    0.328 | 
     | FE_RC_1077_0        | A1 v -> ZN ^ | AOI22_X1 | 0.030 |   0.247 |    0.358 | 
     | g227600             | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.267 |    0.378 | 
     | FE_OCPC428_n_33932  | A v -> ZN ^  | INV_X2   | 0.022 |   0.289 |    0.400 | 
     | FE_OCPC431_n_33932  | A ^ -> ZN v  | INV_X4   | 0.019 |   0.307 |    0.418 | 
     | g225876             | A v -> ZN ^  | INV_X1   | 0.013 |   0.320 |    0.431 | 
     | g219614             | B2 ^ -> ZN v | OAI21_X1 | 0.013 |   0.333 |    0.445 | 
     | cpuregs_reg[30][4]  | D v          | DFF_X1   | 0.000 |   0.333 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 1309: MET Setup Check with Pin mem_addr_reg[15]/CK 
Endpoint:   mem_addr_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.273
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.076 | 
     | mem_do_rinst_reg | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.082 |    0.194 | 
     | g90388__9906     | A1 ^ -> ZN v | NOR2_X1   | 0.017 |   0.099 |    0.211 | 
     | FE_OFC1_n_7320   | A v -> Z v   | CLKBUF_X3 | 0.071 |   0.170 |    0.282 | 
     | g90182__3772     | C1 v -> ZN ^ | AOI222_X1 | 0.095 |   0.265 |    0.377 | 
     | g90163           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.273 |    0.384 | 
     | mem_addr_reg[15] | D v          | SDFF_X1   | 0.000 |   0.273 |    0.384 | 
     +--------------------------------------------------------------------------+ 
Path 1310: MET Setup Check with Pin mem_addr_reg[14]/CK 
Endpoint:   mem_addr_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.273
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.076 | 
     | mem_do_rinst_reg | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.082 |    0.194 | 
     | g90388__9906     | A1 ^ -> ZN v | NOR2_X1   | 0.017 |   0.099 |    0.211 | 
     | FE_OFC1_n_7320   | A v -> Z v   | CLKBUF_X3 | 0.071 |   0.170 |    0.282 | 
     | g90184__4547     | C1 v -> ZN ^ | AOI222_X1 | 0.095 |   0.265 |    0.377 | 
     | g90165           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.273 |    0.384 | 
     | mem_addr_reg[14] | D v          | SDFF_X1   | 0.000 |   0.273 |    0.384 | 
     +--------------------------------------------------------------------------+ 
Path 1311: MET Setup Check with Pin mem_addr_reg[13]/CK 
Endpoint:   mem_addr_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.273
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.076 | 
     | mem_do_rinst_reg | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.082 |    0.194 | 
     | g90388__9906     | A1 ^ -> ZN v | NOR2_X1   | 0.017 |   0.099 |    0.211 | 
     | FE_OFC1_n_7320   | A v -> Z v   | CLKBUF_X3 | 0.071 |   0.170 |    0.282 | 
     | g90098__9682     | C1 v -> ZN ^ | AOI222_X1 | 0.095 |   0.265 |    0.377 | 
     | g90095           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.273 |    0.384 | 
     | mem_addr_reg[13] | D v          | SDFF_X1   | 0.000 |   0.273 |    0.384 | 
     +--------------------------------------------------------------------------+ 
Path 1312: MET Setup Check with Pin mem_addr_reg[10]/CK 
Endpoint:   mem_addr_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.273
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.076 | 
     | mem_do_rinst_reg | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.082 |    0.194 | 
     | g90388__9906     | A1 ^ -> ZN v | NOR2_X1   | 0.017 |   0.099 |    0.211 | 
     | FE_OFC1_n_7320   | A v -> Z v   | CLKBUF_X3 | 0.071 |   0.170 |    0.282 | 
     | g90200__6877     | C1 v -> ZN ^ | AOI222_X1 | 0.095 |   0.265 |    0.377 | 
     | g90188           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.273 |    0.384 | 
     | mem_addr_reg[10] | D v          | SDFF_X1   | 0.000 |   0.273 |    0.384 | 
     +--------------------------------------------------------------------------+ 
Path 1313: MET Setup Check with Pin mem_addr_reg[8]/CK 
Endpoint:   mem_addr_reg[8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.273
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.076 | 
     | mem_do_rinst_reg | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.082 |    0.194 | 
     | g90388__9906     | A1 ^ -> ZN v | NOR2_X1   | 0.017 |   0.099 |    0.211 | 
     | FE_OFC1_n_7320   | A v -> Z v   | CLKBUF_X3 | 0.071 |   0.170 |    0.282 | 
     | g90204__7118     | C1 v -> ZN ^ | AOI222_X1 | 0.095 |   0.265 |    0.377 | 
     | g90191           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.273 |    0.384 | 
     | mem_addr_reg[8]  | D v          | SDFF_X1   | 0.000 |   0.273 |    0.384 | 
     +--------------------------------------------------------------------------+ 
Path 1314: MET Setup Check with Pin mem_addr_reg[3]/CK 
Endpoint:   mem_addr_reg[3]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.273
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.076 | 
     | mem_do_rinst_reg | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.082 |    0.194 | 
     | g90388__9906     | A1 ^ -> ZN v | NOR2_X1   | 0.017 |   0.099 |    0.211 | 
     | FE_OFC1_n_7320   | A v -> Z v   | CLKBUF_X3 | 0.071 |   0.170 |    0.282 | 
     | g90105__6877     | C1 v -> ZN ^ | AOI222_X1 | 0.095 |   0.265 |    0.377 | 
     | g90101           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.273 |    0.384 | 
     | mem_addr_reg[3]  | D v          | SDFF_X1   | 0.000 |   0.273 |    0.384 | 
     +--------------------------------------------------------------------------+ 
Path 1315: MET Setup Check with Pin instr_sltu_reg/CK 
Endpoint:   instr_sltu_reg/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.428
- Arrival Time                  0.316
= Slack Time                    0.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.035 |    0.078 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.163 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.086 |    0.199 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.133 |    0.246 | 
     | g200580             | A1 ^ -> ZN v | NAND3_X1 | 0.034 |   0.167 |    0.280 | 
     | g209849             | A2 v -> ZN v | OR4_X1   | 0.118 |   0.285 |    0.398 | 
     | g199221             | A1 v -> ZN ^ | OAI22_X1 | 0.030 |   0.316 |    0.428 | 
     | instr_sltu_reg      | D ^          | DFF_X1   | 0.000 |   0.316 |    0.428 | 
     +----------------------------------------------------------------------------+ 
Path 1316: MET Setup Check with Pin count_cycle_reg[23]/CK 
Endpoint:   count_cycle_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.328
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.035 |    0.077 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.188 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.106 |    0.219 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.047 |   0.154 |    0.266 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X2  | 0.074 |   0.228 |    0.341 | 
     | inc_add_1428_40_g1190   | A1 ^ -> ZN v | NAND4_X1 | 0.032 |   0.260 |    0.373 | 
     | inc_add_1428_40_g1127   | A v -> ZN v  | XNOR2_X1 | 0.041 |   0.301 |    0.414 | 
     | g201009                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.328 |    0.441 | 
     | count_cycle_reg[23]     | D v          | DFF_X1   | 0.000 |   0.328 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1317: MET Setup Check with Pin mem_addr_reg[30]/CK 
Endpoint:   mem_addr_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.386
- Arrival Time                  0.273
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.078 | 
     | mem_do_rinst_reg | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.082 |    0.195 | 
     | g90388__9906     | A1 ^ -> ZN v | NOR2_X1   | 0.017 |   0.099 |    0.212 | 
     | FE_OFC1_n_7320   | A v -> Z v   | CLKBUF_X3 | 0.071 |   0.170 |    0.283 | 
     | g90211__2250     | C1 v -> ZN ^ | AOI222_X1 | 0.095 |   0.265 |    0.378 | 
     | g90196           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.273 |    0.386 | 
     | mem_addr_reg[30] | D v          | SDFF_X1   | 0.000 |   0.273 |    0.386 | 
     +--------------------------------------------------------------------------+ 
Path 1318: MET Setup Check with Pin mem_addr_reg[28]/CK 
Endpoint:   mem_addr_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.386
- Arrival Time                  0.273
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.078 | 
     | mem_do_rinst_reg | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.082 |    0.195 | 
     | g90388__9906     | A1 ^ -> ZN v | NOR2_X1   | 0.017 |   0.099 |    0.212 | 
     | FE_OFC1_n_7320   | A v -> Z v   | CLKBUF_X3 | 0.071 |   0.170 |    0.283 | 
     | g90186__2683     | C1 v -> ZN ^ | AOI222_X1 | 0.095 |   0.265 |    0.378 | 
     | g90167           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.273 |    0.386 | 
     | mem_addr_reg[28] | D v          | SDFF_X1   | 0.000 |   0.273 |    0.386 | 
     +--------------------------------------------------------------------------+ 
Path 1319: MET Setup Check with Pin mem_addr_reg[26]/CK 
Endpoint:   mem_addr_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.386
- Arrival Time                  0.273
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.078 | 
     | mem_do_rinst_reg | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.082 |    0.195 | 
     | g90388__9906     | A1 ^ -> ZN v | NOR2_X1   | 0.017 |   0.099 |    0.212 | 
     | FE_OFC1_n_7320   | A v -> Z v   | CLKBUF_X3 | 0.071 |   0.170 |    0.283 | 
     | g90212__6083     | C1 v -> ZN ^ | AOI222_X1 | 0.095 |   0.265 |    0.378 | 
     | g90197           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.273 |    0.386 | 
     | mem_addr_reg[26] | D v          | SDFF_X1   | 0.000 |   0.273 |    0.386 | 
     +--------------------------------------------------------------------------+ 
Path 1320: MET Setup Check with Pin mem_addr_reg[24]/CK 
Endpoint:   mem_addr_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.386
- Arrival Time                  0.273
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.078 | 
     | mem_do_rinst_reg | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.082 |    0.195 | 
     | g90388__9906     | A1 ^ -> ZN v | NOR2_X1   | 0.017 |   0.099 |    0.212 | 
     | FE_OFC1_n_7320   | A v -> Z v   | CLKBUF_X3 | 0.071 |   0.170 |    0.283 | 
     | g90183__1474     | C1 v -> ZN ^ | AOI222_X1 | 0.095 |   0.265 |    0.378 | 
     | g90164           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.273 |    0.386 | 
     | mem_addr_reg[24] | D v          | SDFF_X1   | 0.000 |   0.273 |    0.386 | 
     +--------------------------------------------------------------------------+ 
Path 1321: MET Setup Check with Pin mem_addr_reg[23]/CK 
Endpoint:   mem_addr_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.386
- Arrival Time                  0.273
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.078 | 
     | mem_do_rinst_reg | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.082 |    0.195 | 
     | g90388__9906     | A1 ^ -> ZN v | NOR2_X1   | 0.017 |   0.099 |    0.212 | 
     | FE_OFC1_n_7320   | A v -> Z v   | CLKBUF_X3 | 0.071 |   0.170 |    0.283 | 
     | g90185__9682     | C1 v -> ZN ^ | AOI222_X1 | 0.095 |   0.265 |    0.378 | 
     | g90166           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.273 |    0.386 | 
     | mem_addr_reg[23] | D v          | SDFF_X1   | 0.000 |   0.273 |    0.386 | 
     +--------------------------------------------------------------------------+ 
Path 1322: MET Setup Check with Pin mem_addr_reg[22]/CK 
Endpoint:   mem_addr_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.386
- Arrival Time                  0.273
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.078 | 
     | mem_do_rinst_reg | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.082 |    0.195 | 
     | g90388__9906     | A1 ^ -> ZN v | NOR2_X1   | 0.017 |   0.099 |    0.212 | 
     | FE_OFC1_n_7320   | A v -> Z v   | CLKBUF_X3 | 0.071 |   0.170 |    0.283 | 
     | g90199__1309     | C1 v -> ZN ^ | AOI222_X1 | 0.095 |   0.265 |    0.378 | 
     | g90187           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.273 |    0.386 | 
     | mem_addr_reg[22] | D v          | SDFF_X1   | 0.000 |   0.273 |    0.386 | 
     +--------------------------------------------------------------------------+ 
Path 1323: MET Setup Check with Pin mem_addr_reg[20]/CK 
Endpoint:   mem_addr_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.386
- Arrival Time                  0.273
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.078 | 
     | mem_do_rinst_reg | CK ^ -> Q ^  | DFF_X1    | 0.118 |   0.082 |    0.195 | 
     | g90388__9906     | A1 ^ -> ZN v | NOR2_X1   | 0.017 |   0.099 |    0.212 | 
     | FE_OFC1_n_7320   | A v -> Z v   | CLKBUF_X3 | 0.071 |   0.170 |    0.283 | 
     | g90207__5953     | C1 v -> ZN ^ | AOI222_X1 | 0.095 |   0.265 |    0.378 | 
     | g90192           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.273 |    0.386 | 
     | mem_addr_reg[20] | D v          | SDFF_X1   | 0.000 |   0.273 |    0.386 | 
     +--------------------------------------------------------------------------+ 
Path 1324: MET Setup Check with Pin cpuregs_reg[5][28]/CK 
Endpoint:   cpuregs_reg[5][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.404
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.079 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.183 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.207 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.232 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.255 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.289 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.326 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.354 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.400 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.418 | 
     | FE_RC_2486_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.321 |    0.434 | 
     | FE_RC_2485_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.341 |    0.454 | 
     | FE_OCPC379_n_33892  | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.376 |    0.490 | 
     | g207653             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.391 |    0.504 | 
     | FE_RC_535_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.404 |    0.517 | 
     | cpuregs_reg[5][28]  | D ^          | DFF_X1   | 0.000 |   0.404 |    0.517 | 
     +----------------------------------------------------------------------------+ 
Path 1325: MET Setup Check with Pin cpuregs_reg[2][28]/CK 
Endpoint:   cpuregs_reg[2][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.404
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.079 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.183 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.207 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.232 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.255 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.289 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.326 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.354 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.400 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.418 | 
     | FE_RC_2486_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.321 |    0.434 | 
     | FE_RC_2485_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.341 |    0.454 | 
     | FE_OCPC379_n_33892  | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.376 |    0.490 | 
     | g212931             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.391 |    0.504 | 
     | FE_RC_539_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.404 |    0.517 | 
     | cpuregs_reg[2][28]  | D ^          | DFF_X1   | 0.000 |   0.404 |    0.517 | 
     +----------------------------------------------------------------------------+ 
Path 1326: MET Setup Check with Pin cpuregs_reg[31][0]/CK 
Endpoint:   cpuregs_reg[31][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.327
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.079 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.178 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.216 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.248 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.275 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.295 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.329 | 
     | FE_OCPC46_n_25565  | A ^ -> Z ^   | BUF_X4   | 0.033 |   0.249 |    0.362 | 
     | g198867_dup        | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.294 |    0.407 | 
     | g213235            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.309 |    0.422 | 
     | g215734            | A v -> ZN ^  | OAI21_X1 | 0.018 |   0.327 |    0.440 | 
     | cpuregs_reg[31][0] | D ^          | DFF_X1   | 0.000 |   0.327 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1327: MET Setup Check with Pin cpuregs_reg[29][28]/CK 
Endpoint:   cpuregs_reg[29][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.404
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.079 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.183 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.207 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.232 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.256 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.289 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.326 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.355 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.400 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.418 | 
     | FE_RC_2486_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.321 |    0.434 | 
     | FE_RC_2485_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.341 |    0.454 | 
     | FE_OCPC379_n_33892  | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.376 |    0.490 | 
     | g213104             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.391 |    0.505 | 
     | FE_RC_525_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.404 |    0.517 | 
     | cpuregs_reg[29][28] | D ^          | DFF_X1   | 0.000 |   0.404 |    0.517 | 
     +----------------------------------------------------------------------------+ 
Path 1328: MET Setup Check with Pin cpuregs_reg[21][28]/CK 
Endpoint:   cpuregs_reg[21][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.404
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.079 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.183 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.207 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.232 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.256 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.289 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.326 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.355 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.400 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.418 | 
     | FE_RC_2486_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.321 |    0.434 | 
     | FE_RC_2485_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.341 |    0.454 | 
     | FE_OCPC379_n_33892  | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.376 |    0.490 | 
     | g207656             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.391 |    0.505 | 
     | FE_RC_531_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.404 |    0.517 | 
     | cpuregs_reg[21][28] | D ^          | DFF_X1   | 0.000 |   0.404 |    0.517 | 
     +----------------------------------------------------------------------------+ 
Path 1329: MET Setup Check with Pin cpuregs_reg[12][28]/CK 
Endpoint:   cpuregs_reg[12][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.404
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.079 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.183 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.207 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.232 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.256 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.289 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.326 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.355 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.400 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.418 | 
     | FE_RC_2486_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.321 |    0.434 | 
     | FE_RC_2485_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.341 |    0.454 | 
     | FE_OCPC379_n_33892  | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.376 |    0.490 | 
     | g207650             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.391 |    0.505 | 
     | FE_RC_517_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.404 |    0.517 | 
     | cpuregs_reg[12][28] | D ^          | DFF_X1   | 0.000 |   0.404 |    0.517 | 
     +----------------------------------------------------------------------------+ 
Path 1330: MET Setup Check with Pin cpuregs_reg[3][28]/CK 
Endpoint:   cpuregs_reg[3][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.404
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.079 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.183 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.207 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.232 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.256 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.289 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.326 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.355 | 
     | g224776             | A v -> ZN v  | XNOR2_X1 | 0.045 |   0.286 |    0.400 | 
     | FE_RC_2595_0        | A v -> ZN ^  | INV_X2   | 0.018 |   0.304 |    0.418 | 
     | FE_RC_2486_0        | A1 ^ -> ZN v | NAND2_X2 | 0.016 |   0.321 |    0.434 | 
     | FE_RC_2485_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.341 |    0.454 | 
     | FE_OCPC379_n_33892  | A ^ -> Z ^   | BUF_X2   | 0.035 |   0.376 |    0.490 | 
     | g207647             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.391 |    0.505 | 
     | FE_RC_529_0         | A1 v -> ZN ^ | NAND2_X1 | 0.013 |   0.404 |    0.517 | 
     | cpuregs_reg[3][28]  | D ^          | DFF_X1   | 0.000 |   0.404 |    0.517 | 
     +----------------------------------------------------------------------------+ 
Path 1331: MET Setup Check with Pin mem_addr_reg[2]/CK 
Endpoint:   mem_addr_reg[2]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.075
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.391
- Arrival Time                  0.277
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |           |       |  -0.035 |    0.079 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1    | 0.106 |   0.071 |    0.185 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1   | 0.040 |   0.111 |    0.225 | 
     | g208376          | A ^ -> ZN v  | INV_X1    | 0.018 |   0.129 |    0.243 | 
     | g15              | A1 v -> ZN v | AND2_X1   | 0.059 |   0.188 |    0.302 | 
     | g90108__7675     | B1 v -> ZN ^ | AOI222_X1 | 0.081 |   0.269 |    0.383 | 
     | g90104           | A ^ -> ZN v  | INV_X1    | 0.008 |   0.277 |    0.391 | 
     | mem_addr_reg[2]  | D v          | SDFF_X1   | 0.000 |   0.277 |    0.391 | 
     +--------------------------------------------------------------------------+ 
Path 1332: MET Setup Check with Pin count_cycle_reg[28]/CK 
Endpoint:   count_cycle_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.327
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]     | CK ^         |          |       |  -0.035 |    0.079 | 
     | count_cycle_reg[16]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.190 | 
     | inc_add_1428_40_g1295   | A1 ^ -> ZN ^ | AND2_X1  | 0.041 |   0.117 |    0.232 | 
     | inc_add_1428_40_g210389 | A1 ^ -> ZN ^ | AND2_X1  | 0.046 |   0.163 |    0.277 | 
     | inc_add_1428_40_g1237   | A1 ^ -> ZN ^ | AND3_X1  | 0.071 |   0.234 |    0.348 | 
     | inc_add_1428_40_g1181   | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.261 |    0.375 | 
     | inc_add_1428_40_g1123   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.299 |    0.414 | 
     | g200964                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.327 |    0.441 | 
     | count_cycle_reg[28]     | D v          | DFF_X1   | 0.000 |   0.327 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1333: MET Setup Check with Pin count_cycle_reg[25]/CK 
Endpoint:   count_cycle_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.326
= Slack Time                    0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]     | CK ^         |          |       |  -0.035 |    0.080 | 
     | count_cycle_reg[16]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.190 | 
     | inc_add_1428_40_g1295   | A1 ^ -> ZN ^ | AND2_X1  | 0.041 |   0.117 |    0.232 | 
     | inc_add_1428_40_g210389 | A1 ^ -> ZN ^ | AND2_X1  | 0.046 |   0.163 |    0.278 | 
     | inc_add_1428_40_g1237   | A1 ^ -> ZN ^ | AND3_X1  | 0.071 |   0.234 |    0.348 | 
     | inc_add_1428_40_g209006 | A2 ^ -> ZN v | NAND3_X1 | 0.027 |   0.261 |    0.376 | 
     | inc_add_1428_40_g1125   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.299 |    0.414 | 
     | g200952                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.326 |    0.441 | 
     | count_cycle_reg[25]     | D v          | DFF_X1   | 0.000 |   0.326 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1334: MET Setup Check with Pin cpuregs_reg[7][0]/CK 
Endpoint:   cpuregs_reg[7][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.325
= Slack Time                    0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.080 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.179 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.217 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.250 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.276 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.296 | 
     | g227442            | A1 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.226 |    0.341 | 
     | FE_OCPC117_n_33777 | A ^ -> Z ^   | BUF_X8   | 0.028 |   0.254 |    0.369 | 
     | g227451            | A1 ^ -> ZN ^ | AND2_X4  | 0.054 |   0.309 |    0.424 | 
     | g222796            | B1 ^ -> ZN v | OAI21_X1 | 0.017 |   0.325 |    0.440 | 
     | cpuregs_reg[7][0]  | D v          | DFF_X1   | 0.000 |   0.325 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1335: MET Setup Check with Pin cpuregs_reg[17][3]/CK 
Endpoint:   cpuregs_reg[17][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.328
= Slack Time                    0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.081 | 
     | reg_pc_reg[2]       | CK ^ -> Q v  | DFF_X2   | 0.112 |   0.077 |    0.193 | 
     | FE_OCPC250_reg_pc_2 | A v -> Z v   | BUF_X2   | 0.029 |   0.106 |    0.222 | 
     | add_1312_30_g7601   | B v -> Z v   | XOR2_X1  | 0.054 |   0.160 |    0.276 | 
     | g200208             | B1 v -> ZN ^ | AOI22_X1 | 0.051 |   0.211 |    0.327 | 
     | g199893             | A2 ^ -> ZN v | NAND2_X2 | 0.067 |   0.278 |    0.393 | 
     | g213053             | A2 v -> ZN ^ | NAND2_X1 | 0.031 |   0.309 |    0.425 | 
     | g196817             | A ^ -> ZN v  | OAI21_X1 | 0.019 |   0.328 |    0.443 | 
     | cpuregs_reg[17][3]  | D v          | DFF_X1   | 0.000 |   0.328 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1336: MET Setup Check with Pin cpuregs_reg[7][3]/CK 
Endpoint:   cpuregs_reg[7][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.443
- Arrival Time                  0.328
= Slack Time                    0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.081 | 
     | reg_pc_reg[2]       | CK ^ -> Q v  | DFF_X2   | 0.112 |   0.077 |    0.193 | 
     | FE_OCPC250_reg_pc_2 | A v -> Z v   | BUF_X2   | 0.029 |   0.106 |    0.222 | 
     | add_1312_30_g7601   | B v -> Z v   | XOR2_X1  | 0.054 |   0.160 |    0.276 | 
     | g200208             | B1 v -> ZN ^ | AOI22_X1 | 0.051 |   0.211 |    0.327 | 
     | g199893             | A2 ^ -> ZN v | NAND2_X2 | 0.067 |   0.278 |    0.393 | 
     | g223938             | A2 v -> ZN ^ | NAND2_X1 | 0.031 |   0.309 |    0.425 | 
     | g197291             | A ^ -> ZN v  | OAI21_X1 | 0.019 |   0.328 |    0.443 | 
     | cpuregs_reg[7][3]   | D v          | DFF_X1   | 0.000 |   0.328 |    0.443 | 
     +----------------------------------------------------------------------------+ 
Path 1337: MET Setup Check with Pin cpuregs_reg[26][3]/CK 
Endpoint:   cpuregs_reg[26][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.444
- Arrival Time                  0.328
= Slack Time                    0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.081 | 
     | reg_pc_reg[2]       | CK ^ -> Q v  | DFF_X2   | 0.112 |   0.077 |    0.193 | 
     | FE_OCPC250_reg_pc_2 | A v -> Z v   | BUF_X2   | 0.029 |   0.106 |    0.222 | 
     | add_1312_30_g7601   | B v -> Z v   | XOR2_X1  | 0.054 |   0.160 |    0.276 | 
     | g200208             | B1 v -> ZN ^ | AOI22_X1 | 0.051 |   0.211 |    0.327 | 
     | g199893             | A2 ^ -> ZN v | NAND2_X2 | 0.067 |   0.278 |    0.394 | 
     | g197772             | A2 v -> ZN ^ | NAND2_X1 | 0.031 |   0.309 |    0.425 | 
     | g197264             | A ^ -> ZN v  | OAI21_X1 | 0.019 |   0.328 |    0.444 | 
     | cpuregs_reg[26][3]  | D v          | DFF_X1   | 0.000 |   0.328 |    0.444 | 
     +----------------------------------------------------------------------------+ 
Path 1338: MET Setup Check with Pin cpuregs_reg[7][2]/CK 
Endpoint:   cpuregs_reg[7][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.324
= Slack Time                    0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]  | CK ^         |          |       |  -0.035 |    0.082 | 
     | cpu_state_reg[7]  | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.180 | 
     | g200819           | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.219 | 
     | g200513           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.251 | 
     | FE_RC_1023_0      | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.277 | 
     | FE_RC_1024_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.297 | 
     | g227442           | A1 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.226 |    0.342 | 
     | g222799_dup227446 | A1 ^ -> ZN ^ | AND2_X2  | 0.060 |   0.286 |    0.403 | 
     | g223936           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.303 |    0.420 | 
     | g197287           | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.324 |    0.440 | 
     | cpuregs_reg[7][2] | D ^          | DFF_X1   | 0.000 |   0.324 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 1339: MET Setup Check with Pin cpuregs_reg[7][1]/CK 
Endpoint:   cpuregs_reg[7][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.324
= Slack Time                    0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]  | CK ^         |          |       |  -0.035 |    0.082 | 
     | cpu_state_reg[7]  | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.181 | 
     | g200819           | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.219 | 
     | g200513           | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.251 | 
     | FE_RC_1023_0      | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.278 | 
     | FE_RC_1024_0      | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.297 | 
     | g227442           | A1 ^ -> ZN ^ | AND2_X2  | 0.045 |   0.226 |    0.342 | 
     | g222799_dup227446 | A1 ^ -> ZN ^ | AND2_X2  | 0.060 |   0.286 |    0.403 | 
     | g223937           | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.303 |    0.420 | 
     | g197361           | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.324 |    0.440 | 
     | cpuregs_reg[7][1] | D ^          | DFF_X1   | 0.000 |   0.324 |    0.440 | 
     +--------------------------------------------------------------------------+ 
Path 1340: MET Setup Check with Pin cpuregs_reg[30][3]/CK 
Endpoint:   cpuregs_reg[30][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  0.328
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[2]       | CK ^         |          |       |  -0.035 |    0.082 | 
     | reg_pc_reg[2]       | CK ^ -> Q v  | DFF_X2   | 0.112 |   0.077 |    0.194 | 
     | FE_OCPC250_reg_pc_2 | A v -> Z v   | BUF_X2   | 0.029 |   0.106 |    0.223 | 
     | add_1312_30_g7601   | B v -> Z v   | XOR2_X1  | 0.054 |   0.160 |    0.277 | 
     | g200208             | B1 v -> ZN ^ | AOI22_X1 | 0.051 |   0.211 |    0.328 | 
     | g199893             | A2 ^ -> ZN v | NAND2_X2 | 0.067 |   0.278 |    0.394 | 
     | g227699             | A2 v -> ZN ^ | NAND2_X1 | 0.031 |   0.309 |    0.426 | 
     | g227698             | A ^ -> ZN v  | OAI21_X1 | 0.019 |   0.328 |    0.445 | 
     | cpuregs_reg[30][3]  | D v          | DFF_X1   | 0.000 |   0.328 |    0.445 | 
     +----------------------------------------------------------------------------+ 
Path 1341: MET Setup Check with Pin count_cycle_reg[15]/CK 
Endpoint:   count_cycle_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.323
= Slack Time                    0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.035 |    0.083 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.193 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.118 |    0.236 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.168 |    0.286 | 
     | inc_add_1428_40_g1207   | A1 ^ -> ZN ^ | AND2_X1  | 0.056 |   0.224 |    0.342 | 
     | inc_add_1428_40_g1199   | A1 ^ -> ZN v | NAND4_X1 | 0.031 |   0.255 |    0.373 | 
     | inc_add_1428_40_g1159   | A v -> ZN v  | XNOR2_X1 | 0.040 |   0.296 |    0.414 | 
     | g201169                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.323 |    0.441 | 
     | count_cycle_reg[15]     | D v          | DFF_X1   | 0.000 |   0.323 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1342: MET Setup Check with Pin instr_slt_reg/CK 
Endpoint:   instr_slt_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.316
= Slack Time                    0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.035 |    0.084 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.170 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.086 |    0.205 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.133 |    0.252 | 
     | g200580             | A1 ^ -> ZN v | NAND3_X1 | 0.034 |   0.167 |    0.286 | 
     | g209849             | A2 v -> ZN v | OR4_X1   | 0.118 |   0.285 |    0.404 | 
     | g205481             | A1 v -> ZN ^ | OAI22_X1 | 0.030 |   0.316 |    0.434 | 
     | instr_slt_reg       | D ^          | DFF_X1   | 0.000 |   0.316 |    0.434 | 
     +----------------------------------------------------------------------------+ 
Path 1343: MET Setup Check with Pin instr_sll_reg/CK 
Endpoint:   instr_sll_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.316
= Slack Time                    0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.035 |    0.084 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.170 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.086 |    0.205 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.133 |    0.252 | 
     | g200580             | A1 ^ -> ZN v | NAND3_X1 | 0.034 |   0.167 |    0.286 | 
     | g209849             | A2 v -> ZN v | OR4_X1   | 0.118 |   0.285 |    0.404 | 
     | g199219             | A1 v -> ZN ^ | OAI22_X1 | 0.030 |   0.316 |    0.434 | 
     | instr_sll_reg       | D ^          | DFF_X1   | 0.000 |   0.316 |    0.434 | 
     +----------------------------------------------------------------------------+ 
Path 1344: MET Setup Check with Pin instr_add_reg/CK 
Endpoint:   instr_add_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.316
= Slack Time                    0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.035 |    0.084 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.170 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.086 |    0.205 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.133 |    0.252 | 
     | g200580             | A1 ^ -> ZN v | NAND3_X1 | 0.034 |   0.167 |    0.286 | 
     | g209849             | A2 v -> ZN v | OR4_X1   | 0.118 |   0.285 |    0.404 | 
     | g199218             | A1 v -> ZN ^ | OAI22_X1 | 0.030 |   0.316 |    0.434 | 
     | instr_add_reg       | D ^          | DFF_X1   | 0.000 |   0.316 |    0.434 | 
     +----------------------------------------------------------------------------+ 
Path 1345: MET Setup Check with Pin mem_rdata_q_reg[8]/CK 
Endpoint:   mem_rdata_q_reg[8]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.087
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.257
= Slack Time                    0.120
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg             | CK ^         |         |       |  -0.035 |    0.086 | 
     | mem_valid_reg             | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.184 | 
     | g196                      | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.213 | 
     | FE_DBTC2_n_28516          | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.286 | 
     | FE_OFC11_FE_DBTN2_n_28516 | A ^ -> Z ^   | BUF_X1  | 0.091 |   0.257 |    0.378 | 
     | mem_rdata_q_reg[8]        | SE ^         | SDFF_X1 | 0.000 |   0.257 |    0.378 | 
     +---------------------------------------------------------------------------------+ 
Path 1346: MET Setup Check with Pin cpuregs_reg[30][0]/CK 
Endpoint:   cpuregs_reg[30][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.321
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.086 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.185 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.223 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.256 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.282 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.302 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.336 | 
     | g227806            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.378 | 
     | FE_OCPC444_n_34134 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.283 |    0.404 | 
     | g227700            | A1 ^ -> ZN ^ | OR2_X1   | 0.022 |   0.305 |    0.426 | 
     | g225998            | A ^ -> ZN v  | OAI21_X1 | 0.016 |   0.321 |    0.442 | 
     | cpuregs_reg[30][0] | D v          | DFF_X1   | 0.000 |   0.321 |    0.442 | 
     +---------------------------------------------------------------------------+ 
Path 1347: MET Setup Check with Pin mem_rdata_q_reg[24]/CK 
Endpoint:   mem_rdata_q_reg[24]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.257
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg             | CK ^         |         |       |  -0.035 |    0.086 | 
     | mem_valid_reg             | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.185 | 
     | g196                      | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.214 | 
     | FE_DBTC2_n_28516          | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.287 | 
     | FE_OFC11_FE_DBTN2_n_28516 | A ^ -> Z ^   | BUF_X1  | 0.091 |   0.257 |    0.378 | 
     | mem_rdata_q_reg[24]       | SE ^         | SDFF_X1 | 0.000 |   0.257 |    0.378 | 
     +---------------------------------------------------------------------------------+ 
Path 1348: MET Setup Check with Pin mem_rdata_q_reg[23]/CK 
Endpoint:   mem_rdata_q_reg[23]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.257
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg             | CK ^         |         |       |  -0.035 |    0.086 | 
     | mem_valid_reg             | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.185 | 
     | g196                      | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.214 | 
     | FE_DBTC2_n_28516          | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.287 | 
     | FE_OFC11_FE_DBTN2_n_28516 | A ^ -> Z ^   | BUF_X1  | 0.091 |   0.257 |    0.378 | 
     | mem_rdata_q_reg[23]       | SE ^         | SDFF_X1 | 0.000 |   0.257 |    0.378 | 
     +---------------------------------------------------------------------------------+ 
Path 1349: MET Setup Check with Pin mem_rdata_q_reg[22]/CK 
Endpoint:   mem_rdata_q_reg[22]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.257
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg             | CK ^         |         |       |  -0.035 |    0.086 | 
     | mem_valid_reg             | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.185 | 
     | g196                      | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.214 | 
     | FE_DBTC2_n_28516          | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.287 | 
     | FE_OFC11_FE_DBTN2_n_28516 | A ^ -> Z ^   | BUF_X1  | 0.091 |   0.257 |    0.378 | 
     | mem_rdata_q_reg[22]       | SE ^         | SDFF_X1 | 0.000 |   0.257 |    0.378 | 
     +---------------------------------------------------------------------------------+ 
Path 1350: MET Setup Check with Pin mem_rdata_q_reg[19]/CK 
Endpoint:   mem_rdata_q_reg[19]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.257
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg             | CK ^         |         |       |  -0.035 |    0.086 | 
     | mem_valid_reg             | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.185 | 
     | g196                      | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.214 | 
     | FE_DBTC2_n_28516          | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.287 | 
     | FE_OFC11_FE_DBTN2_n_28516 | A ^ -> Z ^   | BUF_X1  | 0.091 |   0.257 |    0.378 | 
     | mem_rdata_q_reg[19]       | SE ^         | SDFF_X1 | 0.000 |   0.257 |    0.378 | 
     +---------------------------------------------------------------------------------+ 
Path 1351: MET Setup Check with Pin mem_rdata_q_reg[18]/CK 
Endpoint:   mem_rdata_q_reg[18]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.257
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg             | CK ^         |         |       |  -0.035 |    0.086 | 
     | mem_valid_reg             | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.185 | 
     | g196                      | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.214 | 
     | FE_DBTC2_n_28516          | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.287 | 
     | FE_OFC11_FE_DBTN2_n_28516 | A ^ -> Z ^   | BUF_X1  | 0.091 |   0.257 |    0.378 | 
     | mem_rdata_q_reg[18]       | SE ^         | SDFF_X1 | 0.000 |   0.257 |    0.378 | 
     +---------------------------------------------------------------------------------+ 
Path 1352: MET Setup Check with Pin mem_rdata_q_reg[17]/CK 
Endpoint:   mem_rdata_q_reg[17]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.257
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg             | CK ^         |         |       |  -0.035 |    0.086 | 
     | mem_valid_reg             | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.185 | 
     | g196                      | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.214 | 
     | FE_DBTC2_n_28516          | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.287 | 
     | FE_OFC11_FE_DBTN2_n_28516 | A ^ -> Z ^   | BUF_X1  | 0.091 |   0.257 |    0.378 | 
     | mem_rdata_q_reg[17]       | SE ^         | SDFF_X1 | 0.000 |   0.257 |    0.378 | 
     +---------------------------------------------------------------------------------+ 
Path 1353: MET Setup Check with Pin mem_rdata_q_reg[16]/CK 
Endpoint:   mem_rdata_q_reg[16]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.257
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg             | CK ^         |         |       |  -0.035 |    0.086 | 
     | mem_valid_reg             | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.185 | 
     | g196                      | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.214 | 
     | FE_DBTC2_n_28516          | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.287 | 
     | FE_OFC11_FE_DBTN2_n_28516 | A ^ -> Z ^   | BUF_X1  | 0.091 |   0.257 |    0.378 | 
     | mem_rdata_q_reg[16]       | SE ^         | SDFF_X1 | 0.000 |   0.257 |    0.378 | 
     +---------------------------------------------------------------------------------+ 
Path 1354: MET Setup Check with Pin mem_rdata_q_reg[11]/CK 
Endpoint:   mem_rdata_q_reg[11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.257
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg             | CK ^         |         |       |  -0.035 |    0.086 | 
     | mem_valid_reg             | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.185 | 
     | g196                      | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.214 | 
     | FE_DBTC2_n_28516          | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.287 | 
     | FE_OFC11_FE_DBTN2_n_28516 | A ^ -> Z ^   | BUF_X1  | 0.091 |   0.257 |    0.378 | 
     | mem_rdata_q_reg[11]       | SE ^         | SDFF_X1 | 0.000 |   0.257 |    0.378 | 
     +---------------------------------------------------------------------------------+ 
Path 1355: MET Setup Check with Pin mem_rdata_q_reg[10]/CK 
Endpoint:   mem_rdata_q_reg[10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.257
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg             | CK ^         |         |       |  -0.035 |    0.086 | 
     | mem_valid_reg             | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.185 | 
     | g196                      | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.214 | 
     | FE_DBTC2_n_28516          | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.287 | 
     | FE_OFC11_FE_DBTN2_n_28516 | A ^ -> Z ^   | BUF_X1  | 0.091 |   0.257 |    0.378 | 
     | mem_rdata_q_reg[10]       | SE ^         | SDFF_X1 | 0.000 |   0.257 |    0.378 | 
     +---------------------------------------------------------------------------------+ 
Path 1356: MET Setup Check with Pin mem_rdata_q_reg[9]/CK 
Endpoint:   mem_rdata_q_reg[9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.257
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg             | CK ^         |         |       |  -0.035 |    0.086 | 
     | mem_valid_reg             | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.185 | 
     | g196                      | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.214 | 
     | FE_DBTC2_n_28516          | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.287 | 
     | FE_OFC11_FE_DBTN2_n_28516 | A ^ -> Z ^   | BUF_X1  | 0.091 |   0.257 |    0.378 | 
     | mem_rdata_q_reg[9]        | SE ^         | SDFF_X1 | 0.000 |   0.257 |    0.378 | 
     +---------------------------------------------------------------------------------+ 
Path 1357: MET Setup Check with Pin mem_rdata_q_reg[7]/CK 
Endpoint:   mem_rdata_q_reg[7]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.257
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg             | CK ^         |         |       |  -0.035 |    0.086 | 
     | mem_valid_reg             | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.185 | 
     | g196                      | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.214 | 
     | FE_DBTC2_n_28516          | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.287 | 
     | FE_OFC11_FE_DBTN2_n_28516 | A ^ -> Z ^   | BUF_X1  | 0.091 |   0.257 |    0.378 | 
     | mem_rdata_q_reg[7]        | SE ^         | SDFF_X1 | 0.000 |   0.257 |    0.378 | 
     +---------------------------------------------------------------------------------+ 
Path 1358: MET Setup Check with Pin mem_addr_reg[19]/CK 
Endpoint:   mem_addr_reg[19]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.076
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.381
- Arrival Time                  0.259
= Slack Time                    0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.086 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.190 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.238 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.324 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2 | 0.058 |   0.259 |    0.381 | 
     | mem_addr_reg[19] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.381 | 
     +------------------------------------------------------------------------+ 
Path 1359: MET Setup Check with Pin mem_addr_reg[18]/CK 
Endpoint:   mem_addr_reg[18]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.076
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.381
- Arrival Time                  0.259
= Slack Time                    0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.086 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.190 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.238 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.324 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2 | 0.058 |   0.259 |    0.381 | 
     | mem_addr_reg[18] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.381 | 
     +------------------------------------------------------------------------+ 
Path 1360: MET Setup Check with Pin alu_out_q_reg[1]/CK 
Endpoint:   alu_out_q_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.316
= Slack Time                    0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | instr_sub_reg        | CK ^         |           |       |  -0.035 |    0.087 | 
     | instr_sub_reg        | CK ^ -> Q v  | DFF_X1    | 0.099 |   0.065 |    0.186 | 
     | FE_OCPC237_instr_sub | A v -> Z v   | BUF_X4    | 0.029 |   0.094 |    0.216 | 
     | FE_OCPC238_instr_sub | A v -> ZN ^  | INV_X4    | 0.020 |   0.114 |    0.236 | 
     | FE_OCPC139_n         | A ^ -> ZN v  | INV_X2    | 0.008 |   0.121 |    0.243 | 
     | g227439              | B v -> Z v   | MUX2_X1   | 0.060 |   0.181 |    0.303 | 
     | FE_OCPC144_n_33774   | A v -> ZN ^  | INV_X2    | 0.017 |   0.198 |    0.320 | 
     | g203594              | B1 ^ -> ZN v | AOI21_X2  | 0.014 |   0.212 |    0.334 | 
     | FE_OCPC490_n_8133    | A v -> Z v   | CLKBUF_X1 | 0.031 |   0.243 |    0.365 | 
     | g210529              | B v -> ZN v  | XNOR2_X1  | 0.038 |   0.281 |    0.403 | 
     | g201010              | A1 v -> ZN ^ | NAND2_X1  | 0.014 |   0.295 |    0.417 | 
     | g199565              | A1 ^ -> ZN v | NAND4_X1  | 0.021 |   0.316 |    0.438 | 
     | alu_out_q_reg[1]     | D v          | DFF_X1    | 0.000 |   0.316 |    0.438 | 
     +------------------------------------------------------------------------------+ 
Path 1361: MET Setup Check with Pin count_cycle_reg[19]/CK 
Endpoint:   count_cycle_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.319
= Slack Time                    0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.035 |    0.087 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.197 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.106 |    0.229 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.047 |   0.154 |    0.276 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X2  | 0.074 |   0.228 |    0.350 | 
     | inc_add_1428_40_g1192   | A1 ^ -> ZN v | NAND3_X1 | 0.025 |   0.253 |    0.376 | 
     | inc_add_1428_40_g1130   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.292 |    0.414 | 
     | g200977                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.319 |    0.441 | 
     | count_cycle_reg[19]     | D v          | DFF_X1   | 0.000 |   0.319 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1362: MET Setup Check with Pin count_cycle_reg[21]/CK 
Endpoint:   count_cycle_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.319
= Slack Time                    0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.035 |    0.087 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.197 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.106 |    0.229 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.047 |   0.154 |    0.276 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X2  | 0.074 |   0.228 |    0.350 | 
     | inc_add_1428_40_g1191   | A1 ^ -> ZN v | NAND3_X1 | 0.025 |   0.253 |    0.376 | 
     | inc_add_1428_40_g1132   | A v -> ZN v  | XNOR2_X1 | 0.039 |   0.292 |    0.414 | 
     | g201164                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.319 |    0.441 | 
     | count_cycle_reg[21]     | D v          | DFF_X1   | 0.000 |   0.319 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1363: MET Setup Check with Pin cpuregs_reg[17][2]/CK 
Endpoint:   cpuregs_reg[17][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.317
= Slack Time                    0.123
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.089 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.187 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.226 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.258 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.284 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.304 | 
     | FE_RC_1022_0       | A1 ^ -> ZN ^ | AND3_X4  | 0.054 |   0.235 |    0.358 | 
     | g198840_dup228065  | A1 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.281 |    0.405 | 
     | g213050            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.296 |    0.420 | 
     | g196816            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.317 |    0.440 | 
     | cpuregs_reg[17][2] | D ^          | DFF_X1   | 0.000 |   0.317 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1364: MET Setup Check with Pin cpuregs_reg[17][1]/CK 
Endpoint:   cpuregs_reg[17][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.317
= Slack Time                    0.123
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.089 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.188 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.226 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.258 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.285 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.304 | 
     | FE_RC_1022_0       | A1 ^ -> ZN ^ | AND3_X4  | 0.054 |   0.235 |    0.358 | 
     | g198840_dup228065  | A1 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.281 |    0.405 | 
     | g213052            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.296 |    0.420 | 
     | g196815            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.317 |    0.440 | 
     | cpuregs_reg[17][1] | D ^          | DFF_X1   | 0.000 |   0.317 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1365: MET Setup Check with Pin mem_addr_reg[17]/CK 
Endpoint:   mem_addr_reg[17]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.076
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.259
= Slack Time                    0.123
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.192 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.239 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.325 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2 | 0.058 |   0.259 |    0.383 | 
     | mem_addr_reg[17] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.383 | 
     +------------------------------------------------------------------------+ 
Path 1366: MET Setup Check with Pin mem_addr_reg[16]/CK 
Endpoint:   mem_addr_reg[16]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.076
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.259
= Slack Time                    0.123
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.192 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.239 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.325 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2 | 0.058 |   0.259 |    0.383 | 
     | mem_addr_reg[16] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.383 | 
     +------------------------------------------------------------------------+ 
Path 1367: MET Setup Check with Pin mem_addr_reg[15]/CK 
Endpoint:   mem_addr_reg[15]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.075
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.259
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.192 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.240 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.326 | 
     | g203582          | A1 v -> ZN v | AND2_X2 | 0.057 |   0.259 |    0.383 | 
     | mem_addr_reg[15] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.383 | 
     +------------------------------------------------------------------------+ 
Path 1368: MET Setup Check with Pin mem_addr_reg[14]/CK 
Endpoint:   mem_addr_reg[14]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.075
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.259
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.192 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.240 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.326 | 
     | g203582          | A1 v -> ZN v | AND2_X2 | 0.057 |   0.259 |    0.383 | 
     | mem_addr_reg[14] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.383 | 
     +------------------------------------------------------------------------+ 
Path 1369: MET Setup Check with Pin mem_addr_reg[13]/CK 
Endpoint:   mem_addr_reg[13]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.075
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.259
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.192 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.240 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.326 | 
     | g203582          | A1 v -> ZN v | AND2_X2 | 0.057 |   0.259 |    0.383 | 
     | mem_addr_reg[13] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.383 | 
     +------------------------------------------------------------------------+ 
Path 1370: MET Setup Check with Pin mem_addr_reg[12]/CK 
Endpoint:   mem_addr_reg[12]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.075
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.259
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.192 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.240 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.326 | 
     | g203582          | A1 v -> ZN v | AND2_X2 | 0.057 |   0.259 |    0.383 | 
     | mem_addr_reg[12] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.383 | 
     +------------------------------------------------------------------------+ 
Path 1371: MET Setup Check with Pin mem_addr_reg[11]/CK 
Endpoint:   mem_addr_reg[11]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.075
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.259
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.192 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.240 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.326 | 
     | g203582          | A1 v -> ZN v | AND2_X2 | 0.057 |   0.259 |    0.383 | 
     | mem_addr_reg[11] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.383 | 
     +------------------------------------------------------------------------+ 
Path 1372: MET Setup Check with Pin mem_addr_reg[10]/CK 
Endpoint:   mem_addr_reg[10]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.075
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.259
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.192 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.240 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.326 | 
     | g203582          | A1 v -> ZN v | AND2_X2 | 0.057 |   0.259 |    0.383 | 
     | mem_addr_reg[10] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.383 | 
     +------------------------------------------------------------------------+ 
Path 1373: MET Setup Check with Pin mem_addr_reg[9]/CK 
Endpoint:   mem_addr_reg[9]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.075
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.259
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.192 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.240 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.326 | 
     | g203582          | A1 v -> ZN v | AND2_X2 | 0.057 |   0.259 |    0.383 | 
     | mem_addr_reg[9]  | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.383 | 
     +------------------------------------------------------------------------+ 
Path 1374: MET Setup Check with Pin mem_addr_reg[8]/CK 
Endpoint:   mem_addr_reg[8]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.075
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.259
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.192 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.240 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.326 | 
     | g203582          | A1 v -> ZN v | AND2_X2 | 0.057 |   0.259 |    0.383 | 
     | mem_addr_reg[8]  | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.383 | 
     +------------------------------------------------------------------------+ 
Path 1375: MET Setup Check with Pin mem_addr_reg[7]/CK 
Endpoint:   mem_addr_reg[7]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.075
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.259
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.192 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.240 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.326 | 
     | g203582          | A1 v -> ZN v | AND2_X2 | 0.057 |   0.259 |    0.383 | 
     | mem_addr_reg[7]  | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.383 | 
     +------------------------------------------------------------------------+ 
Path 1376: MET Setup Check with Pin mem_addr_reg[6]/CK 
Endpoint:   mem_addr_reg[6]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.075
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.259
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.192 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.240 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.326 | 
     | g203582          | A1 v -> ZN v | AND2_X2 | 0.057 |   0.259 |    0.383 | 
     | mem_addr_reg[6]  | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.383 | 
     +------------------------------------------------------------------------+ 
Path 1377: MET Setup Check with Pin mem_addr_reg[5]/CK 
Endpoint:   mem_addr_reg[5]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.075
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.259
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.192 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.240 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.326 | 
     | g203582          | A1 v -> ZN v | AND2_X2 | 0.057 |   0.259 |    0.383 | 
     | mem_addr_reg[5]  | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.383 | 
     +------------------------------------------------------------------------+ 
Path 1378: MET Setup Check with Pin mem_addr_reg[4]/CK 
Endpoint:   mem_addr_reg[4]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.075
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.259
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.192 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.240 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.326 | 
     | g203582          | A1 v -> ZN v | AND2_X2 | 0.057 |   0.259 |    0.383 | 
     | mem_addr_reg[4]  | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.383 | 
     +------------------------------------------------------------------------+ 
Path 1379: MET Setup Check with Pin mem_addr_reg[3]/CK 
Endpoint:   mem_addr_reg[3]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.075
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.259
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.088 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.192 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.240 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.326 | 
     | g203582          | A1 v -> ZN v | AND2_X2 | 0.057 |   0.259 |    0.383 | 
     | mem_addr_reg[3]  | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.383 | 
     +------------------------------------------------------------------------+ 
Path 1380: MET Setup Check with Pin count_cycle_reg[24]/CK 
Endpoint:   count_cycle_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.317
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[16]     | CK ^         |          |       |  -0.035 |    0.089 | 
     | count_cycle_reg[16]     | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.200 | 
     | inc_add_1428_40_g1295   | A1 ^ -> ZN ^ | AND2_X1  | 0.041 |   0.117 |    0.241 | 
     | inc_add_1428_40_g210389 | A1 ^ -> ZN ^ | AND2_X1  | 0.046 |   0.163 |    0.287 | 
     | inc_add_1428_40_g1237   | A1 ^ -> ZN ^ | AND3_X1  | 0.071 |   0.234 |    0.358 | 
     | inc_add_1428_40_g209011 | A2 ^ -> ZN v | NAND2_X1 | 0.019 |   0.253 |    0.377 | 
     | inc_add_1428_40_g1126   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.290 |    0.414 | 
     | g200946                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.317 |    0.441 | 
     | count_cycle_reg[24]     | D v          | DFF_X1   | 0.000 |   0.317 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1381: MET Setup Check with Pin instr_rdinstrh_reg/CK 
Endpoint:   instr_rdinstrh_reg/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.310
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.089 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.183 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.205 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.231 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.156 |    0.281 | 
     | g200743                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.187 |    0.312 | 
     | g199864                    | A1 v -> ZN ^ | NOR3_X1  | 0.061 |   0.248 |    0.373 | 
     | g199524                    | A1 ^ -> ZN v | NAND3_X1 | 0.032 |   0.281 |    0.405 | 
     | g216392                    | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.310 |    0.434 | 
     | instr_rdinstrh_reg         | D ^          | DFF_X1   | 0.000 |   0.310 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1382: MET Setup Check with Pin instr_rdcycleh_reg/CK 
Endpoint:   instr_rdcycleh_reg/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.310
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.089 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.183 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.205 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.231 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.156 |    0.281 | 
     | g200743                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.187 |    0.312 | 
     | g199864                    | A1 v -> ZN ^ | NOR3_X1  | 0.061 |   0.248 |    0.373 | 
     | g199524                    | A1 ^ -> ZN v | NAND3_X1 | 0.032 |   0.281 |    0.405 | 
     | g216394                    | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.310 |    0.434 | 
     | instr_rdcycleh_reg         | D ^          | DFF_X1   | 0.000 |   0.310 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1383: MET Setup Check with Pin decoded_imm_reg[18]/CK 
Endpoint:   decoded_imm_reg[18]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.429
- Arrival Time                  0.304
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.035 |    0.089 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.183 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.081 |    0.205 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.026 |   0.107 |    0.231 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.041 |   0.148 |    0.272 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.036 |   0.184 |    0.309 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.041 |   0.225 |    0.350 | 
     | g213583                    | A1 v -> ZN v | OR2_X2    | 0.055 |   0.281 |    0.405 | 
     | g213587                    | A v -> ZN ^  | OAI211_X1 | 0.023 |   0.304 |    0.429 | 
     | decoded_imm_reg[18]        | D ^          | DFF_X1    | 0.000 |   0.304 |    0.429 | 
     +------------------------------------------------------------------------------------+ 
Path 1384: MET Setup Check with Pin decoded_imm_reg[19]/CK 
Endpoint:   decoded_imm_reg[19]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.429
- Arrival Time                  0.304
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.035 |    0.089 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.183 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.081 |    0.206 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.026 |   0.107 |    0.232 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.041 |   0.148 |    0.272 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.036 |   0.184 |    0.309 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.041 |   0.225 |    0.350 | 
     | g213583                    | A1 v -> ZN v | OR2_X2    | 0.055 |   0.281 |    0.405 | 
     | g213591                    | A v -> ZN ^  | OAI211_X1 | 0.023 |   0.304 |    0.429 | 
     | decoded_imm_reg[19]        | D ^          | DFF_X1    | 0.000 |   0.304 |    0.429 | 
     +------------------------------------------------------------------------------------+ 
Path 1385: MET Setup Check with Pin decoded_imm_reg[16]/CK 
Endpoint:   decoded_imm_reg[16]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.429
- Arrival Time                  0.304
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.035 |    0.089 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.183 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.081 |    0.206 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.026 |   0.107 |    0.232 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.041 |   0.148 |    0.272 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.036 |   0.184 |    0.309 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.041 |   0.225 |    0.350 | 
     | g213583                    | A1 v -> ZN v | OR2_X2    | 0.055 |   0.281 |    0.405 | 
     | g213585                    | A v -> ZN ^  | OAI211_X1 | 0.023 |   0.304 |    0.429 | 
     | decoded_imm_reg[16]        | D ^          | DFF_X1    | 0.000 |   0.304 |    0.429 | 
     +------------------------------------------------------------------------------------+ 
Path 1386: MET Setup Check with Pin reg_pc_reg[24]/CK 
Endpoint:   reg_pc_reg[24]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.428
- Arrival Time                  0.304
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.090 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.212 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.244 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.277 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.370 | 
     | g200592           | A ^ -> ZN v  | INV_X1    | 0.014 |   0.259 |    0.384 | 
     | g199564           | B1 v -> ZN ^ | OAI221_X1 | 0.045 |   0.304 |    0.428 | 
     | reg_pc_reg[24]    | D ^          | DFF_X1    | 0.000 |   0.304 |    0.428 | 
     +---------------------------------------------------------------------------+ 
Path 1387: MET Setup Check with Pin reg_pc_reg[19]/CK 
Endpoint:   reg_pc_reg[19]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.428
- Arrival Time                  0.304
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.090 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.212 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.244 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.277 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.370 | 
     | g200592           | A ^ -> ZN v  | INV_X1    | 0.014 |   0.259 |    0.384 | 
     | g199545           | B1 v -> ZN ^ | OAI221_X1 | 0.045 |   0.304 |    0.428 | 
     | reg_pc_reg[19]    | D ^          | DFF_X1    | 0.000 |   0.304 |    0.428 | 
     +---------------------------------------------------------------------------+ 
Path 1388: MET Setup Check with Pin count_cycle_reg[13]/CK 
Endpoint:   count_cycle_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.316
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.035 |    0.090 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.200 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.118 |    0.243 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.168 |    0.293 | 
     | inc_add_1428_40_g1207   | A1 ^ -> ZN ^ | AND2_X1  | 0.056 |   0.224 |    0.349 | 
     | inc_add_1428_40_g1200   | A3 ^ -> ZN v | NAND3_X1 | 0.026 |   0.250 |    0.375 | 
     | inc_add_1428_40_g1156   | B v -> ZN v  | XNOR2_X1 | 0.039 |   0.289 |    0.414 | 
     | g201174                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.316 |    0.441 | 
     | count_cycle_reg[13]     | D v          | DFF_X1   | 0.000 |   0.316 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1389: MET Setup Check with Pin cpuregs_reg[30][2]/CK 
Endpoint:   cpuregs_reg[30][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.315
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.090 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.189 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.227 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.260 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.286 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.306 | 
     | g219696            | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.341 | 
     | g227806            | A1 ^ -> ZN ^ | AND2_X4  | 0.042 |   0.257 |    0.382 | 
     | FE_OCPC444_n_34134 | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.283 |    0.408 | 
     | g226204            | A1 ^ -> ZN v | NAND2_X1 | 0.012 |   0.295 |    0.420 | 
     | g197409            | A v -> ZN ^  | OAI21_X1 | 0.021 |   0.315 |    0.440 | 
     | cpuregs_reg[30][2] | D ^          | DFF_X1   | 0.000 |   0.315 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1390: MET Setup Check with Pin mem_addr_reg[31]/CK 
Endpoint:   mem_addr_reg[31]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.076
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.385
- Arrival Time                  0.259
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.090 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.193 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.241 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.327 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2 | 0.058 |   0.259 |    0.385 | 
     | mem_addr_reg[31] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.385 | 
     +------------------------------------------------------------------------+ 
Path 1391: MET Setup Check with Pin mem_addr_reg[30]/CK 
Endpoint:   mem_addr_reg[30]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.076
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.385
- Arrival Time                  0.259
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.090 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.193 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.241 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.327 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2 | 0.058 |   0.259 |    0.385 | 
     | mem_addr_reg[30] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.385 | 
     +------------------------------------------------------------------------+ 
Path 1392: MET Setup Check with Pin mem_addr_reg[29]/CK 
Endpoint:   mem_addr_reg[29]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.076
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.385
- Arrival Time                  0.259
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.090 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.193 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.241 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.327 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2 | 0.058 |   0.259 |    0.385 | 
     | mem_addr_reg[29] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.385 | 
     +------------------------------------------------------------------------+ 
Path 1393: MET Setup Check with Pin mem_addr_reg[28]/CK 
Endpoint:   mem_addr_reg[28]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.076
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.385
- Arrival Time                  0.259
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.090 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.193 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.241 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.327 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2 | 0.058 |   0.259 |    0.385 | 
     | mem_addr_reg[28] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.385 | 
     +------------------------------------------------------------------------+ 
Path 1394: MET Setup Check with Pin mem_addr_reg[27]/CK 
Endpoint:   mem_addr_reg[27]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.076
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.385
- Arrival Time                  0.259
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.090 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.193 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.241 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.327 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2 | 0.058 |   0.259 |    0.385 | 
     | mem_addr_reg[27] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.385 | 
     +------------------------------------------------------------------------+ 
Path 1395: MET Setup Check with Pin mem_addr_reg[26]/CK 
Endpoint:   mem_addr_reg[26]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.076
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.385
- Arrival Time                  0.259
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.090 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.193 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.241 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.327 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2 | 0.058 |   0.259 |    0.385 | 
     | mem_addr_reg[26] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.385 | 
     +------------------------------------------------------------------------+ 
Path 1396: MET Setup Check with Pin mem_addr_reg[25]/CK 
Endpoint:   mem_addr_reg[25]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.076
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.385
- Arrival Time                  0.259
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.090 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.193 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.241 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.327 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2 | 0.058 |   0.259 |    0.385 | 
     | mem_addr_reg[25] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.385 | 
     +------------------------------------------------------------------------+ 
Path 1397: MET Setup Check with Pin mem_addr_reg[24]/CK 
Endpoint:   mem_addr_reg[24]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.076
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.385
- Arrival Time                  0.259
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.090 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.193 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.241 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.327 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2 | 0.058 |   0.259 |    0.385 | 
     | mem_addr_reg[24] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.385 | 
     +------------------------------------------------------------------------+ 
Path 1398: MET Setup Check with Pin mem_addr_reg[23]/CK 
Endpoint:   mem_addr_reg[23]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.076
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.385
- Arrival Time                  0.259
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.090 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.193 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.241 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.327 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2 | 0.058 |   0.259 |    0.385 | 
     | mem_addr_reg[23] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.385 | 
     +------------------------------------------------------------------------+ 
Path 1399: MET Setup Check with Pin mem_addr_reg[22]/CK 
Endpoint:   mem_addr_reg[22]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.076
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.385
- Arrival Time                  0.259
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.090 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.193 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.241 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.327 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2 | 0.058 |   0.259 |    0.385 | 
     | mem_addr_reg[22] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.385 | 
     +------------------------------------------------------------------------+ 
Path 1400: MET Setup Check with Pin mem_addr_reg[21]/CK 
Endpoint:   mem_addr_reg[21]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.076
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.385
- Arrival Time                  0.259
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.090 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.193 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.241 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.327 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2 | 0.058 |   0.259 |    0.385 | 
     | mem_addr_reg[21] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.385 | 
     +------------------------------------------------------------------------+ 
Path 1401: MET Setup Check with Pin mem_addr_reg[20]/CK 
Endpoint:   mem_addr_reg[20]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.076
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.385
- Arrival Time                  0.259
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.090 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.193 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.241 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.327 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2 | 0.058 |   0.259 |    0.385 | 
     | mem_addr_reg[20] | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.385 | 
     +------------------------------------------------------------------------+ 
Path 1402: MET Setup Check with Pin cpuregs_reg[17][0]/CK 
Endpoint:   cpuregs_reg[17][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.315
= Slack Time                    0.126
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.091 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.190 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.228 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.260 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.287 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.307 | 
     | FE_RC_1022_0       | A1 ^ -> ZN ^ | AND3_X4  | 0.054 |   0.235 |    0.360 | 
     | g198840_dup228065  | A1 ^ -> ZN ^ | AND2_X4  | 0.046 |   0.281 |    0.407 | 
     | g213049            | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.296 |    0.422 | 
     | g196813            | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.315 |    0.440 | 
     | cpuregs_reg[17][0] | D ^          | DFF_X1   | 0.000 |   0.315 |    0.440 | 
     +---------------------------------------------------------------------------+ 
Path 1403: MET Setup Check with Pin count_cycle_reg[11]/CK 
Endpoint:   count_cycle_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.314
= Slack Time                    0.127
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.035 |    0.092 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.202 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.118 |    0.245 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.168 |    0.295 | 
     | inc_add_1428_40_g1207   | A1 ^ -> ZN ^ | AND2_X1  | 0.056 |   0.224 |    0.351 | 
     | inc_add_1428_40_g1201   | A1 ^ -> ZN v | NAND3_X1 | 0.025 |   0.249 |    0.376 | 
     | inc_add_1428_40_g1158   | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.287 |    0.414 | 
     | g200967                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.314 |    0.441 | 
     | count_cycle_reg[11]     | D v          | DFF_X1   | 0.000 |   0.314 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1404: MET Setup Check with Pin cpuregs_reg[20][0]/CK 
Endpoint:   cpuregs_reg[20][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.314
= Slack Time                    0.127
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]   | CK ^         |          |       |  -0.035 |    0.092 | 
     | cpu_state_reg[7]   | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.191 | 
     | g200819            | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.229 | 
     | g200513            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.262 | 
     | FE_RC_1023_0       | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.288 | 
     | FE_RC_1024_0       | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.308 | 
     | g226181            | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.214 |    0.341 | 
     | g226180            | A1 ^ -> ZN ^ | AND2_X4  | 0.045 |   0.259 |    0.386 | 
     | g226187            | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.300 |    0.427 | 
     | g224504            | B1 ^ -> ZN v | OAI21_X1 | 0.014 |   0.314 |    0.441 | 
     | cpuregs_reg[20][0] | D v          | DFF_X1   | 0.000 |   0.314 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 1405: MET Setup Check with Pin cpuregs_reg[16][23]/CK 
Endpoint:   cpuregs_reg[16][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.388
= Slack Time                    0.129
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.095 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.199 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.223 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.248 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.271 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.305 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.343 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.358 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.412 | 
     | g226492             | A1 v -> ZN ^ | OAI222_X4 | 0.078 |   0.361 |    0.491 | 
     | g221898             | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.375 |    0.505 | 
     | FE_RC_952_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.388 |    0.517 | 
     | cpuregs_reg[16][23] | D ^          | DFF_X1    | 0.000 |   0.388 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 1406: MET Setup Check with Pin decoded_imm_reg[25]/CK 
Endpoint:   decoded_imm_reg[25]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.430
- Arrival Time                  0.301
= Slack Time                    0.129
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.094 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.188 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.210 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.236 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.041 |   0.148 |    0.277 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.036 |   0.184 |    0.314 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.041 |   0.225 |    0.355 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.055 |   0.281 |    0.410 | 
     | g213582                    | A2 v -> ZN ^ | NAND3_X1 | 0.020 |   0.301 |    0.430 | 
     | decoded_imm_reg[25]        | D ^          | DFF_X1   | 0.000 |   0.301 |    0.430 | 
     +-----------------------------------------------------------------------------------+ 
Path 1407: MET Setup Check with Pin count_cycle_reg[20]/CK 
Endpoint:   count_cycle_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.311
= Slack Time                    0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.035 |    0.095 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.205 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.106 |    0.236 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.047 |   0.154 |    0.284 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X2  | 0.074 |   0.228 |    0.358 | 
     | inc_add_1428_40_g209010 | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.247 |    0.377 | 
     | inc_add_1428_40_g1129   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.284 |    0.414 | 
     | g201144                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.311 |    0.441 | 
     | count_cycle_reg[20]     | D v          | DFF_X1   | 0.000 |   0.311 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1408: MET Setup Check with Pin mem_instr_reg/CK 
Endpoint:   mem_instr_reg/SE   (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.076
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.389
- Arrival Time                  0.259
= Slack Time                    0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.095 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.198 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.246 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.332 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2 | 0.058 |   0.259 |    0.389 | 
     | mem_instr_reg    | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.389 | 
     +------------------------------------------------------------------------+ 
Path 1409: MET Setup Check with Pin count_cycle_reg[17]/CK 
Endpoint:   count_cycle_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.311
= Slack Time                    0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.035 |    0.095 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.205 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.106 |    0.237 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.047 |   0.154 |    0.284 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X2  | 0.074 |   0.228 |    0.358 | 
     | inc_add_1428_40_g209009 | A1 ^ -> ZN v | NAND2_X1 | 0.019 |   0.247 |    0.377 | 
     | inc_add_1428_40_g1088   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.284 |    0.414 | 
     | g200958                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.311 |    0.441 | 
     | count_cycle_reg[17]     | D v          | DFF_X1   | 0.000 |   0.311 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1410: MET Setup Check with Pin mem_addr_reg[2]/CK 
Endpoint:   mem_addr_reg[2]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.076
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.390
- Arrival Time                  0.259
= Slack Time                    0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.095 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.199 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.246 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.332 | 
     | g203582          | A1 v -> ZN v | AND2_X2 | 0.057 |   0.259 |    0.390 | 
     | mem_addr_reg[2]  | SE v         | SDFF_X1 | 0.000 |   0.259 |    0.390 | 
     +------------------------------------------------------------------------+ 
Path 1411: MET Setup Check with Pin count_cycle_reg[16]/CK 
Endpoint:   count_cycle_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.307
= Slack Time                    0.131
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[13]     | CK ^         |          |       |  -0.035 |    0.096 | 
     | count_cycle_reg[13]     | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.206 | 
     | inc_add_1428_40_g1257   | A4 ^ -> ZN v | NAND4_X1 | 0.032 |   0.106 |    0.238 | 
     | inc_add_1428_40_g224274 | A2 v -> ZN ^ | NOR2_X1  | 0.047 |   0.154 |    0.285 | 
     | inc_add_1428_40_g210388 | A2 ^ -> ZN ^ | AND3_X2  | 0.074 |   0.228 |    0.359 | 
     | inc_add_1428_40_g209007 | A ^ -> Z ^   | XOR2_X1  | 0.047 |   0.275 |    0.407 | 
     | g200956                 | A1 ^ -> ZN ^ | AND2_X1  | 0.032 |   0.307 |    0.439 | 
     | count_cycle_reg[16]     | D ^          | DFF_X1   | 0.000 |   0.307 |    0.439 | 
     +--------------------------------------------------------------------------------+ 
Path 1412: MET Setup Check with Pin decoded_imm_reg[17]/CK 
Endpoint:   decoded_imm_reg[17]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.304
= Slack Time                    0.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.035 |    0.097 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.191 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.081 |    0.213 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.026 |   0.107 |    0.239 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.041 |   0.148 |    0.280 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.036 |   0.184 |    0.317 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.041 |   0.225 |    0.358 | 
     | g213583                    | A1 v -> ZN v | OR2_X2    | 0.055 |   0.281 |    0.413 | 
     | g213586                    | A v -> ZN ^  | OAI211_X1 | 0.023 |   0.304 |    0.436 | 
     | decoded_imm_reg[17]        | D ^          | DFF_X1    | 0.000 |   0.304 |    0.436 | 
     +------------------------------------------------------------------------------------+ 
Path 1413: MET Setup Check with Pin decoded_imm_reg[15]/CK 
Endpoint:   decoded_imm_reg[15]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.304
= Slack Time                    0.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.035 |    0.097 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.191 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.081 |    0.213 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.026 |   0.107 |    0.239 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.041 |   0.148 |    0.280 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.036 |   0.184 |    0.317 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.041 |   0.225 |    0.358 | 
     | g213583                    | A1 v -> ZN v | OR2_X2    | 0.055 |   0.281 |    0.413 | 
     | g213588                    | A v -> ZN ^  | OAI211_X1 | 0.023 |   0.304 |    0.436 | 
     | decoded_imm_reg[15]        | D ^          | DFF_X1    | 0.000 |   0.304 |    0.436 | 
     +------------------------------------------------------------------------------------+ 
Path 1414: MET Setup Check with Pin instr_jal_reg/CK 
Endpoint:   instr_jal_reg/SE   (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.248
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.035 |    0.097 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.201 | 
     | g197             | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.248 | 
     | g193             | A1 v -> ZN ^ | AOI22_X2 | 0.031 |   0.146 |    0.279 | 
     | g209212          | A1 ^ -> ZN v | NOR2_X2  | 0.017 |   0.163 |    0.296 | 
     | g226230          | A2 v -> ZN v | AND2_X2  | 0.043 |   0.206 |    0.339 | 
     | FE_DBTC1_n_32573 | A v -> ZN ^  | INV_X4   | 0.042 |   0.248 |    0.380 | 
     | instr_jal_reg    | SE ^         | SDFF_X1  | 0.000 |   0.248 |    0.380 | 
     +-------------------------------------------------------------------------+ 
Path 1415: MET Setup Check with Pin decoded_imm_j_reg[14]/CK 
Endpoint:   decoded_imm_j_reg[14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.248
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]      | CK ^         |          |       |  -0.035 |    0.097 | 
     | mem_state_reg[0]      | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.201 | 
     | g197                  | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.248 | 
     | g193                  | A1 v -> ZN ^ | AOI22_X2 | 0.031 |   0.146 |    0.279 | 
     | g209212               | A1 ^ -> ZN v | NOR2_X2  | 0.017 |   0.163 |    0.296 | 
     | g226230               | A2 v -> ZN v | AND2_X2  | 0.043 |   0.206 |    0.339 | 
     | FE_DBTC1_n_32573      | A v -> ZN ^  | INV_X4   | 0.042 |   0.248 |    0.380 | 
     | decoded_imm_j_reg[14] | SE ^         | SDFF_X1  | 0.000 |   0.248 |    0.380 | 
     +------------------------------------------------------------------------------+ 
Path 1416: MET Setup Check with Pin decoded_imm_j_reg[13]/CK 
Endpoint:   decoded_imm_j_reg[13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.248
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]      | CK ^         |          |       |  -0.035 |    0.097 | 
     | mem_state_reg[0]      | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.201 | 
     | g197                  | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.248 | 
     | g193                  | A1 v -> ZN ^ | AOI22_X2 | 0.031 |   0.146 |    0.279 | 
     | g209212               | A1 ^ -> ZN v | NOR2_X2  | 0.017 |   0.163 |    0.296 | 
     | g226230               | A2 v -> ZN v | AND2_X2  | 0.043 |   0.206 |    0.339 | 
     | FE_DBTC1_n_32573      | A v -> ZN ^  | INV_X4   | 0.042 |   0.248 |    0.380 | 
     | decoded_imm_j_reg[13] | SE ^         | SDFF_X1  | 0.000 |   0.248 |    0.380 | 
     +------------------------------------------------------------------------------+ 
Path 1417: MET Setup Check with Pin decoded_imm_j_reg[12]/CK 
Endpoint:   decoded_imm_j_reg[12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.248
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]      | CK ^         |          |       |  -0.035 |    0.097 | 
     | mem_state_reg[0]      | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.201 | 
     | g197                  | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.248 | 
     | g193                  | A1 v -> ZN ^ | AOI22_X2 | 0.031 |   0.146 |    0.279 | 
     | g209212               | A1 ^ -> ZN v | NOR2_X2  | 0.017 |   0.163 |    0.296 | 
     | g226230               | A2 v -> ZN v | AND2_X2  | 0.043 |   0.206 |    0.339 | 
     | FE_DBTC1_n_32573      | A v -> ZN ^  | INV_X4   | 0.042 |   0.248 |    0.380 | 
     | decoded_imm_j_reg[12] | SE ^         | SDFF_X1  | 0.000 |   0.248 |    0.380 | 
     +------------------------------------------------------------------------------+ 
Path 1418: MET Setup Check with Pin reg_pc_reg[31]/CK 
Endpoint:   reg_pc_reg[31]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.425
- Arrival Time                  0.292
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.098 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.220 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.252 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.286 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.378 | 
     | g200340           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.399 | 
     | g199535           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.425 | 
     | reg_pc_reg[31]    | D ^          | DFF_X1    | 0.000 |   0.292 |    0.425 | 
     +---------------------------------------------------------------------------+ 
Path 1419: MET Setup Check with Pin reg_pc_reg[18]/CK 
Endpoint:   reg_pc_reg[18]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.425
- Arrival Time                  0.292
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.098 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.220 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.252 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.286 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.378 | 
     | g200212           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.399 | 
     | g199546           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.425 | 
     | reg_pc_reg[18]    | D ^          | DFF_X1    | 0.000 |   0.292 |    0.425 | 
     +---------------------------------------------------------------------------+ 
Path 1420: MET Setup Check with Pin reg_pc_reg[9]/CK 
Endpoint:   reg_pc_reg[9]/D     (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.425
- Arrival Time                  0.292
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.098 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.220 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.252 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.286 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.378 | 
     | g200264           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.399 | 
     | g199562           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.425 | 
     | reg_pc_reg[9]     | D ^          | DFF_X1    | 0.000 |   0.292 |    0.425 | 
     +---------------------------------------------------------------------------+ 
Path 1421: MET Setup Check with Pin reg_pc_reg[3]/CK 
Endpoint:   reg_pc_reg[3]/D     (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.425
- Arrival Time                  0.292
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.098 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.220 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.252 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.286 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.378 | 
     | g200257           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.399 | 
     | g199555           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.425 | 
     | reg_pc_reg[3]     | D ^          | DFF_X1    | 0.000 |   0.292 |    0.425 | 
     +---------------------------------------------------------------------------+ 
Path 1422: MET Setup Check with Pin reg_pc_reg[15]/CK 
Endpoint:   reg_pc_reg[15]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.426
- Arrival Time                  0.292
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.099 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.221 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.253 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.286 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.378 | 
     | g200248           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.399 | 
     | g199548           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.426 | 
     | reg_pc_reg[15]    | D ^          | DFF_X2    | 0.000 |   0.292 |    0.426 | 
     +---------------------------------------------------------------------------+ 
Path 1423: MET Setup Check with Pin reg_pc_reg[11]/CK 
Endpoint:   reg_pc_reg[11]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.426
- Arrival Time                  0.292
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.099 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.221 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.253 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.286 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.378 | 
     | g200312           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.399 | 
     | g199551           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.426 | 
     | reg_pc_reg[11]    | D ^          | DFF_X2    | 0.000 |   0.292 |    0.426 | 
     +---------------------------------------------------------------------------+ 
Path 1424: MET Setup Check with Pin count_instr_reg[9]/CK 
Endpoint:   count_instr_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.307
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]    | CK ^         |          |       |  -0.035 |    0.099 | 
     | count_instr_reg[1]    | CK ^ -> Q ^  | DFF_X1   | 0.116 |   0.081 |    0.215 | 
     | g209722               | A3 ^ -> ZN ^ | AND4_X1  | 0.069 |   0.150 |    0.283 | 
     | g209766               | A2 ^ -> ZN ^ | AND2_X1  | 0.057 |   0.206 |    0.340 | 
     | inc_add_1559_34_g1195 | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.225 |    0.358 | 
     | inc_add_1559_34_g1098 | A v -> ZN v  | XNOR2_X1 | 0.038 |   0.263 |    0.396 | 
     | g200300               | A2 v -> ZN ^ | AOI22_X1 | 0.036 |   0.299 |    0.432 | 
     | g200147               | A ^ -> ZN v  | INV_X1   | 0.008 |   0.307 |    0.440 | 
     | count_instr_reg[9]    | D v          | DFF_X1   | 0.000 |   0.307 |    0.440 | 
     +------------------------------------------------------------------------------+ 
Path 1425: MET Setup Check with Pin cpuregs_reg[2][27]/CK 
Endpoint:   cpuregs_reg[2][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.382
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.092 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.199 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.224 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.287 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.322 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.363 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.383 | 
     | g221909              | B1 v -> ZN ^ | OAI221_X4 | 0.098 |   0.347 |    0.480 | 
     | g213251              | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.496 | 
     | g196880              | A v -> ZN ^  | OAI21_X1  | 0.020 |   0.382 |    0.516 | 
     | cpuregs_reg[2][27]   | D ^          | DFF_X1    | 0.000 |   0.382 |    0.516 | 
     +------------------------------------------------------------------------------+ 
Path 1426: MET Setup Check with Pin count_cycle_reg[12]/CK 
Endpoint:   count_cycle_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.307
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.035 |    0.099 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.209 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.118 |    0.252 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.168 |    0.302 | 
     | inc_add_1428_40_g1207   | A1 ^ -> ZN ^ | AND2_X1  | 0.056 |   0.224 |    0.358 | 
     | inc_add_1428_40_g1194   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.243 |    0.377 | 
     | inc_add_1428_40_g1157   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.279 |    0.413 | 
     | g200990                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.307 |    0.441 | 
     | count_cycle_reg[12]     | D v          | DFF_X1   | 0.000 |   0.307 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1427: MET Setup Check with Pin decoded_imm_reg[1]/CK 
Endpoint:   decoded_imm_reg[1]/D         (v) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.302
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.035 |    0.099 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.193 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.081 |    0.215 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.026 |   0.107 |    0.241 | 
     | FE_OCPC55_n_7581           | A v -> Z v   | BUF_X1    | 0.064 |   0.171 |    0.305 | 
     | FE_OCPC56_n_7581           | A v -> Z v   | BUF_X1    | 0.050 |   0.222 |    0.356 | 
     | g217616                    | B2 v -> ZN ^ | AOI22_X1  | 0.047 |   0.269 |    0.403 | 
     | g199753                    | A ^ -> ZN v  | OAI221_X1 | 0.033 |   0.302 |    0.436 | 
     | decoded_imm_reg[1]         | D v          | DFF_X1    | 0.000 |   0.302 |    0.436 | 
     +------------------------------------------------------------------------------------+ 
Path 1428: MET Setup Check with Pin count_cycle_reg[9]/CK 
Endpoint:   count_cycle_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.307
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.035 |    0.099 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.209 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.118 |    0.252 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.168 |    0.303 | 
     | inc_add_1428_40_g1207   | A1 ^ -> ZN ^ | AND2_X1  | 0.056 |   0.224 |    0.358 | 
     | inc_add_1428_40_g1195   | A1 ^ -> ZN v | NAND2_X1 | 0.018 |   0.243 |    0.377 | 
     | inc_add_1428_40_g1098   | A v -> ZN v  | XNOR2_X1 | 0.037 |   0.279 |    0.413 | 
     | g200963                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.307 |    0.441 | 
     | count_cycle_reg[9]      | D v          | DFF_X1   | 0.000 |   0.307 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1429: MET Setup Check with Pin reg_pc_reg[17]/CK 
Endpoint:   reg_pc_reg[17]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.427
- Arrival Time                  0.292
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.100 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.222 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.254 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.287 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.379 | 
     | g217532           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.400 | 
     | g217531           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.427 | 
     | reg_pc_reg[17]    | D ^          | DFF_X1    | 0.000 |   0.292 |    0.427 | 
     +---------------------------------------------------------------------------+ 
Path 1430: MET Setup Check with Pin reg_pc_reg[16]/CK 
Endpoint:   reg_pc_reg[16]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.427
- Arrival Time                  0.292
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.100 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.222 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.254 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.287 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.379 | 
     | g211046           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.400 | 
     | g211045           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.427 | 
     | reg_pc_reg[16]    | D ^          | DFF_X1    | 0.000 |   0.292 |    0.427 | 
     +---------------------------------------------------------------------------+ 
Path 1431: MET Setup Check with Pin reg_pc_reg[8]/CK 
Endpoint:   reg_pc_reg[8]/D     (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.427
- Arrival Time                  0.292
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.100 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.222 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.254 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.287 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.379 | 
     | g200229           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.400 | 
     | g219780           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.427 | 
     | reg_pc_reg[8]     | D ^          | DFF_X1    | 0.000 |   0.292 |    0.427 | 
     +---------------------------------------------------------------------------+ 
Path 1432: MET Setup Check with Pin mem_wdata_reg[30]/CK 
Endpoint:   mem_wdata_reg[30]/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.249
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |           |       |  -0.035 |    0.100 | 
     | mem_wordsize_reg[1] | CK ^ -> QN ^ | DFF_X1    | 0.120 |   0.085 |    0.220 | 
     | fopt214370          | A ^ -> ZN v  | INV_X1    | 0.021 |   0.106 |    0.241 | 
     | g90386__222915      | A1 v -> ZN v | AND2_X4   | 0.034 |   0.140 |    0.275 | 
     | g90323__1786        | A1 v -> ZN v | AND2_X1   | 0.031 |   0.171 |    0.306 | 
     | g90259__207920      | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.241 |    0.376 | 
     | g90243              | A ^ -> ZN v  | INV_X1    | 0.008 |   0.249 |    0.383 | 
     | mem_wdata_reg[30]   | D v          | SDFF_X1   | 0.000 |   0.249 |    0.383 | 
     +-----------------------------------------------------------------------------+ 
Path 1433: MET Setup Check with Pin mem_wdata_reg[29]/CK 
Endpoint:   mem_wdata_reg[29]/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.249
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |           |       |  -0.035 |    0.100 | 
     | mem_wordsize_reg[1] | CK ^ -> QN ^ | DFF_X1    | 0.120 |   0.085 |    0.220 | 
     | fopt214370          | A ^ -> ZN v  | INV_X1    | 0.021 |   0.106 |    0.241 | 
     | g90386__222915      | A1 v -> ZN v | AND2_X4   | 0.034 |   0.140 |    0.275 | 
     | g90324__5953        | A1 v -> ZN v | AND2_X1   | 0.031 |   0.171 |    0.306 | 
     | g90260__207919      | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.241 |    0.376 | 
     | g90244              | A ^ -> ZN v  | INV_X1    | 0.008 |   0.249 |    0.383 | 
     | mem_wdata_reg[29]   | D v          | SDFF_X1   | 0.000 |   0.249 |    0.383 | 
     +-----------------------------------------------------------------------------+ 
Path 1434: MET Setup Check with Pin mem_wdata_reg[28]/CK 
Endpoint:   mem_wdata_reg[28]/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.249
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |           |       |  -0.035 |    0.100 | 
     | mem_wordsize_reg[1] | CK ^ -> QN ^ | DFF_X1    | 0.120 |   0.085 |    0.220 | 
     | fopt214370          | A ^ -> ZN v  | INV_X1    | 0.021 |   0.106 |    0.241 | 
     | g90386__222915      | A1 v -> ZN v | AND2_X4   | 0.034 |   0.140 |    0.275 | 
     | g90325__5703        | A1 v -> ZN v | AND2_X1   | 0.031 |   0.171 |    0.306 | 
     | g90261__207918      | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.241 |    0.376 | 
     | g90245              | A ^ -> ZN v  | INV_X1    | 0.008 |   0.249 |    0.383 | 
     | mem_wdata_reg[28]   | D v          | SDFF_X1   | 0.000 |   0.249 |    0.383 | 
     +-----------------------------------------------------------------------------+ 
Path 1435: MET Setup Check with Pin mem_wdata_reg[27]/CK 
Endpoint:   mem_wdata_reg[27]/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.249
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |           |       |  -0.035 |    0.100 | 
     | mem_wordsize_reg[1] | CK ^ -> QN ^ | DFF_X1    | 0.120 |   0.085 |    0.220 | 
     | fopt214370          | A ^ -> ZN v  | INV_X1    | 0.021 |   0.106 |    0.241 | 
     | g90386__222915      | A1 v -> ZN v | AND2_X4   | 0.034 |   0.140 |    0.275 | 
     | g90322__8757        | A1 v -> ZN v | AND2_X1   | 0.031 |   0.171 |    0.306 | 
     | g90262__207917      | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.241 |    0.376 | 
     | g90246              | A ^ -> ZN v  | INV_X1    | 0.008 |   0.249 |    0.383 | 
     | mem_wdata_reg[27]   | D v          | SDFF_X1   | 0.000 |   0.249 |    0.383 | 
     +-----------------------------------------------------------------------------+ 
Path 1436: MET Setup Check with Pin mem_wdata_reg[25]/CK 
Endpoint:   mem_wdata_reg[25]/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.074
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.383
- Arrival Time                  0.249
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |           |       |  -0.035 |    0.100 | 
     | mem_wordsize_reg[1] | CK ^ -> QN ^ | DFF_X1    | 0.120 |   0.085 |    0.220 | 
     | fopt214370          | A ^ -> ZN v  | INV_X1    | 0.021 |   0.106 |    0.241 | 
     | g90386__222915      | A1 v -> ZN v | AND2_X4   | 0.034 |   0.140 |    0.275 | 
     | g90328__2250        | A1 v -> ZN v | AND2_X1   | 0.031 |   0.171 |    0.306 | 
     | g90264__207913      | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.241 |    0.376 | 
     | g90248              | A ^ -> ZN v  | INV_X1    | 0.008 |   0.249 |    0.383 | 
     | mem_wdata_reg[25]   | D v          | SDFF_X1   | 0.000 |   0.249 |    0.383 | 
     +-----------------------------------------------------------------------------+ 
Path 1437: MET Setup Check with Pin cpuregs_reg[6][21]/CK 
Endpoint:   cpuregs_reg[6][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.382
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.100 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.204 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.229 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.254 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.277 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.310 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.349 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.234 |    0.369 | 
     | g221846_dup         | A v -> Z v   | XOR2_X1   | 0.050 |   0.284 |    0.419 | 
     | g217941_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.492 | 
     | g221866             | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.369 |    0.504 | 
     | FE_RC_869_0         | A1 v -> ZN ^ | NAND2_X1  | 0.013 |   0.382 |    0.517 | 
     | cpuregs_reg[6][21]  | D ^          | DFF_X1    | 0.000 |   0.382 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 1438: MET Setup Check with Pin reg_pc_reg[14]/CK 
Endpoint:   reg_pc_reg[14]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.427
- Arrival Time                  0.292
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.100 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.222 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.254 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.288 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.380 | 
     | g225386           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.401 | 
     | g225385           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.427 | 
     | reg_pc_reg[14]    | D ^          | DFF_X2    | 0.000 |   0.292 |    0.427 | 
     +---------------------------------------------------------------------------+ 
Path 1439: MET Setup Check with Pin reg_pc_reg[13]/CK 
Endpoint:   reg_pc_reg[13]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.427
- Arrival Time                  0.292
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.100 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.222 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.254 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.288 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.380 | 
     | g200298           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.401 | 
     | g199549           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.427 | 
     | reg_pc_reg[13]    | D ^          | DFF_X2    | 0.000 |   0.292 |    0.427 | 
     +---------------------------------------------------------------------------+ 
Path 1440: MET Setup Check with Pin reg_pc_reg[10]/CK 
Endpoint:   reg_pc_reg[10]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.427
- Arrival Time                  0.292
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.100 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.222 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.254 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.288 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.380 | 
     | g200253           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.401 | 
     | g199552           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.427 | 
     | reg_pc_reg[10]    | D ^          | DFF_X2    | 0.000 |   0.292 |    0.427 | 
     +---------------------------------------------------------------------------+ 
Path 1441: MET Setup Check with Pin reg_pc_reg[7]/CK 
Endpoint:   reg_pc_reg[7]/D     (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.427
- Arrival Time                  0.292
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.100 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.222 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.254 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.288 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.380 | 
     | g200308           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.401 | 
     | g199553           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.427 | 
     | reg_pc_reg[7]     | D ^          | DFF_X2    | 0.000 |   0.292 |    0.427 | 
     +---------------------------------------------------------------------------+ 
Path 1442: MET Setup Check with Pin reg_pc_reg[6]/CK 
Endpoint:   reg_pc_reg[6]/D     (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.427
- Arrival Time                  0.292
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.100 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.222 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.254 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.288 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.380 | 
     | g200243           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.401 | 
     | g199561           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.427 | 
     | reg_pc_reg[6]     | D ^          | DFF_X2    | 0.000 |   0.292 |    0.427 | 
     +---------------------------------------------------------------------------+ 
Path 1443: MET Setup Check with Pin reg_pc_reg[5]/CK 
Endpoint:   reg_pc_reg[5]/D     (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.427
- Arrival Time                  0.292
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.100 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.222 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.254 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.288 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.380 | 
     | g211191           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.401 | 
     | g211190           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.427 | 
     | reg_pc_reg[5]     | D ^          | DFF_X2    | 0.000 |   0.292 |    0.427 | 
     +---------------------------------------------------------------------------+ 
Path 1444: MET Setup Check with Pin cpuregs_reg[16][27]/CK 
Endpoint:   cpuregs_reg[16][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.380
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.094 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.200 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.225 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.289 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.324 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.364 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.384 | 
     | g221909              | B1 v -> ZN ^ | OAI221_X4 | 0.098 |   0.347 |    0.482 | 
     | g213248              | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.497 | 
     | g196805              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.380 |    0.516 | 
     | cpuregs_reg[16][27]  | D ^          | DFF_X1    | 0.000 |   0.380 |    0.516 | 
     +------------------------------------------------------------------------------+ 
Path 1445: MET Setup Check with Pin mem_state_reg[0]/CK 
Endpoint:   mem_state_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.299
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.035 |    0.100 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.203 | 
     | g197             | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.251 | 
     | g203562          | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.337 | 
     | g203582          | A1 v -> ZN v | AND2_X2  | 0.057 |   0.259 |    0.394 | 
     | g199430          | B1 v -> ZN ^ | OAI22_X1 | 0.039 |   0.299 |    0.434 | 
     | mem_state_reg[0] | D ^          | DFF_X1   | 0.000 |   0.299 |    0.434 | 
     +-------------------------------------------------------------------------+ 
Path 1446: MET Setup Check with Pin reg_pc_reg[12]/CK 
Endpoint:   reg_pc_reg[12]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.427
- Arrival Time                  0.292
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.101 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.222 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.255 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.288 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.380 | 
     | g213650           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.401 | 
     | g199550           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.427 | 
     | reg_pc_reg[12]    | D ^          | DFF_X2    | 0.000 |   0.292 |    0.427 | 
     +---------------------------------------------------------------------------+ 
Path 1447: MET Setup Check with Pin cpuregs_reg[18][27]/CK 
Endpoint:   cpuregs_reg[18][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.380
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.094 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.200 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.225 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.289 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.324 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.364 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.384 | 
     | g221909              | B1 v -> ZN ^ | OAI221_X4 | 0.098 |   0.347 |    0.482 | 
     | g218358              | A2 ^ -> ZN v | NAND2_X1  | 0.015 |   0.362 |    0.497 | 
     | g196912              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.380 |    0.516 | 
     | cpuregs_reg[18][27]  | D ^          | DFF_X1    | 0.000 |   0.380 |    0.516 | 
     +------------------------------------------------------------------------------+ 
Path 1448: MET Setup Check with Pin cpuregs_reg[31][27]/CK 
Endpoint:   cpuregs_reg[31][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.380
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.094 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.200 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.225 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.289 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.324 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.365 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.385 | 
     | g221909              | B1 v -> ZN ^ | OAI221_X4 | 0.098 |   0.347 |    0.482 | 
     | g213243              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.497 | 
     | g215729              | A v -> ZN ^  | OAI21_X1  | 0.019 |   0.380 |    0.516 | 
     | cpuregs_reg[31][27]  | D ^          | DFF_X1    | 0.000 |   0.380 |    0.516 | 
     +------------------------------------------------------------------------------+ 
Path 1449: MET Setup Check with Pin cpuregs_reg[10][27]/CK 
Endpoint:   cpuregs_reg[10][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.380
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.094 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.201 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.226 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.289 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.325 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.365 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.385 | 
     | g221909              | B1 v -> ZN ^ | OAI221_X4 | 0.098 |   0.347 |    0.482 | 
     | g213253              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.497 | 
     | g197546              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.380 |    0.516 | 
     | cpuregs_reg[10][27]  | D ^          | DFF_X1    | 0.000 |   0.380 |    0.516 | 
     +------------------------------------------------------------------------------+ 
Path 1450: MET Setup Check with Pin cpuregs_reg[29][27]/CK 
Endpoint:   cpuregs_reg[29][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.380
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.094 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.201 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.226 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.289 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.325 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.365 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.385 | 
     | g221909              | B1 v -> ZN ^ | OAI221_X4 | 0.098 |   0.347 |    0.482 | 
     | g213249              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.497 | 
     | g197275              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.380 |    0.516 | 
     | cpuregs_reg[29][27]  | D ^          | DFF_X1    | 0.000 |   0.380 |    0.516 | 
     +------------------------------------------------------------------------------+ 
Path 1451: MET Setup Check with Pin cpuregs_reg[12][27]/CK 
Endpoint:   cpuregs_reg[12][27]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[17]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.380
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[17]       | CK ^         |           |       |  -0.042 |    0.094 | 
     | reg_pc_reg[17]       | CK ^ -> Q ^  | DFF_X1    | 0.106 |   0.065 |    0.201 | 
     | FE_OCPC401_reg_pc_17 | A ^ -> Z ^   | BUF_X2    | 0.025 |   0.090 |    0.226 | 
     | add_1312_30_g217530  | A4 ^ -> ZN ^ | AND4_X1   | 0.064 |   0.153 |    0.289 | 
     | add_1312_30_g214148  | A2 ^ -> ZN ^ | AND2_X4   | 0.035 |   0.189 |    0.325 | 
     | add_1312_30_g214153  | A1 ^ -> ZN ^ | AND3_X1   | 0.040 |   0.229 |    0.365 | 
     | g210322              | A2 ^ -> ZN v | NAND2_X1  | 0.020 |   0.249 |    0.385 | 
     | g221909              | B1 v -> ZN ^ | OAI221_X4 | 0.098 |   0.347 |    0.482 | 
     | g213259              | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.361 |    0.497 | 
     | g196624              | A v -> ZN ^  | OAI21_X1  | 0.018 |   0.380 |    0.516 | 
     | cpuregs_reg[12][27]  | D ^          | DFF_X1    | 0.000 |   0.380 |    0.516 | 
     +------------------------------------------------------------------------------+ 
Path 1452: MET Setup Check with Pin cpuregs_reg[1][21]/CK 
Endpoint:   cpuregs_reg[1][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.381
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.101 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.205 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.230 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.255 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.278 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.312 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.350 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.234 |    0.370 | 
     | g221846_dup         | A v -> Z v   | XOR2_X1   | 0.050 |   0.284 |    0.420 | 
     | g217941_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.073 |   0.357 |    0.493 | 
     | g221864             | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.369 |    0.505 | 
     | FE_RC_624_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.381 |    0.517 | 
     | cpuregs_reg[1][21]  | D ^          | DFF_X1    | 0.000 |   0.381 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 1453: MET Setup Check with Pin reg_pc_reg[29]/CK 
Endpoint:   reg_pc_reg[29]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.428
- Arrival Time                  0.292
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.101 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.223 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.255 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.289 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.381 | 
     | g200230           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.402 | 
     | g199537           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.428 | 
     | reg_pc_reg[29]    | D ^          | DFF_X1    | 0.000 |   0.292 |    0.428 | 
     +---------------------------------------------------------------------------+ 
Path 1454: MET Setup Check with Pin reg_pc_reg[28]/CK 
Endpoint:   reg_pc_reg[28]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.428
- Arrival Time                  0.292
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.101 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.223 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.255 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.289 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.381 | 
     | g200215           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.402 | 
     | g199558           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.428 | 
     | reg_pc_reg[28]    | D ^          | DFF_X1    | 0.000 |   0.292 |    0.428 | 
     +---------------------------------------------------------------------------+ 
Path 1455: MET Setup Check with Pin reg_pc_reg[26]/CK 
Endpoint:   reg_pc_reg[26]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.428
- Arrival Time                  0.292
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.101 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.223 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.255 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.289 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.381 | 
     | g200307           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.402 | 
     | g199539           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.428 | 
     | reg_pc_reg[26]    | D ^          | DFF_X1    | 0.000 |   0.292 |    0.428 | 
     +---------------------------------------------------------------------------+ 
Path 1456: MET Setup Check with Pin reg_pc_reg[25]/CK 
Endpoint:   reg_pc_reg[25]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.428
- Arrival Time                  0.292
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.101 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.223 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.255 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.289 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.381 | 
     | g200240           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.402 | 
     | g199540           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.428 | 
     | reg_pc_reg[25]    | D ^          | DFF_X1    | 0.000 |   0.292 |    0.428 | 
     +---------------------------------------------------------------------------+ 
Path 1457: MET Setup Check with Pin reg_pc_reg[23]/CK 
Endpoint:   reg_pc_reg[23]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.428
- Arrival Time                  0.292
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.101 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.223 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.255 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.289 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.381 | 
     | g200237           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.402 | 
     | g199541           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.428 | 
     | reg_pc_reg[23]    | D ^          | DFF_X1    | 0.000 |   0.292 |    0.428 | 
     +---------------------------------------------------------------------------+ 
Path 1458: MET Setup Check with Pin reg_pc_reg[22]/CK 
Endpoint:   reg_pc_reg[22]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.428
- Arrival Time                  0.292
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.101 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.223 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.255 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.289 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.381 | 
     | g200217           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.402 | 
     | g199542           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.428 | 
     | reg_pc_reg[22]    | D ^          | DFF_X1    | 0.000 |   0.292 |    0.428 | 
     +---------------------------------------------------------------------------+ 
Path 1459: MET Setup Check with Pin reg_pc_reg[21]/CK 
Endpoint:   reg_pc_reg[21]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.428
- Arrival Time                  0.292
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.101 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.223 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.255 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.289 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.381 | 
     | g200290           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.402 | 
     | g199543           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.428 | 
     | reg_pc_reg[21]    | D ^          | DFF_X1    | 0.000 |   0.292 |    0.428 | 
     +---------------------------------------------------------------------------+ 
Path 1460: MET Setup Check with Pin reg_pc_reg[20]/CK 
Endpoint:   reg_pc_reg[20]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.428
- Arrival Time                  0.292
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.101 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.223 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.255 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.289 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.381 | 
     | g200218           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.402 | 
     | g199544           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.428 | 
     | reg_pc_reg[20]    | D ^          | DFF_X1    | 0.000 |   0.292 |    0.428 | 
     +---------------------------------------------------------------------------+ 
Path 1461: MET Setup Check with Pin decoded_imm_reg[3]/CK 
Endpoint:   decoded_imm_reg[3]/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.297
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.035 |    0.101 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1    | 0.100 |   0.065 |    0.201 | 
     | g90422                     | A ^ -> ZN v  | INV_X1    | 0.013 |   0.078 |    0.214 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4  | 0.029 |   0.107 |    0.243 | 
     | FE_OCPC55_n_7581           | A ^ -> Z ^   | BUF_X1    | 0.090 |   0.197 |    0.333 | 
     | FE_OCPC56_n_7581           | A ^ -> Z ^   | BUF_X1    | 0.053 |   0.249 |    0.385 | 
     | g208536                    | B1 ^ -> ZN v | AOI22_X1  | 0.025 |   0.274 |    0.410 | 
     | g199751                    | A v -> ZN ^  | OAI221_X1 | 0.023 |   0.297 |    0.433 | 
     | decoded_imm_reg[3]         | D ^          | DFF_X1    | 0.000 |   0.297 |    0.433 | 
     +------------------------------------------------------------------------------------+ 
Path 1462: MET Setup Check with Pin reg_pc_reg[30]/CK 
Endpoint:   reg_pc_reg[30]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.429
- Arrival Time                  0.292
= Slack Time                    0.137
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.102 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.224 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.256 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.289 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.382 | 
     | g200226           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.402 | 
     | g199536           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.429 | 
     | reg_pc_reg[30]    | D ^          | DFF_X2    | 0.000 |   0.292 |    0.429 | 
     +---------------------------------------------------------------------------+ 
Path 1463: MET Setup Check with Pin reg_pc_reg[27]/CK 
Endpoint:   reg_pc_reg[27]/D    (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.429
- Arrival Time                  0.292
= Slack Time                    0.137
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.102 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.224 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.256 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.289 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.382 | 
     | g200282           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.402 | 
     | g199538           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.429 | 
     | reg_pc_reg[27]    | D ^          | DFF_X2    | 0.000 |   0.292 |    0.429 | 
     +---------------------------------------------------------------------------+ 
Path 1464: MET Setup Check with Pin decoded_imm_reg[4]/CK 
Endpoint:   decoded_imm_reg[4]/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.296
= Slack Time                    0.137
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.035 |    0.101 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1    | 0.100 |   0.065 |    0.201 | 
     | g90422                     | A ^ -> ZN v  | INV_X1    | 0.013 |   0.078 |    0.215 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4  | 0.029 |   0.107 |    0.244 | 
     | FE_OCPC55_n_7581           | A ^ -> Z ^   | BUF_X1    | 0.090 |   0.197 |    0.333 | 
     | FE_OCPC56_n_7581           | A ^ -> Z ^   | BUF_X1    | 0.053 |   0.249 |    0.386 | 
     | g208535                    | B1 ^ -> ZN v | AOI22_X1  | 0.025 |   0.274 |    0.410 | 
     | g199752                    | A v -> ZN ^  | OAI221_X1 | 0.023 |   0.296 |    0.433 | 
     | decoded_imm_reg[4]         | D ^          | DFF_X2    | 0.000 |   0.296 |    0.433 | 
     +------------------------------------------------------------------------------------+ 
Path 1465: MET Setup Check with Pin decoded_imm_reg[2]/CK 
Endpoint:   decoded_imm_reg[2]/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.296
= Slack Time                    0.137
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.035 |    0.101 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1    | 0.100 |   0.065 |    0.201 | 
     | g90422                     | A ^ -> ZN v  | INV_X1    | 0.013 |   0.078 |    0.215 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4  | 0.029 |   0.107 |    0.244 | 
     | FE_OCPC55_n_7581           | A ^ -> Z ^   | BUF_X1    | 0.090 |   0.197 |    0.333 | 
     | FE_OCPC56_n_7581           | A ^ -> Z ^   | BUF_X1    | 0.053 |   0.249 |    0.386 | 
     | g217622                    | B1 ^ -> ZN v | AOI22_X1  | 0.025 |   0.274 |    0.410 | 
     | g217519                    | A v -> ZN ^  | OAI221_X1 | 0.023 |   0.296 |    0.433 | 
     | decoded_imm_reg[2]         | D ^          | DFF_X2    | 0.000 |   0.296 |    0.433 | 
     +------------------------------------------------------------------------------------+ 
Path 1466: MET Setup Check with Pin cpuregs_reg[14][23]/CK 
Endpoint:   cpuregs_reg[14][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.381
= Slack Time                    0.137
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.102 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.206 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.230 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.255 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.279 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.312 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.351 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.365 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.419 | 
     | g217945_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.074 |   0.356 |    0.493 | 
     | g226253             | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.368 |    0.505 | 
     | FE_RC_994_0         | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.381 |    0.517 | 
     | cpuregs_reg[14][23] | D ^          | DFF_X1    | 0.000 |   0.381 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 1467: MET Setup Check with Pin cpuregs_reg[1][23]/CK 
Endpoint:   cpuregs_reg[1][23]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.380
= Slack Time                    0.137
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |           |       |  -0.035 |    0.103 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1    | 0.104 |   0.069 |    0.206 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.024 |   0.094 |    0.231 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4    | 0.025 |   0.119 |    0.256 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2  | 0.023 |   0.142 |    0.279 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2   | 0.034 |   0.175 |    0.313 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4   | 0.038 |   0.214 |    0.351 | 
     | add_1312_30_g7569   | A1 ^ -> ZN v | NAND2_X1  | 0.015 |   0.229 |    0.366 | 
     | g221888             | A v -> Z v   | XOR2_X1   | 0.054 |   0.283 |    0.420 | 
     | g217945_dup         | A1 v -> ZN ^ | OAI222_X4 | 0.074 |   0.356 |    0.493 | 
     | g221906             | A1 ^ -> ZN v | NAND2_X1  | 0.012 |   0.368 |    0.505 | 
     | FE_RC_1002_0        | A1 v -> ZN ^ | NAND2_X1  | 0.012 |   0.380 |    0.517 | 
     | cpuregs_reg[1][23]  | D ^          | DFF_X1    | 0.000 |   0.380 |    0.517 | 
     +-----------------------------------------------------------------------------+ 
Path 1468: MET Setup Check with Pin count_cycle_reg[8]/CK 
Endpoint:   count_cycle_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.302
= Slack Time                    0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.035 |    0.103 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.213 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.118 |    0.257 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.168 |    0.307 | 
     | inc_add_1428_40_g1207   | A1 ^ -> ZN ^ | AND2_X1  | 0.056 |   0.224 |    0.362 | 
     | inc_add_1428_40_g1206   | A ^ -> ZN v  | INV_X1   | 0.015 |   0.239 |    0.377 | 
     | inc_add_1428_40_g1185   | A v -> ZN v  | XNOR2_X1 | 0.036 |   0.275 |    0.413 | 
     | g200997                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.302 |    0.441 | 
     | count_cycle_reg[8]      | D v          | DFF_X1   | 0.000 |   0.302 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1469: MET Setup Check with Pin count_cycle_reg[7]/CK 
Endpoint:   count_cycle_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.300
= Slack Time                    0.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                         |              |         |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |         |       |  -0.035 |    0.104 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1  | 0.110 |   0.075 |    0.214 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1 | 0.043 |   0.118 |    0.257 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1 | 0.050 |   0.168 |    0.307 | 
     | inc_add_1428_40_g1213   | A ^ -> ZN v  | INV_X1  | 0.015 |   0.183 |    0.322 | 
     | inc_add_1428_40_g1208   | A1 v -> ZN ^ | NOR3_X1 | 0.037 |   0.220 |    0.359 | 
     | inc_add_1428_40_g1186   | A ^ -> Z ^   | XOR2_X1 | 0.047 |   0.268 |    0.406 | 
     | g200975                 | A1 ^ -> ZN ^ | AND2_X1 | 0.032 |   0.300 |    0.438 | 
     | count_cycle_reg[7]      | D ^          | DFF_X1  | 0.000 |   0.300 |    0.438 | 
     +-------------------------------------------------------------------------------+ 
Path 1470: MET Setup Check with Pin instr_rdinstr_reg/CK 
Endpoint:   instr_rdinstr_reg/D          (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.297
= Slack Time                    0.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.104 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.198 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.220 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.246 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.156 |    0.296 | 
     | g200743                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.187 |    0.327 | 
     | g199864                    | A1 v -> ZN ^ | NOR3_X1  | 0.061 |   0.248 |    0.387 | 
     | g199457                    | A1 ^ -> ZN v | NAND3_X1 | 0.026 |   0.274 |    0.413 | 
     | g216405                    | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.297 |    0.437 | 
     | instr_rdinstr_reg          | D ^          | DFF_X1   | 0.000 |   0.297 |    0.437 | 
     +-----------------------------------------------------------------------------------+ 
Path 1471: MET Setup Check with Pin instr_rdcycle_reg/CK 
Endpoint:   instr_rdcycle_reg/D          (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.297
= Slack Time                    0.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.104 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.198 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.220 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.246 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.156 |    0.296 | 
     | g200743                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.187 |    0.327 | 
     | g199864                    | A1 v -> ZN ^ | NOR3_X1  | 0.061 |   0.248 |    0.387 | 
     | g199456                    | A1 ^ -> ZN v | NAND3_X1 | 0.026 |   0.274 |    0.413 | 
     | g216406                    | A v -> ZN ^  | OAI21_X1 | 0.023 |   0.297 |    0.437 | 
     | instr_rdcycle_reg          | D ^          | DFF_X1   | 0.000 |   0.297 |    0.437 | 
     +-----------------------------------------------------------------------------------+ 
Path 1472: MET Setup Check with Pin mem_wdata_reg[26]/CK 
Endpoint:   mem_wdata_reg[26]/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.075
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.393
- Arrival Time                  0.253
= Slack Time                    0.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |           |       |  -0.035 |    0.105 | 
     | mem_wordsize_reg[1] | CK ^ -> QN ^ | DFF_X1    | 0.120 |   0.085 |    0.225 | 
     | fopt214370          | A ^ -> ZN v  | INV_X1    | 0.021 |   0.106 |    0.246 | 
     | g90386__222915      | A1 v -> ZN v | AND2_X4   | 0.034 |   0.140 |    0.280 | 
     | g90356              | A v -> ZN ^  | INV_X1    | 0.023 |   0.163 |    0.302 | 
     | g90340__9906        | A1 ^ -> ZN v | NOR2_X1   | 0.013 |   0.175 |    0.315 | 
     | g90263__207916      | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.246 |    0.385 | 
     | g90247              | A ^ -> ZN v  | INV_X1    | 0.008 |   0.253 |    0.393 | 
     | mem_wdata_reg[26]   | D v          | SDFF_X1   | 0.000 |   0.253 |    0.393 | 
     +-----------------------------------------------------------------------------+ 
Path 1473: MET Setup Check with Pin reg_pc_reg[4]/CK 
Endpoint:   reg_pc_reg[4]/D     (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.292
= Slack Time                    0.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.106 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.228 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.260 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.294 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.386 | 
     | g200254           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.407 | 
     | g199559           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.433 | 
     | reg_pc_reg[4]     | D ^          | DFF_X1    | 0.000 |   0.292 |    0.433 | 
     +---------------------------------------------------------------------------+ 
Path 1474: MET Setup Check with Pin decoded_imm_reg[14]/CK 
Endpoint:   decoded_imm_reg[14]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.297
= Slack Time                    0.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.106 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.200 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.222 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.248 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.041 |   0.148 |    0.289 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.036 |   0.184 |    0.325 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.041 |   0.225 |    0.366 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.055 |   0.281 |    0.422 | 
     | g213589                    | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.297 |    0.438 | 
     | decoded_imm_reg[14]        | D ^          | DFF_X1   | 0.000 |   0.297 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1475: MET Setup Check with Pin reg_pc_reg[2]/CK 
Endpoint:   reg_pc_reg[2]/D     (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.292
= Slack Time                    0.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.107 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.228 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.261 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.294 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.386 | 
     | g214977           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.407 | 
     | g214976           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.433 | 
     | reg_pc_reg[2]     | D ^          | DFF_X2    | 0.000 |   0.292 |    0.433 | 
     +---------------------------------------------------------------------------+ 
Path 1476: MET Setup Check with Pin reg_pc_reg[1]/CK 
Endpoint:   reg_pc_reg[1]/D     (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.292
= Slack Time                    0.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     | latched_store_reg | CK ^         |           |       |  -0.035 |    0.107 | 
     | latched_store_reg | CK ^ -> Q ^  | DFF_X1    | 0.122 |   0.087 |    0.228 | 
     | g208377           | A1 ^ -> ZN v | NAND2_X2  | 0.032 |   0.119 |    0.261 | 
     | g201178           | A1 v -> ZN ^ | NOR2_X2   | 0.033 |   0.153 |    0.294 | 
     | g200758           | A1 ^ -> ZN ^ | AND2_X2   | 0.092 |   0.245 |    0.386 | 
     | g200320           | A1 ^ -> ZN v | AOI22_X1  | 0.021 |   0.266 |    0.407 | 
     | g199557           | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.292 |    0.433 | 
     | reg_pc_reg[1]     | D ^          | DFF_X2    | 0.000 |   0.292 |    0.433 | 
     +---------------------------------------------------------------------------+ 
Path 1477: MET Setup Check with Pin decoded_imm_reg[12]/CK 
Endpoint:   decoded_imm_reg[12]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.297
= Slack Time                    0.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.106 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.200 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.222 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.248 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.041 |   0.148 |    0.289 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.036 |   0.184 |    0.326 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.041 |   0.225 |    0.367 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.055 |   0.281 |    0.422 | 
     | g213593                    | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.297 |    0.438 | 
     | decoded_imm_reg[12]        | D ^          | DFF_X1   | 0.000 |   0.297 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1478: MET Setup Check with Pin decoded_imm_reg[13]/CK 
Endpoint:   decoded_imm_reg[13]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.297
= Slack Time                    0.142
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.106 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.200 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.223 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.249 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4   | 0.041 |   0.148 |    0.289 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1 | 0.036 |   0.184 |    0.326 | 
     | g213581                    | A2 v -> ZN v | AND2_X2  | 0.041 |   0.225 |    0.367 | 
     | g213583                    | A1 v -> ZN v | OR2_X2   | 0.055 |   0.281 |    0.422 | 
     | g213592                    | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.297 |    0.439 | 
     | decoded_imm_reg[13]        | D ^          | DFF_X2   | 0.000 |   0.297 |    0.439 | 
     +-----------------------------------------------------------------------------------+ 
Path 1479: MET Setup Check with Pin mem_wdata_reg[31]/CK 
Endpoint:   mem_wdata_reg[31]/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.075
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.393
- Arrival Time                  0.249
= Slack Time                    0.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |           |       |  -0.035 |    0.110 | 
     | mem_wordsize_reg[1] | CK ^ -> QN ^ | DFF_X1    | 0.120 |   0.085 |    0.230 | 
     | fopt214370          | A ^ -> ZN v  | INV_X1    | 0.021 |   0.106 |    0.251 | 
     | g90386__222915      | A1 v -> ZN v | AND2_X4   | 0.034 |   0.140 |    0.285 | 
     | g90327__5266        | A1 v -> ZN v | AND2_X1   | 0.031 |   0.171 |    0.315 | 
     | g90258__207922      | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.241 |    0.385 | 
     | g90242              | A ^ -> ZN v  | INV_X1    | 0.008 |   0.249 |    0.393 | 
     | mem_wdata_reg[31]   | D v          | SDFF_X1   | 0.000 |   0.249 |    0.393 | 
     +-----------------------------------------------------------------------------+ 
Path 1480: MET Setup Check with Pin mem_wdata_reg[24]/CK 
Endpoint:   mem_wdata_reg[24]/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_wordsize_reg[1]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.075
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.393
- Arrival Time                  0.249
= Slack Time                    0.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | mem_wordsize_reg[1] | CK ^         |           |       |  -0.035 |    0.110 | 
     | mem_wordsize_reg[1] | CK ^ -> QN ^ | DFF_X1    | 0.120 |   0.085 |    0.230 | 
     | fopt214370          | A ^ -> ZN v  | INV_X1    | 0.021 |   0.106 |    0.251 | 
     | g90386__222915      | A1 v -> ZN v | AND2_X4   | 0.034 |   0.140 |    0.285 | 
     | g90329__6083        | A1 v -> ZN v | AND2_X1   | 0.031 |   0.171 |    0.315 | 
     | g90257__207921      | A v -> ZN ^  | AOI221_X1 | 0.070 |   0.241 |    0.385 | 
     | g90241              | A ^ -> ZN v  | INV_X1    | 0.008 |   0.249 |    0.393 | 
     | mem_wdata_reg[24]   | D v          | SDFF_X1   | 0.000 |   0.249 |    0.393 | 
     +-----------------------------------------------------------------------------+ 
Path 1481: MET Setup Check with Pin cpuregs_reg[11][21]/CK 
Endpoint:   cpuregs_reg[11][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.520
- Arrival Time                  0.376
= Slack Time                    0.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.110 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.214 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.238 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.263 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.287 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.320 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.359 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.378 | 
     | g221846             | A v -> Z ^   | XOR2_X1  | 0.044 |   0.277 |    0.422 | 
     | FE_RC_508_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.291 |    0.435 | 
     | FE_RC_507_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.329 |    0.474 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.349 |    0.493 | 
     | g212891             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.365 |    0.509 | 
     | FE_RC_702_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.376 |    0.520 | 
     | cpuregs_reg[11][21] | D v          | DFF_X1   | 0.000 |   0.376 |    0.520 | 
     +----------------------------------------------------------------------------+ 
Path 1482: MET Setup Check with Pin cpuregs_reg[3][21]/CK 
Endpoint:   cpuregs_reg[3][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.520
- Arrival Time                  0.376
= Slack Time                    0.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.110 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.214 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.239 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.264 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.287 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.320 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.359 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.379 | 
     | g221846             | A v -> Z ^   | XOR2_X1  | 0.044 |   0.277 |    0.422 | 
     | FE_RC_508_0         | A ^ -> ZN v  | INV_X1   | 0.013 |   0.291 |    0.436 | 
     | FE_RC_507_0         | A1 v -> ZN ^ | AOI22_X2 | 0.038 |   0.329 |    0.474 | 
     | FE_RC_506_0         | A1 ^ -> ZN v | NAND2_X4 | 0.019 |   0.349 |    0.494 | 
     | g207610             | A1 v -> ZN ^ | NAND2_X1 | 0.016 |   0.365 |    0.509 | 
     | FE_RC_735_0         | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.376 |    0.520 | 
     | cpuregs_reg[3][21]  | D v          | DFF_X1   | 0.000 |   0.376 |    0.520 | 
     +----------------------------------------------------------------------------+ 
Path 1483: MET Setup Check with Pin latched_is_lh_reg/CK 
Endpoint:   latched_is_lh_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.291
= Slack Time                    0.146
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg     | CK ^         |          |       |  -0.035 |    0.111 | 
     | mem_valid_reg     | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.217 | 
     | g196              | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.252 | 
     | g193              | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.268 | 
     | g209212           | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.309 | 
     | g205416           | A1 ^ -> ZN v | NOR2_X2  | 0.015 |   0.178 |    0.324 | 
     | g209468           | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.227 |    0.373 | 
     | g198898           | A1 ^ -> ZN v | NOR2_X1  | 0.015 |   0.243 |    0.389 | 
     | g198884           | A v -> ZN ^  | INV_X1   | 0.014 |   0.256 |    0.402 | 
     | g198163           | A1 ^ -> ZN v | NAND2_X1 | 0.011 |   0.268 |    0.414 | 
     | g195529__6877     | B1 v -> ZN ^ | OAI21_X1 | 0.023 |   0.291 |    0.437 | 
     | latched_is_lh_reg | D ^          | DFF_X1   | 0.000 |   0.291 |    0.437 | 
     +--------------------------------------------------------------------------+ 
Path 1484: MET Setup Check with Pin instr_xor_reg/CK 
Endpoint:   instr_xor_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.287
= Slack Time                    0.147
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.035 |    0.112 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.198 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.086 |    0.233 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.133 |    0.280 | 
     | g200580             | A1 ^ -> ZN v | NAND3_X1 | 0.034 |   0.167 |    0.314 | 
     | g209851             | A2 v -> ZN v | OR3_X1   | 0.092 |   0.259 |    0.406 | 
     | g199431             | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.287 |    0.434 | 
     | instr_xor_reg       | D ^          | DFF_X1   | 0.000 |   0.287 |    0.434 | 
     +----------------------------------------------------------------------------+ 
Path 1485: MET Setup Check with Pin instr_srl_reg/CK 
Endpoint:   instr_srl_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.287
= Slack Time                    0.147
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.035 |    0.112 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.198 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.086 |    0.233 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.133 |    0.280 | 
     | g200580             | A1 ^ -> ZN v | NAND3_X1 | 0.034 |   0.167 |    0.314 | 
     | g209851             | A2 v -> ZN v | OR3_X1   | 0.092 |   0.259 |    0.406 | 
     | g199432             | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.287 |    0.434 | 
     | instr_srl_reg       | D ^          | DFF_X1   | 0.000 |   0.287 |    0.434 | 
     +----------------------------------------------------------------------------+ 
Path 1486: MET Setup Check with Pin instr_or_reg/CK 
Endpoint:   instr_or_reg/D        (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.287
= Slack Time                    0.147
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.035 |    0.112 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.198 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.086 |    0.233 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.133 |    0.280 | 
     | g200580             | A1 ^ -> ZN v | NAND3_X1 | 0.034 |   0.167 |    0.314 | 
     | g209851             | A2 v -> ZN v | OR3_X1   | 0.092 |   0.259 |    0.406 | 
     | g199455             | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.287 |    0.434 | 
     | instr_or_reg        | D ^          | DFF_X1   | 0.000 |   0.287 |    0.434 | 
     +----------------------------------------------------------------------------+ 
Path 1487: MET Setup Check with Pin instr_and_reg/CK 
Endpoint:   instr_and_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.287
= Slack Time                    0.147
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.035 |    0.112 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.198 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.086 |    0.233 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.133 |    0.280 | 
     | g200580             | A1 ^ -> ZN v | NAND3_X1 | 0.034 |   0.167 |    0.314 | 
     | g209851             | A2 v -> ZN v | OR3_X1   | 0.092 |   0.259 |    0.406 | 
     | g199458             | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.287 |    0.434 | 
     | instr_and_reg       | D ^          | DFF_X1   | 0.000 |   0.287 |    0.434 | 
     +----------------------------------------------------------------------------+ 
Path 1488: MET Setup Check with Pin count_instr_reg[7]/CK 
Endpoint:   count_instr_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.287
= Slack Time                    0.150
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]      | CK ^         |          |       |  -0.035 |    0.115 | 
     | count_instr_reg[1]      | CK ^ -> Q ^  | DFF_X1   | 0.116 |   0.081 |    0.231 | 
     | g209722                 | A3 ^ -> ZN ^ | AND4_X1  | 0.069 |   0.150 |    0.300 | 
     | inc_add_1559_34_g209723 | A ^ -> ZN v  | INV_X1   | 0.016 |   0.165 |    0.316 | 
     | inc_add_1559_34_g1208   | A1 v -> ZN ^ | NOR3_X1  | 0.037 |   0.202 |    0.353 | 
     | inc_add_1559_34_g1186   | A ^ -> Z ^   | XOR2_X1  | 0.051 |   0.254 |    0.404 | 
     | g200350                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.271 |    0.421 | 
     | g200174                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.287 |    0.438 | 
     | count_instr_reg[7]      | D ^          | DFF_X1   | 0.000 |   0.287 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 1489: MET Setup Check with Pin cpuregs_reg[25][21]/CK 
Endpoint:   cpuregs_reg[25][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.517
- Arrival Time                  0.366
= Slack Time                    0.151
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.116 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.220 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.245 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.270 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.293 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.327 | 
     | g209107             | A1 ^ -> ZN ^ | AND2_X4  | 0.038 |   0.214 |    0.365 | 
     | FE_RC_2793_0        | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.234 |    0.385 | 
     | g221846             | A v -> Z v   | XOR2_X1  | 0.056 |   0.290 |    0.441 | 
     | FE_RC_2605_0        | A v -> ZN ^  | INV_X2   | 0.015 |   0.305 |    0.456 | 
     | FE_RC_2604_0        | A1 ^ -> ZN v | NAND2_X2 | 0.015 |   0.320 |    0.471 | 
     | FE_RC_2603_0        | A1 v -> ZN ^ | NAND3_X4 | 0.020 |   0.340 |    0.491 | 
     | g226470             | A1 ^ -> ZN v | NAND2_X1 | 0.014 |   0.354 |    0.505 | 
     | FE_RC_851_0         | A1 v -> ZN ^ | NAND2_X1 | 0.012 |   0.366 |    0.517 | 
     | cpuregs_reg[25][21] | D ^          | DFF_X1   | 0.000 |   0.366 |    0.517 | 
     +----------------------------------------------------------------------------+ 
Path 1490: MET Setup Check with Pin cpuregs_reg[18][28]/CK 
Endpoint:   cpuregs_reg[18][28]/D (v) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.520
- Arrival Time                  0.369
= Slack Time                    0.151
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.117 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.215 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.254 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.286 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.312 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.332 | 
     | g226138             | A1 ^ -> ZN ^ | AND2_X4  | 0.032 |   0.213 |    0.364 | 
     | g226141             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.245 |    0.397 | 
     | FE_OCPC202_n_32482  | A ^ -> Z ^   | BUF_X8   | 0.025 |   0.270 |    0.422 | 
     | g226147             | A1 ^ -> ZN ^ | AND2_X4  | 0.041 |   0.311 |    0.462 | 
     | FE_OCPC457_n_32489  | A ^ -> Z ^   | BUF_X8   | 0.024 |   0.335 |    0.487 | 
     | FE_RC_619_0         | A1 ^ -> ZN ^ | OR2_X1   | 0.022 |   0.357 |    0.509 | 
     | FE_RC_618_0         | A2 ^ -> ZN v | NAND2_X1 | 0.012 |   0.369 |    0.520 | 
     | cpuregs_reg[18][28] | D v          | DFF_X1   | 0.000 |   0.369 |    0.520 | 
     +----------------------------------------------------------------------------+ 
Path 1491: MET Setup Check with Pin mem_valid_reg/CK 
Endpoint:   mem_valid_reg/D    (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.284
= Slack Time                    0.153
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |          |       |  -0.035 |    0.118 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.221 | 
     | g197             | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.269 | 
     | g203562          | A1 v -> ZN v | OR3_X4   | 0.086 |   0.202 |    0.355 | 
     | g200499_0        | A1 v -> ZN v | AND2_X2  | 0.058 |   0.259 |    0.413 | 
     | g199091          | A v -> ZN ^  | OAI21_X1 | 0.024 |   0.284 |    0.437 | 
     | mem_valid_reg    | D ^          | DFF_X1   | 0.000 |   0.284 |    0.437 | 
     +-------------------------------------------------------------------------+ 
Path 1492: MET Setup Check with Pin latched_is_lu_reg/CK 
Endpoint:   latched_is_lu_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.281
= Slack Time                    0.156
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.035 |    0.120 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.224 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.271 | 
     | g193              | A1 v -> ZN ^ | AOI22_X2 | 0.031 |   0.146 |    0.302 | 
     | g209212           | A1 ^ -> ZN v | NOR2_X2  | 0.017 |   0.163 |    0.319 | 
     | g205416           | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.198 |    0.353 | 
     | g205418           | A ^ -> ZN v  | INV_X1   | 0.013 |   0.210 |    0.366 | 
     | g198904           | B1 v -> ZN ^ | AOI21_X1 | 0.034 |   0.244 |    0.400 | 
     | g198886           | A ^ -> ZN v  | INV_X1   | 0.013 |   0.258 |    0.413 | 
     | g195528__1309     | B1 v -> ZN ^ | OAI21_X1 | 0.024 |   0.281 |    0.437 | 
     | latched_is_lu_reg | D ^          | DFF_X1   | 0.000 |   0.281 |    0.437 | 
     +--------------------------------------------------------------------------+ 
Path 1493: MET Setup Check with Pin latched_is_lb_reg/CK 
Endpoint:   latched_is_lb_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.281
= Slack Time                    0.156
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |          |       |  -0.035 |    0.120 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1   | 0.104 |   0.068 |    0.224 | 
     | g197              | A2 v -> ZN v | OR2_X4   | 0.047 |   0.116 |    0.271 | 
     | g193              | A1 v -> ZN ^ | AOI22_X2 | 0.031 |   0.146 |    0.302 | 
     | g209212           | A1 ^ -> ZN v | NOR2_X2  | 0.017 |   0.163 |    0.319 | 
     | g205416           | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.198 |    0.353 | 
     | g205418           | A ^ -> ZN v  | INV_X1   | 0.013 |   0.210 |    0.366 | 
     | g198904           | B1 v -> ZN ^ | AOI21_X1 | 0.034 |   0.244 |    0.400 | 
     | g198886           | A ^ -> ZN v  | INV_X1   | 0.013 |   0.258 |    0.413 | 
     | g195530__2900     | B1 v -> ZN ^ | OAI21_X1 | 0.024 |   0.281 |    0.437 | 
     | latched_is_lb_reg | D ^          | DFF_X1   | 0.000 |   0.281 |    0.437 | 
     +--------------------------------------------------------------------------+ 
Path 1494: MET Setup Check with Pin count_cycle_reg[6]/CK 
Endpoint:   count_cycle_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.278
= Slack Time                    0.160
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.035 |    0.125 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.235 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.118 |    0.278 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.168 |    0.328 | 
     | inc_add_1428_40_g1213   | A ^ -> ZN v  | INV_X1   | 0.015 |   0.183 |    0.343 | 
     | inc_add_1428_40_g1204   | A1 v -> ZN ^ | NOR2_X1  | 0.025 |   0.209 |    0.369 | 
     | inc_add_1428_40_g2      | A ^ -> ZN ^  | XNOR2_X1 | 0.038 |   0.247 |    0.407 | 
     | g200950                 | A1 ^ -> ZN ^ | AND2_X1  | 0.031 |   0.278 |    0.438 | 
     | count_cycle_reg[6]      | D ^          | DFF_X1   | 0.000 |   0.278 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 1495: MET Setup Check with Pin count_instr_reg[4]/CK 
Endpoint:   count_instr_reg[4]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.271
= Slack Time                    0.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.128 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.240 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.275 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.381 | 
     | FE_DBTC21_n_14687          | A ^ -> ZN v  | INV_X1   | 0.020 |   0.238 |    0.401 | 
     | g200210                    | A2 v -> ZN ^ | OAI22_X1 | 0.033 |   0.271 |    0.434 | 
     | count_instr_reg[4]         | D ^          | DFF_X1   | 0.000 |   0.271 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1496: MET Setup Check with Pin count_instr_reg[3]/CK 
Endpoint:   count_instr_reg[3]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.271
= Slack Time                    0.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.129 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.240 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.276 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.382 | 
     | FE_DBTC21_n_14687          | A ^ -> ZN v  | INV_X1   | 0.020 |   0.238 |    0.401 | 
     | g200262                    | A2 v -> ZN ^ | OAI22_X1 | 0.033 |   0.271 |    0.434 | 
     | count_instr_reg[3]         | D ^          | DFF_X1   | 0.000 |   0.271 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1497: MET Setup Check with Pin is_slli_srli_srai_reg/CK 
Endpoint:   is_slli_srli_srai_reg/D      (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.269
= Slack Time                    0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.035 |    0.128 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.222 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.081 |    0.245 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.026 |   0.107 |    0.271 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1   | 0.049 |   0.156 |    0.320 | 
     | g200739                    | A1 ^ -> ZN v | NAND2_X1  | 0.031 |   0.188 |    0.352 | 
     | g200074                    | A2 v -> ZN ^ | NOR2_X1   | 0.040 |   0.228 |    0.392 | 
     | g199644                    | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   0.248 |    0.412 | 
     | g199216                    | A v -> ZN ^  | OAI221_X1 | 0.021 |   0.269 |    0.433 | 
     | is_slli_srli_srai_reg      | D ^          | DFF_X1    | 0.000 |   0.269 |    0.433 | 
     +------------------------------------------------------------------------------------+ 
Path 1498: MET Setup Check with Pin is_sll_srl_sra_reg/CK 
Endpoint:   is_sll_srl_sra_reg/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.269
= Slack Time                    0.166
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.130 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.224 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.247 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.273 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.156 |    0.322 | 
     | g200739                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.188 |    0.354 | 
     | g200074                    | A2 v -> ZN ^ | NOR2_X1  | 0.040 |   0.228 |    0.394 | 
     | g199184                    | A ^ -> ZN v  | AOI21_X1 | 0.016 |   0.244 |    0.410 | 
     | g216401                    | A1 v -> ZN ^ | OAI22_X1 | 0.025 |   0.269 |    0.434 | 
     | is_sll_srl_sra_reg         | D ^          | DFF_X1   | 0.000 |   0.269 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1499: MET Setup Check with Pin cpuregs_reg[31][28]/CK 
Endpoint:   cpuregs_reg[31][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.347
= Slack Time                    0.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.134 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.233 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.271 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.303 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.330 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.350 | 
     | g219696             | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.384 | 
     | FE_OCPC46_n_25565   | A ^ -> Z ^   | BUF_X4   | 0.033 |   0.249 |    0.417 | 
     | g213208             | A1 ^ -> ZN ^ | AND2_X2  | 0.062 |   0.311 |    0.479 | 
     | g221880             | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.328 |    0.497 | 
     | g215717             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.347 |    0.516 | 
     | cpuregs_reg[31][28] | D ^          | DFF_X1   | 0.000 |   0.347 |    0.516 | 
     +----------------------------------------------------------------------------+ 
Path 1500: MET Setup Check with Pin cpuregs_reg[22][28]/CK 
Endpoint:   cpuregs_reg[22][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.347
= Slack Time                    0.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[7]    | CK ^         |          |       |  -0.035 |    0.134 | 
     | cpu_state_reg[7]    | CK ^ -> Q v  | DFF_X1   | 0.099 |   0.064 |    0.233 | 
     | g200819             | A v -> ZN ^  | AOI21_X2 | 0.038 |   0.102 |    0.271 | 
     | g200513             | A1 ^ -> ZN ^ | AND2_X4  | 0.033 |   0.135 |    0.303 | 
     | FE_RC_1023_0        | A2 ^ -> ZN v | NAND4_X4 | 0.026 |   0.161 |    0.330 | 
     | FE_RC_1024_0        | A v -> ZN ^  | INV_X4   | 0.020 |   0.181 |    0.350 | 
     | g219696             | A1 ^ -> ZN ^ | AND2_X2  | 0.035 |   0.216 |    0.384 | 
     | FE_OCPC46_n_25565   | A ^ -> Z ^   | BUF_X4   | 0.033 |   0.249 |    0.417 | 
     | g213173             | A1 ^ -> ZN ^ | AND2_X2  | 0.062 |   0.311 |    0.479 | 
     | g221881             | A2 ^ -> ZN v | NAND2_X1 | 0.018 |   0.328 |    0.497 | 
     | g218305             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.347 |    0.516 | 
     | cpuregs_reg[22][28] | D ^          | DFF_X1   | 0.000 |   0.347 |    0.516 | 
     +----------------------------------------------------------------------------+ 
Path 1501: MET Setup Check with Pin instr_slli_reg/CK 
Endpoint:   instr_slli_reg/D             (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.268
= Slack Time                    0.169
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.133 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.227 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.250 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.276 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.156 |    0.325 | 
     | g200739                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.188 |    0.357 | 
     | g200074                    | A2 v -> ZN ^ | NOR2_X1  | 0.040 |   0.228 |    0.397 | 
     | g199644                    | A1 ^ -> ZN v | NAND2_X1 | 0.020 |   0.248 |    0.417 | 
     | g199429                    | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.268 |    0.437 | 
     | instr_slli_reg             | D ^          | DFF_X1   | 0.000 |   0.268 |    0.437 | 
     +-----------------------------------------------------------------------------------+ 
Path 1502: MET Setup Check with Pin count_instr_reg[6]/CK 
Endpoint:   count_instr_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.265
= Slack Time                    0.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_instr_reg[1]      | CK ^         |          |       |  -0.035 |    0.139 | 
     | count_instr_reg[1]      | CK ^ -> Q ^  | DFF_X1   | 0.116 |   0.081 |    0.254 | 
     | g209722                 | A3 ^ -> ZN ^ | AND4_X1  | 0.069 |   0.150 |    0.323 | 
     | inc_add_1559_34_g209723 | A ^ -> ZN v  | INV_X1   | 0.016 |   0.165 |    0.339 | 
     | inc_add_1559_34_g1204   | A1 v -> ZN ^ | NOR2_X1  | 0.026 |   0.191 |    0.364 | 
     | inc_add_1559_34_g2      | A ^ -> ZN ^  | XNOR2_X1 | 0.041 |   0.231 |    0.405 | 
     | g200306                 | A1 ^ -> ZN v | AOI22_X1 | 0.017 |   0.248 |    0.422 | 
     | g200150                 | A v -> ZN ^  | INV_X1   | 0.016 |   0.265 |    0.438 | 
     | count_instr_reg[6]      | D ^          | DFF_X1   | 0.000 |   0.265 |    0.438 | 
     +--------------------------------------------------------------------------------+ 
Path 1503: MET Setup Check with Pin mem_rdata_q_reg[27]/CK 
Endpoint:   mem_rdata_q_reg[27]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.382
- Arrival Time                  0.208
= Slack Time                    0.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg             | CK ^         |         |       |  -0.035 |    0.139 | 
     | mem_valid_reg             | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.238 | 
     | g196                      | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.267 | 
     | FE_DBTC2_n_28516          | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.340 | 
     | FE_OFC14_FE_DBTN2_n_28516 | A ^ -> Z ^   | BUF_X1  | 0.043 |   0.208 |    0.382 | 
     | mem_rdata_q_reg[27]       | SE ^         | SDFF_X1 | 0.000 |   0.208 |    0.382 | 
     +---------------------------------------------------------------------------------+ 
Path 1504: MET Setup Check with Pin mem_rdata_q_reg[21]/CK 
Endpoint:   mem_rdata_q_reg[21]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.382
- Arrival Time                  0.208
= Slack Time                    0.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg             | CK ^         |         |       |  -0.035 |    0.139 | 
     | mem_valid_reg             | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.238 | 
     | g196                      | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.267 | 
     | FE_DBTC2_n_28516          | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.340 | 
     | FE_OFC14_FE_DBTN2_n_28516 | A ^ -> Z ^   | BUF_X1  | 0.043 |   0.208 |    0.382 | 
     | mem_rdata_q_reg[21]       | SE ^         | SDFF_X1 | 0.000 |   0.208 |    0.382 | 
     +---------------------------------------------------------------------------------+ 
Path 1505: MET Setup Check with Pin mem_rdata_q_reg[20]/CK 
Endpoint:   mem_rdata_q_reg[20]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.382
- Arrival Time                  0.208
= Slack Time                    0.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg             | CK ^         |         |       |  -0.035 |    0.139 | 
     | mem_valid_reg             | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.238 | 
     | g196                      | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.267 | 
     | FE_DBTC2_n_28516          | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.340 | 
     | FE_OFC14_FE_DBTN2_n_28516 | A ^ -> Z ^   | BUF_X1  | 0.043 |   0.208 |    0.382 | 
     | mem_rdata_q_reg[20]       | SE ^         | SDFF_X1 | 0.000 |   0.208 |    0.382 | 
     +---------------------------------------------------------------------------------+ 
Path 1506: MET Setup Check with Pin mem_wdata_reg[30]/CK 
Endpoint:   mem_wdata_reg[30]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.079
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.202
= Slack Time                    0.176
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |         |       |  -0.035 |    0.141 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.245 | 
     | g197              | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.292 | 
     | g203562           | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.378 | 
     | mem_wdata_reg[30] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.378 | 
     +-------------------------------------------------------------------------+ 
Path 1507: MET Setup Check with Pin mem_wdata_reg[29]/CK 
Endpoint:   mem_wdata_reg[29]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.079
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.202
= Slack Time                    0.176
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |         |       |  -0.035 |    0.141 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.245 | 
     | g197              | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.292 | 
     | g203562           | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.378 | 
     | mem_wdata_reg[29] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.378 | 
     +-------------------------------------------------------------------------+ 
Path 1508: MET Setup Check with Pin mem_wdata_reg[28]/CK 
Endpoint:   mem_wdata_reg[28]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.079
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.202
= Slack Time                    0.176
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |         |       |  -0.035 |    0.141 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.245 | 
     | g197              | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.292 | 
     | g203562           | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.378 | 
     | mem_wdata_reg[28] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.378 | 
     +-------------------------------------------------------------------------+ 
Path 1509: MET Setup Check with Pin mem_wdata_reg[27]/CK 
Endpoint:   mem_wdata_reg[27]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.079
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.202
= Slack Time                    0.176
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |         |       |  -0.035 |    0.141 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.245 | 
     | g197              | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.292 | 
     | g203562           | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.378 | 
     | mem_wdata_reg[27] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.378 | 
     +-------------------------------------------------------------------------+ 
Path 1510: MET Setup Check with Pin mem_wdata_reg[25]/CK 
Endpoint:   mem_wdata_reg[25]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.079
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.202
= Slack Time                    0.176
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |         |       |  -0.035 |    0.141 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.245 | 
     | g197              | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.292 | 
     | g203562           | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.378 | 
     | mem_wdata_reg[25] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.378 | 
     +-------------------------------------------------------------------------+ 
Path 1511: MET Setup Check with Pin decoded_imm_reg[10]/CK 
Endpoint:   decoded_imm_reg[10]/D        (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.035
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.253
= Slack Time                    0.178
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.035 |    0.142 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.236 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.081 |    0.259 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.026 |   0.107 |    0.285 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.041 |   0.148 |    0.325 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.036 |   0.184 |    0.362 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.041 |   0.225 |    0.403 | 
     | g199454                    | A1 v -> ZN ^ | OAI222_X1 | 0.028 |   0.253 |    0.431 | 
     | decoded_imm_reg[10]        | D ^          | DFF_X1    | 0.000 |   0.253 |    0.431 | 
     +------------------------------------------------------------------------------------+ 
Path 1512: MET Setup Check with Pin decoded_imm_reg[9]/CK 
Endpoint:   decoded_imm_reg[9]/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.035
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.253
= Slack Time                    0.178
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.035 |    0.142 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.236 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.081 |    0.259 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.026 |   0.107 |    0.285 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.041 |   0.148 |    0.325 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.036 |   0.184 |    0.362 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.041 |   0.225 |    0.403 | 
     | g199453                    | A1 v -> ZN ^ | OAI222_X1 | 0.028 |   0.253 |    0.431 | 
     | decoded_imm_reg[9]         | D ^          | DFF_X1    | 0.000 |   0.253 |    0.431 | 
     +------------------------------------------------------------------------------------+ 
Path 1513: MET Setup Check with Pin decoded_imm_reg[8]/CK 
Endpoint:   decoded_imm_reg[8]/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.035
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.253
= Slack Time                    0.178
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.035 |    0.142 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.236 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.081 |    0.259 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.026 |   0.107 |    0.285 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.041 |   0.148 |    0.325 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.036 |   0.184 |    0.362 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.041 |   0.225 |    0.403 | 
     | g199452                    | A1 v -> ZN ^ | OAI222_X1 | 0.028 |   0.253 |    0.431 | 
     | decoded_imm_reg[8]         | D ^          | DFF_X1    | 0.000 |   0.253 |    0.431 | 
     +------------------------------------------------------------------------------------+ 
Path 1514: MET Setup Check with Pin decoded_imm_reg[7]/CK 
Endpoint:   decoded_imm_reg[7]/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.035
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.253
= Slack Time                    0.178
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.035 |    0.142 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.236 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.081 |    0.259 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.026 |   0.107 |    0.285 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.041 |   0.148 |    0.325 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.036 |   0.184 |    0.362 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.041 |   0.225 |    0.403 | 
     | g199451                    | A1 v -> ZN ^ | OAI222_X1 | 0.028 |   0.253 |    0.431 | 
     | decoded_imm_reg[7]         | D ^          | DFF_X1    | 0.000 |   0.253 |    0.431 | 
     +------------------------------------------------------------------------------------+ 
Path 1515: MET Setup Check with Pin decoded_imm_reg[6]/CK 
Endpoint:   decoded_imm_reg[6]/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.035
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.253
= Slack Time                    0.178
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.035 |    0.142 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.236 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.081 |    0.259 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.026 |   0.107 |    0.285 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.041 |   0.148 |    0.325 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.036 |   0.184 |    0.362 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.041 |   0.225 |    0.403 | 
     | g216402                    | A1 v -> ZN ^ | OAI222_X1 | 0.028 |   0.253 |    0.431 | 
     | decoded_imm_reg[6]         | D ^          | DFF_X1    | 0.000 |   0.253 |    0.431 | 
     +------------------------------------------------------------------------------------+ 
Path 1516: MET Setup Check with Pin decoded_imm_reg[5]/CK 
Endpoint:   decoded_imm_reg[5]/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.034
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.431
- Arrival Time                  0.253
= Slack Time                    0.178
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.035 |    0.143 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.237 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.081 |    0.259 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.026 |   0.107 |    0.285 | 
     | FE_DBTC16_n_7581           | A v -> ZN ^  | INV_X4    | 0.041 |   0.148 |    0.326 | 
     | g200925                    | A ^ -> ZN v  | OAI21_X1  | 0.036 |   0.184 |    0.362 | 
     | g213581                    | A2 v -> ZN v | AND2_X2   | 0.041 |   0.225 |    0.403 | 
     | g216403                    | A1 v -> ZN ^ | OAI222_X1 | 0.028 |   0.253 |    0.431 | 
     | decoded_imm_reg[5]         | D ^          | DFF_X2    | 0.000 |   0.253 |    0.431 | 
     +------------------------------------------------------------------------------------+ 
Path 1517: MET Setup Check with Pin instr_sub_reg/CK 
Endpoint:   instr_sub_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.256
= Slack Time                    0.179
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.035 |    0.144 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.229 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.086 |    0.265 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.133 |    0.312 | 
     | g200387             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.154 |    0.333 | 
     | g199862             | A1 v -> ZN v | OR3_X1   | 0.070 |   0.224 |    0.403 | 
     | g219204             | A2 v -> ZN ^ | OAI22_X1 | 0.032 |   0.256 |    0.434 | 
     | instr_sub_reg       | D ^          | DFF_X1   | 0.000 |   0.256 |    0.434 | 
     +----------------------------------------------------------------------------+ 
Path 1518: MET Setup Check with Pin instr_sra_reg/CK 
Endpoint:   instr_sra_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.256
= Slack Time                    0.179
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^         |          |       |  -0.035 |    0.144 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v  | SDFF_X1  | 0.086 |   0.051 |    0.229 | 
     | g201033             | A2 v -> ZN ^ | NOR2_X1  | 0.035 |   0.086 |    0.265 | 
     | g200744             | A1 ^ -> ZN ^ | AND2_X1  | 0.047 |   0.133 |    0.312 | 
     | g200387             | A1 ^ -> ZN v | NAND2_X1 | 0.021 |   0.154 |    0.333 | 
     | g199862             | A1 v -> ZN v | OR3_X1   | 0.070 |   0.224 |    0.403 | 
     | g199222             | A2 v -> ZN ^ | OAI22_X1 | 0.032 |   0.256 |    0.434 | 
     | instr_sra_reg       | D ^          | DFF_X1   | 0.000 |   0.256 |    0.434 | 
     +----------------------------------------------------------------------------+ 
Path 1519: MET Setup Check with Pin cpuregs_reg[17][28]/CK 
Endpoint:   cpuregs_reg[17][28]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[4]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.044
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.516
- Arrival Time                  0.336
= Slack Time                    0.180
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | reg_pc_reg[4]       | CK ^         |          |       |  -0.035 |    0.145 | 
     | reg_pc_reg[4]       | CK ^ -> Q ^  | DFF_X1   | 0.104 |   0.069 |    0.249 | 
     | FE_OCPC343_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.024 |   0.094 |    0.273 | 
     | FE_OCPC208_reg_pc_4 | A ^ -> Z ^   | BUF_X4   | 0.025 |   0.119 |    0.298 | 
     | add_1312_30_g225392 | A1 ^ -> ZN v | NAND4_X2 | 0.023 |   0.142 |    0.322 | 
     | g209108             | A1 v -> ZN ^ | NOR2_X2  | 0.034 |   0.175 |    0.355 | 
     | add_1312_30_g7582_0 | A1 ^ -> ZN ^ | AND2_X4  | 0.037 |   0.213 |    0.392 | 
     | add_1312_30_g227775 | A1 ^ -> ZN v | NAND3_X1 | 0.028 |   0.241 |    0.421 | 
     | g226294             | A v -> ZN ^  | INV_X1   | 0.017 |   0.258 |    0.438 | 
     | g226293             | A1 ^ -> ZN v | NAND2_X1 | 0.015 |   0.273 |    0.453 | 
     | g227777             | A1 v -> ZN ^ | NAND3_X2 | 0.028 |   0.301 |    0.481 | 
     | g226440             | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.317 |    0.497 | 
     | g226439             | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.336 |    0.516 | 
     | cpuregs_reg[17][28] | D ^          | DFF_X1   | 0.000 |   0.336 |    0.516 | 
     +----------------------------------------------------------------------------+ 
Path 1520: MET Setup Check with Pin instr_srli_reg/CK 
Endpoint:   instr_srli_reg/D             (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.254
= Slack Time                    0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.145 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.239 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.262 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.288 | 
     | g201042                    | A1 v -> ZN ^ | NOR2_X1  | 0.059 |   0.166 |    0.347 | 
     | fopt208706                 | A ^ -> ZN v  | INV_X1   | 0.007 |   0.172 |    0.353 | 
     | g200455                    | A1 v -> ZN v | OR2_X1   | 0.051 |   0.223 |    0.404 | 
     | g199846                    | A2 v -> ZN ^ | OAI22_X1 | 0.030 |   0.254 |    0.434 | 
     | instr_srli_reg             | D ^          | DFF_X1   | 0.000 |   0.254 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1521: MET Setup Check with Pin count_instr_reg[5]/CK 
Endpoint:   count_instr_reg[5]/D  (^) checked with  leading edge of 'clk'
Beginpoint: decoder_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.257
= Slack Time                    0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_trigger_reg        | CK ^         |          |       |  -0.035 |    0.147 | 
     | decoder_trigger_reg        | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.077 |    0.258 | 
     | FE_OCPC426_decoder_trigger | A ^ -> Z ^   | BUF_X1   | 0.036 |   0.112 |    0.293 | 
     | g209095                    | A2 ^ -> ZN ^ | AND3_X1  | 0.106 |   0.218 |    0.400 | 
     | g200333                    | A2 ^ -> ZN v | AOI22_X1 | 0.022 |   0.240 |    0.421 | 
     | g200168                    | A v -> ZN ^  | INV_X1   | 0.016 |   0.257 |    0.438 | 
     | count_instr_reg[5]         | D ^          | DFF_X1   | 0.000 |   0.257 |    0.438 | 
     +-----------------------------------------------------------------------------------+ 
Path 1522: MET Setup Check with Pin mem_do_rdata_reg/CK 
Endpoint:   mem_do_rdata_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.256
= Slack Time                    0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg    | CK ^         |          |       |  -0.035 |    0.147 | 
     | mem_valid_reg    | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.252 | 
     | g196             | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.288 | 
     | g193             | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.303 | 
     | g209212          | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.344 | 
     | g205416          | A1 ^ -> ZN v | NOR2_X2  | 0.015 |   0.178 |    0.360 | 
     | g209468          | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.227 |    0.408 | 
     | g209469          | A ^ -> ZN v  | INV_X1   | 0.009 |   0.237 |    0.418 | 
     | g198892          | A v -> ZN ^  | OAI21_X1 | 0.019 |   0.256 |    0.437 | 
     | mem_do_rdata_reg | D ^          | DFF_X1   | 0.000 |   0.256 |    0.437 | 
     +-------------------------------------------------------------------------+ 
Path 1523: MET Setup Check with Pin mem_rdata_q_reg[31]/CK 
Endpoint:   mem_rdata_q_reg[31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.081
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.199
= Slack Time                    0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg             | CK ^         |         |       |  -0.035 |    0.150 | 
     | mem_valid_reg             | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.249 | 
     | g196                      | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.278 | 
     | FE_DBTC2_n_28516          | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.351 | 
     | FE_OFC13_FE_DBTN2_n_28516 | A ^ -> Z ^   | BUF_X1  | 0.033 |   0.199 |    0.384 | 
     | mem_rdata_q_reg[31]       | SE ^         | SDFF_X1 | 0.000 |   0.199 |    0.384 | 
     +---------------------------------------------------------------------------------+ 
Path 1524: MET Setup Check with Pin mem_rdata_q_reg[15]/CK 
Endpoint:   mem_rdata_q_reg[15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.081
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.199
= Slack Time                    0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg             | CK ^         |         |       |  -0.035 |    0.150 | 
     | mem_valid_reg             | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.249 | 
     | g196                      | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.278 | 
     | FE_DBTC2_n_28516          | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.351 | 
     | FE_OFC12_FE_DBTN2_n_28516 | A ^ -> Z ^   | BUF_X1  | 0.033 |   0.199 |    0.384 | 
     | mem_rdata_q_reg[15]       | SE ^         | SDFF_X1 | 0.000 |   0.199 |    0.384 | 
     +---------------------------------------------------------------------------------+ 
Path 1525: MET Setup Check with Pin instr_srai_reg/CK 
Endpoint:   instr_srai_reg/D             (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.249
= Slack Time                    0.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.150 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.244 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.267 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.293 | 
     | g201042                    | A1 v -> ZN ^ | NOR2_X1  | 0.059 |   0.166 |    0.352 | 
     | fopt208706                 | A ^ -> ZN v  | INV_X1   | 0.007 |   0.172 |    0.358 | 
     | g200455                    | A1 v -> ZN v | OR2_X1   | 0.051 |   0.223 |    0.409 | 
     | g199523                    | A1 v -> ZN ^ | OAI22_X1 | 0.025 |   0.249 |    0.434 | 
     | instr_srai_reg             | D ^          | DFF_X1   | 0.000 |   0.249 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1526: MET Setup Check with Pin mem_wdata_reg[7]/CK 
Endpoint:   mem_wdata_reg[7]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.079
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.388
- Arrival Time                  0.202
= Slack Time                    0.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.151 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.254 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.302 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.388 | 
     | mem_wdata_reg[7] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.388 | 
     +------------------------------------------------------------------------+ 
Path 1527: MET Setup Check with Pin mem_wdata_reg[6]/CK 
Endpoint:   mem_wdata_reg[6]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.079
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.388
- Arrival Time                  0.202
= Slack Time                    0.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.151 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.254 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.302 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.388 | 
     | mem_wdata_reg[6] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.388 | 
     +------------------------------------------------------------------------+ 
Path 1528: MET Setup Check with Pin mem_wdata_reg[5]/CK 
Endpoint:   mem_wdata_reg[5]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.079
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.388
- Arrival Time                  0.202
= Slack Time                    0.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.151 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.254 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.302 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.388 | 
     | mem_wdata_reg[5] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.388 | 
     +------------------------------------------------------------------------+ 
Path 1529: MET Setup Check with Pin mem_wdata_reg[4]/CK 
Endpoint:   mem_wdata_reg[4]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.079
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.388
- Arrival Time                  0.202
= Slack Time                    0.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.151 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.254 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.302 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.388 | 
     | mem_wdata_reg[4] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.388 | 
     +------------------------------------------------------------------------+ 
Path 1530: MET Setup Check with Pin mem_wdata_reg[3]/CK 
Endpoint:   mem_wdata_reg[3]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.079
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.388
- Arrival Time                  0.202
= Slack Time                    0.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.151 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.254 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.302 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.388 | 
     | mem_wdata_reg[3] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.388 | 
     +------------------------------------------------------------------------+ 
Path 1531: MET Setup Check with Pin mem_wdata_reg[2]/CK 
Endpoint:   mem_wdata_reg[2]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.079
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.388
- Arrival Time                  0.202
= Slack Time                    0.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.151 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.254 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.302 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.388 | 
     | mem_wdata_reg[2] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.388 | 
     +------------------------------------------------------------------------+ 
Path 1532: MET Setup Check with Pin mem_wdata_reg[1]/CK 
Endpoint:   mem_wdata_reg[1]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.079
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.388
- Arrival Time                  0.202
= Slack Time                    0.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.151 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.254 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.302 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.388 | 
     | mem_wdata_reg[1] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.388 | 
     +------------------------------------------------------------------------+ 
Path 1533: MET Setup Check with Pin mem_wdata_reg[0]/CK 
Endpoint:   mem_wdata_reg[0]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.079
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.388
- Arrival Time                  0.202
= Slack Time                    0.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |         |       |  -0.035 |    0.151 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.254 | 
     | g197             | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.302 | 
     | g203562          | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.388 | 
     | mem_wdata_reg[0] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.388 | 
     +------------------------------------------------------------------------+ 
Path 1534: MET Setup Check with Pin mem_wdata_reg[31]/CK 
Endpoint:   mem_wdata_reg[31]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.079
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.389
- Arrival Time                  0.202
= Slack Time                    0.187
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |         |       |  -0.035 |    0.151 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.255 | 
     | g197              | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.302 | 
     | g203562           | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.389 | 
     | mem_wdata_reg[31] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.389 | 
     +-------------------------------------------------------------------------+ 
Path 1535: MET Setup Check with Pin mem_wdata_reg[26]/CK 
Endpoint:   mem_wdata_reg[26]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.079
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.389
- Arrival Time                  0.202
= Slack Time                    0.187
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |         |       |  -0.035 |    0.151 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.255 | 
     | g197              | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.302 | 
     | g203562           | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.389 | 
     | mem_wdata_reg[26] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.389 | 
     +-------------------------------------------------------------------------+ 
Path 1536: MET Setup Check with Pin mem_wdata_reg[24]/CK 
Endpoint:   mem_wdata_reg[24]/SE (v) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.079
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.389
- Arrival Time                  0.202
= Slack Time                    0.187
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     | mem_state_reg[0]  | CK ^         |         |       |  -0.035 |    0.151 | 
     | mem_state_reg[0]  | CK ^ -> Q v  | DFF_X1  | 0.104 |   0.068 |    0.255 | 
     | g197              | A2 v -> ZN v | OR2_X4  | 0.047 |   0.116 |    0.302 | 
     | g203562           | A1 v -> ZN v | OR3_X4  | 0.086 |   0.202 |    0.389 | 
     | mem_wdata_reg[24] | SE v         | SDFF_X1 | 0.000 |   0.202 |    0.389 | 
     +-------------------------------------------------------------------------+ 
Path 1537: MET Setup Check with Pin mem_do_wdata_reg/CK 
Endpoint:   mem_do_wdata_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.246
= Slack Time                    0.191
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg    | CK ^         |          |       |  -0.035 |    0.156 | 
     | mem_valid_reg    | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.261 | 
     | g196             | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.297 | 
     | g193             | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.312 | 
     | g209212          | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.354 | 
     | g205416          | A1 ^ -> ZN v | NOR2_X2  | 0.015 |   0.178 |    0.369 | 
     | g213             | A1 v -> ZN v | OR2_X1   | 0.048 |   0.227 |    0.417 | 
     | g198894          | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.246 |    0.437 | 
     | mem_do_wdata_reg | D ^          | DFF_X1   | 0.000 |   0.246 |    0.437 | 
     +-------------------------------------------------------------------------+ 
Path 1538: MET Setup Check with Pin decoded_imm_j_reg[14]/CK 
Endpoint:   decoded_imm_j_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.078
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.387
- Arrival Time                  0.195
= Slack Time                    0.192
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.035 |    0.158 | 
     | mem_valid_reg         | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.064 |    0.256 | 
     | g196                  | A1 v -> ZN v | AND2_X4  | 0.030 |   0.093 |    0.286 | 
     | FE_DBTC2_n_28516      | A v -> ZN ^  | INV_X1   | 0.073 |   0.166 |    0.358 | 
     | g208882               | A1 ^ -> ZN v | OAI22_X1 | 0.029 |   0.195 |    0.387 | 
     | decoded_imm_j_reg[14] | D v          | SDFF_X1  | 0.000 |   0.195 |    0.387 | 
     +------------------------------------------------------------------------------+ 
Path 1539: MET Setup Check with Pin decoded_imm_j_reg[13]/CK 
Endpoint:   decoded_imm_j_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.078
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.387
- Arrival Time                  0.195
= Slack Time                    0.192
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.035 |    0.158 | 
     | mem_valid_reg         | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.064 |    0.256 | 
     | g196                  | A1 v -> ZN v | AND2_X4  | 0.030 |   0.093 |    0.286 | 
     | FE_DBTC2_n_28516      | A v -> ZN ^  | INV_X1   | 0.073 |   0.166 |    0.358 | 
     | g208881               | A1 ^ -> ZN v | OAI22_X1 | 0.029 |   0.195 |    0.387 | 
     | decoded_imm_j_reg[13] | D v          | SDFF_X1  | 0.000 |   0.195 |    0.387 | 
     +------------------------------------------------------------------------------+ 
Path 1540: MET Setup Check with Pin decoded_imm_j_reg[12]/CK 
Endpoint:   decoded_imm_j_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.078
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.387
- Arrival Time                  0.195
= Slack Time                    0.192
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg         | CK ^         |          |       |  -0.035 |    0.158 | 
     | mem_valid_reg         | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.064 |    0.256 | 
     | g196                  | A1 v -> ZN v | AND2_X4  | 0.030 |   0.093 |    0.286 | 
     | FE_DBTC2_n_28516      | A v -> ZN ^  | INV_X1   | 0.073 |   0.166 |    0.358 | 
     | g208880               | A1 ^ -> ZN v | OAI22_X1 | 0.029 |   0.195 |    0.387 | 
     | decoded_imm_j_reg[12] | D v          | SDFF_X1  | 0.000 |   0.195 |    0.387 | 
     +------------------------------------------------------------------------------+ 
Path 1541: MET Setup Check with Pin count_cycle_reg[5]/CK 
Endpoint:   count_cycle_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.247
= Slack Time                    0.194
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.035 |    0.159 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.269 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.118 |    0.312 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.168 |    0.362 | 
     | inc_add_1428_40_g1205   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.184 |    0.378 | 
     | inc_add_1428_40_g1131   | A v -> ZN v  | XNOR2_X1 | 0.035 |   0.220 |    0.413 | 
     | g201015                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.247 |    0.441 | 
     | count_cycle_reg[5]      | D v          | DFF_X1   | 0.000 |   0.247 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1542: MET Setup Check with Pin latched_stalu_reg/CK 
Endpoint:   latched_stalu_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[3]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.240
= Slack Time                    0.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[3]  | CK ^         |          |       |  -0.035 |    0.159 | 
     | cpu_state_reg[3]  | CK ^ -> QN v | DFF_X2   | 0.113 |   0.077 |    0.272 | 
     | FE_DBTC24_n_6898  | A v -> ZN ^  | INV_X2   | 0.113 |   0.190 |    0.385 | 
     | g200506           | B2 ^ -> ZN v | AOI21_X1 | 0.021 |   0.212 |    0.406 | 
     | g199759           | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.240 |    0.434 | 
     | latched_stalu_reg | D ^          | DFF_X1   | 0.000 |   0.240 |    0.434 | 
     +--------------------------------------------------------------------------+ 
Path 1543: MET Setup Check with Pin count_cycle_reg[4]/CK 
Endpoint:   count_cycle_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.246
= Slack Time                    0.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.035 |    0.160 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.270 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.118 |    0.313 | 
     | inc_add_1428_40_g1221   | A1 ^ -> ZN ^ | AND3_X1  | 0.050 |   0.168 |    0.363 | 
     | inc_add_1428_40_g1213   | A ^ -> ZN v  | INV_X1   | 0.015 |   0.183 |    0.378 | 
     | inc_add_1428_40_g1203   | A v -> ZN v  | XNOR2_X1 | 0.035 |   0.218 |    0.413 | 
     | g201003                 | A1 v -> ZN v | AND2_X1  | 0.028 |   0.246 |    0.441 | 
     | count_cycle_reg[4]      | D v          | DFF_X1   | 0.000 |   0.246 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1544: MET Setup Check with Pin mem_rdata_q_reg[6]/CK 
Endpoint:   mem_rdata_q_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.240
= Slack Time                    0.197
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |          |       |  -0.035 |    0.163 | 
     | mem_valid_reg      | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.064 |    0.261 | 
     | g196               | A1 v -> ZN v | AND2_X4  | 0.030 |   0.093 |    0.290 | 
     | FE_DBTC2_n_28516   | A v -> ZN ^  | INV_X1   | 0.073 |   0.166 |    0.363 | 
     | g214461            | B1 ^ -> ZN v | AOI22_X1 | 0.049 |   0.215 |    0.412 | 
     | g208960            | A v -> ZN ^  | INV_X1   | 0.025 |   0.240 |    0.437 | 
     | mem_rdata_q_reg[6] | D ^          | DFF_X1   | 0.000 |   0.240 |    0.437 | 
     +---------------------------------------------------------------------------+ 
Path 1545: MET Setup Check with Pin count_instr_reg[0]/CK 
Endpoint:   count_instr_reg[0]/SI (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[6]/QN   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.073
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.392
- Arrival Time                  0.192
= Slack Time                    0.200
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | cpu_state_reg[6]   | CK ^         |          |       |  -0.035 |    0.165 | 
     | cpu_state_reg[6]   | CK ^ -> QN ^ | DFF_X1   | 0.095 |   0.060 |    0.260 | 
     | g219231            | A ^ -> ZN v  | INV_X1   | 0.018 |   0.078 |    0.278 | 
     | g200989            | A1 v -> ZN ^ | NAND2_X1 | 0.019 |   0.097 |    0.297 | 
     | g213353            | A1 ^ -> ZN v | NAND2_X1 | 0.026 |   0.123 |    0.323 | 
     | FE_DBTC10_n_19096  | A v -> ZN ^  | INV_X2   | 0.069 |   0.192 |    0.392 | 
     | count_instr_reg[0] | SI ^         | SDFF_X1  | 0.000 |   0.192 |    0.392 | 
     +---------------------------------------------------------------------------+ 
Path 1546: MET Setup Check with Pin decoded_imm_reg[0]/CK 
Endpoint:   decoded_imm_reg[0]/D         (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.231
= Slack Time                    0.201
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |           |       |  -0.035 |    0.166 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.260 | 
     | g90422                     | A v -> ZN ^  | INV_X1    | 0.022 |   0.081 |    0.282 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4  | 0.026 |   0.107 |    0.308 | 
     | g201042                    | A1 v -> ZN ^ | NOR2_X1   | 0.059 |   0.166 |    0.367 | 
     | g200489                    | A1 ^ -> ZN v | NOR2_X2   | 0.021 |   0.186 |    0.388 | 
     | g199773                    | B1 v -> ZN ^ | OAI221_X1 | 0.045 |   0.231 |    0.433 | 
     | decoded_imm_reg[0]         | D ^          | DFF_X1    | 0.000 |   0.231 |    0.433 | 
     +------------------------------------------------------------------------------------+ 
Path 1547: MET Setup Check with Pin mem_rdata_q_reg[2]/CK 
Endpoint:   mem_rdata_q_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.237
= Slack Time                    0.202
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |          |       |  -0.035 |    0.167 | 
     | mem_valid_reg      | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.273 | 
     | g196               | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.309 | 
     | FE_DBTC2_n_28516   | A ^ -> ZN v  | INV_X1   | 0.037 |   0.144 |    0.346 | 
     | g216260            | B2 v -> ZN ^ | AOI22_X1 | 0.080 |   0.224 |    0.426 | 
     | g216259            | A ^ -> ZN v  | INV_X1   | 0.013 |   0.237 |    0.439 | 
     | mem_rdata_q_reg[2] | D v          | DFF_X1   | 0.000 |   0.237 |    0.439 | 
     +---------------------------------------------------------------------------+ 
Path 1548: MET Setup Check with Pin instr_bge_reg/CK 
Endpoint:   instr_bge_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[12]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.428
- Arrival Time                  0.224
= Slack Time                    0.204
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[12] | CK ^         |          |       |  -0.035 |    0.169 | 
     | mem_rdata_q_reg[12] | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.280 | 
     | g201243             | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.100 |    0.304 | 
     | g200732             | A1 v -> ZN v | OR2_X1   | 0.052 |   0.152 |    0.355 | 
     | g208551             | A1 v -> ZN ^ | NOR2_X1  | 0.033 |   0.184 |    0.388 | 
     | g200395             | A ^ -> ZN v  | INV_X1   | 0.016 |   0.200 |    0.404 | 
     | g199770             | A1 v -> ZN ^ | OAI22_X1 | 0.024 |   0.224 |    0.428 | 
     | instr_bge_reg       | D ^          | DFF_X1   | 0.000 |   0.224 |    0.428 | 
     +----------------------------------------------------------------------------+ 
Path 1549: MET Setup Check with Pin mem_state_reg[1]/CK 
Endpoint:   mem_state_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.231
= Slack Time                    0.205
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | mem_state_reg[0] | CK ^         |           |       |  -0.035 |    0.170 | 
     | mem_state_reg[0] | CK ^ -> Q v  | DFF_X1    | 0.104 |   0.068 |    0.273 | 
     | g197             | A2 v -> ZN v | OR2_X4    | 0.047 |   0.116 |    0.321 | 
     | g203562          | A1 v -> ZN v | OR3_X4    | 0.086 |   0.202 |    0.407 | 
     | g211037          | A v -> ZN ^  | OAI211_X1 | 0.029 |   0.231 |    0.436 | 
     | mem_state_reg[1] | D ^          | DFF_X1    | 0.000 |   0.231 |    0.436 | 
     +--------------------------------------------------------------------------+ 
Path 1550: MET Setup Check with Pin instr_xori_reg/CK 
Endpoint:   instr_xori_reg/D             (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.229
= Slack Time                    0.206
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.170 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.264 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.287 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.313 | 
     | g201042                    | A1 v -> ZN ^ | NOR2_X1  | 0.059 |   0.166 |    0.371 | 
     | g200733                    | A1 ^ -> ZN v | NAND2_X1 | 0.030 |   0.195 |    0.401 | 
     | g200205                    | A2 v -> ZN ^ | OAI22_X1 | 0.033 |   0.229 |    0.434 | 
     | instr_xori_reg             | D ^          | DFF_X1   | 0.000 |   0.229 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1551: MET Setup Check with Pin instr_ori_reg/CK 
Endpoint:   instr_ori_reg/D              (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.229
= Slack Time                    0.206
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.170 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.264 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.287 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.313 | 
     | g201042                    | A1 v -> ZN ^ | NOR2_X1  | 0.059 |   0.166 |    0.371 | 
     | g200733                    | A1 ^ -> ZN v | NAND2_X1 | 0.030 |   0.195 |    0.401 | 
     | g200346                    | A2 v -> ZN ^ | OAI22_X1 | 0.033 |   0.229 |    0.434 | 
     | instr_ori_reg              | D ^          | DFF_X1   | 0.000 |   0.229 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1552: MET Setup Check with Pin instr_andi_reg/CK 
Endpoint:   instr_andi_reg/D             (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.229
= Slack Time                    0.206
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.170 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.264 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.287 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.313 | 
     | g201042                    | A1 v -> ZN ^ | NOR2_X1  | 0.059 |   0.166 |    0.371 | 
     | g200733                    | A1 ^ -> ZN v | NAND2_X1 | 0.030 |   0.195 |    0.401 | 
     | g200341                    | A2 v -> ZN ^ | OAI22_X1 | 0.033 |   0.229 |    0.434 | 
     | instr_andi_reg             | D ^          | DFF_X1   | 0.000 |   0.229 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1553: MET Setup Check with Pin instr_lhu_reg/CK 
Endpoint:   instr_lhu_reg/D       (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[12]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.224
= Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_rdata_q_reg[12] | CK ^         |          |       |  -0.035 |    0.176 | 
     | mem_rdata_q_reg[12] | CK ^ -> Q ^  | DFF_X1   | 0.111 |   0.076 |    0.286 | 
     | g201243             | A1 ^ -> ZN v | NAND2_X1 | 0.024 |   0.100 |    0.310 | 
     | g200732             | A1 v -> ZN v | OR2_X1   | 0.052 |   0.152 |    0.362 | 
     | g208551             | A1 v -> ZN ^ | NOR2_X1  | 0.033 |   0.184 |    0.395 | 
     | g200395             | A ^ -> ZN v  | INV_X1   | 0.016 |   0.200 |    0.410 | 
     | g216400             | A1 v -> ZN ^ | OAI22_X1 | 0.024 |   0.224 |    0.434 | 
     | instr_lhu_reg       | D ^          | DFF_X1   | 0.000 |   0.224 |    0.434 | 
     +----------------------------------------------------------------------------+ 
Path 1554: MET Setup Check with Pin mem_rdata_q_reg[4]/CK 
Endpoint:   mem_rdata_q_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.227
= Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |         |       |  -0.035 |    0.177 | 
     | mem_valid_reg      | CK ^ -> Q ^  | DFF_X1  | 0.105 |   0.071 |    0.282 | 
     | g216258            | A1 ^ -> ZN ^ | AND2_X1 | 0.065 |   0.135 |    0.347 | 
     | g217241            | S ^ -> Z v   | MUX2_X1 | 0.077 |   0.212 |    0.424 | 
     | g200503            | A v -> ZN ^  | INV_X1  | 0.015 |   0.227 |    0.439 | 
     | mem_rdata_q_reg[4] | D ^          | DFF_X1  | 0.000 |   0.227 |    0.439 | 
     +--------------------------------------------------------------------------+ 
Path 1555: MET Setup Check with Pin mem_rdata_q_reg[30]/CK 
Endpoint:   mem_rdata_q_reg[30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.166
= Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.035 |    0.178 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.276 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.306 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.378 | 
     | mem_rdata_q_reg[30] | SE ^         | SDFF_X1 | 0.000 |   0.166 |    0.378 | 
     +---------------------------------------------------------------------------+ 
Path 1556: MET Setup Check with Pin mem_rdata_q_reg[29]/CK 
Endpoint:   mem_rdata_q_reg[29]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.166
= Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.035 |    0.178 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.276 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.306 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.378 | 
     | mem_rdata_q_reg[29] | SE ^         | SDFF_X1 | 0.000 |   0.166 |    0.378 | 
     +---------------------------------------------------------------------------+ 
Path 1557: MET Setup Check with Pin mem_rdata_q_reg[28]/CK 
Endpoint:   mem_rdata_q_reg[28]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.166
= Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.035 |    0.178 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.276 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.306 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.378 | 
     | mem_rdata_q_reg[28] | SE ^         | SDFF_X1 | 0.000 |   0.166 |    0.378 | 
     +---------------------------------------------------------------------------+ 
Path 1558: MET Setup Check with Pin mem_rdata_q_reg[26]/CK 
Endpoint:   mem_rdata_q_reg[26]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.166
= Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.035 |    0.178 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.276 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.306 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.378 | 
     | mem_rdata_q_reg[26] | SE ^         | SDFF_X1 | 0.000 |   0.166 |    0.378 | 
     +---------------------------------------------------------------------------+ 
Path 1559: MET Setup Check with Pin mem_rdata_q_reg[25]/CK 
Endpoint:   mem_rdata_q_reg[25]/SE (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.166
= Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |         |       |  -0.035 |    0.178 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1  | 0.098 |   0.064 |    0.276 | 
     | g196                | A1 v -> ZN v | AND2_X4 | 0.030 |   0.093 |    0.306 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X1  | 0.073 |   0.166 |    0.378 | 
     | mem_rdata_q_reg[25] | SE ^         | SDFF_X1 | 0.000 |   0.166 |    0.378 | 
     +---------------------------------------------------------------------------+ 
Path 1560: MET Setup Check with Pin instr_beq_reg/CK 
Endpoint:   instr_beq_reg/D              (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.221
= Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.178 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.272 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.294 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.320 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.156 |    0.370 | 
     | g200749                    | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.191 |    0.405 | 
     | g200381                    | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.221 |    0.434 | 
     | instr_beq_reg              | D ^          | DFF_X1   | 0.000 |   0.221 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1561: MET Setup Check with Pin instr_addi_reg/CK 
Endpoint:   instr_addi_reg/D             (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.221
= Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.178 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.272 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.294 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.320 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.156 |    0.370 | 
     | g200749                    | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.191 |    0.405 | 
     | g200380                    | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.221 |    0.434 | 
     | instr_addi_reg             | D ^          | DFF_X1   | 0.000 |   0.221 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1562: MET Setup Check with Pin instr_sb_reg/CK 
Endpoint:   instr_sb_reg/D               (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.221
= Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.178 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.272 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.295 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.321 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.156 |    0.370 | 
     | g200749                    | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.191 |    0.405 | 
     | g216396                    | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.221 |    0.434 | 
     | instr_sb_reg               | D ^          | DFF_X1   | 0.000 |   0.221 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1563: MET Setup Check with Pin instr_lb_reg/CK 
Endpoint:   instr_lb_reg/D               (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.221
= Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.178 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.272 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.295 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.321 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.156 |    0.370 | 
     | g200749                    | A1 ^ -> ZN v | NAND2_X1 | 0.035 |   0.191 |    0.405 | 
     | g216399                    | A1 v -> ZN ^ | OAI22_X1 | 0.029 |   0.221 |    0.434 | 
     | instr_lb_reg               | D ^          | DFF_X1   | 0.000 |   0.221 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1564: MET Setup Check with Pin decoder_pseudo_trigger_reg/CK 
Endpoint:   decoder_pseudo_trigger_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q              (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.030
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.435
- Arrival Time                  0.217
= Slack Time                    0.217
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg              | CK ^         |          |       |  -0.035 |    0.183 | 
     | mem_valid_reg              | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.288 | 
     | g196                       | A1 ^ -> ZN ^ | AND2_X4  | 0.036 |   0.106 |    0.324 | 
     | g193                       | A2 ^ -> ZN v | AOI22_X2 | 0.015 |   0.122 |    0.339 | 
     | g209212                    | A1 v -> ZN ^ | NOR2_X2  | 0.042 |   0.163 |    0.380 | 
     | g209965                    | A ^ -> ZN v  | INV_X1   | 0.014 |   0.177 |    0.394 | 
     | g199179                    | A2 v -> ZN ^ | NOR3_X1  | 0.041 |   0.217 |    0.435 | 
     | decoder_pseudo_trigger_reg | D ^          | DFF_X1   | 0.000 |   0.217 |    0.435 | 
     +-----------------------------------------------------------------------------------+ 
Path 1565: MET Setup Check with Pin instr_bne_reg/CK 
Endpoint:   instr_bne_reg/D              (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.216
= Slack Time                    0.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.182 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.276 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.299 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.325 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.156 |    0.374 | 
     | g200739                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.188 |    0.406 | 
     | g200384                    | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.216 |    0.434 | 
     | instr_bne_reg              | D ^          | DFF_X1   | 0.000 |   0.216 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1566: MET Setup Check with Pin instr_sh_reg/CK 
Endpoint:   instr_sh_reg/D               (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.216
= Slack Time                    0.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.183 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.277 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.299 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.325 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.156 |    0.375 | 
     | g200739                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.188 |    0.406 | 
     | g216397                    | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.216 |    0.434 | 
     | instr_sh_reg               | D ^          | DFF_X1   | 0.000 |   0.216 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1567: MET Setup Check with Pin instr_lh_reg/CK 
Endpoint:   instr_lh_reg/D               (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.216
= Slack Time                    0.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.183 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.277 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.299 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.325 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.156 |    0.375 | 
     | g200739                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.188 |    0.406 | 
     | g216398                    | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.216 |    0.434 | 
     | instr_lh_reg               | D ^          | DFF_X1   | 0.000 |   0.216 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1568: MET Setup Check with Pin instr_slti_reg/CK 
Endpoint:   instr_slti_reg/D             (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.216
= Slack Time                    0.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.183 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.277 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.299 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.325 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.156 |    0.375 | 
     | g200743                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.187 |    0.406 | 
     | g200225                    | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.216 |    0.434 | 
     | instr_slti_reg             | D ^          | DFF_X1   | 0.000 |   0.216 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1569: MET Setup Check with Pin instr_sw_reg/CK 
Endpoint:   instr_sw_reg/D               (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.216
= Slack Time                    0.219
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.183 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.277 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.300 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.326 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.156 |    0.375 | 
     | g200743                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.187 |    0.406 | 
     | g200224                    | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.216 |    0.434 | 
     | instr_sw_reg               | D ^          | DFF_X1   | 0.000 |   0.216 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1570: MET Setup Check with Pin instr_lw_reg/CK 
Endpoint:   instr_lw_reg/D               (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.216
= Slack Time                    0.219
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.183 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.277 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.300 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.326 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.156 |    0.375 | 
     | g200743                    | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.187 |    0.406 | 
     | g200345                    | A1 v -> ZN ^ | OAI22_X1 | 0.028 |   0.216 |    0.434 | 
     | instr_lw_reg               | D ^          | DFF_X1   | 0.000 |   0.216 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1571: MET Setup Check with Pin latched_rd_reg[1]/CK 
Endpoint:   latched_rd_reg[1]/D                (v) checked with  leading edge 
of 'clk'
Beginpoint: is_beq_bne_blt_bge_bltu_bgeu_reg/Q (^) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.211
= Slack Time                    0.227
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^         |          |       |  -0.035 |    0.192 | 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.302 | 
     | g201047                          | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.107 |    0.333 | 
     | g200718                          | A2 v -> ZN ^ | NOR2_X1  | 0.041 |   0.148 |    0.374 | 
     | g200590                          | A ^ -> ZN v  | INV_X1   | 0.017 |   0.164 |    0.391 | 
     | g200480                          | A1 v -> ZN ^ | NAND2_X1 | 0.031 |   0.196 |    0.422 | 
     | g199767                          | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.211 |    0.438 | 
     | latched_rd_reg[1]                | D v          | DFF_X1   | 0.000 |   0.211 |    0.438 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1572: MET Setup Check with Pin is_jalr_addi_slti_sltiu_xori_ori_andi_reg/
CK 
Endpoint:   is_jalr_addi_slti_sltiu_xori_ori_andi_reg/D (^) checked with  
leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q                (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.032
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.433
- Arrival Time                  0.206
= Slack Time                    0.227
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                           |              |           |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg                | CK ^         |           |       |  -0.035 |    0.191 | 
     | decoder_pseudo_trigger_reg                | CK ^ -> Q v  | DFF_X1    | 0.094 |   0.059 |    0.285 | 
     | g90422                                    | A v -> ZN ^  | INV_X1    | 0.022 |   0.081 |    0.308 | 
     | g90374__8757                              | A2 ^ -> ZN v | NAND2_X4  | 0.026 |   0.107 |    0.334 | 
     | g201042                                   | A1 v -> ZN ^ | NOR2_X1   | 0.059 |   0.166 |    0.392 | 
     | g200634                                   | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   0.184 |    0.411 | 
     | g213576                                   | A v -> ZN ^  | OAI221_X1 | 0.023 |   0.206 |    0.433 | 
     | is_jalr_addi_slti_sltiu_xori_ori_andi_reg | D ^          | DFF_X1    | 0.000 |   0.206 |    0.433 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 1573: MET Setup Check with Pin mem_rdata_q_reg[3]/CK 
Endpoint:   mem_rdata_q_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.212
= Slack Time                    0.227
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |         |       |  -0.035 |    0.193 | 
     | mem_valid_reg      | CK ^ -> Q ^  | DFF_X1  | 0.105 |   0.071 |    0.298 | 
     | g216258            | A1 ^ -> ZN ^ | AND2_X1 | 0.065 |   0.135 |    0.363 | 
     | g208905            | S ^ -> Z v   | MUX2_X1 | 0.064 |   0.200 |    0.427 | 
     | g200500            | A v -> ZN ^  | INV_X1  | 0.012 |   0.212 |    0.439 | 
     | mem_rdata_q_reg[3] | D ^          | DFF_X1  | 0.000 |   0.212 |    0.439 | 
     +--------------------------------------------------------------------------+ 
Path 1574: MET Setup Check with Pin latched_rd_reg[3]/CK 
Endpoint:   latched_rd_reg[3]/D                (v) checked with  leading edge 
of 'clk'
Beginpoint: is_beq_bne_blt_bge_bltu_bgeu_reg/Q (^) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.211
= Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^         |          |       |  -0.035 |    0.194 | 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.305 | 
     | g201047                          | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.107 |    0.336 | 
     | g200718                          | A2 v -> ZN ^ | NOR2_X1  | 0.041 |   0.148 |    0.377 | 
     | g200590                          | A ^ -> ZN v  | INV_X1   | 0.017 |   0.164 |    0.393 | 
     | g200480                          | A1 v -> ZN ^ | NAND2_X1 | 0.031 |   0.196 |    0.424 | 
     | g199765                          | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.211 |    0.440 | 
     | latched_rd_reg[3]                | D v          | DFF_X1   | 0.000 |   0.211 |    0.440 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1575: MET Setup Check with Pin instr_bltu_reg/CK 
Endpoint:   instr_bltu_reg/D             (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.428
- Arrival Time                  0.199
= Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.194 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.100 |   0.065 |    0.294 | 
     | g90422                     | A ^ -> ZN v  | INV_X1   | 0.013 |   0.078 |    0.307 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4 | 0.029 |   0.107 |    0.336 | 
     | g201251                    | A1 ^ -> ZN v | NAND2_X2 | 0.047 |   0.154 |    0.383 | 
     | g200383                    | B1 v -> ZN ^ | OAI22_X1 | 0.045 |   0.199 |    0.428 | 
     | instr_bltu_reg             | D ^          | DFF_X1   | 0.000 |   0.199 |    0.428 | 
     +-----------------------------------------------------------------------------------+ 
Path 1576: MET Setup Check with Pin latched_rd_reg[0]/CK 
Endpoint:   latched_rd_reg[0]/D                (v) checked with  leading edge 
of 'clk'
Beginpoint: is_beq_bne_blt_bge_bltu_bgeu_reg/Q (^) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.211
= Slack Time                    0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^         |          |       |  -0.035 |    0.195 | 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.305 | 
     | g201047                          | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.107 |    0.337 | 
     | g200718                          | A2 v -> ZN ^ | NOR2_X1  | 0.041 |   0.148 |    0.378 | 
     | g200590                          | A ^ -> ZN v  | INV_X1   | 0.017 |   0.164 |    0.394 | 
     | g200480                          | A1 v -> ZN ^ | NAND2_X1 | 0.031 |   0.196 |    0.425 | 
     | g199768                          | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.211 |    0.441 | 
     | latched_rd_reg[0]                | D v          | DFF_X1   | 0.000 |   0.211 |    0.441 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1577: MET Setup Check with Pin latched_rd_reg[2]/CK 
Endpoint:   latched_rd_reg[2]/D                (v) checked with  leading edge 
of 'clk'
Beginpoint: is_beq_bne_blt_bge_bltu_bgeu_reg/Q (^) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.211
= Slack Time                    0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^         |          |       |  -0.035 |    0.195 | 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.306 | 
     | g201047                          | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.107 |    0.337 | 
     | g200718                          | A2 v -> ZN ^ | NOR2_X1  | 0.041 |   0.148 |    0.378 | 
     | g200590                          | A ^ -> ZN v  | INV_X1   | 0.017 |   0.164 |    0.394 | 
     | g200480                          | A1 v -> ZN ^ | NAND2_X1 | 0.031 |   0.196 |    0.426 | 
     | g199766                          | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.211 |    0.441 | 
     | latched_rd_reg[2]                | D v          | DFF_X1   | 0.000 |   0.211 |    0.441 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1578: MET Setup Check with Pin latched_rd_reg[4]/CK 
Endpoint:   latched_rd_reg[4]/D                (v) checked with  leading edge 
of 'clk'
Beginpoint: is_beq_bne_blt_bge_bltu_bgeu_reg/Q (^) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.211
= Slack Time                    0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^         |          |       |  -0.035 |    0.195 | 
     | is_beq_bne_blt_bge_bltu_bgeu_reg | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.076 |    0.306 | 
     | g201047                          | A1 ^ -> ZN v | NAND2_X1 | 0.031 |   0.107 |    0.337 | 
     | g200718                          | A2 v -> ZN ^ | NOR2_X1  | 0.041 |   0.148 |    0.378 | 
     | g200590                          | A ^ -> ZN v  | INV_X1   | 0.017 |   0.164 |    0.394 | 
     | g200480                          | A1 v -> ZN ^ | NAND2_X1 | 0.031 |   0.196 |    0.426 | 
     | g199764                          | B1 ^ -> ZN v | OAI21_X1 | 0.016 |   0.211 |    0.441 | 
     | latched_rd_reg[4]                | D v          | DFF_X1   | 0.000 |   0.211 |    0.441 | 
     +-----------------------------------------------------------------------------------------+ 
Path 1579: MET Setup Check with Pin mem_instr_reg/CK 
Endpoint:   mem_instr_reg/D    (v) checked with  leading edge of 'clk'
Beginpoint: mem_do_rinst_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.073
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.393
- Arrival Time                  0.158
= Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | mem_do_rinst_reg | CK ^         |         |       |  -0.035 |    0.200 | 
     | mem_do_rinst_reg | CK ^ -> Q v  | DFF_X1  | 0.106 |   0.071 |    0.306 | 
     | g90388__9906     | A1 v -> ZN ^ | NOR2_X1 | 0.040 |   0.111 |    0.346 | 
     | g208376          | A ^ -> ZN v  | INV_X1  | 0.018 |   0.129 |    0.364 | 
     | g200943          | A1 v -> ZN v | AND2_X1 | 0.029 |   0.158 |    0.393 | 
     | mem_instr_reg    | D v          | SDFF_X1 | 0.000 |   0.158 |    0.393 | 
     +------------------------------------------------------------------------+ 
Path 1580: MET Setup Check with Pin instr_blt_reg/CK 
Endpoint:   instr_blt_reg/D              (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.199
= Slack Time                    0.236
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.200 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.100 |   0.065 |    0.300 | 
     | g90422                     | A ^ -> ZN v  | INV_X1   | 0.013 |   0.078 |    0.313 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4 | 0.029 |   0.107 |    0.342 | 
     | g201251                    | A1 ^ -> ZN v | NAND2_X2 | 0.047 |   0.154 |    0.389 | 
     | g200382                    | B1 v -> ZN ^ | OAI22_X1 | 0.045 |   0.199 |    0.434 | 
     | instr_blt_reg              | D ^          | DFF_X1   | 0.000 |   0.199 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1581: MET Setup Check with Pin instr_bgeu_reg/CK 
Endpoint:   instr_bgeu_reg/D             (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.199
= Slack Time                    0.236
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.200 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.100 |   0.065 |    0.300 | 
     | g90422                     | A ^ -> ZN v  | INV_X1   | 0.013 |   0.078 |    0.313 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4 | 0.029 |   0.107 |    0.342 | 
     | g201251                    | A1 ^ -> ZN v | NAND2_X2 | 0.047 |   0.154 |    0.389 | 
     | g200342                    | B1 v -> ZN ^ | OAI22_X1 | 0.045 |   0.199 |    0.434 | 
     | instr_bgeu_reg             | D ^          | DFF_X1   | 0.000 |   0.199 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1582: MET Setup Check with Pin instr_sltiu_reg/CK 
Endpoint:   instr_sltiu_reg/D            (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.430
- Arrival Time                  0.194
= Slack Time                    0.236
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.200 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q v  | DFF_X1   | 0.094 |   0.059 |    0.294 | 
     | g90422                     | A v -> ZN ^  | INV_X1   | 0.022 |   0.081 |    0.317 | 
     | g90374__8757               | A2 ^ -> ZN v | NAND2_X4 | 0.026 |   0.107 |    0.343 | 
     | g201240                    | A1 v -> ZN ^ | NOR2_X1  | 0.049 |   0.156 |    0.392 | 
     | g200505                    | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.174 |    0.410 | 
     | g200191                    | A v -> ZN ^  | OAI21_X1 | 0.020 |   0.194 |    0.430 | 
     | instr_sltiu_reg            | D ^          | DFF_X1   | 0.000 |   0.194 |    0.430 | 
     +-----------------------------------------------------------------------------------+ 
Path 1583: MET Setup Check with Pin mem_rdata_q_reg[5]/CK 
Endpoint:   mem_rdata_q_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.035
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.430
- Arrival Time                  0.189
= Slack Time                    0.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |          |       |  -0.035 |    0.206 | 
     | mem_valid_reg      | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.311 | 
     | g216258            | A1 ^ -> ZN ^ | AND2_X1  | 0.065 |   0.135 |    0.376 | 
     | g200649            | A1 ^ -> ZN v | NAND2_X1 | 0.017 |   0.153 |    0.394 | 
     | g214556            | A v -> ZN ^  | OAI21_X1 | 0.036 |   0.189 |    0.430 | 
     | mem_rdata_q_reg[5] | D ^          | DFF_X1   | 0.000 |   0.189 |    0.430 | 
     +---------------------------------------------------------------------------+ 
Path 1584: MET Setup Check with Pin mem_rdata_q_reg[14]/CK 
Endpoint:   mem_rdata_q_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.195
= Slack Time                    0.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |          |       |  -0.035 |    0.207 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.064 |    0.305 | 
     | g196                | A1 v -> ZN v | AND2_X4  | 0.030 |   0.093 |    0.335 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X1   | 0.073 |   0.166 |    0.407 | 
     | g208882             | A1 ^ -> ZN v | OAI22_X1 | 0.029 |   0.195 |    0.436 | 
     | mem_rdata_q_reg[14] | D v          | DFF_X1   | 0.000 |   0.195 |    0.436 | 
     +----------------------------------------------------------------------------+ 
Path 1585: MET Setup Check with Pin mem_rdata_q_reg[13]/CK 
Endpoint:   mem_rdata_q_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.195
= Slack Time                    0.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |          |       |  -0.035 |    0.207 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.064 |    0.305 | 
     | g196                | A1 v -> ZN v | AND2_X4  | 0.030 |   0.093 |    0.335 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X1   | 0.073 |   0.166 |    0.407 | 
     | g208881             | A1 ^ -> ZN v | OAI22_X1 | 0.029 |   0.195 |    0.436 | 
     | mem_rdata_q_reg[13] | D v          | DFF_X1   | 0.000 |   0.195 |    0.436 | 
     +----------------------------------------------------------------------------+ 
Path 1586: MET Setup Check with Pin mem_rdata_q_reg[12]/CK 
Endpoint:   mem_rdata_q_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q       (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.195
= Slack Time                    0.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg       | CK ^         |          |       |  -0.035 |    0.207 | 
     | mem_valid_reg       | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.064 |    0.305 | 
     | g196                | A1 v -> ZN v | AND2_X4  | 0.030 |   0.093 |    0.335 | 
     | FE_DBTC2_n_28516    | A v -> ZN ^  | INV_X1   | 0.073 |   0.166 |    0.407 | 
     | g208880             | A1 ^ -> ZN v | OAI22_X1 | 0.029 |   0.195 |    0.436 | 
     | mem_rdata_q_reg[12] | D v          | DFF_X1   | 0.000 |   0.195 |    0.436 | 
     +----------------------------------------------------------------------------+ 
Path 1587: MET Setup Check with Pin mem_rdata_q_reg[0]/CK 
Endpoint:   mem_rdata_q_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.029
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.436
- Arrival Time                  0.194
= Slack Time                    0.242
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |          |       |  -0.035 |    0.207 | 
     | mem_valid_reg      | CK ^ -> Q v  | DFF_X1   | 0.098 |   0.064 |    0.306 | 
     | g196               | A1 v -> ZN v | AND2_X4  | 0.030 |   0.093 |    0.335 | 
     | FE_DBTC2_n_28516   | A v -> ZN ^  | INV_X1   | 0.073 |   0.166 |    0.408 | 
     | g212689            | A1 ^ -> ZN v | OAI22_X1 | 0.028 |   0.194 |    0.436 | 
     | mem_rdata_q_reg[0] | D v          | DFF_X1   | 0.000 |   0.194 |    0.436 | 
     +---------------------------------------------------------------------------+ 
Path 1588: MET Setup Check with Pin count_cycle_reg[3]/CK 
Endpoint:   count_cycle_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.197
= Slack Time                    0.244
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]      | CK ^         |          |       |  -0.035 |    0.209 | 
     | count_cycle_reg[0]      | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.319 | 
     | inc_add_1428_40_g209264 | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.118 |    0.362 | 
     | inc_add_1428_40_g1220   | A1 ^ -> ZN v | NAND2_X1 | 0.016 |   0.134 |    0.378 | 
     | inc_add_1428_40_g1155   | A v -> ZN v  | XNOR2_X1 | 0.035 |   0.169 |    0.413 | 
     | g201142                 | A1 v -> ZN v | AND2_X1  | 0.027 |   0.197 |    0.441 | 
     | count_cycle_reg[3]      | D v          | DFF_X1   | 0.000 |   0.197 |    0.441 | 
     +--------------------------------------------------------------------------------+ 
Path 1589: MET Setup Check with Pin count_cycle_reg[2]/CK 
Endpoint:   count_cycle_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.193
= Slack Time                    0.248
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | count_cycle_reg[0]         | CK ^         |          |       |  -0.035 |    0.213 | 
     | count_cycle_reg[0]         | CK ^ -> Q ^  | DFF_X1   | 0.110 |   0.075 |    0.323 | 
     | inc_add_1428_40_g209264    | A1 ^ -> ZN ^ | AND2_X1  | 0.043 |   0.118 |    0.366 | 
     | inc_add_1428_40_fopt209266 | A ^ -> ZN v  | INV_X1   | 0.013 |   0.131 |    0.379 | 
     | inc_add_1428_40_g209267    | A v -> ZN v  | XNOR2_X1 | 0.035 |   0.165 |    0.413 | 
     | g200942                    | A1 v -> ZN v | AND2_X1  | 0.028 |   0.193 |    0.441 | 
     | count_cycle_reg[2]         | D v          | DFF_X1   | 0.000 |   0.193 |    0.441 | 
     +-----------------------------------------------------------------------------------+ 
Path 1590: MET Setup Check with Pin mem_rdata_q_reg[1]/CK 
Endpoint:   mem_rdata_q_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_valid_reg/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.185
= Slack Time                    0.256
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     | mem_valid_reg      | CK ^         |          |       |  -0.035 |    0.221 | 
     | mem_valid_reg      | CK ^ -> Q ^  | DFF_X1   | 0.105 |   0.071 |    0.327 | 
     | g216258            | A1 ^ -> ZN ^ | AND2_X1  | 0.065 |   0.135 |    0.391 | 
     | g203561            | A1 ^ -> ZN ^ | OR2_X1   | 0.035 |   0.170 |    0.426 | 
     | g208904            | A2 ^ -> ZN v | NAND2_X1 | 0.015 |   0.185 |    0.441 | 
     | mem_rdata_q_reg[1] | D v          | DFF_X1   | 0.000 |   0.185 |    0.441 | 
     +---------------------------------------------------------------------------+ 
Path 1591: MET Setup Check with Pin instr_lbu_reg/CK 
Endpoint:   instr_lbu_reg/D              (^) checked with  leading edge of 'clk'
Beginpoint: decoder_pseudo_trigger_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.434
- Arrival Time                  0.168
= Slack Time                    0.266
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                            |              |          |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+---------+----------| 
     | decoder_pseudo_trigger_reg | CK ^         |          |       |  -0.035 |    0.231 | 
     | decoder_pseudo_trigger_reg | CK ^ -> Q ^  | DFF_X1   | 0.100 |   0.065 |    0.331 | 
     | g90422                     | A ^ -> ZN v  | INV_X1   | 0.013 |   0.078 |    0.344 | 
     | g90374__8757               | A2 v -> ZN ^ | NAND2_X4 | 0.029 |   0.107 |    0.373 | 
     | FE_DBTC16_n_7581           | A ^ -> ZN v  | INV_X4   | 0.025 |   0.132 |    0.398 | 
     | g216404                    | B1 v -> ZN ^ | OAI22_X1 | 0.037 |   0.168 |    0.434 | 
     | instr_lbu_reg              | D ^          | DFF_X1   | 0.000 |   0.168 |    0.434 | 
     +-----------------------------------------------------------------------------------+ 
Path 1592: MET Setup Check with Pin is_lui_auipc_jal_jalr_addi_add_sub_reg/CK 
Endpoint:   is_lui_auipc_jal_jalr_addi_add_sub_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: instr_jal_reg/QN                         (^) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.169
= Slack Time                    0.269
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                        |              |           |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg                          | CK ^         |           |       |  -0.035 |    0.234 | 
     | instr_jal_reg                          | CK ^ -> QN ^ | SDFF_X1   | 0.108 |   0.073 |    0.342 | 
     | FE_RC_1299_0                           | A1 ^ -> ZN v | NAND3_X2  | 0.020 |   0.093 |    0.362 | 
     | FE_OCPC292_n_15536                     | A v -> Z v   | CLKBUF_X1 | 0.033 |   0.127 |    0.396 | 
     | g90229__204891                         | A1 v -> ZN ^ | NOR3_X1   | 0.033 |   0.160 |    0.429 | 
     | g90173__2703                           | A1 ^ -> ZN v | NOR2_X1   | 0.009 |   0.169 |    0.438 | 
     | is_lui_auipc_jal_jalr_addi_add_sub_reg | D v          | DFF_X2    | 0.000 |   0.169 |    0.438 | 
     +------------------------------------------------------------------------------------------------+ 
Path 1593: MET Setup Check with Pin instr_jal_reg/CK 
Endpoint:   instr_jal_reg/SI (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.081
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.114
= Slack Time                    0.270
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     | instr_jal_reg   | CK ^         |         |       |  -0.035 |    0.236 | 
     | instr_jal_reg   | CK ^ -> QN ^ | SDFF_X1 | 0.108 |   0.073 |    0.343 | 
     | FE_OCPC146_n_70 | A ^ -> Z ^   | BUF_X2  | 0.029 |   0.102 |    0.372 | 
     | FE_OCPC150_n_70 | A ^ -> ZN v  | INV_X4  | 0.012 |   0.114 |    0.384 | 
     | instr_jal_reg   | SI v         | SDFF_X1 | 0.000 |   0.114 |    0.384 | 
     +-----------------------------------------------------------------------+ 
Path 1594: MET Setup Check with Pin count_cycle_reg[1]/CK 
Endpoint:   count_cycle_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.026
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.439
- Arrival Time                  0.152
= Slack Time                    0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[0]    | CK ^         |         |       |  -0.035 |    0.251 | 
     | count_cycle_reg[0]    | CK ^ -> Q ^  | DFF_X1  | 0.110 |   0.075 |    0.361 | 
     | inc_add_1428_40_g1259 | A ^ -> Z ^   | XOR2_X1 | 0.045 |   0.120 |    0.406 | 
     | g200951               | A1 ^ -> ZN ^ | AND2_X1 | 0.032 |   0.152 |    0.439 | 
     | count_cycle_reg[1]    | D ^          | DFF_X1  | 0.000 |   0.152 |    0.439 | 
     +-----------------------------------------------------------------------------+ 
Path 1595: MET Setup Check with Pin mem_wdata_reg[7]/CK 
Endpoint:   mem_wdata_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[7]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.063
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.403
- Arrival Time                  0.115
= Slack Time                    0.289
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[7]   | CK ^        |         |       |  -0.032 |    0.257 | 
     | reg_op2_reg[7]   | CK ^ -> Q ^ | DFF_X2  | 0.146 |   0.115 |    0.403 | 
     | mem_wdata_reg[7] | D ^         | SDFF_X1 | 0.000 |   0.115 |    0.403 | 
     +-----------------------------------------------------------------------+ 
Path 1596: MET Setup Check with Pin mem_wdata_reg[4]/CK 
Endpoint:   mem_wdata_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[4]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.063
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.404
- Arrival Time                  0.110
= Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.033
     = Beginpoint Arrival Time       -0.033
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[4]   | CK ^        |         |       |  -0.033 |    0.261 | 
     | reg_op2_reg[4]   | CK ^ -> Q ^ | DFF_X2  | 0.143 |   0.110 |    0.404 | 
     | mem_wdata_reg[4] | D ^         | SDFF_X1 | 0.000 |   0.110 |    0.404 | 
     +-----------------------------------------------------------------------+ 
Path 1597: MET Setup Check with Pin mem_wdata_reg[0]/CK 
Endpoint:   mem_wdata_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[0]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.063
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.404
- Arrival Time                  0.107
= Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[0]   | CK ^        |         |       |  -0.036 |    0.261 | 
     | reg_op2_reg[0]   | CK ^ -> Q ^ | DFF_X2  | 0.143 |   0.107 |    0.404 | 
     | mem_wdata_reg[0] | D ^         | SDFF_X1 | 0.000 |   0.107 |    0.404 | 
     +-----------------------------------------------------------------------+ 
Path 1598: MET Setup Check with Pin mem_wdata_reg[5]/CK 
Endpoint:   mem_wdata_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[5]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.062
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.405
- Arrival Time                  0.107
= Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.033
     = Beginpoint Arrival Time       -0.033
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[5]   | CK ^        |         |       |  -0.033 |    0.264 | 
     | reg_op2_reg[5]   | CK ^ -> Q ^ | DFF_X2  | 0.141 |   0.107 |    0.405 | 
     | mem_wdata_reg[5] | D ^         | SDFF_X1 | 0.000 |   0.107 |    0.405 | 
     +-----------------------------------------------------------------------+ 
Path 1599: MET Setup Check with Pin mem_wdata_reg[6]/CK 
Endpoint:   mem_wdata_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[6]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.061
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.406
- Arrival Time                  0.100
= Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[6]   | CK ^        |         |       |  -0.036 |    0.269 | 
     | reg_op2_reg[6]   | CK ^ -> Q ^ | DFF_X2  | 0.137 |   0.100 |    0.406 | 
     | mem_wdata_reg[6] | D ^         | SDFF_X1 | 0.000 |   0.100 |    0.406 | 
     +-----------------------------------------------------------------------+ 
Path 1600: MET Setup Check with Pin is_lbu_lhu_lw_reg/CK 
Endpoint:   is_lbu_lhu_lw_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_lw_reg/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.442
- Arrival Time                  0.135
= Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                    |              |           |       |  Time   |   Time   | 
     |--------------------+--------------+-----------+-------+---------+----------| 
     | instr_lw_reg       | CK ^         |           |       |  -0.035 |    0.272 | 
     | instr_lw_reg       | CK ^ -> Q v  | DFF_X1    | 0.102 |   0.067 |    0.374 | 
     | g121               | A2 v -> ZN ^ | NOR2_X4   | 0.025 |   0.093 |    0.399 | 
     | FE_OCPC277_n_11033 | A ^ -> Z ^   | CLKBUF_X1 | 0.031 |   0.123 |    0.430 | 
     | g118               | A2 ^ -> ZN v | NAND2_X1  | 0.012 |   0.135 |    0.442 | 
     | is_lbu_lhu_lw_reg  | D v          | DFF_X1    | 0.000 |   0.135 |    0.442 | 
     +----------------------------------------------------------------------------+ 
Path 1601: MET Setup Check with Pin mem_wdata_reg[3]/CK 
Endpoint:   mem_wdata_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[3]/QN  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.063
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.403
- Arrival Time                  0.096
= Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.033
     = Beginpoint Arrival Time       -0.033
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | reg_op2_reg[3]   | CK ^         |         |       |  -0.033 |    0.274 | 
     | reg_op2_reg[3]   | CK ^ -> QN v | DFF_X1  | 0.090 |   0.056 |    0.364 | 
     | g202174          | A v -> ZN ^  | INV_X1  | 0.039 |   0.096 |    0.403 | 
     | mem_wdata_reg[3] | D ^          | SDFF_X1 | 0.000 |   0.096 |    0.403 | 
     +------------------------------------------------------------------------+ 
Path 1602: MET Setup Check with Pin mem_wdata_reg[1]/CK 
Endpoint:   mem_wdata_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[1]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.065
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.402
- Arrival Time                  0.093
= Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.033
     = Beginpoint Arrival Time       -0.033
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[1]   | CK ^        |         |       |  -0.033 |    0.276 | 
     | reg_op2_reg[1]   | CK ^ -> Q ^ | DFF_X1  | 0.126 |   0.093 |    0.402 | 
     | mem_wdata_reg[1] | D ^         | SDFF_X1 | 0.000 |   0.093 |    0.402 | 
     +-----------------------------------------------------------------------+ 
Path 1603: MET Setup Check with Pin mem_wdata_reg[2]/CK 
Endpoint:   mem_wdata_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op2_reg[2]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.065
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.402
- Arrival Time                  0.092
= Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | reg_op2_reg[2]   | CK ^        |         |       |  -0.036 |    0.274 | 
     | reg_op2_reg[2]   | CK ^ -> Q ^ | DFF_X1  | 0.128 |   0.092 |    0.402 | 
     | mem_wdata_reg[2] | D ^         | SDFF_X1 | 0.000 |   0.092 |    0.402 | 
     +-----------------------------------------------------------------------+ 
Path 1604: MET Setup Check with Pin is_lui_auipc_jal_reg/CK 
Endpoint:   is_lui_auipc_jal_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_jal_reg/QN       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.025
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.440
- Arrival Time                  0.127
= Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | instr_jal_reg        | CK ^         |           |       |  -0.035 |    0.279 | 
     | instr_jal_reg        | CK ^ -> QN ^ | SDFF_X1   | 0.108 |   0.073 |    0.387 | 
     | FE_RC_1299_0         | A1 ^ -> ZN v | NAND3_X2  | 0.020 |   0.093 |    0.407 | 
     | FE_OCPC292_n_15536   | A v -> Z v   | CLKBUF_X1 | 0.033 |   0.127 |    0.440 | 
     | is_lui_auipc_jal_reg | D v          | DFF_X1    | 0.000 |   0.127 |    0.440 | 
     +------------------------------------------------------------------------------+ 
Path 1605: MET Setup Check with Pin is_slti_blt_slt_reg/CK 
Endpoint:   is_slti_blt_slt_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_slti_reg/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.024
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.441
- Arrival Time                  0.127
= Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                       |              |           |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+---------+----------| 
     | instr_slti_reg        | CK ^         |           |       |  -0.035 |    0.279 | 
     | instr_slti_reg        | CK ^ -> Q v  | DFF_X1    | 0.098 |   0.064 |    0.377 | 
     | FE_OCPC303_instr_slti | A v -> Z v   | CLKBUF_X1 | 0.028 |   0.092 |    0.406 | 
     | FE_RC_1997_0          | A1 v -> ZN ^ | NOR2_X1   | 0.022 |   0.114 |    0.428 | 
     | g119                  | A2 ^ -> ZN v | NAND2_X1  | 0.014 |   0.127 |    0.441 | 
     | is_slti_blt_slt_reg   | D v          | DFF_X1    | 0.000 |   0.127 |    0.441 | 
     +-------------------------------------------------------------------------------+ 
Path 1606: MET Setup Check with Pin mem_rdata_q_reg[31]/CK 
Endpoint:   mem_rdata_q_reg[31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[31]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.087
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.379
- Arrival Time                  0.059
= Slack Time                    0.320
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[31] | CK ^        |         |       |  -0.035 |    0.285 | 
     | mem_rdata_q_reg[31] | CK ^ -> Q v | SDFF_X1 | 0.094 |   0.059 |    0.379 | 
     | mem_rdata_q_reg[31] | SI v        | SDFF_X1 | 0.000 |   0.059 |    0.379 | 
     +--------------------------------------------------------------------------+ 
Path 1607: MET Setup Check with Pin count_instr_reg[0]/CK 
Endpoint:   count_instr_reg[0]/SE (^) checked with  leading edge of 'clk'
Beginpoint: count_instr_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.084
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.381
- Arrival Time                  0.060
= Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | count_instr_reg[0] | CK ^        |         |       |  -0.035 |    0.286 | 
     | count_instr_reg[0] | CK ^ -> Q ^ | SDFF_X1 | 0.095 |   0.060 |    0.381 | 
     | count_instr_reg[0] | SE ^        | SDFF_X1 | 0.000 |   0.060 |    0.381 | 
     +-------------------------------------------------------------------------+ 
Path 1608: MET Setup Check with Pin mem_rdata_q_reg[30]/CK 
Endpoint:   mem_rdata_q_reg[30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[30]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.086
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.379
- Arrival Time                  0.054
= Slack Time                    0.325
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[30] | CK ^        |         |       |  -0.035 |    0.290 | 
     | mem_rdata_q_reg[30] | CK ^ -> Q v | SDFF_X1 | 0.089 |   0.054 |    0.379 | 
     | mem_rdata_q_reg[30] | SI v        | SDFF_X1 | 0.000 |   0.054 |    0.379 | 
     +--------------------------------------------------------------------------+ 
Path 1609: MET Setup Check with Pin decoded_imm_j_reg[12]/CK 
Endpoint:   decoded_imm_j_reg[12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[12]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.051
= Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                       |             |         |       |  Time   |   Time   | 
     |-----------------------+-------------+---------+-------+---------+----------| 
     | decoded_imm_j_reg[12] | CK ^        |         |       |  -0.035 |    0.294 | 
     | decoded_imm_j_reg[12] | CK ^ -> Q v | SDFF_X1 | 0.086 |   0.051 |    0.380 | 
     | decoded_imm_j_reg[12] | SI v        | SDFF_X1 | 0.000 |   0.051 |    0.380 | 
     +----------------------------------------------------------------------------+ 
Path 1610: MET Setup Check with Pin mem_rdata_q_reg[28]/CK 
Endpoint:   mem_rdata_q_reg[28]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[28]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.051
= Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[28] | CK ^        |         |       |  -0.035 |    0.295 | 
     | mem_rdata_q_reg[28] | CK ^ -> Q v | SDFF_X1 | 0.086 |   0.051 |    0.380 | 
     | mem_rdata_q_reg[28] | SI v        | SDFF_X1 | 0.000 |   0.051 |    0.380 | 
     +--------------------------------------------------------------------------+ 
Path 1611: MET Setup Check with Pin mem_rdata_q_reg[25]/CK 
Endpoint:   mem_rdata_q_reg[25]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[25]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.051
= Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[25] | CK ^        |         |       |  -0.035 |    0.295 | 
     | mem_rdata_q_reg[25] | CK ^ -> Q v | SDFF_X1 | 0.086 |   0.051 |    0.380 | 
     | mem_rdata_q_reg[25] | SI v        | SDFF_X1 | 0.000 |   0.051 |    0.380 | 
     +--------------------------------------------------------------------------+ 
Path 1612: MET Setup Check with Pin mem_rdata_q_reg[24]/CK 
Endpoint:   mem_rdata_q_reg[24]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[24]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.051
= Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[24] | CK ^        |         |       |  -0.035 |    0.295 | 
     | mem_rdata_q_reg[24] | CK ^ -> Q v | SDFF_X1 | 0.086 |   0.051 |    0.380 | 
     | mem_rdata_q_reg[24] | SI v        | SDFF_X1 | 0.000 |   0.051 |    0.380 | 
     +--------------------------------------------------------------------------+ 
Path 1613: MET Setup Check with Pin mem_rdata_q_reg[17]/CK 
Endpoint:   mem_rdata_q_reg[17]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[17]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.051
= Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[17] | CK ^        |         |       |  -0.035 |    0.295 | 
     | mem_rdata_q_reg[17] | CK ^ -> Q v | SDFF_X1 | 0.086 |   0.051 |    0.380 | 
     | mem_rdata_q_reg[17] | SI v        | SDFF_X1 | 0.000 |   0.051 |    0.380 | 
     +--------------------------------------------------------------------------+ 
Path 1614: MET Setup Check with Pin mem_rdata_q_reg[7]/CK 
Endpoint:   mem_rdata_q_reg[7]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.051
= Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[7] | CK ^        |         |       |  -0.035 |    0.295 | 
     | mem_rdata_q_reg[7] | CK ^ -> Q v | SDFF_X1 | 0.086 |   0.051 |    0.380 | 
     | mem_rdata_q_reg[7] | SI v        | SDFF_X1 | 0.000 |   0.051 |    0.380 | 
     +-------------------------------------------------------------------------+ 
Path 1615: MET Setup Check with Pin mem_rdata_q_reg[21]/CK 
Endpoint:   mem_rdata_q_reg[21]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[21]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.051
= Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[21] | CK ^        |         |       |  -0.035 |    0.294 | 
     | mem_rdata_q_reg[21] | CK ^ -> Q v | SDFF_X1 | 0.086 |   0.051 |    0.380 | 
     | mem_rdata_q_reg[21] | SI v        | SDFF_X1 | 0.000 |   0.051 |    0.380 | 
     +--------------------------------------------------------------------------+ 
Path 1616: MET Setup Check with Pin mem_rdata_q_reg[20]/CK 
Endpoint:   mem_rdata_q_reg[20]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[20]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.051
= Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[20] | CK ^        |         |       |  -0.035 |    0.294 | 
     | mem_rdata_q_reg[20] | CK ^ -> Q v | SDFF_X1 | 0.086 |   0.051 |    0.380 | 
     | mem_rdata_q_reg[20] | SI v        | SDFF_X1 | 0.000 |   0.051 |    0.380 | 
     +--------------------------------------------------------------------------+ 
Path 1617: MET Setup Check with Pin mem_rdata_q_reg[23]/CK 
Endpoint:   mem_rdata_q_reg[23]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[23]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.051
= Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[23] | CK ^        |         |       |  -0.035 |    0.295 | 
     | mem_rdata_q_reg[23] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.051 |    0.380 | 
     | mem_rdata_q_reg[23] | SI v        | SDFF_X1 | 0.000 |   0.051 |    0.380 | 
     +--------------------------------------------------------------------------+ 
Path 1618: MET Setup Check with Pin mem_rdata_q_reg[16]/CK 
Endpoint:   mem_rdata_q_reg[16]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[16]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.051
= Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[16] | CK ^        |         |       |  -0.035 |    0.295 | 
     | mem_rdata_q_reg[16] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.051 |    0.380 | 
     | mem_rdata_q_reg[16] | SI v        | SDFF_X1 | 0.000 |   0.051 |    0.380 | 
     +--------------------------------------------------------------------------+ 
Path 1619: MET Setup Check with Pin mem_rdata_q_reg[27]/CK 
Endpoint:   mem_rdata_q_reg[27]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[27]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.050
= Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[27] | CK ^        |         |       |  -0.035 |    0.294 | 
     | mem_rdata_q_reg[27] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.050 |    0.380 | 
     | mem_rdata_q_reg[27] | SI v        | SDFF_X1 | 0.000 |   0.050 |    0.380 | 
     +--------------------------------------------------------------------------+ 
Path 1620: MET Setup Check with Pin mem_rdata_q_reg[29]/CK 
Endpoint:   mem_rdata_q_reg[29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[29]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.051
= Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[29] | CK ^        |         |       |  -0.035 |    0.295 | 
     | mem_rdata_q_reg[29] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.051 |    0.380 | 
     | mem_rdata_q_reg[29] | SI v        | SDFF_X1 | 0.000 |   0.051 |    0.380 | 
     +--------------------------------------------------------------------------+ 
Path 1621: MET Setup Check with Pin mem_rdata_q_reg[26]/CK 
Endpoint:   mem_rdata_q_reg[26]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[26]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.051
= Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[26] | CK ^        |         |       |  -0.035 |    0.295 | 
     | mem_rdata_q_reg[26] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.051 |    0.380 | 
     | mem_rdata_q_reg[26] | SI v        | SDFF_X1 | 0.000 |   0.051 |    0.380 | 
     +--------------------------------------------------------------------------+ 
Path 1622: MET Setup Check with Pin mem_rdata_q_reg[18]/CK 
Endpoint:   mem_rdata_q_reg[18]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[18]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.051
= Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[18] | CK ^        |         |       |  -0.035 |    0.295 | 
     | mem_rdata_q_reg[18] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.051 |    0.380 | 
     | mem_rdata_q_reg[18] | SI v        | SDFF_X1 | 0.000 |   0.051 |    0.380 | 
     +--------------------------------------------------------------------------+ 
Path 1623: MET Setup Check with Pin mem_rdata_q_reg[15]/CK 
Endpoint:   mem_rdata_q_reg[15]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[15]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.051
= Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[15] | CK ^        |         |       |  -0.035 |    0.295 | 
     | mem_rdata_q_reg[15] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.051 |    0.380 | 
     | mem_rdata_q_reg[15] | SI v        | SDFF_X1 | 0.000 |   0.051 |    0.380 | 
     +--------------------------------------------------------------------------+ 
Path 1624: MET Setup Check with Pin mem_rdata_q_reg[19]/CK 
Endpoint:   mem_rdata_q_reg[19]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[19]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.085
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.380
- Arrival Time                  0.050
= Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[19] | CK ^        |         |       |  -0.035 |    0.295 | 
     | mem_rdata_q_reg[19] | CK ^ -> Q v | SDFF_X1 | 0.085 |   0.050 |    0.380 | 
     | mem_rdata_q_reg[19] | SI v        | SDFF_X1 | 0.000 |   0.050 |    0.380 | 
     +--------------------------------------------------------------------------+ 
Path 1625: MET Setup Check with Pin decoded_imm_j_reg[14]/CK 
Endpoint:   decoded_imm_j_reg[14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[14]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.084
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.381
- Arrival Time                  0.047
= Slack Time                    0.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                       |             |         |       |  Time   |   Time   | 
     |-----------------------+-------------+---------+-------+---------+----------| 
     | decoded_imm_j_reg[14] | CK ^        |         |       |  -0.035 |    0.299 | 
     | decoded_imm_j_reg[14] | CK ^ -> Q v | SDFF_X1 | 0.082 |   0.047 |    0.381 | 
     | decoded_imm_j_reg[14] | SI v        | SDFF_X1 | 0.000 |   0.047 |    0.381 | 
     +----------------------------------------------------------------------------+ 
Path 1626: MET Setup Check with Pin decoded_imm_j_reg[13]/CK 
Endpoint:   decoded_imm_j_reg[13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: decoded_imm_j_reg[13]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.084
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.381
- Arrival Time                  0.047
= Slack Time                    0.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                       |             |         |       |  Time   |   Time   | 
     |-----------------------+-------------+---------+-------+---------+----------| 
     | decoded_imm_j_reg[13] | CK ^        |         |       |  -0.035 |    0.299 | 
     | decoded_imm_j_reg[13] | CK ^ -> Q v | SDFF_X1 | 0.082 |   0.047 |    0.381 | 
     | decoded_imm_j_reg[13] | SI v        | SDFF_X1 | 0.000 |   0.047 |    0.381 | 
     +----------------------------------------------------------------------------+ 
Path 1627: MET Setup Check with Pin mem_rdata_q_reg[22]/CK 
Endpoint:   mem_rdata_q_reg[22]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[22]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.084
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.381
- Arrival Time                  0.047
= Slack Time                    0.334
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[22] | CK ^        |         |       |  -0.035 |    0.299 | 
     | mem_rdata_q_reg[22] | CK ^ -> Q v | SDFF_X1 | 0.082 |   0.047 |    0.381 | 
     | mem_rdata_q_reg[22] | SI v        | SDFF_X1 | 0.000 |   0.047 |    0.381 | 
     +--------------------------------------------------------------------------+ 
Path 1628: MET Setup Check with Pin mem_rdata_q_reg[11]/CK 
Endpoint:   mem_rdata_q_reg[11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[11]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.084
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.382
- Arrival Time                  0.043
= Slack Time                    0.338
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[11] | CK ^        |         |       |  -0.035 |    0.304 | 
     | mem_rdata_q_reg[11] | CK ^ -> Q v | SDFF_X1 | 0.078 |   0.043 |    0.382 | 
     | mem_rdata_q_reg[11] | SI v        | SDFF_X1 | 0.000 |   0.043 |    0.382 | 
     +--------------------------------------------------------------------------+ 
Path 1629: MET Setup Check with Pin mem_rdata_q_reg[10]/CK 
Endpoint:   mem_rdata_q_reg[10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[10]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.084
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.382
- Arrival Time                  0.043
= Slack Time                    0.338
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |             |         |       |  Time   |   Time   | 
     |---------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[10] | CK ^        |         |       |  -0.035 |    0.304 | 
     | mem_rdata_q_reg[10] | CK ^ -> Q v | SDFF_X1 | 0.078 |   0.043 |    0.382 | 
     | mem_rdata_q_reg[10] | SI v        | SDFF_X1 | 0.000 |   0.043 |    0.382 | 
     +--------------------------------------------------------------------------+ 
Path 1630: MET Setup Check with Pin mem_rdata_q_reg[9]/CK 
Endpoint:   mem_rdata_q_reg[9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[9]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.084
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.382
- Arrival Time                  0.043
= Slack Time                    0.338
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[9] | CK ^        |         |       |  -0.035 |    0.304 | 
     | mem_rdata_q_reg[9] | CK ^ -> Q v | SDFF_X1 | 0.078 |   0.043 |    0.382 | 
     | mem_rdata_q_reg[9] | SI v        | SDFF_X1 | 0.000 |   0.043 |    0.382 | 
     +-------------------------------------------------------------------------+ 
Path 1631: MET Setup Check with Pin mem_rdata_q_reg[8]/CK 
Endpoint:   mem_rdata_q_reg[8]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata_q_reg[8]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.084
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.381
- Arrival Time                  0.042
= Slack Time                    0.339
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.036
     = Beginpoint Arrival Time       -0.036
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |             |         |       |  Time   |   Time   | 
     |--------------------+-------------+---------+-------+---------+----------| 
     | mem_rdata_q_reg[8] | CK ^        |         |       |  -0.036 |    0.303 | 
     | mem_rdata_q_reg[8] | CK ^ -> Q v | SDFF_X1 | 0.078 |   0.042 |    0.381 | 
     | mem_rdata_q_reg[8] | SI v        | SDFF_X1 | 0.000 |   0.042 |    0.381 | 
     +-------------------------------------------------------------------------+ 
Path 1632: MET Setup Check with Pin mem_wdata_reg[31]/CK 
Endpoint:   mem_wdata_reg[31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[31]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.083
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.041
= Slack Time                    0.343
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[31] | CK ^        |         |       |  -0.032 |    0.311 | 
     | mem_wdata_reg[31] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.041 |    0.384 | 
     | mem_wdata_reg[31] | SI v        | SDFF_X1 | 0.000 |   0.041 |    0.384 | 
     +------------------------------------------------------------------------+ 
Path 1633: MET Setup Check with Pin mem_wdata_reg[26]/CK 
Endpoint:   mem_wdata_reg[26]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[26]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.083
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.041
= Slack Time                    0.343
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[26] | CK ^        |         |       |  -0.032 |    0.311 | 
     | mem_wdata_reg[26] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.041 |    0.384 | 
     | mem_wdata_reg[26] | SI v        | SDFF_X1 | 0.000 |   0.041 |    0.384 | 
     +------------------------------------------------------------------------+ 
Path 1634: MET Setup Check with Pin mem_wdata_reg[24]/CK 
Endpoint:   mem_wdata_reg[24]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[24]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.083
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.041
= Slack Time                    0.343
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.032
     = Beginpoint Arrival Time       -0.032
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[24] | CK ^        |         |       |  -0.032 |    0.311 | 
     | mem_wdata_reg[24] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.041 |    0.384 | 
     | mem_wdata_reg[24] | SI v        | SDFF_X1 | 0.000 |   0.041 |    0.384 | 
     +------------------------------------------------------------------------+ 
Path 1635: MET Setup Check with Pin mem_wdata_reg[7]/CK 
Endpoint:   mem_wdata_reg[7]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.083
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.040
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.033
     = Beginpoint Arrival Time       -0.033
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[7] | CK ^        |         |       |  -0.033 |    0.310 | 
     | mem_wdata_reg[7] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.040 |    0.384 | 
     | mem_wdata_reg[7] | SI v        | SDFF_X1 | 0.000 |   0.040 |    0.384 | 
     +-----------------------------------------------------------------------+ 
Path 1636: MET Setup Check with Pin mem_wdata_reg[6]/CK 
Endpoint:   mem_wdata_reg[6]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[6]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.083
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.040
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.033
     = Beginpoint Arrival Time       -0.033
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[6] | CK ^        |         |       |  -0.033 |    0.310 | 
     | mem_wdata_reg[6] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.040 |    0.384 | 
     | mem_wdata_reg[6] | SI v        | SDFF_X1 | 0.000 |   0.040 |    0.384 | 
     +-----------------------------------------------------------------------+ 
Path 1637: MET Setup Check with Pin mem_wdata_reg[5]/CK 
Endpoint:   mem_wdata_reg[5]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[5]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.083
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.040
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.033
     = Beginpoint Arrival Time       -0.033
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[5] | CK ^        |         |       |  -0.033 |    0.310 | 
     | mem_wdata_reg[5] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.040 |    0.384 | 
     | mem_wdata_reg[5] | SI v        | SDFF_X1 | 0.000 |   0.040 |    0.384 | 
     +-----------------------------------------------------------------------+ 
Path 1638: MET Setup Check with Pin mem_wdata_reg[4]/CK 
Endpoint:   mem_wdata_reg[4]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[4]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.083
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.040
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.033
     = Beginpoint Arrival Time       -0.033
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[4] | CK ^        |         |       |  -0.033 |    0.310 | 
     | mem_wdata_reg[4] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.040 |    0.384 | 
     | mem_wdata_reg[4] | SI v        | SDFF_X1 | 0.000 |   0.040 |    0.384 | 
     +-----------------------------------------------------------------------+ 
Path 1639: MET Setup Check with Pin mem_wdata_reg[3]/CK 
Endpoint:   mem_wdata_reg[3]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[3]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.083
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.040
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.033
     = Beginpoint Arrival Time       -0.033
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[3] | CK ^        |         |       |  -0.033 |    0.310 | 
     | mem_wdata_reg[3] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.040 |    0.384 | 
     | mem_wdata_reg[3] | SI v        | SDFF_X1 | 0.000 |   0.040 |    0.384 | 
     +-----------------------------------------------------------------------+ 
Path 1640: MET Setup Check with Pin mem_wdata_reg[2]/CK 
Endpoint:   mem_wdata_reg[2]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.083
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.040
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.033
     = Beginpoint Arrival Time       -0.033
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[2] | CK ^        |         |       |  -0.033 |    0.310 | 
     | mem_wdata_reg[2] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.040 |    0.384 | 
     | mem_wdata_reg[2] | SI v        | SDFF_X1 | 0.000 |   0.040 |    0.384 | 
     +-----------------------------------------------------------------------+ 
Path 1641: MET Setup Check with Pin mem_wdata_reg[1]/CK 
Endpoint:   mem_wdata_reg[1]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.083
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.040
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.033
     = Beginpoint Arrival Time       -0.033
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[1] | CK ^        |         |       |  -0.033 |    0.310 | 
     | mem_wdata_reg[1] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.040 |    0.384 | 
     | mem_wdata_reg[1] | SI v        | SDFF_X1 | 0.000 |   0.040 |    0.384 | 
     +-----------------------------------------------------------------------+ 
Path 1642: MET Setup Check with Pin mem_wdata_reg[0]/CK 
Endpoint:   mem_wdata_reg[0]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.083
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.384
- Arrival Time                  0.040
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.033
     = Beginpoint Arrival Time       -0.033
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[0] | CK ^        |         |       |  -0.033 |    0.310 | 
     | mem_wdata_reg[0] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.040 |    0.384 | 
     | mem_wdata_reg[0] | SI v        | SDFF_X1 | 0.000 |   0.040 |    0.384 | 
     +-----------------------------------------------------------------------+ 
Path 1643: MET Setup Check with Pin mem_instr_reg/CK 
Endpoint:   mem_instr_reg/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_instr_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.083
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.382
- Arrival Time                  0.039
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------+ 
     |   Instance    |     Arc     |  Cell   | Delay | Arrival | Required | 
     |               |             |         |       |  Time   |   Time   | 
     |---------------+-------------+---------+-------+---------+----------| 
     | mem_instr_reg | CK ^        |         |       |  -0.035 |    0.309 | 
     | mem_instr_reg | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.039 |    0.382 | 
     | mem_instr_reg | SI v        | SDFF_X1 | 0.000 |   0.039 |    0.382 | 
     +--------------------------------------------------------------------+ 
Path 1644: MET Setup Check with Pin mem_addr_reg[2]/CK 
Endpoint:   mem_addr_reg[2]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.083
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.382
- Arrival Time                  0.039
= Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[2] | CK ^        |         |       |  -0.035 |    0.309 | 
     | mem_addr_reg[2] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.039 |    0.382 | 
     | mem_addr_reg[2] | SI v        | SDFF_X1 | 0.000 |   0.039 |    0.382 | 
     +----------------------------------------------------------------------+ 
Path 1645: MET Setup Check with Pin mem_addr_reg[31]/CK 
Endpoint:   mem_addr_reg[31]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[31]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.040
     = Beginpoint Arrival Time       -0.040
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[31] | CK ^        |         |       |  -0.040 |    0.305 | 
     | mem_addr_reg[31] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.033 |    0.378 | 
     | mem_addr_reg[31] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.378 | 
     +-----------------------------------------------------------------------+ 
Path 1646: MET Setup Check with Pin mem_addr_reg[30]/CK 
Endpoint:   mem_addr_reg[30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[30]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.040
     = Beginpoint Arrival Time       -0.040
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[30] | CK ^        |         |       |  -0.040 |    0.305 | 
     | mem_addr_reg[30] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.033 |    0.378 | 
     | mem_addr_reg[30] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.378 | 
     +-----------------------------------------------------------------------+ 
Path 1647: MET Setup Check with Pin mem_addr_reg[29]/CK 
Endpoint:   mem_addr_reg[29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[29]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.040
     = Beginpoint Arrival Time       -0.040
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[29] | CK ^        |         |       |  -0.040 |    0.305 | 
     | mem_addr_reg[29] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.033 |    0.378 | 
     | mem_addr_reg[29] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.378 | 
     +-----------------------------------------------------------------------+ 
Path 1648: MET Setup Check with Pin mem_addr_reg[28]/CK 
Endpoint:   mem_addr_reg[28]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[28]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.040
     = Beginpoint Arrival Time       -0.040
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[28] | CK ^        |         |       |  -0.040 |    0.305 | 
     | mem_addr_reg[28] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.033 |    0.378 | 
     | mem_addr_reg[28] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.378 | 
     +-----------------------------------------------------------------------+ 
Path 1649: MET Setup Check with Pin mem_addr_reg[27]/CK 
Endpoint:   mem_addr_reg[27]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[27]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.040
     = Beginpoint Arrival Time       -0.040
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[27] | CK ^        |         |       |  -0.040 |    0.305 | 
     | mem_addr_reg[27] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.033 |    0.378 | 
     | mem_addr_reg[27] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.378 | 
     +-----------------------------------------------------------------------+ 
Path 1650: MET Setup Check with Pin mem_addr_reg[26]/CK 
Endpoint:   mem_addr_reg[26]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[26]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.040
     = Beginpoint Arrival Time       -0.040
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[26] | CK ^        |         |       |  -0.040 |    0.305 | 
     | mem_addr_reg[26] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.033 |    0.378 | 
     | mem_addr_reg[26] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.378 | 
     +-----------------------------------------------------------------------+ 
Path 1651: MET Setup Check with Pin mem_addr_reg[25]/CK 
Endpoint:   mem_addr_reg[25]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[25]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.040
     = Beginpoint Arrival Time       -0.040
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[25] | CK ^        |         |       |  -0.040 |    0.305 | 
     | mem_addr_reg[25] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.033 |    0.378 | 
     | mem_addr_reg[25] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.378 | 
     +-----------------------------------------------------------------------+ 
Path 1652: MET Setup Check with Pin mem_addr_reg[24]/CK 
Endpoint:   mem_addr_reg[24]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[24]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.040
     = Beginpoint Arrival Time       -0.040
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[24] | CK ^        |         |       |  -0.040 |    0.305 | 
     | mem_addr_reg[24] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.033 |    0.378 | 
     | mem_addr_reg[24] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.378 | 
     +-----------------------------------------------------------------------+ 
Path 1653: MET Setup Check with Pin mem_addr_reg[23]/CK 
Endpoint:   mem_addr_reg[23]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[23]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.040
     = Beginpoint Arrival Time       -0.040
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[23] | CK ^        |         |       |  -0.040 |    0.305 | 
     | mem_addr_reg[23] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.033 |    0.378 | 
     | mem_addr_reg[23] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.378 | 
     +-----------------------------------------------------------------------+ 
Path 1654: MET Setup Check with Pin mem_addr_reg[22]/CK 
Endpoint:   mem_addr_reg[22]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[22]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.040
     = Beginpoint Arrival Time       -0.040
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[22] | CK ^        |         |       |  -0.040 |    0.305 | 
     | mem_addr_reg[22] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.033 |    0.378 | 
     | mem_addr_reg[22] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.378 | 
     +-----------------------------------------------------------------------+ 
Path 1655: MET Setup Check with Pin mem_addr_reg[21]/CK 
Endpoint:   mem_addr_reg[21]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[21]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.040
     = Beginpoint Arrival Time       -0.040
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[21] | CK ^        |         |       |  -0.040 |    0.305 | 
     | mem_addr_reg[21] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.033 |    0.378 | 
     | mem_addr_reg[21] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.378 | 
     +-----------------------------------------------------------------------+ 
Path 1656: MET Setup Check with Pin mem_addr_reg[20]/CK 
Endpoint:   mem_addr_reg[20]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[20]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.040
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.378
- Arrival Time                  0.033
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.040
     = Beginpoint Arrival Time       -0.040
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[20] | CK ^        |         |       |  -0.040 |    0.305 | 
     | mem_addr_reg[20] | CK ^ -> Q v | SDFF_X1 | 0.073 |   0.033 |    0.378 | 
     | mem_addr_reg[20] | SI v        | SDFF_X1 | 0.000 |   0.033 |    0.378 | 
     +-----------------------------------------------------------------------+ 
Path 1657: MET Setup Check with Pin count_cycle_reg[0]/CK 
Endpoint:   count_cycle_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: count_cycle_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.092
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     | count_cycle_reg[0] | CK ^         |         |       |  -0.035 |    0.310 | 
     | count_cycle_reg[0] | CK ^ -> Q v  | DFF_X1  | 0.101 |   0.066 |    0.411 | 
     | g200947            | A2 v -> ZN ^ | NOR2_X1 | 0.026 |   0.092 |    0.437 | 
     | count_cycle_reg[0] | D ^          | DFF_X1  | 0.000 |   0.092 |    0.437 | 
     +--------------------------------------------------------------------------+ 
Path 1658: MET Setup Check with Pin mem_wdata_reg[30]/CK 
Endpoint:   mem_wdata_reg[30]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[30]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.375
- Arrival Time                  0.029
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.043
     = Beginpoint Arrival Time       -0.043
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[30] | CK ^        |         |       |  -0.043 |    0.302 | 
     | mem_wdata_reg[30] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.029 |    0.375 | 
     | mem_wdata_reg[30] | SI v        | SDFF_X1 | 0.000 |   0.029 |    0.375 | 
     +------------------------------------------------------------------------+ 
Path 1659: MET Setup Check with Pin mem_wdata_reg[29]/CK 
Endpoint:   mem_wdata_reg[29]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[29]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.375
- Arrival Time                  0.029
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.043
     = Beginpoint Arrival Time       -0.043
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[29] | CK ^        |         |       |  -0.043 |    0.302 | 
     | mem_wdata_reg[29] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.029 |    0.375 | 
     | mem_wdata_reg[29] | SI v        | SDFF_X1 | 0.000 |   0.029 |    0.375 | 
     +------------------------------------------------------------------------+ 
Path 1660: MET Setup Check with Pin mem_wdata_reg[28]/CK 
Endpoint:   mem_wdata_reg[28]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[28]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.375
- Arrival Time                  0.029
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.043
     = Beginpoint Arrival Time       -0.043
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[28] | CK ^        |         |       |  -0.043 |    0.302 | 
     | mem_wdata_reg[28] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.029 |    0.375 | 
     | mem_wdata_reg[28] | SI v        | SDFF_X1 | 0.000 |   0.029 |    0.375 | 
     +------------------------------------------------------------------------+ 
Path 1661: MET Setup Check with Pin mem_wdata_reg[27]/CK 
Endpoint:   mem_wdata_reg[27]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[27]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.375
- Arrival Time                  0.029
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.043
     = Beginpoint Arrival Time       -0.043
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[27] | CK ^        |         |       |  -0.043 |    0.302 | 
     | mem_wdata_reg[27] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.029 |    0.375 | 
     | mem_wdata_reg[27] | SI v        | SDFF_X1 | 0.000 |   0.029 |    0.375 | 
     +------------------------------------------------------------------------+ 
Path 1662: MET Setup Check with Pin mem_wdata_reg[25]/CK 
Endpoint:   mem_wdata_reg[25]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_wdata_reg[25]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.375
- Arrival Time                  0.029
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.043
     = Beginpoint Arrival Time       -0.043
     +------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                   |             |         |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+---------+----------| 
     | mem_wdata_reg[25] | CK ^        |         |       |  -0.043 |    0.302 | 
     | mem_wdata_reg[25] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.029 |    0.375 | 
     | mem_wdata_reg[25] | SI v        | SDFF_X1 | 0.000 |   0.029 |    0.375 | 
     +------------------------------------------------------------------------+ 
Path 1663: MET Setup Check with Pin mem_addr_reg[19]/CK 
Endpoint:   mem_addr_reg[19]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[19]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.375
- Arrival Time                  0.029
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.043
     = Beginpoint Arrival Time       -0.043
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[19] | CK ^        |         |       |  -0.043 |    0.302 | 
     | mem_addr_reg[19] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.029 |    0.375 | 
     | mem_addr_reg[19] | SI v        | SDFF_X1 | 0.000 |   0.029 |    0.375 | 
     +-----------------------------------------------------------------------+ 
Path 1664: MET Setup Check with Pin mem_addr_reg[18]/CK 
Endpoint:   mem_addr_reg[18]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[18]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.375
- Arrival Time                  0.029
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.043
     = Beginpoint Arrival Time       -0.043
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[18] | CK ^        |         |       |  -0.043 |    0.302 | 
     | mem_addr_reg[18] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.029 |    0.375 | 
     | mem_addr_reg[18] | SI v        | SDFF_X1 | 0.000 |   0.029 |    0.375 | 
     +-----------------------------------------------------------------------+ 
Path 1665: MET Setup Check with Pin mem_addr_reg[17]/CK 
Endpoint:   mem_addr_reg[17]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[17]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.376
- Arrival Time                  0.031
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[17] | CK ^        |         |       |  -0.042 |    0.304 | 
     | mem_addr_reg[17] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.031 |    0.376 | 
     | mem_addr_reg[17] | SI v        | SDFF_X1 | 0.000 |   0.031 |    0.376 | 
     +-----------------------------------------------------------------------+ 
Path 1666: MET Setup Check with Pin mem_addr_reg[16]/CK 
Endpoint:   mem_addr_reg[16]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[16]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.376
- Arrival Time                  0.031
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[16] | CK ^        |         |       |  -0.042 |    0.304 | 
     | mem_addr_reg[16] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.031 |    0.376 | 
     | mem_addr_reg[16] | SI v        | SDFF_X1 | 0.000 |   0.031 |    0.376 | 
     +-----------------------------------------------------------------------+ 
Path 1667: MET Setup Check with Pin mem_addr_reg[15]/CK 
Endpoint:   mem_addr_reg[15]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[15]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.376
- Arrival Time                  0.031
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[15] | CK ^        |         |       |  -0.042 |    0.304 | 
     | mem_addr_reg[15] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.031 |    0.376 | 
     | mem_addr_reg[15] | SI v        | SDFF_X1 | 0.000 |   0.031 |    0.376 | 
     +-----------------------------------------------------------------------+ 
Path 1668: MET Setup Check with Pin mem_addr_reg[14]/CK 
Endpoint:   mem_addr_reg[14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[14]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.376
- Arrival Time                  0.031
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[14] | CK ^        |         |       |  -0.042 |    0.304 | 
     | mem_addr_reg[14] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.031 |    0.376 | 
     | mem_addr_reg[14] | SI v        | SDFF_X1 | 0.000 |   0.031 |    0.376 | 
     +-----------------------------------------------------------------------+ 
Path 1669: MET Setup Check with Pin mem_addr_reg[13]/CK 
Endpoint:   mem_addr_reg[13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[13]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.376
- Arrival Time                  0.031
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[13] | CK ^        |         |       |  -0.042 |    0.304 | 
     | mem_addr_reg[13] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.031 |    0.376 | 
     | mem_addr_reg[13] | SI v        | SDFF_X1 | 0.000 |   0.031 |    0.376 | 
     +-----------------------------------------------------------------------+ 
Path 1670: MET Setup Check with Pin mem_addr_reg[12]/CK 
Endpoint:   mem_addr_reg[12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[12]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.376
- Arrival Time                  0.031
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[12] | CK ^        |         |       |  -0.042 |    0.304 | 
     | mem_addr_reg[12] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.031 |    0.376 | 
     | mem_addr_reg[12] | SI v        | SDFF_X1 | 0.000 |   0.031 |    0.376 | 
     +-----------------------------------------------------------------------+ 
Path 1671: MET Setup Check with Pin mem_addr_reg[11]/CK 
Endpoint:   mem_addr_reg[11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[11]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.376
- Arrival Time                  0.031
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[11] | CK ^        |         |       |  -0.042 |    0.304 | 
     | mem_addr_reg[11] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.031 |    0.376 | 
     | mem_addr_reg[11] | SI v        | SDFF_X1 | 0.000 |   0.031 |    0.376 | 
     +-----------------------------------------------------------------------+ 
Path 1672: MET Setup Check with Pin mem_addr_reg[10]/CK 
Endpoint:   mem_addr_reg[10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[10]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.376
- Arrival Time                  0.031
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |             |         |       |  Time   |   Time   | 
     |------------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[10] | CK ^        |         |       |  -0.042 |    0.304 | 
     | mem_addr_reg[10] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.031 |    0.376 | 
     | mem_addr_reg[10] | SI v        | SDFF_X1 | 0.000 |   0.031 |    0.376 | 
     +-----------------------------------------------------------------------+ 
Path 1673: MET Setup Check with Pin mem_addr_reg[9]/CK 
Endpoint:   mem_addr_reg[9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[9]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.376
- Arrival Time                  0.031
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[9] | CK ^        |         |       |  -0.042 |    0.304 | 
     | mem_addr_reg[9] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.031 |    0.376 | 
     | mem_addr_reg[9] | SI v        | SDFF_X1 | 0.000 |   0.031 |    0.376 | 
     +----------------------------------------------------------------------+ 
Path 1674: MET Setup Check with Pin mem_addr_reg[8]/CK 
Endpoint:   mem_addr_reg[8]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[8]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.376
- Arrival Time                  0.031
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[8] | CK ^        |         |       |  -0.042 |    0.304 | 
     | mem_addr_reg[8] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.031 |    0.376 | 
     | mem_addr_reg[8] | SI v        | SDFF_X1 | 0.000 |   0.031 |    0.376 | 
     +----------------------------------------------------------------------+ 
Path 1675: MET Setup Check with Pin mem_addr_reg[7]/CK 
Endpoint:   mem_addr_reg[7]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.376
- Arrival Time                  0.031
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[7] | CK ^        |         |       |  -0.042 |    0.304 | 
     | mem_addr_reg[7] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.031 |    0.376 | 
     | mem_addr_reg[7] | SI v        | SDFF_X1 | 0.000 |   0.031 |    0.376 | 
     +----------------------------------------------------------------------+ 
Path 1676: MET Setup Check with Pin mem_addr_reg[6]/CK 
Endpoint:   mem_addr_reg[6]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[6]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.376
- Arrival Time                  0.031
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[6] | CK ^        |         |       |  -0.042 |    0.304 | 
     | mem_addr_reg[6] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.031 |    0.376 | 
     | mem_addr_reg[6] | SI v        | SDFF_X1 | 0.000 |   0.031 |    0.376 | 
     +----------------------------------------------------------------------+ 
Path 1677: MET Setup Check with Pin mem_addr_reg[5]/CK 
Endpoint:   mem_addr_reg[5]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[5]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.376
- Arrival Time                  0.031
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[5] | CK ^        |         |       |  -0.042 |    0.304 | 
     | mem_addr_reg[5] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.031 |    0.376 | 
     | mem_addr_reg[5] | SI v        | SDFF_X1 | 0.000 |   0.031 |    0.376 | 
     +----------------------------------------------------------------------+ 
Path 1678: MET Setup Check with Pin mem_addr_reg[4]/CK 
Endpoint:   mem_addr_reg[4]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[4]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.376
- Arrival Time                  0.031
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[4] | CK ^        |         |       |  -0.042 |    0.304 | 
     | mem_addr_reg[4] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.031 |    0.376 | 
     | mem_addr_reg[4] | SI v        | SDFF_X1 | 0.000 |   0.031 |    0.376 | 
     +----------------------------------------------------------------------+ 
Path 1679: MET Setup Check with Pin mem_addr_reg[3]/CK 
Endpoint:   mem_addr_reg[3]/SI (v) checked with  leading edge of 'clk'
Beginpoint: mem_addr_reg[3]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.042
- Setup                         0.082
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.376
- Arrival Time                  0.031
= Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |             |         |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+---------+----------| 
     | mem_addr_reg[3] | CK ^        |         |       |  -0.042 |    0.304 | 
     | mem_addr_reg[3] | CK ^ -> Q v | SDFF_X1 | 0.072 |   0.031 |    0.376 | 
     | mem_addr_reg[3] | SI v        | SDFF_X1 | 0.000 |   0.031 |    0.376 | 
     +----------------------------------------------------------------------+ 
Path 1680: MET Setup Check with Pin trap_reg/CK 
Endpoint:   trap_reg/D          (^) checked with  leading edge of 'clk'
Beginpoint: cpu_state_reg[7]/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.437
- Arrival Time                  0.075
= Slack Time                    0.362
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.035
     = Beginpoint Arrival Time       -0.035
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     | cpu_state_reg[7] | CK ^         |         |       |  -0.035 |    0.328 | 
     | cpu_state_reg[7] | CK ^ -> QN v | DFF_X1  | 0.082 |   0.047 |    0.410 | 
     | g201156          | A2 v -> ZN ^ | NOR2_X1 | 0.027 |   0.075 |    0.437 | 
     | trap_reg         | D ^          | DFF_X1  | 0.000 |   0.075 |    0.437 | 
     +------------------------------------------------------------------------+ 
Path 1681: MET Setup Check with Pin is_sltiu_bltu_sltu_reg/CK 
Endpoint:   is_sltiu_bltu_sltu_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_bltu_reg/QN        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.028
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.438
- Arrival Time                  0.068
= Slack Time                    0.369
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.042
     = Beginpoint Arrival Time       -0.042
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     | instr_bltu_reg         | CK ^         |          |       |  -0.042 |    0.328 | 
     | instr_bltu_reg         | CK ^ -> QN v | DFF_X1   | 0.085 |   0.044 |    0.413 | 
     | FE_RC_1843_0           | A3 v -> ZN ^ | NAND3_X2 | 0.025 |   0.068 |    0.438 | 
     | is_sltiu_bltu_sltu_reg | D ^          | DFF_X1   | 0.000 |   0.068 |    0.438 | 
     +-------------------------------------------------------------------------------+ 
Path 1682: MET Setup Check with Pin mem_rdata_q_reg[8]/CK 
Endpoint:   mem_rdata_q_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[8]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.393
- Arrival Time                  0.000
= Slack Time                    0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                    |                |         |       |  Time   |   Time   | 
     |--------------------+----------------+---------+-------+---------+----------| 
     |                    | mem_rdata[8] v |         |       |   0.000 |    0.393 | 
     | mem_rdata_q_reg[8] | D v            | SDFF_X1 | 0.000 |   0.000 |    0.393 | 
     +----------------------------------------------------------------------------+ 
Path 1683: MET Setup Check with Pin mem_rdata_q_reg[27]/CK 
Endpoint:   mem_rdata_q_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[27]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[27] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[27] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1684: MET Setup Check with Pin mem_rdata_q_reg[21]/CK 
Endpoint:   mem_rdata_q_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[21]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[21] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[21] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1685: MET Setup Check with Pin mem_rdata_q_reg[20]/CK 
Endpoint:   mem_rdata_q_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[20]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[20] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[20] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1686: MET Setup Check with Pin mem_rdata_q_reg[31]/CK 
Endpoint:   mem_rdata_q_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[31]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[31] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[31] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1687: MET Setup Check with Pin mem_rdata_q_reg[30]/CK 
Endpoint:   mem_rdata_q_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[30]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[30] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[30] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1688: MET Setup Check with Pin mem_rdata_q_reg[29]/CK 
Endpoint:   mem_rdata_q_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[29]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[29] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[29] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1689: MET Setup Check with Pin mem_rdata_q_reg[28]/CK 
Endpoint:   mem_rdata_q_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[28]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[28] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[28] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1690: MET Setup Check with Pin mem_rdata_q_reg[26]/CK 
Endpoint:   mem_rdata_q_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[26]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[26] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[26] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1691: MET Setup Check with Pin mem_rdata_q_reg[25]/CK 
Endpoint:   mem_rdata_q_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[25]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[25] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[25] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1692: MET Setup Check with Pin mem_rdata_q_reg[24]/CK 
Endpoint:   mem_rdata_q_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[24]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[24] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[24] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1693: MET Setup Check with Pin mem_rdata_q_reg[23]/CK 
Endpoint:   mem_rdata_q_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[23]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[23] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[23] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1694: MET Setup Check with Pin mem_rdata_q_reg[22]/CK 
Endpoint:   mem_rdata_q_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[22]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[22] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[22] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1695: MET Setup Check with Pin mem_rdata_q_reg[19]/CK 
Endpoint:   mem_rdata_q_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[19]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[19] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[19] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1696: MET Setup Check with Pin mem_rdata_q_reg[18]/CK 
Endpoint:   mem_rdata_q_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[18]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[18] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[18] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1697: MET Setup Check with Pin mem_rdata_q_reg[17]/CK 
Endpoint:   mem_rdata_q_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[17]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[17] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[17] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1698: MET Setup Check with Pin mem_rdata_q_reg[16]/CK 
Endpoint:   mem_rdata_q_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[16]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[16] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[16] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1699: MET Setup Check with Pin mem_rdata_q_reg[15]/CK 
Endpoint:   mem_rdata_q_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[15]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[15] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[15] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1700: MET Setup Check with Pin mem_rdata_q_reg[11]/CK 
Endpoint:   mem_rdata_q_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[11]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[11] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[11] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1701: MET Setup Check with Pin mem_rdata_q_reg[10]/CK 
Endpoint:   mem_rdata_q_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[10]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                     |                 |         |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+---------+----------| 
     |                     | mem_rdata[10] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[10] | D v             | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +------------------------------------------------------------------------------+ 
Path 1702: MET Setup Check with Pin mem_rdata_q_reg[9]/CK 
Endpoint:   mem_rdata_q_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[9]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                    |                |         |       |  Time   |   Time   | 
     |--------------------+----------------+---------+-------+---------+----------| 
     |                    | mem_rdata[9] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[9] | D v            | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +----------------------------------------------------------------------------+ 
Path 1703: MET Setup Check with Pin mem_rdata_q_reg[7]/CK 
Endpoint:   mem_rdata_q_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[7]         (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.071
+ Phase Shift                   0.600
- Uncertainty                   0.100
= Required Time                 0.394
- Arrival Time                  0.000
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                    |                |         |       |  Time   |   Time   | 
     |--------------------+----------------+---------+-------+---------+----------| 
     |                    | mem_rdata[7] v |         |       |   0.000 |    0.394 | 
     | mem_rdata_q_reg[7] | D v            | SDFF_X1 | 0.000 |   0.000 |    0.394 | 
     +----------------------------------------------------------------------------+ 

