1 Trans Cache Miss in Addr 0 at Mem Cycle 19 -----Miss_counter =  1
1 Trans Cache Miss in Addr 0 at Mem Cycle 28 -----Miss_counter =  2
1 Trans Cache Miss in Addr 0 at Mem Cycle 37 -----Miss_counter =  3
