abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c1908.blif
Line 7: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 8: Skipping line ".default_output_required 0.00 0.00 ".
Line 9: Skipping line ".default_input_drive 0.10 0.10 ".
Line 10: Skipping line ".default_output_load 2.00 ".
Line 11: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc1908                         :[0m i/o =   33/   25  lat =    0  nd =   288  edge =    689  area =758.00  delay =37.30  lev = 25
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 2
n248 is replaced by n253 with estimated error 0
error = 0
area = 756
delay = 37.3
#gates = 289
output circuit appNtk/c1908_1_0_756_37.3.blif
time = 6921168 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 2
n271 is replaced by n265 with estimated error 0
error = 0
area = 754
delay = 37.3
#gates = 288
output circuit appNtk/c1908_2_0_754_37.3.blif
time = 12618138 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 2
n230 is replaced by n226 with estimated error 0
error = 0
area = 752
delay = 37.3
#gates = 287
output circuit appNtk/c1908_3_0_752_37.3.blif
time = 18123003 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 2
n129 is replaced by n213 with estimated error 0
error = 0
area = 750
delay = 37.3
#gates = 286
output circuit appNtk/c1908_4_0_750_37.3.blif
time = 23658305 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 2
n281 is replaced by n283 with estimated error 0
error = 0
area = 748
delay = 37.3
#gates = 285
output circuit appNtk/c1908_5_0_748_37.3.blif
time = 29042387 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 2
n269 is replaced by n265 with estimated error 0
error = 0
area = 746
delay = 37.3
#gates = 284
output circuit appNtk/c1908_6_0_746_37.3.blif
time = 34543867 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 2
n206 is replaced by n220 with estimated error 0
error = 0
area = 744
delay = 37.3
#gates = 283
output circuit appNtk/c1908_7_0_744_37.3.blif
time = 40084312 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 2
n187 is replaced by n194 with estimated error 0
error = 0
area = 742
delay = 37.3
#gates = 282
output circuit appNtk/c1908_8_0_742_37.3.blif
time = 45731395 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 2
n273 is replaced by n127 with estimated error 0
error = 0
area = 741
delay = 37.3
#gates = 281
output circuit appNtk/c1908_9_0_741_37.3.blif
time = 51028508 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 2
n286 is replaced by n224 with estimated error 0.0001
error = 0.0001
area = 738
delay = 37.3
#gates = 280
output circuit appNtk/c1908_10_0.0001_738_37.3.blif
time = 56372344 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 2
n267 is replaced by one with estimated error 0.0001
error = 0.00151
area = 731
delay = 37.3
#gates = 278
output circuit appNtk/c1908_11_0.00151_731_37.3.blif
time = 61793000 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 2
n289 is replaced by one with estimated error 0.00299
error = 0.00299
area = 718
delay = 37.3
#gates = 274
output circuit appNtk/c1908_12_0.00299_718_37.3.blif
time = 66749783 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 2
n180 is replaced by n265 with estimated error 0.00299
error = 0.00299
area = 715
delay = 37.3
#gates = 273
output circuit appNtk/c1908_13_0.00299_715_37.3.blif
time = 72026762 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 2
n63 is replaced by G227 with inverter with estimated error 0.12739
error = 0.12739
area = 714
delay = 37.3
#gates = 273
output circuit appNtk/c1908_14_0.12739_714_37.3.blif
time = 77198126 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 2
exceed error bound
