FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
/* bench 20011.1.0 ba95dbd939aa */
/* bench 20011.1.1 ee5e4bf8a1e3 */
/* bench 20011.1.2 9ad2066acdd6 */
/* bench 20011.1.3 e0bc1225353a */
/* bench 20011.1.4 ae7596f2a728 */
/* bench 20011.1.5 5eb964a54e5d */
/* bench 20011.1.6 f520cd67035b */
/* bench 20011.1.7 791a91fcf8b8 */
/* bench 20011.1.8 44205153d192 */
/* bench 20011.1.9 e23be91814b7 */
#ifndef __ASM_MODULE_H
#define __ASM_MODULE_H

#include <asm-generic/module.h>
/* bench 24001.0.0 cc03830bfce9 */
/* bench 24001.0.1 bc6b55f2c6cc */
/* bench 24001.0.2 bdcb963df560 */
/* bench 24001.0.3 d9b0ebb641e8 */
/* bench 24001.0.4 e83213e3ba27 */
/* bench 24001.0.5 3fc700ce6042 */
/* bench 24001.0.6 3bef8c1848a0 */
/* bench 24001.0.7 03bc50f9292d */
/* bench 24001.0.8 2c8e13e28d9c */
/* bench 24001.0.9 fa71eb418af1 */
/* bench 24001.0.10 ff774b356cef */

#ifdef CONFIG_ARM64_MODULE_PLTS
/* bench 23303.0.0 5b2f7a690911 */
/* bench 23303.0.1 c0c206a32d94 */
/* bench 23303.0.2 fb77df84c63e */
/* bench 23303.0.3 de1c1e4bb341 */
/* bench 23303.0.4 5dfb58206288 */
/* bench 23303.0.5 b828dbfc0225 */
/* bench 23303.0.6 e19e360a9f24 */
/* bench 23303.0.7 602972b74707 */
struct mod_plt_sec {
	int			plt_shndx;
	int			plt_num_entries;
	int			plt_max_entries;
};

struct mod_arch_specific {
	struct mod_plt_sec	core;
	struct mod_plt_sec	init;

	/* for CONFIG_DYNAMIC_FTRACE */
	struct plt_entry	*ftrace_trampolines;
};
#endif

u64 module_emit_plt_entry(struct module *mod, Elf64_Shdr *sechdrs,
			  void *loc, const Elf64_Rela *rela,
			  Elf64_Sym *sym);

u64 module_emit_veneer_for_adrp(struct module *mod, Elf64_Shdr *sechdrs,
				void *loc, u64 val);

#ifdef CONFIG_RANDOMIZE_BASE
extern u64 module_alloc_base;
#else
#define module_alloc_base	((u64)_etext - MODULES_VSIZE)
#endif

struct plt_entry {
	/*
	 * A program that conforms to the AArch64 Procedure Call Standard
	 * (AAPCS64) must assume that a veneer that alters IP0 (x16) and/or
	 * IP1 (x17) may be inserted at any branch instruction that is
/* bench 1786.0.0 e151bd0ae976 */
/* bench 1786.0.1 01a035ec0feb */
/* bench 1786.0.2 b3a3bbedfc28 */
/* bench 1786.0.3 f9f74d8d1dd4 */
/* bench 1786.0.4 e7369f3cf251 */
	 * exposed to a relocation that supports long branches. Since that
	 * is exactly what we are dealing with here, we are free to use x16
	 * as a scratch register in the PLT veneers.
	 */
	__le32	adrp;	/* adrp	x16, ....			*/
	__le32	add;	/* add	x16, x16, #0x....		*/
	__le32	br;	/* br	x16				*/
};

static inline bool is_forbidden_offset_for_adrp(void *place)
{
	return IS_ENABLED(CONFIG_ARM64_ERRATUM_843419) &&
	       cpus_have_const_cap(ARM64_WORKAROUND_843419) &&
	       ((u64)place & 0xfff) >= 0xff8;
}

/* bench 21243.1.0 811b40f6907c */
/* bench 21243.1.1 fede60109a55 */
/* bench 21243.1.2 9315267edc7a */
/* bench 21243.1.3 8ab6979eef4c */
/* bench 21243.1.4 249250ee3cae */
/* bench 21243.1.5 ee6969d296c3 */
/* bench 21243.1.6 cc993a68bc61 */
struct plt_entry get_plt_entry(u64 dst, void *pc);
bool plt_entries_equal(const struct plt_entry *a, const struct plt_entry *b);

static inline bool plt_entry_is_initialized(const struct plt_entry *e)
{
	return e->adrp || e->add || e->br;
}

#endif /* __ASM_MODULE_H */
