digraph "CFG for '_Z6UpdatePiS_ii' function" {
	label="CFG for '_Z6UpdatePiS_ii' function";

	Node0x590f120 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = shl i32 %5, 5\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = add i32 %6, %7\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %10 = shl i32 %9, 5\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %12 = add i32 %10, %11\l  %13 = icmp sgt i32 %12, 0\l  %14 = icmp sgt i32 %8, 0\l  %15 = select i1 %13, i1 %14, i1 false\l  %16 = add nsw i32 %2, -1\l  %17 = icmp slt i32 %12, %16\l  %18 = select i1 %15, i1 %17, i1 false\l  %19 = add nsw i32 %3, -1\l  %20 = icmp slt i32 %8, %19\l  %21 = select i1 %18, i1 %20, i1 false\l  br i1 %21, label %22, label %31\l|{<s0>T|<s1>F}}"];
	Node0x590f120:s0 -> Node0x5911a30;
	Node0x590f120:s1 -> Node0x5911ac0;
	Node0x5911a30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%22:\l22:                                               \l  %23 = mul nsw i32 %12, %3\l  %24 = add nsw i32 %23, %8\l  %25 = sext i32 %24 to i64\l  %26 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %25\l  %27 = load i32, i32 addrspace(1)* %26, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %28 = icmp eq i32 %27, 1\l  br i1 %28, label %29, label %31\l|{<s0>T|<s1>F}}"];
	Node0x5911a30:s0 -> Node0x5912220;
	Node0x5911a30:s1 -> Node0x5911ac0;
	Node0x5912220 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%29:\l29:                                               \l  %30 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %25\l  store i32 0, i32 addrspace(1)* %30, align 4, !tbaa !5\l  br label %31\l}"];
	Node0x5912220 -> Node0x5911ac0;
	Node0x5911ac0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%31:\l31:                                               \l  ret void\l}"];
}
