0.7
2020.2
Oct 13 2023
20:47:58
D:/work_directory/TDC/Encoder_vivado/Encoder/Encoder.sim/sim_1/synth/timing/xsim/Encoder_test_time_synth.v,1714193239,verilog,,,,Encoder_interface;Encoder_interface_encoder_0_0;Encoder_interface_encoder_0_0_encoder;Encoder_interface_wrapper;glbl,,,,,,,,
D:/work_directory/TDC/Encoder_vivado/Encoder/Encoder.srcs/sim_1/new/Encoder_test.vhd,1714077912,vhdl,,,,encoder_test,,,,,,,,
