module lfsr_5
  (input  rst_n,
   input  enable_in,
   input  clk,
   output [4:0] q_out);
  wire [4:0] ak_test;
  reg [4:0] p0_reg;
  wire n38070_o;
  wire n38072_o;
  wire n38073_o;
  wire n38074_o;
  wire [3:0] n38075_o;
  wire [4:0] n38076_o;
  wire [4:0] n38089_o;
  reg [4:0] n38090_q;
  wire [4:0] n38091_o;
  reg [4:0] n38092_q;
  assign q_out = ak_test;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:76:10  */
  assign ak_test = n38090_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:79:14  */
  always @*
    p0_reg = n38092_q; // (isignal)
  initial
    p0_reg = 5'bXXXXX;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:82:14  */
  assign n38070_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:88:28  */
  assign n38072_o = ak_test[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:91:45  */
  assign n38073_o = ak_test[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:91:34  */
  assign n38074_o = n38072_o ^ n38073_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:94:34  */
  assign n38075_o = p0_reg[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:94:29  */
  assign n38076_o = {n38074_o, n38075_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:86:5  */
  assign n38089_o = enable_in ? n38076_o : ak_test;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:86:5  */
  always @(posedge clk or posedge n38070_o)
    if (n38070_o)
      n38090_q <= 5'b11111;
    else
      n38090_q <= n38089_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:86:5  */
  assign n38091_o = enable_in ? n38076_o : p0_reg;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:86:5  */
  always @(posedge clk or posedge n38070_o)
    if (n38070_o)
      n38092_q <= 5'b11111;
    else
      n38092_q <= n38091_o;
endmodule

module mul_inferred_32_32_2
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  sign_i,
   input  [31:0] a_i,
   input  [31:0] b_i,
   output [63:0] product_o);
  wire [127:0] r;
  wire [127:0] rin;
  wire n38042_o;
  wire [63:0] n38043_o;
  wire [63:0] n38044_o;
  wire [63:0] n38045_o;
  wire [63:0] n38046_o;
  wire [63:0] n38047_o;
  wire [63:0] n38048_o;
  wire [63:0] n38049_o;
  wire [63:0] n38050_o;
  wire [127:0] n38051_o;
  wire [63:0] n38052_o;
  wire n38055_o;
  wire [127:0] n38058_o;
  wire [127:0] n38064_o;
  reg [127:0] n38065_q;
  assign product_o = n38052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:39:10  */
  assign r = n38065_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:39:13  */
  assign rin = n38051_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:463:15  */
  assign n38042_o = ~sign_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:464:46  */
  assign n38043_o = {32'b0, a_i};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:464:46  */
  assign n38044_o = {32'b0, b_i};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:464:46  */
  assign n38045_o = n38043_o * n38044_o; // smul
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:466:44  */
  assign n38046_o = {{32{a_i[31]}}, a_i}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:466:44  */
  assign n38047_o = {{32{b_i[31]}}, b_i}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:466:44  */
  assign n38048_o = n38046_o * n38047_o; // smul
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:463:7  */
  assign n38049_o = n38042_o ? n38045_o : n38048_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:56:36  */
  assign n38050_o = r[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:56:61  */
  assign n38051_o = {n38050_o, n38049_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:62:24  */
  assign n38052_o = r[127:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:72:18  */
  assign n38055_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:76:9  */
  assign n38058_o = init_i ? 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:74:5  */
  assign n38064_o = en_i ? n38058_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:74:5  */
  always @(posedge clk_i or posedge n38055_o)
    if (n38055_o)
      n38065_q <= 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n38065_q <= n38064_o;
endmodule

module basic_fifo_flags_beh_38_8_6_2
  (input  reset_n_i,
   input  clk_i,
   input  wr_en_i,
   input  [37:0] wr_data_i,
   input  rd_en_i,
   output almost_full_o,
   output full_o,
   output [37:0] rd_data_o,
   output almost_empty_o,
   output empty_o);
  wire [303:0] r_fifo_data;
  wire [2:0] r_wr_index;
  wire [2:0] r_rd_index;
  wire [3:0] r_fifo_count;
  wire w_full;
  wire w_empty;
  wire n37890_o;
  wire n37892_o;
  wire n37893_o;
  wire [31:0] n37894_o;
  wire [31:0] n37896_o;
  wire [3:0] n37897_o;
  wire n37898_o;
  wire n37899_o;
  wire [31:0] n37900_o;
  wire [31:0] n37902_o;
  wire [3:0] n37903_o;
  wire [3:0] n37904_o;
  wire [3:0] n37905_o;
  wire n37906_o;
  wire n37907_o;
  wire [31:0] n37908_o;
  wire n37910_o;
  wire [31:0] n37911_o;
  wire [31:0] n37913_o;
  wire [2:0] n37914_o;
  wire [2:0] n37916_o;
  wire n37918_o;
  wire n37919_o;
  wire [31:0] n37920_o;
  wire n37922_o;
  wire [31:0] n37923_o;
  wire [31:0] n37925_o;
  wire [2:0] n37926_o;
  wire [2:0] n37928_o;
  wire [2:0] n37931_o;
  wire [303:0] n37948_o;
  reg [303:0] n37949_q;
  wire [2:0] n37950_o;
  reg [2:0] n37951_q;
  wire [2:0] n37952_o;
  reg [2:0] n37953_q;
  reg [3:0] n37954_q;
  wire [2:0] n37956_o;
  wire [31:0] n37960_o;
  wire n37962_o;
  wire n37963_o;
  wire [31:0] n37966_o;
  wire n37968_o;
  wire n37969_o;
  wire [31:0] n37972_o;
  wire n37974_o;
  wire n37975_o;
  wire [31:0] n37978_o;
  wire n37980_o;
  wire n37981_o;
  wire n37983_o;
  wire n37984_o;
  wire n37985_o;
  wire n37986_o;
  wire n37987_o;
  wire n37988_o;
  wire n37989_o;
  wire n37990_o;
  wire n37991_o;
  wire n37992_o;
  wire n37993_o;
  wire n37994_o;
  wire n37995_o;
  wire n37996_o;
  wire n37997_o;
  wire n37998_o;
  wire n37999_o;
  wire n38000_o;
  wire [37:0] n38001_o;
  wire [37:0] n38002_o;
  wire [37:0] n38003_o;
  wire [37:0] n38004_o;
  wire [37:0] n38005_o;
  wire [37:0] n38006_o;
  wire [37:0] n38007_o;
  wire [37:0] n38008_o;
  wire [37:0] n38009_o;
  wire [37:0] n38010_o;
  wire [37:0] n38011_o;
  wire [37:0] n38012_o;
  wire [37:0] n38013_o;
  wire [37:0] n38014_o;
  wire [37:0] n38015_o;
  wire [37:0] n38016_o;
  wire [303:0] n38017_o;
  wire [37:0] n38018_o;
  wire [37:0] n38019_o;
  wire [37:0] n38020_o;
  wire [37:0] n38021_o;
  wire [37:0] n38022_o;
  wire [37:0] n38023_o;
  wire [37:0] n38024_o;
  wire [37:0] n38025_o;
  wire [1:0] n38026_o;
  reg [37:0] n38027_o;
  wire [1:0] n38028_o;
  reg [37:0] n38029_o;
  wire n38030_o;
  wire [37:0] n38031_o;
  assign almost_full_o = n37975_o;
  assign full_o = w_full;
  assign rd_data_o = n38031_o;
  assign almost_empty_o = n37981_o;
  assign empty_o = w_empty;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:61:10  */
  assign r_fifo_data = n37949_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:65:10  */
  assign r_wr_index = n37951_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:66:10  */
  assign r_rd_index = n37953_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:69:10  */
  assign r_fifo_count = n37954_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:71:10  */
  assign w_full = n37963_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:72:10  */
  assign w_empty = n37969_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:78:18  */
  assign n37890_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:85:37  */
  assign n37892_o = ~rd_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:85:25  */
  assign n37893_o = wr_en_i & n37892_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:86:38  */
  assign n37894_o = {28'b0, r_fifo_count};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:86:38  */
  assign n37896_o = n37894_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:86:25  */
  assign n37897_o = n37896_o[3:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:87:22  */
  assign n37898_o = ~wr_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:87:28  */
  assign n37899_o = n37898_o & rd_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:88:38  */
  assign n37900_o = {28'b0, r_fifo_count};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:88:38  */
  assign n37902_o = n37900_o - 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:88:25  */
  assign n37903_o = n37902_o[3:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:87:7  */
  assign n37904_o = n37899_o ? n37903_o : r_fifo_count;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:85:7  */
  assign n37905_o = n37893_o ? n37897_o : n37904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:92:36  */
  assign n37906_o = ~w_full;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:92:25  */
  assign n37907_o = wr_en_i & n37906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:93:23  */
  assign n37908_o = {29'b0, r_wr_index};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:93:23  */
  assign n37910_o = n37908_o == 32'b00000000000000000000000000000111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:96:36  */
  assign n37911_o = {29'b0, r_wr_index};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:96:36  */
  assign n37913_o = n37911_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:96:25  */
  assign n37914_o = n37913_o[2:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:93:9  */
  assign n37916_o = n37910_o ? 3'b000 : n37914_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:101:37  */
  assign n37918_o = ~w_empty;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:101:25  */
  assign n37919_o = rd_en_i & n37918_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:102:23  */
  assign n37920_o = {29'b0, r_rd_index};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:102:23  */
  assign n37922_o = n37920_o == 32'b00000000000000000000000000000111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:105:36  */
  assign n37923_o = {29'b0, r_rd_index};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:105:36  */
  assign n37925_o = n37923_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:105:25  */
  assign n37926_o = n37925_o[2:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:102:9  */
  assign n37928_o = n37922_o ? 3'b000 : n37926_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:21  */
  assign n37931_o = 3'b111 - r_wr_index;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  assign n37948_o = wr_en_i ? n38017_o : r_fifo_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  always @(posedge clk_i or posedge n37890_o)
    if (n37890_o)
      n37949_q <= 304'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n37949_q <= n37948_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  assign n37950_o = n37907_o ? n37916_o : r_wr_index;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  always @(posedge clk_i or posedge n37890_o)
    if (n37890_o)
      n37951_q <= 3'b000;
    else
      n37951_q <= n37950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  assign n37952_o = n37919_o ? n37928_o : r_rd_index;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  always @(posedge clk_i or posedge n37890_o)
    if (n37890_o)
      n37953_q <= 3'b000;
    else
      n37953_q <= n37952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  always @(posedge clk_i or posedge n37890_o)
    if (n37890_o)
      n37954_q <= 4'b0000;
    else
      n37954_q <= n37905_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:28  */
  assign n37956_o = 3'b111 - r_rd_index;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:119:36  */
  assign n37960_o = {28'b0, r_fifo_count};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:119:36  */
  assign n37962_o = n37960_o == 32'b00000000000000000000000000001000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:119:18  */
  assign n37963_o = n37962_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:120:36  */
  assign n37966_o = {28'b0, r_fifo_count};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:120:36  */
  assign n37968_o = n37966_o == 32'b00000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:120:18  */
  assign n37969_o = n37968_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:122:43  */
  assign n37972_o = {28'b0, r_fifo_count};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:122:43  */
  assign n37974_o = $signed(n37972_o) > $signed(32'b00000000000000000000000000000110);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:122:25  */
  assign n37975_o = n37974_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:123:43  */
  assign n37978_o = {28'b0, r_fifo_count};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:123:43  */
  assign n37980_o = $signed(n37978_o) < $signed(32'b00000000000000000000000000000010);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:123:25  */
  assign n37981_o = n37980_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37983_o = n37931_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37984_o = ~n37983_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37985_o = n37931_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37986_o = ~n37985_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37987_o = n37984_o & n37986_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37988_o = n37984_o & n37985_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37989_o = n37983_o & n37986_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37990_o = n37983_o & n37985_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37991_o = n37931_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37992_o = ~n37991_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37993_o = n37987_o & n37992_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37994_o = n37987_o & n37991_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37995_o = n37988_o & n37992_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37996_o = n37988_o & n37991_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37997_o = n37989_o & n37992_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37998_o = n37989_o & n37991_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37999_o = n37990_o & n37992_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38000_o = n37990_o & n37991_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n38001_o = r_fifo_data[37:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38002_o = n37993_o ? wr_data_i : n38001_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:50  */
  assign n38003_o = r_fifo_data[75:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38004_o = n37994_o ? wr_data_i : n38003_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:9  */
  assign n38005_o = r_fifo_data[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38006_o = n37995_o ? wr_data_i : n38005_o;
  assign n38007_o = r_fifo_data[151:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38008_o = n37996_o ? wr_data_i : n38007_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:72  */
  assign n38009_o = r_fifo_data[189:152];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38010_o = n37997_o ? wr_data_i : n38009_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n38011_o = r_fifo_data[227:190];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38012_o = n37998_o ? wr_data_i : n38011_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:50  */
  assign n38013_o = r_fifo_data[265:228];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38014_o = n37999_o ? wr_data_i : n38013_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:9  */
  assign n38015_o = r_fifo_data[303:266];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38016_o = n38000_o ? wr_data_i : n38015_o;
  assign n38017_o = {n38016_o, n38014_o, n38012_o, n38010_o, n38008_o, n38006_o, n38004_o, n38002_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:21  */
  assign n38018_o = r_fifo_data[37:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38019_o = r_fifo_data[75:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:71  */
  assign n38020_o = r_fifo_data[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:72  */
  assign n38021_o = r_fifo_data[151:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:72  */
  assign n38022_o = r_fifo_data[189:152];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n38023_o = r_fifo_data[227:190];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n38024_o = r_fifo_data[265:228];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:50  */
  assign n38025_o = r_fifo_data[303:266];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  assign n38026_o = n37956_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  always @*
    case (n38026_o)
      2'b00: n38027_o = n38018_o;
      2'b01: n38027_o = n38019_o;
      2'b10: n38027_o = n38020_o;
      2'b11: n38027_o = n38021_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  assign n38028_o = n37956_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  always @*
    case (n38028_o)
      2'b00: n38029_o = n38022_o;
      2'b01: n38029_o = n38023_o;
      2'b10: n38029_o = n38024_o;
      2'b11: n38029_o = n38025_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  assign n38030_o = n37956_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  assign n38031_o = n38030_o ? n38029_o : n38027_o;
endmodule

module dyn_arb_6_3
  (input  clk,
   input  rst_n,
   input  bus_lock_in,
   output [5:0] arb_agent_out);
  wire [4:0] q_from_lfsr;
  wire enable_lfsr;
  wire [191:0] adaptive_lut_r;
  wire prev_lock_r;
  wire [5:0] winner;
  wire [4:0] lfsr_1_n37396;
  wire [4:0] lfsr_1_q_out;
  wire n37399_o;
  wire n37404_o;
  wire n37438_o;
  wire n37439_o;
  wire [5:0] n37440_o;
  wire [5:0] n37441_o;
  wire [5:0] n37442_o;
  wire [5:0] n37443_o;
  wire [5:0] n37444_o;
  wire [5:0] n37445_o;
  wire [5:0] n37446_o;
  wire [5:0] n37447_o;
  wire [5:0] n37448_o;
  wire [5:0] n37449_o;
  wire [5:0] n37450_o;
  wire [5:0] n37451_o;
  wire [5:0] n37452_o;
  wire [5:0] n37453_o;
  wire [5:0] n37454_o;
  wire [5:0] n37455_o;
  wire [5:0] n37456_o;
  wire [5:0] n37457_o;
  wire [5:0] n37458_o;
  wire [5:0] n37459_o;
  wire [5:0] n37460_o;
  wire [5:0] n37461_o;
  wire [5:0] n37462_o;
  wire [5:0] n37463_o;
  wire [5:0] n37464_o;
  wire [5:0] n37465_o;
  wire [5:0] n37466_o;
  wire [5:0] n37467_o;
  wire [173:0] n37468_o;
  wire [173:0] n37469_o;
  wire [173:0] n37470_o;
  wire [173:0] n37471_o;
  wire [173:0] n37472_o;
  wire [17:0] n37473_o;
  wire n37476_o;
  wire [191:0] n37477_o;
  wire [191:0] n37480_o;
  reg [191:0] n37485_q;
  reg n37486_q;
  wire [5:0] n37830_o;
  wire [5:0] n37831_o;
  wire [5:0] n37832_o;
  wire [5:0] n37833_o;
  wire [5:0] n37834_o;
  wire [5:0] n37835_o;
  wire [5:0] n37836_o;
  wire [5:0] n37837_o;
  wire [5:0] n37838_o;
  wire [5:0] n37839_o;
  wire [5:0] n37840_o;
  wire [5:0] n37841_o;
  wire [5:0] n37842_o;
  wire [5:0] n37843_o;
  wire [5:0] n37844_o;
  wire [5:0] n37845_o;
  wire [5:0] n37846_o;
  wire [5:0] n37847_o;
  wire [5:0] n37848_o;
  wire [5:0] n37849_o;
  wire [5:0] n37850_o;
  wire [5:0] n37851_o;
  wire [5:0] n37852_o;
  wire [5:0] n37853_o;
  wire [5:0] n37854_o;
  wire [5:0] n37855_o;
  wire [5:0] n37856_o;
  wire [5:0] n37857_o;
  wire [5:0] n37858_o;
  wire [5:0] n37859_o;
  wire [5:0] n37860_o;
  wire [5:0] n37861_o;
  wire [1:0] n37862_o;
  reg [5:0] n37863_o;
  wire [1:0] n37864_o;
  reg [5:0] n37865_o;
  wire [1:0] n37866_o;
  reg [5:0] n37867_o;
  wire [1:0] n37868_o;
  reg [5:0] n37869_o;
  wire [1:0] n37870_o;
  reg [5:0] n37871_o;
  wire [1:0] n37872_o;
  reg [5:0] n37873_o;
  wire [1:0] n37874_o;
  reg [5:0] n37875_o;
  wire [1:0] n37876_o;
  reg [5:0] n37877_o;
  wire [1:0] n37878_o;
  reg [5:0] n37879_o;
  wire [1:0] n37880_o;
  reg [5:0] n37881_o;
  wire n37882_o;
  wire [5:0] n37883_o;
  assign arb_agent_out = winner;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:91:12  */
  assign q_from_lfsr = lfsr_1_n37396; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:92:12  */
  assign enable_lfsr = n37399_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:99:12  */
  assign adaptive_lut_r = n37485_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:102:10  */
  assign prev_lock_r = n37486_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:103:10  */
  assign winner = n37883_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:130:20  */
  assign lfsr_1_n37396 = lfsr_1_q_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:123:3  */
  lfsr_5 lfsr_1 (
    .rst_n(rst_n),
    .enable_in(enable_lfsr),
    .clk(clk),
    .q_out(lfsr_1_q_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:133:18  */
  assign n37399_o = ~bus_lock_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:151:14  */
  assign n37404_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:175:22  */
  assign n37438_o = ~bus_lock_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:180:24  */
  assign n37439_o = ~prev_lock_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37440_o = adaptive_lut_r[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37441_o = adaptive_lut_r[11:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37442_o = adaptive_lut_r[17:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37443_o = adaptive_lut_r[23:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37444_o = adaptive_lut_r[29:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37445_o = adaptive_lut_r[35:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37446_o = adaptive_lut_r[41:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37447_o = adaptive_lut_r[47:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37448_o = adaptive_lut_r[53:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37449_o = adaptive_lut_r[59:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37450_o = adaptive_lut_r[65:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37451_o = adaptive_lut_r[71:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37452_o = adaptive_lut_r[77:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37453_o = adaptive_lut_r[83:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37454_o = adaptive_lut_r[89:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37455_o = adaptive_lut_r[95:90];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37456_o = adaptive_lut_r[101:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37457_o = adaptive_lut_r[107:102];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37458_o = adaptive_lut_r[113:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37459_o = adaptive_lut_r[119:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37460_o = adaptive_lut_r[125:120];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37461_o = adaptive_lut_r[131:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37462_o = adaptive_lut_r[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37463_o = adaptive_lut_r[143:138];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37464_o = adaptive_lut_r[149:144];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37465_o = adaptive_lut_r[155:150];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37466_o = adaptive_lut_r[161:156];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37467_o = adaptive_lut_r[167:162];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n37468_o = {n37467_o, n37466_o, n37465_o, n37464_o, n37463_o, n37462_o, n37461_o, n37460_o, n37459_o, n37458_o, n37457_o, n37456_o, n37455_o, n37454_o, n37453_o, n37452_o, n37451_o, n37450_o, n37449_o, n37448_o, n37447_o, n37446_o, n37445_o, n37444_o, n37443_o, n37442_o, n37441_o, n37440_o, winner};
  assign n37469_o = adaptive_lut_r[173:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:180:9  */
  assign n37470_o = n37439_o ? n37468_o : n37469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n37471_o = adaptive_lut_r[173:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:175:7  */
  assign n37472_o = n37438_o ? n37471_o : n37470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n37473_o = adaptive_lut_r[191:174];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:175:7  */
  assign n37476_o = n37438_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n37477_o = {n37473_o, n37472_o};
  assign n37480_o = {6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:167:5  */
  always @(posedge clk or posedge n37404_o)
    if (n37404_o)
      n37485_q <= n37480_o;
    else
      n37485_q <= n37477_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:167:5  */
  always @(posedge clk or posedge n37404_o)
    if (n37404_o)
      n37486_q <= 1'b0;
    else
      n37486_q <= n37476_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:130:20  */
  assign n37830_o = adaptive_lut_r[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:123:3  */
  assign n37831_o = adaptive_lut_r[11:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:64:5  */
  assign n37832_o = adaptive_lut_r[17:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:202:5  */
  assign n37833_o = adaptive_lut_r[23:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:202:5  */
  assign n37834_o = adaptive_lut_r[29:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:194:3  */
  assign n37835_o = adaptive_lut_r[35:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:202:5  */
  assign n37836_o = adaptive_lut_r[41:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:202:5  */
  assign n37837_o = adaptive_lut_r[47:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:194:3  */
  assign n37838_o = adaptive_lut_r[53:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:202:5  */
  assign n37839_o = adaptive_lut_r[59:54];
  assign n37840_o = adaptive_lut_r[65:60];
  assign n37841_o = adaptive_lut_r[71:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:9  */
  assign n37842_o = adaptive_lut_r[77:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:88  */
  assign n37843_o = adaptive_lut_r[83:78];
  assign n37844_o = adaptive_lut_r[89:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:71  */
  assign n37845_o = adaptive_lut_r[95:90];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:72  */
  assign n37846_o = adaptive_lut_r[101:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:72  */
  assign n37847_o = adaptive_lut_r[107:102];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n37848_o = adaptive_lut_r[113:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n37849_o = adaptive_lut_r[119:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:50  */
  assign n37850_o = adaptive_lut_r[125:120];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:82  */
  assign n37851_o = adaptive_lut_r[131:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:9  */
  assign n37852_o = adaptive_lut_r[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:88  */
  assign n37853_o = adaptive_lut_r[143:138];
  assign n37854_o = adaptive_lut_r[149:144];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:71  */
  assign n37855_o = adaptive_lut_r[155:150];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:72  */
  assign n37856_o = adaptive_lut_r[161:156];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:72  */
  assign n37857_o = adaptive_lut_r[167:162];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n37858_o = adaptive_lut_r[173:168];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n37859_o = adaptive_lut_r[179:174];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:50  */
  assign n37860_o = adaptive_lut_r[185:180];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:82  */
  assign n37861_o = adaptive_lut_r[191:186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37862_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37862_o)
      2'b00: n37863_o = n37830_o;
      2'b01: n37863_o = n37831_o;
      2'b10: n37863_o = n37832_o;
      2'b11: n37863_o = n37833_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37864_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37864_o)
      2'b00: n37865_o = n37834_o;
      2'b01: n37865_o = n37835_o;
      2'b10: n37865_o = n37836_o;
      2'b11: n37865_o = n37837_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37866_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37866_o)
      2'b00: n37867_o = n37838_o;
      2'b01: n37867_o = n37839_o;
      2'b10: n37867_o = n37840_o;
      2'b11: n37867_o = n37841_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37868_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37868_o)
      2'b00: n37869_o = n37842_o;
      2'b01: n37869_o = n37843_o;
      2'b10: n37869_o = n37844_o;
      2'b11: n37869_o = n37845_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37870_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37870_o)
      2'b00: n37871_o = n37846_o;
      2'b01: n37871_o = n37847_o;
      2'b10: n37871_o = n37848_o;
      2'b11: n37871_o = n37849_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37872_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37872_o)
      2'b00: n37873_o = n37850_o;
      2'b01: n37873_o = n37851_o;
      2'b10: n37873_o = n37852_o;
      2'b11: n37873_o = n37853_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37874_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37874_o)
      2'b00: n37875_o = n37854_o;
      2'b01: n37875_o = n37855_o;
      2'b10: n37875_o = n37856_o;
      2'b11: n37875_o = n37857_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37876_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37876_o)
      2'b00: n37877_o = n37858_o;
      2'b01: n37877_o = n37859_o;
      2'b10: n37877_o = n37860_o;
      2'b11: n37877_o = n37861_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37878_o = q_from_lfsr[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37878_o)
      2'b00: n37879_o = n37863_o;
      2'b01: n37879_o = n37865_o;
      2'b10: n37879_o = n37867_o;
      2'b11: n37879_o = n37869_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37880_o = q_from_lfsr[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37880_o)
      2'b00: n37881_o = n37871_o;
      2'b01: n37881_o = n37873_o;
      2'b10: n37881_o = n37875_o;
      2'b11: n37881_o = n37877_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37882_o = q_from_lfsr[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37883_o = n37882_o ? n37881_o : n37879_o;
endmodule

module mul32x32
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [31:0] mul_i_op_a,
   input  [31:0] mul_i_op_b,
   input  mul_i_sign,
   input  mul_i_start,
   input  mul_i_mac,
   input  mul_i_op,
   input  mul_i_long,
   input  [63:0] mul_i_acc,
   output mul_o_valid,
   output [2:0] mul_o_ovflw,
   output [63:0] mul_o_result);
  wire [132:0] n36272_o;
  wire n36274_o;
  wire [2:0] n36275_o;
  wire [63:0] n36276_o;
  wire [31:0] mult_a;
  wire [31:0] mult_b;
  wire [63:0] muli0_product;
  wire [133:0] r;
  wire [133:0] rin;
  wire [63:0] muli0_product_o;
  localparam n36277_o = 1'b0;
  wire n36290_o;
  wire n36291_o;
  wire n36292_o;
  wire n36293_o;
  wire [1:0] n36294_o;
  wire [1:0] n36297_o;
  wire n36298_o;
  wire [2:0] n36299_o;
  wire [31:0] n36300_o;
  wire [31:0] n36301_o;
  wire [63:0] n36302_o;
  wire n36304_o;
  wire n36305_o;
  wire n36306_o;
  wire n36308_o;
  wire n36309_o;
  wire [31:0] n36310_o;
  wire [31:0] n36311_o;
  wire [31:0] n36313_o;
  wire [31:0] n36314_o;
  wire [31:0] n36315_o;
  wire n36316_o;
  wire n36317_o;
  wire n36319_o;
  wire n36320_o;
  wire [31:0] n36321_o;
  wire [31:0] n36322_o;
  wire [31:0] n36324_o;
  wire [31:0] n36325_o;
  wire [31:0] n36326_o;
  wire n36327_o;
  wire n36329_o;
  wire [31:0] n36331_o;
  wire n36344_o;
  wire n36346_o;
  wire n36347_o;
  wire n36348_o;
  wire n36349_o;
  wire n36350_o;
  wire n36351_o;
  wire n36352_o;
  wire n36353_o;
  wire n36354_o;
  wire n36355_o;
  wire n36356_o;
  wire n36357_o;
  wire n36358_o;
  wire n36359_o;
  wire n36360_o;
  wire n36361_o;
  wire n36362_o;
  wire n36363_o;
  wire n36364_o;
  wire n36365_o;
  wire n36366_o;
  wire n36367_o;
  wire n36368_o;
  wire n36369_o;
  wire n36370_o;
  wire n36371_o;
  wire n36372_o;
  wire n36373_o;
  wire n36374_o;
  wire n36375_o;
  wire n36376_o;
  wire n36377_o;
  wire n36378_o;
  wire n36379_o;
  wire n36380_o;
  wire n36381_o;
  wire n36382_o;
  wire n36383_o;
  wire n36384_o;
  wire n36385_o;
  wire n36386_o;
  wire n36387_o;
  wire n36388_o;
  wire n36389_o;
  wire n36390_o;
  wire n36391_o;
  wire n36392_o;
  wire n36393_o;
  wire n36394_o;
  wire n36395_o;
  wire n36396_o;
  wire n36397_o;
  wire n36398_o;
  wire n36399_o;
  wire n36400_o;
  wire n36401_o;
  wire n36402_o;
  wire n36403_o;
  wire n36404_o;
  wire n36405_o;
  wire n36406_o;
  wire n36407_o;
  wire n36408_o;
  wire n36410_o;
  wire n36413_o;
  wire n36414_o;
  wire [30:0] n36416_o;
  wire n36429_o;
  wire n36431_o;
  wire n36432_o;
  wire n36433_o;
  wire n36434_o;
  wire n36435_o;
  wire n36436_o;
  wire n36437_o;
  wire n36438_o;
  wire n36439_o;
  wire n36440_o;
  wire n36441_o;
  wire n36442_o;
  wire n36443_o;
  wire n36444_o;
  wire n36445_o;
  wire n36446_o;
  wire n36447_o;
  wire n36448_o;
  wire n36449_o;
  wire n36450_o;
  wire n36451_o;
  wire n36452_o;
  wire n36453_o;
  wire n36454_o;
  wire n36455_o;
  wire n36456_o;
  wire n36457_o;
  wire n36458_o;
  wire n36459_o;
  wire n36460_o;
  wire n36461_o;
  wire n36462_o;
  wire n36463_o;
  wire n36464_o;
  wire n36465_o;
  wire n36466_o;
  wire n36467_o;
  wire n36468_o;
  wire n36469_o;
  wire n36470_o;
  wire n36471_o;
  wire n36472_o;
  wire n36473_o;
  wire n36474_o;
  wire n36475_o;
  wire n36476_o;
  wire n36477_o;
  wire n36478_o;
  wire n36479_o;
  wire n36480_o;
  wire n36481_o;
  wire n36482_o;
  wire n36483_o;
  wire n36484_o;
  wire n36485_o;
  wire n36486_o;
  wire n36487_o;
  wire n36488_o;
  wire n36489_o;
  wire n36490_o;
  wire n36491_o;
  wire n36493_o;
  wire n36495_o;
  wire n36496_o;
  wire n36497_o;
  wire n36498_o;
  wire n36501_o;
  wire n36502_o;
  wire [31:0] n36504_o;
  wire n36517_o;
  wire n36519_o;
  wire n36520_o;
  wire n36521_o;
  wire n36522_o;
  wire n36523_o;
  wire n36524_o;
  wire n36525_o;
  wire n36526_o;
  wire n36527_o;
  wire n36528_o;
  wire n36529_o;
  wire n36530_o;
  wire n36531_o;
  wire n36532_o;
  wire n36533_o;
  wire n36534_o;
  wire n36535_o;
  wire n36536_o;
  wire n36537_o;
  wire n36538_o;
  wire n36539_o;
  wire n36540_o;
  wire n36541_o;
  wire n36542_o;
  wire n36543_o;
  wire n36544_o;
  wire n36545_o;
  wire n36546_o;
  wire n36547_o;
  wire n36548_o;
  wire n36549_o;
  wire n36550_o;
  wire n36551_o;
  wire n36552_o;
  wire n36553_o;
  wire n36554_o;
  wire n36555_o;
  wire n36556_o;
  wire n36557_o;
  wire n36558_o;
  wire n36559_o;
  wire n36560_o;
  wire n36561_o;
  wire n36562_o;
  wire n36563_o;
  wire n36564_o;
  wire n36565_o;
  wire n36566_o;
  wire n36567_o;
  wire n36568_o;
  wire n36569_o;
  wire n36570_o;
  wire n36571_o;
  wire n36572_o;
  wire n36573_o;
  wire n36574_o;
  wire n36575_o;
  wire n36576_o;
  wire n36577_o;
  wire n36578_o;
  wire n36579_o;
  wire n36580_o;
  wire n36581_o;
  wire n36583_o;
  wire n36585_o;
  localparam [2:0] n36586_o = 3'b000;
  wire n36588_o;
  wire n36590_o;
  wire [47:0] n36592_o;
  wire n36605_o;
  wire n36607_o;
  wire n36608_o;
  wire n36609_o;
  wire n36610_o;
  wire n36611_o;
  wire n36612_o;
  wire n36613_o;
  wire n36614_o;
  wire n36615_o;
  wire n36616_o;
  wire n36617_o;
  wire n36618_o;
  wire n36619_o;
  wire n36620_o;
  wire n36621_o;
  wire n36622_o;
  wire n36623_o;
  wire n36624_o;
  wire n36625_o;
  wire n36626_o;
  wire n36627_o;
  wire n36628_o;
  wire n36629_o;
  wire n36630_o;
  wire n36631_o;
  wire n36632_o;
  wire n36633_o;
  wire n36634_o;
  wire n36635_o;
  wire n36636_o;
  wire n36637_o;
  wire n36638_o;
  wire n36639_o;
  wire n36640_o;
  wire n36641_o;
  wire n36642_o;
  wire n36643_o;
  wire n36644_o;
  wire n36645_o;
  wire n36646_o;
  wire n36647_o;
  wire n36648_o;
  wire n36649_o;
  wire n36650_o;
  wire n36651_o;
  wire n36652_o;
  wire n36653_o;
  wire n36654_o;
  wire n36655_o;
  wire n36656_o;
  wire n36657_o;
  wire n36658_o;
  wire n36659_o;
  wire n36660_o;
  wire n36661_o;
  wire n36662_o;
  wire n36663_o;
  wire n36664_o;
  wire n36665_o;
  wire n36666_o;
  wire n36667_o;
  wire n36668_o;
  wire n36669_o;
  wire n36670_o;
  wire n36671_o;
  wire n36672_o;
  wire n36673_o;
  wire n36674_o;
  wire n36675_o;
  wire n36676_o;
  wire n36677_o;
  wire n36678_o;
  wire n36679_o;
  wire n36680_o;
  wire n36681_o;
  wire n36682_o;
  wire n36683_o;
  wire n36684_o;
  wire n36685_o;
  wire n36686_o;
  wire n36687_o;
  wire n36688_o;
  wire n36689_o;
  wire n36690_o;
  wire n36691_o;
  wire n36692_o;
  wire n36693_o;
  wire n36694_o;
  wire n36695_o;
  wire n36696_o;
  wire n36697_o;
  wire n36698_o;
  wire n36699_o;
  wire n36700_o;
  wire n36701_o;
  wire n36703_o;
  wire n36706_o;
  wire n36707_o;
  wire [14:0] n36709_o;
  wire n36722_o;
  wire n36724_o;
  wire n36725_o;
  wire n36726_o;
  wire n36727_o;
  wire n36728_o;
  wire n36729_o;
  wire n36730_o;
  wire n36731_o;
  wire n36732_o;
  wire n36733_o;
  wire n36734_o;
  wire n36735_o;
  wire n36736_o;
  wire n36737_o;
  wire n36738_o;
  wire n36739_o;
  wire n36740_o;
  wire n36741_o;
  wire n36742_o;
  wire n36743_o;
  wire n36744_o;
  wire n36745_o;
  wire n36746_o;
  wire n36747_o;
  wire n36748_o;
  wire n36749_o;
  wire n36750_o;
  wire n36751_o;
  wire n36752_o;
  wire n36754_o;
  wire n36756_o;
  wire n36757_o;
  wire n36758_o;
  wire n36759_o;
  wire n36761_o;
  wire n36762_o;
  wire n36763_o;
  wire [47:0] n36765_o;
  wire n36778_o;
  wire n36780_o;
  wire n36781_o;
  wire n36782_o;
  wire n36783_o;
  wire n36784_o;
  wire n36785_o;
  wire n36786_o;
  wire n36787_o;
  wire n36788_o;
  wire n36789_o;
  wire n36790_o;
  wire n36791_o;
  wire n36792_o;
  wire n36793_o;
  wire n36794_o;
  wire n36795_o;
  wire n36796_o;
  wire n36797_o;
  wire n36798_o;
  wire n36799_o;
  wire n36800_o;
  wire n36801_o;
  wire n36802_o;
  wire n36803_o;
  wire n36804_o;
  wire n36805_o;
  wire n36806_o;
  wire n36807_o;
  wire n36808_o;
  wire n36809_o;
  wire n36810_o;
  wire n36811_o;
  wire n36812_o;
  wire n36813_o;
  wire n36814_o;
  wire n36815_o;
  wire n36816_o;
  wire n36817_o;
  wire n36818_o;
  wire n36819_o;
  wire n36820_o;
  wire n36821_o;
  wire n36822_o;
  wire n36823_o;
  wire n36824_o;
  wire n36825_o;
  wire n36826_o;
  wire n36827_o;
  wire n36828_o;
  wire n36829_o;
  wire n36830_o;
  wire n36831_o;
  wire n36832_o;
  wire n36833_o;
  wire n36834_o;
  wire n36835_o;
  wire n36836_o;
  wire n36837_o;
  wire n36838_o;
  wire n36839_o;
  wire n36840_o;
  wire n36841_o;
  wire n36842_o;
  wire n36843_o;
  wire n36844_o;
  wire n36845_o;
  wire n36846_o;
  wire n36847_o;
  wire n36848_o;
  wire n36849_o;
  wire n36850_o;
  wire n36851_o;
  wire n36852_o;
  wire n36853_o;
  wire n36854_o;
  wire n36855_o;
  wire n36856_o;
  wire n36857_o;
  wire n36858_o;
  wire n36859_o;
  wire n36860_o;
  wire n36861_o;
  wire n36862_o;
  wire n36863_o;
  wire n36864_o;
  wire n36865_o;
  wire n36866_o;
  wire n36867_o;
  wire n36868_o;
  wire n36869_o;
  wire n36870_o;
  wire n36871_o;
  wire n36872_o;
  wire n36873_o;
  wire n36874_o;
  wire n36876_o;
  wire n36878_o;
  wire n36879_o;
  wire n36880_o;
  wire n36882_o;
  wire [55:0] n36884_o;
  wire n36897_o;
  wire n36899_o;
  wire n36900_o;
  wire n36901_o;
  wire n36902_o;
  wire n36903_o;
  wire n36904_o;
  wire n36905_o;
  wire n36906_o;
  wire n36907_o;
  wire n36908_o;
  wire n36909_o;
  wire n36910_o;
  wire n36911_o;
  wire n36912_o;
  wire n36913_o;
  wire n36914_o;
  wire n36915_o;
  wire n36916_o;
  wire n36917_o;
  wire n36918_o;
  wire n36919_o;
  wire n36920_o;
  wire n36921_o;
  wire n36922_o;
  wire n36923_o;
  wire n36924_o;
  wire n36925_o;
  wire n36926_o;
  wire n36927_o;
  wire n36928_o;
  wire n36929_o;
  wire n36930_o;
  wire n36931_o;
  wire n36932_o;
  wire n36933_o;
  wire n36934_o;
  wire n36935_o;
  wire n36936_o;
  wire n36937_o;
  wire n36938_o;
  wire n36939_o;
  wire n36940_o;
  wire n36941_o;
  wire n36942_o;
  wire n36943_o;
  wire n36944_o;
  wire n36945_o;
  wire n36946_o;
  wire n36947_o;
  wire n36948_o;
  wire n36949_o;
  wire n36950_o;
  wire n36951_o;
  wire n36952_o;
  wire n36953_o;
  wire n36954_o;
  wire n36955_o;
  wire n36956_o;
  wire n36957_o;
  wire n36958_o;
  wire n36959_o;
  wire n36960_o;
  wire n36961_o;
  wire n36962_o;
  wire n36963_o;
  wire n36964_o;
  wire n36965_o;
  wire n36966_o;
  wire n36967_o;
  wire n36968_o;
  wire n36969_o;
  wire n36970_o;
  wire n36971_o;
  wire n36972_o;
  wire n36973_o;
  wire n36974_o;
  wire n36975_o;
  wire n36976_o;
  wire n36977_o;
  wire n36978_o;
  wire n36979_o;
  wire n36980_o;
  wire n36981_o;
  wire n36982_o;
  wire n36983_o;
  wire n36984_o;
  wire n36985_o;
  wire n36986_o;
  wire n36987_o;
  wire n36988_o;
  wire n36989_o;
  wire n36990_o;
  wire n36991_o;
  wire n36992_o;
  wire n36993_o;
  wire n36994_o;
  wire n36995_o;
  wire n36996_o;
  wire n36997_o;
  wire n36998_o;
  wire n36999_o;
  wire n37000_o;
  wire n37001_o;
  wire n37002_o;
  wire n37003_o;
  wire n37004_o;
  wire n37005_o;
  wire n37006_o;
  wire n37007_o;
  wire n37008_o;
  wire n37009_o;
  wire n37011_o;
  wire n37014_o;
  wire n37015_o;
  wire [6:0] n37017_o;
  wire n37030_o;
  wire n37032_o;
  wire n37033_o;
  wire n37034_o;
  wire n37035_o;
  wire n37036_o;
  wire n37037_o;
  wire n37038_o;
  wire n37039_o;
  wire n37040_o;
  wire n37041_o;
  wire n37042_o;
  wire n37043_o;
  wire n37044_o;
  wire n37046_o;
  wire n37048_o;
  wire n37049_o;
  wire n37050_o;
  wire n37051_o;
  wire n37053_o;
  wire n37054_o;
  wire [55:0] n37056_o;
  wire n37069_o;
  wire n37071_o;
  wire n37072_o;
  wire n37073_o;
  wire n37074_o;
  wire n37075_o;
  wire n37076_o;
  wire n37077_o;
  wire n37078_o;
  wire n37079_o;
  wire n37080_o;
  wire n37081_o;
  wire n37082_o;
  wire n37083_o;
  wire n37084_o;
  wire n37085_o;
  wire n37086_o;
  wire n37087_o;
  wire n37088_o;
  wire n37089_o;
  wire n37090_o;
  wire n37091_o;
  wire n37092_o;
  wire n37093_o;
  wire n37094_o;
  wire n37095_o;
  wire n37096_o;
  wire n37097_o;
  wire n37098_o;
  wire n37099_o;
  wire n37100_o;
  wire n37101_o;
  wire n37102_o;
  wire n37103_o;
  wire n37104_o;
  wire n37105_o;
  wire n37106_o;
  wire n37107_o;
  wire n37108_o;
  wire n37109_o;
  wire n37110_o;
  wire n37111_o;
  wire n37112_o;
  wire n37113_o;
  wire n37114_o;
  wire n37115_o;
  wire n37116_o;
  wire n37117_o;
  wire n37118_o;
  wire n37119_o;
  wire n37120_o;
  wire n37121_o;
  wire n37122_o;
  wire n37123_o;
  wire n37124_o;
  wire n37125_o;
  wire n37126_o;
  wire n37127_o;
  wire n37128_o;
  wire n37129_o;
  wire n37130_o;
  wire n37131_o;
  wire n37132_o;
  wire n37133_o;
  wire n37134_o;
  wire n37135_o;
  wire n37136_o;
  wire n37137_o;
  wire n37138_o;
  wire n37139_o;
  wire n37140_o;
  wire n37141_o;
  wire n37142_o;
  wire n37143_o;
  wire n37144_o;
  wire n37145_o;
  wire n37146_o;
  wire n37147_o;
  wire n37148_o;
  wire n37149_o;
  wire n37150_o;
  wire n37151_o;
  wire n37152_o;
  wire n37153_o;
  wire n37154_o;
  wire n37155_o;
  wire n37156_o;
  wire n37157_o;
  wire n37158_o;
  wire n37159_o;
  wire n37160_o;
  wire n37161_o;
  wire n37162_o;
  wire n37163_o;
  wire n37164_o;
  wire n37165_o;
  wire n37166_o;
  wire n37167_o;
  wire n37168_o;
  wire n37169_o;
  wire n37170_o;
  wire n37171_o;
  wire n37172_o;
  wire n37173_o;
  wire n37174_o;
  wire n37175_o;
  wire n37176_o;
  wire n37177_o;
  wire n37178_o;
  wire n37179_o;
  wire n37180_o;
  wire n37181_o;
  wire n37183_o;
  wire n37185_o;
  wire n37186_o;
  wire n37187_o;
  wire n37189_o;
  wire n37190_o;
  wire [31:0] n37191_o;
  wire [31:0] n37192_o;
  wire [31:0] n37194_o;
  wire [31:0] n37195_o;
  wire [31:0] n37196_o;
  wire n37197_o;
  wire [63:0] n37198_o;
  wire n37200_o;
  wire n37202_o;
  wire n37203_o;
  wire n37204_o;
  wire n37205_o;
  wire n37206_o;
  wire n37207_o;
  wire n37208_o;
  wire n37209_o;
  wire n37210_o;
  wire n37211_o;
  wire n37212_o;
  wire n37213_o;
  wire n37214_o;
  wire n37215_o;
  wire n37216_o;
  wire n37217_o;
  wire n37218_o;
  wire n37219_o;
  wire n37220_o;
  wire n37221_o;
  wire n37222_o;
  wire n37223_o;
  wire n37224_o;
  wire n37225_o;
  wire n37226_o;
  wire n37227_o;
  wire n37228_o;
  wire n37229_o;
  wire n37230_o;
  wire n37231_o;
  wire n37232_o;
  wire n37233_o;
  wire n37234_o;
  wire n37235_o;
  wire [3:0] n37236_o;
  wire [3:0] n37237_o;
  wire [3:0] n37238_o;
  wire [3:0] n37239_o;
  wire [3:0] n37240_o;
  wire [3:0] n37241_o;
  wire [3:0] n37242_o;
  wire [3:0] n37243_o;
  wire [15:0] n37244_o;
  wire [15:0] n37245_o;
  wire [32:0] n37246_o;
  wire [32:0] n37248_o;
  wire [30:0] n37249_o;
  wire [63:0] n37250_o;
  wire [63:0] n37251_o;
  wire n37252_o;
  wire n37254_o;
  wire n37255_o;
  wire n37256_o;
  wire n37257_o;
  wire n37258_o;
  wire n37259_o;
  wire n37260_o;
  wire n37261_o;
  wire n37262_o;
  wire n37263_o;
  wire n37264_o;
  wire n37265_o;
  wire n37266_o;
  wire n37267_o;
  wire n37268_o;
  wire n37269_o;
  wire n37270_o;
  wire n37271_o;
  wire n37272_o;
  wire n37273_o;
  wire n37274_o;
  wire n37275_o;
  wire n37276_o;
  wire n37277_o;
  wire n37278_o;
  wire n37279_o;
  wire n37280_o;
  wire n37281_o;
  wire n37282_o;
  wire n37283_o;
  wire n37284_o;
  wire n37285_o;
  wire n37286_o;
  wire n37287_o;
  wire [3:0] n37288_o;
  wire [3:0] n37289_o;
  wire [3:0] n37290_o;
  wire [3:0] n37291_o;
  wire [3:0] n37292_o;
  wire [3:0] n37293_o;
  wire [3:0] n37294_o;
  wire [3:0] n37295_o;
  wire [15:0] n37296_o;
  wire [15:0] n37297_o;
  wire [32:0] n37298_o;
  wire [32:0] n37300_o;
  wire [30:0] n37301_o;
  wire [30:0] n37302_o;
  wire [30:0] n37303_o;
  wire n37304_o;
  wire n37306_o;
  wire [63:0] n37307_o;
  wire [63:0] n37308_o;
  wire [63:0] n37309_o;
  wire [63:0] n37310_o;
  wire [63:0] n37311_o;
  wire n37312_o;
  wire [63:0] n37313_o;
  wire n37314_o;
  wire n37315_o;
  wire n37317_o;
  wire n37318_o;
  wire n37319_o;
  wire n37320_o;
  wire n37321_o;
  wire n37322_o;
  wire n37323_o;
  wire n37324_o;
  wire n37325_o;
  wire n37326_o;
  wire n37327_o;
  wire n37328_o;
  wire n37329_o;
  wire n37330_o;
  wire n37331_o;
  wire n37332_o;
  wire n37333_o;
  wire n37334_o;
  wire n37335_o;
  wire n37336_o;
  wire n37337_o;
  wire n37338_o;
  wire n37339_o;
  wire n37340_o;
  wire n37341_o;
  wire n37342_o;
  wire n37343_o;
  wire n37344_o;
  wire n37345_o;
  wire n37346_o;
  wire n37347_o;
  wire n37348_o;
  wire n37349_o;
  wire n37350_o;
  wire [3:0] n37351_o;
  wire [3:0] n37352_o;
  wire [3:0] n37353_o;
  wire [3:0] n37354_o;
  wire [3:0] n37355_o;
  wire [3:0] n37356_o;
  wire [3:0] n37357_o;
  wire [3:0] n37358_o;
  wire [15:0] n37359_o;
  wire [15:0] n37360_o;
  wire [32:0] n37361_o;
  wire [32:0] n37363_o;
  wire [30:0] n37364_o;
  wire [30:0] n37365_o;
  wire [30:0] n37366_o;
  wire n37367_o;
  wire [63:0] n37368_o;
  wire [63:0] n37369_o;
  wire n37370_o;
  wire [2:0] n37371_o;
  wire [133:0] n37372_o;
  wire n37383_o;
  wire [133:0] n37386_o;
  wire [133:0] n37392_o;
  reg [133:0] n37393_q;
  wire [67:0] n37394_o;
  assign mul_o_valid = n36274_o;
  assign mul_o_ovflw = n36275_o;
  assign mul_o_result = n36276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:106:5  */
  assign n36272_o = {mul_i_acc, mul_i_long, mul_i_op, mul_i_mac, mul_i_start, mul_i_sign, mul_i_op_b, mul_i_op_a};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:104:5  */
  assign n36274_o = n37394_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:103:5  */
  assign n36275_o = n37394_o[3:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:102:5  */
  assign n36276_o = n37394_o[67:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:45:10  */
  assign mult_a = n36315_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:46:10  */
  assign mult_b = n36326_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:47:10  */
  assign muli0_product = muli0_product_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:49:10  */
  assign r = n37393_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:49:13  */
  assign rin = n37372_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:55:3  */
  mul_inferred_32_32_2 muli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .sign_i(n36277_o),
    .a_i(mult_a),
    .b_i(mult_b),
    .product_o(muli0_product_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:92:27  */
  assign n36290_o = r[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:92:65  */
  assign n36291_o = n36272_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:92:84  */
  assign n36292_o = n36272_o[63];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:92:70  */
  assign n36293_o = n36291_o ^ n36292_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:92:52  */
  assign n36294_o = {n36290_o, n36293_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:93:33  */
  assign n36297_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:93:72  */
  assign n36298_o = n36272_o[65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:93:64  */
  assign n36299_o = {n36297_o, n36298_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:95:30  */
  assign n36300_o = n36272_o[100:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:95:56  */
  assign n36301_o = r[69:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:95:44  */
  assign n36302_o = {n36300_o, n36301_o};
  assign n36304_o = r[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:101:18  */
  assign n36305_o = n36272_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:101:39  */
  assign n36306_o = n36272_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:101:44  */
  assign n36308_o = n36306_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:101:29  */
  assign n36309_o = n36305_o & n36308_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:102:58  */
  assign n36310_o = n36272_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:102:39  */
  assign n36311_o = ~n36310_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:102:64  */
  assign n36313_o = n36311_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:104:27  */
  assign n36314_o = n36272_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:101:5  */
  assign n36315_o = n36309_o ? n36313_o : n36314_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:107:18  */
  assign n36316_o = n36272_o[63];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:107:39  */
  assign n36317_o = n36272_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:107:44  */
  assign n36319_o = n36317_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:107:29  */
  assign n36320_o = n36316_o & n36319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:108:58  */
  assign n36321_o = n36272_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:108:39  */
  assign n36322_o = ~n36321_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:108:64  */
  assign n36324_o = n36322_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:110:27  */
  assign n36325_o = n36272_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:107:5  */
  assign n36326_o = n36320_o ? n36324_o : n36325_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:118:14  */
  assign n36327_o = n36272_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:118:19  */
  assign n36329_o = n36327_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:121:29  */
  assign n36331_o = muli0_product[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36344_o = n36331_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36346_o = 1'b0 | n36344_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36347_o = n36331_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36348_o = n36346_o | n36347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36349_o = n36331_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36350_o = n36348_o | n36349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36351_o = n36331_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36352_o = n36350_o | n36351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36353_o = n36331_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36354_o = n36352_o | n36353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36355_o = n36331_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36356_o = n36354_o | n36355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36357_o = n36331_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36358_o = n36356_o | n36357_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36359_o = n36331_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36360_o = n36358_o | n36359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36361_o = n36331_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36362_o = n36360_o | n36361_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36363_o = n36331_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36364_o = n36362_o | n36363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36365_o = n36331_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36366_o = n36364_o | n36365_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36367_o = n36331_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36368_o = n36366_o | n36367_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36369_o = n36331_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36370_o = n36368_o | n36369_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36371_o = n36331_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36372_o = n36370_o | n36371_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36373_o = n36331_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36374_o = n36372_o | n36373_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36375_o = n36331_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36376_o = n36374_o | n36375_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36377_o = n36331_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36378_o = n36376_o | n36377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36379_o = n36331_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36380_o = n36378_o | n36379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36381_o = n36331_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36382_o = n36380_o | n36381_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36383_o = n36331_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36384_o = n36382_o | n36383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36385_o = n36331_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36386_o = n36384_o | n36385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36387_o = n36331_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36388_o = n36386_o | n36387_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36389_o = n36331_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36390_o = n36388_o | n36389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36391_o = n36331_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36392_o = n36390_o | n36391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36393_o = n36331_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36394_o = n36392_o | n36393_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36395_o = n36331_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36396_o = n36394_o | n36395_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36397_o = n36331_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36398_o = n36396_o | n36397_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36399_o = n36331_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36400_o = n36398_o | n36399_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36401_o = n36331_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36402_o = n36400_o | n36401_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36403_o = n36331_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36404_o = n36402_o | n36403_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36405_o = n36331_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36406_o = n36404_o | n36405_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36407_o = n36331_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36408_o = n36406_o | n36407_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n36410_o = 1'b1 ? n36408_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:27  */
  assign n36413_o = muli0_product[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:53  */
  assign n36414_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:95  */
  assign n36416_o = muli0_product[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36429_o = n36416_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36431_o = 1'b0 | n36429_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36432_o = n36416_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36433_o = n36431_o | n36432_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36434_o = n36416_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36435_o = n36433_o | n36434_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36436_o = n36416_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36437_o = n36435_o | n36436_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36438_o = n36416_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36439_o = n36437_o | n36438_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36440_o = n36416_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36441_o = n36439_o | n36440_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36442_o = n36416_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36443_o = n36441_o | n36442_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36444_o = n36416_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36445_o = n36443_o | n36444_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36446_o = n36416_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36447_o = n36445_o | n36446_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36448_o = n36416_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36449_o = n36447_o | n36448_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36450_o = n36416_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36451_o = n36449_o | n36450_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36452_o = n36416_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36453_o = n36451_o | n36452_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36454_o = n36416_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36455_o = n36453_o | n36454_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36456_o = n36416_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36457_o = n36455_o | n36456_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36458_o = n36416_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36459_o = n36457_o | n36458_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36460_o = n36416_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36461_o = n36459_o | n36460_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36462_o = n36416_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36463_o = n36461_o | n36462_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36464_o = n36416_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36465_o = n36463_o | n36464_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36466_o = n36416_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36467_o = n36465_o | n36466_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36468_o = n36416_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36469_o = n36467_o | n36468_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36470_o = n36416_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36471_o = n36469_o | n36470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36472_o = n36416_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36473_o = n36471_o | n36472_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36474_o = n36416_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36475_o = n36473_o | n36474_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36476_o = n36416_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36477_o = n36475_o | n36476_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36478_o = n36416_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36479_o = n36477_o | n36478_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36480_o = n36416_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36481_o = n36479_o | n36480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36482_o = n36416_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36483_o = n36481_o | n36482_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36484_o = n36416_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36485_o = n36483_o | n36484_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36486_o = n36416_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36487_o = n36485_o | n36486_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36488_o = n36416_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36489_o = n36487_o | n36488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36490_o = n36416_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36491_o = n36489_o | n36490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n36493_o = 1'b1 ? n36491_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:110  */
  assign n36495_o = ~n36493_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:73  */
  assign n36496_o = n36414_o & n36495_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:42  */
  assign n36497_o = ~n36496_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:38  */
  assign n36498_o = n36413_o & n36497_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:7  */
  assign n36501_o = n36498_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:121:7  */
  assign n36502_o = n36410_o ? 1'b1 : n36501_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:127:43  */
  assign n36504_o = muli0_product[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36517_o = n36504_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36519_o = 1'b0 | n36517_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36520_o = n36504_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36521_o = n36519_o | n36520_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36522_o = n36504_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36523_o = n36521_o | n36522_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36524_o = n36504_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36525_o = n36523_o | n36524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36526_o = n36504_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36527_o = n36525_o | n36526_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36528_o = n36504_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36529_o = n36527_o | n36528_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36530_o = n36504_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36531_o = n36529_o | n36530_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36532_o = n36504_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36533_o = n36531_o | n36532_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36534_o = n36504_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36535_o = n36533_o | n36534_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36536_o = n36504_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36537_o = n36535_o | n36536_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36538_o = n36504_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36539_o = n36537_o | n36538_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36540_o = n36504_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36541_o = n36539_o | n36540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36542_o = n36504_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36543_o = n36541_o | n36542_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36544_o = n36504_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36545_o = n36543_o | n36544_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36546_o = n36504_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36547_o = n36545_o | n36546_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36548_o = n36504_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36549_o = n36547_o | n36548_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36550_o = n36504_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36551_o = n36549_o | n36550_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36552_o = n36504_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36553_o = n36551_o | n36552_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36554_o = n36504_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36555_o = n36553_o | n36554_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36556_o = n36504_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36557_o = n36555_o | n36556_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36558_o = n36504_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36559_o = n36557_o | n36558_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36560_o = n36504_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36561_o = n36559_o | n36560_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36562_o = n36504_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36563_o = n36561_o | n36562_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36564_o = n36504_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36565_o = n36563_o | n36564_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36566_o = n36504_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36567_o = n36565_o | n36566_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36568_o = n36504_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36569_o = n36567_o | n36568_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36570_o = n36504_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36571_o = n36569_o | n36570_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36572_o = n36504_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36573_o = n36571_o | n36572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36574_o = n36504_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36575_o = n36573_o | n36574_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36576_o = n36504_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36577_o = n36575_o | n36576_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36578_o = n36504_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36579_o = n36577_o | n36578_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36580_o = n36504_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36581_o = n36579_o | n36580_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n36583_o = 1'b1 ? n36581_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:118:5  */
  assign n36585_o = n36329_o ? n36502_o : n36583_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:130:14  */
  assign n36588_o = n36272_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:130:19  */
  assign n36590_o = n36588_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:133:29  */
  assign n36592_o = muli0_product[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36605_o = n36592_o[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36607_o = 1'b0 | n36605_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36608_o = n36592_o[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36609_o = n36607_o | n36608_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36610_o = n36592_o[45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36611_o = n36609_o | n36610_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36612_o = n36592_o[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36613_o = n36611_o | n36612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36614_o = n36592_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36615_o = n36613_o | n36614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36616_o = n36592_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36617_o = n36615_o | n36616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36618_o = n36592_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36619_o = n36617_o | n36618_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36620_o = n36592_o[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36621_o = n36619_o | n36620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36622_o = n36592_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36623_o = n36621_o | n36622_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36624_o = n36592_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36625_o = n36623_o | n36624_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36626_o = n36592_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36627_o = n36625_o | n36626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36628_o = n36592_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36629_o = n36627_o | n36628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36630_o = n36592_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36631_o = n36629_o | n36630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36632_o = n36592_o[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36633_o = n36631_o | n36632_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36634_o = n36592_o[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36635_o = n36633_o | n36634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36636_o = n36592_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36637_o = n36635_o | n36636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36638_o = n36592_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36639_o = n36637_o | n36638_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36640_o = n36592_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36641_o = n36639_o | n36640_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36642_o = n36592_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36643_o = n36641_o | n36642_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36644_o = n36592_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36645_o = n36643_o | n36644_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36646_o = n36592_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36647_o = n36645_o | n36646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36648_o = n36592_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36649_o = n36647_o | n36648_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36650_o = n36592_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36651_o = n36649_o | n36650_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36652_o = n36592_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36653_o = n36651_o | n36652_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36654_o = n36592_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36655_o = n36653_o | n36654_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36656_o = n36592_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36657_o = n36655_o | n36656_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36658_o = n36592_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36659_o = n36657_o | n36658_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36660_o = n36592_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36661_o = n36659_o | n36660_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36662_o = n36592_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36663_o = n36661_o | n36662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36664_o = n36592_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36665_o = n36663_o | n36664_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36666_o = n36592_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36667_o = n36665_o | n36666_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36668_o = n36592_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36669_o = n36667_o | n36668_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36670_o = n36592_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36671_o = n36669_o | n36670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36672_o = n36592_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36673_o = n36671_o | n36672_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36674_o = n36592_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36675_o = n36673_o | n36674_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36676_o = n36592_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36677_o = n36675_o | n36676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36678_o = n36592_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36679_o = n36677_o | n36678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36680_o = n36592_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36681_o = n36679_o | n36680_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36682_o = n36592_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36683_o = n36681_o | n36682_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36684_o = n36592_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36685_o = n36683_o | n36684_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36686_o = n36592_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36687_o = n36685_o | n36686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36688_o = n36592_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36689_o = n36687_o | n36688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36690_o = n36592_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36691_o = n36689_o | n36690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36692_o = n36592_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36693_o = n36691_o | n36692_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36694_o = n36592_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36695_o = n36693_o | n36694_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36696_o = n36592_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36697_o = n36695_o | n36696_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36698_o = n36592_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36699_o = n36697_o | n36698_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36700_o = n36592_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36701_o = n36699_o | n36700_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n36703_o = 1'b1 ? n36701_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:27  */
  assign n36706_o = muli0_product[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:53  */
  assign n36707_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:95  */
  assign n36709_o = muli0_product[14:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36722_o = n36709_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36724_o = 1'b0 | n36722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36725_o = n36709_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36726_o = n36724_o | n36725_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36727_o = n36709_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36728_o = n36726_o | n36727_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36729_o = n36709_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36730_o = n36728_o | n36729_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36731_o = n36709_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36732_o = n36730_o | n36731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36733_o = n36709_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36734_o = n36732_o | n36733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36735_o = n36709_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36736_o = n36734_o | n36735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36737_o = n36709_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36738_o = n36736_o | n36737_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36739_o = n36709_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36740_o = n36738_o | n36739_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36741_o = n36709_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36742_o = n36740_o | n36741_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36743_o = n36709_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36744_o = n36742_o | n36743_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36745_o = n36709_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36746_o = n36744_o | n36745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36747_o = n36709_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36748_o = n36746_o | n36747_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36749_o = n36709_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36750_o = n36748_o | n36749_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36751_o = n36709_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36752_o = n36750_o | n36751_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n36754_o = 1'b1 ? n36752_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:110  */
  assign n36756_o = ~n36754_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:73  */
  assign n36757_o = n36707_o & n36756_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:42  */
  assign n36758_o = ~n36757_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:38  */
  assign n36759_o = n36706_o & n36758_o;
  assign n36761_o = n36586_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:7  */
  assign n36762_o = n36759_o ? 1'b1 : n36761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:133:7  */
  assign n36763_o = n36703_o ? 1'b1 : n36762_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:139:43  */
  assign n36765_o = muli0_product[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36778_o = n36765_o[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36780_o = 1'b0 | n36778_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36781_o = n36765_o[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36782_o = n36780_o | n36781_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36783_o = n36765_o[45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36784_o = n36782_o | n36783_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36785_o = n36765_o[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36786_o = n36784_o | n36785_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36787_o = n36765_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36788_o = n36786_o | n36787_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36789_o = n36765_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36790_o = n36788_o | n36789_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36791_o = n36765_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36792_o = n36790_o | n36791_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36793_o = n36765_o[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36794_o = n36792_o | n36793_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36795_o = n36765_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36796_o = n36794_o | n36795_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36797_o = n36765_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36798_o = n36796_o | n36797_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36799_o = n36765_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36800_o = n36798_o | n36799_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36801_o = n36765_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36802_o = n36800_o | n36801_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36803_o = n36765_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36804_o = n36802_o | n36803_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36805_o = n36765_o[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36806_o = n36804_o | n36805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36807_o = n36765_o[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36808_o = n36806_o | n36807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36809_o = n36765_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36810_o = n36808_o | n36809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36811_o = n36765_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36812_o = n36810_o | n36811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36813_o = n36765_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36814_o = n36812_o | n36813_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36815_o = n36765_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36816_o = n36814_o | n36815_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36817_o = n36765_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36818_o = n36816_o | n36817_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36819_o = n36765_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36820_o = n36818_o | n36819_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36821_o = n36765_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36822_o = n36820_o | n36821_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36823_o = n36765_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36824_o = n36822_o | n36823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36825_o = n36765_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36826_o = n36824_o | n36825_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36827_o = n36765_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36828_o = n36826_o | n36827_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36829_o = n36765_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36830_o = n36828_o | n36829_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36831_o = n36765_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36832_o = n36830_o | n36831_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36833_o = n36765_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36834_o = n36832_o | n36833_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36835_o = n36765_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36836_o = n36834_o | n36835_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36837_o = n36765_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36838_o = n36836_o | n36837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36839_o = n36765_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36840_o = n36838_o | n36839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36841_o = n36765_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36842_o = n36840_o | n36841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36843_o = n36765_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36844_o = n36842_o | n36843_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36845_o = n36765_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36846_o = n36844_o | n36845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36847_o = n36765_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36848_o = n36846_o | n36847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36849_o = n36765_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36850_o = n36848_o | n36849_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36851_o = n36765_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36852_o = n36850_o | n36851_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36853_o = n36765_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36854_o = n36852_o | n36853_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36855_o = n36765_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36856_o = n36854_o | n36855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36857_o = n36765_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36858_o = n36856_o | n36857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36859_o = n36765_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36860_o = n36858_o | n36859_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36861_o = n36765_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36862_o = n36860_o | n36861_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36863_o = n36765_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36864_o = n36862_o | n36863_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36865_o = n36765_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36866_o = n36864_o | n36865_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36867_o = n36765_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36868_o = n36866_o | n36867_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36869_o = n36765_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36870_o = n36868_o | n36869_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36871_o = n36765_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36872_o = n36870_o | n36871_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36873_o = n36765_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36874_o = n36872_o | n36873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n36876_o = 1'b1 ? n36874_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:130:5  */
  assign n36878_o = n36590_o ? n36763_o : n36876_o;
  assign n36879_o = n36586_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:142:14  */
  assign n36880_o = n36272_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:142:19  */
  assign n36882_o = n36880_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:145:29  */
  assign n36884_o = muli0_product[63:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36897_o = n36884_o[55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36899_o = 1'b0 | n36897_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36900_o = n36884_o[54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36901_o = n36899_o | n36900_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36902_o = n36884_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36903_o = n36901_o | n36902_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36904_o = n36884_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36905_o = n36903_o | n36904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36906_o = n36884_o[51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36907_o = n36905_o | n36906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36908_o = n36884_o[50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36909_o = n36907_o | n36908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36910_o = n36884_o[49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36911_o = n36909_o | n36910_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36912_o = n36884_o[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36913_o = n36911_o | n36912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36914_o = n36884_o[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36915_o = n36913_o | n36914_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36916_o = n36884_o[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36917_o = n36915_o | n36916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36918_o = n36884_o[45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36919_o = n36917_o | n36918_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36920_o = n36884_o[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36921_o = n36919_o | n36920_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36922_o = n36884_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36923_o = n36921_o | n36922_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36924_o = n36884_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36925_o = n36923_o | n36924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36926_o = n36884_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36927_o = n36925_o | n36926_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36928_o = n36884_o[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36929_o = n36927_o | n36928_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36930_o = n36884_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36931_o = n36929_o | n36930_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36932_o = n36884_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36933_o = n36931_o | n36932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36934_o = n36884_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36935_o = n36933_o | n36934_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36936_o = n36884_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36937_o = n36935_o | n36936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36938_o = n36884_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36939_o = n36937_o | n36938_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36940_o = n36884_o[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36941_o = n36939_o | n36940_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36942_o = n36884_o[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36943_o = n36941_o | n36942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36944_o = n36884_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36945_o = n36943_o | n36944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36946_o = n36884_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36947_o = n36945_o | n36946_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36948_o = n36884_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36949_o = n36947_o | n36948_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36950_o = n36884_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36951_o = n36949_o | n36950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36952_o = n36884_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36953_o = n36951_o | n36952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36954_o = n36884_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36955_o = n36953_o | n36954_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36956_o = n36884_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36957_o = n36955_o | n36956_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36958_o = n36884_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36959_o = n36957_o | n36958_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36960_o = n36884_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36961_o = n36959_o | n36960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36962_o = n36884_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36963_o = n36961_o | n36962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36964_o = n36884_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36965_o = n36963_o | n36964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36966_o = n36884_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36967_o = n36965_o | n36966_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36968_o = n36884_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36969_o = n36967_o | n36968_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36970_o = n36884_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36971_o = n36969_o | n36970_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36972_o = n36884_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36973_o = n36971_o | n36972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36974_o = n36884_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36975_o = n36973_o | n36974_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36976_o = n36884_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36977_o = n36975_o | n36976_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36978_o = n36884_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36979_o = n36977_o | n36978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36980_o = n36884_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36981_o = n36979_o | n36980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36982_o = n36884_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36983_o = n36981_o | n36982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36984_o = n36884_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36985_o = n36983_o | n36984_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36986_o = n36884_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36987_o = n36985_o | n36986_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36988_o = n36884_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36989_o = n36987_o | n36988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36990_o = n36884_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36991_o = n36989_o | n36990_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36992_o = n36884_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36993_o = n36991_o | n36992_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36994_o = n36884_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36995_o = n36993_o | n36994_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36996_o = n36884_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36997_o = n36995_o | n36996_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36998_o = n36884_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36999_o = n36997_o | n36998_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37000_o = n36884_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37001_o = n36999_o | n37000_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37002_o = n36884_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37003_o = n37001_o | n37002_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37004_o = n36884_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37005_o = n37003_o | n37004_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37006_o = n36884_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37007_o = n37005_o | n37006_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37008_o = n36884_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37009_o = n37007_o | n37008_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n37011_o = 1'b1 ? n37009_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:27  */
  assign n37014_o = muli0_product[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:52  */
  assign n37015_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:94  */
  assign n37017_o = muli0_product[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37030_o = n37017_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37032_o = 1'b0 | n37030_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37033_o = n37017_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37034_o = n37032_o | n37033_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37035_o = n37017_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37036_o = n37034_o | n37035_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37037_o = n37017_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37038_o = n37036_o | n37037_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37039_o = n37017_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37040_o = n37038_o | n37039_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37041_o = n37017_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37042_o = n37040_o | n37041_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37043_o = n37017_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37044_o = n37042_o | n37043_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n37046_o = 1'b1 ? n37044_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:108  */
  assign n37048_o = ~n37046_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:72  */
  assign n37049_o = n37015_o & n37048_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:41  */
  assign n37050_o = ~n37049_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:37  */
  assign n37051_o = n37014_o & n37050_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:7  */
  assign n37053_o = n37051_o ? 1'b1 : n36879_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:145:7  */
  assign n37054_o = n37011_o ? 1'b1 : n37053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:151:41  */
  assign n37056_o = muli0_product[63:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37069_o = n37056_o[55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37071_o = 1'b0 | n37069_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37072_o = n37056_o[54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37073_o = n37071_o | n37072_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37074_o = n37056_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37075_o = n37073_o | n37074_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37076_o = n37056_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37077_o = n37075_o | n37076_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37078_o = n37056_o[51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37079_o = n37077_o | n37078_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37080_o = n37056_o[50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37081_o = n37079_o | n37080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37082_o = n37056_o[49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37083_o = n37081_o | n37082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37084_o = n37056_o[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37085_o = n37083_o | n37084_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37086_o = n37056_o[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37087_o = n37085_o | n37086_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37088_o = n37056_o[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37089_o = n37087_o | n37088_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37090_o = n37056_o[45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37091_o = n37089_o | n37090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37092_o = n37056_o[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37093_o = n37091_o | n37092_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37094_o = n37056_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37095_o = n37093_o | n37094_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37096_o = n37056_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37097_o = n37095_o | n37096_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37098_o = n37056_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37099_o = n37097_o | n37098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37100_o = n37056_o[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37101_o = n37099_o | n37100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37102_o = n37056_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37103_o = n37101_o | n37102_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37104_o = n37056_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37105_o = n37103_o | n37104_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37106_o = n37056_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37107_o = n37105_o | n37106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37108_o = n37056_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37109_o = n37107_o | n37108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37110_o = n37056_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37111_o = n37109_o | n37110_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37112_o = n37056_o[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37113_o = n37111_o | n37112_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37114_o = n37056_o[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37115_o = n37113_o | n37114_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37116_o = n37056_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37117_o = n37115_o | n37116_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37118_o = n37056_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37119_o = n37117_o | n37118_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37120_o = n37056_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37121_o = n37119_o | n37120_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37122_o = n37056_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37123_o = n37121_o | n37122_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37124_o = n37056_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37125_o = n37123_o | n37124_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37126_o = n37056_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37127_o = n37125_o | n37126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37128_o = n37056_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37129_o = n37127_o | n37128_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37130_o = n37056_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37131_o = n37129_o | n37130_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37132_o = n37056_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37133_o = n37131_o | n37132_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37134_o = n37056_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37135_o = n37133_o | n37134_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37136_o = n37056_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37137_o = n37135_o | n37136_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37138_o = n37056_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37139_o = n37137_o | n37138_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37140_o = n37056_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37141_o = n37139_o | n37140_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37142_o = n37056_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37143_o = n37141_o | n37142_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37144_o = n37056_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37145_o = n37143_o | n37144_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37146_o = n37056_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37147_o = n37145_o | n37146_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37148_o = n37056_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37149_o = n37147_o | n37148_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37150_o = n37056_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37151_o = n37149_o | n37150_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37152_o = n37056_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37153_o = n37151_o | n37152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37154_o = n37056_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37155_o = n37153_o | n37154_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37156_o = n37056_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37157_o = n37155_o | n37156_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37158_o = n37056_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37159_o = n37157_o | n37158_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37160_o = n37056_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37161_o = n37159_o | n37160_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37162_o = n37056_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37163_o = n37161_o | n37162_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37164_o = n37056_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37165_o = n37163_o | n37164_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37166_o = n37056_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37167_o = n37165_o | n37166_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37168_o = n37056_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37169_o = n37167_o | n37168_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37170_o = n37056_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37171_o = n37169_o | n37170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37172_o = n37056_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37173_o = n37171_o | n37172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37174_o = n37056_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37175_o = n37173_o | n37174_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37176_o = n37056_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37177_o = n37175_o | n37176_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37178_o = n37056_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37179_o = n37177_o | n37178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37180_o = n37056_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37181_o = n37179_o | n37180_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n37183_o = 1'b1 ? n37181_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:142:5  */
  assign n37185_o = n36882_o ? n37054_o : n37183_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:14  */
  assign n37186_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:44  */
  assign n37187_o = n36272_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:49  */
  assign n37189_o = n37187_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:34  */
  assign n37190_o = n37186_o & n37189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:158:65  */
  assign n37191_o = muli0_product[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:158:39  */
  assign n37192_o = ~n37191_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:158:80  */
  assign n37194_o = n37192_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:160:34  */
  assign n37195_o = muli0_product[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:5  */
  assign n37196_o = n37190_o ? n37194_o : n37195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:166:14  */
  assign n37197_o = n36272_o[68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:167:38  */
  assign n37198_o = n36272_o[132:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:171:16  */
  assign n37200_o = n36272_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:171:21  */
  assign n37202_o = n37200_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37203_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37204_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37205_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37206_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37207_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37208_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37209_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37210_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37211_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37212_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37213_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37214_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37215_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37216_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37217_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37218_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37219_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37220_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37221_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37222_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37223_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37224_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37225_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37226_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37227_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37228_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37229_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37230_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37231_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37232_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37233_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37234_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37235_o = r[69];
  assign n37236_o = {n37203_o, n37204_o, n37205_o, n37206_o};
  assign n37237_o = {n37207_o, n37208_o, n37209_o, n37210_o};
  assign n37238_o = {n37211_o, n37212_o, n37213_o, n37214_o};
  assign n37239_o = {n37215_o, n37216_o, n37217_o, n37218_o};
  assign n37240_o = {n37219_o, n37220_o, n37221_o, n37222_o};
  assign n37241_o = {n37223_o, n37224_o, n37225_o, n37226_o};
  assign n37242_o = {n37227_o, n37228_o, n37229_o, n37230_o};
  assign n37243_o = {n37231_o, n37232_o, n37233_o, n37234_o};
  assign n37244_o = {n37236_o, n37237_o, n37238_o, n37239_o};
  assign n37245_o = {n37240_o, n37241_o, n37242_o, n37243_o};
  assign n37246_o = {n37244_o, n37245_o, n37235_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:171:7  */
  assign n37248_o = n37202_o ? n37246_o : 33'b000000000000000000000000000000000;
  assign n37249_o = r[68:38];
  assign n37250_o = {n37248_o, n37249_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:166:5  */
  assign n37251_o = n37197_o ? n37198_o : n37250_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:181:14  */
  assign n37252_o = n36272_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:181:19  */
  assign n37254_o = n37252_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37255_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37256_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37257_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37258_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37259_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37260_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37261_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37262_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37263_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37264_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37265_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37266_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37267_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37268_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37269_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37270_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37271_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37272_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37273_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37274_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37275_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37276_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37277_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37278_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37279_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37280_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37281_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37282_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37283_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37284_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37285_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37286_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37287_o = n37196_o[31];
  assign n37288_o = {n37255_o, n37256_o, n37257_o, n37258_o};
  assign n37289_o = {n37259_o, n37260_o, n37261_o, n37262_o};
  assign n37290_o = {n37263_o, n37264_o, n37265_o, n37266_o};
  assign n37291_o = {n37267_o, n37268_o, n37269_o, n37270_o};
  assign n37292_o = {n37271_o, n37272_o, n37273_o, n37274_o};
  assign n37293_o = {n37275_o, n37276_o, n37277_o, n37278_o};
  assign n37294_o = {n37279_o, n37280_o, n37281_o, n37282_o};
  assign n37295_o = {n37283_o, n37284_o, n37285_o, n37286_o};
  assign n37296_o = {n37288_o, n37289_o, n37290_o, n37291_o};
  assign n37297_o = {n37292_o, n37293_o, n37294_o, n37295_o};
  assign n37298_o = {n37296_o, n37297_o, n37287_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:181:5  */
  assign n37300_o = n37254_o ? n37298_o : 33'b000000000000000000000000000000000;
  assign n37301_o = n37194_o[30:0];
  assign n37302_o = muli0_product[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:5  */
  assign n37303_o = n37190_o ? n37301_o : n37302_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:187:14  */
  assign n37304_o = n36272_o[67];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:187:17  */
  assign n37306_o = n37304_o == 1'b0;
  assign n37307_o = {n37300_o, n37303_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:188:55  */
  assign n37308_o = n37251_o + n37307_o;
  assign n37309_o = {n37300_o, n37303_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:190:55  */
  assign n37310_o = n37251_o - n37309_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:187:5  */
  assign n37311_o = n37306_o ? n37308_o : n37310_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:198:14  */
  assign n37312_o = n36272_o[66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:199:19  */
  assign n37313_o = r[133:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:200:29  */
  assign n37314_o = r[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:204:16  */
  assign n37315_o = n36272_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:204:21  */
  assign n37317_o = n37315_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37318_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37319_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37320_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37321_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37322_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37323_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37324_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37325_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37326_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37327_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37328_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37329_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37330_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37331_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37332_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37333_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37334_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37335_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37336_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37337_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37338_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37339_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37340_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37341_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37342_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37343_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37344_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37345_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37346_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37347_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37348_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37349_o = n37196_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37350_o = n37196_o[31];
  assign n37351_o = {n37318_o, n37319_o, n37320_o, n37321_o};
  assign n37352_o = {n37322_o, n37323_o, n37324_o, n37325_o};
  assign n37353_o = {n37326_o, n37327_o, n37328_o, n37329_o};
  assign n37354_o = {n37330_o, n37331_o, n37332_o, n37333_o};
  assign n37355_o = {n37334_o, n37335_o, n37336_o, n37337_o};
  assign n37356_o = {n37338_o, n37339_o, n37340_o, n37341_o};
  assign n37357_o = {n37342_o, n37343_o, n37344_o, n37345_o};
  assign n37358_o = {n37346_o, n37347_o, n37348_o, n37349_o};
  assign n37359_o = {n37351_o, n37352_o, n37353_o, n37354_o};
  assign n37360_o = {n37355_o, n37356_o, n37357_o, n37358_o};
  assign n37361_o = {n37359_o, n37360_o, n37350_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:204:7  */
  assign n37363_o = n37317_o ? n37361_o : 33'b000000000000000000000000000000000;
  assign n37364_o = n37194_o[30:0];
  assign n37365_o = muli0_product[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:5  */
  assign n37366_o = n37190_o ? n37364_o : n37365_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:210:29  */
  assign n37367_o = r[1];
  assign n37368_o = {n37363_o, n37366_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:198:5  */
  assign n37369_o = n37312_o ? n37313_o : n37368_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:198:5  */
  assign n37370_o = n37312_o ? n37314_o : n37367_o;
  assign n37371_o = {n36585_o, n36878_o, n37185_o};
  assign n37372_o = {n37311_o, n36302_o, n36304_o, n36294_o, n36299_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:234:18  */
  assign n37383_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:238:9  */
  assign n37386_o = init_i ? 134'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:236:5  */
  assign n37392_o = en_i ? n37386_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:236:5  */
  always @(posedge clk_i or posedge n37383_o)
    if (n37383_o)
      n37393_q <= 134'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n37393_q <= n37392_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:234:5  */
  assign n37394_o = {n37369_o, n37371_o, n37370_o};
endmodule

module addr_decoder_32_16_6_3_0_0_8192_0_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [15:0] addr_in,
   input  [4:0] comm_in,
   input  bus_full_in,
   output addr_match_out,
   output id_match_out,
   output norm_cmd_out,
   output msg_cmd_out,
   output conf_re_cmd_out,
   output conf_we_cmd_out,
   output excl_lock_cmd_out,
   output excl_data_cmd_out,
   output excl_release_cmd_out);
  wire old_addr_match_r;
  wire old_id_match_r;
  wire addr_match;
  wire id_match;
  wire norm_cmd;
  wire msg_cmd;
  wire conf_re_cmd;
  wire conf_we_cmd;
  wire excl_lock_cmd;
  wire excl_data_cmd;
  wire excl_release_cmd;
  wire n36096_o;
  wire n36097_o;
  wire n36098_o;
  wire n36099_o;
  wire n36101_o;
  reg n36110_q;
  reg n36111_q;
  wire n36114_o;
  wire n36116_o;
  wire n36117_o;
  wire n36119_o;
  wire n36120_o;
  wire n36122_o;
  wire n36123_o;
  wire n36125_o;
  wire n36126_o;
  wire n36128_o;
  wire n36130_o;
  wire n36131_o;
  wire n36133_o;
  wire n36134_o;
  wire n36136_o;
  wire n36137_o;
  wire n36139_o;
  wire n36140_o;
  wire n36142_o;
  wire n36144_o;
  wire n36145_o;
  wire n36147_o;
  wire n36149_o;
  wire n36151_o;
  wire n36153_o;
  wire n36156_o;
  wire n36158_o;
  wire n36161_o;
  wire n36163_o;
  wire n36165_o;
  wire n36168_o;
  wire n36170_o;
  wire n36172_o;
  wire n36175_o;
  wire n36177_o;
  wire n36179_o;
  wire n36181_o;
  wire n36183_o;
  wire n36186_o;
  wire n36188_o;
  wire n36191_o;
  wire n36193_o;
  wire n36195_o;
  wire n36197_o;
  wire n36199_o;
  wire n36201_o;
  wire n36204_o;
  wire n36207_o;
  wire n36210_o;
  wire n36213_o;
  wire n36216_o;
  wire n36219_o;
  wire n36222_o;
  wire n36231_o;
  wire n36233_o;
  wire n36235_o;
  wire n36236_o;
  wire n36238_o;
  wire n36241_o;
  wire n36255_o;
  wire n36256_o;
  wire n36257_o;
  wire n36258_o;
  wire n36259_o;
  wire n36260_o;
  wire n36262_o;
  wire n36265_o;
  wire n36266_o;
  wire n36269_o;
  assign addr_match_out = n36097_o;
  assign id_match_out = n36099_o;
  assign norm_cmd_out = norm_cmd;
  assign msg_cmd_out = msg_cmd;
  assign conf_re_cmd_out = conf_re_cmd;
  assign conf_we_cmd_out = conf_we_cmd;
  assign excl_lock_cmd_out = excl_lock_cmd;
  assign excl_data_cmd_out = excl_data_cmd;
  assign excl_release_cmd_out = excl_release_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:186:10  */
  assign old_addr_match_r = n36110_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:187:10  */
  assign old_id_match_r = n36111_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:192:10  */
  assign addr_match = n36266_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:193:10  */
  assign id_match = n36269_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:194:10  */
  assign norm_cmd = n36204_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:195:10  */
  assign msg_cmd = n36207_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:196:10  */
  assign conf_re_cmd = n36210_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:197:10  */
  assign conf_we_cmd = n36213_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:198:10  */
  assign excl_lock_cmd = n36216_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:199:10  */
  assign excl_data_cmd = n36219_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:200:10  */
  assign excl_release_cmd = n36222_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:209:42  */
  assign n36096_o = ~bus_full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:209:38  */
  assign n36097_o = addr_match & n36096_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:210:40  */
  assign n36098_o = ~bus_full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:210:36  */
  assign n36099_o = id_match & n36098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:229:16  */
  assign n36101_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:234:7  */
  always @(posedge clk or posedge n36101_o)
    if (n36101_o)
      n36110_q <= 1'b0;
    else
      n36110_q <= addr_match;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:234:7  */
  always @(posedge clk or posedge n36101_o)
    if (n36101_o)
      n36111_q <= 1'b0;
    else
      n36111_q <= id_match;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:17  */
  assign n36114_o = comm_in == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:260:20  */
  assign n36116_o = comm_in == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:260:9  */
  assign n36117_o = n36114_o | n36116_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:261:20  */
  assign n36119_o = comm_in == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:261:9  */
  assign n36120_o = n36117_o | n36119_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:262:20  */
  assign n36122_o = comm_in == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:262:9  */
  assign n36123_o = n36120_o | n36122_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:263:20  */
  assign n36125_o = comm_in == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:263:9  */
  assign n36126_o = n36123_o | n36125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:20  */
  assign n36128_o = comm_in == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:269:23  */
  assign n36130_o = comm_in == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:269:12  */
  assign n36131_o = n36128_o | n36130_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:270:23  */
  assign n36133_o = comm_in == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:270:12  */
  assign n36134_o = n36131_o | n36133_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:271:23  */
  assign n36136_o = comm_in == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:271:12  */
  assign n36137_o = n36134_o | n36136_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:272:23  */
  assign n36139_o = comm_in == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:272:12  */
  assign n36140_o = n36137_o | n36139_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:20  */
  assign n36142_o = comm_in == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:43  */
  assign n36144_o = comm_in == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:32  */
  assign n36145_o = n36142_o | n36144_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:20  */
  assign n36147_o = comm_in == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:20  */
  assign n36149_o = comm_in == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:20  */
  assign n36151_o = comm_in == 5'b10101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:292:20  */
  assign n36153_o = comm_in == 5'b10111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:292:5  */
  assign n36156_o = n36153_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:5  */
  assign n36158_o = n36151_o ? 1'b0 : n36156_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:5  */
  assign n36161_o = n36151_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n36163_o = n36149_o ? 1'b0 : n36158_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n36165_o = n36149_o ? 1'b0 : n36161_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n36168_o = n36149_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n36170_o = n36147_o ? 1'b0 : n36163_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n36172_o = n36147_o ? 1'b0 : n36165_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n36175_o = n36147_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n36177_o = n36147_o ? 1'b0 : n36168_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n36179_o = n36145_o ? 1'b0 : n36170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n36181_o = n36145_o ? 1'b0 : n36172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n36183_o = n36145_o ? 1'b0 : n36175_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n36186_o = n36145_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n36188_o = n36145_o ? 1'b0 : n36177_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n36191_o = n36140_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n36193_o = n36140_o ? 1'b0 : n36179_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n36195_o = n36140_o ? 1'b0 : n36181_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n36197_o = n36140_o ? 1'b0 : n36183_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n36199_o = n36140_o ? 1'b0 : n36186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n36201_o = n36140_o ? 1'b0 : n36188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36204_o = n36126_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36207_o = n36126_o ? 1'b0 : n36191_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36210_o = n36126_o ? 1'b0 : n36193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36213_o = n36126_o ? 1'b0 : n36195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36216_o = n36126_o ? 1'b0 : n36197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36219_o = n36126_o ? 1'b0 : n36199_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36222_o = n36126_o ? 1'b0 : n36201_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:316:32  */
  assign n36231_o = $unsigned(addr_in) >= $unsigned(16'b0010000000000000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:316:10  */
  assign n36233_o = 1'b1 & n36231_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:317:32  */
  assign n36235_o = $unsigned(addr_in) <= $unsigned(16'b0011111111111111);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:317:10  */
  assign n36236_o = n36233_o & n36235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:318:9  */
  assign n36238_o = n36236_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:315:5  */
  assign n36241_o = n36238_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:28  */
  assign n36255_o = 1'b0 | av_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:351:12  */
  assign n36256_o = norm_cmd | msg_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:352:12  */
  assign n36257_o = n36256_o | excl_data_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:353:12  */
  assign n36258_o = n36257_o | excl_lock_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:354:12  */
  assign n36259_o = n36258_o | excl_release_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:355:11  */
  assign n36260_o = n36259_o & n36241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:356:9  */
  assign n36262_o = n36260_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:350:7  */
  assign n36265_o = n36262_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:5  */
  assign n36266_o = n36255_o ? n36265_o : old_addr_match_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:5  */
  assign n36269_o = n36255_o ? 1'b0 : old_id_match_r;
endmodule

module cfg_mem_static_6_3_32_6_5_0_8192_3_40_0_3_1_0_0_0
  (input  clk,
   input  rst_n,
   input  [4:0] addr_in,
   input  [31:0] data_in,
   input  re_in,
   input  we_in,
   output curr_slot_ends_out,
   output curr_slot_own_out,
   output next_slot_starts_out,
   output next_slot_own_out,
   output [6:0] dbg_out,
   output [31:0] data_out,
   output [1:0] arb_type_out,
   output [5:0] n_agents_out,
   output [5:0] max_send_out,
   output [5:0] prior_out,
   output [1:0] pwr_mode_out);
  localparam n36074_o = 1'b0;
  localparam n36075_o = 1'b0;
  localparam n36076_o = 1'b0;
  localparam n36077_o = 1'b0;
  localparam [6:0] n36078_o = 7'b0000000;
  localparam [31:0] n36079_o = 32'b00000000000000000000000000000000;
  localparam [1:0] n36080_o = 2'b00;
  localparam [5:0] n36081_o = 6'b000011;
  localparam [5:0] n36082_o = 6'b101000;
  localparam [5:0] n36083_o = 6'b000011;
  localparam [1:0] n36084_o = 2'b00;
  assign curr_slot_ends_out = n36074_o;
  assign curr_slot_own_out = n36075_o;
  assign next_slot_starts_out = n36076_o;
  assign next_slot_own_out = n36077_o;
  assign dbg_out = n36078_o;
  assign data_out = n36079_o;
  assign arb_type_out = n36080_o;
  assign n_agents_out = n36081_o;
  assign max_send_out = n36082_o;
  assign prior_out = n36083_o;
  assign pwr_mode_out = n36084_o;
endmodule

module addr_decoder_32_16_6_2_0_0_4096_0_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [15:0] addr_in,
   input  [4:0] comm_in,
   input  bus_full_in,
   output addr_match_out,
   output id_match_out,
   output norm_cmd_out,
   output msg_cmd_out,
   output conf_re_cmd_out,
   output conf_we_cmd_out,
   output excl_lock_cmd_out,
   output excl_data_cmd_out,
   output excl_release_cmd_out);
  wire old_addr_match_r;
  wire old_id_match_r;
  wire addr_match;
  wire id_match;
  wire norm_cmd;
  wire msg_cmd;
  wire conf_re_cmd;
  wire conf_we_cmd;
  wire excl_lock_cmd;
  wire excl_data_cmd;
  wire excl_release_cmd;
  wire n35887_o;
  wire n35888_o;
  wire n35889_o;
  wire n35890_o;
  wire n35892_o;
  reg n35901_q;
  reg n35902_q;
  wire n35905_o;
  wire n35907_o;
  wire n35908_o;
  wire n35910_o;
  wire n35911_o;
  wire n35913_o;
  wire n35914_o;
  wire n35916_o;
  wire n35917_o;
  wire n35919_o;
  wire n35921_o;
  wire n35922_o;
  wire n35924_o;
  wire n35925_o;
  wire n35927_o;
  wire n35928_o;
  wire n35930_o;
  wire n35931_o;
  wire n35933_o;
  wire n35935_o;
  wire n35936_o;
  wire n35938_o;
  wire n35940_o;
  wire n35942_o;
  wire n35944_o;
  wire n35947_o;
  wire n35949_o;
  wire n35952_o;
  wire n35954_o;
  wire n35956_o;
  wire n35959_o;
  wire n35961_o;
  wire n35963_o;
  wire n35966_o;
  wire n35968_o;
  wire n35970_o;
  wire n35972_o;
  wire n35974_o;
  wire n35977_o;
  wire n35979_o;
  wire n35982_o;
  wire n35984_o;
  wire n35986_o;
  wire n35988_o;
  wire n35990_o;
  wire n35992_o;
  wire n35995_o;
  wire n35998_o;
  wire n36001_o;
  wire n36004_o;
  wire n36007_o;
  wire n36010_o;
  wire n36013_o;
  wire n36022_o;
  wire n36024_o;
  wire n36026_o;
  wire n36027_o;
  wire n36029_o;
  wire n36032_o;
  wire n36046_o;
  wire n36047_o;
  wire n36048_o;
  wire n36049_o;
  wire n36050_o;
  wire n36051_o;
  wire n36053_o;
  wire n36056_o;
  wire n36057_o;
  wire n36060_o;
  assign addr_match_out = n35888_o;
  assign id_match_out = n35890_o;
  assign norm_cmd_out = norm_cmd;
  assign msg_cmd_out = msg_cmd;
  assign conf_re_cmd_out = conf_re_cmd;
  assign conf_we_cmd_out = conf_we_cmd;
  assign excl_lock_cmd_out = excl_lock_cmd;
  assign excl_data_cmd_out = excl_data_cmd;
  assign excl_release_cmd_out = excl_release_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:186:10  */
  assign old_addr_match_r = n35901_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:187:10  */
  assign old_id_match_r = n35902_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:192:10  */
  assign addr_match = n36057_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:193:10  */
  assign id_match = n36060_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:194:10  */
  assign norm_cmd = n35995_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:195:10  */
  assign msg_cmd = n35998_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:196:10  */
  assign conf_re_cmd = n36001_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:197:10  */
  assign conf_we_cmd = n36004_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:198:10  */
  assign excl_lock_cmd = n36007_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:199:10  */
  assign excl_data_cmd = n36010_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:200:10  */
  assign excl_release_cmd = n36013_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:209:42  */
  assign n35887_o = ~bus_full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:209:38  */
  assign n35888_o = addr_match & n35887_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:210:40  */
  assign n35889_o = ~bus_full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:210:36  */
  assign n35890_o = id_match & n35889_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:229:16  */
  assign n35892_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:234:7  */
  always @(posedge clk or posedge n35892_o)
    if (n35892_o)
      n35901_q <= 1'b0;
    else
      n35901_q <= addr_match;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:234:7  */
  always @(posedge clk or posedge n35892_o)
    if (n35892_o)
      n35902_q <= 1'b0;
    else
      n35902_q <= id_match;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:17  */
  assign n35905_o = comm_in == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:260:20  */
  assign n35907_o = comm_in == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:260:9  */
  assign n35908_o = n35905_o | n35907_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:261:20  */
  assign n35910_o = comm_in == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:261:9  */
  assign n35911_o = n35908_o | n35910_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:262:20  */
  assign n35913_o = comm_in == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:262:9  */
  assign n35914_o = n35911_o | n35913_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:263:20  */
  assign n35916_o = comm_in == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:263:9  */
  assign n35917_o = n35914_o | n35916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:20  */
  assign n35919_o = comm_in == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:269:23  */
  assign n35921_o = comm_in == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:269:12  */
  assign n35922_o = n35919_o | n35921_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:270:23  */
  assign n35924_o = comm_in == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:270:12  */
  assign n35925_o = n35922_o | n35924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:271:23  */
  assign n35927_o = comm_in == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:271:12  */
  assign n35928_o = n35925_o | n35927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:272:23  */
  assign n35930_o = comm_in == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:272:12  */
  assign n35931_o = n35928_o | n35930_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:20  */
  assign n35933_o = comm_in == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:43  */
  assign n35935_o = comm_in == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:32  */
  assign n35936_o = n35933_o | n35935_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:20  */
  assign n35938_o = comm_in == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:20  */
  assign n35940_o = comm_in == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:20  */
  assign n35942_o = comm_in == 5'b10101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:292:20  */
  assign n35944_o = comm_in == 5'b10111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:292:5  */
  assign n35947_o = n35944_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:5  */
  assign n35949_o = n35942_o ? 1'b0 : n35947_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:5  */
  assign n35952_o = n35942_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n35954_o = n35940_o ? 1'b0 : n35949_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n35956_o = n35940_o ? 1'b0 : n35952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n35959_o = n35940_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n35961_o = n35938_o ? 1'b0 : n35954_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n35963_o = n35938_o ? 1'b0 : n35956_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n35966_o = n35938_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n35968_o = n35938_o ? 1'b0 : n35959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35970_o = n35936_o ? 1'b0 : n35961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35972_o = n35936_o ? 1'b0 : n35963_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35974_o = n35936_o ? 1'b0 : n35966_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35977_o = n35936_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35979_o = n35936_o ? 1'b0 : n35968_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35982_o = n35931_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35984_o = n35931_o ? 1'b0 : n35970_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35986_o = n35931_o ? 1'b0 : n35972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35988_o = n35931_o ? 1'b0 : n35974_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35990_o = n35931_o ? 1'b0 : n35977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35992_o = n35931_o ? 1'b0 : n35979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n35995_o = n35917_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n35998_o = n35917_o ? 1'b0 : n35982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36001_o = n35917_o ? 1'b0 : n35984_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36004_o = n35917_o ? 1'b0 : n35986_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36007_o = n35917_o ? 1'b0 : n35988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36010_o = n35917_o ? 1'b0 : n35990_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36013_o = n35917_o ? 1'b0 : n35992_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:316:32  */
  assign n36022_o = $unsigned(addr_in) >= $unsigned(16'b0001000000000000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:316:10  */
  assign n36024_o = 1'b1 & n36022_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:317:32  */
  assign n36026_o = $unsigned(addr_in) <= $unsigned(16'b0001111111111111);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:317:10  */
  assign n36027_o = n36024_o & n36026_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:318:9  */
  assign n36029_o = n36027_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:315:5  */
  assign n36032_o = n36029_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:28  */
  assign n36046_o = 1'b0 | av_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:351:12  */
  assign n36047_o = norm_cmd | msg_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:352:12  */
  assign n36048_o = n36047_o | excl_data_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:353:12  */
  assign n36049_o = n36048_o | excl_lock_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:354:12  */
  assign n36050_o = n36049_o | excl_release_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:355:11  */
  assign n36051_o = n36050_o & n36032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:356:9  */
  assign n36053_o = n36051_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:350:7  */
  assign n36056_o = n36053_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:5  */
  assign n36057_o = n36046_o ? n36056_o : old_addr_match_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:5  */
  assign n36060_o = n36046_o ? 1'b0 : old_id_match_r;
endmodule

module cfg_mem_static_6_2_32_6_5_0_4096_2_40_0_3_1_0_0_0
  (input  clk,
   input  rst_n,
   input  [4:0] addr_in,
   input  [31:0] data_in,
   input  re_in,
   input  we_in,
   output curr_slot_ends_out,
   output curr_slot_own_out,
   output next_slot_starts_out,
   output next_slot_own_out,
   output [6:0] dbg_out,
   output [31:0] data_out,
   output [1:0] arb_type_out,
   output [5:0] n_agents_out,
   output [5:0] max_send_out,
   output [5:0] prior_out,
   output [1:0] pwr_mode_out);
  localparam n35865_o = 1'b0;
  localparam n35866_o = 1'b0;
  localparam n35867_o = 1'b0;
  localparam n35868_o = 1'b0;
  localparam [6:0] n35869_o = 7'b0000000;
  localparam [31:0] n35870_o = 32'b00000000000000000000000000000000;
  localparam [1:0] n35871_o = 2'b00;
  localparam [5:0] n35872_o = 6'b000011;
  localparam [5:0] n35873_o = 6'b101000;
  localparam [5:0] n35874_o = 6'b000010;
  localparam [1:0] n35875_o = 2'b00;
  assign curr_slot_ends_out = n35865_o;
  assign curr_slot_own_out = n35866_o;
  assign next_slot_starts_out = n35867_o;
  assign next_slot_own_out = n35868_o;
  assign dbg_out = n35869_o;
  assign data_out = n35870_o;
  assign arb_type_out = n35871_o;
  assign n_agents_out = n35872_o;
  assign max_send_out = n35873_o;
  assign prior_out = n35874_o;
  assign pwr_mode_out = n35875_o;
endmodule

module rx_control_32_16_6_5_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  full_0_in,
   input  one_p_0_in,
   input  full_1_in,
   input  one_p_1_in,
   input  addr_match_in,
   input  id_match_in,
   input  norm_cmd_in,
   input  msg_cmd_in,
   input  conf_re_cmd_in,
   input  conf_we_cmd_in,
   input  excl_lock_cmd_in,
   input  excl_data_cmd_in,
   input  excl_release_cmd_in,
   input  cfg_rd_rdy_in,
   output full_out,
   output [31:0] data_0_out,
   output [4:0] comm_0_out,
   output av_0_out,
   output we_0_out,
   output [31:0] data_1_out,
   output [4:0] comm_1_out,
   output av_1_out,
   output we_1_out,
   output cfg_we_out,
   output cfg_re_out,
   output [4:0] cfg_addr_out,
   output [31:0] cfg_data_out,
   output [15:0] cfg_ret_addr_out);
  wire full_out_r;
  wire [31:0] data_0_out_r;
  wire [4:0] comm_0_out_r;
  wire av_0_out_r;
  wire we_0_out_r;
  wire [31:0] data_1_out_r;
  wire [4:0] comm_1_out_r;
  wire av_1_out_r;
  wire we_1_out_r;
  wire cfg_we_out_r;
  wire cfg_re_out_r;
  wire [4:0] cfg_addr_out_r;
  wire [31:0] cfg_data_out_r;
  wire [15:0] cfg_ret_addr_out_r;
  wire cfg_re_first_r;
  wire cfg_we_first_r;
  wire excl_locked_r;
  wire fifo_0_regs_in_use_r;
  wire fifo_1_regs_in_use_r;
  wire fifo_0_regs_we_r;
  wire fifo_1_regs_we_r;
  wire n35580_o;
  wire n35582_o;
  wire n35583_o;
  wire n35584_o;
  wire n35585_o;
  wire n35586_o;
  wire n35587_o;
  wire n35588_o;
  wire n35589_o;
  wire n35590_o;
  wire n35591_o;
  wire n35592_o;
  wire n35593_o;
  wire n35594_o;
  wire n35595_o;
  wire n35596_o;
  wire n35597_o;
  wire n35598_o;
  wire n35599_o;
  wire n35600_o;
  wire n35601_o;
  wire n35602_o;
  wire n35603_o;
  wire n35605_o;
  wire n35606_o;
  wire n35607_o;
  wire n35608_o;
  wire n35609_o;
  wire n35610_o;
  wire n35611_o;
  wire n35612_o;
  wire n35613_o;
  wire n35614_o;
  wire n35615_o;
  wire n35616_o;
  wire n35617_o;
  wire n35618_o;
  wire n35619_o;
  wire n35620_o;
  wire n35621_o;
  wire n35622_o;
  wire n35623_o;
  wire n35624_o;
  wire n35625_o;
  wire n35626_o;
  wire n35627_o;
  wire n35628_o;
  wire n35629_o;
  wire n35630_o;
  wire n35631_o;
  wire n35632_o;
  wire n35633_o;
  wire n35634_o;
  wire n35635_o;
  wire n35636_o;
  wire [4:0] n35637_o;
  wire [15:0] n35640_o;
  wire n35642_o;
  wire n35643_o;
  wire n35644_o;
  wire n35645_o;
  wire n35646_o;
  wire n35647_o;
  wire n35648_o;
  wire n35649_o;
  wire n35650_o;
  wire n35651_o;
  wire n35652_o;
  wire n35653_o;
  wire n35654_o;
  wire n35655_o;
  wire n35656_o;
  wire n35657_o;
  wire n35658_o;
  wire n35659_o;
  wire n35660_o;
  wire n35661_o;
  wire n35662_o;
  wire n35663_o;
  wire n35664_o;
  wire n35665_o;
  wire n35666_o;
  wire n35667_o;
  wire n35669_o;
  wire n35670_o;
  wire n35671_o;
  wire n35672_o;
  wire n35673_o;
  wire n35674_o;
  wire n35675_o;
  wire n35676_o;
  wire n35677_o;
  wire n35678_o;
  wire n35679_o;
  wire n35680_o;
  wire n35681_o;
  wire n35682_o;
  wire n35683_o;
  wire n35684_o;
  wire n35685_o;
  wire n35686_o;
  wire n35690_o;
  wire n35691_o;
  wire n35692_o;
  wire n35696_o;
  wire n35697_o;
  wire n35698_o;
  wire n35699_o;
  wire n35700_o;
  wire n35701_o;
  wire n35702_o;
  wire n35703_o;
  wire n35704_o;
  wire n35705_o;
  wire n35706_o;
  wire n35707_o;
  wire n35708_o;
  wire n35709_o;
  wire n35710_o;
  wire n35711_o;
  wire n35712_o;
  wire n35713_o;
  wire n35714_o;
  wire n35715_o;
  wire n35716_o;
  wire n35717_o;
  wire n35718_o;
  wire n35720_o;
  wire n35722_o;
  reg n35802_q;
  wire [31:0] n35803_o;
  reg [31:0] n35804_q;
  wire [4:0] n35805_o;
  reg [4:0] n35806_q;
  wire n35807_o;
  reg n35808_q;
  reg n35809_q;
  wire [31:0] n35810_o;
  reg [31:0] n35811_q;
  wire [4:0] n35812_o;
  reg [4:0] n35813_q;
  wire n35814_o;
  reg n35815_q;
  reg n35816_q;
  reg n35817_q;
  reg n35818_q;
  wire [4:0] n35819_o;
  reg [4:0] n35820_q;
  wire [31:0] n35821_o;
  reg [31:0] n35822_q;
  wire [15:0] n35823_o;
  reg [15:0] n35824_q;
  reg n35825_q;
  reg n35826_q;
  wire n35827_o;
  reg n35828_q;
  reg n35829_q;
  reg n35830_q;
  reg n35831_q;
  reg n35832_q;
  assign full_out = full_out_r;
  assign data_0_out = data_0_out_r;
  assign comm_0_out = comm_0_out_r;
  assign av_0_out = av_0_out_r;
  assign we_0_out = we_0_out_r;
  assign data_1_out = data_1_out_r;
  assign comm_1_out = comm_1_out_r;
  assign av_1_out = av_1_out_r;
  assign we_1_out = we_1_out_r;
  assign cfg_we_out = cfg_we_out_r;
  assign cfg_re_out = cfg_re_out_r;
  assign cfg_addr_out = cfg_addr_out_r;
  assign cfg_data_out = cfg_data_out_r;
  assign cfg_ret_addr_out = cfg_ret_addr_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:152:10  */
  assign full_out_r = n35802_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:155:10  */
  assign data_0_out_r = n35804_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:156:10  */
  assign comm_0_out_r = n35806_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:157:10  */
  assign av_0_out_r = n35808_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:158:10  */
  assign we_0_out_r = n35809_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:160:10  */
  assign data_1_out_r = n35811_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:161:10  */
  assign comm_1_out_r = n35813_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:162:10  */
  assign av_1_out_r = n35815_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:163:10  */
  assign we_1_out_r = n35816_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:166:10  */
  assign cfg_we_out_r = n35817_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:167:10  */
  assign cfg_re_out_r = n35818_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:168:10  */
  assign cfg_addr_out_r = n35820_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:169:10  */
  assign cfg_data_out_r = n35822_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:171:10  */
  assign cfg_ret_addr_out_r = n35824_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:178:10  */
  assign cfg_re_first_r = n35825_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:179:10  */
  assign cfg_we_first_r = n35826_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:182:10  */
  assign excl_locked_r = n35828_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:186:10  */
  assign fifo_0_regs_in_use_r = n35829_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:187:10  */
  assign fifo_1_regs_in_use_r = n35830_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:190:10  */
  assign fifo_0_regs_we_r = n35831_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:191:10  */
  assign fifo_1_regs_we_r = n35832_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:227:14  */
  assign n35580_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:274:26  */
  assign n35582_o = addr_match_in & norm_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:274:57  */
  assign n35583_o = full_1_in | one_p_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:274:42  */
  assign n35584_o = n35582_o & n35583_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:275:26  */
  assign n35585_o = addr_match_in & norm_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:275:42  */
  assign n35586_o = n35585_o & excl_locked_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:274:73  */
  assign n35587_o = n35584_o | n35586_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:276:26  */
  assign n35588_o = addr_match_in & msg_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:276:56  */
  assign n35589_o = full_0_in | one_p_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:276:41  */
  assign n35590_o = n35588_o & n35589_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:275:61  */
  assign n35591_o = n35587_o | n35590_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:277:26  */
  assign n35592_o = addr_match_in & msg_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:277:41  */
  assign n35593_o = n35592_o & excl_locked_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:276:72  */
  assign n35594_o = n35591_o | n35593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:279:26  */
  assign n35595_o = addr_match_in & excl_data_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:279:62  */
  assign n35596_o = full_0_in | one_p_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:279:47  */
  assign n35597_o = n35595_o & n35596_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:277:60  */
  assign n35598_o = n35594_o | n35597_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:282:35  */
  assign n35599_o = excl_lock_cmd_in | excl_release_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:282:13  */
  assign n35600_o = addr_match_in & n35599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:283:28  */
  assign n35601_o = full_0_in | one_p_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:283:13  */
  assign n35602_o = n35600_o & n35601_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:279:78  */
  assign n35603_o = n35598_o | n35602_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:285:24  */
  assign n35605_o = 1'b0 & addr_match_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:285:62  */
  assign n35606_o = conf_re_cmd_in | conf_we_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:285:42  */
  assign n35607_o = n35605_o & n35606_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:286:27  */
  assign n35608_o = full_0_in | one_p_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:286:12  */
  assign n35609_o = n35607_o & n35608_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:283:44  */
  assign n35610_o = n35603_o | n35609_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:288:10  */
  assign n35611_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:287:13  */
  assign n35612_o = n35610_o & n35611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:290:42  */
  assign n35613_o = conf_re_cmd_in | conf_we_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:290:22  */
  assign n35614_o = id_match_in & n35613_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:291:14  */
  assign n35615_o = ~cfg_rd_rdy_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:291:10  */
  assign n35616_o = n35614_o & n35615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:291:36  */
  assign n35617_o = ~cfg_re_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:291:32  */
  assign n35618_o = n35616_o & n35617_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:288:26  */
  assign n35619_o = n35612_o | n35618_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:301:26  */
  assign n35620_o = ~n35619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:301:22  */
  assign n35621_o = id_match_in & n35620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:301:41  */
  assign n35622_o = n35621_o & conf_re_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:302:14  */
  assign n35623_o = ~cfg_re_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:302:10  */
  assign n35624_o = n35622_o & n35623_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:306:40  */
  assign n35625_o = ~n35619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:306:36  */
  assign n35626_o = id_match_in & n35625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:306:55  */
  assign n35627_o = n35626_o & conf_we_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:310:44  */
  assign n35628_o = ~cfg_we_first_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:310:40  */
  assign n35629_o = n35627_o & n35628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:313:44  */
  assign n35630_o = ~cfg_re_first_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:313:40  */
  assign n35631_o = n35624_o & n35630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:319:51  */
  assign n35632_o = ~cfg_re_first_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:319:32  */
  assign n35633_o = n35624_o & n35632_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:320:53  */
  assign n35634_o = ~cfg_we_first_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:320:34  */
  assign n35635_o = n35627_o & n35634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:320:11  */
  assign n35636_o = n35633_o | n35635_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:322:36  */
  assign n35637_o = data_in[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:336:40  */
  assign n35640_o = data_in[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:369:28  */
  assign n35642_o = ~n35619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:369:24  */
  assign n35643_o = addr_match_in & n35642_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:369:47  */
  assign n35644_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:369:43  */
  assign n35645_o = n35643_o & n35644_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:369:62  */
  assign n35646_o = n35645_o & norm_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:370:10  */
  assign n35647_o = ~full_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:370:24  */
  assign n35648_o = n35647_o & fifo_1_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:369:79  */
  assign n35649_o = n35646_o | n35648_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:375:28  */
  assign n35650_o = ~n35619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:375:24  */
  assign n35651_o = addr_match_in & n35650_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:375:47  */
  assign n35652_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:375:43  */
  assign n35653_o = n35651_o & n35652_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:375:62  */
  assign n35654_o = n35653_o & excl_data_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:376:28  */
  assign n35655_o = ~n35619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:376:24  */
  assign n35656_o = addr_match_in & n35655_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:376:47  */
  assign n35657_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:376:43  */
  assign n35658_o = n35656_o & n35657_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:376:62  */
  assign n35659_o = n35658_o & msg_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:375:84  */
  assign n35660_o = n35654_o | n35659_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:378:29  */
  assign n35661_o = ~n35619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:378:25  */
  assign n35662_o = addr_match_in & n35661_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:378:48  */
  assign n35663_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:378:44  */
  assign n35664_o = n35662_o & n35663_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:379:29  */
  assign n35665_o = excl_lock_cmd_in | excl_release_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:378:63  */
  assign n35666_o = n35664_o & n35665_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:376:78  */
  assign n35667_o = n35660_o | n35666_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:380:22  */
  assign n35669_o = 1'b0 & addr_match_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:380:44  */
  assign n35670_o = ~n35619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:380:40  */
  assign n35671_o = n35669_o & n35670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:380:63  */
  assign n35672_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:380:59  */
  assign n35673_o = n35671_o & n35672_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:381:26  */
  assign n35674_o = conf_re_cmd_in | conf_we_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:380:78  */
  assign n35675_o = n35673_o & n35674_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:379:54  */
  assign n35676_o = n35667_o | n35675_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:382:10  */
  assign n35677_o = ~full_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:382:24  */
  assign n35678_o = n35677_o & fifo_0_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:381:46  */
  assign n35679_o = n35676_o | n35678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:388:28  */
  assign n35680_o = ~full_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:388:42  */
  assign n35681_o = n35680_o & fifo_0_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:389:28  */
  assign n35682_o = ~full_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:389:42  */
  assign n35683_o = n35682_o & fifo_1_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:394:28  */
  assign n35684_o = n35679_o | we_0_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:394:74  */
  assign n35685_o = ~fifo_0_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:394:49  */
  assign n35686_o = n35684_o & n35685_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:400:28  */
  assign n35690_o = n35649_o | we_1_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:400:74  */
  assign n35691_o = ~fifo_1_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:400:49  */
  assign n35692_o = n35690_o & n35691_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:409:25  */
  assign n35696_o = ~fifo_0_regs_we_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:409:21  */
  assign n35697_o = we_0_out_r & n35696_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:409:46  */
  assign n35698_o = n35697_o & n35619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:409:65  */
  assign n35699_o = ~av_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:409:61  */
  assign n35700_o = n35698_o & n35699_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:410:10  */
  assign n35701_o = ~n35679_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:410:25  */
  assign n35702_o = n35701_o & fifo_0_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:409:76  */
  assign n35703_o = n35700_o | n35702_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:415:25  */
  assign n35704_o = ~fifo_1_regs_we_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:415:21  */
  assign n35705_o = we_1_out_r & n35704_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:415:46  */
  assign n35706_o = n35705_o & n35619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:415:65  */
  assign n35707_o = ~av_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:415:61  */
  assign n35708_o = n35706_o & n35707_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:416:10  */
  assign n35709_o = ~n35649_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:416:25  */
  assign n35710_o = n35709_o & fifo_1_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:415:76  */
  assign n35711_o = n35708_o | n35710_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:437:13  */
  assign n35712_o = ~n35619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:437:32  */
  assign n35713_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:437:28  */
  assign n35714_o = n35712_o & n35713_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:438:13  */
  assign n35715_o = ~fifo_0_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:438:38  */
  assign n35716_o = n35715_o & n35703_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:437:48  */
  assign n35717_o = n35714_o | n35716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:436:25  */
  assign n35718_o = addr_match_in & n35717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:442:9  */
  assign n35720_o = excl_release_cmd_in ? 1'b0 : excl_locked_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:440:9  */
  assign n35722_o = excl_lock_cmd_in ? 1'b1 : n35720_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35802_q <= 1'b0;
    else
      n35802_q <= n35619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35803_o = n35686_o ? data_in : data_0_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35804_q <= 32'b00000000000000000000000000000000;
    else
      n35804_q <= n35803_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35805_o = n35686_o ? comm_in : comm_0_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35806_q <= 5'b00000;
    else
      n35806_q <= n35805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35807_o = n35686_o ? av_in : av_0_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35808_q <= 1'b0;
    else
      n35808_q <= n35807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35809_q <= 1'b0;
    else
      n35809_q <= n35679_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35810_o = n35692_o ? data_in : data_1_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35811_q <= 32'b00000000000000000000000000000000;
    else
      n35811_q <= n35810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35812_o = n35692_o ? comm_in : comm_1_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35813_q <= 5'b00000;
    else
      n35813_q <= n35812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35814_o = n35692_o ? av_in : av_1_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35815_q <= 1'b0;
    else
      n35815_q <= n35814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35816_q <= 1'b0;
    else
      n35816_q <= n35649_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35817_q <= 1'b0;
    else
      n35817_q <= cfg_we_first_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35818_q <= 1'b0;
    else
      n35818_q <= cfg_re_first_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35819_o = n35636_o ? n35637_o : cfg_addr_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35820_q <= 5'b00000;
    else
      n35820_q <= n35819_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35821_o = cfg_we_first_r ? data_in : cfg_data_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35822_q <= 32'b00000000000000000000000000000000;
    else
      n35822_q <= n35821_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35823_o = cfg_re_first_r ? n35640_o : cfg_ret_addr_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35824_q <= 16'b0000000000000000;
    else
      n35824_q <= n35823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35825_q <= 1'b0;
    else
      n35825_q <= n35631_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35826_q <= 1'b0;
    else
      n35826_q <= n35629_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35827_o = n35718_o ? n35722_o : excl_locked_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35828_q <= 1'b0;
    else
      n35828_q <= n35827_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35829_q <= 1'b0;
    else
      n35829_q <= n35703_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35830_q <= 1'b0;
    else
      n35830_q <= n35711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35831_q <= 1'b0;
    else
      n35831_q <= n35681_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35580_o)
    if (n35580_o)
      n35832_q <= 1'b0;
    else
      n35832_q <= n35683_o;
endmodule

module addr_decoder_32_16_6_1_0_0_0_0_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [15:0] addr_in,
   input  [4:0] comm_in,
   input  bus_full_in,
   output addr_match_out,
   output id_match_out,
   output norm_cmd_out,
   output msg_cmd_out,
   output conf_re_cmd_out,
   output conf_we_cmd_out,
   output excl_lock_cmd_out,
   output excl_data_cmd_out,
   output excl_release_cmd_out);
  wire old_addr_match_r;
  wire old_id_match_r;
  wire addr_match;
  wire id_match;
  wire norm_cmd;
  wire msg_cmd;
  wire conf_re_cmd;
  wire conf_we_cmd;
  wire excl_lock_cmd;
  wire excl_data_cmd;
  wire excl_release_cmd;
  wire n35382_o;
  wire n35383_o;
  wire n35384_o;
  wire n35385_o;
  wire n35387_o;
  reg n35396_q;
  reg n35397_q;
  wire n35400_o;
  wire n35402_o;
  wire n35403_o;
  wire n35405_o;
  wire n35406_o;
  wire n35408_o;
  wire n35409_o;
  wire n35411_o;
  wire n35412_o;
  wire n35414_o;
  wire n35416_o;
  wire n35417_o;
  wire n35419_o;
  wire n35420_o;
  wire n35422_o;
  wire n35423_o;
  wire n35425_o;
  wire n35426_o;
  wire n35428_o;
  wire n35430_o;
  wire n35431_o;
  wire n35433_o;
  wire n35435_o;
  wire n35437_o;
  wire n35439_o;
  wire n35442_o;
  wire n35444_o;
  wire n35447_o;
  wire n35449_o;
  wire n35451_o;
  wire n35454_o;
  wire n35456_o;
  wire n35458_o;
  wire n35461_o;
  wire n35463_o;
  wire n35465_o;
  wire n35467_o;
  wire n35469_o;
  wire n35472_o;
  wire n35474_o;
  wire n35477_o;
  wire n35479_o;
  wire n35481_o;
  wire n35483_o;
  wire n35485_o;
  wire n35487_o;
  wire n35490_o;
  wire n35493_o;
  wire n35496_o;
  wire n35499_o;
  wire n35502_o;
  wire n35505_o;
  wire n35508_o;
  wire n35517_o;
  wire n35519_o;
  wire n35521_o;
  wire n35522_o;
  wire n35524_o;
  wire n35527_o;
  wire n35541_o;
  wire n35542_o;
  wire n35543_o;
  wire n35544_o;
  wire n35545_o;
  wire n35546_o;
  wire n35548_o;
  wire n35551_o;
  wire n35552_o;
  wire n35555_o;
  assign addr_match_out = n35383_o;
  assign id_match_out = n35385_o;
  assign norm_cmd_out = norm_cmd;
  assign msg_cmd_out = msg_cmd;
  assign conf_re_cmd_out = conf_re_cmd;
  assign conf_we_cmd_out = conf_we_cmd;
  assign excl_lock_cmd_out = excl_lock_cmd;
  assign excl_data_cmd_out = excl_data_cmd;
  assign excl_release_cmd_out = excl_release_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:186:10  */
  assign old_addr_match_r = n35396_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:187:10  */
  assign old_id_match_r = n35397_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:192:10  */
  assign addr_match = n35552_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:193:10  */
  assign id_match = n35555_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:194:10  */
  assign norm_cmd = n35490_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:195:10  */
  assign msg_cmd = n35493_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:196:10  */
  assign conf_re_cmd = n35496_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:197:10  */
  assign conf_we_cmd = n35499_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:198:10  */
  assign excl_lock_cmd = n35502_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:199:10  */
  assign excl_data_cmd = n35505_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:200:10  */
  assign excl_release_cmd = n35508_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:209:42  */
  assign n35382_o = ~bus_full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:209:38  */
  assign n35383_o = addr_match & n35382_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:210:40  */
  assign n35384_o = ~bus_full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:210:36  */
  assign n35385_o = id_match & n35384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:229:16  */
  assign n35387_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:234:7  */
  always @(posedge clk or posedge n35387_o)
    if (n35387_o)
      n35396_q <= 1'b0;
    else
      n35396_q <= addr_match;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:234:7  */
  always @(posedge clk or posedge n35387_o)
    if (n35387_o)
      n35397_q <= 1'b0;
    else
      n35397_q <= id_match;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:17  */
  assign n35400_o = comm_in == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:260:20  */
  assign n35402_o = comm_in == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:260:9  */
  assign n35403_o = n35400_o | n35402_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:261:20  */
  assign n35405_o = comm_in == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:261:9  */
  assign n35406_o = n35403_o | n35405_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:262:20  */
  assign n35408_o = comm_in == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:262:9  */
  assign n35409_o = n35406_o | n35408_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:263:20  */
  assign n35411_o = comm_in == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:263:9  */
  assign n35412_o = n35409_o | n35411_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:20  */
  assign n35414_o = comm_in == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:269:23  */
  assign n35416_o = comm_in == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:269:12  */
  assign n35417_o = n35414_o | n35416_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:270:23  */
  assign n35419_o = comm_in == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:270:12  */
  assign n35420_o = n35417_o | n35419_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:271:23  */
  assign n35422_o = comm_in == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:271:12  */
  assign n35423_o = n35420_o | n35422_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:272:23  */
  assign n35425_o = comm_in == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:272:12  */
  assign n35426_o = n35423_o | n35425_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:20  */
  assign n35428_o = comm_in == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:43  */
  assign n35430_o = comm_in == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:32  */
  assign n35431_o = n35428_o | n35430_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:20  */
  assign n35433_o = comm_in == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:20  */
  assign n35435_o = comm_in == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:20  */
  assign n35437_o = comm_in == 5'b10101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:292:20  */
  assign n35439_o = comm_in == 5'b10111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:292:5  */
  assign n35442_o = n35439_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:5  */
  assign n35444_o = n35437_o ? 1'b0 : n35442_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:5  */
  assign n35447_o = n35437_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n35449_o = n35435_o ? 1'b0 : n35444_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n35451_o = n35435_o ? 1'b0 : n35447_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n35454_o = n35435_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n35456_o = n35433_o ? 1'b0 : n35449_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n35458_o = n35433_o ? 1'b0 : n35451_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n35461_o = n35433_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n35463_o = n35433_o ? 1'b0 : n35454_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35465_o = n35431_o ? 1'b0 : n35456_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35467_o = n35431_o ? 1'b0 : n35458_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35469_o = n35431_o ? 1'b0 : n35461_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35472_o = n35431_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35474_o = n35431_o ? 1'b0 : n35463_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35477_o = n35426_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35479_o = n35426_o ? 1'b0 : n35465_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35481_o = n35426_o ? 1'b0 : n35467_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35483_o = n35426_o ? 1'b0 : n35469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35485_o = n35426_o ? 1'b0 : n35472_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35487_o = n35426_o ? 1'b0 : n35474_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n35490_o = n35412_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n35493_o = n35412_o ? 1'b0 : n35477_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n35496_o = n35412_o ? 1'b0 : n35479_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n35499_o = n35412_o ? 1'b0 : n35481_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n35502_o = n35412_o ? 1'b0 : n35483_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n35505_o = n35412_o ? 1'b0 : n35485_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n35508_o = n35412_o ? 1'b0 : n35487_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:316:32  */
  assign n35517_o = $unsigned(addr_in) >= $unsigned(16'b0000000000000000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:316:10  */
  assign n35519_o = 1'b1 & n35517_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:317:32  */
  assign n35521_o = $unsigned(addr_in) <= $unsigned(16'b1111111111111111);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:317:10  */
  assign n35522_o = n35519_o & n35521_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:318:9  */
  assign n35524_o = n35522_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:315:5  */
  assign n35527_o = n35524_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:28  */
  assign n35541_o = 1'b0 | av_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:351:12  */
  assign n35542_o = norm_cmd | msg_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:352:12  */
  assign n35543_o = n35542_o | excl_data_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:353:12  */
  assign n35544_o = n35543_o | excl_lock_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:354:12  */
  assign n35545_o = n35544_o | excl_release_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:355:11  */
  assign n35546_o = n35545_o & n35527_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:356:9  */
  assign n35548_o = n35546_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:350:7  */
  assign n35551_o = n35548_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:5  */
  assign n35552_o = n35541_o ? n35551_o : old_addr_match_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:5  */
  assign n35555_o = n35541_o ? 1'b0 : old_id_match_r;
endmodule

module fifo_mux_rd_32_5_0_0
  (input  clk,
   input  rst_n,
   input  [31:0] data_0_in,
   input  [4:0] comm_0_in,
   input  av_0_in,
   input  one_d_0_in,
   input  empty_0_in,
   input  [31:0] data_1_in,
   input  [4:0] comm_1_in,
   input  av_1_in,
   input  one_d_1_in,
   input  empty_1_in,
   input  re_in,
   output re_0_out,
   output re_1_out,
   output [31:0] data_out,
   output [4:0] comm_out,
   output av_out,
   output one_d_out,
   output empty_out);
  wire [31:0] last_addr_0_r;
  wire [4:0] last_comm_0_r;
  wire [31:0] last_addr_1_r;
  wire [4:0] last_comm_1_r;
  wire reinject_0_r;
  wire reinject_1_r;
  wire only_addr_read_0_r;
  wire only_addr_read_1_r;
  wire fifo_select_r;
  wire excl_locked_r;
  wire empty_out_s;
  wire re_0_out_s;
  wire re_1_out_s;
  wire n35159_o;
  wire n35161_o;
  wire n35162_o;
  wire n35165_o;
  wire n35166_o;
  wire n35169_o;
  wire n35171_o;
  wire n35172_o;
  wire n35173_o;
  wire n35174_o;
  wire n35175_o;
  wire n35176_o;
  wire n35178_o;
  wire n35180_o;
  wire n35181_o;
  wire n35183_o;
  wire n35184_o;
  wire n35185_o;
  wire n35186_o;
  wire n35187_o;
  wire n35188_o;
  wire n35190_o;
  wire n35192_o;
  wire n35193_o;
  wire n35194_o;
  wire n35195_o;
  wire n35196_o;
  wire n35198_o;
  wire n35199_o;
  wire n35201_o;
  wire n35202_o;
  wire n35204_o;
  wire n35206_o;
  wire n35207_o;
  wire n35208_o;
  wire n35209_o;
  wire n35210_o;
  wire n35211_o;
  wire n35212_o;
  wire n35213_o;
  wire n35214_o;
  wire n35215_o;
  wire n35216_o;
  wire n35217_o;
  wire n35218_o;
  wire n35219_o;
  wire n35220_o;
  wire n35221_o;
  wire n35223_o;
  wire n35224_o;
  wire n35225_o;
  wire n35226_o;
  wire n35227_o;
  wire n35228_o;
  wire n35229_o;
  wire n35230_o;
  wire n35231_o;
  wire n35232_o;
  wire n35234_o;
  wire n35235_o;
  wire n35237_o;
  wire n35238_o;
  wire n35239_o;
  wire n35240_o;
  wire n35243_o;
  wire n35245_o;
  wire n35246_o;
  wire n35247_o;
  wire n35248_o;
  wire n35251_o;
  wire n35253_o;
  wire n35254_o;
  wire n35255_o;
  wire n35289_o;
  wire n35290_o;
  wire [31:0] n35291_o;
  reg [31:0] n35292_q;
  wire n35293_o;
  wire n35294_o;
  wire [4:0] n35295_o;
  reg [4:0] n35296_q;
  wire n35297_o;
  wire n35298_o;
  wire [31:0] n35299_o;
  reg [31:0] n35300_q;
  wire n35301_o;
  wire n35302_o;
  wire [4:0] n35303_o;
  reg [4:0] n35304_q;
  reg n35305_q;
  reg n35306_q;
  reg n35307_q;
  reg n35308_q;
  wire n35309_o;
  reg n35310_q;
  reg n35311_q;
  wire n35322_o;
  wire n35323_o;
  wire n35324_o;
  wire n35325_o;
  wire n35326_o;
  wire n35327_o;
  wire n35328_o;
  wire n35329_o;
  wire n35330_o;
  wire n35331_o;
  wire [31:0] n35332_o;
  wire [4:0] n35333_o;
  wire n35335_o;
  wire n35337_o;
  wire n35339_o;
  wire n35341_o;
  wire n35342_o;
  wire n35343_o;
  wire n35344_o;
  wire n35345_o;
  wire n35346_o;
  wire n35347_o;
  wire n35348_o;
  wire n35349_o;
  wire n35350_o;
  wire [31:0] n35351_o;
  wire [4:0] n35352_o;
  wire n35354_o;
  wire n35356_o;
  wire n35358_o;
  wire n35360_o;
  wire [31:0] n35361_o;
  wire [4:0] n35362_o;
  wire n35363_o;
  wire n35364_o;
  wire n35365_o;
  wire n35367_o;
  wire n35369_o;
  assign re_0_out = re_0_out_s;
  assign re_1_out = re_1_out_s;
  assign data_out = n35361_o;
  assign comm_out = n35362_o;
  assign av_out = n35363_o;
  assign one_d_out = n35364_o;
  assign empty_out = empty_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:115:10  */
  assign last_addr_0_r = n35292_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:116:10  */
  assign last_comm_0_r = n35296_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:117:10  */
  assign last_addr_1_r = n35300_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:118:10  */
  assign last_comm_1_r = n35304_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:121:10  */
  assign reinject_0_r = n35305_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:122:10  */
  assign reinject_1_r = n35306_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:126:10  */
  assign only_addr_read_0_r = n35307_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:127:10  */
  assign only_addr_read_1_r = n35308_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:130:10  */
  assign fifo_select_r = n35310_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:134:10  */
  assign excl_locked_r = n35311_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:139:10  */
  assign empty_out_s = n35365_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:140:10  */
  assign re_0_out_s = n35367_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:141:10  */
  assign re_1_out_s = n35369_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:165:16  */
  assign n35159_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:181:23  */
  assign n35161_o = ~empty_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:181:29  */
  assign n35162_o = n35161_o & av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:186:23  */
  assign n35165_o = ~empty_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:186:29  */
  assign n35166_o = n35165_o & av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:198:26  */
  assign n35169_o = ~fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:201:13  */
  assign n35171_o = re_0_out_s ? 1'b1 : only_addr_read_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:205:30  */
  assign n35172_o = av_0_in & re_0_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:205:66  */
  assign n35173_o = ~empty_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:205:51  */
  assign n35174_o = n35172_o & n35173_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:207:27  */
  assign n35175_o = ~av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:207:33  */
  assign n35176_o = n35175_o & re_0_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:207:13  */
  assign n35178_o = n35176_o ? 1'b0 : only_addr_read_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:205:13  */
  assign n35180_o = n35174_o ? 1'b1 : n35178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:200:11  */
  assign n35181_o = reinject_0_r ? n35171_o : n35180_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:215:13  */
  assign n35183_o = re_1_out_s ? 1'b1 : only_addr_read_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:219:30  */
  assign n35184_o = av_1_in & re_1_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:219:66  */
  assign n35185_o = ~empty_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:219:51  */
  assign n35186_o = n35184_o & n35185_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:221:27  */
  assign n35187_o = ~av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:221:33  */
  assign n35188_o = n35187_o & re_1_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:221:13  */
  assign n35190_o = n35188_o ? 1'b0 : only_addr_read_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:219:13  */
  assign n35192_o = n35186_o ? 1'b1 : n35190_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:214:11  */
  assign n35193_o = reinject_1_r ? n35183_o : n35192_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:198:9  */
  assign n35194_o = n35169_o ? n35181_o : only_addr_read_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:198:9  */
  assign n35195_o = n35169_o ? only_addr_read_1_r : n35193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:236:26  */
  assign n35196_o = ~fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:237:24  */
  assign n35198_o = comm_0_in == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:237:38  */
  assign n35199_o = n35198_o & re_0_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:239:27  */
  assign n35201_o = comm_0_in == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:239:44  */
  assign n35202_o = n35201_o & re_0_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:239:11  */
  assign n35204_o = n35202_o ? 1'b0 : excl_locked_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:237:11  */
  assign n35206_o = n35199_o ? 1'b1 : n35204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:236:9  */
  assign n35207_o = n35196_o ? n35206_o : excl_locked_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:247:26  */
  assign n35208_o = ~n35207_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:249:28  */
  assign n35209_o = ~fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:251:35  */
  assign n35210_o = ~only_addr_read_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:251:64  */
  assign n35211_o = ~n35194_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:251:41  */
  assign n35212_o = n35210_o & n35211_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:252:31  */
  assign n35213_o = av_0_in & one_d_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:253:16  */
  assign n35214_o = n35213_o | empty_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:251:70  */
  assign n35215_o = n35212_o & n35214_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:254:30  */
  assign n35216_o = ~empty_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:254:15  */
  assign n35217_o = n35215_o & n35216_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:255:28  */
  assign n35218_o = ~av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:255:48  */
  assign n35219_o = ~one_d_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:255:34  */
  assign n35220_o = n35218_o | n35219_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:255:15  */
  assign n35221_o = n35217_o & n35220_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:251:13  */
  assign n35223_o = n35221_o ? 1'b1 : fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:261:35  */
  assign n35224_o = ~only_addr_read_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:261:64  */
  assign n35225_o = ~n35195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:261:41  */
  assign n35226_o = n35224_o & n35225_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:262:30  */
  assign n35227_o = ~empty_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:262:15  */
  assign n35228_o = n35226_o & n35227_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:263:28  */
  assign n35229_o = ~av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:263:48  */
  assign n35230_o = ~one_d_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:263:34  */
  assign n35231_o = n35229_o | n35230_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:263:15  */
  assign n35232_o = n35228_o & n35231_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:261:13  */
  assign n35234_o = n35232_o ? 1'b0 : fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:249:11  */
  assign n35235_o = n35209_o ? n35223_o : n35234_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:272:26  */
  assign n35237_o = ~fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:274:25  */
  assign n35238_o = ~empty_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:274:43  */
  assign n35239_o = ~av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:274:31  */
  assign n35240_o = n35238_o & n35239_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:274:11  */
  assign n35243_o = n35240_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:280:11  */
  assign n35245_o = re_in ? 1'b0 : reinject_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:286:25  */
  assign n35246_o = ~empty_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:286:43  */
  assign n35247_o = ~av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:286:31  */
  assign n35248_o = n35246_o & n35247_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:286:11  */
  assign n35251_o = n35248_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:292:11  */
  assign n35253_o = re_in ? 1'b0 : reinject_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:272:9  */
  assign n35254_o = n35237_o ? n35245_o : n35251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:272:9  */
  assign n35255_o = n35237_o ? n35243_o : n35253_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n35289_o = ~n35159_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n35290_o = n35162_o & n35289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  assign n35291_o = n35290_o ? data_0_in : last_addr_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk)
    n35292_q <= n35291_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n35293_o = ~n35159_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n35294_o = n35162_o & n35293_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  assign n35295_o = n35294_o ? comm_0_in : last_comm_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk)
    n35296_q <= n35295_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n35297_o = ~n35159_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n35298_o = n35166_o & n35297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  assign n35299_o = n35298_o ? data_1_in : last_addr_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk)
    n35300_q <= n35299_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n35301_o = ~n35159_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n35302_o = n35166_o & n35301_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  assign n35303_o = n35302_o ? comm_1_in : last_comm_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk)
    n35304_q <= n35303_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk or posedge n35159_o)
    if (n35159_o)
      n35305_q <= 1'b0;
    else
      n35305_q <= n35254_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk or posedge n35159_o)
    if (n35159_o)
      n35306_q <= 1'b0;
    else
      n35306_q <= n35255_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk or posedge n35159_o)
    if (n35159_o)
      n35307_q <= 1'b0;
    else
      n35307_q <= n35194_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk or posedge n35159_o)
    if (n35159_o)
      n35308_q <= 1'b0;
    else
      n35308_q <= n35195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  assign n35309_o = n35208_o ? n35235_o : fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk or posedge n35159_o)
    if (n35159_o)
      n35310_q <= 1'b0;
    else
      n35310_q <= n35309_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk or posedge n35159_o)
    if (n35159_o)
      n35311_q <= 1'b0;
    else
      n35311_q <= n35207_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:24  */
  assign n35322_o = ~fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:25  */
  assign n35323_o = ~reinject_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:318:41  */
  assign n35324_o = ~av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:318:37  */
  assign n35325_o = one_d_0_in & n35324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:319:52  */
  assign n35326_o = one_d_0_in & av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:319:37  */
  assign n35327_o = empty_0_in | n35326_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:320:67  */
  assign n35328_o = one_d_0_in & av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:320:52  */
  assign n35329_o = empty_0_in | n35328_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:320:36  */
  assign n35330_o = ~n35329_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:320:32  */
  assign n35331_o = re_in & n35330_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:9  */
  assign n35332_o = n35323_o ? data_0_in : last_addr_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:9  */
  assign n35333_o = n35323_o ? comm_0_in : last_comm_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:9  */
  assign n35335_o = n35323_o ? av_0_in : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:9  */
  assign n35337_o = n35323_o ? n35325_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:9  */
  assign n35339_o = n35323_o ? n35327_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:9  */
  assign n35341_o = n35323_o ? n35331_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:25  */
  assign n35342_o = ~reinject_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:339:41  */
  assign n35343_o = ~av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:339:37  */
  assign n35344_o = one_d_1_in & n35343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:340:52  */
  assign n35345_o = one_d_1_in & av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:340:37  */
  assign n35346_o = empty_1_in | n35345_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:342:67  */
  assign n35347_o = one_d_1_in & av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:342:52  */
  assign n35348_o = empty_1_in | n35347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:342:36  */
  assign n35349_o = ~n35348_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:342:32  */
  assign n35350_o = re_in & n35349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:9  */
  assign n35351_o = n35342_o ? data_1_in : last_addr_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:9  */
  assign n35352_o = n35342_o ? comm_1_in : last_comm_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:9  */
  assign n35354_o = n35342_o ? av_1_in : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:9  */
  assign n35356_o = n35342_o ? n35344_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:9  */
  assign n35358_o = n35342_o ? n35346_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:9  */
  assign n35360_o = n35342_o ? n35350_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n35361_o = n35322_o ? n35332_o : n35351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n35362_o = n35322_o ? n35333_o : n35352_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n35363_o = n35322_o ? n35335_o : n35354_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n35364_o = n35322_o ? n35337_o : n35356_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n35365_o = n35322_o ? n35339_o : n35358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n35367_o = n35322_o ? n35341_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n35369_o = n35322_o ? 1'b0 : n35360_o;
endmodule

module multiclk_fifo_1_1_8_38
  (input  clk_re,
   input  clk_we,
   input  rst_n,
   input  [37:0] data_in,
   input  we_in,
   input  re_in,
   output full_out,
   output one_p_out,
   output [37:0] data_out,
   output empty_out,
   output one_d_out);
  wire [37:0] data_to_fifo;
  wire we_to_fifo;
  wire full_from_fifo;
  wire one_p_from_fifo;
  wire re_to_fifo;
  wire [37:0] data_from_fifo;
  wire empty_from_fifo;
  wire one_d_from_fifo;
  wire empty_out_r;
  wire full_out_r;
  wire clk_fifo;
  wire regular_fifo_almost_full_o;
  wire regular_fifo_full_o;
  wire [37:0] regular_fifo_rd_data_o;
  wire regular_fifo_almost_empty_o;
  wire regular_fifo_empty_o;
  assign full_out = full_out_r;
  assign one_p_out = one_p_from_fifo;
  assign data_out = data_from_fifo;
  assign empty_out = empty_out_r;
  assign one_d_out = one_d_from_fifo;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:88:10  */
  assign data_to_fifo = data_in; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:89:10  */
  assign we_to_fifo = we_in; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:90:10  */
  assign full_from_fifo = regular_fifo_full_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:91:10  */
  assign one_p_from_fifo = regular_fifo_almost_full_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:92:10  */
  assign re_to_fifo = re_in; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:93:10  */
  assign data_from_fifo = regular_fifo_rd_data_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:94:10  */
  assign empty_from_fifo = regular_fifo_empty_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:95:10  */
  assign one_d_from_fifo = regular_fifo_almost_empty_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:96:10  */
  assign empty_out_r = empty_from_fifo; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:97:10  */
  assign full_out_r = full_from_fifo; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:99:10  */
  assign clk_fifo = clk_re; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:131:3  */
  basic_fifo_flags_beh_38_8_6_2 regular_fifo (
    .reset_n_i(rst_n),
    .clk_i(clk_fifo),
    .wr_en_i(we_to_fifo),
    .wr_data_i(data_to_fifo),
    .rd_en_i(re_to_fifo),
    .almost_full_o(regular_fifo_almost_full_o),
    .full_o(regular_fifo_full_o),
    .rd_data_o(regular_fifo_rd_data_o),
    .almost_empty_o(regular_fifo_almost_empty_o),
    .empty_o(regular_fifo_empty_o));
endmodule

module cfg_mem_static_6_1_32_6_5_0_0_1_40_0_3_1_0_0_0
  (input  clk,
   input  rst_n,
   input  [4:0] addr_in,
   input  [31:0] data_in,
   input  re_in,
   input  we_in,
   output curr_slot_ends_out,
   output curr_slot_own_out,
   output next_slot_starts_out,
   output next_slot_own_out,
   output [6:0] dbg_out,
   output [31:0] data_out,
   output [1:0] arb_type_out,
   output [5:0] n_agents_out,
   output [5:0] max_send_out,
   output [5:0] prior_out,
   output [1:0] pwr_mode_out);
  localparam n35103_o = 1'b0;
  localparam n35104_o = 1'b0;
  localparam n35105_o = 1'b0;
  localparam n35106_o = 1'b0;
  localparam [6:0] n35107_o = 7'b0000000;
  localparam [31:0] n35108_o = 32'b00000000000000000000000000000000;
  localparam [1:0] n35109_o = 2'b00;
  localparam [5:0] n35110_o = 6'b000011;
  localparam [5:0] n35111_o = 6'b101000;
  localparam [5:0] n35112_o = 6'b000001;
  localparam [1:0] n35113_o = 2'b00;
  assign curr_slot_ends_out = n35103_o;
  assign curr_slot_own_out = n35104_o;
  assign next_slot_starts_out = n35105_o;
  assign next_slot_own_out = n35106_o;
  assign dbg_out = n35107_o;
  assign data_out = n35108_o;
  assign arb_type_out = n35109_o;
  assign n_agents_out = n35110_o;
  assign max_send_out = n35111_o;
  assign prior_out = n35112_o;
  assign pwr_mode_out = n35113_o;
endmodule

module tx_control_6_6_32_16_5_3_0_0_0
  (input  clk,
   input  rst_n,
   input  lock_in,
   input  full_in,
   input  [15:0] cfg_ret_addr_in,
   input  [31:0] cfg_data_in,
   input  cfg_re_in,
   input  curr_slot_own_in,
   input  curr_slot_ends_in,
   input  next_slot_own_in,
   input  next_slot_starts_in,
   input  [5:0] max_send_in,
   input  [5:0] n_agents_in,
   input  [5:0] prior_in,
   input  [1:0] arb_type_in,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  one_d_in,
   input  empty_in,
   output av_out,
   output [31:0] data_out,
   output [4:0] comm_out,
   output lock_out,
   output cfg_rd_rdy_out,
   output re_out);
  wire prior_match;
  wire [5:0] prior;
  wire [5:0] dyn_arb_prior;
  wire [5:0] prior_counter_arb_r;
  wire [1:0] arb_type_r;
  wire can_write_r;
  wire can_write_r_r;
  wire new_turn;
  wire new_turn_stay_r;
  wire new_turn_ack;
  wire new_turn_ack_r;
  wire [11:0] switch_arb_r;
  wire [15:0] addr_r;
  wire writing;
  wire reading;
  wire [5:0] send_counter_r;
  wire av_out_s;
  wire cfg_rd_rdy_r;
  wire last_was_cfg_rd_r;
  wire [31:0] cfg_data_in_r;
  localparam n34781_o = 1'b1;
  wire n34786_o;
  wire n34789_o;
  wire n34790_o;
  wire n34791_o;
  wire [15:0] n34792_o;
  wire n34795_o;
  wire n34796_o;
  wire n34797_o;
  wire n34799_o;
  reg n34822_q;
  reg n34823_q;
  reg n34824_q;
  wire n34825_o;
  wire n34826_o;
  wire [15:0] n34827_o;
  reg [15:0] n34828_q;
  wire n34836_o;
  wire n34838_o;
  wire n34839_o;
  wire [5:0] n34841_o;
  wire [5:0] n34843_o;
  reg [5:0] n34848_q;
  wire n34850_o;
  wire n34852_o;
  wire n34853_o;
  wire n34855_o;
  wire n34856_o;
  wire n34857_o;
  wire n34858_o;
  wire n34859_o;
  wire n34860_o;
  wire n34861_o;
  wire n34862_o;
  wire n34863_o;
  wire n34864_o;
  wire n34865_o;
  wire n34866_o;
  wire n34869_o;
  wire n34871_o;
  wire n34872_o;
  wire n34873_o;
  wire n34874_o;
  wire n34875_o;
  wire n34878_o;
  wire n34880_o;
  wire n34881_o;
  wire n34883_o;
  reg n34889_q;
  wire n34890_o;
  wire n34891_o;
  wire n34893_o;
  wire n34894_o;
  wire n34895_o;
  wire n34896_o;
  localparam [31:0] n34897_o = 32'b00000000000000000000000000000000;
  wire [15:0] n34898_o;
  wire n34899_o;
  wire n34902_o;
  wire n34905_o;
  wire n34908_o;
  wire n34909_o;
  wire n34910_o;
  wire n34911_o;
  wire n34912_o;
  wire n34915_o;
  wire n34918_o;
  wire n34922_o;
  wire n34923_o;
  wire n34924_o;
  wire n34925_o;
  wire n34926_o;
  wire n34927_o;
  wire n34928_o;
  wire n34931_o;
  wire n34933_o;
  wire n34936_o;
  wire n34937_o;
  wire n34940_o;
  localparam [31:0] n34941_o = 32'b00000000000000000000000000000000;
  wire [15:0] n34942_o;
  wire [31:0] n34943_o;
  wire [31:0] n34944_o;
  wire n34946_o;
  wire n34947_o;
  wire n34948_o;
  wire n34949_o;
  wire n34952_o;
  wire n34955_o;
  wire n34958_o;
  wire [31:0] n34960_o;
  wire [4:0] n34962_o;
  wire n34964_o;
  wire n34966_o;
  wire n34968_o;
  wire n34970_o;
  wire [31:0] n34971_o;
  wire [4:0] n34972_o;
  wire n34973_o;
  wire n34975_o;
  wire n34976_o;
  wire n34977_o;
  wire n34979_o;
  wire [31:0] n34980_o;
  wire [4:0] n34982_o;
  wire n34983_o;
  wire n34985_o;
  wire n34986_o;
  wire n34988_o;
  wire n34990_o;
  wire [31:0] n34993_o;
  wire [31:0] n34994_o;
  wire [4:0] n34996_o;
  wire n34997_o;
  wire n34999_o;
  wire n35001_o;
  wire n35004_o;
  wire n35007_o;
  wire n35013_o;
  wire n35016_o;
  wire n35018_o;
  wire n35020_o;
  wire [31:0] n35021_o;
  wire n35023_o;
  wire n35024_o;
  wire n35025_o;
  wire [1:0] n35027_o;
  wire [31:0] n35028_o;
  wire [31:0] n35030_o;
  wire [11:0] n35031_o;
  wire [1:0] n35032_o;
  wire [11:0] n35034_o;
  wire [1:0] n35036_o;
  wire [11:0] n35037_o;
  wire [1:0] n35039_o;
  wire [11:0] n35040_o;
  wire [1:0] n35042_o;
  wire [11:0] n35043_o;
  wire n35044_o;
  wire n35046_o;
  wire n35047_o;
  wire n35048_o;
  wire [5:0] n35050_o;
  wire [5:0] n35052_o;
  wire n35054_o;
  wire n35056_o;
  wire [5:0] n35058_o;
  wire [5:0] n35059_o;
  wire [5:0] n35060_o;
  reg [5:0] n35071_q;
  reg [1:0] n35072_q;
  reg [11:0] n35073_q;
  wire [5:0] dyn_dyn_arb_1_n35074;
  wire [5:0] dyn_dyn_arb_1_arb_agent_out;
  wire n35079_o;
  wire [5:0] n35080_o;
  wire n35083_o;
  wire n35086_o;
  assign av_out = av_out_s;
  assign data_out = n34994_o;
  assign comm_out = n34996_o;
  assign lock_out = n34997_o;
  assign cfg_rd_rdy_out = n34781_o;
  assign re_out = reading;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:133:10  */
  assign prior_match = n35086_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:134:10  */
  assign prior = n35080_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:135:10  */
  assign dyn_arb_prior = dyn_dyn_arb_1_n35074; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:136:10  */
  assign prior_counter_arb_r = n35071_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:137:10  */
  assign arb_type_r = n35072_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:138:10  */
  assign can_write_r = n34889_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:139:10  */
  assign can_write_r_r = n34822_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:140:10  */
  assign new_turn = n34891_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:141:10  */
  assign new_turn_stay_r = n34823_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:142:10  */
  assign new_turn_ack = n34999_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:143:10  */
  assign new_turn_ack_r = n34824_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:147:12  */
  assign switch_arb_r = n35073_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:151:10  */
  assign addr_r = n34828_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:159:10  */
  assign writing = n35001_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:160:10  */
  assign reading = n35004_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:162:10  */
  assign send_counter_r = n34848_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:163:10  */
  assign av_out_s = n35007_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:167:10  */
  assign cfg_rd_rdy_r = 1'bX; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:169:10  */
  assign last_was_cfg_rd_r = 1'b0; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:170:10  */
  assign cfg_data_in_r = 32'b00000000000000000000000000000000; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:252:14  */
  assign n34786_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:290:30  */
  assign n34789_o = 1'b1 & av_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:290:59  */
  assign n34790_o = ~empty_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:290:46  */
  assign n34791_o = n34789_o & n34790_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:291:26  */
  assign n34792_o = data_in[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:307:7  */
  assign n34795_o = new_turn ? 1'b1 : new_turn_stay_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:311:48  */
  assign n34796_o = ~new_turn_ack_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:311:29  */
  assign n34797_o = new_turn_ack & n34796_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:311:7  */
  assign n34799_o = n34797_o ? 1'b0 : n34795_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:264:5  */
  always @(posedge clk or posedge n34786_o)
    if (n34786_o)
      n34822_q <= 1'b0;
    else
      n34822_q <= can_write_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:264:5  */
  always @(posedge clk or posedge n34786_o)
    if (n34786_o)
      n34823_q <= 1'b0;
    else
      n34823_q <= n34799_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:264:5  */
  always @(posedge clk or posedge n34786_o)
    if (n34786_o)
      n34824_q <= 1'b0;
    else
      n34824_q <= new_turn_ack;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:249:3  */
  assign n34825_o = ~n34786_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:249:3  */
  assign n34826_o = n34791_o & n34825_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:264:5  */
  assign n34827_o = n34826_o ? n34792_o : addr_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:264:5  */
  always @(posedge clk)
    n34828_q <= n34827_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:323:14  */
  assign n34836_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:326:45  */
  assign n34838_o = ~curr_slot_own_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:326:24  */
  assign n34839_o = writing & n34838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:327:42  */
  assign n34841_o = send_counter_r + 6'b000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:326:7  */
  assign n34843_o = n34839_o ? n34841_o : 6'b000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:325:5  */
  always @(posedge clk or posedge n34836_o)
    if (n34836_o)
      n34848_q <= 6'b000000;
    else
      n34848_q <= n34843_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:340:14  */
  assign n34850_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:357:28  */
  assign n34852_o = $unsigned(send_counter_r) >= $unsigned(max_send_in);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:358:27  */
  assign n34853_o = ~av_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:358:33  */
  assign n34855_o = n34853_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:358:13  */
  assign n34856_o = n34852_o & n34855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:359:39  */
  assign n34857_o = curr_slot_own_in & curr_slot_ends_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:360:36  */
  assign n34858_o = ~next_slot_own_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:360:42  */
  assign n34859_o = n34858_o & next_slot_starts_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:360:15  */
  assign n34860_o = n34857_o | n34859_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:359:11  */
  assign n34861_o = n34856_o | n34860_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:361:41  */
  assign n34862_o = ~writing;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:361:29  */
  assign n34863_o = lock_in & n34862_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:361:11  */
  assign n34864_o = n34861_o | n34863_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:362:22  */
  assign n34865_o = ~writing;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:362:11  */
  assign n34866_o = n34864_o | n34865_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:357:9  */
  assign n34869_o = n34866_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:367:43  */
  assign n34871_o = ~lock_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:367:31  */
  assign n34872_o = prior_match & n34871_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:369:24  */
  assign n34873_o = ~can_write_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:369:48  */
  assign n34874_o = ~can_write_r_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:369:30  */
  assign n34875_o = n34873_o & n34874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:369:9  */
  assign n34878_o = n34875_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:367:7  */
  assign n34880_o = n34872_o ? n34878_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:351:7  */
  assign n34881_o = can_write_r ? n34869_o : n34880_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:347:7  */
  assign n34883_o = curr_slot_own_in ? 1'b1 : n34881_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:343:5  */
  always @(posedge clk or posedge n34850_o)
    if (n34850_o)
      n34889_q <= 1'b0;
    else
      n34889_q <= n34883_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:381:31  */
  assign n34890_o = ~can_write_r_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:381:27  */
  assign n34891_o = can_write_r & n34890_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:23  */
  assign n34893_o = ~cfg_rd_rdy_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:29  */
  assign n34894_o = n34893_o & can_write_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:402:29  */
  assign n34895_o = new_turn | new_turn_stay_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:402:9  */
  assign n34896_o = n34894_o & n34895_o;
  assign n34898_o = n34897_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:413:20  */
  assign n34899_o = ~full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:413:9  */
  assign n34902_o = n34899_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:413:9  */
  assign n34905_o = n34899_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:413:9  */
  assign n34908_o = n34899_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:26  */
  assign n34909_o = ~cfg_rd_rdy_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:32  */
  assign n34910_o = n34909_o & new_turn_ack_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:421:9  */
  assign n34911_o = n34910_o & can_write_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:431:20  */
  assign n34912_o = ~full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:431:9  */
  assign n34915_o = n34912_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:431:9  */
  assign n34918_o = n34912_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:22  */
  assign n34922_o = ~empty_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:28  */
  assign n34923_o = n34922_o & can_write_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:439:29  */
  assign n34924_o = new_turn | new_turn_stay_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:439:54  */
  assign n34925_o = n34924_o | last_was_cfg_rd_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:439:9  */
  assign n34926_o = n34923_o & n34925_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:447:20  */
  assign n34927_o = ~full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:450:27  */
  assign n34928_o = ~last_was_cfg_rd_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:447:9  */
  assign n34931_o = n34927_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:447:9  */
  assign n34933_o = n34927_o ? n34928_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:447:9  */
  assign n34936_o = n34927_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:456:22  */
  assign n34937_o = ~full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:456:11  */
  assign n34940_o = n34937_o ? 1'b1 : 1'b0;
  assign n34942_o = n34941_o[31:16];
  assign n34943_o = {n34942_o, addr_r};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:453:9  */
  assign n34944_o = av_in ? data_in : n34943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:453:9  */
  assign n34946_o = av_in ? n34940_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:22  */
  assign n34947_o = ~empty_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:28  */
  assign n34948_o = n34947_o & can_write_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:472:20  */
  assign n34949_o = ~full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:472:9  */
  assign n34952_o = n34949_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:472:9  */
  assign n34955_o = n34949_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:472:9  */
  assign n34958_o = n34949_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:7  */
  assign n34960_o = n34948_o ? data_in : 32'b00000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:7  */
  assign n34962_o = n34948_o ? comm_in : 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:7  */
  assign n34964_o = n34948_o ? n34952_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:7  */
  assign n34966_o = n34948_o ? n34955_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:7  */
  assign n34968_o = n34948_o ? n34958_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:7  */
  assign n34970_o = n34948_o ? av_in : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n34971_o = n34926_o ? n34944_o : n34960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n34972_o = n34926_o ? comm_in : n34962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n34973_o = n34926_o ? n34931_o : n34964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n34975_o = n34926_o ? n34933_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n34976_o = n34926_o ? n34936_o : n34966_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n34977_o = n34926_o ? n34946_o : n34968_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n34979_o = n34926_o ? 1'b1 : n34970_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n34980_o = n34911_o ? cfg_data_in_r : n34971_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n34982_o = n34911_o ? 5'b01001 : n34972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n34983_o = n34911_o ? n34915_o : n34973_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n34985_o = n34911_o ? 1'b0 : n34975_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n34986_o = n34911_o ? n34918_o : n34976_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n34988_o = n34911_o ? 1'b0 : n34977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n34990_o = n34911_o ? 1'b0 : n34979_o;
  assign n34993_o = {n34898_o, cfg_ret_addr_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n34994_o = n34896_o ? n34993_o : n34980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n34996_o = n34896_o ? 5'b01001 : n34982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n34997_o = n34896_o ? n34902_o : n34983_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n34999_o = n34896_o ? n34905_o : n34985_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n35001_o = n34896_o ? n34908_o : n34986_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n35004_o = n34896_o ? 1'b0 : n34988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n35007_o = n34896_o ? 1'b1 : n34990_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:614:14  */
  assign n35013_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:623:22  */
  assign n35016_o = arb_type_in == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:627:25  */
  assign n35018_o = arb_type_in == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:631:25  */
  assign n35020_o = arb_type_in == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:634:25  */
  assign n35021_o = {20'b0, switch_arb_r};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:634:25  */
  assign n35023_o = n35021_o == 32'b00000000000000000000111111111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:636:48  */
  assign n35024_o = arb_type_r[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:636:33  */
  assign n35025_o = ~n35024_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:636:31  */
  assign n35027_o = {1'b0, n35025_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:639:40  */
  assign n35028_o = {20'b0, switch_arb_r};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:639:40  */
  assign n35030_o = n35028_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:639:27  */
  assign n35031_o = n35030_o[11:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:634:9  */
  assign n35032_o = n35023_o ? n35027_o : arb_type_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:634:9  */
  assign n35034_o = n35023_o ? 12'b000000000000 : n35031_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:631:7  */
  assign n35036_o = n35020_o ? n35032_o : 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:631:7  */
  assign n35037_o = n35020_o ? n35034_o : switch_arb_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:627:7  */
  assign n35039_o = n35018_o ? 2'b01 : n35036_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:627:7  */
  assign n35040_o = n35018_o ? switch_arb_r : n35037_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:623:7  */
  assign n35042_o = n35016_o ? 2'b00 : n35039_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:623:7  */
  assign n35043_o = n35016_o ? switch_arb_r : n35040_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:649:18  */
  assign n35044_o = ~lock_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:649:39  */
  assign n35046_o = arb_type_r != 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:649:24  */
  assign n35047_o = n35044_o & n35046_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:651:32  */
  assign n35048_o = prior_counter_arb_r == n_agents_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:655:81  */
  assign n35050_o = prior_counter_arb_r + 6'b000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:651:9  */
  assign n35052_o = n35048_o ? 6'b000001 : n35050_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:661:23  */
  assign n35054_o = arb_type_r == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:666:26  */
  assign n35056_o = arb_type_r == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:666:9  */
  assign n35058_o = n35056_o ? 6'b000001 : prior_counter_arb_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:661:9  */
  assign n35059_o = n35054_o ? prior_counter_arb_r : n35058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:649:7  */
  assign n35060_o = n35047_o ? n35052_o : n35059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:619:5  */
  always @(posedge clk or posedge n35013_o)
    if (n35013_o)
      n35071_q <= 6'b000000;
    else
      n35071_q <= n35060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:619:5  */
  always @(posedge clk or posedge n35013_o)
    if (n35013_o)
      n35072_q <= 2'b00;
    else
      n35072_q <= n35042_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:619:5  */
  always @(posedge clk or posedge n35013_o)
    if (n35013_o)
      n35073_q <= 12'b000000000000;
    else
      n35073_q <= n35043_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:694:26  */
  assign dyn_dyn_arb_1_n35074 = dyn_dyn_arb_1_arb_agent_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:685:5  */
  dyn_arb_6_3 dyn_dyn_arb_1 (
    .clk(clk),
    .rst_n(rst_n),
    .bus_lock_in(lock_in),
    .arb_agent_out(dyn_dyn_arb_1_arb_agent_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:700:22  */
  assign n35079_o = arb_type_in == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:700:7  */
  assign n35080_o = n35079_o ? dyn_arb_prior : prior_counter_arb_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:711:14  */
  assign n35083_o = prior == prior_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:711:5  */
  assign n35086_o = n35083_o ? 1'b1 : 1'b0;
endmodule

module round_robin_arb_4
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [3:0] req_i,
   input  ack_i,
   output [3:0] grant_comb_o,
   output [3:0] grant_o);
  wire [7:0] r;
  wire [7:0] rin;
  wire [3:0] n34731_o;
  wire [3:0] n34733_o;
  wire [3:0] n34734_o;
  wire [3:0] n34735_o;
  wire [3:0] n34736_o;
  wire [3:0] n34737_o;
  wire [3:0] n34738_o;
  wire [3:0] n34740_o;
  wire [3:0] n34741_o;
  wire [3:0] n34742_o;
  wire [3:0] n34744_o;
  wire [3:0] n34745_o;
  wire n34747_o;
  wire [3:0] n34748_o;
  wire [3:0] n34749_o;
  wire n34751_o;
  wire n34752_o;
  wire n34754_o;
  wire [3:0] n34755_o;
  wire [3:0] n34756_o;
  wire [7:0] n34757_o;
  wire [7:0] n34758_o;
  wire [3:0] n34759_o;
  wire [3:0] n34760_o;
  wire n34764_o;
  wire [7:0] n34767_o;
  wire [7:0] n34773_o;
  reg [7:0] n34774_q;
  assign grant_comb_o = n34759_o;
  assign grant_o = n34760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:32:10  */
  assign r = n34774_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:32:13  */
  assign rin = n34758_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:62  */
  assign n34731_o = r[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:72  */
  assign n34733_o = n34731_o - 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:82  */
  assign n34734_o = r[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:77  */
  assign n34735_o = n34733_o | n34734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:28  */
  assign n34736_o = ~n34735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:24  */
  assign n34737_o = req_i & n34736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:55:59  */
  assign n34738_o = ~n34737_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:55:75  */
  assign n34740_o = n34738_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:55:28  */
  assign n34741_o = n34737_o & n34740_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:60:55  */
  assign n34742_o = ~req_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:60:67  */
  assign n34744_o = n34742_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:60:24  */
  assign n34745_o = req_i & n34744_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:65:28  */
  assign n34747_o = n34737_o != 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:65:5  */
  assign n34748_o = n34747_o ? n34741_o : n34745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:19  */
  assign n34749_o = r[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:26  */
  assign n34751_o = n34749_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:30  */
  assign n34752_o = n34751_o | ack_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:75:24  */
  assign n34754_o = n34748_o != 4'b0000;
  assign n34755_o = r[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:75:7  */
  assign n34756_o = n34754_o ? n34748_o : n34755_o;
  assign n34757_o = {n34756_o, n34748_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:5  */
  assign n34758_o = n34752_o ? n34757_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:84:23  */
  assign n34759_o = n34758_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:85:23  */
  assign n34760_o = r[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:95:18  */
  assign n34764_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:99:9  */
  assign n34767_o = init_i ? 8'b00000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:97:5  */
  assign n34773_o = en_i ? n34767_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:97:5  */
  always @(posedge clk_i or posedge n34764_o)
    if (n34764_o)
      n34774_q <= 8'b00000000;
    else
      n34774_q <= n34773_o;
endmodule

module round_robin_arb_2
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [1:0] req_i,
   input  ack_i,
   output [1:0] grant_comb_o,
   output [1:0] grant_o);
  wire [3:0] r;
  wire [3:0] rin;
  wire [1:0] n34679_o;
  wire [1:0] n34681_o;
  wire [1:0] n34682_o;
  wire [1:0] n34683_o;
  wire [1:0] n34684_o;
  wire [1:0] n34685_o;
  wire [1:0] n34686_o;
  wire [1:0] n34688_o;
  wire [1:0] n34689_o;
  wire [1:0] n34690_o;
  wire [1:0] n34692_o;
  wire [1:0] n34693_o;
  wire n34695_o;
  wire [1:0] n34696_o;
  wire [1:0] n34697_o;
  wire n34699_o;
  wire n34700_o;
  wire n34702_o;
  wire [1:0] n34703_o;
  wire [1:0] n34704_o;
  wire [3:0] n34705_o;
  wire [3:0] n34706_o;
  wire [1:0] n34707_o;
  wire [1:0] n34708_o;
  wire n34712_o;
  wire [3:0] n34715_o;
  wire [3:0] n34721_o;
  reg [3:0] n34722_q;
  assign grant_comb_o = n34707_o;
  assign grant_o = n34708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:32:10  */
  assign r = n34722_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:32:13  */
  assign rin = n34706_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:62  */
  assign n34679_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:72  */
  assign n34681_o = n34679_o - 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:82  */
  assign n34682_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:77  */
  assign n34683_o = n34681_o | n34682_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:28  */
  assign n34684_o = ~n34683_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:24  */
  assign n34685_o = req_i & n34684_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:55:59  */
  assign n34686_o = ~n34685_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:55:75  */
  assign n34688_o = n34686_o + 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:55:28  */
  assign n34689_o = n34685_o & n34688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:60:55  */
  assign n34690_o = ~req_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:60:67  */
  assign n34692_o = n34690_o + 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:60:24  */
  assign n34693_o = req_i & n34692_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:65:28  */
  assign n34695_o = n34685_o != 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:65:5  */
  assign n34696_o = n34695_o ? n34689_o : n34693_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:19  */
  assign n34697_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:26  */
  assign n34699_o = n34697_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:30  */
  assign n34700_o = n34699_o | ack_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:75:24  */
  assign n34702_o = n34696_o != 2'b00;
  assign n34703_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:75:7  */
  assign n34704_o = n34702_o ? n34696_o : n34703_o;
  assign n34705_o = {n34704_o, n34696_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:5  */
  assign n34706_o = n34700_o ? n34705_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:84:23  */
  assign n34707_o = n34706_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:85:23  */
  assign n34708_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:95:18  */
  assign n34712_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:99:9  */
  assign n34715_o = init_i ? 4'b0000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:97:5  */
  assign n34721_o = en_i ? n34715_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:97:5  */
  always @(posedge clk_i or posedge n34712_o)
    if (n34712_o)
      n34722_q <= 4'b0000;
    else
      n34722_q <= n34721_o;
endmodule

module hibi_dma_gif_mux
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [4:0] m0_gif_req_i_addr,
   input  [21:0] m0_gif_req_i_wdata,
   input  m0_gif_req_i_wr,
   input  m0_gif_req_i_rd,
   input  [4:0] m1_gif_req_i_addr,
   input  [21:0] m1_gif_req_i_wdata,
   input  m1_gif_req_i_wr,
   input  m1_gif_req_i_rd,
   input  [21:0] mux_gif_rsp_i_rdata,
   input  mux_gif_rsp_i_ack,
   output [21:0] m0_gif_rsp_o_rdata,
   output m0_gif_rsp_o_ack,
   output [21:0] m1_gif_rsp_o_rdata,
   output m1_gif_rsp_o_ack,
   output [4:0] mux_gif_req_o_addr,
   output [21:0] mux_gif_req_o_wdata,
   output mux_gif_req_o_wr,
   output mux_gif_req_o_rd);
  wire [28:0] n34589_o;
  wire [21:0] n34591_o;
  wire n34592_o;
  wire [28:0] n34593_o;
  wire [21:0] n34595_o;
  wire n34596_o;
  wire [4:0] n34598_o;
  wire [21:0] n34599_o;
  wire n34600_o;
  wire n34601_o;
  wire [22:0] n34602_o;
  wire [30:0] r;
  wire [30:0] rin;
  wire n34607_o;
  wire n34608_o;
  wire n34609_o;
  wire n34610_o;
  wire n34611_o;
  wire n34612_o;
  wire [28:0] n34613_o;
  wire [28:0] n34614_o;
  wire [1:0] n34615_o;
  wire [30:0] n34616_o;
  wire n34617_o;
  wire n34620_o;
  wire n34621_o;
  wire n34623_o;
  wire n34624_o;
  wire n34626_o;
  wire n34628_o;
  wire n34632_o;
  wire [1:0] n34633_o;
  wire n34634_o;
  reg n34635_o;
  wire n34636_o;
  reg n34637_o;
  wire [30:0] n34639_o;
  wire n34642_o;
  wire n34643_o;
  wire [28:0] n34644_o;
  wire [28:0] n34645_o;
  wire [21:0] n34646_o;
  wire [21:0] n34647_o;
  wire n34648_o;
  wire n34649_o;
  wire n34650_o;
  wire n34651_o;
  wire n34653_o;
  wire n34654_o;
  wire n34655_o;
  wire n34658_o;
  wire [30:0] n34661_o;
  wire [30:0] n34667_o;
  reg [30:0] n34668_q;
  wire [22:0] n34669_o;
  wire [22:0] n34670_o;
  assign m0_gif_rsp_o_rdata = n34591_o;
  assign m0_gif_rsp_o_ack = n34592_o;
  assign m1_gif_rsp_o_rdata = n34595_o;
  assign m1_gif_rsp_o_ack = n34596_o;
  assign mux_gif_req_o_addr = n34598_o;
  assign mux_gif_req_o_wdata = n34599_o;
  assign mux_gif_req_o_wr = n34600_o;
  assign mux_gif_req_o_rd = n34601_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:42:5  */
  assign n34589_o = {m0_gif_req_i_rd, m0_gif_req_i_wr, m0_gif_req_i_wdata, m0_gif_req_i_addr};
  assign n34591_o = n34669_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:150:5  */
  assign n34592_o = n34669_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:146:3  */
  assign n34593_o = {m1_gif_req_i_rd, m1_gif_req_i_wr, m1_gif_req_i_wdata, m1_gif_req_i_addr};
  assign n34595_o = n34670_o[21:0];
  assign n34596_o = n34670_o[22];
  assign n34598_o = n34644_o[4:0];
  assign n34599_o = n34644_o[26:5];
  assign n34600_o = n34644_o[27];
  assign n34601_o = n34644_o[28];
  assign n34602_o = {mux_gif_rsp_i_ack, mux_gif_rsp_i_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:57:10  */
  assign r = n34668_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:57:13  */
  assign rin = n34639_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:70:31  */
  assign n34607_o = n34589_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:70:50  */
  assign n34608_o = n34589_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:70:34  */
  assign n34609_o = n34607_o | n34608_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:71:31  */
  assign n34610_o = n34593_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:71:50  */
  assign n34611_o = n34593_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:71:34  */
  assign n34612_o = n34610_o | n34611_o;
  assign n34613_o = r[30:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:75:5  */
  assign n34614_o = n34612_o ? n34593_o : n34613_o;
  assign n34615_o = r[1:0];
  assign n34616_o = {n34614_o, n34615_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:85:12  */
  assign n34617_o = n34616_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:89:35  */
  assign n34620_o = ~n34609_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:89:41  */
  assign n34621_o = n34620_o & n34612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:89:22  */
  assign n34623_o = n34621_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:93:41  */
  assign n34624_o = n34609_o & n34612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:93:22  */
  assign n34626_o = n34624_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:86:7  */
  assign n34628_o = n34617_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:97:7  */
  assign n34632_o = n34617_o == 1'b1;
  assign n34633_o = {n34632_o, n34628_o};
  assign n34634_o = r[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:85:5  */
  always @*
    case (n34633_o)
      2'b10: n34635_o = 1'b0;
      2'b01: n34635_o = n34626_o;
      default: n34635_o = n34634_o;
    endcase
  assign n34636_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:85:5  */
  always @*
    case (n34633_o)
      2'b10: n34637_o = 1'b1;
      2'b01: n34637_o = n34623_o;
      default: n34637_o = n34636_o;
    endcase
  assign n34639_o = {n34614_o, n34637_o, n34635_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:106:47  */
  assign n34642_o = rin[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:106:55  */
  assign n34643_o = ~n34642_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:106:38  */
  assign n34644_o = n34643_o ? n34589_o : n34645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:106:70  */
  assign n34645_o = rin[30:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:108:39  */
  assign n34646_o = n34602_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:109:39  */
  assign n34647_o = n34602_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:111:39  */
  assign n34648_o = n34602_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:111:50  */
  assign n34649_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:111:58  */
  assign n34650_o = ~n34649_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:111:43  */
  assign n34651_o = n34650_o ? n34648_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:112:39  */
  assign n34653_o = n34602_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:112:50  */
  assign n34654_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:112:43  */
  assign n34655_o = n34654_o ? n34653_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:119:18  */
  assign n34658_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:123:9  */
  assign n34661_o = init_i ? 31'b0000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:121:5  */
  assign n34667_o = en_i ? n34661_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:121:5  */
  always @(posedge clk_i or posedge n34658_o)
    if (n34658_o)
      n34668_q <= 31'b0000000000000000000000000000000;
    else
      n34668_q <= n34667_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:119:5  */
  assign n34669_o = {n34651_o, n34646_o};
  assign n34670_o = {n34655_o, n34647_o};
endmodule

module hibi_dma_ctrl
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [21:0] gif_rsp_i_rdata,
   input  gif_rsp_i_ack,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [4:0] gif_req_o_addr,
   output [21:0] gif_req_o_wdata,
   output gif_req_o_wr,
   output gif_req_o_rd,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire [4:0] n34434_o;
  wire [21:0] n34435_o;
  wire n34436_o;
  wire n34437_o;
  wire [22:0] n34438_o;
  wire n34440_o;
  wire [31:0] n34441_o;
  wire [4:0] n34442_o;
  wire n34443_o;
  wire [1:0] n34444_o;
  wire n34446_o;
  wire [39:0] n34447_o;
  wire [71:0] r;
  wire [71:0] rin;
  wire [2:0] n34459_o;
  wire n34460_o;
  wire n34461_o;
  wire [2:0] n34464_o;
  wire [2:0] n34465_o;
  wire n34466_o;
  wire n34468_o;
  wire n34469_o;
  wire n34470_o;
  wire n34471_o;
  wire n34472_o;
  wire n34473_o;
  wire n34474_o;
  wire n34477_o;
  wire [4:0] n34478_o;
  wire [4:0] n34479_o;
  wire n34481_o;
  wire [4:0] n34483_o;
  wire n34485_o;
  wire [2:0] n34488_o;
  wire [2:0] n34489_o;
  wire n34490_o;
  wire [2:0] n34491_o;
  wire n34492_o;
  wire [7:0] n34493_o;
  wire [7:0] n34494_o;
  wire [7:0] n34495_o;
  wire n34496_o;
  wire [1:0] n34497_o;
  wire [7:0] n34498_o;
  wire [7:0] n34499_o;
  wire n34500_o;
  wire n34501_o;
  wire n34502_o;
  wire n34503_o;
  wire n34505_o;
  wire [21:0] n34507_o;
  wire n34511_o;
  wire [31:0] n34512_o;
  wire n34514_o;
  wire n34515_o;
  wire [5:0] n34519_o;
  wire n34520_o;
  wire n34521_o;
  wire [4:0] n34522_o;
  wire [5:0] n34523_o;
  wire [5:0] n34524_o;
  wire n34526_o;
  wire n34528_o;
  wire [38:0] n34529_o;
  wire n34530_o;
  wire n34531_o;
  wire n34532_o;
  wire n34533_o;
  wire [21:0] n34536_o;
  wire [31:0] n34537_o;
  wire [2:0] n34539_o;
  wire [2:0] n34540_o;
  wire [31:0] n34541_o;
  wire [31:0] n34542_o;
  wire n34543_o;
  wire n34545_o;
  wire [4:0] n34546_o;
  wire [2:0] n34547_o;
  wire [2:0] n34548_o;
  reg [2:0] n34549_o;
  wire [4:0] n34550_o;
  wire [4:0] n34551_o;
  reg [4:0] n34552_o;
  wire [21:0] n34553_o;
  reg [21:0] n34554_o;
  reg n34555_o;
  reg n34556_o;
  reg n34557_o;
  wire n34558_o;
  reg n34559_o;
  wire [31:0] n34560_o;
  reg [31:0] n34561_o;
  wire [4:0] n34562_o;
  wire [4:0] n34563_o;
  reg [4:0] n34564_o;
  wire n34565_o;
  reg n34566_o;
  wire [38:0] n34571_o;
  wire n34572_o;
  wire [28:0] n34573_o;
  wire [71:0] n34574_o;
  wire n34578_o;
  wire [71:0] n34581_o;
  wire [71:0] n34587_o;
  reg [71:0] n34588_q;
  assign gif_req_o_addr = n34434_o;
  assign gif_req_o_wdata = n34435_o;
  assign gif_req_o_wr = n34436_o;
  assign gif_req_o_rd = n34437_o;
  assign agent_msg_txreq_o_av = n34440_o;
  assign agent_msg_txreq_o_data = n34441_o;
  assign agent_msg_txreq_o_comm = n34442_o;
  assign agent_msg_txreq_o_we = n34443_o;
  assign agent_msg_rxreq_o_re = n34446_o;
  assign n34434_o = n34573_o[4:0];
  assign n34435_o = n34573_o[26:5];
  assign n34436_o = n34573_o[27];
  assign n34437_o = n34573_o[28];
  assign n34438_o = {gif_rsp_i_ack, gif_rsp_i_rdata};
  assign n34440_o = n34571_o[0];
  assign n34441_o = n34571_o[32:1];
  assign n34442_o = n34571_o[37:33];
  assign n34443_o = n34571_o[38];
  assign n34444_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  assign n34446_o = n34572_o;
  assign n34447_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:66:10  */
  assign r = n34588_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:66:13  */
  assign rin = n34574_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:12  */
  assign n34459_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:86:44  */
  assign n34460_o = n34447_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:86:50  */
  assign n34461_o = ~n34460_o;
  assign n34464_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:86:23  */
  assign n34465_o = n34461_o ? 3'b001 : n34464_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:86:23  */
  assign n34466_o = n34461_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:86:7  */
  assign n34468_o = n34459_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:44  */
  assign n34469_o = n34447_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:62  */
  assign n34470_o = r[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:73  */
  assign n34471_o = n34470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:104  */
  assign n34472_o = n34447_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:82  */
  assign n34473_o = n34471_o & n34472_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:56  */
  assign n34474_o = n34469_o | n34473_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:95:46  */
  assign n34477_o = n34447_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:96:70  */
  assign n34478_o = n34447_o[5:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:97:48  */
  assign n34479_o = n34447_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:97:53  */
  assign n34481_o = n34479_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:99:51  */
  assign n34483_o = n34447_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:99:56  */
  assign n34485_o = n34483_o == 5'b00101;
  assign n34488_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:99:27  */
  assign n34489_o = n34485_o ? 3'b011 : n34488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:99:27  */
  assign n34490_o = n34485_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:97:27  */
  assign n34491_o = n34481_o ? 3'b010 : n34489_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:97:27  */
  assign n34492_o = n34481_o ? 1'b0 : n34490_o;
  assign n34493_o = {n34478_o, n34491_o};
  assign n34494_o = r[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:95:25  */
  assign n34495_o = n34477_o ? n34493_o : n34494_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:95:25  */
  assign n34496_o = n34477_o ? n34492_o : 1'b0;
  assign n34497_o = {1'b1, n34496_o};
  assign n34498_o = r[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:23  */
  assign n34499_o = n34474_o ? n34498_o : n34495_o;
  assign n34500_o = n34497_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:23  */
  assign n34501_o = n34474_o ? 1'b0 : n34500_o;
  assign n34502_o = n34497_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:23  */
  assign n34503_o = n34474_o ? 1'b0 : n34502_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:7  */
  assign n34505_o = n34459_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:107:70  */
  assign n34507_o = n34447_o[22:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:106:7  */
  assign n34511_o = n34459_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:111:66  */
  assign n34512_o = n34447_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:115:44  */
  assign n34514_o = n34444_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:115:49  */
  assign n34515_o = ~n34514_o;
  assign n34519_o = {1'b1, 5'b00010};
  assign n34520_o = r[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:115:23  */
  assign n34521_o = n34515_o ? 1'b1 : n34520_o;
  assign n34522_o = r[70:66];
  assign n34523_o = {1'b0, n34522_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:115:23  */
  assign n34524_o = n34515_o ? n34519_o : n34523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:111:7  */
  assign n34526_o = n34459_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:44  */
  assign n34528_o = n34444_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:61  */
  assign n34529_o = r[71:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:72  */
  assign n34530_o = n34529_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:103  */
  assign n34531_o = n34444_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:81  */
  assign n34532_o = n34530_o & n34531_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:55  */
  assign n34533_o = n34528_o | n34532_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:126:92  */
  assign n34536_o = n34438_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:126:66  */
  assign n34537_o = {10'b0, n34536_o};  //  uext
  assign n34539_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:23  */
  assign n34540_o = n34533_o ? n34539_o : 3'b000;
  assign n34541_o = r[65:34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:23  */
  assign n34542_o = n34533_o ? n34541_o : n34537_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:23  */
  assign n34543_o = n34533_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:121:7  */
  assign n34545_o = n34459_o == 3'b101;
  assign n34546_o = {n34545_o, n34526_o, n34511_o, n34505_o, n34468_o};
  assign n34547_o = n34499_o[2:0];
  assign n34548_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34546_o)
      5'b10000: n34549_o = n34540_o;
      5'b01000: n34549_o = 3'b101;
      5'b00100: n34549_o = 3'b000;
      5'b00010: n34549_o = n34547_o;
      5'b00001: n34549_o = n34465_o;
      default: n34549_o = n34548_o;
    endcase
  assign n34550_o = n34499_o[7:3];
  assign n34551_o = r[7:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34546_o)
      5'b10000: n34552_o = n34551_o;
      5'b01000: n34552_o = n34551_o;
      5'b00100: n34552_o = n34551_o;
      5'b00010: n34552_o = n34550_o;
      5'b00001: n34552_o = n34551_o;
      default: n34552_o = n34551_o;
    endcase
  assign n34553_o = r[29:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34546_o)
      5'b10000: n34554_o = n34553_o;
      5'b01000: n34554_o = n34553_o;
      5'b00100: n34554_o = n34507_o;
      5'b00010: n34554_o = n34553_o;
      5'b00001: n34554_o = n34553_o;
      default: n34554_o = n34553_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34546_o)
      5'b10000: n34555_o = 1'b0;
      5'b01000: n34555_o = 1'b0;
      5'b00100: n34555_o = 1'b1;
      5'b00010: n34555_o = 1'b0;
      5'b00001: n34555_o = 1'b0;
      default: n34555_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34546_o)
      5'b10000: n34556_o = 1'b0;
      5'b01000: n34556_o = 1'b0;
      5'b00100: n34556_o = 1'b0;
      5'b00010: n34556_o = n34501_o;
      5'b00001: n34556_o = 1'b0;
      default: n34556_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34546_o)
      5'b10000: n34557_o = 1'b0;
      5'b01000: n34557_o = 1'b0;
      5'b00100: n34557_o = 1'b0;
      5'b00010: n34557_o = n34503_o;
      5'b00001: n34557_o = n34466_o;
      default: n34557_o = 1'b0;
    endcase
  assign n34558_o = r[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34546_o)
      5'b10000: n34559_o = 1'b0;
      5'b01000: n34559_o = n34521_o;
      5'b00100: n34559_o = n34558_o;
      5'b00010: n34559_o = n34558_o;
      5'b00001: n34559_o = n34558_o;
      default: n34559_o = n34558_o;
    endcase
  assign n34560_o = r[65:34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34546_o)
      5'b10000: n34561_o = n34542_o;
      5'b01000: n34561_o = n34512_o;
      5'b00100: n34561_o = n34560_o;
      5'b00010: n34561_o = n34560_o;
      5'b00001: n34561_o = n34560_o;
      default: n34561_o = n34560_o;
    endcase
  assign n34562_o = n34524_o[4:0];
  assign n34563_o = r[70:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34546_o)
      5'b10000: n34564_o = n34563_o;
      5'b01000: n34564_o = n34562_o;
      5'b00100: n34564_o = n34563_o;
      5'b00010: n34564_o = n34563_o;
      5'b00001: n34564_o = n34563_o;
      default: n34564_o = n34563_o;
    endcase
  assign n34565_o = n34524_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34546_o)
      5'b10000: n34566_o = n34543_o;
      5'b01000: n34566_o = n34565_o;
      5'b00100: n34566_o = 1'b0;
      5'b00010: n34566_o = 1'b0;
      5'b00001: n34566_o = 1'b0;
      default: n34566_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:136:28  */
  assign n34571_o = r[71:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:137:28  */
  assign n34572_o = r[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:138:28  */
  assign n34573_o = r[31:3];
  assign n34574_o = {n34566_o, n34564_o, n34561_o, n34559_o, n34557_o, n34556_o, n34555_o, n34554_o, n34552_o, n34549_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:148:18  */
  assign n34578_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:152:9  */
  assign n34581_o = init_i ? 72'b000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:150:5  */
  assign n34587_o = en_i ? n34581_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:150:5  */
  always @(posedge clk_i or posedge n34578_o)
    if (n34578_o)
      n34588_q <= 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n34588_q <= n34587_o;
endmodule

module hibi_dma_core_3
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [3:0] ctrl_i,
   input  [195:0] cfg_i,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   output [3:0] status_o,
   output [15:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re);
  wire [15:0] n32305_o;
  wire n32306_o;
  wire n32307_o;
  wire [31:0] n32308_o;
  wire n32310_o;
  wire [31:0] n32311_o;
  wire [4:0] n32312_o;
  wire n32313_o;
  wire [1:0] n32314_o;
  wire n32316_o;
  wire [39:0] n32317_o;
  wire [3:0] tx_arbi0_grant;
  wire [3:0] tx_arb_req;
  wire tx_arb_ack;
  wire [1384:0] r;
  wire [1384:0] rin;
  wire [3:0] tx_arbi0_grant_comb_o;
  wire [3:0] tx_arbi0_grant_o;
  wire n32333_o;
  wire n32337_o;
  wire n32341_o;
  wire [31:0] n32343_o;
  wire n32344_o;
  wire n32347_o;
  wire n32349_o;
  wire [31:0] n32350_o;
  wire n32351_o;
  wire n32352_o;
  wire n32353_o;
  wire n32354_o;
  wire n32355_o;
  wire n32356_o;
  wire n32357_o;
  wire n32360_o;
  wire n32362_o;
  wire [31:0] n32363_o;
  wire n32364_o;
  wire n32365_o;
  wire n32366_o;
  wire n32367_o;
  wire n32368_o;
  wire n32369_o;
  wire n32370_o;
  wire n32375_o;
  wire [31:0] n32376_o;
  wire n32378_o;
  wire n32379_o;
  wire n32381_o;
  wire n32382_o;
  wire [31:0] n32388_o;
  wire [1:0] n32389_o;
  wire [51:0] n32390_o;
  wire [1:0] n32391_o;
  wire n32393_o;
  wire [88:0] n32394_o;
  wire [44:0] n32395_o;
  wire [17:0] n32396_o;
  wire n32397_o;
  wire [88:0] n32398_o;
  wire n32399_o;
  wire [1:0] n32401_o;
  wire [88:0] n32403_o;
  wire [44:0] n32404_o;
  wire [2:0] n32405_o;
  wire [2:0] n32408_o;
  wire [31:0] n32411_o;
  wire [1211:0] n32412_o;
  wire [88:0] n32414_o;
  wire [44:0] n32415_o;
  wire [2:0] n32416_o;
  wire [2:0] n32418_o;
  wire [88:0] n32419_o;
  wire [44:0] n32420_o;
  wire [9:0] n32421_o;
  wire [9:0] n32423_o;
  wire [88:0] n32424_o;
  wire [44:0] n32425_o;
  wire [3:0] n32426_o;
  wire [3:0] n32428_o;
  wire [6:0] n32429_o;
  wire [9:0] n32430_o;
  wire [9:0] n32431_o;
  wire [6:0] n32432_o;
  wire [6:0] n32433_o;
  wire [1211:0] n32434_o;
  wire [1211:0] n32435_o;
  wire n32437_o;
  wire n32439_o;
  wire n32440_o;
  wire n32441_o;
  wire n32443_o;
  wire [2:0] n32445_o;
  wire [9:0] n32447_o;
  wire [57:0] n32449_o;
  wire [31:0] n32450_o;
  wire [51:0] n32452_o;
  wire n32453_o;
  wire n32454_o;
  wire n32455_o;
  wire n32456_o;
  wire n32457_o;
  wire [1:0] n32459_o;
  wire [51:0] n32461_o;
  wire [44:0] n32462_o;
  wire [2:0] n32463_o;
  wire [2:0] n32466_o;
  wire [31:0] n32469_o;
  wire [51:0] n32471_o;
  wire [44:0] n32472_o;
  wire [2:0] n32473_o;
  wire [2:0] n32475_o;
  wire [51:0] n32476_o;
  wire [44:0] n32477_o;
  wire [9:0] n32478_o;
  wire [9:0] n32480_o;
  wire [51:0] n32481_o;
  wire [44:0] n32482_o;
  wire [3:0] n32483_o;
  wire [3:0] n32485_o;
  wire [6:0] n32486_o;
  wire [9:0] n32487_o;
  wire [9:0] n32488_o;
  wire [6:0] n32489_o;
  wire [6:0] n32490_o;
  wire [2:0] n32493_o;
  wire [21:0] n32494_o;
  wire [9:0] n32495_o;
  wire [88:0] n32496_o;
  wire [38:0] n32497_o;
  wire n32498_o;
  wire [88:0] n32499_o;
  wire [38:0] n32500_o;
  wire n32501_o;
  wire n32502_o;
  wire n32503_o;
  wire [88:0] n32504_o;
  wire [44:0] n32505_o;
  wire [2:0] n32506_o;
  wire [2:0] n32508_o;
  wire [88:0] n32509_o;
  wire [44:0] n32510_o;
  wire [9:0] n32511_o;
  wire [9:0] n32513_o;
  wire [88:0] n32514_o;
  wire [44:0] n32515_o;
  wire [3:0] n32516_o;
  wire [3:0] n32518_o;
  wire [16:0] n32519_o;
  wire [16:0] n32520_o;
  wire [16:0] n32521_o;
  wire n32522_o;
  wire [51:0] n32523_o;
  wire [44:0] n32524_o;
  wire [17:0] n32525_o;
  wire n32526_o;
  wire [51:0] n32527_o;
  wire [44:0] n32528_o;
  wire [2:0] n32529_o;
  wire [2:0] n32531_o;
  wire [51:0] n32532_o;
  wire [44:0] n32533_o;
  wire [9:0] n32534_o;
  wire [9:0] n32536_o;
  wire [51:0] n32537_o;
  wire [44:0] n32538_o;
  wire [3:0] n32539_o;
  wire [3:0] n32541_o;
  wire [16:0] n32542_o;
  wire [16:0] n32543_o;
  wire [16:0] n32544_o;
  wire [16:0] n32545_o;
  wire [16:0] n32546_o;
  wire n32547_o;
  wire n32548_o;
  wire [48:0] n32549_o;
  wire [9:0] n32550_o;
  wire n32552_o;
  wire n32553_o;
  wire [48:0] n32556_o;
  wire [9:0] n32557_o;
  wire [48:0] n32558_o;
  wire [9:0] n32559_o;
  wire [48:0] n32560_o;
  wire [15:0] n32561_o;
  wire [48:0] n32562_o;
  wire n32563_o;
  wire n32564_o;
  wire [48:0] n32566_o;
  wire [9:0] n32567_o;
  wire n32569_o;
  wire [3:0] n32570_o;
  wire [3:0] n32571_o;
  wire [23:0] n32572_o;
  wire [16:0] n32573_o;
  wire [1:0] n32574_o;
  wire [23:0] n32575_o;
  wire [23:0] n32576_o;
  wire [23:0] n32577_o;
  wire [23:0] n32578_o;
  wire [23:0] n32579_o;
  wire [23:0] n32580_o;
  wire [16:0] n32581_o;
  wire [16:0] n32582_o;
  wire [16:0] n32583_o;
  wire [16:0] n32584_o;
  wire [16:0] n32585_o;
  wire [16:0] n32586_o;
  wire [1:0] n32587_o;
  wire [1:0] n32588_o;
  wire [1:0] n32589_o;
  wire [1:0] n32590_o;
  wire [1:0] n32591_o;
  wire [1:0] n32592_o;
  wire [2:0] n32608_o;
  wire [2:0] n32609_o;
  wire [2:0] n32610_o;
  wire [2:0] n32611_o;
  wire [2:0] n32612_o;
  wire n32613_o;
  wire n32614_o;
  wire n32615_o;
  wire n32616_o;
  wire n32617_o;
  wire n32618_o;
  wire n32619_o;
  wire [48:0] n32620_o;
  wire [9:0] n32621_o;
  wire n32623_o;
  wire n32624_o;
  wire [48:0] n32627_o;
  wire [9:0] n32628_o;
  wire [48:0] n32629_o;
  wire [9:0] n32630_o;
  wire [48:0] n32631_o;
  wire [15:0] n32632_o;
  wire [48:0] n32633_o;
  wire n32634_o;
  wire n32635_o;
  wire [48:0] n32637_o;
  wire [9:0] n32638_o;
  wire n32640_o;
  wire [3:0] n32641_o;
  wire [3:0] n32642_o;
  wire [23:0] n32643_o;
  wire [16:0] n32644_o;
  wire [1:0] n32645_o;
  wire [23:0] n32646_o;
  wire [23:0] n32647_o;
  wire [23:0] n32648_o;
  wire [23:0] n32649_o;
  wire [23:0] n32650_o;
  wire [23:0] n32651_o;
  wire [16:0] n32652_o;
  wire [16:0] n32653_o;
  wire [16:0] n32654_o;
  wire [16:0] n32655_o;
  wire [16:0] n32656_o;
  wire [16:0] n32657_o;
  wire [1:0] n32658_o;
  wire [1:0] n32659_o;
  wire [1:0] n32660_o;
  wire [1:0] n32661_o;
  wire [1:0] n32662_o;
  wire [1:0] n32663_o;
  wire [2:0] n32679_o;
  wire [2:0] n32680_o;
  wire [2:0] n32681_o;
  wire [2:0] n32682_o;
  wire [2:0] n32683_o;
  wire [255:0] n32684_o;
  wire [255:0] n32685_o;
  wire [255:0] n32686_o;
  wire [255:0] n32687_o;
  wire [255:0] n32688_o;
  wire n32689_o;
  wire n32690_o;
  wire n32691_o;
  wire n32692_o;
  wire n32693_o;
  wire n32694_o;
  wire n32695_o;
  wire [48:0] n32696_o;
  wire [9:0] n32697_o;
  wire n32699_o;
  wire n32700_o;
  wire [48:0] n32703_o;
  wire [9:0] n32704_o;
  wire [48:0] n32705_o;
  wire [9:0] n32706_o;
  wire [48:0] n32707_o;
  wire [15:0] n32708_o;
  wire [48:0] n32709_o;
  wire n32710_o;
  wire n32711_o;
  wire [48:0] n32713_o;
  wire [9:0] n32714_o;
  wire n32716_o;
  wire [3:0] n32717_o;
  wire [3:0] n32718_o;
  wire [23:0] n32719_o;
  wire [16:0] n32720_o;
  wire [1:0] n32721_o;
  wire [23:0] n32722_o;
  wire [23:0] n32723_o;
  wire [23:0] n32724_o;
  wire [23:0] n32725_o;
  wire [23:0] n32726_o;
  wire [23:0] n32727_o;
  wire [16:0] n32728_o;
  wire [16:0] n32729_o;
  wire [16:0] n32730_o;
  wire [16:0] n32731_o;
  wire [16:0] n32732_o;
  wire [16:0] n32733_o;
  wire [1:0] n32734_o;
  wire [1:0] n32735_o;
  wire [1:0] n32736_o;
  wire [1:0] n32737_o;
  wire [1:0] n32738_o;
  wire [1:0] n32739_o;
  wire [2:0] n32755_o;
  wire [2:0] n32756_o;
  wire [2:0] n32757_o;
  wire [2:0] n32758_o;
  wire [2:0] n32759_o;
  wire [255:0] n32760_o;
  wire [255:0] n32761_o;
  wire [255:0] n32762_o;
  wire [255:0] n32763_o;
  wire [255:0] n32764_o;
  wire n32765_o;
  wire n32766_o;
  wire n32767_o;
  wire n32768_o;
  wire n32769_o;
  wire n32770_o;
  wire n32771_o;
  wire [48:0] n32772_o;
  wire [9:0] n32773_o;
  wire n32775_o;
  wire n32776_o;
  wire [48:0] n32779_o;
  wire [9:0] n32780_o;
  wire [48:0] n32781_o;
  wire [9:0] n32782_o;
  wire [48:0] n32783_o;
  wire [15:0] n32784_o;
  wire [48:0] n32785_o;
  wire n32786_o;
  wire n32787_o;
  wire [48:0] n32789_o;
  wire [9:0] n32790_o;
  wire n32792_o;
  wire [3:0] n32793_o;
  wire [3:0] n32794_o;
  wire [23:0] n32795_o;
  wire [16:0] n32796_o;
  wire [1:0] n32797_o;
  wire [23:0] n32798_o;
  wire [23:0] n32799_o;
  wire [23:0] n32800_o;
  wire [23:0] n32801_o;
  wire [23:0] n32802_o;
  wire [23:0] n32803_o;
  wire [16:0] n32804_o;
  wire [16:0] n32805_o;
  wire [16:0] n32806_o;
  wire [16:0] n32807_o;
  wire [16:0] n32808_o;
  wire [16:0] n32809_o;
  wire [1:0] n32810_o;
  wire [1:0] n32811_o;
  wire [1:0] n32812_o;
  wire [1:0] n32813_o;
  wire [1:0] n32814_o;
  wire [1:0] n32815_o;
  wire [255:0] n32821_o;
  wire [255:0] n32822_o;
  wire [255:0] n32823_o;
  wire [255:0] n32824_o;
  wire [255:0] n32825_o;
  wire [2:0] n32831_o;
  wire [2:0] n32832_o;
  wire [2:0] n32833_o;
  wire [2:0] n32834_o;
  wire [2:0] n32835_o;
  wire [255:0] n32836_o;
  wire [255:0] n32837_o;
  wire [255:0] n32838_o;
  wire [255:0] n32839_o;
  wire [255:0] n32840_o;
  wire n32841_o;
  wire n32842_o;
  wire n32843_o;
  wire n32844_o;
  wire n32845_o;
  wire [1211:0] n32847_o;
  wire [302:0] n32853_o;
  wire n32854_o;
  wire [302:0] n32855_o;
  wire [44:0] n32856_o;
  wire [17:0] n32857_o;
  wire n32858_o;
  wire n32859_o;
  wire n32860_o;
  wire [302:0] n32863_o;
  wire n32864_o;
  wire [302:0] n32865_o;
  wire [44:0] n32866_o;
  wire [17:0] n32867_o;
  wire n32868_o;
  wire n32869_o;
  wire n32870_o;
  wire [302:0] n32872_o;
  wire n32873_o;
  wire [302:0] n32874_o;
  wire [44:0] n32875_o;
  wire [17:0] n32876_o;
  wire n32877_o;
  wire n32878_o;
  wire n32879_o;
  wire [302:0] n32881_o;
  wire n32882_o;
  wire [302:0] n32883_o;
  wire [44:0] n32884_o;
  wire [17:0] n32885_o;
  wire n32886_o;
  wire n32887_o;
  wire n32888_o;
  wire [3:0] n32889_o;
  wire [1384:0] n32890_o;
  wire [88:0] n32891_o;
  wire [2:0] n32892_o;
  wire n32894_o;
  wire [2:0] n32896_o;
  wire n32898_o;
  wire [1:0] n32900_o;
  wire [1384:0] n32902_o;
  wire [20:0] n32906_o;
  wire [19:0] n32907_o;
  wire [39:0] n32908_o;
  wire [1384:0] n32909_o;
  wire [88:0] n32910_o;
  wire [44:0] n32911_o;
  wire [9:0] n32912_o;
  wire n32914_o;
  wire [39:0] n32915_o;
  wire [1384:0] n32916_o;
  wire [3:0] n32917_o;
  wire [3:0] n32918_o;
  wire [19:0] n32921_o;
  wire [51:0] n32923_o;
  wire n32924_o;
  wire n32925_o;
  wire [2:0] n32929_o;
  wire n32930_o;
  wire n32931_o;
  wire n32933_o;
  wire n32934_o;
  wire [51:0] n32935_o;
  wire n32936_o;
  wire n32937_o;
  wire n32938_o;
  wire [2:0] n32942_o;
  wire n32943_o;
  wire n32944_o;
  wire n32945_o;
  wire n32946_o;
  wire n32948_o;
  wire n32949_o;
  wire [1:0] n32951_o;
  wire n32954_o;
  wire n32955_o;
  wire [88:0] n32956_o;
  wire [44:0] n32957_o;
  wire [17:0] n32958_o;
  wire [15:0] n32959_o;
  wire [15:0] n32961_o;
  wire [15:0] n32962_o;
  wire [15:0] n32963_o;
  wire [41:0] n32964_o;
  wire [1384:0] n32965_o;
  wire [88:0] n32966_o;
  wire [44:0] n32967_o;
  wire [3:0] n32968_o;
  wire n32970_o;
  wire [2:0] n32974_o;
  wire n32975_o;
  wire n32976_o;
  wire n32977_o;
  wire n32978_o;
  wire n32979_o;
  wire [15:0] n32980_o;
  wire [15:0] n32981_o;
  wire n32983_o;
  wire n32985_o;
  wire n32987_o;
  wire n32988_o;
  wire [1:0] n32992_o;
  wire [4:0] n32995_o;
  wire [9:0] n32999_o;
  wire [9:0] n33000_o;
  wire [9:0] n33001_o;
  wire [17:0] n33002_o;
  wire [31:0] n33003_o;
  wire n33004_o;
  wire [1384:0] n33005_o;
  wire [88:0] n33006_o;
  wire [44:0] n33007_o;
  wire [9:0] n33008_o;
  wire n33010_o;
  wire [9:0] n33011_o;
  wire [9:0] n33012_o;
  wire [9:0] n33013_o;
  wire [17:0] n33014_o;
  wire [31:0] n33015_o;
  wire n33016_o;
  wire [1384:0] n33017_o;
  wire [3:0] n33018_o;
  wire [3:0] n33019_o;
  wire n33020_o;
  wire [2:0] n33023_o;
  wire n33024_o;
  wire [6:0] n33025_o;
  wire [5:0] n33026_o;
  wire [2:0] n33027_o;
  wire [6:0] n33028_o;
  wire [6:0] n33029_o;
  wire [6:0] n33030_o;
  wire [6:0] n33031_o;
  wire n33032_o;
  wire n33033_o;
  wire [5:0] n33034_o;
  wire [5:0] n33035_o;
  wire n33037_o;
  wire n33038_o;
  wire n33039_o;
  wire [2:0] n33042_o;
  wire n33043_o;
  wire n33044_o;
  wire n33046_o;
  wire n33048_o;
  wire [88:0] n33049_o;
  wire [38:0] n33050_o;
  wire n33051_o;
  wire n33052_o;
  wire n33053_o;
  wire n33054_o;
  wire n33057_o;
  wire [17:0] n33058_o;
  wire [36:0] n33059_o;
  wire n33060_o;
  wire [1384:0] n33061_o;
  wire [88:0] n33062_o;
  wire [44:0] n33063_o;
  wire [3:0] n33064_o;
  wire n33066_o;
  wire [17:0] n33067_o;
  wire [36:0] n33068_o;
  wire n33069_o;
  wire [1384:0] n33070_o;
  wire [88:0] n33071_o;
  wire [44:0] n33072_o;
  wire [9:0] n33073_o;
  wire n33075_o;
  wire n33076_o;
  wire [1:0] n33078_o;
  wire [1211:0] n33080_o;
  wire [1211:0] n33083_o;
  wire [1211:0] n33084_o;
  wire [17:0] n33085_o;
  wire [36:0] n33086_o;
  wire n33087_o;
  wire [1384:0] n33088_o;
  wire [88:0] n33089_o;
  wire [44:0] n33090_o;
  wire [3:0] n33091_o;
  wire n33093_o;
  wire [1:0] n33096_o;
  wire [13:0] n33098_o;
  wire [13:0] n33099_o;
  wire [13:0] n33100_o;
  wire [17:0] n33101_o;
  wire [36:0] n33102_o;
  wire n33103_o;
  wire [1384:0] n33104_o;
  wire [88:0] n33105_o;
  wire [44:0] n33106_o;
  wire [13:0] n33110_o;
  wire [13:0] n33111_o;
  wire [13:0] n33112_o;
  wire [17:0] n33113_o;
  wire [36:0] n33114_o;
  wire n33115_o;
  wire [1384:0] n33116_o;
  wire [88:0] n33117_o;
  wire [44:0] n33118_o;
  wire [9:0] n33119_o;
  wire n33121_o;
  wire [1:0] n33123_o;
  wire [1:0] n33128_o;
  wire [2:0] n33133_o;
  wire [1211:0] n33134_o;
  wire [2:0] n33135_o;
  wire [2:0] n33136_o;
  wire [2:0] n33137_o;
  wire [2:0] n33138_o;
  wire [2:0] n33139_o;
  wire n33140_o;
  wire [1211:0] n33141_o;
  wire n33144_o;
  wire n33146_o;
  wire [6:0] n33147_o;
  reg [2:0] n33148_o;
  wire [9:0] n33149_o;
  wire [9:0] n33150_o;
  wire [9:0] n33151_o;
  wire [19:0] n33152_o;
  reg [19:0] n33153_o;
  wire [3:0] n33154_o;
  wire [3:0] n33155_o;
  wire [3:0] n33156_o;
  wire [3:0] n33157_o;
  reg [3:0] n33158_o;
  wire [2:0] n33159_o;
  wire [2:0] n33160_o;
  wire [2:0] n33161_o;
  wire [2:0] n33162_o;
  wire [2:0] n33163_o;
  reg [2:0] n33164_o;
  wire [15:0] n33165_o;
  wire [15:0] n33166_o;
  reg [15:0] n33167_o;
  wire n33168_o;
  wire n33169_o;
  reg n33170_o;
  wire n33171_o;
  reg n33172_o;
  wire n33173_o;
  reg n33174_o;
  wire [4:0] n33175_o;
  wire [4:0] n33176_o;
  reg [4:0] n33177_o;
  wire n33178_o;
  wire n33179_o;
  reg n33180_o;
  wire n33181_o;
  reg n33182_o;
  wire [1211:0] n33183_o;
  reg [1211:0] n33184_o;
  wire [31:0] n33196_o;
  reg n33199_o;
  wire [1:0] n33201_o;
  wire [1384:0] n33203_o;
  wire [51:0] n33204_o;
  wire [2:0] n33205_o;
  wire [1211:0] n33207_o;
  wire [302:0] n33213_o;
  wire n33214_o;
  wire [302:0] n33215_o;
  wire [44:0] n33216_o;
  wire [17:0] n33217_o;
  wire n33218_o;
  wire n33219_o;
  wire [302:0] n33222_o;
  wire n33223_o;
  wire [302:0] n33224_o;
  wire [44:0] n33225_o;
  wire [17:0] n33226_o;
  wire n33227_o;
  wire n33228_o;
  wire [302:0] n33230_o;
  wire n33231_o;
  wire [302:0] n33232_o;
  wire [44:0] n33233_o;
  wire [17:0] n33234_o;
  wire n33235_o;
  wire n33236_o;
  wire [302:0] n33238_o;
  wire n33239_o;
  wire [302:0] n33240_o;
  wire [44:0] n33241_o;
  wire [17:0] n33242_o;
  wire n33243_o;
  wire n33244_o;
  wire [3:0] n33245_o;
  wire n33247_o;
  wire [1211:0] n33250_o;
  wire [302:0] n33256_o;
  wire n33257_o;
  wire [302:0] n33258_o;
  wire [44:0] n33259_o;
  wire [17:0] n33260_o;
  wire n33261_o;
  wire n33262_o;
  wire [302:0] n33265_o;
  wire n33266_o;
  wire [302:0] n33267_o;
  wire [44:0] n33268_o;
  wire [17:0] n33269_o;
  wire n33270_o;
  wire n33271_o;
  wire [302:0] n33273_o;
  wire n33274_o;
  wire [302:0] n33275_o;
  wire [44:0] n33276_o;
  wire [17:0] n33277_o;
  wire n33278_o;
  wire n33279_o;
  wire [302:0] n33281_o;
  wire n33282_o;
  wire [302:0] n33283_o;
  wire [44:0] n33284_o;
  wire [17:0] n33285_o;
  wire n33286_o;
  wire n33287_o;
  wire [3:0] n33288_o;
  wire n33296_o;
  wire [1:0] n33303_o;
  wire n33307_o;
  wire n33309_o;
  wire [1:0] n33311_o;
  wire n33315_o;
  wire n33317_o;
  wire n33318_o;
  wire n33320_o;
  wire n33321_o;
  wire n33322_o;
  wire [1:0] n33324_o;
  wire n33328_o;
  wire n33330_o;
  wire n33331_o;
  wire n33333_o;
  wire n33334_o;
  wire n33335_o;
  wire [1:0] n33337_o;
  wire n33343_o;
  wire n33346_o;
  wire [18:0] n33348_o;
  wire n33349_o;
  wire [1384:0] n33350_o;
  wire [51:0] n33351_o;
  wire [1:0] n33352_o;
  wire [1:0] n33355_o;
  wire [44:0] n33358_o;
  wire n33359_o;
  wire [2:0] n33364_o;
  wire n33365_o;
  wire [50:0] n33366_o;
  wire [20:0] n33367_o;
  wire [50:0] n33368_o;
  wire [50:0] n33369_o;
  wire n33371_o;
  wire n33372_o;
  wire n33373_o;
  wire [2:0] n33376_o;
  wire n33377_o;
  wire n33378_o;
  wire n33380_o;
  wire n33381_o;
  wire [51:0] n33382_o;
  wire n33383_o;
  wire n33384_o;
  wire n33385_o;
  wire n33386_o;
  wire n33387_o;
  wire n33390_o;
  wire n33391_o;
  wire [1:0] n33392_o;
  wire [1:0] n33394_o;
  wire [17:0] n33396_o;
  wire n33397_o;
  wire [1384:0] n33398_o;
  wire [44:0] n33400_o;
  wire [17:0] n33401_o;
  wire n33402_o;
  wire n33403_o;
  wire [2:0] n33405_o;
  wire [17:0] n33406_o;
  wire n33407_o;
  wire [1384:0] n33408_o;
  wire [51:0] n33409_o;
  wire [1:0] n33410_o;
  wire [51:0] n33411_o;
  wire [1:0] n33412_o;
  wire n33413_o;
  wire [1:0] n33415_o;
  wire [51:0] n33417_o;
  wire [44:0] n33418_o;
  wire [1:0] n33421_o;
  wire [44:0] n33424_o;
  wire [17:0] n33425_o;
  wire [44:0] n33426_o;
  wire [44:0] n33427_o;
  wire [1211:0] n33428_o;
  wire [17:0] n33429_o;
  wire [2:0] n33430_o;
  wire [1384:0] n33431_o;
  wire [51:0] n33432_o;
  wire [44:0] n33433_o;
  wire [3:0] n33434_o;
  wire n33436_o;
  wire [16:0] n33441_o;
  wire [1:0] n33442_o;
  wire [1384:0] n33443_o;
  wire [88:0] n33444_o;
  wire n33445_o;
  wire n33446_o;
  wire [88:0] n33447_o;
  wire n33448_o;
  wire n33449_o;
  wire [2:0] n33453_o;
  wire n33454_o;
  wire n33455_o;
  wire [9:0] n33458_o;
  wire [9:0] n33459_o;
  wire [9:0] n33460_o;
  wire [9:0] n33461_o;
  wire [9:0] n33462_o;
  wire [16:0] n33463_o;
  wire [1:0] n33464_o;
  wire [1384:0] n33465_o;
  wire [51:0] n33466_o;
  wire [44:0] n33467_o;
  wire [9:0] n33468_o;
  wire n33470_o;
  wire [9:0] n33471_o;
  wire [9:0] n33472_o;
  wire [9:0] n33473_o;
  wire [9:0] n33474_o;
  wire [9:0] n33475_o;
  wire [16:0] n33476_o;
  wire [1:0] n33477_o;
  wire [1384:0] n33478_o;
  wire [3:0] n33479_o;
  wire [3:0] n33480_o;
  wire [6:0] n33481_o;
  wire [1:0] n33482_o;
  wire [2:0] n33483_o;
  wire [6:0] n33484_o;
  wire [6:0] n33485_o;
  wire [6:0] n33486_o;
  wire [6:0] n33487_o;
  wire [6:0] n33488_o;
  wire [6:0] n33489_o;
  wire n33490_o;
  wire [1:0] n33491_o;
  wire [1:0] n33492_o;
  wire n33493_o;
  wire n33494_o;
  wire [47:0] n33495_o;
  wire [2:0] n33496_o;
  wire [2:0] n33497_o;
  wire [19:0] n33498_o;
  wire [9:0] n33499_o;
  wire [9:0] n33500_o;
  wire [9:0] n33501_o;
  wire [9:0] n33502_o;
  wire [9:0] n33503_o;
  wire [19:0] n33504_o;
  wire [19:0] n33505_o;
  wire [6:0] n33506_o;
  wire [6:0] n33507_o;
  wire [16:0] n33508_o;
  wire [16:0] n33509_o;
  wire [16:0] n33510_o;
  wire n33511_o;
  wire n33512_o;
  wire n33513_o;
  wire n33514_o;
  wire n33515_o;
  wire [1:0] n33516_o;
  wire [1:0] n33517_o;
  wire n33518_o;
  wire n33519_o;
  wire n33520_o;
  wire n33522_o;
  wire n33523_o;
  wire [1384:0] n33524_o;
  wire [88:0] n33525_o;
  wire n33526_o;
  wire n33527_o;
  wire n33528_o;
  wire [88:0] n33529_o;
  wire n33530_o;
  wire n33531_o;
  wire n33532_o;
  wire [2:0] n33536_o;
  wire n33537_o;
  wire n33538_o;
  wire n33539_o;
  wire n33540_o;
  wire n33542_o;
  wire n33543_o;
  wire [1:0] n33545_o;
  wire n33548_o;
  wire n33549_o;
  wire [51:0] n33550_o;
  wire [44:0] n33551_o;
  wire [17:0] n33552_o;
  wire [15:0] n33553_o;
  wire [15:0] n33555_o;
  wire [15:0] n33556_o;
  wire [15:0] n33557_o;
  wire [5:0] n33558_o;
  wire [1384:0] n33559_o;
  wire [51:0] n33560_o;
  wire [44:0] n33561_o;
  wire [3:0] n33562_o;
  wire n33564_o;
  wire [9:0] n33571_o;
  wire [9:0] n33572_o;
  wire [9:0] n33573_o;
  wire [9:0] n33574_o;
  wire [9:0] n33575_o;
  wire n33576_o;
  wire [1:0] n33577_o;
  wire [1384:0] n33578_o;
  wire [51:0] n33579_o;
  wire [44:0] n33580_o;
  wire [9:0] n33581_o;
  wire n33583_o;
  wire [9:0] n33584_o;
  wire [9:0] n33585_o;
  wire [9:0] n33586_o;
  wire [9:0] n33587_o;
  wire [9:0] n33588_o;
  wire n33589_o;
  wire [1:0] n33590_o;
  wire [1384:0] n33591_o;
  wire [3:0] n33592_o;
  wire [3:0] n33593_o;
  wire n33594_o;
  wire [2:0] n33597_o;
  wire n33598_o;
  wire [9:0] n33599_o;
  wire [9:0] n33600_o;
  wire [9:0] n33601_o;
  wire [9:0] n33602_o;
  wire [9:0] n33603_o;
  wire n33604_o;
  wire [1:0] n33605_o;
  wire [1384:0] n33606_o;
  wire [51:0] n33607_o;
  wire [44:0] n33608_o;
  wire [9:0] n33609_o;
  wire n33611_o;
  wire [1:0] n33615_o;
  wire [1:0] n33620_o;
  wire [2:0] n33624_o;
  wire n33625_o;
  wire [17:0] n33626_o;
  wire [17:0] n33627_o;
  wire [1211:0] n33628_o;
  wire [25:0] n33629_o;
  wire [1212:0] n33630_o;
  wire [2:0] n33631_o;
  wire [6:0] n33632_o;
  wire [6:0] n33633_o;
  wire [6:0] n33634_o;
  wire [6:0] n33635_o;
  wire [6:0] n33636_o;
  wire [2:0] n33637_o;
  wire [25:0] n33638_o;
  wire [25:0] n33639_o;
  wire n33640_o;
  wire [1212:0] n33641_o;
  wire [1212:0] n33642_o;
  wire n33643_o;
  wire [6:0] n33644_o;
  wire [6:0] n33645_o;
  wire [6:0] n33646_o;
  wire [6:0] n33647_o;
  wire [6:0] n33648_o;
  wire [18:0] n33649_o;
  wire [25:0] n33650_o;
  wire [25:0] n33651_o;
  wire n33652_o;
  wire [1212:0] n33653_o;
  wire [1212:0] n33654_o;
  wire n33656_o;
  wire [1:0] n33659_o;
  wire [1:0] n33664_o;
  wire n33669_o;
  wire [5:0] n33670_o;
  wire [2:0] n33671_o;
  reg [2:0] n33672_o;
  wire [19:0] n33673_o;
  wire [9:0] n33674_o;
  wire [9:0] n33675_o;
  wire [9:0] n33676_o;
  wire [9:0] n33677_o;
  wire [9:0] n33678_o;
  wire [19:0] n33679_o;
  reg [19:0] n33680_o;
  wire [6:0] n33681_o;
  wire [6:0] n33682_o;
  wire [6:0] n33683_o;
  wire [6:0] n33684_o;
  wire [6:0] n33685_o;
  wire [6:0] n33686_o;
  wire [6:0] n33687_o;
  reg [6:0] n33688_o;
  wire [16:0] n33689_o;
  wire [16:0] n33690_o;
  wire [16:0] n33691_o;
  reg [16:0] n33692_o;
  wire n33693_o;
  wire n33694_o;
  wire n33695_o;
  reg n33696_o;
  wire n33697_o;
  wire n33698_o;
  wire n33699_o;
  reg n33700_o;
  wire [1:0] n33701_o;
  wire [1:0] n33702_o;
  reg [1:0] n33703_o;
  wire n33704_o;
  wire n33705_o;
  reg n33706_o;
  wire [1211:0] n33707_o;
  reg [1211:0] n33708_o;
  wire [1:0] n33719_o;
  wire [1384:0] n33721_o;
  wire [51:0] n33722_o;
  wire [44:0] n33723_o;
  wire [2:0] n33724_o;
  wire [2:0] n33727_o;
  wire [1384:0] n33730_o;
  wire [1:0] n33733_o;
  wire [1384:0] n33735_o;
  wire [88:0] n33736_o;
  wire [44:0] n33737_o;
  wire [2:0] n33738_o;
  wire [2:0] n33741_o;
  wire [1384:0] n33744_o;
  wire [1384:0] n33746_o;
  wire [88:0] n33747_o;
  wire [38:0] n33748_o;
  wire n33749_o;
  wire [1:0] n33751_o;
  wire [15:0] n33754_o;
  wire [31:0] n33755_o;
  wire [31:0] n33756_o;
  wire [88:0] n33757_o;
  wire n33758_o;
  wire [88:0] n33759_o;
  wire [44:0] n33760_o;
  wire [17:0] n33761_o;
  wire [51:0] n33762_o;
  wire [44:0] n33763_o;
  wire [17:0] n33764_o;
  wire [17:0] n33765_o;
  wire [302:0] n33766_o;
  wire n33767_o;
  wire [302:0] n33768_o;
  wire n33769_o;
  wire [302:0] n33770_o;
  wire n33771_o;
  wire [302:0] n33772_o;
  wire n33773_o;
  wire [3:0] n33774_o;
  wire [88:0] n33775_o;
  wire [38:0] n33776_o;
  wire [51:0] n33777_o;
  wire n33778_o;
  wire [15:0] n33779_o;
  wire n33780_o;
  wire n33781_o;
  wire [31:0] n33782_o;
  wire [49:0] n33783_o;
  wire [1384:0] n33784_o;
  wire n33789_o;
  wire [1384:0] n33792_o;
  wire [1384:0] n33798_o;
  reg [1384:0] n33799_q;
  wire [4:0] n33800_o;
  wire n33801_o;
  wire n33802_o;
  wire n33803_o;
  wire n33804_o;
  wire n33805_o;
  wire n33806_o;
  wire n33807_o;
  wire n33808_o;
  wire n33809_o;
  wire n33810_o;
  wire n33811_o;
  wire n33812_o;
  wire n33813_o;
  wire n33814_o;
  wire n33815_o;
  wire n33816_o;
  wire n33817_o;
  wire n33818_o;
  wire n33819_o;
  wire n33820_o;
  wire n33821_o;
  wire n33822_o;
  wire n33823_o;
  wire n33824_o;
  wire n33825_o;
  wire n33826_o;
  wire n33827_o;
  wire n33828_o;
  wire n33829_o;
  wire n33830_o;
  wire n33831_o;
  wire n33832_o;
  wire n33833_o;
  wire n33834_o;
  wire n33835_o;
  wire n33836_o;
  wire n33837_o;
  wire n33838_o;
  wire n33839_o;
  wire n33840_o;
  wire n33841_o;
  wire n33842_o;
  wire n33843_o;
  wire n33844_o;
  wire n33845_o;
  wire n33846_o;
  wire n33847_o;
  wire n33848_o;
  wire n33849_o;
  wire n33850_o;
  wire n33851_o;
  wire n33852_o;
  wire n33853_o;
  wire n33854_o;
  wire n33855_o;
  wire n33856_o;
  wire n33857_o;
  wire n33858_o;
  wire n33859_o;
  wire n33860_o;
  wire n33861_o;
  wire n33862_o;
  wire n33863_o;
  wire n33864_o;
  wire n33865_o;
  wire n33866_o;
  wire n33867_o;
  wire n33868_o;
  wire n33869_o;
  wire n33870_o;
  wire [31:0] n33871_o;
  wire [31:0] n33872_o;
  wire [31:0] n33873_o;
  wire [31:0] n33874_o;
  wire [31:0] n33875_o;
  wire [31:0] n33876_o;
  wire [31:0] n33877_o;
  wire [31:0] n33878_o;
  wire [31:0] n33879_o;
  wire [31:0] n33880_o;
  wire [31:0] n33881_o;
  wire [31:0] n33882_o;
  wire [31:0] n33883_o;
  wire [31:0] n33884_o;
  wire [31:0] n33885_o;
  wire [31:0] n33886_o;
  wire [46:0] n33887_o;
  wire [31:0] n33888_o;
  wire [31:0] n33889_o;
  wire [31:0] n33890_o;
  wire [31:0] n33891_o;
  wire [31:0] n33892_o;
  wire [31:0] n33893_o;
  wire [31:0] n33894_o;
  wire [31:0] n33895_o;
  wire [31:0] n33896_o;
  wire [31:0] n33897_o;
  wire [31:0] n33898_o;
  wire [31:0] n33899_o;
  wire [31:0] n33900_o;
  wire [31:0] n33901_o;
  wire [31:0] n33902_o;
  wire [31:0] n33903_o;
  wire [46:0] n33904_o;
  wire [31:0] n33905_o;
  wire [31:0] n33906_o;
  wire [31:0] n33907_o;
  wire [31:0] n33908_o;
  wire [31:0] n33909_o;
  wire [31:0] n33910_o;
  wire [31:0] n33911_o;
  wire [31:0] n33912_o;
  wire [31:0] n33913_o;
  wire [31:0] n33914_o;
  wire [31:0] n33915_o;
  wire [31:0] n33916_o;
  wire [31:0] n33917_o;
  wire [31:0] n33918_o;
  wire [31:0] n33919_o;
  wire [31:0] n33920_o;
  wire [46:0] n33921_o;
  wire [31:0] n33922_o;
  wire [31:0] n33923_o;
  wire [31:0] n33924_o;
  wire [31:0] n33925_o;
  wire [31:0] n33926_o;
  wire [31:0] n33927_o;
  wire [31:0] n33928_o;
  wire [31:0] n33929_o;
  wire [31:0] n33930_o;
  wire [31:0] n33931_o;
  wire [31:0] n33932_o;
  wire [31:0] n33933_o;
  wire [31:0] n33934_o;
  wire [31:0] n33935_o;
  wire [31:0] n33936_o;
  wire [31:0] n33937_o;
  wire [46:0] n33938_o;
  wire [1211:0] n33939_o;
  wire [4:0] n33940_o;
  wire n33941_o;
  wire n33942_o;
  wire n33943_o;
  wire n33944_o;
  wire n33945_o;
  wire n33946_o;
  wire n33947_o;
  wire n33948_o;
  wire n33949_o;
  wire n33950_o;
  wire n33951_o;
  wire n33952_o;
  wire n33953_o;
  wire n33954_o;
  wire n33955_o;
  wire n33956_o;
  wire n33957_o;
  wire n33958_o;
  wire n33959_o;
  wire n33960_o;
  wire n33961_o;
  wire n33962_o;
  wire n33963_o;
  wire n33964_o;
  wire n33965_o;
  wire n33966_o;
  wire n33967_o;
  wire n33968_o;
  wire n33969_o;
  wire n33970_o;
  wire n33971_o;
  wire n33972_o;
  wire n33973_o;
  wire n33974_o;
  wire n33975_o;
  wire n33976_o;
  wire n33977_o;
  wire n33978_o;
  wire n33979_o;
  wire n33980_o;
  wire n33981_o;
  wire n33982_o;
  wire n33983_o;
  wire n33984_o;
  wire n33985_o;
  wire n33986_o;
  wire n33987_o;
  wire n33988_o;
  wire n33989_o;
  wire n33990_o;
  wire n33991_o;
  wire n33992_o;
  wire n33993_o;
  wire n33994_o;
  wire n33995_o;
  wire n33996_o;
  wire n33997_o;
  wire n33998_o;
  wire n33999_o;
  wire n34000_o;
  wire n34001_o;
  wire n34002_o;
  wire n34003_o;
  wire n34004_o;
  wire n34005_o;
  wire n34006_o;
  wire n34007_o;
  wire n34008_o;
  wire n34009_o;
  wire n34010_o;
  wire [31:0] n34011_o;
  wire [31:0] n34012_o;
  wire [31:0] n34013_o;
  wire [31:0] n34014_o;
  wire [31:0] n34015_o;
  wire [31:0] n34016_o;
  wire [31:0] n34017_o;
  wire [31:0] n34018_o;
  wire [31:0] n34019_o;
  wire [31:0] n34020_o;
  wire [31:0] n34021_o;
  wire [31:0] n34022_o;
  wire [31:0] n34023_o;
  wire [31:0] n34024_o;
  wire [31:0] n34025_o;
  wire [31:0] n34026_o;
  wire [46:0] n34027_o;
  wire [31:0] n34028_o;
  wire [31:0] n34029_o;
  wire [31:0] n34030_o;
  wire [31:0] n34031_o;
  wire [31:0] n34032_o;
  wire [31:0] n34033_o;
  wire [31:0] n34034_o;
  wire [31:0] n34035_o;
  wire [31:0] n34036_o;
  wire [31:0] n34037_o;
  wire [31:0] n34038_o;
  wire [31:0] n34039_o;
  wire [31:0] n34040_o;
  wire [31:0] n34041_o;
  wire [31:0] n34042_o;
  wire [31:0] n34043_o;
  wire [46:0] n34044_o;
  wire [31:0] n34045_o;
  wire [31:0] n34046_o;
  wire [31:0] n34047_o;
  wire [31:0] n34048_o;
  wire [31:0] n34049_o;
  wire [31:0] n34050_o;
  wire [31:0] n34051_o;
  wire [31:0] n34052_o;
  wire [31:0] n34053_o;
  wire [31:0] n34054_o;
  wire [31:0] n34055_o;
  wire [31:0] n34056_o;
  wire [31:0] n34057_o;
  wire [31:0] n34058_o;
  wire [31:0] n34059_o;
  wire [31:0] n34060_o;
  wire [46:0] n34061_o;
  wire [31:0] n34062_o;
  wire [31:0] n34063_o;
  wire [31:0] n34064_o;
  wire [31:0] n34065_o;
  wire [31:0] n34066_o;
  wire [31:0] n34067_o;
  wire [31:0] n34068_o;
  wire [31:0] n34069_o;
  wire [31:0] n34070_o;
  wire [31:0] n34071_o;
  wire [31:0] n34072_o;
  wire [31:0] n34073_o;
  wire [31:0] n34074_o;
  wire [31:0] n34075_o;
  wire [31:0] n34076_o;
  wire [31:0] n34077_o;
  wire [46:0] n34078_o;
  wire [1211:0] n34079_o;
  wire [302:0] n34080_o;
  wire [302:0] n34081_o;
  wire [302:0] n34082_o;
  wire [302:0] n34083_o;
  wire [1:0] n34084_o;
  reg [302:0] n34085_o;
  wire [48:0] n34086_o;
  wire [48:0] n34087_o;
  wire [48:0] n34088_o;
  wire [48:0] n34089_o;
  wire [1:0] n34090_o;
  reg [48:0] n34091_o;
  wire [48:0] n34092_o;
  wire [48:0] n34093_o;
  wire [48:0] n34094_o;
  wire [48:0] n34095_o;
  wire [1:0] n34096_o;
  reg [48:0] n34097_o;
  wire n34098_o;
  wire n34099_o;
  wire n34100_o;
  wire n34101_o;
  wire n34102_o;
  wire n34103_o;
  wire n34104_o;
  wire n34105_o;
  wire [300:0] n34106_o;
  wire n34107_o;
  wire n34108_o;
  wire [301:0] n34109_o;
  wire n34110_o;
  wire n34111_o;
  wire [301:0] n34112_o;
  wire n34113_o;
  wire n34114_o;
  wire [301:0] n34115_o;
  wire n34116_o;
  wire n34117_o;
  wire n34118_o;
  wire [1211:0] n34119_o;
  wire n34120_o;
  wire n34121_o;
  wire n34122_o;
  wire n34123_o;
  wire n34124_o;
  wire n34125_o;
  wire n34126_o;
  wire n34127_o;
  wire [255:0] n34128_o;
  wire [44:0] n34129_o;
  wire [44:0] n34130_o;
  wire [257:0] n34131_o;
  wire [44:0] n34132_o;
  wire [44:0] n34133_o;
  wire [257:0] n34134_o;
  wire [44:0] n34135_o;
  wire [44:0] n34136_o;
  wire [257:0] n34137_o;
  wire [44:0] n34138_o;
  wire [44:0] n34139_o;
  wire [1:0] n34140_o;
  wire [1211:0] n34141_o;
  wire n34142_o;
  wire n34143_o;
  wire n34144_o;
  wire n34145_o;
  wire n34146_o;
  wire n34147_o;
  wire n34148_o;
  wire n34149_o;
  wire [301:0] n34150_o;
  wire n34151_o;
  wire n34152_o;
  wire [301:0] n34153_o;
  wire n34154_o;
  wire n34155_o;
  wire [301:0] n34156_o;
  wire n34157_o;
  wire n34158_o;
  wire [301:0] n34159_o;
  wire n34160_o;
  wire n34161_o;
  wire [1211:0] n34162_o;
  wire n34163_o;
  wire n34164_o;
  wire n34165_o;
  wire n34166_o;
  wire n34167_o;
  wire n34168_o;
  wire n34169_o;
  wire n34170_o;
  wire [300:0] n34171_o;
  wire n34172_o;
  wire n34173_o;
  wire [301:0] n34174_o;
  wire n34175_o;
  wire n34176_o;
  wire [301:0] n34177_o;
  wire n34178_o;
  wire n34179_o;
  wire [301:0] n34180_o;
  wire n34181_o;
  wire n34182_o;
  wire n34183_o;
  wire [1211:0] n34184_o;
  wire [302:0] n34185_o;
  wire [302:0] n34186_o;
  wire [302:0] n34187_o;
  wire [302:0] n34188_o;
  wire [1:0] n34189_o;
  reg [302:0] n34190_o;
  wire [302:0] n34191_o;
  wire [302:0] n34192_o;
  wire [302:0] n34193_o;
  wire [302:0] n34194_o;
  wire [1:0] n34195_o;
  reg [302:0] n34196_o;
  wire n34197_o;
  wire n34198_o;
  wire n34199_o;
  wire n34200_o;
  wire n34201_o;
  wire n34202_o;
  wire n34203_o;
  wire n34204_o;
  wire [255:0] n34205_o;
  wire [44:0] n34206_o;
  wire [44:0] n34207_o;
  wire [257:0] n34208_o;
  wire [44:0] n34209_o;
  wire [44:0] n34210_o;
  wire [257:0] n34211_o;
  wire [44:0] n34212_o;
  wire [44:0] n34213_o;
  wire [257:0] n34214_o;
  wire [44:0] n34215_o;
  wire [44:0] n34216_o;
  wire [1:0] n34217_o;
  wire [1211:0] n34218_o;
  wire [302:0] n34219_o;
  wire [302:0] n34220_o;
  wire [302:0] n34221_o;
  wire [302:0] n34222_o;
  wire [1:0] n34223_o;
  reg [302:0] n34224_o;
  wire [48:0] n34225_o;
  wire [48:0] n34226_o;
  wire [48:0] n34227_o;
  wire [48:0] n34228_o;
  wire [1:0] n34229_o;
  reg [48:0] n34230_o;
  wire n34231_o;
  wire n34232_o;
  wire n34233_o;
  wire n34234_o;
  wire n34235_o;
  wire n34236_o;
  wire n34237_o;
  wire n34238_o;
  wire [301:0] n34239_o;
  wire n34240_o;
  wire n34241_o;
  wire [301:0] n34242_o;
  wire n34243_o;
  wire n34244_o;
  wire [301:0] n34245_o;
  wire n34246_o;
  wire n34247_o;
  wire [301:0] n34248_o;
  wire n34249_o;
  wire n34250_o;
  wire [1211:0] n34251_o;
  wire n34252_o;
  wire n34253_o;
  wire n34254_o;
  wire n34255_o;
  wire n34256_o;
  wire n34257_o;
  wire n34258_o;
  wire n34259_o;
  wire [300:0] n34260_o;
  wire n34261_o;
  wire n34262_o;
  wire [301:0] n34263_o;
  wire n34264_o;
  wire n34265_o;
  wire [301:0] n34266_o;
  wire n34267_o;
  wire n34268_o;
  wire [301:0] n34269_o;
  wire n34270_o;
  wire n34271_o;
  wire n34272_o;
  wire [1211:0] n34273_o;
  wire n34274_o;
  wire n34275_o;
  wire n34276_o;
  wire n34277_o;
  wire n34278_o;
  wire n34279_o;
  wire n34280_o;
  wire n34281_o;
  wire [301:0] n34282_o;
  wire n34283_o;
  wire n34284_o;
  wire [301:0] n34285_o;
  wire n34286_o;
  wire n34287_o;
  wire [301:0] n34288_o;
  wire n34289_o;
  wire n34290_o;
  wire [301:0] n34291_o;
  wire n34292_o;
  wire n34293_o;
  wire [1211:0] n34294_o;
  wire n34295_o;
  wire n34296_o;
  wire n34297_o;
  wire n34298_o;
  wire n34299_o;
  wire n34300_o;
  wire n34301_o;
  wire n34302_o;
  wire [300:0] n34303_o;
  wire n34304_o;
  wire n34305_o;
  wire [301:0] n34306_o;
  wire n34307_o;
  wire n34308_o;
  wire [301:0] n34309_o;
  wire n34310_o;
  wire n34311_o;
  wire [301:0] n34312_o;
  wire n34313_o;
  wire n34314_o;
  wire n34315_o;
  wire [1211:0] n34316_o;
  wire [31:0] n34317_o;
  wire [31:0] n34318_o;
  wire [31:0] n34319_o;
  wire [31:0] n34320_o;
  wire [31:0] n34321_o;
  wire [31:0] n34322_o;
  wire [31:0] n34323_o;
  wire [31:0] n34324_o;
  wire [31:0] n34325_o;
  wire [31:0] n34326_o;
  wire [31:0] n34327_o;
  wire [31:0] n34328_o;
  wire [31:0] n34329_o;
  wire [31:0] n34330_o;
  wire [31:0] n34331_o;
  wire [31:0] n34332_o;
  wire [31:0] n34333_o;
  wire [31:0] n34334_o;
  wire [31:0] n34335_o;
  wire [31:0] n34336_o;
  wire [31:0] n34337_o;
  wire [31:0] n34338_o;
  wire [31:0] n34339_o;
  wire [31:0] n34340_o;
  wire [31:0] n34341_o;
  wire [31:0] n34342_o;
  wire [31:0] n34343_o;
  wire [31:0] n34344_o;
  wire [31:0] n34345_o;
  wire [31:0] n34346_o;
  wire [31:0] n34347_o;
  wire [31:0] n34348_o;
  wire [4:0] n34349_o;
  wire [1:0] n34350_o;
  reg [31:0] n34351_o;
  wire [1:0] n34352_o;
  reg [31:0] n34353_o;
  wire [1:0] n34354_o;
  reg [31:0] n34355_o;
  wire [1:0] n34356_o;
  reg [31:0] n34357_o;
  wire [1:0] n34358_o;
  reg [31:0] n34359_o;
  wire [1:0] n34360_o;
  reg [31:0] n34361_o;
  wire [1:0] n34362_o;
  reg [31:0] n34363_o;
  wire [1:0] n34364_o;
  reg [31:0] n34365_o;
  wire [1:0] n34366_o;
  reg [31:0] n34367_o;
  wire [1:0] n34368_o;
  reg [31:0] n34369_o;
  wire n34370_o;
  wire [31:0] n34371_o;
  wire [31:0] n34372_o;
  wire [31:0] n34373_o;
  wire [31:0] n34374_o;
  wire [31:0] n34375_o;
  wire [31:0] n34376_o;
  wire [31:0] n34377_o;
  wire [31:0] n34378_o;
  wire [31:0] n34379_o;
  wire [31:0] n34380_o;
  wire [31:0] n34381_o;
  wire [31:0] n34382_o;
  wire [31:0] n34383_o;
  wire [31:0] n34384_o;
  wire [31:0] n34385_o;
  wire [31:0] n34386_o;
  wire [31:0] n34387_o;
  wire [31:0] n34388_o;
  wire [31:0] n34389_o;
  wire [31:0] n34390_o;
  wire [31:0] n34391_o;
  wire [31:0] n34392_o;
  wire [31:0] n34393_o;
  wire [31:0] n34394_o;
  wire [31:0] n34395_o;
  wire [31:0] n34396_o;
  wire [31:0] n34397_o;
  wire [31:0] n34398_o;
  wire [31:0] n34399_o;
  wire [31:0] n34400_o;
  wire [31:0] n34401_o;
  wire [31:0] n34402_o;
  wire [31:0] n34403_o;
  wire [4:0] n34404_o;
  wire [1:0] n34405_o;
  reg [31:0] n34406_o;
  wire [1:0] n34407_o;
  reg [31:0] n34408_o;
  wire [1:0] n34409_o;
  reg [31:0] n34410_o;
  wire [1:0] n34411_o;
  reg [31:0] n34412_o;
  wire [1:0] n34413_o;
  reg [31:0] n34414_o;
  wire [1:0] n34415_o;
  reg [31:0] n34416_o;
  wire [1:0] n34417_o;
  reg [31:0] n34418_o;
  wire [1:0] n34419_o;
  reg [31:0] n34420_o;
  wire [1:0] n34421_o;
  reg [31:0] n34422_o;
  wire [1:0] n34423_o;
  reg [31:0] n34424_o;
  wire n34425_o;
  wire [31:0] n34426_o;
  wire [48:0] n34427_o;
  wire [48:0] n34428_o;
  wire [48:0] n34429_o;
  wire [48:0] n34430_o;
  wire [1:0] n34431_o;
  reg [48:0] n34432_o;
  assign status_o = n33774_o;
  assign mem_req_o_adr = n32305_o;
  assign mem_req_o_we = n32306_o;
  assign mem_req_o_ena = n32307_o;
  assign mem_req_o_dat = n32308_o;
  assign agent_txreq_o_av = n32310_o;
  assign agent_txreq_o_data = n32311_o;
  assign agent_txreq_o_comm = n32312_o;
  assign agent_txreq_o_we = n32313_o;
  assign agent_rxreq_o_re = n32316_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:140:5  */
  assign n32305_o = n33783_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:136:3  */
  assign n32306_o = n33783_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n32307_o = n33783_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:331:3  */
  assign n32308_o = n33783_o[49:18];
  assign n32310_o = n33776_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:34:12  */
  assign n32311_o = n33776_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n32312_o = n33776_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:91:14  */
  assign n32313_o = n33776_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:67:3  */
  assign n32314_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:80:3  */
  assign n32316_o = n33778_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:68:14  */
  assign n32317_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:202:10  */
  assign tx_arbi0_grant = tx_arbi0_grant_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:203:10  */
  assign tx_arb_req = n32889_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:204:10  */
  assign tx_arb_ack = n33199_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:206:10  */
  assign r = n33799_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:206:13  */
  assign rin = n33784_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:212:3  */
  round_robin_arb_4 tx_arbi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .req_i(tx_arb_req),
    .ack_i(tx_arb_ack),
    .grant_comb_o(),
    .grant_o(tx_arbi0_grant_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:16  */
  assign n32333_o = tx_arbi0_grant[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32337_o = n32333_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32341_o = n32333_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32343_o = n32333_o ? 32'b00000000000000000000000000000011 : 32'bX;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:16  */
  assign n32344_o = tx_arbi0_grant[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32347_o = n32354_o ? 1'b0 : n32337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32349_o = n32355_o ? 1'b0 : n32341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32350_o = n32356_o ? 32'b00000000000000000000000000000010 : n32343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32351_o = n32344_o & n32337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32352_o = n32344_o & n32337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32353_o = n32344_o & n32337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32354_o = n32337_o & n32351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32355_o = n32337_o & n32352_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32356_o = n32337_o & n32353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:16  */
  assign n32357_o = tx_arbi0_grant[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32360_o = n32367_o ? 1'b0 : n32347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32362_o = n32368_o ? 1'b0 : n32349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32363_o = n32369_o ? 32'b00000000000000000000000000000001 : n32350_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32364_o = n32357_o & n32347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32365_o = n32357_o & n32347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32366_o = n32357_o & n32347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32367_o = n32347_o & n32364_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32368_o = n32347_o & n32365_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32369_o = n32347_o & n32366_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:16  */
  assign n32370_o = tx_arbi0_grant[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32375_o = n32381_o ? 1'b0 : n32362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32376_o = n32382_o ? 32'b00000000000000000000000000000000 : n32363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32378_o = n32370_o & n32360_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32379_o = n32370_o & n32360_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32381_o = n32360_o & n32378_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32382_o = n32360_o & n32379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:183:5  */
  assign n32388_o = n32375_o ? 32'b00000000000000000000000000000000 : n32376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:244:5  */
  assign n32389_o = n32388_o[1:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:245:45  */
  assign n32390_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:245:48  */
  assign n32391_o = n32390_o[50:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:19  */
  assign n32393_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:251:43  */
  assign n32394_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:251:46  */
  assign n32395_o = n32394_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:251:57  */
  assign n32396_o = n32395_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:251:65  */
  assign n32397_o = n32396_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:12  */
  assign n32398_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:15  */
  assign n32399_o = n32398_o[88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:20  */
  assign n32401_o = 2'b11 - n32389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:57  */
  assign n32403_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:60  */
  assign n32404_o = n32403_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:71  */
  assign n32405_o = n32404_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:44  */
  assign n32408_o = 3'b111 - n32405_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:254:51  */
  assign n32411_o = mem_rsp_i_dat[31:0];
  assign n32412_o = r[1352:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:255:43  */
  assign n32414_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:255:46  */
  assign n32415_o = n32414_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:255:57  */
  assign n32416_o = n32415_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:255:70  */
  assign n32418_o = n32416_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:256:43  */
  assign n32419_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:256:46  */
  assign n32420_o = n32419_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:256:57  */
  assign n32421_o = n32420_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:256:68  */
  assign n32423_o = n32421_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:257:43  */
  assign n32424_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:257:46  */
  assign n32425_o = n32424_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:257:57  */
  assign n32426_o = n32425_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:257:69  */
  assign n32428_o = n32426_o - 4'b0001;
  assign n32429_o = {n32418_o, n32428_o};
  assign n32430_o = r[12:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32431_o = n32437_o ? n32423_o : n32430_o;
  assign n32432_o = r[29:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32433_o = n32439_o ? n32429_o : n32432_o;
  assign n32434_o = r[1352:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32435_o = n32443_o ? n33939_o : n32434_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32437_o = n32393_o & n32399_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32439_o = n32393_o & n32399_o;
  assign n32440_o = r[88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32441_o = n32393_o ? n32397_o : n32440_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32443_o = n32393_o & n32399_o;
  assign n32445_o = r[2:0];
  assign n32447_o = r[22:13];
  assign n32449_o = r[87:30];
  assign n32450_o = r[1384:1353];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:10  */
  assign n32452_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:13  */
  assign n32453_o = n32452_o[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:24  */
  assign n32454_o = n32453_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:51  */
  assign n32455_o = n32317_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:54  */
  assign n32456_o = ~n32455_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:33  */
  assign n32457_o = n32454_o & n32456_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:18  */
  assign n32459_o = 2'b11 - n32391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:55  */
  assign n32461_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:58  */
  assign n32462_o = n32461_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:69  */
  assign n32463_o = n32462_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:42  */
  assign n32466_o = 3'b111 - n32463_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:266:55  */
  assign n32469_o = n32317_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:267:43  */
  assign n32471_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:267:46  */
  assign n32472_o = n32471_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:267:57  */
  assign n32473_o = n32472_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:267:70  */
  assign n32475_o = n32473_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:268:43  */
  assign n32476_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:268:46  */
  assign n32477_o = n32476_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:268:57  */
  assign n32478_o = n32477_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:268:68  */
  assign n32480_o = n32478_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:269:43  */
  assign n32481_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:269:46  */
  assign n32482_o = n32481_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:269:57  */
  assign n32483_o = n32482_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:269:69  */
  assign n32485_o = n32483_o - 4'b0001;
  assign n32486_o = {n32475_o, n32485_o};
  assign n32487_o = r[101:92];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32488_o = n32457_o ? n32480_o : n32487_o;
  assign n32489_o = r[118:112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32490_o = n32457_o ? n32486_o : n32489_o;
  assign n32493_o = r[91:89];
  assign n32494_o = r[140:119];
  assign n32495_o = r[111:102];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:10  */
  assign n32496_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:13  */
  assign n32497_o = n32496_o[86:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:24  */
  assign n32498_o = n32497_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:39  */
  assign n32499_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:42  */
  assign n32500_o = n32499_o[86:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:53  */
  assign n32501_o = n32500_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:56  */
  assign n32502_o = ~n32501_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:33  */
  assign n32503_o = n32498_o & n32502_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:276:43  */
  assign n32504_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:276:46  */
  assign n32505_o = n32504_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:276:57  */
  assign n32506_o = n32505_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:276:70  */
  assign n32508_o = n32506_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:277:43  */
  assign n32509_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:277:46  */
  assign n32510_o = n32509_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:277:57  */
  assign n32511_o = n32510_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:277:68  */
  assign n32513_o = n32511_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:278:43  */
  assign n32514_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:278:46  */
  assign n32515_o = n32514_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:278:57  */
  assign n32516_o = n32515_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:278:69  */
  assign n32518_o = n32516_o - 4'b0001;
  assign n32519_o = {n32508_o, n32518_o, n32513_o};
  assign n32520_o = {n32433_o, n32447_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n32521_o = n32503_o ? n32519_o : n32520_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:19  */
  assign n32522_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:12  */
  assign n32523_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:15  */
  assign n32524_o = n32523_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:26  */
  assign n32525_o = n32524_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:34  */
  assign n32526_o = n32525_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:286:43  */
  assign n32527_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:286:46  */
  assign n32528_o = n32527_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:286:57  */
  assign n32529_o = n32528_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:286:70  */
  assign n32531_o = n32529_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:287:43  */
  assign n32532_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:287:46  */
  assign n32533_o = n32532_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:287:57  */
  assign n32534_o = n32533_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:287:68  */
  assign n32536_o = n32534_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:288:43  */
  assign n32537_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:288:46  */
  assign n32538_o = n32537_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:288:57  */
  assign n32539_o = n32538_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:288:69  */
  assign n32541_o = n32539_o - 4'b0001;
  assign n32542_o = {n32531_o, n32541_o, n32536_o};
  assign n32543_o = {n32490_o, n32495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n32544_o = n32526_o ? n32542_o : n32543_o;
  assign n32545_o = {n32490_o, n32495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n32546_o = n32522_o ? n32544_o : n32545_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:16  */
  assign n32547_o = ctrl_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:20  */
  assign n32548_o = n32547_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:50  */
  assign n32549_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:54  */
  assign n32550_o = n32549_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:61  */
  assign n32552_o = n32550_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:32  */
  assign n32553_o = n32548_o & n32552_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:65  */
  assign n32556_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:69  */
  assign n32557_o = n32556_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:65  */
  assign n32558_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:69  */
  assign n32559_o = n32558_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:65  */
  assign n32560_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:69  */
  assign n32561_o = n32560_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:60  */
  assign n32562_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:64  */
  assign n32563_o = n32562_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:51  */
  assign n32564_o = ~n32563_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:26  */
  assign n32566_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:30  */
  assign n32567_o = n32566_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:37  */
  assign n32569_o = $unsigned(n32567_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:306:74  */
  assign n32570_o = cfg_i[182:179];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:9  */
  assign n32571_o = n32569_o ? n32570_o : 4'b1000;
  assign n32572_o = {n32571_o, n32559_o, n32557_o};
  assign n32573_o = {n32564_o, n32561_o};
  assign n32574_o = {1'b1, 1'b1};
  assign n32575_o = n34079_o[1188:1165];
  assign n32576_o = n33939_o[1188:1165];
  assign n32577_o = r[1329:1306];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32578_o = n32443_o ? n32576_o : n32577_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32579_o = n32457_o ? n32575_o : n32578_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32580_o = n32553_o ? n32572_o : n32579_o;
  assign n32581_o = n34079_o[1208:1192];
  assign n32582_o = n33939_o[1208:1192];
  assign n32583_o = r[1349:1333];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32584_o = n32443_o ? n32582_o : n32583_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32585_o = n32457_o ? n32581_o : n32584_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32586_o = n32553_o ? n32573_o : n32585_o;
  assign n32587_o = n34079_o[1211:1210];
  assign n32588_o = n33939_o[1211:1210];
  assign n32589_o = r[1352:1351];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32590_o = n32443_o ? n32588_o : n32589_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32591_o = n32457_o ? n32587_o : n32590_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32592_o = n32553_o ? n32574_o : n32591_o;
  assign n32608_o = n34079_o[1191:1189];
  assign n32609_o = n33939_o[1191:1189];
  assign n32610_o = r[1332:1330];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32611_o = n32443_o ? n32609_o : n32610_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32612_o = n32457_o ? n32608_o : n32611_o;
  assign n32613_o = n34079_o[1209];
  assign n32614_o = n33939_o[1209];
  assign n32615_o = r[1350];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32616_o = n32443_o ? n32614_o : n32615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32617_o = n32457_o ? n32613_o : n32616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:16  */
  assign n32618_o = ctrl_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:20  */
  assign n32619_o = n32618_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:50  */
  assign n32620_o = cfg_i[146:98];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:54  */
  assign n32621_o = n32620_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:61  */
  assign n32623_o = n32621_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:32  */
  assign n32624_o = n32619_o & n32623_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:65  */
  assign n32627_o = cfg_i[146:98];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:69  */
  assign n32628_o = n32627_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:65  */
  assign n32629_o = cfg_i[146:98];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:69  */
  assign n32630_o = n32629_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:65  */
  assign n32631_o = cfg_i[146:98];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:69  */
  assign n32632_o = n32631_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:60  */
  assign n32633_o = cfg_i[146:98];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:64  */
  assign n32634_o = n32633_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:51  */
  assign n32635_o = ~n32634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:26  */
  assign n32637_o = cfg_i[146:98];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:30  */
  assign n32638_o = n32637_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:37  */
  assign n32640_o = $unsigned(n32638_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:306:74  */
  assign n32641_o = cfg_i[133:130];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:9  */
  assign n32642_o = n32640_o ? n32641_o : 4'b1000;
  assign n32643_o = {n32642_o, n32630_o, n32628_o};
  assign n32644_o = {n32635_o, n32632_o};
  assign n32645_o = {1'b1, 1'b1};
  assign n32646_o = n34079_o[885:862];
  assign n32647_o = n33939_o[885:862];
  assign n32648_o = r[1026:1003];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32649_o = n32443_o ? n32647_o : n32648_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32650_o = n32457_o ? n32646_o : n32649_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32651_o = n32624_o ? n32643_o : n32650_o;
  assign n32652_o = n34079_o[905:889];
  assign n32653_o = n33939_o[905:889];
  assign n32654_o = r[1046:1030];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32655_o = n32443_o ? n32653_o : n32654_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32656_o = n32457_o ? n32652_o : n32655_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32657_o = n32624_o ? n32644_o : n32656_o;
  assign n32658_o = n34079_o[908:907];
  assign n32659_o = n33939_o[908:907];
  assign n32660_o = r[1049:1048];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32661_o = n32443_o ? n32659_o : n32660_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32662_o = n32457_o ? n32658_o : n32661_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32663_o = n32624_o ? n32645_o : n32662_o;
  assign n32679_o = n34079_o[888:886];
  assign n32680_o = n33939_o[888:886];
  assign n32681_o = r[1029:1027];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32682_o = n32443_o ? n32680_o : n32681_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32683_o = n32457_o ? n32679_o : n32682_o;
  assign n32684_o = n34079_o[1164:909];
  assign n32685_o = n33939_o[1164:909];
  assign n32686_o = r[1305:1050];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32687_o = n32443_o ? n32685_o : n32686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32688_o = n32457_o ? n32684_o : n32687_o;
  assign n32689_o = n34079_o[906];
  assign n32690_o = n33939_o[906];
  assign n32691_o = r[1047];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32692_o = n32443_o ? n32690_o : n32691_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32693_o = n32457_o ? n32689_o : n32692_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:16  */
  assign n32694_o = ctrl_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:20  */
  assign n32695_o = n32694_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:50  */
  assign n32696_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:54  */
  assign n32697_o = n32696_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:61  */
  assign n32699_o = n32697_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:32  */
  assign n32700_o = n32695_o & n32699_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:65  */
  assign n32703_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:69  */
  assign n32704_o = n32703_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:65  */
  assign n32705_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:69  */
  assign n32706_o = n32705_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:65  */
  assign n32707_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:69  */
  assign n32708_o = n32707_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:60  */
  assign n32709_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:64  */
  assign n32710_o = n32709_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:51  */
  assign n32711_o = ~n32710_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:26  */
  assign n32713_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:30  */
  assign n32714_o = n32713_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:37  */
  assign n32716_o = $unsigned(n32714_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:306:74  */
  assign n32717_o = cfg_i[84:81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:9  */
  assign n32718_o = n32716_o ? n32717_o : 4'b1000;
  assign n32719_o = {n32718_o, n32706_o, n32704_o};
  assign n32720_o = {n32711_o, n32708_o};
  assign n32721_o = {1'b1, 1'b1};
  assign n32722_o = n34079_o[582:559];
  assign n32723_o = n33939_o[582:559];
  assign n32724_o = r[723:700];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32725_o = n32443_o ? n32723_o : n32724_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32726_o = n32457_o ? n32722_o : n32725_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32727_o = n32700_o ? n32719_o : n32726_o;
  assign n32728_o = n34079_o[602:586];
  assign n32729_o = n33939_o[602:586];
  assign n32730_o = r[743:727];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32731_o = n32443_o ? n32729_o : n32730_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32732_o = n32457_o ? n32728_o : n32731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32733_o = n32700_o ? n32720_o : n32732_o;
  assign n32734_o = n34079_o[605:604];
  assign n32735_o = n33939_o[605:604];
  assign n32736_o = r[746:745];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32737_o = n32443_o ? n32735_o : n32736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32738_o = n32457_o ? n32734_o : n32737_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32739_o = n32700_o ? n32721_o : n32738_o;
  assign n32755_o = n34079_o[585:583];
  assign n32756_o = n33939_o[585:583];
  assign n32757_o = r[726:724];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32758_o = n32443_o ? n32756_o : n32757_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32759_o = n32457_o ? n32755_o : n32758_o;
  assign n32760_o = n34079_o[861:606];
  assign n32761_o = n33939_o[861:606];
  assign n32762_o = r[1002:747];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32763_o = n32443_o ? n32761_o : n32762_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32764_o = n32457_o ? n32760_o : n32763_o;
  assign n32765_o = n34079_o[603];
  assign n32766_o = n33939_o[603];
  assign n32767_o = r[744];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32768_o = n32443_o ? n32766_o : n32767_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32769_o = n32457_o ? n32765_o : n32768_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:16  */
  assign n32770_o = ctrl_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:20  */
  assign n32771_o = n32770_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:50  */
  assign n32772_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:54  */
  assign n32773_o = n32772_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:61  */
  assign n32775_o = n32773_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:32  */
  assign n32776_o = n32771_o & n32775_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:65  */
  assign n32779_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:69  */
  assign n32780_o = n32779_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:65  */
  assign n32781_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:69  */
  assign n32782_o = n32781_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:65  */
  assign n32783_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:69  */
  assign n32784_o = n32783_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:60  */
  assign n32785_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:64  */
  assign n32786_o = n32785_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:51  */
  assign n32787_o = ~n32786_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:26  */
  assign n32789_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:30  */
  assign n32790_o = n32789_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:37  */
  assign n32792_o = $unsigned(n32790_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:306:74  */
  assign n32793_o = cfg_i[35:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:9  */
  assign n32794_o = n32792_o ? n32793_o : 4'b1000;
  assign n32795_o = {n32794_o, n32782_o, n32780_o};
  assign n32796_o = {n32787_o, n32784_o};
  assign n32797_o = {1'b1, 1'b1};
  assign n32798_o = n34079_o[279:256];
  assign n32799_o = n33939_o[279:256];
  assign n32800_o = r[420:397];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32801_o = n32443_o ? n32799_o : n32800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32802_o = n32457_o ? n32798_o : n32801_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32803_o = n32776_o ? n32795_o : n32802_o;
  assign n32804_o = n34079_o[299:283];
  assign n32805_o = n33939_o[299:283];
  assign n32806_o = r[440:424];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32807_o = n32443_o ? n32805_o : n32806_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32808_o = n32457_o ? n32804_o : n32807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32809_o = n32776_o ? n32796_o : n32808_o;
  assign n32810_o = n34079_o[302:301];
  assign n32811_o = n33939_o[302:301];
  assign n32812_o = r[443:442];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32813_o = n32443_o ? n32811_o : n32812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32814_o = n32457_o ? n32810_o : n32813_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32815_o = n32776_o ? n32797_o : n32814_o;
  assign n32821_o = n34079_o[255:0];
  assign n32822_o = n33939_o[255:0];
  assign n32823_o = r[396:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32824_o = n32443_o ? n32822_o : n32823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32825_o = n32457_o ? n32821_o : n32824_o;
  assign n32831_o = n34079_o[282:280];
  assign n32832_o = n33939_o[282:280];
  assign n32833_o = r[423:421];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32834_o = n32443_o ? n32832_o : n32833_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32835_o = n32457_o ? n32831_o : n32834_o;
  assign n32836_o = n34079_o[558:303];
  assign n32837_o = n33939_o[558:303];
  assign n32838_o = r[699:444];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32839_o = n32443_o ? n32837_o : n32838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32840_o = n32457_o ? n32836_o : n32839_o;
  assign n32841_o = n34079_o[300];
  assign n32842_o = n33939_o[300];
  assign n32843_o = r[441];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32844_o = n32443_o ? n32842_o : n32843_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32845_o = n32457_o ? n32841_o : n32844_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:315:39  */
  assign n32847_o = r[1352:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:22  */
  assign n32853_o = n32847_o[1211:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:26  */
  assign n32854_o = n32853_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:43  */
  assign n32855_o = n32847_o[1211:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:47  */
  assign n32856_o = n32855_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:58  */
  assign n32857_o = n32856_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:66  */
  assign n32858_o = n32857_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:37  */
  assign n32859_o = ~n32858_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:33  */
  assign n32860_o = n32854_o & n32859_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:22  */
  assign n32863_o = n32847_o[908:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:26  */
  assign n32864_o = n32863_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:43  */
  assign n32865_o = n32847_o[908:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:47  */
  assign n32866_o = n32865_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:58  */
  assign n32867_o = n32866_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:66  */
  assign n32868_o = n32867_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:37  */
  assign n32869_o = ~n32868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:33  */
  assign n32870_o = n32864_o & n32869_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:22  */
  assign n32872_o = n32847_o[605:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:26  */
  assign n32873_o = n32872_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:43  */
  assign n32874_o = n32847_o[605:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:47  */
  assign n32875_o = n32874_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:58  */
  assign n32876_o = n32875_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:66  */
  assign n32877_o = n32876_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:37  */
  assign n32878_o = ~n32877_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:33  */
  assign n32879_o = n32873_o & n32878_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:22  */
  assign n32881_o = n32847_o[302:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:26  */
  assign n32882_o = n32881_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:43  */
  assign n32883_o = n32847_o[302:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:47  */
  assign n32884_o = n32883_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:58  */
  assign n32885_o = n32884_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:66  */
  assign n32886_o = n32885_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:37  */
  assign n32887_o = ~n32886_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:33  */
  assign n32888_o = n32882_o & n32887_o;
  assign n32889_o = {n32888_o, n32879_o, n32870_o, n32860_o};
  assign n32890_o = {n32450_o, n32592_o, n32617_o, n32586_o, n32612_o, n32580_o, n32688_o, n32663_o, n32693_o, n32657_o, n32683_o, n32651_o, n32764_o, n32739_o, n32769_o, n32733_o, n32759_o, n32727_o, n32840_o, n32815_o, n32845_o, n32809_o, n32835_o, n32803_o, n32825_o, n32494_o, n32546_o, n32488_o, n32493_o, n32441_o, n32449_o, n32521_o, n32431_o, n32445_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:12  */
  assign n32891_o = n32890_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:15  */
  assign n32892_o = n32891_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:321:57  */
  assign n32894_o = n32889_o != 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:321:31  */
  assign n32896_o = n32894_o ? 3'b001 : n32445_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:321:7  */
  assign n32898_o = n32892_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:78  */
  assign n32900_o = 2'b11 - n32389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:77  */
  assign n32902_o = {n32450_o, n32592_o, n32617_o, n32586_o, n32612_o, n32580_o, n32688_o, n32663_o, n32693_o, n32657_o, n32683_o, n32651_o, n32764_o, n32739_o, n32769_o, n32733_o, n32759_o, n32727_o, n32840_o, n32815_o, n32845_o, n32809_o, n32835_o, n32803_o, n32825_o, n32494_o, n32546_o, n32488_o, n32493_o, n32441_o, n32449_o, n32521_o, n32431_o, n32445_o};
  assign n32906_o = n34085_o[300:280];
  assign n32907_o = n34085_o[275:256];
  assign n32908_o = r[87:48];
  assign n32909_o = {n32450_o, n32592_o, n32617_o, n32586_o, n32612_o, n32580_o, n32688_o, n32663_o, n32693_o, n32657_o, n32683_o, n32651_o, n32764_o, n32739_o, n32769_o, n32733_o, n32759_o, n32727_o, n32840_o, n32815_o, n32845_o, n32809_o, n32835_o, n32803_o, n32825_o, n32494_o, n32546_o, n32488_o, n32493_o, n32441_o, n32908_o, n32906_o, 4'b1000, n32907_o, n32445_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:328:36  */
  assign n32910_o = n32909_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:328:39  */
  assign n32911_o = n32910_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:328:50  */
  assign n32912_o = n32911_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:328:61  */
  assign n32914_o = $unsigned(n32912_o) < $unsigned(10'b0000001000);
  assign n32915_o = r[87:48];
  assign n32916_o = {n32450_o, n32592_o, n32617_o, n32586_o, n32612_o, n32580_o, n32688_o, n32663_o, n32693_o, n32657_o, n32683_o, n32651_o, n32764_o, n32739_o, n32769_o, n32733_o, n32759_o, n32727_o, n32840_o, n32815_o, n32845_o, n32809_o, n32835_o, n32803_o, n32825_o, n32494_o, n32546_o, n32488_o, n32493_o, n32441_o, n32915_o, n32906_o, 4'b1000, n32907_o, n32445_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:329:93  */
  assign n32917_o = n32916_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:328:31  */
  assign n32918_o = n32914_o ? n32917_o : 4'b1000;
  assign n32921_o = n34085_o[299:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:336:56  */
  assign n32923_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:336:59  */
  assign n32924_o = n32923_o[51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:336:51  */
  assign n32925_o = mem_wait_i | n32924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:336:31  */
  assign n32929_o = n32925_o ? 3'b010 : 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:336:31  */
  assign n32930_o = n32925_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:336:31  */
  assign n32931_o = n32925_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:7  */
  assign n32933_o = n32892_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:45  */
  assign n32934_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:57  */
  assign n32935_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:60  */
  assign n32936_o = n32935_o[51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:69  */
  assign n32937_o = ~n32936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:51  */
  assign n32938_o = n32934_o & n32937_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:31  */
  assign n32942_o = n32938_o ? 3'b011 : n32445_o;
  assign n32943_o = r[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:31  */
  assign n32944_o = n32938_o ? 1'b1 : n32943_o;
  assign n32945_o = r[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:31  */
  assign n32946_o = n32938_o ? 1'b1 : n32945_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:7  */
  assign n32948_o = n32892_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:45  */
  assign n32949_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:42  */
  assign n32951_o = 2'b11 - n32389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:54  */
  assign n32954_o = n34091_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:65  */
  assign n32955_o = ~n32954_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:350:69  */
  assign n32956_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:350:72  */
  assign n32957_o = n32956_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:350:83  */
  assign n32958_o = n32957_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:350:91  */
  assign n32959_o = n32958_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:350:96  */
  assign n32961_o = n32959_o + 16'b0000000000000001;
  assign n32962_o = r[45:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:33  */
  assign n32963_o = n32955_o ? n32961_o : n32962_o;
  assign n32964_o = r[87:46];
  assign n32965_o = {n32450_o, n32592_o, n32617_o, n32586_o, n32612_o, n32580_o, n32688_o, n32663_o, n32693_o, n32657_o, n32683_o, n32651_o, n32764_o, n32739_o, n32769_o, n32733_o, n32759_o, n32727_o, n32840_o, n32815_o, n32845_o, n32809_o, n32835_o, n32803_o, n32825_o, n32494_o, n32546_o, n32488_o, n32493_o, n32441_o, n32964_o, n32963_o, n32521_o, n32431_o, n32445_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:353:38  */
  assign n32966_o = n32965_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:353:41  */
  assign n32967_o = n32966_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:353:52  */
  assign n32968_o = n32967_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:353:64  */
  assign n32970_o = n32968_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n32974_o = n32979_o ? 3'b100 : n32445_o;
  assign n32975_o = r[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n32976_o = n32983_o ? 1'b0 : n32975_o;
  assign n32977_o = r[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n32978_o = n32985_o ? 1'b0 : n32977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n32979_o = n32949_o & n32970_o;
  assign n32980_o = r[45:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n32981_o = n32949_o ? n32963_o : n32980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n32983_o = n32949_o & n32970_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n32985_o = n32949_o & n32970_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:7  */
  assign n32987_o = n32892_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:360:45  */
  assign n32988_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:363:73  */
  assign n32992_o = 2'b11 - n32389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:363:85  */
  assign n32995_o = n34097_o[48:44];
  assign n32999_o = n32519_o[9:0];
  assign n33000_o = n32520_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33001_o = n32503_o ? n32999_o : n33000_o;
  assign n33002_o = r[47:30];
  assign n33003_o = r[80:49];
  assign n33004_o = r[87];
  assign n33005_o = {n32450_o, n32592_o, n32617_o, n32586_o, n32612_o, n32580_o, n32688_o, n32663_o, n32693_o, n32657_o, n32683_o, n32651_o, n32764_o, n32739_o, n32769_o, n32733_o, n32759_o, n32727_o, n32840_o, n32815_o, n32845_o, n32809_o, n32835_o, n32803_o, n32825_o, n32494_o, n32546_o, n32488_o, n32493_o, n32441_o, n33004_o, 1'b1, n32995_o, n33003_o, 1'b1, n33002_o, 3'b000, 4'b1000, n33001_o, n32431_o, 3'b110};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:368:38  */
  assign n33006_o = n33005_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:368:41  */
  assign n33007_o = n33006_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:368:52  */
  assign n33008_o = n33007_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:368:63  */
  assign n33010_o = $unsigned(n33008_o) < $unsigned(10'b0000001000);
  assign n33011_o = n32519_o[9:0];
  assign n33012_o = n32520_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33013_o = n32503_o ? n33011_o : n33012_o;
  assign n33014_o = r[47:30];
  assign n33015_o = r[80:49];
  assign n33016_o = r[87];
  assign n33017_o = {n32450_o, n32592_o, n32617_o, n32586_o, n32612_o, n32580_o, n32688_o, n32663_o, n32693_o, n32657_o, n32683_o, n32651_o, n32764_o, n32739_o, n32769_o, n32733_o, n32759_o, n32727_o, n32840_o, n32815_o, n32845_o, n32809_o, n32835_o, n32803_o, n32825_o, n32494_o, n32546_o, n32488_o, n32493_o, n32441_o, n33016_o, 1'b1, n32995_o, n33015_o, 1'b1, n33014_o, 3'b000, 4'b1000, n33013_o, n32431_o, 3'b110};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:369:93  */
  assign n33018_o = n33017_o[16:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:368:33  */
  assign n33019_o = n33010_o ? n33018_o : 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:372:50  */
  assign n33020_o = n32314_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:372:33  */
  assign n33023_o = n33020_o ? 3'b101 : 3'b110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:372:33  */
  assign n33024_o = n33020_o ? 1'b0 : 1'b1;
  assign n33025_o = {3'b000, n33019_o};
  assign n33026_o = {n33024_o, n32995_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:360:31  */
  assign n33027_o = n32988_o ? n33023_o : n32445_o;
  assign n33028_o = n32519_o[16:10];
  assign n33029_o = n32520_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33030_o = n32503_o ? n33028_o : n33029_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:360:31  */
  assign n33031_o = n32988_o ? n33025_o : n33030_o;
  assign n33032_o = r[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:360:31  */
  assign n33033_o = n32988_o ? 1'b1 : n33032_o;
  assign n33034_o = r[86:81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:360:31  */
  assign n33035_o = n32988_o ? n33026_o : n33034_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:360:7  */
  assign n33037_o = n32892_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:378:48  */
  assign n33038_o = n32314_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:378:53  */
  assign n33039_o = ~n33038_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:378:31  */
  assign n33042_o = n33039_o ? 3'b110 : n32445_o;
  assign n33043_o = r[86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:378:31  */
  assign n33044_o = n33039_o ? 1'b1 : n33043_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:378:7  */
  assign n33046_o = n32892_o == 3'b101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:48  */
  assign n33048_o = n32314_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:65  */
  assign n33049_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:68  */
  assign n33050_o = n33049_o[86:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:79  */
  assign n33051_o = n33050_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:106  */
  assign n33052_o = n32314_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:88  */
  assign n33053_o = n33051_o & n33052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:59  */
  assign n33054_o = n33048_o | n33053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:31  */
  assign n33057_o = n33054_o ? 1'b0 : 1'b1;
  assign n33058_o = r[47:30];
  assign n33059_o = r[85:49];
  assign n33060_o = r[87];
  assign n33061_o = {n32450_o, n32592_o, n32617_o, n32586_o, n32612_o, n32580_o, n32688_o, n32663_o, n32693_o, n32657_o, n32683_o, n32651_o, n32764_o, n32739_o, n32769_o, n32733_o, n32759_o, n32727_o, n32840_o, n32815_o, n32845_o, n32809_o, n32835_o, n32803_o, n32825_o, n32494_o, n32546_o, n32488_o, n32493_o, n32441_o, n33060_o, n33057_o, n33059_o, 1'b0, n33058_o, n32521_o, n32431_o, n32445_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:36  */
  assign n33062_o = n33061_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:39  */
  assign n33063_o = n33062_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:50  */
  assign n33064_o = n33063_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:62  */
  assign n33066_o = n33064_o == 4'b0001;
  assign n33067_o = r[47:30];
  assign n33068_o = r[85:49];
  assign n33069_o = r[87];
  assign n33070_o = {n32450_o, n32592_o, n32617_o, n32586_o, n32612_o, n32580_o, n32688_o, n32663_o, n32693_o, n32657_o, n32683_o, n32651_o, n32764_o, n32739_o, n32769_o, n32733_o, n32759_o, n32727_o, n32840_o, n32815_o, n32845_o, n32809_o, n32835_o, n32803_o, n32825_o, n32494_o, n32546_o, n32488_o, n32493_o, n32441_o, n33069_o, n33057_o, n33068_o, 1'b0, n33067_o, n32521_o, n32431_o, n32445_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:72  */
  assign n33071_o = n33070_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:75  */
  assign n33072_o = n33071_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:86  */
  assign n33073_o = n33072_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:97  */
  assign n33075_o = n33073_o == 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:66  */
  assign n33076_o = n33066_o & n33075_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:44  */
  assign n33078_o = 2'b11 - n32389_o;
  assign n33080_o = {n32592_o, n32617_o, n32586_o, n32612_o, n32580_o, n32688_o, n32663_o, n32693_o, n32657_o, n32683_o, n32651_o, n32764_o, n32739_o, n32769_o, n32733_o, n32759_o, n32727_o, n32840_o, n32815_o, n32845_o, n32809_o, n32835_o, n32803_o, n32825_o};
  assign n33083_o = {n32592_o, n32617_o, n32586_o, n32612_o, n32580_o, n32688_o, n32663_o, n32693_o, n32657_o, n32683_o, n32651_o, n32764_o, n32739_o, n32769_o, n32733_o, n32759_o, n32727_o, n32840_o, n32815_o, n32845_o, n32809_o, n32835_o, n32803_o, n32825_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:31  */
  assign n33084_o = n33076_o ? n34119_o : n33083_o;
  assign n33085_o = r[47:30];
  assign n33086_o = r[85:49];
  assign n33087_o = r[87];
  assign n33088_o = {n32450_o, n33084_o, n32494_o, n32546_o, n32488_o, n32493_o, n32441_o, n33087_o, n33057_o, n33086_o, 1'b0, n33085_o, n32521_o, n32431_o, n32445_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:36  */
  assign n33089_o = n33088_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:39  */
  assign n33090_o = n33089_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:50  */
  assign n33091_o = n33090_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:62  */
  assign n33093_o = n33091_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:44  */
  assign n33096_o = 2'b11 - n32389_o;
  assign n33098_o = n32519_o[13:0];
  assign n33099_o = n32520_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33100_o = n32503_o ? n33098_o : n33099_o;
  assign n33101_o = r[47:30];
  assign n33102_o = r[85:49];
  assign n33103_o = r[87];
  assign n33104_o = {n32450_o, n33084_o, n32494_o, n32546_o, n32488_o, n32493_o, n32441_o, n33103_o, n33057_o, n33102_o, 1'b0, n33101_o, 3'b000, n33100_o, n32431_o, n32445_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:75  */
  assign n33105_o = n33104_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:78  */
  assign n33106_o = n33105_o[47:3];
  assign n33110_o = n32519_o[13:0];
  assign n33111_o = n32520_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33112_o = n32503_o ? n33110_o : n33111_o;
  assign n33113_o = r[47:30];
  assign n33114_o = r[85:49];
  assign n33115_o = r[87];
  assign n33116_o = {n32450_o, n34141_o, n32494_o, n32546_o, n32488_o, n32493_o, n32441_o, n33115_o, 1'b0, n33114_o, 1'b0, n33113_o, 3'b000, n33112_o, n32431_o, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:406:38  */
  assign n33117_o = n33116_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:406:41  */
  assign n33118_o = n33117_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:406:52  */
  assign n33119_o = n33118_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:406:63  */
  assign n33121_o = n33119_o == 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:46  */
  assign n33123_o = 2'b11 - n32389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:46  */
  assign n33128_o = 2'b11 - n32389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:406:33  */
  assign n33133_o = n33121_o ? 3'b000 : 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:406:33  */
  assign n33134_o = n33121_o ? n34184_o : n34141_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:31  */
  assign n33135_o = n33093_o ? n33133_o : n32445_o;
  assign n33136_o = n32519_o[16:14];
  assign n33137_o = n32520_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33138_o = n32503_o ? n33136_o : n33137_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:31  */
  assign n33139_o = n33093_o ? 3'b000 : n33138_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:31  */
  assign n33140_o = n33093_o ? 1'b0 : n33057_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:31  */
  assign n33141_o = n33093_o ? n33134_o : n33084_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:31  */
  assign n33144_o = n33093_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:383:7  */
  assign n33146_o = n32892_o == 3'b110;
  assign n33147_o = {n33146_o, n33046_o, n33037_o, n32987_o, n32948_o, n32933_o, n32898_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33147_o)
      7'b1000000: n33148_o = n33135_o;
      7'b0100000: n33148_o = n33042_o;
      7'b0010000: n33148_o = n33027_o;
      7'b0001000: n33148_o = n32974_o;
      7'b0000100: n33148_o = n32942_o;
      7'b0000010: n33148_o = n32929_o;
      7'b0000001: n33148_o = n32896_o;
      default: n33148_o = n32445_o;
    endcase
  assign n33149_o = n32519_o[9:0];
  assign n33150_o = n32520_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33151_o = n32503_o ? n33149_o : n33150_o;
  assign n33152_o = {n33151_o, n32431_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33147_o)
      7'b1000000: n33153_o = n33152_o;
      7'b0100000: n33153_o = n33152_o;
      7'b0010000: n33153_o = n33152_o;
      7'b0001000: n33153_o = n33152_o;
      7'b0000100: n33153_o = n33152_o;
      7'b0000010: n33153_o = n32907_o;
      7'b0000001: n33153_o = n33152_o;
      default: n33153_o = n33152_o;
    endcase
  assign n33154_o = n33031_o[3:0];
  assign n33155_o = n32519_o[13:10];
  assign n33156_o = n32520_o[13:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33157_o = n32503_o ? n33155_o : n33156_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33147_o)
      7'b1000000: n33158_o = n33157_o;
      7'b0100000: n33158_o = n33157_o;
      7'b0010000: n33158_o = n33154_o;
      7'b0001000: n33158_o = n33157_o;
      7'b0000100: n33158_o = n33157_o;
      7'b0000010: n33158_o = n32918_o;
      7'b0000001: n33158_o = n33157_o;
      default: n33158_o = n33157_o;
    endcase
  assign n33159_o = n32921_o[2:0];
  assign n33160_o = n33031_o[6:4];
  assign n33161_o = n32519_o[16:14];
  assign n33162_o = n32520_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33163_o = n32503_o ? n33161_o : n33162_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33147_o)
      7'b1000000: n33164_o = n33139_o;
      7'b0100000: n33164_o = n33163_o;
      7'b0010000: n33164_o = n33160_o;
      7'b0001000: n33164_o = n33163_o;
      7'b0000100: n33164_o = n33163_o;
      7'b0000010: n33164_o = n33159_o;
      7'b0000001: n33164_o = n33163_o;
      default: n33164_o = n33163_o;
    endcase
  assign n33165_o = n32921_o[18:3];
  assign n33166_o = r[45:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33147_o)
      7'b1000000: n33167_o = n33166_o;
      7'b0100000: n33167_o = n33166_o;
      7'b0010000: n33167_o = n33166_o;
      7'b0001000: n33167_o = n32981_o;
      7'b0000100: n33167_o = n33166_o;
      7'b0000010: n33167_o = n33165_o;
      7'b0000001: n33167_o = n33166_o;
      default: n33167_o = n33166_o;
    endcase
  assign n33168_o = n32921_o[19];
  assign n33169_o = r[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33147_o)
      7'b1000000: n33170_o = n33169_o;
      7'b0100000: n33170_o = n33169_o;
      7'b0010000: n33170_o = n33169_o;
      7'b0001000: n33170_o = n33169_o;
      7'b0000100: n33170_o = n33169_o;
      7'b0000010: n33170_o = n33168_o;
      7'b0000001: n33170_o = n33169_o;
      default: n33170_o = n33169_o;
    endcase
  assign n33171_o = r[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33147_o)
      7'b1000000: n33172_o = n33171_o;
      7'b0100000: n33172_o = n33171_o;
      7'b0010000: n33172_o = n33171_o;
      7'b0001000: n33172_o = n32976_o;
      7'b0000100: n33172_o = n32944_o;
      7'b0000010: n33172_o = n32930_o;
      7'b0000001: n33172_o = n33171_o;
      default: n33172_o = n33171_o;
    endcase
  assign n33173_o = r[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33147_o)
      7'b1000000: n33174_o = 1'b0;
      7'b0100000: n33174_o = n33173_o;
      7'b0010000: n33174_o = n33033_o;
      7'b0001000: n33174_o = n33173_o;
      7'b0000100: n33174_o = n33173_o;
      7'b0000010: n33174_o = n33173_o;
      7'b0000001: n33174_o = n33173_o;
      default: n33174_o = n33173_o;
    endcase
  assign n33175_o = n33035_o[4:0];
  assign n33176_o = r[85:81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33147_o)
      7'b1000000: n33177_o = n33176_o;
      7'b0100000: n33177_o = n33176_o;
      7'b0010000: n33177_o = n33175_o;
      7'b0001000: n33177_o = n33176_o;
      7'b0000100: n33177_o = n33176_o;
      7'b0000010: n33177_o = n33176_o;
      7'b0000001: n33177_o = n33176_o;
      default: n33177_o = n33176_o;
    endcase
  assign n33178_o = n33035_o[5];
  assign n33179_o = r[86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33147_o)
      7'b1000000: n33180_o = n33140_o;
      7'b0100000: n33180_o = n33044_o;
      7'b0010000: n33180_o = n33178_o;
      7'b0001000: n33180_o = n33179_o;
      7'b0000100: n33180_o = n33179_o;
      7'b0000010: n33180_o = n33179_o;
      7'b0000001: n33180_o = n33179_o;
      default: n33180_o = n33179_o;
    endcase
  assign n33181_o = r[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33147_o)
      7'b1000000: n33182_o = n33181_o;
      7'b0100000: n33182_o = n33181_o;
      7'b0010000: n33182_o = n33181_o;
      7'b0001000: n33182_o = n32978_o;
      7'b0000100: n33182_o = n32946_o;
      7'b0000010: n33182_o = n32931_o;
      7'b0000001: n33182_o = n33181_o;
      default: n33182_o = n33181_o;
    endcase
  assign n33183_o = {n32592_o, n32617_o, n32586_o, n32612_o, n32580_o, n32688_o, n32663_o, n32693_o, n32657_o, n32683_o, n32651_o, n32764_o, n32739_o, n32769_o, n32733_o, n32759_o, n32727_o, n32840_o, n32815_o, n32845_o, n32809_o, n32835_o, n32803_o, n32825_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33147_o)
      7'b1000000: n33184_o = n33141_o;
      7'b0100000: n33184_o = n33183_o;
      7'b0010000: n33184_o = n33183_o;
      7'b0001000: n33184_o = n33183_o;
      7'b0000100: n33184_o = n33183_o;
      7'b0000010: n33184_o = n33183_o;
      7'b0000001: n33184_o = n33183_o;
      default: n33184_o = n33183_o;
    endcase
  assign n33196_o = r[80:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33147_o)
      7'b1000000: n33199_o = n33144_o;
      7'b0100000: n33199_o = 1'b0;
      7'b0010000: n33199_o = 1'b0;
      7'b0001000: n33199_o = 1'b0;
      7'b0000100: n33199_o = 1'b0;
      7'b0000010: n33199_o = 1'b0;
      7'b0000001: n33199_o = 1'b0;
      default: n33199_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:419:62  */
  assign n33201_o = n32317_o[2:1];
  assign n33203_o = {n32450_o, n33184_o, n32494_o, n32546_o, n32488_o, n32493_o, n32441_o, n33182_o, n33180_o, n33177_o, n33196_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:12  */
  assign n33204_o = n33203_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:15  */
  assign n33205_o = n33204_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:422:61  */
  assign n33207_o = r[1352:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n33213_o = n33207_o[1211:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n33214_o = n33213_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n33215_o = n33207_o[1211:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n33216_o = n33215_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n33217_o = n33216_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n33218_o = n33217_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n33219_o = n33214_o & n33218_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n33222_o = n33207_o[908:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n33223_o = n33222_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n33224_o = n33207_o[908:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n33225_o = n33224_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n33226_o = n33225_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n33227_o = n33226_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n33228_o = n33223_o & n33227_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n33230_o = n33207_o[605:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n33231_o = n33230_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n33232_o = n33207_o[605:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n33233_o = n33232_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n33234_o = n33233_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n33235_o = n33234_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n33236_o = n33231_o & n33235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n33238_o = n33207_o[302:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n33239_o = n33238_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n33240_o = n33207_o[302:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n33241_o = n33240_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n33242_o = n33241_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n33243_o = n33242_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n33244_o = n33239_o & n33243_o;
  assign n33245_o = {n33244_o, n33236_o, n33228_o, n33219_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:422:72  */
  assign n33247_o = n33245_o != 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:423:92  */
  assign n33250_o = r[1352:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n33256_o = n33250_o[1211:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n33257_o = n33256_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n33258_o = n33250_o[1211:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n33259_o = n33258_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n33260_o = n33259_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n33261_o = n33260_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n33262_o = n33257_o & n33261_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n33265_o = n33250_o[908:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n33266_o = n33265_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n33267_o = n33250_o[908:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n33268_o = n33267_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n33269_o = n33268_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n33270_o = n33269_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n33271_o = n33266_o & n33270_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n33273_o = n33250_o[605:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n33274_o = n33273_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n33275_o = n33250_o[605:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n33276_o = n33275_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n33277_o = n33276_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n33278_o = n33277_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n33279_o = n33274_o & n33278_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n33281_o = n33250_o[302:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n33282_o = n33281_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n33283_o = n33250_o[302:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n33284_o = n33283_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n33285_o = n33284_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n33286_o = n33285_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n33287_o = n33282_o & n33286_o;
  assign n33288_o = {n33287_o, n33279_o, n33271_o, n33262_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:13  */
  assign n33296_o = n33288_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33303_o = n33296_o ? 2'b11 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33307_o = n33296_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:13  */
  assign n33309_o = n33288_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33311_o = n33320_o ? 2'b10 : n33303_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33315_o = n33321_o ? 1'b0 : n33307_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33317_o = n33309_o & n33307_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33318_o = n33309_o & n33307_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33320_o = n33307_o & n33317_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33321_o = n33307_o & n33318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:13  */
  assign n33322_o = n33288_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33324_o = n33333_o ? 2'b01 : n33311_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33328_o = n33334_o ? 1'b0 : n33315_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33330_o = n33322_o & n33315_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33331_o = n33322_o & n33315_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33333_o = n33315_o & n33330_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33334_o = n33315_o & n33331_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:13  */
  assign n33335_o = n33288_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33337_o = n33346_o ? 2'b00 : n33324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33343_o = n33335_o & n33328_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33346_o = n33328_o & n33343_o;
  assign n33348_o = r[137:119];
  assign n33349_o = r[140];
  assign n33350_o = {n32450_o, n33184_o, n33349_o, n33337_o, n33348_o, n32546_o, n32488_o, n32493_o, n32441_o, n33182_o, n33180_o, n33177_o, n33196_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:99  */
  assign n33351_o = n33350_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:102  */
  assign n33352_o = n33351_o[50:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:77  */
  assign n33355_o = 2'b11 - n33352_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:118  */
  assign n33358_o = n34190_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:426:50  */
  assign n33359_o = n32317_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:426:33  */
  assign n33364_o = n33359_o ? 3'b001 : 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:426:33  */
  assign n33365_o = n33359_o ? 1'b0 : 1'b1;
  assign n33366_o = {n33337_o, n33365_o, n33358_o, n33364_o};
  assign n33367_o = r[139:119];
  assign n33368_o = {n33367_o, n32546_o, n32488_o, n32493_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:422:31  */
  assign n33369_o = n33247_o ? n33366_o : n33368_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:422:7  */
  assign n33371_o = n33205_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:435:48  */
  assign n33372_o = n32317_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:435:54  */
  assign n33373_o = ~n33372_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:435:31  */
  assign n33376_o = n33373_o ? 3'b010 : n32493_o;
  assign n33377_o = r[137];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:435:31  */
  assign n33378_o = n33373_o ? 1'b1 : n33377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:435:7  */
  assign n33380_o = n33205_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:48  */
  assign n33381_o = n32317_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:66  */
  assign n33382_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:69  */
  assign n33383_o = n33382_o[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:80  */
  assign n33384_o = n33383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:107  */
  assign n33385_o = n32317_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:89  */
  assign n33386_o = n33384_o & n33385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:60  */
  assign n33387_o = n33381_o | n33386_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:31  */
  assign n33390_o = n33387_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:48  */
  assign n33391_o = n32317_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:447:84  */
  assign n33392_o = n32317_o[2:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:47  */
  assign n33394_o = 2'b11 - n33201_o;
  assign n33396_o = r[136:119];
  assign n33397_o = r[140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:46  */
  assign n33398_o = {n32450_o, n33184_o, n33397_o, n33392_o, n33390_o, n33396_o, n32546_o, n32488_o, n32493_o, n32441_o, n33182_o, n33180_o, n33177_o, n33196_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:64  */
  assign n33400_o = n34196_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:75  */
  assign n33401_o = n33400_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:83  */
  assign n33402_o = n33401_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:86  */
  assign n33403_o = ~n33402_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:33  */
  assign n33405_o = n33403_o ? 3'b110 : n32493_o;
  assign n33406_o = r[136:119];
  assign n33407_o = r[140];
  assign n33408_o = {n32450_o, n33184_o, n33407_o, n33392_o, n33390_o, n33406_o, n32546_o, n32488_o, n33405_o, n32441_o, n33182_o, n33180_o, n33177_o, n33196_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:38  */
  assign n33409_o = n33408_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:41  */
  assign n33410_o = n33409_o[50:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:59  */
  assign n33411_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:62  */
  assign n33412_o = n33411_o[50:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:54  */
  assign n33413_o = n33410_o != n33412_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:46  */
  assign n33415_o = 2'b11 - n32391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:74  */
  assign n33417_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:77  */
  assign n33418_o = n33417_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:455:83  */
  assign n33421_o = 2'b11 - n33201_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:455:100  */
  assign n33424_o = n34224_o[300:256];
  assign n33425_o = r[136:119];
  assign n33426_o = {n33425_o, n32546_o, n32488_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n33427_o = n33413_o ? n33424_o : n33426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33428_o = n33520_o ? n34218_o : n33184_o;
  assign n33429_o = r[136:119];
  assign n33430_o = r[140:138];
  assign n33431_o = {n32450_o, n33184_o, n33430_o, n33390_o, n33429_o, n32546_o, n32488_o, n32493_o, n32441_o, n33182_o, n33180_o, n33177_o, n33196_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:38  */
  assign n33432_o = n33431_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:41  */
  assign n33433_o = n33432_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:52  */
  assign n33434_o = n33433_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:64  */
  assign n33436_o = n33434_o == 4'b0000;
  assign n33441_o = r[135:119];
  assign n33442_o = r[139:138];
  assign n33443_o = {n32450_o, n33184_o, 1'b1, n33442_o, 1'b0, 1'b1, n33441_o, n32546_o, n32488_o, 3'b100, n32441_o, n33182_o, n33180_o, n33177_o, n33196_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:60  */
  assign n33444_o = n33443_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:63  */
  assign n33445_o = n33444_o[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:55  */
  assign n33446_o = mem_wait_i | n33445_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:83  */
  assign n33447_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:86  */
  assign n33448_o = n33447_o[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:78  */
  assign n33449_o = n33446_o | n33448_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:35  */
  assign n33453_o = n33449_o ? 3'b011 : 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:35  */
  assign n33454_o = n33449_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:35  */
  assign n33455_o = n33449_o ? 1'b0 : 1'b1;
  assign n33458_o = n32542_o[9:0];
  assign n33459_o = n32543_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33460_o = n32526_o ? n33458_o : n33459_o;
  assign n33461_o = n32545_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33462_o = n32522_o ? n33460_o : n33461_o;
  assign n33463_o = r[135:119];
  assign n33464_o = r[139:138];
  assign n33465_o = {n32450_o, n33184_o, n33455_o, n33464_o, 1'b0, n33454_o, n33463_o, 3'b000, 4'b1000, n33462_o, n32488_o, n33453_o, n32441_o, n33182_o, n33180_o, n33177_o, n33196_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:472:40  */
  assign n33466_o = n33465_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:472:43  */
  assign n33467_o = n33466_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:472:54  */
  assign n33468_o = n33467_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:472:65  */
  assign n33470_o = $unsigned(n33468_o) < $unsigned(10'b0000001000);
  assign n33471_o = n32542_o[9:0];
  assign n33472_o = n32543_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33473_o = n32526_o ? n33471_o : n33472_o;
  assign n33474_o = n32545_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33475_o = n32522_o ? n33473_o : n33474_o;
  assign n33476_o = r[135:119];
  assign n33477_o = r[139:138];
  assign n33478_o = {n32450_o, n33184_o, n33455_o, n33477_o, 1'b0, n33454_o, n33476_o, 3'b000, 4'b1000, n33475_o, n32488_o, n33453_o, n32441_o, n33182_o, n33180_o, n33177_o, n33196_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:473:98  */
  assign n33479_o = n33478_o[105:102];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:472:35  */
  assign n33480_o = n33470_o ? n33479_o : 4'b1000;
  assign n33481_o = {3'b000, n33480_o};
  assign n33482_o = {1'b0, n33454_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:33  */
  assign n33483_o = n33436_o ? n33453_o : n32493_o;
  assign n33484_o = n32542_o[16:10];
  assign n33485_o = n32543_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33486_o = n32526_o ? n33484_o : n33485_o;
  assign n33487_o = n32545_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33488_o = n32522_o ? n33486_o : n33487_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:33  */
  assign n33489_o = n33436_o ? n33481_o : n33488_o;
  assign n33490_o = r[136];
  assign n33491_o = {n33390_o, n33490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:33  */
  assign n33492_o = n33436_o ? n33482_o : n33491_o;
  assign n33493_o = r[140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:33  */
  assign n33494_o = n33436_o ? n33455_o : n33493_o;
  assign n33495_o = {n33427_o, n33405_o};
  assign n33496_o = n33495_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33497_o = n33391_o ? n33496_o : n33483_o;
  assign n33498_o = n33495_o[22:3];
  assign n33499_o = n32542_o[9:0];
  assign n33500_o = n32543_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33501_o = n32526_o ? n33499_o : n33500_o;
  assign n33502_o = n32545_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33503_o = n32522_o ? n33501_o : n33502_o;
  assign n33504_o = {n33503_o, n32488_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33505_o = n33391_o ? n33498_o : n33504_o;
  assign n33506_o = n33495_o[29:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33507_o = n33391_o ? n33506_o : n33489_o;
  assign n33508_o = n33495_o[46:30];
  assign n33509_o = r[135:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33510_o = n33391_o ? n33508_o : n33509_o;
  assign n33511_o = n33492_o[0];
  assign n33512_o = n33495_o[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33513_o = n33391_o ? n33512_o : n33511_o;
  assign n33514_o = n33492_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33515_o = n33391_o ? n33390_o : n33514_o;
  assign n33516_o = r[139:138];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33517_o = n33391_o ? n33392_o : n33516_o;
  assign n33518_o = r[140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33519_o = n33391_o ? n33518_o : n33494_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33520_o = n33391_o & n33413_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:7  */
  assign n33522_o = n33205_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:45  */
  assign n33523_o = ~mem_wait_i;
  assign n33524_o = {n32450_o, n33184_o, n32494_o, n32546_o, n32488_o, n32493_o, n32441_o, n33182_o, n33180_o, n33177_o, n33196_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:57  */
  assign n33525_o = n33524_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:60  */
  assign n33526_o = n33525_o[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:69  */
  assign n33527_o = ~n33526_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:51  */
  assign n33528_o = n33523_o & n33527_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:81  */
  assign n33529_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:84  */
  assign n33530_o = n33529_o[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:93  */
  assign n33531_o = ~n33530_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:75  */
  assign n33532_o = n33528_o & n33531_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:31  */
  assign n33536_o = n33532_o ? 3'b100 : n32493_o;
  assign n33537_o = r[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:31  */
  assign n33538_o = n33532_o ? 1'b1 : n33537_o;
  assign n33539_o = r[140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:31  */
  assign n33540_o = n33532_o ? 1'b1 : n33539_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:7  */
  assign n33542_o = n33205_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:484:45  */
  assign n33543_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:485:42  */
  assign n33545_o = 2'b11 - n32391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:485:54  */
  assign n33548_o = n34230_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:485:65  */
  assign n33549_o = ~n33548_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:486:74  */
  assign n33550_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:486:77  */
  assign n33551_o = n33550_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:486:88  */
  assign n33552_o = n33551_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:486:96  */
  assign n33553_o = n33552_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:486:101  */
  assign n33555_o = n33553_o + 16'b0000000000000001;
  assign n33556_o = r[134:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:485:33  */
  assign n33557_o = n33549_o ? n33555_o : n33556_o;
  assign n33558_o = r[140:135];
  assign n33559_o = {n32450_o, n33184_o, n33558_o, n33557_o, n32546_o, n32488_o, n32493_o, n32441_o, n33182_o, n33180_o, n33177_o, n33196_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:489:38  */
  assign n33560_o = n33559_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:489:41  */
  assign n33561_o = n33560_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:489:52  */
  assign n33562_o = n33561_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:489:64  */
  assign n33564_o = n33562_o == 4'b0000;
  assign n33571_o = n32542_o[9:0];
  assign n33572_o = n32543_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33573_o = n32526_o ? n33571_o : n33572_o;
  assign n33574_o = n32545_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33575_o = n32522_o ? n33573_o : n33574_o;
  assign n33576_o = r[135];
  assign n33577_o = r[139:138];
  assign n33578_o = {n32450_o, n33184_o, 1'b0, n33577_o, 1'b1, 1'b0, n33576_o, n33557_o, 3'b000, 4'b1000, n33575_o, n32488_o, 3'b010, n32441_o, n33182_o, n33180_o, n33177_o, n33196_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:497:40  */
  assign n33579_o = n33578_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:497:43  */
  assign n33580_o = n33579_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:497:54  */
  assign n33581_o = n33580_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:497:65  */
  assign n33583_o = $unsigned(n33581_o) < $unsigned(10'b0000001000);
  assign n33584_o = n32542_o[9:0];
  assign n33585_o = n32543_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33586_o = n32526_o ? n33584_o : n33585_o;
  assign n33587_o = n32545_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33588_o = n32522_o ? n33586_o : n33587_o;
  assign n33589_o = r[135];
  assign n33590_o = r[139:138];
  assign n33591_o = {n32450_o, n33184_o, 1'b0, n33590_o, 1'b1, 1'b0, n33589_o, n33557_o, 3'b000, 4'b1000, n33588_o, n32488_o, 3'b010, n32441_o, n33182_o, n33180_o, n33177_o, n33196_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:498:98  */
  assign n33592_o = n33591_o[95:92];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:497:35  */
  assign n33593_o = n33583_o ? n33592_o : 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:501:52  */
  assign n33594_o = n32317_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:501:35  */
  assign n33597_o = n33594_o ? 3'b001 : 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:501:35  */
  assign n33598_o = n33594_o ? 1'b0 : 1'b1;
  assign n33599_o = n32542_o[9:0];
  assign n33600_o = n32543_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33601_o = n32526_o ? n33599_o : n33600_o;
  assign n33602_o = n32545_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33603_o = n32522_o ? n33601_o : n33602_o;
  assign n33604_o = r[135];
  assign n33605_o = r[139:138];
  assign n33606_o = {n32450_o, n33184_o, 1'b0, n33605_o, n33598_o, 1'b0, n33604_o, n33557_o, 3'b000, n33593_o, n33603_o, n32488_o, n33597_o, n32441_o, n33182_o, n33180_o, n33177_o, n33196_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:40  */
  assign n33607_o = n33606_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:43  */
  assign n33608_o = n33607_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:54  */
  assign n33609_o = n33608_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:65  */
  assign n33611_o = n33609_o == 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:48  */
  assign n33615_o = 2'b11 - n32391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:48  */
  assign n33620_o = 2'b11 - n32391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:35  */
  assign n33624_o = n33611_o ? 3'b000 : n33597_o;
  assign n33625_o = r[135];
  assign n33626_o = {1'b0, n33625_o, n33557_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:35  */
  assign n33627_o = n33611_o ? 18'b000000000000000000 : n33626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:35  */
  assign n33628_o = n33611_o ? n34273_o : n33184_o;
  assign n33629_o = {n33598_o, n33627_o, 3'b000, n33593_o};
  assign n33630_o = {n33628_o, 1'b0};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:484:31  */
  assign n33631_o = n33643_o ? n33624_o : n32493_o;
  assign n33632_o = n32542_o[16:10];
  assign n33633_o = n32543_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33634_o = n32526_o ? n33632_o : n33633_o;
  assign n33635_o = n32545_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33636_o = n32522_o ? n33634_o : n33635_o;
  assign n33637_o = r[137:135];
  assign n33638_o = {n33637_o, n33557_o, n33636_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:489:33  */
  assign n33639_o = n33564_o ? n33629_o : n33638_o;
  assign n33640_o = r[140];
  assign n33641_o = {n33184_o, n33640_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:489:33  */
  assign n33642_o = n33564_o ? n33630_o : n33641_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:484:31  */
  assign n33643_o = n33543_o & n33564_o;
  assign n33644_o = n32542_o[16:10];
  assign n33645_o = n32543_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33646_o = n32526_o ? n33644_o : n33645_o;
  assign n33647_o = n32545_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33648_o = n32522_o ? n33646_o : n33647_o;
  assign n33649_o = r[137:119];
  assign n33650_o = {n33649_o, n33648_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:484:31  */
  assign n33651_o = n33543_o ? n33639_o : n33650_o;
  assign n33652_o = r[140];
  assign n33653_o = {n33184_o, n33652_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:484:31  */
  assign n33654_o = n33543_o ? n33642_o : n33653_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:484:7  */
  assign n33656_o = n33205_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:42  */
  assign n33659_o = 2'b11 - n32391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:42  */
  assign n33664_o = 2'b11 - n32391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:516:7  */
  assign n33669_o = n33205_o == 3'b110;
  assign n33670_o = {n33669_o, n33656_o, n33542_o, n33522_o, n33380_o, n33371_o};
  assign n33671_o = n33369_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n33670_o)
      6'b100000: n33672_o = n32493_o;
      6'b010000: n33672_o = n33631_o;
      6'b001000: n33672_o = n33536_o;
      6'b000100: n33672_o = n33497_o;
      6'b000010: n33672_o = n33376_o;
      6'b000001: n33672_o = n33671_o;
      default: n33672_o = n32493_o;
    endcase
  assign n33673_o = n33369_o[22:3];
  assign n33674_o = n32542_o[9:0];
  assign n33675_o = n32543_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33676_o = n32526_o ? n33674_o : n33675_o;
  assign n33677_o = n32545_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33678_o = n32522_o ? n33676_o : n33677_o;
  assign n33679_o = {n33678_o, n32488_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n33670_o)
      6'b100000: n33680_o = n33679_o;
      6'b010000: n33680_o = n33679_o;
      6'b001000: n33680_o = n33679_o;
      6'b000100: n33680_o = n33505_o;
      6'b000010: n33680_o = n33679_o;
      6'b000001: n33680_o = n33673_o;
      default: n33680_o = n33679_o;
    endcase
  assign n33681_o = n33369_o[29:23];
  assign n33682_o = n33651_o[6:0];
  assign n33683_o = n32542_o[16:10];
  assign n33684_o = n32543_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33685_o = n32526_o ? n33683_o : n33684_o;
  assign n33686_o = n32545_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33687_o = n32522_o ? n33685_o : n33686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n33670_o)
      6'b100000: n33688_o = n33687_o;
      6'b010000: n33688_o = n33682_o;
      6'b001000: n33688_o = n33687_o;
      6'b000100: n33688_o = n33507_o;
      6'b000010: n33688_o = n33687_o;
      6'b000001: n33688_o = n33681_o;
      default: n33688_o = n33687_o;
    endcase
  assign n33689_o = n33369_o[46:30];
  assign n33690_o = n33651_o[23:7];
  assign n33691_o = r[135:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n33670_o)
      6'b100000: n33692_o = n33691_o;
      6'b010000: n33692_o = n33690_o;
      6'b001000: n33692_o = n33691_o;
      6'b000100: n33692_o = n33510_o;
      6'b000010: n33692_o = n33691_o;
      6'b000001: n33692_o = n33689_o;
      default: n33692_o = n33691_o;
    endcase
  assign n33693_o = n33369_o[47];
  assign n33694_o = n33651_o[24];
  assign n33695_o = r[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n33670_o)
      6'b100000: n33696_o = n33695_o;
      6'b010000: n33696_o = n33694_o;
      6'b001000: n33696_o = n33538_o;
      6'b000100: n33696_o = n33513_o;
      6'b000010: n33696_o = n33695_o;
      6'b000001: n33696_o = n33693_o;
      default: n33696_o = n33695_o;
    endcase
  assign n33697_o = n33369_o[48];
  assign n33698_o = n33651_o[25];
  assign n33699_o = r[137];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n33670_o)
      6'b100000: n33700_o = 1'b0;
      6'b010000: n33700_o = n33698_o;
      6'b001000: n33700_o = n33699_o;
      6'b000100: n33700_o = n33515_o;
      6'b000010: n33700_o = n33378_o;
      6'b000001: n33700_o = n33697_o;
      default: n33700_o = n33699_o;
    endcase
  assign n33701_o = n33369_o[50:49];
  assign n33702_o = r[139:138];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n33670_o)
      6'b100000: n33703_o = n33702_o;
      6'b010000: n33703_o = n33702_o;
      6'b001000: n33703_o = n33702_o;
      6'b000100: n33703_o = n33517_o;
      6'b000010: n33703_o = n33702_o;
      6'b000001: n33703_o = n33701_o;
      default: n33703_o = n33702_o;
    endcase
  assign n33704_o = n33654_o[0];
  assign n33705_o = r[140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n33670_o)
      6'b100000: n33706_o = n33705_o;
      6'b010000: n33706_o = n33704_o;
      6'b001000: n33706_o = n33540_o;
      6'b000100: n33706_o = n33519_o;
      6'b000010: n33706_o = n33705_o;
      6'b000001: n33706_o = n33705_o;
      default: n33706_o = n33705_o;
    endcase
  assign n33707_o = n33654_o[1212:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n33670_o)
      6'b100000: n33708_o = n34316_o;
      6'b010000: n33708_o = n33707_o;
      6'b001000: n33708_o = n33184_o;
      6'b000100: n33708_o = n33428_o;
      6'b000010: n33708_o = n33184_o;
      6'b000001: n33708_o = n33184_o;
      default: n33708_o = n33184_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:42  */
  assign n33719_o = 2'b11 - n32391_o;
  assign n33721_o = {n32450_o, n33708_o, n33706_o, n33703_o, n33700_o, n33696_o, n33692_o, n33688_o, n33680_o, n33672_o, n32441_o, n33182_o, n33180_o, n33177_o, n33196_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:79  */
  assign n33722_o = n33721_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:82  */
  assign n33723_o = n33722_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:93  */
  assign n33724_o = n33723_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:66  */
  assign n33727_o = 3'b111 - n33724_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n33730_o = {n32450_o, n33708_o, n33706_o, n33703_o, n33700_o, n33696_o, n33692_o, n33688_o, n33680_o, n33672_o, n32441_o, n33182_o, n33180_o, n33177_o, n33196_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:42  */
  assign n33733_o = 2'b11 - n32389_o;
  assign n33735_o = {n34371_o, n33708_o, n33706_o, n33703_o, n33700_o, n33696_o, n33692_o, n33688_o, n33680_o, n33672_o, n32441_o, n33182_o, n33180_o, n33177_o, n33196_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:79  */
  assign n33736_o = n33735_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:82  */
  assign n33737_o = n33736_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:93  */
  assign n33738_o = n33737_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:66  */
  assign n33741_o = 3'b111 - n33738_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n33744_o = {n34371_o, n33708_o, n33706_o, n33703_o, n33700_o, n33696_o, n33692_o, n33688_o, n33680_o, n33672_o, n32441_o, n33182_o, n33180_o, n33177_o, n33196_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  assign n33746_o = {n34371_o, n33708_o, n33706_o, n33703_o, n33700_o, n33696_o, n33692_o, n33688_o, n33680_o, n33672_o, n32441_o, n33182_o, n33180_o, n33177_o, n34426_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:534:10  */
  assign n33747_o = n33746_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:534:13  */
  assign n33748_o = n33747_o[86:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:534:24  */
  assign n33749_o = n33748_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:535:71  */
  assign n33751_o = 2'b11 - n32389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:535:83  */
  assign n33754_o = n34432_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:535:49  */
  assign n33755_o = {16'b0, n33754_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:534:5  */
  assign n33756_o = n33749_o ? n33755_o : n34426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:541:10  */
  assign n33757_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:541:13  */
  assign n33758_o = n33757_o[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:542:20  */
  assign n33759_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:542:23  */
  assign n33760_o = n33759_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:542:34  */
  assign n33761_o = n33760_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:544:20  */
  assign n33762_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:544:23  */
  assign n33763_o = n33762_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:544:34  */
  assign n33764_o = n33763_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:541:5  */
  assign n33765_o = n33758_o ? n33761_o : n33764_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:30  */
  assign n33766_o = r[1352:1050];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:34  */
  assign n33767_o = n33766_o[302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:30  */
  assign n33768_o = r[1049:747];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:34  */
  assign n33769_o = n33768_o[302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:30  */
  assign n33770_o = r[746:444];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:34  */
  assign n33771_o = n33770_o[302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:30  */
  assign n33772_o = r[443:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:34  */
  assign n33773_o = n33772_o[302];
  assign n33774_o = {n33767_o, n33769_o, n33771_o, n33773_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:565:25  */
  assign n33775_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:565:28  */
  assign n33776_o = n33775_o[86:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:566:25  */
  assign n33777_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:566:28  */
  assign n33778_o = n33777_o[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:568:56  */
  assign n33779_o = n33765_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:568:77  */
  assign n33780_o = n33765_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:568:96  */
  assign n33781_o = n33765_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:568:109  */
  assign n33782_o = r[1384:1353];
  assign n33783_o = {n33782_o, n33781_o, n33780_o, n33779_o};
  assign n33784_o = {n34371_o, n33708_o, n33706_o, n33703_o, n33700_o, n33696_o, n33692_o, n33688_o, n33680_o, n33672_o, n32441_o, n33182_o, n33180_o, n33177_o, n33756_o, n33174_o, n33172_o, n33170_o, n33167_o, n33164_o, n33158_o, n33153_o, n33148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:578:18  */
  assign n33789_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:582:9  */
  assign n33792_o = init_i ? 1385'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:580:5  */
  assign n33798_o = en_i ? n33792_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:580:5  */
  always @(posedge clk_i or posedge n33789_o)
    if (n33789_o)
      n33799_q <= 1385'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n33799_q <= n33798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:43  */
  assign n33800_o = {n32401_o, n32408_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33801_o = n33800_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33802_o = ~n33801_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33803_o = n33800_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33804_o = ~n33803_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33805_o = n33802_o & n33804_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33806_o = n33802_o & n33803_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33807_o = n33801_o & n33804_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33808_o = n33801_o & n33803_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33809_o = n33800_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33810_o = ~n33809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33811_o = n33805_o & n33810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33812_o = n33805_o & n33809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33813_o = n33806_o & n33810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33814_o = n33806_o & n33809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33815_o = n33807_o & n33810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33816_o = n33807_o & n33809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33817_o = n33808_o & n33810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33818_o = n33808_o & n33809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33819_o = n33800_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33820_o = ~n33819_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33821_o = n33811_o & n33820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33822_o = n33811_o & n33819_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33823_o = n33812_o & n33820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33824_o = n33812_o & n33819_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33825_o = n33813_o & n33820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33826_o = n33813_o & n33819_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33827_o = n33814_o & n33820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33828_o = n33814_o & n33819_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33829_o = n33815_o & n33820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33830_o = n33815_o & n33819_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33831_o = n33816_o & n33820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33832_o = n33816_o & n33819_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33833_o = n33817_o & n33820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33834_o = n33817_o & n33819_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33835_o = n33818_o & n33820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33836_o = n33818_o & n33819_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33837_o = n33800_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33838_o = ~n33837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33839_o = n33821_o & n33838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33840_o = n33821_o & n33837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33841_o = n33822_o & n33838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33842_o = n33822_o & n33837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33843_o = n33823_o & n33838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33844_o = n33823_o & n33837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33845_o = n33824_o & n33838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33846_o = n33824_o & n33837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33847_o = n33825_o & n33838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33848_o = n33825_o & n33837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33849_o = n33826_o & n33838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33850_o = n33826_o & n33837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33851_o = n33827_o & n33838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33852_o = n33827_o & n33837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33853_o = n33828_o & n33838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33854_o = n33828_o & n33837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33855_o = n33829_o & n33838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33856_o = n33829_o & n33837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33857_o = n33830_o & n33838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33858_o = n33830_o & n33837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33859_o = n33831_o & n33838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33860_o = n33831_o & n33837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33861_o = n33832_o & n33838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33862_o = n33832_o & n33837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33863_o = n33833_o & n33838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33864_o = n33833_o & n33837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33865_o = n33834_o & n33838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33866_o = n33834_o & n33837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33867_o = n33835_o & n33838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33868_o = n33835_o & n33837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33869_o = n33836_o & n33838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33870_o = n33836_o & n33837_o;
  assign n33871_o = n32412_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33872_o = n33839_o ? n32411_o : n33871_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:419:24  */
  assign n33873_o = n32412_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33874_o = n33840_o ? n32411_o : n33873_o;
  assign n33875_o = n32412_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33876_o = n33841_o ? n32411_o : n33875_o;
  assign n33877_o = n32412_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33878_o = n33842_o ? n32411_o : n33877_o;
  assign n33879_o = n32412_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33880_o = n33843_o ? n32411_o : n33879_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33881_o = n32412_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33882_o = n33844_o ? n32411_o : n33881_o;
  assign n33883_o = n32412_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33884_o = n33845_o ? n32411_o : n33883_o;
  assign n33885_o = n32412_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33886_o = n33846_o ? n32411_o : n33885_o;
  assign n33887_o = n32412_o[302:256];
  assign n33888_o = n32412_o[334:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33889_o = n33847_o ? n32411_o : n33888_o;
  assign n33890_o = n32412_o[366:335];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33891_o = n33848_o ? n32411_o : n33890_o;
  assign n33892_o = n32412_o[398:367];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33893_o = n33849_o ? n32411_o : n33892_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:153:14  */
  assign n33894_o = n32412_o[430:399];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33895_o = n33850_o ? n32411_o : n33894_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:152:12  */
  assign n33896_o = n32412_o[462:431];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33897_o = n33851_o ? n32411_o : n33896_o;
  assign n33898_o = n32412_o[494:463];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33899_o = n33852_o ? n32411_o : n33898_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n33900_o = n32412_o[526:495];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33901_o = n33853_o ? n32411_o : n33900_o;
  assign n33902_o = n32412_o[558:527];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33903_o = n33854_o ? n32411_o : n33902_o;
  assign n33904_o = n32412_o[605:559];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n33905_o = n32412_o[637:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33906_o = n33855_o ? n32411_o : n33905_o;
  assign n33907_o = n32412_o[669:638];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33908_o = n33856_o ? n32411_o : n33907_o;
  assign n33909_o = n32412_o[701:670];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33910_o = n33857_o ? n32411_o : n33909_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n33911_o = n32412_o[733:702];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33912_o = n33858_o ? n32411_o : n33911_o;
  assign n33913_o = n32412_o[765:734];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33914_o = n33859_o ? n32411_o : n33913_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n33915_o = n32412_o[797:766];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33916_o = n33860_o ? n32411_o : n33915_o;
  assign n33917_o = n32412_o[829:798];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33918_o = n33861_o ? n32411_o : n33917_o;
  assign n33919_o = n32412_o[861:830];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33920_o = n33862_o ? n32411_o : n33919_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n33921_o = n32412_o[908:862];
  assign n33922_o = n32412_o[940:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33923_o = n33863_o ? n32411_o : n33922_o;
  assign n33924_o = n32412_o[972:941];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33925_o = n33864_o ? n32411_o : n33924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n33926_o = n32412_o[1004:973];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33927_o = n33865_o ? n32411_o : n33926_o;
  assign n33928_o = n32412_o[1036:1005];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33929_o = n33866_o ? n32411_o : n33928_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n33930_o = n32412_o[1068:1037];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33931_o = n33867_o ? n32411_o : n33930_o;
  assign n33932_o = n32412_o[1100:1069];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33933_o = n33868_o ? n32411_o : n33932_o;
  assign n33934_o = n32412_o[1132:1101];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33935_o = n33869_o ? n32411_o : n33934_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n33936_o = n32412_o[1164:1133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33937_o = n33870_o ? n32411_o : n33936_o;
  assign n33938_o = n32412_o[1211:1165];
  assign n33939_o = {n33938_o, n33937_o, n33935_o, n33933_o, n33931_o, n33929_o, n33927_o, n33925_o, n33923_o, n33921_o, n33920_o, n33918_o, n33916_o, n33914_o, n33912_o, n33910_o, n33908_o, n33906_o, n33904_o, n33903_o, n33901_o, n33899_o, n33897_o, n33895_o, n33893_o, n33891_o, n33889_o, n33887_o, n33886_o, n33884_o, n33882_o, n33880_o, n33878_o, n33876_o, n33874_o, n33872_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:41  */
  assign n33940_o = {n32459_o, n32466_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33941_o = n33940_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33942_o = ~n33941_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33943_o = n33940_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33944_o = ~n33943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33945_o = n33942_o & n33944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33946_o = n33942_o & n33943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33947_o = n33941_o & n33944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33948_o = n33941_o & n33943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33949_o = n33940_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33950_o = ~n33949_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33951_o = n33945_o & n33950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33952_o = n33945_o & n33949_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33953_o = n33946_o & n33950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33954_o = n33946_o & n33949_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33955_o = n33947_o & n33950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33956_o = n33947_o & n33949_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33957_o = n33948_o & n33950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33958_o = n33948_o & n33949_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33959_o = n33940_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33960_o = ~n33959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33961_o = n33951_o & n33960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33962_o = n33951_o & n33959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33963_o = n33952_o & n33960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33964_o = n33952_o & n33959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33965_o = n33953_o & n33960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33966_o = n33953_o & n33959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33967_o = n33954_o & n33960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33968_o = n33954_o & n33959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33969_o = n33955_o & n33960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33970_o = n33955_o & n33959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33971_o = n33956_o & n33960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33972_o = n33956_o & n33959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33973_o = n33957_o & n33960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33974_o = n33957_o & n33959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33975_o = n33958_o & n33960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33976_o = n33958_o & n33959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33977_o = n33940_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33978_o = ~n33977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33979_o = n33961_o & n33978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33980_o = n33961_o & n33977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33981_o = n33962_o & n33978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33982_o = n33962_o & n33977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33983_o = n33963_o & n33978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33984_o = n33963_o & n33977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33985_o = n33964_o & n33978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33986_o = n33964_o & n33977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33987_o = n33965_o & n33978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33988_o = n33965_o & n33977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33989_o = n33966_o & n33978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33990_o = n33966_o & n33977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33991_o = n33967_o & n33978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33992_o = n33967_o & n33977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33993_o = n33968_o & n33978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33994_o = n33968_o & n33977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33995_o = n33969_o & n33978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33996_o = n33969_o & n33977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33997_o = n33970_o & n33978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33998_o = n33970_o & n33977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33999_o = n33971_o & n33978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34000_o = n33971_o & n33977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34001_o = n33972_o & n33978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34002_o = n33972_o & n33977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34003_o = n33973_o & n33978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34004_o = n33973_o & n33977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34005_o = n33974_o & n33978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34006_o = n33974_o & n33977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34007_o = n33975_o & n33978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34008_o = n33975_o & n33977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34009_o = n33976_o & n33978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34010_o = n33976_o & n33977_o;
  assign n34011_o = n32435_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34012_o = n33979_o ? n32469_o : n34011_o;
  assign n34013_o = n32435_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34014_o = n33980_o ? n32469_o : n34013_o;
  assign n34015_o = n32435_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34016_o = n33981_o ? n32469_o : n34015_o;
  assign n34017_o = n32435_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34018_o = n33982_o ? n32469_o : n34017_o;
  assign n34019_o = n32435_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34020_o = n33983_o ? n32469_o : n34019_o;
  assign n34021_o = n32435_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34022_o = n33984_o ? n32469_o : n34021_o;
  assign n34023_o = n32435_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34024_o = n33985_o ? n32469_o : n34023_o;
  assign n34025_o = n32435_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34026_o = n33986_o ? n32469_o : n34025_o;
  assign n34027_o = n32435_o[302:256];
  assign n34028_o = n32435_o[334:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34029_o = n33987_o ? n32469_o : n34028_o;
  assign n34030_o = n32435_o[366:335];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34031_o = n33988_o ? n32469_o : n34030_o;
  assign n34032_o = n32435_o[398:367];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34033_o = n33989_o ? n32469_o : n34032_o;
  assign n34034_o = n32435_o[430:399];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34035_o = n33990_o ? n32469_o : n34034_o;
  assign n34036_o = n32435_o[462:431];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34037_o = n33991_o ? n32469_o : n34036_o;
  assign n34038_o = n32435_o[494:463];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34039_o = n33992_o ? n32469_o : n34038_o;
  assign n34040_o = n32435_o[526:495];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34041_o = n33993_o ? n32469_o : n34040_o;
  assign n34042_o = n32435_o[558:527];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34043_o = n33994_o ? n32469_o : n34042_o;
  assign n34044_o = n32435_o[605:559];
  assign n34045_o = n32435_o[637:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34046_o = n33995_o ? n32469_o : n34045_o;
  assign n34047_o = n32435_o[669:638];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34048_o = n33996_o ? n32469_o : n34047_o;
  assign n34049_o = n32435_o[701:670];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34050_o = n33997_o ? n32469_o : n34049_o;
  assign n34051_o = n32435_o[733:702];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34052_o = n33998_o ? n32469_o : n34051_o;
  assign n34053_o = n32435_o[765:734];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34054_o = n33999_o ? n32469_o : n34053_o;
  assign n34055_o = n32435_o[797:766];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34056_o = n34000_o ? n32469_o : n34055_o;
  assign n34057_o = n32435_o[829:798];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34058_o = n34001_o ? n32469_o : n34057_o;
  assign n34059_o = n32435_o[861:830];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34060_o = n34002_o ? n32469_o : n34059_o;
  assign n34061_o = n32435_o[908:862];
  assign n34062_o = n32435_o[940:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34063_o = n34003_o ? n32469_o : n34062_o;
  assign n34064_o = n32435_o[972:941];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34065_o = n34004_o ? n32469_o : n34064_o;
  assign n34066_o = n32435_o[1004:973];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34067_o = n34005_o ? n32469_o : n34066_o;
  assign n34068_o = n32435_o[1036:1005];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34069_o = n34006_o ? n32469_o : n34068_o;
  assign n34070_o = n32435_o[1068:1037];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34071_o = n34007_o ? n32469_o : n34070_o;
  assign n34072_o = n32435_o[1100:1069];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34073_o = n34008_o ? n32469_o : n34072_o;
  assign n34074_o = n32435_o[1132:1101];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34075_o = n34009_o ? n32469_o : n34074_o;
  assign n34076_o = n32435_o[1164:1133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34077_o = n34010_o ? n32469_o : n34076_o;
  assign n34078_o = n32435_o[1211:1165];
  assign n34079_o = {n34078_o, n34077_o, n34075_o, n34073_o, n34071_o, n34069_o, n34067_o, n34065_o, n34063_o, n34061_o, n34060_o, n34058_o, n34056_o, n34054_o, n34052_o, n34050_o, n34048_o, n34046_o, n34044_o, n34043_o, n34041_o, n34039_o, n34037_o, n34035_o, n34033_o, n34031_o, n34029_o, n34027_o, n34026_o, n34024_o, n34022_o, n34020_o, n34018_o, n34016_o, n34014_o, n34012_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:42  */
  assign n34080_o = n32902_o[443:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:18  */
  assign n34081_o = n32902_o[746:444];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34082_o = n32902_o[1049:747];
  assign n34083_o = n32902_o[1352:1050];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:77  */
  assign n34084_o = n32900_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:77  */
  always @*
    case (n34084_o)
      2'b00: n34085_o = n34080_o;
      2'b01: n34085_o = n34081_o;
      2'b10: n34085_o = n34082_o;
      2'b11: n34085_o = n34083_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:78  */
  assign n34086_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:77  */
  assign n34087_o = cfg_i[97:49];
  assign n34088_o = cfg_i[146:98];
  assign n34089_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:41  */
  assign n34090_o = n32951_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:41  */
  always @*
    case (n34090_o)
      2'b00: n34091_o = n34086_o;
      2'b01: n34091_o = n34087_o;
      2'b10: n34091_o = n34088_o;
      2'b11: n34091_o = n34089_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:42  */
  assign n34092_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:41  */
  assign n34093_o = cfg_i[97:49];
  assign n34094_o = cfg_i[146:98];
  assign n34095_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:363:72  */
  assign n34096_o = n32992_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:363:72  */
  always @*
    case (n34096_o)
      2'b00: n34097_o = n34092_o;
      2'b01: n34097_o = n34093_o;
      2'b10: n34097_o = n34094_o;
      2'b11: n34097_o = n34095_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34098_o = n33078_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34099_o = ~n34098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34100_o = n33078_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34101_o = ~n34100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34102_o = n34099_o & n34101_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34103_o = n34099_o & n34100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34104_o = n34098_o & n34101_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34105_o = n34098_o & n34100_o;
  assign n34106_o = n33080_o[300:0];
  assign n34107_o = n33080_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34108_o = n34102_o ? 1'b0 : n34107_o;
  assign n34109_o = n33080_o[603:302];
  assign n34110_o = n33080_o[604];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34111_o = n34103_o ? 1'b0 : n34110_o;
  assign n34112_o = n33080_o[906:605];
  assign n34113_o = n33080_o[907];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34114_o = n34104_o ? 1'b0 : n34113_o;
  assign n34115_o = n33080_o[1209:908];
  assign n34116_o = n33080_o[1210];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34117_o = n34105_o ? 1'b0 : n34116_o;
  assign n34118_o = n33080_o[1211];
  assign n34119_o = {n34118_o, n34117_o, n34115_o, n34114_o, n34112_o, n34111_o, n34109_o, n34108_o, n34106_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34120_o = n33096_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34121_o = ~n34120_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34122_o = n33096_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34123_o = ~n34122_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34124_o = n34121_o & n34123_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34125_o = n34121_o & n34122_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34126_o = n34120_o & n34123_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34127_o = n34120_o & n34122_o;
  assign n34128_o = n33084_o[255:0];
  assign n34129_o = n33084_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34130_o = n34124_o ? n33106_o : n34129_o;
  assign n34131_o = n33084_o[558:301];
  assign n34132_o = n33084_o[603:559];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34133_o = n34125_o ? n33106_o : n34132_o;
  assign n34134_o = n33084_o[861:604];
  assign n34135_o = n33084_o[906:862];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34136_o = n34126_o ? n33106_o : n34135_o;
  assign n34137_o = n33084_o[1164:907];
  assign n34138_o = n33084_o[1209:1165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34139_o = n34127_o ? n33106_o : n34138_o;
  assign n34140_o = n33084_o[1211:1210];
  assign n34141_o = {n34140_o, n34139_o, n34137_o, n34136_o, n34134_o, n34133_o, n34131_o, n34130_o, n34128_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34142_o = n33123_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34143_o = ~n34142_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34144_o = n33123_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34145_o = ~n34144_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34146_o = n34143_o & n34145_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34147_o = n34143_o & n34144_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34148_o = n34142_o & n34145_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34149_o = n34142_o & n34144_o;
  assign n34150_o = n34141_o[301:0];
  assign n34151_o = n34141_o[302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34152_o = n34146_o ? 1'b0 : n34151_o;
  assign n34153_o = n34141_o[604:303];
  assign n34154_o = n34141_o[605];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34155_o = n34147_o ? 1'b0 : n34154_o;
  assign n34156_o = n34141_o[907:606];
  assign n34157_o = n34141_o[908];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34158_o = n34148_o ? 1'b0 : n34157_o;
  assign n34159_o = n34141_o[1210:909];
  assign n34160_o = n34141_o[1211];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34161_o = n34149_o ? 1'b0 : n34160_o;
  assign n34162_o = {n34161_o, n34159_o, n34158_o, n34156_o, n34155_o, n34153_o, n34152_o, n34150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34163_o = n33128_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34164_o = ~n34163_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34165_o = n33128_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34166_o = ~n34165_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34167_o = n34164_o & n34166_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34168_o = n34164_o & n34165_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34169_o = n34163_o & n34166_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34170_o = n34163_o & n34165_o;
  assign n34171_o = n34162_o[300:0];
  assign n34172_o = n34162_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34173_o = n34167_o ? 1'b0 : n34172_o;
  assign n34174_o = n34162_o[603:302];
  assign n34175_o = n34162_o[604];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34176_o = n34168_o ? 1'b0 : n34175_o;
  assign n34177_o = n34162_o[906:605];
  assign n34178_o = n34162_o[907];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34179_o = n34169_o ? 1'b0 : n34178_o;
  assign n34180_o = n34162_o[1209:908];
  assign n34181_o = n34162_o[1210];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34182_o = n34170_o ? 1'b0 : n34181_o;
  assign n34183_o = n34162_o[1211];
  assign n34184_o = {n34183_o, n34182_o, n34180_o, n34179_o, n34177_o, n34176_o, n34174_o, n34173_o, n34171_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:46  */
  assign n34185_o = r[443:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34186_o = r[746:444];
  assign n34187_o = r[1049:747];
  assign n34188_o = r[1352:1050];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:76  */
  assign n34189_o = n33355_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:76  */
  always @*
    case (n34189_o)
      2'b00: n34190_o = n34185_o;
      2'b01: n34190_o = n34186_o;
      2'b10: n34190_o = n34187_o;
      2'b11: n34190_o = n34188_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:77  */
  assign n34191_o = n33398_o[443:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:76  */
  assign n34192_o = n33398_o[746:444];
  assign n34193_o = n33398_o[1049:747];
  assign n34194_o = n33398_o[1352:1050];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:46  */
  assign n34195_o = n33394_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:46  */
  always @*
    case (n34195_o)
      2'b00: n34196_o = n34191_o;
      2'b01: n34196_o = n34192_o;
      2'b10: n34196_o = n34193_o;
      2'b11: n34196_o = n34194_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34197_o = n33415_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34198_o = ~n34197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34199_o = n33415_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34200_o = ~n34199_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34201_o = n34198_o & n34200_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34202_o = n34198_o & n34199_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34203_o = n34197_o & n34200_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34204_o = n34197_o & n34199_o;
  assign n34205_o = n33184_o[255:0];
  assign n34206_o = n33184_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34207_o = n34201_o ? n33418_o : n34206_o;
  assign n34208_o = n33184_o[558:301];
  assign n34209_o = n33184_o[603:559];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34210_o = n34202_o ? n33418_o : n34209_o;
  assign n34211_o = n33184_o[861:604];
  assign n34212_o = n33184_o[906:862];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34213_o = n34203_o ? n33418_o : n34212_o;
  assign n34214_o = n33184_o[1164:907];
  assign n34215_o = n33184_o[1209:1165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34216_o = n34204_o ? n33418_o : n34215_o;
  assign n34217_o = n33184_o[1211:1210];
  assign n34218_o = {n34217_o, n34216_o, n34214_o, n34213_o, n34211_o, n34210_o, n34208_o, n34207_o, n34205_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:46  */
  assign n34219_o = r[443:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34220_o = r[746:444];
  assign n34221_o = r[1049:747];
  assign n34222_o = r[1352:1050];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:455:82  */
  assign n34223_o = n33421_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:455:82  */
  always @*
    case (n34223_o)
      2'b00: n34224_o = n34219_o;
      2'b01: n34224_o = n34220_o;
      2'b10: n34224_o = n34221_o;
      2'b11: n34224_o = n34222_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:455:83  */
  assign n34225_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:455:82  */
  assign n34226_o = cfg_i[97:49];
  assign n34227_o = cfg_i[146:98];
  assign n34228_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:485:41  */
  assign n34229_o = n33545_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:485:41  */
  always @*
    case (n34229_o)
      2'b00: n34230_o = n34225_o;
      2'b01: n34230_o = n34226_o;
      2'b10: n34230_o = n34227_o;
      2'b11: n34230_o = n34228_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34231_o = n33615_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34232_o = ~n34231_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34233_o = n33615_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34234_o = ~n34233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34235_o = n34232_o & n34234_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34236_o = n34232_o & n34233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34237_o = n34231_o & n34234_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34238_o = n34231_o & n34233_o;
  assign n34239_o = n33184_o[301:0];
  assign n34240_o = n33184_o[302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34241_o = n34235_o ? 1'b0 : n34240_o;
  assign n34242_o = n33184_o[604:303];
  assign n34243_o = n33184_o[605];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34244_o = n34236_o ? 1'b0 : n34243_o;
  assign n34245_o = n33184_o[907:606];
  assign n34246_o = n33184_o[908];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34247_o = n34237_o ? 1'b0 : n34246_o;
  assign n34248_o = n33184_o[1210:909];
  assign n34249_o = n33184_o[1211];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34250_o = n34238_o ? 1'b0 : n34249_o;
  assign n34251_o = {n34250_o, n34248_o, n34247_o, n34245_o, n34244_o, n34242_o, n34241_o, n34239_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34252_o = n33620_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34253_o = ~n34252_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34254_o = n33620_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34255_o = ~n34254_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34256_o = n34253_o & n34255_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34257_o = n34253_o & n34254_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34258_o = n34252_o & n34255_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34259_o = n34252_o & n34254_o;
  assign n34260_o = n34251_o[300:0];
  assign n34261_o = n34251_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34262_o = n34256_o ? 1'b0 : n34261_o;
  assign n34263_o = n34251_o[603:302];
  assign n34264_o = n34251_o[604];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34265_o = n34257_o ? 1'b0 : n34264_o;
  assign n34266_o = n34251_o[906:605];
  assign n34267_o = n34251_o[907];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34268_o = n34258_o ? 1'b0 : n34267_o;
  assign n34269_o = n34251_o[1209:908];
  assign n34270_o = n34251_o[1210];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34271_o = n34259_o ? 1'b0 : n34270_o;
  assign n34272_o = n34251_o[1211];
  assign n34273_o = {n34272_o, n34271_o, n34269_o, n34268_o, n34266_o, n34265_o, n34263_o, n34262_o, n34260_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34274_o = n33659_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34275_o = ~n34274_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34276_o = n33659_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34277_o = ~n34276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34278_o = n34275_o & n34277_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34279_o = n34275_o & n34276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34280_o = n34274_o & n34277_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34281_o = n34274_o & n34276_o;
  assign n34282_o = n33184_o[301:0];
  assign n34283_o = n33184_o[302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34284_o = n34278_o ? 1'b0 : n34283_o;
  assign n34285_o = n33184_o[604:303];
  assign n34286_o = n33184_o[605];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34287_o = n34279_o ? 1'b0 : n34286_o;
  assign n34288_o = n33184_o[907:606];
  assign n34289_o = n33184_o[908];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34290_o = n34280_o ? 1'b0 : n34289_o;
  assign n34291_o = n33184_o[1210:909];
  assign n34292_o = n33184_o[1211];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34293_o = n34281_o ? 1'b0 : n34292_o;
  assign n34294_o = {n34293_o, n34291_o, n34290_o, n34288_o, n34287_o, n34285_o, n34284_o, n34282_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34295_o = n33664_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34296_o = ~n34295_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34297_o = n33664_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34298_o = ~n34297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34299_o = n34296_o & n34298_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34300_o = n34296_o & n34297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34301_o = n34295_o & n34298_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34302_o = n34295_o & n34297_o;
  assign n34303_o = n34294_o[300:0];
  assign n34304_o = n34294_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34305_o = n34299_o ? 1'b0 : n34304_o;
  assign n34306_o = n34294_o[603:302];
  assign n34307_o = n34294_o[604];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34308_o = n34300_o ? 1'b0 : n34307_o;
  assign n34309_o = n34294_o[906:605];
  assign n34310_o = n34294_o[907];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34311_o = n34301_o ? 1'b0 : n34310_o;
  assign n34312_o = n34294_o[1209:908];
  assign n34313_o = n34294_o[1210];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34314_o = n34302_o ? 1'b0 : n34313_o;
  assign n34315_o = n34294_o[1211];
  assign n34316_o = {n34315_o, n34314_o, n34312_o, n34311_o, n34309_o, n34308_o, n34306_o, n34305_o, n34303_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:42  */
  assign n34317_o = n33730_o[172:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34318_o = n33730_o[204:173];
  assign n34319_o = n33730_o[236:205];
  assign n34320_o = n33730_o[268:237];
  assign n34321_o = n33730_o[300:269];
  assign n34322_o = n33730_o[332:301];
  assign n34323_o = n33730_o[364:333];
  assign n34324_o = n33730_o[396:365];
  assign n34325_o = n33730_o[475:444];
  assign n34326_o = n33730_o[507:476];
  assign n34327_o = n33730_o[539:508];
  assign n34328_o = n33730_o[571:540];
  assign n34329_o = n33730_o[603:572];
  assign n34330_o = n33730_o[635:604];
  assign n34331_o = n33730_o[667:636];
  assign n34332_o = n33730_o[699:668];
  assign n34333_o = n33730_o[778:747];
  assign n34334_o = n33730_o[810:779];
  assign n34335_o = n33730_o[842:811];
  assign n34336_o = n33730_o[874:843];
  assign n34337_o = n33730_o[906:875];
  assign n34338_o = n33730_o[938:907];
  assign n34339_o = n33730_o[970:939];
  assign n34340_o = n33730_o[1002:971];
  assign n34341_o = n33730_o[1081:1050];
  assign n34342_o = n33730_o[1113:1082];
  assign n34343_o = n33730_o[1145:1114];
  assign n34344_o = n33730_o[1177:1146];
  assign n34345_o = n33730_o[1209:1178];
  assign n34346_o = n33730_o[1241:1210];
  assign n34347_o = n33730_o[1273:1242];
  assign n34348_o = n33730_o[1305:1274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34349_o = {n33719_o, n33727_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34350_o = n34349_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34350_o)
      2'b00: n34351_o = n34317_o;
      2'b01: n34351_o = n34318_o;
      2'b10: n34351_o = n34319_o;
      2'b11: n34351_o = n34320_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34352_o = n34349_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34352_o)
      2'b00: n34353_o = n34321_o;
      2'b01: n34353_o = n34322_o;
      2'b10: n34353_o = n34323_o;
      2'b11: n34353_o = n34324_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34354_o = n34349_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34354_o)
      2'b00: n34355_o = n34325_o;
      2'b01: n34355_o = n34326_o;
      2'b10: n34355_o = n34327_o;
      2'b11: n34355_o = n34328_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34356_o = n34349_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34356_o)
      2'b00: n34357_o = n34329_o;
      2'b01: n34357_o = n34330_o;
      2'b10: n34357_o = n34331_o;
      2'b11: n34357_o = n34332_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34358_o = n34349_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34358_o)
      2'b00: n34359_o = n34333_o;
      2'b01: n34359_o = n34334_o;
      2'b10: n34359_o = n34335_o;
      2'b11: n34359_o = n34336_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34360_o = n34349_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34360_o)
      2'b00: n34361_o = n34337_o;
      2'b01: n34361_o = n34338_o;
      2'b10: n34361_o = n34339_o;
      2'b11: n34361_o = n34340_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34362_o = n34349_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34362_o)
      2'b00: n34363_o = n34341_o;
      2'b01: n34363_o = n34342_o;
      2'b10: n34363_o = n34343_o;
      2'b11: n34363_o = n34344_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34364_o = n34349_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34364_o)
      2'b00: n34365_o = n34345_o;
      2'b01: n34365_o = n34346_o;
      2'b10: n34365_o = n34347_o;
      2'b11: n34365_o = n34348_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34366_o = n34349_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34366_o)
      2'b00: n34367_o = n34351_o;
      2'b01: n34367_o = n34353_o;
      2'b10: n34367_o = n34355_o;
      2'b11: n34367_o = n34357_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34368_o = n34349_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34368_o)
      2'b00: n34369_o = n34359_o;
      2'b01: n34369_o = n34361_o;
      2'b10: n34369_o = n34363_o;
      2'b11: n34369_o = n34365_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34370_o = n34349_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34371_o = n34370_o ? n34369_o : n34367_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:66  */
  assign n34372_o = n33744_o[172:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:42  */
  assign n34373_o = n33744_o[204:173];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34374_o = n33744_o[236:205];
  assign n34375_o = n33744_o[268:237];
  assign n34376_o = n33744_o[300:269];
  assign n34377_o = n33744_o[332:301];
  assign n34378_o = n33744_o[364:333];
  assign n34379_o = n33744_o[396:365];
  assign n34380_o = n33744_o[475:444];
  assign n34381_o = n33744_o[507:476];
  assign n34382_o = n33744_o[539:508];
  assign n34383_o = n33744_o[571:540];
  assign n34384_o = n33744_o[603:572];
  assign n34385_o = n33744_o[635:604];
  assign n34386_o = n33744_o[667:636];
  assign n34387_o = n33744_o[699:668];
  assign n34388_o = n33744_o[778:747];
  assign n34389_o = n33744_o[810:779];
  assign n34390_o = n33744_o[842:811];
  assign n34391_o = n33744_o[874:843];
  assign n34392_o = n33744_o[906:875];
  assign n34393_o = n33744_o[938:907];
  assign n34394_o = n33744_o[970:939];
  assign n34395_o = n33744_o[1002:971];
  assign n34396_o = n33744_o[1081:1050];
  assign n34397_o = n33744_o[1113:1082];
  assign n34398_o = n33744_o[1145:1114];
  assign n34399_o = n33744_o[1177:1146];
  assign n34400_o = n33744_o[1209:1178];
  assign n34401_o = n33744_o[1241:1210];
  assign n34402_o = n33744_o[1273:1242];
  assign n34403_o = n33744_o[1305:1274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34404_o = {n33733_o, n33741_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34405_o = n34404_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34405_o)
      2'b00: n34406_o = n34372_o;
      2'b01: n34406_o = n34373_o;
      2'b10: n34406_o = n34374_o;
      2'b11: n34406_o = n34375_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34407_o = n34404_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34407_o)
      2'b00: n34408_o = n34376_o;
      2'b01: n34408_o = n34377_o;
      2'b10: n34408_o = n34378_o;
      2'b11: n34408_o = n34379_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34409_o = n34404_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34409_o)
      2'b00: n34410_o = n34380_o;
      2'b01: n34410_o = n34381_o;
      2'b10: n34410_o = n34382_o;
      2'b11: n34410_o = n34383_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34411_o = n34404_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34411_o)
      2'b00: n34412_o = n34384_o;
      2'b01: n34412_o = n34385_o;
      2'b10: n34412_o = n34386_o;
      2'b11: n34412_o = n34387_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34413_o = n34404_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34413_o)
      2'b00: n34414_o = n34388_o;
      2'b01: n34414_o = n34389_o;
      2'b10: n34414_o = n34390_o;
      2'b11: n34414_o = n34391_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34415_o = n34404_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34415_o)
      2'b00: n34416_o = n34392_o;
      2'b01: n34416_o = n34393_o;
      2'b10: n34416_o = n34394_o;
      2'b11: n34416_o = n34395_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34417_o = n34404_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34417_o)
      2'b00: n34418_o = n34396_o;
      2'b01: n34418_o = n34397_o;
      2'b10: n34418_o = n34398_o;
      2'b11: n34418_o = n34399_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34419_o = n34404_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34419_o)
      2'b00: n34420_o = n34400_o;
      2'b01: n34420_o = n34401_o;
      2'b10: n34420_o = n34402_o;
      2'b11: n34420_o = n34403_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34421_o = n34404_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34421_o)
      2'b00: n34422_o = n34406_o;
      2'b01: n34422_o = n34408_o;
      2'b10: n34422_o = n34410_o;
      2'b11: n34422_o = n34412_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34423_o = n34404_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34423_o)
      2'b00: n34424_o = n34414_o;
      2'b01: n34424_o = n34416_o;
      2'b10: n34424_o = n34418_o;
      2'b11: n34424_o = n34420_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34425_o = n34404_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34426_o = n34425_o ? n34424_o : n34422_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:66  */
  assign n34427_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:42  */
  assign n34428_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34429_o = cfg_i[146:98];
  assign n34430_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:535:70  */
  assign n34431_o = n33751_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:535:70  */
  always @*
    case (n34431_o)
      2'b00: n34432_o = n34427_o;
      2'b01: n34432_o = n34428_o;
      2'b10: n34432_o = n34429_o;
      2'b11: n34432_o = n34430_o;
    endcase
endmodule

module hibi_dma_trigger_4
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  start_i,
   input  busy_i,
   input  [3:0] trigger_i,
   input  [3:0] mask_i,
   output trigger_o,
   output start_o);
  wire [7:0] r;
  wire [7:0] rin;
  wire [1:0] n32214_o;
  wire n32217_o;
  wire n32218_o;
  wire n32219_o;
  wire n32220_o;
  wire n32222_o;
  wire n32223_o;
  wire n32224_o;
  wire n32225_o;
  wire n32227_o;
  wire n32228_o;
  wire n32229_o;
  wire n32230_o;
  wire n32231_o;
  wire n32232_o;
  wire n32233_o;
  wire n32234_o;
  wire [7:0] n32235_o;
  wire [3:0] n32236_o;
  wire n32237_o;
  wire n32240_o;
  wire [1:0] n32242_o;
  wire [2:0] n32246_o;
  wire [1:0] n32247_o;
  wire [1:0] n32248_o;
  wire n32249_o;
  wire n32250_o;
  wire [2:0] n32251_o;
  wire [2:0] n32252_o;
  wire [2:0] n32253_o;
  wire n32255_o;
  wire [2:0] n32258_o;
  wire [2:0] n32259_o;
  wire [2:0] n32260_o;
  wire n32262_o;
  wire [1:0] n32264_o;
  wire n32266_o;
  wire n32267_o;
  wire [4:0] n32271_o;
  wire [1:0] n32272_o;
  wire [4:0] n32273_o;
  wire [4:0] n32274_o;
  wire n32276_o;
  wire [3:0] n32277_o;
  wire [1:0] n32278_o;
  wire [1:0] n32279_o;
  reg [1:0] n32280_o;
  wire n32281_o;
  wire n32282_o;
  reg n32283_o;
  wire [4:0] n32284_o;
  reg [4:0] n32285_o;
  wire n32286_o;
  wire n32287_o;
  wire [7:0] n32288_o;
  wire n32292_o;
  wire [7:0] n32295_o;
  wire [7:0] n32301_o;
  reg [7:0] n32302_q;
  assign trigger_o = n32286_o;
  assign start_o = n32287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:61:10  */
  assign r = n32302_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:61:13  */
  assign rin = n32288_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:92:14  */
  assign n32214_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:19  */
  assign n32217_o = trigger_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:81:30  */
  assign n32218_o = mask_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:99:17  */
  assign n32219_o = r[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:7  */
  assign n32220_o = n32217_o ? n32218_o : n32219_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:19  */
  assign n32222_o = trigger_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:81:30  */
  assign n32223_o = mask_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n32224_o = r[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:7  */
  assign n32225_o = n32222_o ? n32223_o : n32224_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:19  */
  assign n32227_o = trigger_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:81:30  */
  assign n32228_o = mask_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:34:12  */
  assign n32229_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:7  */
  assign n32230_o = n32227_o ? n32228_o : n32229_o;
  assign n32231_o = r[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:19  */
  assign n32232_o = trigger_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:81:30  */
  assign n32233_o = mask_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:7  */
  assign n32234_o = n32232_o ? n32233_o : n32231_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:26:12  */
  assign n32235_o = {1'b0, n32220_o, n32225_o, n32230_o, n32234_o, 1'b0, n32214_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:89:10  */
  assign n32236_o = n32235_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:89:17  */
  assign n32237_o = n32236_o == mask_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:89:5  */
  assign n32240_o = n32237_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:96:18  */
  assign n32242_o = r[1:0];
  assign n32246_o = {1'b1, 2'b10};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:33  */
  assign n32247_o = n32246_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:98:27  */
  assign n32248_o = n32240_o ? n32247_o : 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:26  */
  assign n32249_o = n32246_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:98:27  */
  assign n32250_o = n32240_o ? n32249_o : 1'b0;
  assign n32251_o = {n32250_o, n32248_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n32252_o = {1'b0, n32214_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:97:25  */
  assign n32253_o = start_i ? n32251_o : n32252_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:97:7  */
  assign n32255_o = n32242_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:712:5  */
  assign n32258_o = {1'b1, 2'b10};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:705:3  */
  assign n32259_o = {1'b0, n32214_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:106:25  */
  assign n32260_o = n32240_o ? n32258_o : n32259_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:106:7  */
  assign n32262_o = n32242_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:111:25  */
  assign n32264_o = busy_i ? 2'b11 : n32214_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:111:7  */
  assign n32266_o = n32242_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:115:35  */
  assign n32267_o = ~busy_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:553:3  */
  assign n32271_o = {1'b1, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:115:25  */
  assign n32272_o = n32267_o ? 2'b00 : n32214_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:525:5  */
  assign n32273_o = {1'b0, n32220_o, n32225_o, n32230_o, n32234_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:115:25  */
  assign n32274_o = n32267_o ? n32271_o : n32273_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:115:7  */
  assign n32276_o = n32242_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:483:3  */
  assign n32277_o = {n32276_o, n32266_o, n32262_o, n32255_o};
  assign n32278_o = n32253_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:443:5  */
  assign n32279_o = n32260_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:96:5  */
  always @*
    case (n32277_o)
      4'b1000: n32280_o = n32272_o;
      4'b0100: n32280_o = n32264_o;
      4'b0010: n32280_o = n32279_o;
      4'b0001: n32280_o = n32278_o;
      default: n32280_o = n32214_o;
    endcase
  assign n32281_o = n32253_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:408:5  */
  assign n32282_o = n32260_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:96:5  */
  always @*
    case (n32277_o)
      4'b1000: n32283_o = 1'b0;
      4'b0100: n32283_o = 1'b0;
      4'b0010: n32283_o = n32282_o;
      4'b0001: n32283_o = n32281_o;
      default: n32283_o = 1'b0;
    endcase
  assign n32284_o = {1'b0, n32220_o, n32225_o, n32230_o, n32234_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:96:5  */
  always @*
    case (n32277_o)
      4'b1000: n32285_o = n32274_o;
      4'b0100: n32285_o = n32284_o;
      4'b0010: n32285_o = n32284_o;
      4'b0001: n32285_o = n32284_o;
      default: n32285_o = n32284_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:127:20  */
  assign n32286_o = r[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:128:20  */
  assign n32287_o = r[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:338:5  */
  assign n32288_o = {n32285_o, n32283_o, n32280_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:138:18  */
  assign n32292_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:142:9  */
  assign n32295_o = init_i ? 8'b00000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:140:5  */
  assign n32301_o = en_i ? n32295_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:140:5  */
  always @(posedge clk_i or posedge n32292_o)
    if (n32292_o)
      n32302_q <= 8'b00000000;
    else
      n32302_q <= n32301_o;
endmodule

module hibi_dma_regfile
  (input  clk_i,
   input  reset_n_i,
   input  [4:0] gif_req_i_addr,
   input  [21:0] gif_req_i_wdata,
   input  gif_req_i_wr,
   input  gif_req_i_rd,
   input  [3:0] logic2reg_i_hibi_dma_status,
   input  [15:0] logic2reg_i_hibi_dma_gpio,
   output [21:0] gif_rsp_o_rdata,
   output gif_rsp_o_ack,
   output [2:0] reg2logic_o_hibi_dma_ctrl,
   output [1:0] reg2logic_o_hibi_dma_status,
   output [5:0] reg2logic_o_hibi_dma_trigger,
   output [18:0] reg2logic_o_hibi_dma_cfg0,
   output [17:0] reg2logic_o_hibi_dma_mem_addr0,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr0,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask0,
   output [18:0] reg2logic_o_hibi_dma_cfg1,
   output [17:0] reg2logic_o_hibi_dma_mem_addr1,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr1,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask1,
   output [18:0] reg2logic_o_hibi_dma_cfg2,
   output [17:0] reg2logic_o_hibi_dma_mem_addr2,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr2,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask2,
   output [18:0] reg2logic_o_hibi_dma_cfg3,
   output [17:0] reg2logic_o_hibi_dma_mem_addr3,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr3,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask3,
   output [17:0] reg2logic_o_hibi_dma_gpio,
   output [17:0] reg2logic_o_hibi_dma_gpio_dir);
  wire [28:0] n30964_o;
  wire [21:0] n30966_o;
  wire n30967_o;
  wire [19:0] n30968_o;
  wire [2:0] n30970_o;
  wire [1:0] n30971_o;
  wire [5:0] n30972_o;
  wire [18:0] n30973_o;
  wire [17:0] n30974_o;
  wire [17:0] n30975_o;
  wire [5:0] n30976_o;
  wire [18:0] n30977_o;
  wire [17:0] n30978_o;
  wire [17:0] n30979_o;
  wire [5:0] n30980_o;
  wire [18:0] n30981_o;
  wire [17:0] n30982_o;
  wire [17:0] n30983_o;
  wire [5:0] n30984_o;
  wire [18:0] n30985_o;
  wire [17:0] n30986_o;
  wire [17:0] n30987_o;
  wire [5:0] n30988_o;
  wire [17:0] n30989_o;
  wire [17:0] n30990_o;
  wire hibi_dma_ctrl;
  wire [16:0] hibi_dma_cfg0;
  wire [15:0] hibi_dma_mem_addr0;
  wire [15:0] hibi_dma_hibi_addr0;
  wire [3:0] hibi_dma_trigger_mask0;
  wire [16:0] hibi_dma_cfg1;
  wire [15:0] hibi_dma_mem_addr1;
  wire [15:0] hibi_dma_hibi_addr1;
  wire [3:0] hibi_dma_trigger_mask1;
  wire [16:0] hibi_dma_cfg2;
  wire [15:0] hibi_dma_mem_addr2;
  wire [15:0] hibi_dma_hibi_addr2;
  wire [3:0] hibi_dma_trigger_mask2;
  wire [16:0] hibi_dma_cfg3;
  wire [15:0] hibi_dma_mem_addr3;
  wire [15:0] hibi_dma_hibi_addr3;
  wire [3:0] hibi_dma_trigger_mask3;
  wire [15:0] hibi_dma_gpio_dir;
  wire n30992_o;
  wire [4:0] n30994_o;
  wire n30996_o;
  wire n30997_o;
  wire n30998_o;
  wire n30999_o;
  wire n31005_o;
  reg n31006_q;
  wire n31007_o;
  wire [4:0] n31008_o;
  wire n31010_o;
  wire n31011_o;
  wire n31013_o;
  wire [4:0] n31014_o;
  wire n31016_o;
  wire n31017_o;
  wire n31019_o;
  wire [4:0] n31020_o;
  wire n31022_o;
  wire n31023_o;
  wire n31025_o;
  wire [4:0] n31026_o;
  wire n31028_o;
  wire n31029_o;
  wire n31031_o;
  wire [4:0] n31032_o;
  wire n31034_o;
  wire n31035_o;
  wire n31037_o;
  wire [4:0] n31038_o;
  wire n31040_o;
  wire n31041_o;
  wire n31043_o;
  wire n31044_o;
  wire n31045_o;
  wire n31046_o;
  wire n31048_o;
  wire [4:0] n31050_o;
  wire n31052_o;
  wire n31053_o;
  wire n31054_o;
  wire [9:0] n31055_o;
  wire n31056_o;
  wire [4:0] n31057_o;
  wire n31058_o;
  wire [16:0] n31059_o;
  wire [16:0] n31065_o;
  reg [16:0] n31066_q;
  wire n31067_o;
  wire [4:0] n31068_o;
  wire n31070_o;
  wire n31071_o;
  wire n31073_o;
  wire [4:0] n31074_o;
  wire n31076_o;
  wire n31077_o;
  wire n31080_o;
  wire [4:0] n31082_o;
  wire n31084_o;
  wire n31085_o;
  wire n31086_o;
  wire [15:0] n31087_o;
  wire [15:0] n31093_o;
  reg [15:0] n31094_q;
  wire n31095_o;
  wire [4:0] n31096_o;
  wire n31098_o;
  wire n31099_o;
  wire n31101_o;
  wire [4:0] n31102_o;
  wire n31104_o;
  wire n31105_o;
  wire n31108_o;
  wire [4:0] n31110_o;
  wire n31112_o;
  wire n31113_o;
  wire n31114_o;
  wire [15:0] n31115_o;
  wire [15:0] n31121_o;
  reg [15:0] n31122_q;
  wire n31123_o;
  wire [4:0] n31124_o;
  wire n31126_o;
  wire n31127_o;
  wire n31129_o;
  wire [4:0] n31130_o;
  wire n31132_o;
  wire n31133_o;
  wire n31136_o;
  wire [4:0] n31138_o;
  wire n31140_o;
  wire n31141_o;
  wire n31142_o;
  wire [3:0] n31143_o;
  wire [3:0] n31149_o;
  reg [3:0] n31150_q;
  wire n31151_o;
  wire [4:0] n31152_o;
  wire n31154_o;
  wire n31155_o;
  wire n31157_o;
  wire [4:0] n31158_o;
  wire n31160_o;
  wire n31161_o;
  wire n31164_o;
  wire [4:0] n31166_o;
  wire n31168_o;
  wire n31169_o;
  wire n31170_o;
  wire [9:0] n31171_o;
  wire n31172_o;
  wire [4:0] n31173_o;
  wire n31174_o;
  wire [16:0] n31175_o;
  wire [16:0] n31181_o;
  reg [16:0] n31182_q;
  wire n31183_o;
  wire [4:0] n31184_o;
  wire n31186_o;
  wire n31187_o;
  wire n31189_o;
  wire [4:0] n31190_o;
  wire n31192_o;
  wire n31193_o;
  wire n31196_o;
  wire [4:0] n31198_o;
  wire n31200_o;
  wire n31201_o;
  wire n31202_o;
  wire [15:0] n31203_o;
  wire [15:0] n31209_o;
  reg [15:0] n31210_q;
  wire n31211_o;
  wire [4:0] n31212_o;
  wire n31214_o;
  wire n31215_o;
  wire n31217_o;
  wire [4:0] n31218_o;
  wire n31220_o;
  wire n31221_o;
  wire n31224_o;
  wire [4:0] n31226_o;
  wire n31228_o;
  wire n31229_o;
  wire n31230_o;
  wire [15:0] n31231_o;
  wire [15:0] n31237_o;
  reg [15:0] n31238_q;
  wire n31239_o;
  wire [4:0] n31240_o;
  wire n31242_o;
  wire n31243_o;
  wire n31245_o;
  wire [4:0] n31246_o;
  wire n31248_o;
  wire n31249_o;
  wire n31252_o;
  wire [4:0] n31254_o;
  wire n31256_o;
  wire n31257_o;
  wire n31258_o;
  wire [3:0] n31259_o;
  wire [3:0] n31265_o;
  reg [3:0] n31266_q;
  wire n31267_o;
  wire [4:0] n31268_o;
  wire n31270_o;
  wire n31271_o;
  wire n31273_o;
  wire [4:0] n31274_o;
  wire n31276_o;
  wire n31277_o;
  wire n31280_o;
  wire [4:0] n31282_o;
  wire n31284_o;
  wire n31285_o;
  wire n31286_o;
  wire [9:0] n31287_o;
  wire n31288_o;
  wire [4:0] n31289_o;
  wire n31290_o;
  wire [16:0] n31291_o;
  wire [16:0] n31297_o;
  reg [16:0] n31298_q;
  wire n31299_o;
  wire [4:0] n31300_o;
  wire n31302_o;
  wire n31303_o;
  wire n31305_o;
  wire [4:0] n31306_o;
  wire n31308_o;
  wire n31309_o;
  wire n31312_o;
  wire [4:0] n31314_o;
  wire n31316_o;
  wire n31317_o;
  wire n31318_o;
  wire [15:0] n31319_o;
  wire [15:0] n31325_o;
  reg [15:0] n31326_q;
  wire n31327_o;
  wire [4:0] n31328_o;
  wire n31330_o;
  wire n31331_o;
  wire n31333_o;
  wire [4:0] n31334_o;
  wire n31336_o;
  wire n31337_o;
  wire n31340_o;
  wire [4:0] n31342_o;
  wire n31344_o;
  wire n31345_o;
  wire n31346_o;
  wire [15:0] n31347_o;
  wire [15:0] n31353_o;
  reg [15:0] n31354_q;
  wire n31355_o;
  wire [4:0] n31356_o;
  wire n31358_o;
  wire n31359_o;
  wire n31361_o;
  wire [4:0] n31362_o;
  wire n31364_o;
  wire n31365_o;
  wire n31368_o;
  wire [4:0] n31370_o;
  wire n31372_o;
  wire n31373_o;
  wire n31374_o;
  wire [3:0] n31375_o;
  wire [3:0] n31381_o;
  reg [3:0] n31382_q;
  wire n31383_o;
  wire [4:0] n31384_o;
  wire n31386_o;
  wire n31387_o;
  wire n31389_o;
  wire [4:0] n31390_o;
  wire n31392_o;
  wire n31393_o;
  wire n31396_o;
  wire [4:0] n31398_o;
  wire n31400_o;
  wire n31401_o;
  wire n31402_o;
  wire [9:0] n31403_o;
  wire n31404_o;
  wire [4:0] n31405_o;
  wire n31406_o;
  wire [16:0] n31407_o;
  wire [16:0] n31413_o;
  reg [16:0] n31414_q;
  wire n31415_o;
  wire [4:0] n31416_o;
  wire n31418_o;
  wire n31419_o;
  wire n31421_o;
  wire [4:0] n31422_o;
  wire n31424_o;
  wire n31425_o;
  wire n31428_o;
  wire [4:0] n31430_o;
  wire n31432_o;
  wire n31433_o;
  wire n31434_o;
  wire [15:0] n31435_o;
  wire [15:0] n31441_o;
  reg [15:0] n31442_q;
  wire n31443_o;
  wire [4:0] n31444_o;
  wire n31446_o;
  wire n31447_o;
  wire n31449_o;
  wire [4:0] n31450_o;
  wire n31452_o;
  wire n31453_o;
  wire n31456_o;
  wire [4:0] n31458_o;
  wire n31460_o;
  wire n31461_o;
  wire n31462_o;
  wire [15:0] n31463_o;
  wire [15:0] n31469_o;
  reg [15:0] n31470_q;
  wire n31471_o;
  wire [4:0] n31472_o;
  wire n31474_o;
  wire n31475_o;
  wire n31477_o;
  wire [4:0] n31478_o;
  wire n31480_o;
  wire n31481_o;
  wire n31484_o;
  wire [4:0] n31486_o;
  wire n31488_o;
  wire n31489_o;
  wire n31490_o;
  wire [3:0] n31491_o;
  wire [3:0] n31497_o;
  reg [3:0] n31498_q;
  wire n31499_o;
  wire [4:0] n31500_o;
  wire n31502_o;
  wire n31503_o;
  wire n31505_o;
  wire [4:0] n31506_o;
  wire n31508_o;
  wire n31509_o;
  wire n31511_o;
  wire [4:0] n31512_o;
  wire n31514_o;
  wire n31515_o;
  wire n31517_o;
  wire [4:0] n31518_o;
  wire n31520_o;
  wire n31521_o;
  wire n31523_o;
  wire n31524_o;
  wire n31525_o;
  wire n31526_o;
  wire n31527_o;
  wire n31528_o;
  wire n31529_o;
  wire n31530_o;
  wire n31531_o;
  wire n31532_o;
  wire n31533_o;
  wire n31534_o;
  wire n31535_o;
  wire n31536_o;
  wire n31537_o;
  wire n31538_o;
  wire n31540_o;
  wire [4:0] n31542_o;
  wire n31544_o;
  wire n31545_o;
  wire n31546_o;
  wire n31547_o;
  wire n31548_o;
  wire n31549_o;
  wire n31550_o;
  wire n31551_o;
  wire n31552_o;
  wire n31553_o;
  wire n31554_o;
  wire n31555_o;
  wire n31556_o;
  wire n31557_o;
  wire n31558_o;
  wire n31559_o;
  wire n31560_o;
  wire n31561_o;
  wire n31562_o;
  wire [15:0] n31563_o;
  wire [15:0] n31569_o;
  reg [15:0] n31570_q;
  wire n31571_o;
  wire [4:0] n31572_o;
  wire n31574_o;
  wire n31575_o;
  wire n31577_o;
  wire [4:0] n31578_o;
  wire n31580_o;
  wire n31581_o;
  wire n31584_o;
  wire n31588_o;
  wire n31589_o;
  wire n31590_o;
  wire n31591_o;
  wire [4:0] n31592_o;
  localparam [21:0] n31593_o = 22'b0000000000000000000000;
  wire n31594_o;
  wire [20:0] n31595_o;
  wire n31597_o;
  localparam [21:0] n31598_o = 22'b0000000000000000000000;
  wire [3:0] n31599_o;
  wire [3:0] n31600_o;
  wire n31601_o;
  wire [3:0] n31603_o;
  wire [3:0] n31604_o;
  wire n31605_o;
  wire [3:0] n31607_o;
  wire [3:0] n31608_o;
  wire n31609_o;
  wire [3:0] n31611_o;
  wire [3:0] n31612_o;
  wire n31613_o;
  wire [17:0] n31614_o;
  wire n31616_o;
  localparam [21:0] n31617_o = 22'b0000000000000000000000;
  wire [17:0] n31625_o;
  wire n31627_o;
  localparam [21:0] n31628_o = 22'b0000000000000000000000;
  wire [9:0] n31629_o;
  wire n31631_o;
  wire [4:0] n31633_o;
  wire [4:0] n31634_o;
  wire n31636_o;
  wire n31638_o;
  localparam [21:0] n31639_o = 22'b0000000000000000000000;
  wire [15:0] n31640_o;
  wire [5:0] n31641_o;
  wire n31643_o;
  localparam [21:0] n31644_o = 22'b0000000000000000000000;
  wire [15:0] n31645_o;
  wire [5:0] n31646_o;
  wire n31648_o;
  localparam [21:0] n31649_o = 22'b0000000000000000000000;
  wire [3:0] n31650_o;
  wire [17:0] n31651_o;
  wire n31653_o;
  localparam [21:0] n31654_o = 22'b0000000000000000000000;
  wire [9:0] n31655_o;
  wire n31657_o;
  wire [4:0] n31659_o;
  wire [4:0] n31660_o;
  wire n31662_o;
  wire n31664_o;
  localparam [21:0] n31665_o = 22'b0000000000000000000000;
  wire [15:0] n31666_o;
  wire [5:0] n31667_o;
  wire n31669_o;
  localparam [21:0] n31670_o = 22'b0000000000000000000000;
  wire [15:0] n31671_o;
  wire [5:0] n31672_o;
  wire n31674_o;
  localparam [21:0] n31675_o = 22'b0000000000000000000000;
  wire [3:0] n31676_o;
  wire [17:0] n31677_o;
  wire n31679_o;
  localparam [21:0] n31680_o = 22'b0000000000000000000000;
  wire [9:0] n31681_o;
  wire n31683_o;
  wire [4:0] n31685_o;
  wire [4:0] n31686_o;
  wire n31688_o;
  wire n31690_o;
  localparam [21:0] n31691_o = 22'b0000000000000000000000;
  wire [15:0] n31692_o;
  wire [5:0] n31693_o;
  wire n31695_o;
  localparam [21:0] n31696_o = 22'b0000000000000000000000;
  wire [15:0] n31697_o;
  wire [5:0] n31698_o;
  wire n31700_o;
  localparam [21:0] n31701_o = 22'b0000000000000000000000;
  wire [3:0] n31702_o;
  wire [17:0] n31703_o;
  wire n31705_o;
  localparam [21:0] n31706_o = 22'b0000000000000000000000;
  wire [9:0] n31707_o;
  wire n31709_o;
  wire [4:0] n31711_o;
  wire [4:0] n31712_o;
  wire n31714_o;
  wire n31716_o;
  localparam [21:0] n31717_o = 22'b0000000000000000000000;
  wire [15:0] n31718_o;
  wire [5:0] n31719_o;
  wire n31721_o;
  localparam [21:0] n31722_o = 22'b0000000000000000000000;
  wire [15:0] n31723_o;
  wire [5:0] n31724_o;
  wire n31726_o;
  localparam [21:0] n31727_o = 22'b0000000000000000000000;
  wire [3:0] n31728_o;
  wire [17:0] n31729_o;
  wire n31731_o;
  localparam [21:0] n31732_o = 22'b0000000000000000000000;
  wire [15:0] n31733_o;
  wire [15:0] n31734_o;
  wire n31735_o;
  wire [15:0] n31737_o;
  wire [15:0] n31738_o;
  wire n31739_o;
  wire [15:0] n31741_o;
  wire [15:0] n31742_o;
  wire n31743_o;
  wire [15:0] n31745_o;
  wire [15:0] n31746_o;
  wire n31747_o;
  wire [15:0] n31749_o;
  wire [15:0] n31750_o;
  wire n31751_o;
  wire [15:0] n31753_o;
  wire [15:0] n31754_o;
  wire n31755_o;
  wire [15:0] n31757_o;
  wire [15:0] n31758_o;
  wire n31759_o;
  wire [15:0] n31761_o;
  wire [15:0] n31762_o;
  wire n31763_o;
  wire [15:0] n31765_o;
  wire [15:0] n31766_o;
  wire n31767_o;
  wire [15:0] n31769_o;
  wire [15:0] n31770_o;
  wire n31771_o;
  wire [15:0] n31773_o;
  wire [15:0] n31774_o;
  wire n31775_o;
  wire [15:0] n31777_o;
  wire [15:0] n31778_o;
  wire n31779_o;
  wire [15:0] n31781_o;
  wire [15:0] n31782_o;
  wire n31783_o;
  wire [15:0] n31785_o;
  wire [15:0] n31786_o;
  wire n31787_o;
  wire [15:0] n31789_o;
  wire [15:0] n31790_o;
  wire n31791_o;
  wire [15:0] n31793_o;
  wire [15:0] n31794_o;
  wire n31795_o;
  wire [5:0] n31796_o;
  wire n31798_o;
  localparam [21:0] n31799_o = 22'b0000000000000000000000;
  wire n31800_o;
  wire n31802_o;
  wire n31804_o;
  wire n31806_o;
  wire n31808_o;
  wire n31810_o;
  wire n31812_o;
  wire n31814_o;
  wire n31816_o;
  wire n31818_o;
  wire n31820_o;
  wire n31822_o;
  wire n31824_o;
  wire n31826_o;
  wire n31828_o;
  wire n31830_o;
  wire [5:0] n31831_o;
  wire n31833_o;
  localparam [21:0] n31834_o = 22'b0000000000000000000000;
  wire [20:0] n31835_o;
  wire n31836_o;
  wire n31837_o;
  wire n31838_o;
  wire n31839_o;
  wire n31840_o;
  wire n31841_o;
  wire n31842_o;
  wire n31843_o;
  wire n31844_o;
  wire n31845_o;
  wire n31846_o;
  wire n31847_o;
  wire n31848_o;
  wire n31849_o;
  wire n31850_o;
  wire n31851_o;
  wire n31852_o;
  reg n31853_o;
  wire n31854_o;
  wire n31855_o;
  wire n31856_o;
  wire n31857_o;
  wire n31858_o;
  wire n31859_o;
  wire n31860_o;
  wire n31861_o;
  wire n31862_o;
  wire n31863_o;
  wire n31864_o;
  wire n31865_o;
  wire n31866_o;
  wire n31867_o;
  wire n31868_o;
  wire n31869_o;
  wire n31870_o;
  wire n31871_o;
  reg n31872_o;
  wire n31873_o;
  wire n31874_o;
  wire n31875_o;
  wire n31876_o;
  wire n31877_o;
  wire n31878_o;
  wire n31879_o;
  wire n31880_o;
  wire n31881_o;
  wire n31882_o;
  wire n31883_o;
  wire n31884_o;
  wire n31885_o;
  wire n31886_o;
  wire n31887_o;
  wire n31888_o;
  wire n31889_o;
  wire n31890_o;
  reg n31891_o;
  wire n31892_o;
  wire n31893_o;
  wire n31894_o;
  wire n31895_o;
  wire n31896_o;
  wire n31897_o;
  wire n31898_o;
  wire n31899_o;
  wire n31900_o;
  wire n31901_o;
  wire n31902_o;
  wire n31903_o;
  wire n31904_o;
  wire n31905_o;
  wire n31906_o;
  wire n31907_o;
  wire n31908_o;
  wire n31909_o;
  reg n31910_o;
  wire n31911_o;
  wire n31912_o;
  wire n31913_o;
  wire n31914_o;
  wire n31915_o;
  wire n31916_o;
  wire n31917_o;
  wire n31918_o;
  wire n31919_o;
  wire n31920_o;
  wire n31921_o;
  wire n31922_o;
  wire n31923_o;
  wire n31924_o;
  wire n31925_o;
  wire n31926_o;
  wire n31927_o;
  wire n31928_o;
  wire n31929_o;
  wire n31930_o;
  reg n31931_o;
  wire n31932_o;
  wire n31933_o;
  wire n31934_o;
  wire n31935_o;
  wire n31936_o;
  wire n31937_o;
  wire n31938_o;
  wire n31939_o;
  wire n31940_o;
  wire n31941_o;
  wire n31942_o;
  wire n31943_o;
  wire n31944_o;
  wire n31945_o;
  wire n31946_o;
  wire n31947_o;
  wire n31948_o;
  wire n31949_o;
  wire n31950_o;
  wire n31951_o;
  reg n31952_o;
  wire n31953_o;
  wire n31954_o;
  wire n31955_o;
  wire n31956_o;
  wire n31957_o;
  wire n31958_o;
  wire n31959_o;
  wire n31960_o;
  wire n31961_o;
  wire n31962_o;
  wire n31963_o;
  wire n31964_o;
  wire n31965_o;
  wire n31966_o;
  wire n31967_o;
  wire n31968_o;
  wire n31969_o;
  wire n31970_o;
  wire n31971_o;
  wire n31972_o;
  reg n31973_o;
  wire n31974_o;
  wire n31975_o;
  wire n31976_o;
  wire n31977_o;
  wire n31978_o;
  wire n31979_o;
  wire n31980_o;
  wire n31981_o;
  wire n31982_o;
  wire n31983_o;
  wire n31984_o;
  wire n31985_o;
  wire n31986_o;
  wire n31987_o;
  wire n31988_o;
  wire n31989_o;
  wire n31990_o;
  wire n31991_o;
  wire n31992_o;
  wire n31993_o;
  reg n31994_o;
  wire n31995_o;
  wire n31996_o;
  wire n31997_o;
  wire n31998_o;
  wire n31999_o;
  wire n32000_o;
  wire n32001_o;
  wire n32002_o;
  wire n32003_o;
  wire n32004_o;
  wire n32005_o;
  wire n32006_o;
  wire n32007_o;
  wire n32008_o;
  wire n32009_o;
  wire n32010_o;
  wire n32011_o;
  wire n32012_o;
  wire n32013_o;
  wire n32014_o;
  reg n32015_o;
  wire n32016_o;
  wire n32017_o;
  wire n32018_o;
  wire n32019_o;
  wire n32020_o;
  wire n32021_o;
  wire n32022_o;
  wire n32023_o;
  wire n32024_o;
  wire n32025_o;
  wire n32026_o;
  wire n32027_o;
  wire n32028_o;
  wire n32029_o;
  wire n32030_o;
  wire n32031_o;
  wire n32032_o;
  wire n32033_o;
  wire n32034_o;
  wire n32035_o;
  reg n32036_o;
  wire n32037_o;
  wire n32038_o;
  wire n32039_o;
  wire n32040_o;
  wire n32041_o;
  wire n32042_o;
  wire n32043_o;
  wire n32044_o;
  wire n32045_o;
  wire n32046_o;
  wire n32047_o;
  wire n32048_o;
  wire n32049_o;
  wire n32050_o;
  wire n32051_o;
  wire n32052_o;
  wire n32053_o;
  wire n32054_o;
  wire n32055_o;
  wire n32056_o;
  reg n32057_o;
  wire n32058_o;
  wire n32059_o;
  wire n32060_o;
  wire n32061_o;
  wire n32062_o;
  wire n32063_o;
  wire n32064_o;
  wire n32065_o;
  wire n32066_o;
  wire n32067_o;
  wire n32068_o;
  wire n32069_o;
  wire n32070_o;
  wire n32071_o;
  wire n32072_o;
  wire n32073_o;
  wire n32074_o;
  wire n32075_o;
  wire n32076_o;
  wire n32077_o;
  reg n32078_o;
  wire n32079_o;
  wire n32080_o;
  wire n32081_o;
  wire n32082_o;
  wire n32083_o;
  wire n32084_o;
  wire n32085_o;
  wire n32086_o;
  wire n32087_o;
  wire n32088_o;
  wire n32089_o;
  wire n32090_o;
  wire n32091_o;
  wire n32092_o;
  wire n32093_o;
  wire n32094_o;
  wire n32095_o;
  wire n32096_o;
  wire n32097_o;
  wire n32098_o;
  reg n32099_o;
  wire n32100_o;
  wire n32101_o;
  wire n32102_o;
  wire n32103_o;
  wire n32104_o;
  wire n32105_o;
  wire n32106_o;
  wire n32107_o;
  wire n32108_o;
  wire n32109_o;
  wire n32110_o;
  wire n32111_o;
  wire n32112_o;
  wire n32113_o;
  wire n32114_o;
  wire n32115_o;
  wire n32116_o;
  wire n32117_o;
  wire n32118_o;
  wire n32119_o;
  reg n32120_o;
  wire n32121_o;
  wire n32122_o;
  wire n32123_o;
  wire n32124_o;
  wire n32125_o;
  wire n32126_o;
  wire n32127_o;
  wire n32128_o;
  wire n32129_o;
  wire n32130_o;
  wire n32131_o;
  wire n32132_o;
  wire n32133_o;
  wire n32134_o;
  wire n32135_o;
  wire n32136_o;
  wire n32137_o;
  wire n32138_o;
  wire n32139_o;
  wire n32140_o;
  reg n32141_o;
  wire n32142_o;
  wire n32143_o;
  wire n32144_o;
  wire n32145_o;
  wire n32146_o;
  wire n32147_o;
  wire n32148_o;
  wire n32149_o;
  wire n32150_o;
  wire n32151_o;
  wire n32152_o;
  wire n32153_o;
  wire n32154_o;
  wire n32155_o;
  wire n32156_o;
  wire n32157_o;
  reg n32158_o;
  wire [4:0] n32159_o;
  wire [4:0] n32160_o;
  wire [4:0] n32161_o;
  wire [4:0] n32162_o;
  wire [4:0] n32163_o;
  wire [4:0] n32164_o;
  wire [4:0] n32165_o;
  wire [4:0] n32166_o;
  wire [4:0] n32167_o;
  wire [4:0] n32168_o;
  wire [4:0] n32169_o;
  wire [4:0] n32170_o;
  wire [4:0] n32171_o;
  wire [4:0] n32172_o;
  wire [4:0] n32173_o;
  wire [4:0] n32174_o;
  wire [4:0] n32175_o;
  wire [4:0] n32176_o;
  reg [4:0] n32177_o;
  wire n32178_o;
  wire n32179_o;
  wire n32180_o;
  wire n32181_o;
  wire n32182_o;
  wire n32183_o;
  wire n32184_o;
  wire n32185_o;
  wire n32186_o;
  wire n32187_o;
  wire n32188_o;
  wire n32189_o;
  wire n32190_o;
  wire n32191_o;
  wire n32192_o;
  wire n32193_o;
  wire n32194_o;
  wire n32195_o;
  reg n32196_o;
  wire [21:0] n32197_o;
  wire [21:0] n32198_o;
  wire [21:0] n32199_o;
  wire [22:0] n32200_o;
  wire [22:0] n32202_o;
  reg [22:0] n32205_q;
  wire [290:0] n32206_o;
  assign gif_rsp_o_rdata = n30966_o;
  assign gif_rsp_o_ack = n30967_o;
  assign reg2logic_o_hibi_dma_ctrl = n30970_o;
  assign reg2logic_o_hibi_dma_status = n30971_o;
  assign reg2logic_o_hibi_dma_trigger = n30972_o;
  assign reg2logic_o_hibi_dma_cfg0 = n30973_o;
  assign reg2logic_o_hibi_dma_mem_addr0 = n30974_o;
  assign reg2logic_o_hibi_dma_hibi_addr0 = n30975_o;
  assign reg2logic_o_hibi_dma_trigger_mask0 = n30976_o;
  assign reg2logic_o_hibi_dma_cfg1 = n30977_o;
  assign reg2logic_o_hibi_dma_mem_addr1 = n30978_o;
  assign reg2logic_o_hibi_dma_hibi_addr1 = n30979_o;
  assign reg2logic_o_hibi_dma_trigger_mask1 = n30980_o;
  assign reg2logic_o_hibi_dma_cfg2 = n30981_o;
  assign reg2logic_o_hibi_dma_mem_addr2 = n30982_o;
  assign reg2logic_o_hibi_dma_hibi_addr2 = n30983_o;
  assign reg2logic_o_hibi_dma_trigger_mask2 = n30984_o;
  assign reg2logic_o_hibi_dma_cfg3 = n30985_o;
  assign reg2logic_o_hibi_dma_mem_addr3 = n30986_o;
  assign reg2logic_o_hibi_dma_hibi_addr3 = n30987_o;
  assign reg2logic_o_hibi_dma_trigger_mask3 = n30988_o;
  assign reg2logic_o_hibi_dma_gpio = n30989_o;
  assign reg2logic_o_hibi_dma_gpio_dir = n30990_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n30964_o = {gif_req_i_rd, gif_req_i_wr, gif_req_i_wdata, gif_req_i_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n30966_o = n32205_q[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:177:14  */
  assign n30967_o = n32205_q[22];
  assign n30968_o = {logic2reg_i_hibi_dma_gpio, logic2reg_i_hibi_dma_status};
  assign n30970_o = n32206_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:175:14  */
  assign n30971_o = n32206_o[4:3];
  assign n30972_o = n32206_o[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:31:12  */
  assign n30973_o = n32206_o[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:31:12  */
  assign n30974_o = n32206_o[47:30];
  assign n30975_o = n32206_o[65:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:31:12  */
  assign n30976_o = n32206_o[71:66];
  assign n30977_o = n32206_o[90:72];
  assign n30978_o = n32206_o[108:91];
  assign n30979_o = n32206_o[126:109];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:231:14  */
  assign n30980_o = n32206_o[132:127];
  assign n30981_o = n32206_o[151:133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30982_o = n32206_o[169:152];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30983_o = n32206_o[187:170];
  assign n30984_o = n32206_o[193:188];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30985_o = n32206_o[212:194];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:36  */
  assign n30986_o = n32206_o[230:213];
  assign n30987_o = n32206_o[248:231];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:36  */
  assign n30988_o = n32206_o[254:249];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:25  */
  assign n30989_o = n32206_o[272:255];
  assign n30990_o = n32206_o[290:273];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:56:10  */
  assign hibi_dma_ctrl = n31006_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:57:10  */
  assign hibi_dma_cfg0 = n31066_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:58:10  */
  assign hibi_dma_mem_addr0 = n31094_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:59:10  */
  assign hibi_dma_hibi_addr0 = n31122_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:60:10  */
  assign hibi_dma_trigger_mask0 = n31150_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:61:10  */
  assign hibi_dma_cfg1 = n31182_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:62:10  */
  assign hibi_dma_mem_addr1 = n31210_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:63:10  */
  assign hibi_dma_hibi_addr1 = n31238_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:64:10  */
  assign hibi_dma_trigger_mask1 = n31266_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:65:10  */
  assign hibi_dma_cfg2 = n31298_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:66:10  */
  assign hibi_dma_mem_addr2 = n31326_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:67:10  */
  assign hibi_dma_hibi_addr2 = n31354_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:68:10  */
  assign hibi_dma_trigger_mask2 = n31382_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:69:10  */
  assign hibi_dma_cfg3 = n31414_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:70:10  */
  assign hibi_dma_mem_addr3 = n31442_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:71:10  */
  assign hibi_dma_hibi_addr3 = n31470_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:72:10  */
  assign hibi_dma_trigger_mask3 = n31498_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:73:10  */
  assign hibi_dma_gpio_dir = n31570_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:84:18  */
  assign n30992_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:87:20  */
  assign n30994_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:87:25  */
  assign n30996_o = n30994_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:87:73  */
  assign n30997_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:87:59  */
  assign n30998_o = n30996_o & n30997_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:88:44  */
  assign n30999_o = n30964_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:86:5  */
  assign n31005_o = n30998_o ? n30999_o : hibi_dma_ctrl;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:86:5  */
  always @(posedge clk_i or posedge n30992_o)
    if (n30992_o)
      n31006_q <= 1'b0;
    else
      n31006_q <= n31005_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:108:47  */
  assign n31007_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:108:65  */
  assign n31008_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:108:70  */
  assign n31010_o = n31008_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:108:50  */
  assign n31011_o = n31010_o ? n31007_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:109:47  */
  assign n31013_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:109:65  */
  assign n31014_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:109:70  */
  assign n31016_o = n31014_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:109:50  */
  assign n31017_o = n31016_o ? n31013_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:115:49  */
  assign n31019_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:115:67  */
  assign n31020_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:115:72  */
  assign n31022_o = n31020_o == 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:115:52  */
  assign n31023_o = n31022_o ? n31019_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:116:49  */
  assign n31025_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:116:67  */
  assign n31026_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:116:72  */
  assign n31028_o = n31026_o == 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:116:52  */
  assign n31029_o = n31028_o ? n31025_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:122:50  */
  assign n31031_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:122:68  */
  assign n31032_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:122:73  */
  assign n31034_o = n31032_o == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:122:53  */
  assign n31035_o = n31034_o ? n31031_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:123:50  */
  assign n31037_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:123:68  */
  assign n31038_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:123:73  */
  assign n31040_o = n31038_o == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:123:53  */
  assign n31041_o = n31040_o ? n31037_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:124:60  */
  assign n31043_o = n30964_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:125:60  */
  assign n31044_o = n30964_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:126:60  */
  assign n31045_o = n30964_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:127:60  */
  assign n31046_o = n30964_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:137:18  */
  assign n31048_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:140:20  */
  assign n31050_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:140:25  */
  assign n31052_o = n31050_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:140:73  */
  assign n31053_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:140:59  */
  assign n31054_o = n31052_o & n31053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:141:47  */
  assign n31055_o = n30964_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:142:51  */
  assign n31056_o = n30964_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:143:50  */
  assign n31057_o = n30964_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:144:52  */
  assign n31058_o = n30964_o[26];
  assign n31059_o = {n31058_o, n31057_o, n31056_o, n31055_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:139:5  */
  assign n31065_o = n31054_o ? n31059_o : hibi_dma_cfg0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:139:5  */
  always @(posedge clk_i or posedge n31048_o)
    if (n31048_o)
      n31066_q <= 17'b00001010000000000;
    else
      n31066_q <= n31065_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:173:47  */
  assign n31067_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:173:65  */
  assign n31068_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:173:70  */
  assign n31070_o = n31068_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:173:50  */
  assign n31071_o = n31070_o ? n31067_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:174:47  */
  assign n31073_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:174:65  */
  assign n31074_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:174:70  */
  assign n31076_o = n31074_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:174:50  */
  assign n31077_o = n31076_o ? n31073_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:184:18  */
  assign n31080_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:187:20  */
  assign n31082_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:187:25  */
  assign n31084_o = n31082_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:187:78  */
  assign n31085_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:187:64  */
  assign n31086_o = n31084_o & n31085_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:188:51  */
  assign n31087_o = n30964_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:186:5  */
  assign n31093_o = n31086_o ? n31087_o : hibi_dma_mem_addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:186:5  */
  always @(posedge clk_i or posedge n31080_o)
    if (n31080_o)
      n31094_q <= 16'b0000000000000000;
    else
      n31094_q <= n31093_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:208:52  */
  assign n31095_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:208:70  */
  assign n31096_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:208:75  */
  assign n31098_o = n31096_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:208:55  */
  assign n31099_o = n31098_o ? n31095_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:209:52  */
  assign n31101_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:209:70  */
  assign n31102_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:209:75  */
  assign n31104_o = n31102_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:209:55  */
  assign n31105_o = n31104_o ? n31101_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:219:18  */
  assign n31108_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:222:20  */
  assign n31110_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:222:25  */
  assign n31112_o = n31110_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:222:79  */
  assign n31113_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:222:65  */
  assign n31114_o = n31112_o & n31113_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:223:52  */
  assign n31115_o = n30964_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:221:5  */
  assign n31121_o = n31114_o ? n31115_o : hibi_dma_hibi_addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:221:5  */
  always @(posedge clk_i or posedge n31108_o)
    if (n31108_o)
      n31122_q <= 16'b0000000000000000;
    else
      n31122_q <= n31121_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:243:53  */
  assign n31123_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:243:71  */
  assign n31124_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:243:76  */
  assign n31126_o = n31124_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:243:56  */
  assign n31127_o = n31126_o ? n31123_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:244:53  */
  assign n31129_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:244:71  */
  assign n31130_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:244:76  */
  assign n31132_o = n31130_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:244:56  */
  assign n31133_o = n31132_o ? n31129_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:254:18  */
  assign n31136_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:257:20  */
  assign n31138_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:257:25  */
  assign n31140_o = n31138_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:257:82  */
  assign n31141_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:257:68  */
  assign n31142_o = n31140_o & n31141_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:258:55  */
  assign n31143_o = n30964_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:256:5  */
  assign n31149_o = n31142_o ? n31143_o : hibi_dma_trigger_mask0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:256:5  */
  always @(posedge clk_i or posedge n31136_o)
    if (n31136_o)
      n31150_q <= 4'b0000;
    else
      n31150_q <= n31149_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:278:56  */
  assign n31151_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:278:74  */
  assign n31152_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:278:79  */
  assign n31154_o = n31152_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:278:59  */
  assign n31155_o = n31154_o ? n31151_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:279:56  */
  assign n31157_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:279:74  */
  assign n31158_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:279:79  */
  assign n31160_o = n31158_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:279:59  */
  assign n31161_o = n31160_o ? n31157_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:289:18  */
  assign n31164_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:292:20  */
  assign n31166_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:292:25  */
  assign n31168_o = n31166_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:292:73  */
  assign n31169_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:292:59  */
  assign n31170_o = n31168_o & n31169_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:293:47  */
  assign n31171_o = n30964_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:294:51  */
  assign n31172_o = n30964_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:295:50  */
  assign n31173_o = n30964_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:296:52  */
  assign n31174_o = n30964_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:219:14  */
  assign n31175_o = {n31174_o, n31173_o, n31172_o, n31171_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:291:5  */
  assign n31181_o = n31170_o ? n31175_o : hibi_dma_cfg1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:291:5  */
  always @(posedge clk_i or posedge n31164_o)
    if (n31164_o)
      n31182_q <= 17'b00001010000000000;
    else
      n31182_q <= n31181_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:325:47  */
  assign n31183_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:325:65  */
  assign n31184_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:325:70  */
  assign n31186_o = n31184_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:325:50  */
  assign n31187_o = n31186_o ? n31183_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:326:47  */
  assign n31189_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:326:65  */
  assign n31190_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:326:70  */
  assign n31192_o = n31190_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:326:50  */
  assign n31193_o = n31192_o ? n31189_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:336:18  */
  assign n31196_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:339:20  */
  assign n31198_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:339:25  */
  assign n31200_o = n31198_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:339:78  */
  assign n31201_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:339:64  */
  assign n31202_o = n31200_o & n31201_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:340:51  */
  assign n31203_o = n30964_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:338:5  */
  assign n31209_o = n31202_o ? n31203_o : hibi_dma_mem_addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:338:5  */
  always @(posedge clk_i or posedge n31196_o)
    if (n31196_o)
      n31210_q <= 16'b0000000000000000;
    else
      n31210_q <= n31209_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:360:52  */
  assign n31211_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:360:70  */
  assign n31212_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:360:75  */
  assign n31214_o = n31212_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:360:55  */
  assign n31215_o = n31214_o ? n31211_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:361:52  */
  assign n31217_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:361:70  */
  assign n31218_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:361:75  */
  assign n31220_o = n31218_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:361:55  */
  assign n31221_o = n31220_o ? n31217_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:371:18  */
  assign n31224_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:374:20  */
  assign n31226_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:374:25  */
  assign n31228_o = n31226_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:374:79  */
  assign n31229_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:374:65  */
  assign n31230_o = n31228_o & n31229_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:375:52  */
  assign n31231_o = n30964_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:373:5  */
  assign n31237_o = n31230_o ? n31231_o : hibi_dma_hibi_addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:373:5  */
  always @(posedge clk_i or posedge n31224_o)
    if (n31224_o)
      n31238_q <= 16'b0000000000000000;
    else
      n31238_q <= n31237_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:395:53  */
  assign n31239_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:395:71  */
  assign n31240_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:395:76  */
  assign n31242_o = n31240_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:395:56  */
  assign n31243_o = n31242_o ? n31239_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:396:53  */
  assign n31245_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:396:71  */
  assign n31246_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:396:76  */
  assign n31248_o = n31246_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:396:56  */
  assign n31249_o = n31248_o ? n31245_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:406:18  */
  assign n31252_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:409:20  */
  assign n31254_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:409:25  */
  assign n31256_o = n31254_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:409:82  */
  assign n31257_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:409:68  */
  assign n31258_o = n31256_o & n31257_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:410:55  */
  assign n31259_o = n30964_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:408:5  */
  assign n31265_o = n31258_o ? n31259_o : hibi_dma_trigger_mask1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:408:5  */
  always @(posedge clk_i or posedge n31252_o)
    if (n31252_o)
      n31266_q <= 4'b0000;
    else
      n31266_q <= n31265_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:430:56  */
  assign n31267_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:430:74  */
  assign n31268_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:430:79  */
  assign n31270_o = n31268_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:430:59  */
  assign n31271_o = n31270_o ? n31267_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:431:56  */
  assign n31273_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:431:74  */
  assign n31274_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:431:79  */
  assign n31276_o = n31274_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:431:59  */
  assign n31277_o = n31276_o ? n31273_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:441:18  */
  assign n31280_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:444:20  */
  assign n31282_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:444:25  */
  assign n31284_o = n31282_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:444:73  */
  assign n31285_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:444:59  */
  assign n31286_o = n31284_o & n31285_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:445:47  */
  assign n31287_o = n30964_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:446:51  */
  assign n31288_o = n30964_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:447:50  */
  assign n31289_o = n30964_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:448:52  */
  assign n31290_o = n30964_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:26:12  */
  assign n31291_o = {n31290_o, n31289_o, n31288_o, n31287_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:443:5  */
  assign n31297_o = n31286_o ? n31291_o : hibi_dma_cfg2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:443:5  */
  always @(posedge clk_i or posedge n31280_o)
    if (n31280_o)
      n31298_q <= 17'b00001010000000000;
    else
      n31298_q <= n31297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:477:47  */
  assign n31299_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:477:65  */
  assign n31300_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:477:70  */
  assign n31302_o = n31300_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:477:50  */
  assign n31303_o = n31302_o ? n31299_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:478:47  */
  assign n31305_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:478:65  */
  assign n31306_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:478:70  */
  assign n31308_o = n31306_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:478:50  */
  assign n31309_o = n31308_o ? n31305_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:488:18  */
  assign n31312_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:491:20  */
  assign n31314_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:491:25  */
  assign n31316_o = n31314_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:491:78  */
  assign n31317_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:491:64  */
  assign n31318_o = n31316_o & n31317_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:492:51  */
  assign n31319_o = n30964_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:490:5  */
  assign n31325_o = n31318_o ? n31319_o : hibi_dma_mem_addr2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:490:5  */
  always @(posedge clk_i or posedge n31312_o)
    if (n31312_o)
      n31326_q <= 16'b0000000000000000;
    else
      n31326_q <= n31325_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:512:52  */
  assign n31327_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:512:70  */
  assign n31328_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:512:75  */
  assign n31330_o = n31328_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:512:55  */
  assign n31331_o = n31330_o ? n31327_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:513:52  */
  assign n31333_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:513:70  */
  assign n31334_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:513:75  */
  assign n31336_o = n31334_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:513:55  */
  assign n31337_o = n31336_o ? n31333_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:523:18  */
  assign n31340_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:526:20  */
  assign n31342_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:526:25  */
  assign n31344_o = n31342_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:526:79  */
  assign n31345_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:526:65  */
  assign n31346_o = n31344_o & n31345_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:527:52  */
  assign n31347_o = n30964_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:525:5  */
  assign n31353_o = n31346_o ? n31347_o : hibi_dma_hibi_addr2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:525:5  */
  always @(posedge clk_i or posedge n31340_o)
    if (n31340_o)
      n31354_q <= 16'b0000000000000000;
    else
      n31354_q <= n31353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:547:53  */
  assign n31355_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:547:71  */
  assign n31356_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:547:76  */
  assign n31358_o = n31356_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:547:56  */
  assign n31359_o = n31358_o ? n31355_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:548:53  */
  assign n31361_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:548:71  */
  assign n31362_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:548:76  */
  assign n31364_o = n31362_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:548:56  */
  assign n31365_o = n31364_o ? n31361_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:558:18  */
  assign n31368_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:561:20  */
  assign n31370_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:561:25  */
  assign n31372_o = n31370_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:561:82  */
  assign n31373_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:561:68  */
  assign n31374_o = n31372_o & n31373_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:562:55  */
  assign n31375_o = n30964_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:560:5  */
  assign n31381_o = n31374_o ? n31375_o : hibi_dma_trigger_mask2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:560:5  */
  always @(posedge clk_i or posedge n31368_o)
    if (n31368_o)
      n31382_q <= 4'b0000;
    else
      n31382_q <= n31381_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:582:56  */
  assign n31383_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:582:74  */
  assign n31384_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:582:79  */
  assign n31386_o = n31384_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:582:59  */
  assign n31387_o = n31386_o ? n31383_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:583:56  */
  assign n31389_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:583:74  */
  assign n31390_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:583:79  */
  assign n31392_o = n31390_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:583:59  */
  assign n31393_o = n31392_o ? n31389_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:593:18  */
  assign n31396_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:596:20  */
  assign n31398_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:596:25  */
  assign n31400_o = n31398_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:596:73  */
  assign n31401_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:596:59  */
  assign n31402_o = n31400_o & n31401_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:597:47  */
  assign n31403_o = n30964_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:598:51  */
  assign n31404_o = n30964_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:599:50  */
  assign n31405_o = n30964_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:600:52  */
  assign n31406_o = n30964_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:91:14  */
  assign n31407_o = {n31406_o, n31405_o, n31404_o, n31403_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:595:5  */
  assign n31413_o = n31402_o ? n31407_o : hibi_dma_cfg3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:595:5  */
  always @(posedge clk_i or posedge n31396_o)
    if (n31396_o)
      n31414_q <= 17'b00001010000000000;
    else
      n31414_q <= n31413_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:629:47  */
  assign n31415_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:629:65  */
  assign n31416_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:629:70  */
  assign n31418_o = n31416_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:629:50  */
  assign n31419_o = n31418_o ? n31415_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:630:47  */
  assign n31421_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:630:65  */
  assign n31422_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:630:70  */
  assign n31424_o = n31422_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:630:50  */
  assign n31425_o = n31424_o ? n31421_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:640:18  */
  assign n31428_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:643:20  */
  assign n31430_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:643:25  */
  assign n31432_o = n31430_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:643:78  */
  assign n31433_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:643:64  */
  assign n31434_o = n31432_o & n31433_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:644:51  */
  assign n31435_o = n30964_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:642:5  */
  assign n31441_o = n31434_o ? n31435_o : hibi_dma_mem_addr3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:642:5  */
  always @(posedge clk_i or posedge n31428_o)
    if (n31428_o)
      n31442_q <= 16'b0000000000000000;
    else
      n31442_q <= n31441_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:664:52  */
  assign n31443_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:664:70  */
  assign n31444_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:664:75  */
  assign n31446_o = n31444_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:664:55  */
  assign n31447_o = n31446_o ? n31443_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:665:52  */
  assign n31449_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:665:70  */
  assign n31450_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:665:75  */
  assign n31452_o = n31450_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:665:55  */
  assign n31453_o = n31452_o ? n31449_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:675:18  */
  assign n31456_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:678:20  */
  assign n31458_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:678:25  */
  assign n31460_o = n31458_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:678:79  */
  assign n31461_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:678:65  */
  assign n31462_o = n31460_o & n31461_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:679:52  */
  assign n31463_o = n30964_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:677:5  */
  assign n31469_o = n31462_o ? n31463_o : hibi_dma_hibi_addr3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:677:5  */
  always @(posedge clk_i or posedge n31456_o)
    if (n31456_o)
      n31470_q <= 16'b0000000000000000;
    else
      n31470_q <= n31469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:699:53  */
  assign n31471_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:699:71  */
  assign n31472_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:699:76  */
  assign n31474_o = n31472_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:699:56  */
  assign n31475_o = n31474_o ? n31471_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:700:53  */
  assign n31477_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:700:71  */
  assign n31478_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:700:76  */
  assign n31480_o = n31478_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:700:56  */
  assign n31481_o = n31480_o ? n31477_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:710:18  */
  assign n31484_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:713:20  */
  assign n31486_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:713:25  */
  assign n31488_o = n31486_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:713:82  */
  assign n31489_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:713:68  */
  assign n31490_o = n31488_o & n31489_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:714:55  */
  assign n31491_o = n30964_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:712:5  */
  assign n31497_o = n31490_o ? n31491_o : hibi_dma_trigger_mask3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:712:5  */
  always @(posedge clk_i or posedge n31484_o)
    if (n31484_o)
      n31498_q <= 4'b0000;
    else
      n31498_q <= n31497_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:734:56  */
  assign n31499_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:734:74  */
  assign n31500_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:734:79  */
  assign n31502_o = n31500_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:734:59  */
  assign n31503_o = n31502_o ? n31499_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:735:56  */
  assign n31505_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:735:74  */
  assign n31506_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:735:79  */
  assign n31508_o = n31506_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:735:59  */
  assign n31509_o = n31508_o ? n31505_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:741:47  */
  assign n31511_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:741:65  */
  assign n31512_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:741:70  */
  assign n31514_o = n31512_o == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:741:50  */
  assign n31515_o = n31514_o ? n31511_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:742:47  */
  assign n31517_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:742:65  */
  assign n31518_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:742:70  */
  assign n31520_o = n31518_o == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:742:50  */
  assign n31521_o = n31520_o ? n31517_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:743:57  */
  assign n31523_o = n30964_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:744:57  */
  assign n31524_o = n30964_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:745:57  */
  assign n31525_o = n30964_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:746:57  */
  assign n31526_o = n30964_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:747:57  */
  assign n31527_o = n30964_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:748:57  */
  assign n31528_o = n30964_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:749:57  */
  assign n31529_o = n30964_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:750:57  */
  assign n31530_o = n30964_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:751:57  */
  assign n31531_o = n30964_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:752:57  */
  assign n31532_o = n30964_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:753:57  */
  assign n31533_o = n30964_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:754:57  */
  assign n31534_o = n30964_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:755:57  */
  assign n31535_o = n30964_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:756:57  */
  assign n31536_o = n30964_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:757:57  */
  assign n31537_o = n30964_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:758:57  */
  assign n31538_o = n30964_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:768:18  */
  assign n31540_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:771:20  */
  assign n31542_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:771:25  */
  assign n31544_o = n31542_o == 5'b10100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:771:77  */
  assign n31545_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:771:63  */
  assign n31546_o = n31544_o & n31545_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:772:52  */
  assign n31547_o = n30964_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:773:52  */
  assign n31548_o = n30964_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:774:52  */
  assign n31549_o = n30964_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:775:52  */
  assign n31550_o = n30964_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:776:52  */
  assign n31551_o = n30964_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:777:52  */
  assign n31552_o = n30964_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:778:52  */
  assign n31553_o = n30964_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:779:52  */
  assign n31554_o = n30964_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:780:52  */
  assign n31555_o = n30964_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:781:52  */
  assign n31556_o = n30964_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:782:52  */
  assign n31557_o = n30964_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:783:52  */
  assign n31558_o = n30964_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:784:52  */
  assign n31559_o = n30964_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:785:52  */
  assign n31560_o = n30964_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:786:52  */
  assign n31561_o = n30964_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:787:52  */
  assign n31562_o = n30964_o[20];
  assign n31563_o = {n31562_o, n31561_o, n31560_o, n31559_o, n31558_o, n31557_o, n31556_o, n31555_o, n31554_o, n31553_o, n31552_o, n31551_o, n31550_o, n31549_o, n31548_o, n31547_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:770:5  */
  assign n31569_o = n31546_o ? n31563_o : hibi_dma_gpio_dir;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:770:5  */
  always @(posedge clk_i or posedge n31540_o)
    if (n31540_o)
      n31570_q <= 16'b0000000000000000;
    else
      n31570_q <= n31569_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:852:51  */
  assign n31571_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:852:69  */
  assign n31572_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:852:74  */
  assign n31574_o = n31572_o == 5'b10100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:852:54  */
  assign n31575_o = n31574_o ? n31571_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:853:51  */
  assign n31577_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:853:69  */
  assign n31578_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:853:74  */
  assign n31580_o = n31578_o == 5'b10100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:853:54  */
  assign n31581_o = n31580_o ? n31577_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:860:18  */
  assign n31584_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:864:34  */
  assign n31588_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:864:50  */
  assign n31589_o = n30964_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:864:37  */
  assign n31590_o = n31588_o | n31589_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:866:20  */
  assign n31591_o = n30964_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:24  */
  assign n31592_o = n30964_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:870:49  */
  assign n31594_o = hibi_dma_ctrl;
  assign n31595_o = n31593_o[21:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:868:11  */
  assign n31597_o = n31592_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:873:47  */
  assign n31599_o = n30968_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:873:63  */
  assign n31600_o = n31599_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:873:66  */
  assign n31601_o = n31600_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:874:47  */
  assign n31603_o = n30968_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:874:63  */
  assign n31604_o = n31603_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:874:66  */
  assign n31605_o = n31604_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:875:47  */
  assign n31607_o = n30968_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:875:63  */
  assign n31608_o = n31607_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:875:66  */
  assign n31609_o = n31608_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:876:47  */
  assign n31611_o = n30968_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:876:63  */
  assign n31612_o = n31611_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:876:66  */
  assign n31613_o = n31612_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:48  */
  assign n31614_o = n31598_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:871:11  */
  assign n31616_o = n31592_o == 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:120:17  */
  assign n31625_o = n31617_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:877:11  */
  assign n31627_o = n31592_o == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:885:58  */
  assign n31629_o = hibi_dma_cfg0[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:886:50  */
  assign n31631_o = hibi_dma_cfg0[10];
  assign n31633_o = n31628_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:887:60  */
  assign n31634_o = hibi_dma_cfg0[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:888:50  */
  assign n31636_o = hibi_dma_cfg0[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:883:11  */
  assign n31638_o = n31592_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:891:64  */
  assign n31640_o = hibi_dma_mem_addr0[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:35:12  */
  assign n31641_o = n31639_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:889:11  */
  assign n31643_o = n31592_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:894:65  */
  assign n31645_o = hibi_dma_hibi_addr0[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:48  */
  assign n31646_o = n31644_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:892:11  */
  assign n31648_o = n31592_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:897:67  */
  assign n31650_o = hibi_dma_trigger_mask0[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:26  */
  assign n31651_o = n31649_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:895:11  */
  assign n31653_o = n31592_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:900:58  */
  assign n31655_o = hibi_dma_cfg1[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:901:50  */
  assign n31657_o = hibi_dma_cfg1[10];
  assign n31659_o = n31654_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:902:60  */
  assign n31660_o = hibi_dma_cfg1[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:903:50  */
  assign n31662_o = hibi_dma_cfg1[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:898:11  */
  assign n31664_o = n31592_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:906:64  */
  assign n31666_o = hibi_dma_mem_addr1[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:113:14  */
  assign n31667_o = n31665_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:904:11  */
  assign n31669_o = n31592_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:909:65  */
  assign n31671_o = hibi_dma_hibi_addr1[15:0];
  assign n31672_o = n31670_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:907:11  */
  assign n31674_o = n31592_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:912:67  */
  assign n31676_o = hibi_dma_trigger_mask1[3:0];
  assign n31677_o = n31675_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:910:11  */
  assign n31679_o = n31592_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:915:58  */
  assign n31681_o = hibi_dma_cfg2[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:916:50  */
  assign n31683_o = hibi_dma_cfg2[10];
  assign n31685_o = n31680_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:917:60  */
  assign n31686_o = hibi_dma_cfg2[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:918:50  */
  assign n31688_o = hibi_dma_cfg2[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:913:11  */
  assign n31690_o = n31592_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:921:64  */
  assign n31692_o = hibi_dma_mem_addr2[15:0];
  assign n31693_o = n31691_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:919:11  */
  assign n31695_o = n31592_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:924:65  */
  assign n31697_o = hibi_dma_hibi_addr2[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:26:12  */
  assign n31698_o = n31696_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:922:11  */
  assign n31700_o = n31592_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:927:67  */
  assign n31702_o = hibi_dma_trigger_mask2[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:392:14  */
  assign n31703_o = n31701_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:925:11  */
  assign n31705_o = n31592_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:930:58  */
  assign n31707_o = hibi_dma_cfg3[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:931:50  */
  assign n31709_o = hibi_dma_cfg3[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:392:14  */
  assign n31711_o = n31706_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:932:60  */
  assign n31712_o = hibi_dma_cfg3[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:933:50  */
  assign n31714_o = hibi_dma_cfg3[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:928:11  */
  assign n31716_o = n31592_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:936:64  */
  assign n31718_o = hibi_dma_mem_addr3[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:392:14  */
  assign n31719_o = n31717_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:934:11  */
  assign n31721_o = n31592_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:939:65  */
  assign n31723_o = hibi_dma_hibi_addr3[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:26:12  */
  assign n31724_o = n31722_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:937:11  */
  assign n31726_o = n31592_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:942:67  */
  assign n31728_o = hibi_dma_trigger_mask3[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:35  */
  assign n31729_o = n31727_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:940:11  */
  assign n31731_o = n31592_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:945:47  */
  assign n31733_o = n30968_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:945:61  */
  assign n31734_o = n31733_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:945:64  */
  assign n31735_o = n31734_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:946:47  */
  assign n31737_o = n30968_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:946:61  */
  assign n31738_o = n31737_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:946:64  */
  assign n31739_o = n31738_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:947:47  */
  assign n31741_o = n30968_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:947:61  */
  assign n31742_o = n31741_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:947:64  */
  assign n31743_o = n31742_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:948:47  */
  assign n31745_o = n30968_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:948:61  */
  assign n31746_o = n31745_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:948:64  */
  assign n31747_o = n31746_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:949:47  */
  assign n31749_o = n30968_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:949:61  */
  assign n31750_o = n31749_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:949:64  */
  assign n31751_o = n31750_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:950:47  */
  assign n31753_o = n30968_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:950:61  */
  assign n31754_o = n31753_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:950:64  */
  assign n31755_o = n31754_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:951:47  */
  assign n31757_o = n30968_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:951:61  */
  assign n31758_o = n31757_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:951:64  */
  assign n31759_o = n31758_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:952:47  */
  assign n31761_o = n30968_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:952:61  */
  assign n31762_o = n31761_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:952:64  */
  assign n31763_o = n31762_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:953:47  */
  assign n31765_o = n30968_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:953:61  */
  assign n31766_o = n31765_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:953:64  */
  assign n31767_o = n31766_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:954:47  */
  assign n31769_o = n30968_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:954:61  */
  assign n31770_o = n31769_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:954:64  */
  assign n31771_o = n31770_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:955:48  */
  assign n31773_o = n30968_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:955:62  */
  assign n31774_o = n31773_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:955:65  */
  assign n31775_o = n31774_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:956:48  */
  assign n31777_o = n30968_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:956:62  */
  assign n31778_o = n31777_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:956:65  */
  assign n31779_o = n31778_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:957:48  */
  assign n31781_o = n30968_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:957:62  */
  assign n31782_o = n31781_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:957:65  */
  assign n31783_o = n31782_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:958:48  */
  assign n31785_o = n30968_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:958:62  */
  assign n31786_o = n31785_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:958:65  */
  assign n31787_o = n31786_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:959:48  */
  assign n31789_o = n30968_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:959:62  */
  assign n31790_o = n31789_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:959:65  */
  assign n31791_o = n31790_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:960:48  */
  assign n31793_o = n30968_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:960:62  */
  assign n31794_o = n31793_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:960:65  */
  assign n31795_o = n31794_o[15];
  assign n31796_o = n31732_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:943:11  */
  assign n31798_o = n31592_o == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:963:53  */
  assign n31800_o = hibi_dma_gpio_dir[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:964:53  */
  assign n31802_o = hibi_dma_gpio_dir[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:965:53  */
  assign n31804_o = hibi_dma_gpio_dir[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:966:53  */
  assign n31806_o = hibi_dma_gpio_dir[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:967:53  */
  assign n31808_o = hibi_dma_gpio_dir[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:968:53  */
  assign n31810_o = hibi_dma_gpio_dir[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:969:53  */
  assign n31812_o = hibi_dma_gpio_dir[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:970:53  */
  assign n31814_o = hibi_dma_gpio_dir[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:971:53  */
  assign n31816_o = hibi_dma_gpio_dir[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:972:53  */
  assign n31818_o = hibi_dma_gpio_dir[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:973:54  */
  assign n31820_o = hibi_dma_gpio_dir[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:974:54  */
  assign n31822_o = hibi_dma_gpio_dir[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:975:54  */
  assign n31824_o = hibi_dma_gpio_dir[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:976:54  */
  assign n31826_o = hibi_dma_gpio_dir[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:977:54  */
  assign n31828_o = hibi_dma_gpio_dir[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:978:54  */
  assign n31830_o = hibi_dma_gpio_dir[15];
  assign n31831_o = n31799_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:961:11  */
  assign n31833_o = n31592_o == 5'b10100;
  assign n31835_o = {n31833_o, n31798_o, n31731_o, n31726_o, n31721_o, n31716_o, n31705_o, n31700_o, n31695_o, n31690_o, n31679_o, n31674_o, n31669_o, n31664_o, n31653_o, n31648_o, n31643_o, n31638_o, n31627_o, n31616_o, n31597_o};
  assign n31836_o = n31629_o[0];
  assign n31837_o = n31640_o[0];
  assign n31838_o = n31645_o[0];
  assign n31839_o = n31650_o[0];
  assign n31840_o = n31655_o[0];
  assign n31841_o = n31666_o[0];
  assign n31842_o = n31671_o[0];
  assign n31843_o = n31676_o[0];
  assign n31844_o = n31681_o[0];
  assign n31845_o = n31692_o[0];
  assign n31846_o = n31697_o[0];
  assign n31847_o = n31702_o[0];
  assign n31848_o = n31707_o[0];
  assign n31849_o = n31718_o[0];
  assign n31850_o = n31723_o[0];
  assign n31851_o = n31728_o[0];
  assign n31852_o = n31834_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31835_o)
      21'b100000000000000000000: n31853_o = n31800_o;
      21'b010000000000000000000: n31853_o = n31735_o;
      21'b001000000000000000000: n31853_o = n31851_o;
      21'b000100000000000000000: n31853_o = n31850_o;
      21'b000010000000000000000: n31853_o = n31849_o;
      21'b000001000000000000000: n31853_o = n31848_o;
      21'b000000100000000000000: n31853_o = n31847_o;
      21'b000000010000000000000: n31853_o = n31846_o;
      21'b000000001000000000000: n31853_o = n31845_o;
      21'b000000000100000000000: n31853_o = n31844_o;
      21'b000000000010000000000: n31853_o = n31843_o;
      21'b000000000001000000000: n31853_o = n31842_o;
      21'b000000000000100000000: n31853_o = n31841_o;
      21'b000000000000010000000: n31853_o = n31840_o;
      21'b000000000000001000000: n31853_o = n31839_o;
      21'b000000000000000100000: n31853_o = n31838_o;
      21'b000000000000000010000: n31853_o = n31837_o;
      21'b000000000000000001000: n31853_o = n31836_o;
      21'b000000000000000000100: n31853_o = 1'b0;
      21'b000000000000000000010: n31853_o = n31601_o;
      21'b000000000000000000001: n31853_o = n31594_o;
      default: n31853_o = n31852_o;
    endcase
  assign n31854_o = n31595_o[0];
  assign n31855_o = n31629_o[1];
  assign n31856_o = n31640_o[1];
  assign n31857_o = n31645_o[1];
  assign n31858_o = n31650_o[1];
  assign n31859_o = n31655_o[1];
  assign n31860_o = n31666_o[1];
  assign n31861_o = n31671_o[1];
  assign n31862_o = n31676_o[1];
  assign n31863_o = n31681_o[1];
  assign n31864_o = n31692_o[1];
  assign n31865_o = n31697_o[1];
  assign n31866_o = n31702_o[1];
  assign n31867_o = n31707_o[1];
  assign n31868_o = n31718_o[1];
  assign n31869_o = n31723_o[1];
  assign n31870_o = n31728_o[1];
  assign n31871_o = n31834_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31835_o)
      21'b100000000000000000000: n31872_o = n31802_o;
      21'b010000000000000000000: n31872_o = n31739_o;
      21'b001000000000000000000: n31872_o = n31870_o;
      21'b000100000000000000000: n31872_o = n31869_o;
      21'b000010000000000000000: n31872_o = n31868_o;
      21'b000001000000000000000: n31872_o = n31867_o;
      21'b000000100000000000000: n31872_o = n31866_o;
      21'b000000010000000000000: n31872_o = n31865_o;
      21'b000000001000000000000: n31872_o = n31864_o;
      21'b000000000100000000000: n31872_o = n31863_o;
      21'b000000000010000000000: n31872_o = n31862_o;
      21'b000000000001000000000: n31872_o = n31861_o;
      21'b000000000000100000000: n31872_o = n31860_o;
      21'b000000000000010000000: n31872_o = n31859_o;
      21'b000000000000001000000: n31872_o = n31858_o;
      21'b000000000000000100000: n31872_o = n31857_o;
      21'b000000000000000010000: n31872_o = n31856_o;
      21'b000000000000000001000: n31872_o = n31855_o;
      21'b000000000000000000100: n31872_o = 1'b0;
      21'b000000000000000000010: n31872_o = n31605_o;
      21'b000000000000000000001: n31872_o = n31854_o;
      default: n31872_o = n31871_o;
    endcase
  assign n31873_o = n31595_o[1];
  assign n31874_o = n31629_o[2];
  assign n31875_o = n31640_o[2];
  assign n31876_o = n31645_o[2];
  assign n31877_o = n31650_o[2];
  assign n31878_o = n31655_o[2];
  assign n31879_o = n31666_o[2];
  assign n31880_o = n31671_o[2];
  assign n31881_o = n31676_o[2];
  assign n31882_o = n31681_o[2];
  assign n31883_o = n31692_o[2];
  assign n31884_o = n31697_o[2];
  assign n31885_o = n31702_o[2];
  assign n31886_o = n31707_o[2];
  assign n31887_o = n31718_o[2];
  assign n31888_o = n31723_o[2];
  assign n31889_o = n31728_o[2];
  assign n31890_o = n31834_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31835_o)
      21'b100000000000000000000: n31891_o = n31804_o;
      21'b010000000000000000000: n31891_o = n31743_o;
      21'b001000000000000000000: n31891_o = n31889_o;
      21'b000100000000000000000: n31891_o = n31888_o;
      21'b000010000000000000000: n31891_o = n31887_o;
      21'b000001000000000000000: n31891_o = n31886_o;
      21'b000000100000000000000: n31891_o = n31885_o;
      21'b000000010000000000000: n31891_o = n31884_o;
      21'b000000001000000000000: n31891_o = n31883_o;
      21'b000000000100000000000: n31891_o = n31882_o;
      21'b000000000010000000000: n31891_o = n31881_o;
      21'b000000000001000000000: n31891_o = n31880_o;
      21'b000000000000100000000: n31891_o = n31879_o;
      21'b000000000000010000000: n31891_o = n31878_o;
      21'b000000000000001000000: n31891_o = n31877_o;
      21'b000000000000000100000: n31891_o = n31876_o;
      21'b000000000000000010000: n31891_o = n31875_o;
      21'b000000000000000001000: n31891_o = n31874_o;
      21'b000000000000000000100: n31891_o = 1'b0;
      21'b000000000000000000010: n31891_o = n31609_o;
      21'b000000000000000000001: n31891_o = n31873_o;
      default: n31891_o = n31890_o;
    endcase
  assign n31892_o = n31595_o[2];
  assign n31893_o = n31629_o[3];
  assign n31894_o = n31640_o[3];
  assign n31895_o = n31645_o[3];
  assign n31896_o = n31650_o[3];
  assign n31897_o = n31655_o[3];
  assign n31898_o = n31666_o[3];
  assign n31899_o = n31671_o[3];
  assign n31900_o = n31676_o[3];
  assign n31901_o = n31681_o[3];
  assign n31902_o = n31692_o[3];
  assign n31903_o = n31697_o[3];
  assign n31904_o = n31702_o[3];
  assign n31905_o = n31707_o[3];
  assign n31906_o = n31718_o[3];
  assign n31907_o = n31723_o[3];
  assign n31908_o = n31728_o[3];
  assign n31909_o = n31834_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31835_o)
      21'b100000000000000000000: n31910_o = n31806_o;
      21'b010000000000000000000: n31910_o = n31747_o;
      21'b001000000000000000000: n31910_o = n31908_o;
      21'b000100000000000000000: n31910_o = n31907_o;
      21'b000010000000000000000: n31910_o = n31906_o;
      21'b000001000000000000000: n31910_o = n31905_o;
      21'b000000100000000000000: n31910_o = n31904_o;
      21'b000000010000000000000: n31910_o = n31903_o;
      21'b000000001000000000000: n31910_o = n31902_o;
      21'b000000000100000000000: n31910_o = n31901_o;
      21'b000000000010000000000: n31910_o = n31900_o;
      21'b000000000001000000000: n31910_o = n31899_o;
      21'b000000000000100000000: n31910_o = n31898_o;
      21'b000000000000010000000: n31910_o = n31897_o;
      21'b000000000000001000000: n31910_o = n31896_o;
      21'b000000000000000100000: n31910_o = n31895_o;
      21'b000000000000000010000: n31910_o = n31894_o;
      21'b000000000000000001000: n31910_o = n31893_o;
      21'b000000000000000000100: n31910_o = 1'b0;
      21'b000000000000000000010: n31910_o = n31613_o;
      21'b000000000000000000001: n31910_o = n31892_o;
      default: n31910_o = n31909_o;
    endcase
  assign n31911_o = n31595_o[3];
  assign n31912_o = n31614_o[0];
  assign n31913_o = n31625_o[0];
  assign n31914_o = n31629_o[4];
  assign n31915_o = n31640_o[4];
  assign n31916_o = n31645_o[4];
  assign n31917_o = n31651_o[0];
  assign n31918_o = n31655_o[4];
  assign n31919_o = n31666_o[4];
  assign n31920_o = n31671_o[4];
  assign n31921_o = n31677_o[0];
  assign n31922_o = n31681_o[4];
  assign n31923_o = n31692_o[4];
  assign n31924_o = n31697_o[4];
  assign n31925_o = n31703_o[0];
  assign n31926_o = n31707_o[4];
  assign n31927_o = n31718_o[4];
  assign n31928_o = n31723_o[4];
  assign n31929_o = n31729_o[0];
  assign n31930_o = n31834_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31835_o)
      21'b100000000000000000000: n31931_o = n31808_o;
      21'b010000000000000000000: n31931_o = n31751_o;
      21'b001000000000000000000: n31931_o = n31929_o;
      21'b000100000000000000000: n31931_o = n31928_o;
      21'b000010000000000000000: n31931_o = n31927_o;
      21'b000001000000000000000: n31931_o = n31926_o;
      21'b000000100000000000000: n31931_o = n31925_o;
      21'b000000010000000000000: n31931_o = n31924_o;
      21'b000000001000000000000: n31931_o = n31923_o;
      21'b000000000100000000000: n31931_o = n31922_o;
      21'b000000000010000000000: n31931_o = n31921_o;
      21'b000000000001000000000: n31931_o = n31920_o;
      21'b000000000000100000000: n31931_o = n31919_o;
      21'b000000000000010000000: n31931_o = n31918_o;
      21'b000000000000001000000: n31931_o = n31917_o;
      21'b000000000000000100000: n31931_o = n31916_o;
      21'b000000000000000010000: n31931_o = n31915_o;
      21'b000000000000000001000: n31931_o = n31914_o;
      21'b000000000000000000100: n31931_o = n31913_o;
      21'b000000000000000000010: n31931_o = n31912_o;
      21'b000000000000000000001: n31931_o = n31911_o;
      default: n31931_o = n31930_o;
    endcase
  assign n31932_o = n31595_o[4];
  assign n31933_o = n31614_o[1];
  assign n31934_o = n31625_o[1];
  assign n31935_o = n31629_o[5];
  assign n31936_o = n31640_o[5];
  assign n31937_o = n31645_o[5];
  assign n31938_o = n31651_o[1];
  assign n31939_o = n31655_o[5];
  assign n31940_o = n31666_o[5];
  assign n31941_o = n31671_o[5];
  assign n31942_o = n31677_o[1];
  assign n31943_o = n31681_o[5];
  assign n31944_o = n31692_o[5];
  assign n31945_o = n31697_o[5];
  assign n31946_o = n31703_o[1];
  assign n31947_o = n31707_o[5];
  assign n31948_o = n31718_o[5];
  assign n31949_o = n31723_o[5];
  assign n31950_o = n31729_o[1];
  assign n31951_o = n31834_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31835_o)
      21'b100000000000000000000: n31952_o = n31810_o;
      21'b010000000000000000000: n31952_o = n31755_o;
      21'b001000000000000000000: n31952_o = n31950_o;
      21'b000100000000000000000: n31952_o = n31949_o;
      21'b000010000000000000000: n31952_o = n31948_o;
      21'b000001000000000000000: n31952_o = n31947_o;
      21'b000000100000000000000: n31952_o = n31946_o;
      21'b000000010000000000000: n31952_o = n31945_o;
      21'b000000001000000000000: n31952_o = n31944_o;
      21'b000000000100000000000: n31952_o = n31943_o;
      21'b000000000010000000000: n31952_o = n31942_o;
      21'b000000000001000000000: n31952_o = n31941_o;
      21'b000000000000100000000: n31952_o = n31940_o;
      21'b000000000000010000000: n31952_o = n31939_o;
      21'b000000000000001000000: n31952_o = n31938_o;
      21'b000000000000000100000: n31952_o = n31937_o;
      21'b000000000000000010000: n31952_o = n31936_o;
      21'b000000000000000001000: n31952_o = n31935_o;
      21'b000000000000000000100: n31952_o = n31934_o;
      21'b000000000000000000010: n31952_o = n31933_o;
      21'b000000000000000000001: n31952_o = n31932_o;
      default: n31952_o = n31951_o;
    endcase
  assign n31953_o = n31595_o[5];
  assign n31954_o = n31614_o[2];
  assign n31955_o = n31625_o[2];
  assign n31956_o = n31629_o[6];
  assign n31957_o = n31640_o[6];
  assign n31958_o = n31645_o[6];
  assign n31959_o = n31651_o[2];
  assign n31960_o = n31655_o[6];
  assign n31961_o = n31666_o[6];
  assign n31962_o = n31671_o[6];
  assign n31963_o = n31677_o[2];
  assign n31964_o = n31681_o[6];
  assign n31965_o = n31692_o[6];
  assign n31966_o = n31697_o[6];
  assign n31967_o = n31703_o[2];
  assign n31968_o = n31707_o[6];
  assign n31969_o = n31718_o[6];
  assign n31970_o = n31723_o[6];
  assign n31971_o = n31729_o[2];
  assign n31972_o = n31834_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31835_o)
      21'b100000000000000000000: n31973_o = n31812_o;
      21'b010000000000000000000: n31973_o = n31759_o;
      21'b001000000000000000000: n31973_o = n31971_o;
      21'b000100000000000000000: n31973_o = n31970_o;
      21'b000010000000000000000: n31973_o = n31969_o;
      21'b000001000000000000000: n31973_o = n31968_o;
      21'b000000100000000000000: n31973_o = n31967_o;
      21'b000000010000000000000: n31973_o = n31966_o;
      21'b000000001000000000000: n31973_o = n31965_o;
      21'b000000000100000000000: n31973_o = n31964_o;
      21'b000000000010000000000: n31973_o = n31963_o;
      21'b000000000001000000000: n31973_o = n31962_o;
      21'b000000000000100000000: n31973_o = n31961_o;
      21'b000000000000010000000: n31973_o = n31960_o;
      21'b000000000000001000000: n31973_o = n31959_o;
      21'b000000000000000100000: n31973_o = n31958_o;
      21'b000000000000000010000: n31973_o = n31957_o;
      21'b000000000000000001000: n31973_o = n31956_o;
      21'b000000000000000000100: n31973_o = n31955_o;
      21'b000000000000000000010: n31973_o = n31954_o;
      21'b000000000000000000001: n31973_o = n31953_o;
      default: n31973_o = n31972_o;
    endcase
  assign n31974_o = n31595_o[6];
  assign n31975_o = n31614_o[3];
  assign n31976_o = n31625_o[3];
  assign n31977_o = n31629_o[7];
  assign n31978_o = n31640_o[7];
  assign n31979_o = n31645_o[7];
  assign n31980_o = n31651_o[3];
  assign n31981_o = n31655_o[7];
  assign n31982_o = n31666_o[7];
  assign n31983_o = n31671_o[7];
  assign n31984_o = n31677_o[3];
  assign n31985_o = n31681_o[7];
  assign n31986_o = n31692_o[7];
  assign n31987_o = n31697_o[7];
  assign n31988_o = n31703_o[3];
  assign n31989_o = n31707_o[7];
  assign n31990_o = n31718_o[7];
  assign n31991_o = n31723_o[7];
  assign n31992_o = n31729_o[3];
  assign n31993_o = n31834_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31835_o)
      21'b100000000000000000000: n31994_o = n31814_o;
      21'b010000000000000000000: n31994_o = n31763_o;
      21'b001000000000000000000: n31994_o = n31992_o;
      21'b000100000000000000000: n31994_o = n31991_o;
      21'b000010000000000000000: n31994_o = n31990_o;
      21'b000001000000000000000: n31994_o = n31989_o;
      21'b000000100000000000000: n31994_o = n31988_o;
      21'b000000010000000000000: n31994_o = n31987_o;
      21'b000000001000000000000: n31994_o = n31986_o;
      21'b000000000100000000000: n31994_o = n31985_o;
      21'b000000000010000000000: n31994_o = n31984_o;
      21'b000000000001000000000: n31994_o = n31983_o;
      21'b000000000000100000000: n31994_o = n31982_o;
      21'b000000000000010000000: n31994_o = n31981_o;
      21'b000000000000001000000: n31994_o = n31980_o;
      21'b000000000000000100000: n31994_o = n31979_o;
      21'b000000000000000010000: n31994_o = n31978_o;
      21'b000000000000000001000: n31994_o = n31977_o;
      21'b000000000000000000100: n31994_o = n31976_o;
      21'b000000000000000000010: n31994_o = n31975_o;
      21'b000000000000000000001: n31994_o = n31974_o;
      default: n31994_o = n31993_o;
    endcase
  assign n31995_o = n31595_o[7];
  assign n31996_o = n31614_o[4];
  assign n31997_o = n31625_o[4];
  assign n31998_o = n31629_o[8];
  assign n31999_o = n31640_o[8];
  assign n32000_o = n31645_o[8];
  assign n32001_o = n31651_o[4];
  assign n32002_o = n31655_o[8];
  assign n32003_o = n31666_o[8];
  assign n32004_o = n31671_o[8];
  assign n32005_o = n31677_o[4];
  assign n32006_o = n31681_o[8];
  assign n32007_o = n31692_o[8];
  assign n32008_o = n31697_o[8];
  assign n32009_o = n31703_o[4];
  assign n32010_o = n31707_o[8];
  assign n32011_o = n31718_o[8];
  assign n32012_o = n31723_o[8];
  assign n32013_o = n31729_o[4];
  assign n32014_o = n31834_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31835_o)
      21'b100000000000000000000: n32015_o = n31816_o;
      21'b010000000000000000000: n32015_o = n31767_o;
      21'b001000000000000000000: n32015_o = n32013_o;
      21'b000100000000000000000: n32015_o = n32012_o;
      21'b000010000000000000000: n32015_o = n32011_o;
      21'b000001000000000000000: n32015_o = n32010_o;
      21'b000000100000000000000: n32015_o = n32009_o;
      21'b000000010000000000000: n32015_o = n32008_o;
      21'b000000001000000000000: n32015_o = n32007_o;
      21'b000000000100000000000: n32015_o = n32006_o;
      21'b000000000010000000000: n32015_o = n32005_o;
      21'b000000000001000000000: n32015_o = n32004_o;
      21'b000000000000100000000: n32015_o = n32003_o;
      21'b000000000000010000000: n32015_o = n32002_o;
      21'b000000000000001000000: n32015_o = n32001_o;
      21'b000000000000000100000: n32015_o = n32000_o;
      21'b000000000000000010000: n32015_o = n31999_o;
      21'b000000000000000001000: n32015_o = n31998_o;
      21'b000000000000000000100: n32015_o = n31997_o;
      21'b000000000000000000010: n32015_o = n31996_o;
      21'b000000000000000000001: n32015_o = n31995_o;
      default: n32015_o = n32014_o;
    endcase
  assign n32016_o = n31595_o[8];
  assign n32017_o = n31614_o[5];
  assign n32018_o = n31625_o[5];
  assign n32019_o = n31629_o[9];
  assign n32020_o = n31640_o[9];
  assign n32021_o = n31645_o[9];
  assign n32022_o = n31651_o[5];
  assign n32023_o = n31655_o[9];
  assign n32024_o = n31666_o[9];
  assign n32025_o = n31671_o[9];
  assign n32026_o = n31677_o[5];
  assign n32027_o = n31681_o[9];
  assign n32028_o = n31692_o[9];
  assign n32029_o = n31697_o[9];
  assign n32030_o = n31703_o[5];
  assign n32031_o = n31707_o[9];
  assign n32032_o = n31718_o[9];
  assign n32033_o = n31723_o[9];
  assign n32034_o = n31729_o[5];
  assign n32035_o = n31834_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31835_o)
      21'b100000000000000000000: n32036_o = n31818_o;
      21'b010000000000000000000: n32036_o = n31771_o;
      21'b001000000000000000000: n32036_o = n32034_o;
      21'b000100000000000000000: n32036_o = n32033_o;
      21'b000010000000000000000: n32036_o = n32032_o;
      21'b000001000000000000000: n32036_o = n32031_o;
      21'b000000100000000000000: n32036_o = n32030_o;
      21'b000000010000000000000: n32036_o = n32029_o;
      21'b000000001000000000000: n32036_o = n32028_o;
      21'b000000000100000000000: n32036_o = n32027_o;
      21'b000000000010000000000: n32036_o = n32026_o;
      21'b000000000001000000000: n32036_o = n32025_o;
      21'b000000000000100000000: n32036_o = n32024_o;
      21'b000000000000010000000: n32036_o = n32023_o;
      21'b000000000000001000000: n32036_o = n32022_o;
      21'b000000000000000100000: n32036_o = n32021_o;
      21'b000000000000000010000: n32036_o = n32020_o;
      21'b000000000000000001000: n32036_o = n32019_o;
      21'b000000000000000000100: n32036_o = n32018_o;
      21'b000000000000000000010: n32036_o = n32017_o;
      21'b000000000000000000001: n32036_o = n32016_o;
      default: n32036_o = n32035_o;
    endcase
  assign n32037_o = n31595_o[9];
  assign n32038_o = n31614_o[6];
  assign n32039_o = n31625_o[6];
  assign n32040_o = n31633_o[0];
  assign n32041_o = n31640_o[10];
  assign n32042_o = n31645_o[10];
  assign n32043_o = n31651_o[6];
  assign n32044_o = n31659_o[0];
  assign n32045_o = n31666_o[10];
  assign n32046_o = n31671_o[10];
  assign n32047_o = n31677_o[6];
  assign n32048_o = n31685_o[0];
  assign n32049_o = n31692_o[10];
  assign n32050_o = n31697_o[10];
  assign n32051_o = n31703_o[6];
  assign n32052_o = n31711_o[0];
  assign n32053_o = n31718_o[10];
  assign n32054_o = n31723_o[10];
  assign n32055_o = n31729_o[6];
  assign n32056_o = n31834_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31835_o)
      21'b100000000000000000000: n32057_o = n31820_o;
      21'b010000000000000000000: n32057_o = n31775_o;
      21'b001000000000000000000: n32057_o = n32055_o;
      21'b000100000000000000000: n32057_o = n32054_o;
      21'b000010000000000000000: n32057_o = n32053_o;
      21'b000001000000000000000: n32057_o = n32052_o;
      21'b000000100000000000000: n32057_o = n32051_o;
      21'b000000010000000000000: n32057_o = n32050_o;
      21'b000000001000000000000: n32057_o = n32049_o;
      21'b000000000100000000000: n32057_o = n32048_o;
      21'b000000000010000000000: n32057_o = n32047_o;
      21'b000000000001000000000: n32057_o = n32046_o;
      21'b000000000000100000000: n32057_o = n32045_o;
      21'b000000000000010000000: n32057_o = n32044_o;
      21'b000000000000001000000: n32057_o = n32043_o;
      21'b000000000000000100000: n32057_o = n32042_o;
      21'b000000000000000010000: n32057_o = n32041_o;
      21'b000000000000000001000: n32057_o = n32040_o;
      21'b000000000000000000100: n32057_o = n32039_o;
      21'b000000000000000000010: n32057_o = n32038_o;
      21'b000000000000000000001: n32057_o = n32037_o;
      default: n32057_o = n32056_o;
    endcase
  assign n32058_o = n31595_o[10];
  assign n32059_o = n31614_o[7];
  assign n32060_o = n31625_o[7];
  assign n32061_o = n31633_o[1];
  assign n32062_o = n31640_o[11];
  assign n32063_o = n31645_o[11];
  assign n32064_o = n31651_o[7];
  assign n32065_o = n31659_o[1];
  assign n32066_o = n31666_o[11];
  assign n32067_o = n31671_o[11];
  assign n32068_o = n31677_o[7];
  assign n32069_o = n31685_o[1];
  assign n32070_o = n31692_o[11];
  assign n32071_o = n31697_o[11];
  assign n32072_o = n31703_o[7];
  assign n32073_o = n31711_o[1];
  assign n32074_o = n31718_o[11];
  assign n32075_o = n31723_o[11];
  assign n32076_o = n31729_o[7];
  assign n32077_o = n31834_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31835_o)
      21'b100000000000000000000: n32078_o = n31822_o;
      21'b010000000000000000000: n32078_o = n31779_o;
      21'b001000000000000000000: n32078_o = n32076_o;
      21'b000100000000000000000: n32078_o = n32075_o;
      21'b000010000000000000000: n32078_o = n32074_o;
      21'b000001000000000000000: n32078_o = n32073_o;
      21'b000000100000000000000: n32078_o = n32072_o;
      21'b000000010000000000000: n32078_o = n32071_o;
      21'b000000001000000000000: n32078_o = n32070_o;
      21'b000000000100000000000: n32078_o = n32069_o;
      21'b000000000010000000000: n32078_o = n32068_o;
      21'b000000000001000000000: n32078_o = n32067_o;
      21'b000000000000100000000: n32078_o = n32066_o;
      21'b000000000000010000000: n32078_o = n32065_o;
      21'b000000000000001000000: n32078_o = n32064_o;
      21'b000000000000000100000: n32078_o = n32063_o;
      21'b000000000000000010000: n32078_o = n32062_o;
      21'b000000000000000001000: n32078_o = n32061_o;
      21'b000000000000000000100: n32078_o = n32060_o;
      21'b000000000000000000010: n32078_o = n32059_o;
      21'b000000000000000000001: n32078_o = n32058_o;
      default: n32078_o = n32077_o;
    endcase
  assign n32079_o = n31595_o[11];
  assign n32080_o = n31614_o[8];
  assign n32081_o = n31625_o[8];
  assign n32082_o = n31633_o[2];
  assign n32083_o = n31640_o[12];
  assign n32084_o = n31645_o[12];
  assign n32085_o = n31651_o[8];
  assign n32086_o = n31659_o[2];
  assign n32087_o = n31666_o[12];
  assign n32088_o = n31671_o[12];
  assign n32089_o = n31677_o[8];
  assign n32090_o = n31685_o[2];
  assign n32091_o = n31692_o[12];
  assign n32092_o = n31697_o[12];
  assign n32093_o = n31703_o[8];
  assign n32094_o = n31711_o[2];
  assign n32095_o = n31718_o[12];
  assign n32096_o = n31723_o[12];
  assign n32097_o = n31729_o[8];
  assign n32098_o = n31834_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31835_o)
      21'b100000000000000000000: n32099_o = n31824_o;
      21'b010000000000000000000: n32099_o = n31783_o;
      21'b001000000000000000000: n32099_o = n32097_o;
      21'b000100000000000000000: n32099_o = n32096_o;
      21'b000010000000000000000: n32099_o = n32095_o;
      21'b000001000000000000000: n32099_o = n32094_o;
      21'b000000100000000000000: n32099_o = n32093_o;
      21'b000000010000000000000: n32099_o = n32092_o;
      21'b000000001000000000000: n32099_o = n32091_o;
      21'b000000000100000000000: n32099_o = n32090_o;
      21'b000000000010000000000: n32099_o = n32089_o;
      21'b000000000001000000000: n32099_o = n32088_o;
      21'b000000000000100000000: n32099_o = n32087_o;
      21'b000000000000010000000: n32099_o = n32086_o;
      21'b000000000000001000000: n32099_o = n32085_o;
      21'b000000000000000100000: n32099_o = n32084_o;
      21'b000000000000000010000: n32099_o = n32083_o;
      21'b000000000000000001000: n32099_o = n32082_o;
      21'b000000000000000000100: n32099_o = n32081_o;
      21'b000000000000000000010: n32099_o = n32080_o;
      21'b000000000000000000001: n32099_o = n32079_o;
      default: n32099_o = n32098_o;
    endcase
  assign n32100_o = n31595_o[12];
  assign n32101_o = n31614_o[9];
  assign n32102_o = n31625_o[9];
  assign n32103_o = n31633_o[3];
  assign n32104_o = n31640_o[13];
  assign n32105_o = n31645_o[13];
  assign n32106_o = n31651_o[9];
  assign n32107_o = n31659_o[3];
  assign n32108_o = n31666_o[13];
  assign n32109_o = n31671_o[13];
  assign n32110_o = n31677_o[9];
  assign n32111_o = n31685_o[3];
  assign n32112_o = n31692_o[13];
  assign n32113_o = n31697_o[13];
  assign n32114_o = n31703_o[9];
  assign n32115_o = n31711_o[3];
  assign n32116_o = n31718_o[13];
  assign n32117_o = n31723_o[13];
  assign n32118_o = n31729_o[9];
  assign n32119_o = n31834_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31835_o)
      21'b100000000000000000000: n32120_o = n31826_o;
      21'b010000000000000000000: n32120_o = n31787_o;
      21'b001000000000000000000: n32120_o = n32118_o;
      21'b000100000000000000000: n32120_o = n32117_o;
      21'b000010000000000000000: n32120_o = n32116_o;
      21'b000001000000000000000: n32120_o = n32115_o;
      21'b000000100000000000000: n32120_o = n32114_o;
      21'b000000010000000000000: n32120_o = n32113_o;
      21'b000000001000000000000: n32120_o = n32112_o;
      21'b000000000100000000000: n32120_o = n32111_o;
      21'b000000000010000000000: n32120_o = n32110_o;
      21'b000000000001000000000: n32120_o = n32109_o;
      21'b000000000000100000000: n32120_o = n32108_o;
      21'b000000000000010000000: n32120_o = n32107_o;
      21'b000000000000001000000: n32120_o = n32106_o;
      21'b000000000000000100000: n32120_o = n32105_o;
      21'b000000000000000010000: n32120_o = n32104_o;
      21'b000000000000000001000: n32120_o = n32103_o;
      21'b000000000000000000100: n32120_o = n32102_o;
      21'b000000000000000000010: n32120_o = n32101_o;
      21'b000000000000000000001: n32120_o = n32100_o;
      default: n32120_o = n32119_o;
    endcase
  assign n32121_o = n31595_o[13];
  assign n32122_o = n31614_o[10];
  assign n32123_o = n31625_o[10];
  assign n32124_o = n31633_o[4];
  assign n32125_o = n31640_o[14];
  assign n32126_o = n31645_o[14];
  assign n32127_o = n31651_o[10];
  assign n32128_o = n31659_o[4];
  assign n32129_o = n31666_o[14];
  assign n32130_o = n31671_o[14];
  assign n32131_o = n31677_o[10];
  assign n32132_o = n31685_o[4];
  assign n32133_o = n31692_o[14];
  assign n32134_o = n31697_o[14];
  assign n32135_o = n31703_o[10];
  assign n32136_o = n31711_o[4];
  assign n32137_o = n31718_o[14];
  assign n32138_o = n31723_o[14];
  assign n32139_o = n31729_o[10];
  assign n32140_o = n31834_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31835_o)
      21'b100000000000000000000: n32141_o = n31828_o;
      21'b010000000000000000000: n32141_o = n31791_o;
      21'b001000000000000000000: n32141_o = n32139_o;
      21'b000100000000000000000: n32141_o = n32138_o;
      21'b000010000000000000000: n32141_o = n32137_o;
      21'b000001000000000000000: n32141_o = n32136_o;
      21'b000000100000000000000: n32141_o = n32135_o;
      21'b000000010000000000000: n32141_o = n32134_o;
      21'b000000001000000000000: n32141_o = n32133_o;
      21'b000000000100000000000: n32141_o = n32132_o;
      21'b000000000010000000000: n32141_o = n32131_o;
      21'b000000000001000000000: n32141_o = n32130_o;
      21'b000000000000100000000: n32141_o = n32129_o;
      21'b000000000000010000000: n32141_o = n32128_o;
      21'b000000000000001000000: n32141_o = n32127_o;
      21'b000000000000000100000: n32141_o = n32126_o;
      21'b000000000000000010000: n32141_o = n32125_o;
      21'b000000000000000001000: n32141_o = n32124_o;
      21'b000000000000000000100: n32141_o = n32123_o;
      21'b000000000000000000010: n32141_o = n32122_o;
      21'b000000000000000000001: n32141_o = n32121_o;
      default: n32141_o = n32140_o;
    endcase
  assign n32142_o = n31595_o[14];
  assign n32143_o = n31614_o[11];
  assign n32144_o = n31625_o[11];
  assign n32145_o = n31640_o[15];
  assign n32146_o = n31645_o[15];
  assign n32147_o = n31651_o[11];
  assign n32148_o = n31666_o[15];
  assign n32149_o = n31671_o[15];
  assign n32150_o = n31677_o[11];
  assign n32151_o = n31692_o[15];
  assign n32152_o = n31697_o[15];
  assign n32153_o = n31703_o[11];
  assign n32154_o = n31718_o[15];
  assign n32155_o = n31723_o[15];
  assign n32156_o = n31729_o[11];
  assign n32157_o = n31834_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31835_o)
      21'b100000000000000000000: n32158_o = n31830_o;
      21'b010000000000000000000: n32158_o = n31795_o;
      21'b001000000000000000000: n32158_o = n32156_o;
      21'b000100000000000000000: n32158_o = n32155_o;
      21'b000010000000000000000: n32158_o = n32154_o;
      21'b000001000000000000000: n32158_o = n31709_o;
      21'b000000100000000000000: n32158_o = n32153_o;
      21'b000000010000000000000: n32158_o = n32152_o;
      21'b000000001000000000000: n32158_o = n32151_o;
      21'b000000000100000000000: n32158_o = n31683_o;
      21'b000000000010000000000: n32158_o = n32150_o;
      21'b000000000001000000000: n32158_o = n32149_o;
      21'b000000000000100000000: n32158_o = n32148_o;
      21'b000000000000010000000: n32158_o = n31657_o;
      21'b000000000000001000000: n32158_o = n32147_o;
      21'b000000000000000100000: n32158_o = n32146_o;
      21'b000000000000000010000: n32158_o = n32145_o;
      21'b000000000000000001000: n32158_o = n31631_o;
      21'b000000000000000000100: n32158_o = n32144_o;
      21'b000000000000000000010: n32158_o = n32143_o;
      21'b000000000000000000001: n32158_o = n32142_o;
      default: n32158_o = n32157_o;
    endcase
  assign n32159_o = n31595_o[19:15];
  assign n32160_o = n31614_o[16:12];
  assign n32161_o = n31625_o[16:12];
  assign n32162_o = n31641_o[4:0];
  assign n32163_o = n31646_o[4:0];
  assign n32164_o = n31651_o[16:12];
  assign n32165_o = n31667_o[4:0];
  assign n32166_o = n31672_o[4:0];
  assign n32167_o = n31677_o[16:12];
  assign n32168_o = n31693_o[4:0];
  assign n32169_o = n31698_o[4:0];
  assign n32170_o = n31703_o[16:12];
  assign n32171_o = n31719_o[4:0];
  assign n32172_o = n31724_o[4:0];
  assign n32173_o = n31729_o[16:12];
  assign n32174_o = n31796_o[4:0];
  assign n32175_o = n31831_o[4:0];
  assign n32176_o = n31834_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31835_o)
      21'b100000000000000000000: n32177_o = n32175_o;
      21'b010000000000000000000: n32177_o = n32174_o;
      21'b001000000000000000000: n32177_o = n32173_o;
      21'b000100000000000000000: n32177_o = n32172_o;
      21'b000010000000000000000: n32177_o = n32171_o;
      21'b000001000000000000000: n32177_o = n31712_o;
      21'b000000100000000000000: n32177_o = n32170_o;
      21'b000000010000000000000: n32177_o = n32169_o;
      21'b000000001000000000000: n32177_o = n32168_o;
      21'b000000000100000000000: n32177_o = n31686_o;
      21'b000000000010000000000: n32177_o = n32167_o;
      21'b000000000001000000000: n32177_o = n32166_o;
      21'b000000000000100000000: n32177_o = n32165_o;
      21'b000000000000010000000: n32177_o = n31660_o;
      21'b000000000000001000000: n32177_o = n32164_o;
      21'b000000000000000100000: n32177_o = n32163_o;
      21'b000000000000000010000: n32177_o = n32162_o;
      21'b000000000000000001000: n32177_o = n31634_o;
      21'b000000000000000000100: n32177_o = n32161_o;
      21'b000000000000000000010: n32177_o = n32160_o;
      21'b000000000000000000001: n32177_o = n32159_o;
      default: n32177_o = n32176_o;
    endcase
  assign n32178_o = n31595_o[20];
  assign n32179_o = n31614_o[17];
  assign n32180_o = n31625_o[17];
  assign n32181_o = n31641_o[5];
  assign n32182_o = n31646_o[5];
  assign n32183_o = n31651_o[17];
  assign n32184_o = n31667_o[5];
  assign n32185_o = n31672_o[5];
  assign n32186_o = n31677_o[17];
  assign n32187_o = n31693_o[5];
  assign n32188_o = n31698_o[5];
  assign n32189_o = n31703_o[17];
  assign n32190_o = n31719_o[5];
  assign n32191_o = n31724_o[5];
  assign n32192_o = n31729_o[17];
  assign n32193_o = n31796_o[5];
  assign n32194_o = n31831_o[5];
  assign n32195_o = n31834_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31835_o)
      21'b100000000000000000000: n32196_o = n32194_o;
      21'b010000000000000000000: n32196_o = n32193_o;
      21'b001000000000000000000: n32196_o = n32192_o;
      21'b000100000000000000000: n32196_o = n32191_o;
      21'b000010000000000000000: n32196_o = n32190_o;
      21'b000001000000000000000: n32196_o = n31714_o;
      21'b000000100000000000000: n32196_o = n32189_o;
      21'b000000010000000000000: n32196_o = n32188_o;
      21'b000000001000000000000: n32196_o = n32187_o;
      21'b000000000100000000000: n32196_o = n31688_o;
      21'b000000000010000000000: n32196_o = n32186_o;
      21'b000000000001000000000: n32196_o = n32185_o;
      21'b000000000000100000000: n32196_o = n32184_o;
      21'b000000000000010000000: n32196_o = n31662_o;
      21'b000000000000001000000: n32196_o = n32183_o;
      21'b000000000000000100000: n32196_o = n32182_o;
      21'b000000000000000010000: n32196_o = n32181_o;
      21'b000000000000000001000: n32196_o = n31636_o;
      21'b000000000000000000100: n32196_o = n32180_o;
      21'b000000000000000000010: n32196_o = n32179_o;
      21'b000000000000000000001: n32196_o = n32178_o;
      default: n32196_o = n32195_o;
    endcase
  assign n32197_o = {n32196_o, n32177_o, n32158_o, n32141_o, n32120_o, n32099_o, n32078_o, n32057_o, n32036_o, n32015_o, n31994_o, n31973_o, n31952_o, n31931_o, n31910_o, n31891_o, n31872_o, n31853_o};
  assign n32198_o = n32205_q[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:866:7  */
  assign n32199_o = n31591_o ? n32197_o : n32198_o;
  assign n32200_o = {n31590_o, n32199_o};
  assign n32202_o = {1'b0, 22'b0000000000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:863:5  */
  always @(posedge clk_i or posedge n31584_o)
    if (n31584_o)
      n32205_q <= n32202_o;
    else
      n32205_q <= n32200_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:860:5  */
  assign n32206_o = {hibi_dma_gpio_dir, n31581_o, n31575_o, n31538_o, n31537_o, n31536_o, n31535_o, n31534_o, n31533_o, n31532_o, n31531_o, n31530_o, n31529_o, n31528_o, n31527_o, n31526_o, n31525_o, n31524_o, n31523_o, n31521_o, n31515_o, hibi_dma_trigger_mask3, n31509_o, n31503_o, hibi_dma_hibi_addr3, n31481_o, n31475_o, hibi_dma_mem_addr3, n31453_o, n31447_o, hibi_dma_cfg3, n31425_o, n31419_o, hibi_dma_trigger_mask2, n31393_o, n31387_o, hibi_dma_hibi_addr2, n31365_o, n31359_o, hibi_dma_mem_addr2, n31337_o, n31331_o, hibi_dma_cfg2, n31309_o, n31303_o, hibi_dma_trigger_mask1, n31277_o, n31271_o, hibi_dma_hibi_addr1, n31249_o, n31243_o, hibi_dma_mem_addr1, n31221_o, n31215_o, hibi_dma_cfg1, n31193_o, n31187_o, hibi_dma_trigger_mask0, n31161_o, n31155_o, hibi_dma_hibi_addr0, n31133_o, n31127_o, hibi_dma_mem_addr0, n31105_o, n31099_o, hibi_dma_cfg0, n31077_o, n31071_o, n31046_o, n31045_o, n31044_o, n31043_o, n31041_o, n31035_o, n31029_o, n31023_o, hibi_dma_ctrl, n31017_o, n31011_o};
endmodule

module simd_mul
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  start_i,
   input  [1:0] mul_i_size,
   input  mul_i_dt,
   input  mul_i_mac,
   input  mul_i_op,
   input  mul_i_long,
   input  [63:0] mul_i_op_a,
   input  [63:0] mul_i_op_b,
   input  [63:0] mul_i_op_c,
   output [63:0] mul_o_result,
   output ready_o);
  wire [197:0] n29119_o;
  wire [63:0] n29121_o;
  wire [132:0] mult;
  wire [67:0] muli0_mul;
  wire [170:0] r;
  wire [170:0] rin;
  wire muli0_mul_o_valid;
  wire [2:0] muli0_mul_o_ovflw;
  wire [63:0] muli0_mul_o_result;
  wire [31:0] n29123_o;
  wire [31:0] n29124_o;
  wire n29125_o;
  wire n29126_o;
  wire n29127_o;
  wire n29128_o;
  wire n29129_o;
  wire [63:0] n29130_o;
  wire [67:0] n29131_o;
  wire [2:0] n29141_o;
  wire [1:0] n29145_o;
  wire n29149_o;
  wire n29153_o;
  wire [1:0] n29156_o;
  reg [2:0] n29157_o;
  reg [2:0] n29158_o;
  wire [1:0] n29159_o;
  wire [63:0] n29161_o;
  wire [159:0] n29162_o;
  wire [170:0] n29163_o;
  wire [5:0] n29164_o;
  wire [2:0] n29165_o;
  wire [31:0] n29179_o;
  wire [31:0] n29182_o;
  wire [63:0] n29183_o;
  wire [63:0] n29201_o;
  wire [159:0] n29202_o;
  wire [170:0] n29203_o;
  wire [5:0] n29204_o;
  wire [2:0] n29205_o;
  wire [31:0] n29219_o;
  wire [31:0] n29222_o;
  wire [63:0] n29223_o;
  wire [63:0] n29241_o;
  wire [159:0] n29242_o;
  wire [170:0] n29243_o;
  wire [5:0] n29244_o;
  wire [2:0] n29245_o;
  wire [31:0] n29259_o;
  wire [31:0] n29262_o;
  wire [63:0] n29263_o;
  wire n29280_o;
  wire n29282_o;
  wire n29284_o;
  wire [3:0] n29290_o;
  wire [3:0] n29291_o;
  wire [3:0] n29292_o;
  wire [3:0] n29293_o;
  wire [3:0] n29294_o;
  wire [3:0] n29295_o;
  wire [15:0] n29296_o;
  wire [7:0] n29297_o;
  wire [23:0] n29298_o;
  wire [31:0] n29301_o;
  wire n29303_o;
  wire [3:0] n29309_o;
  wire [3:0] n29310_o;
  wire [3:0] n29311_o;
  wire [3:0] n29312_o;
  wire [3:0] n29313_o;
  wire [3:0] n29314_o;
  wire [15:0] n29315_o;
  wire [7:0] n29316_o;
  wire [23:0] n29317_o;
  wire [31:0] n29320_o;
  wire n29322_o;
  wire [3:0] n29328_o;
  wire [3:0] n29329_o;
  wire [3:0] n29330_o;
  wire [3:0] n29331_o;
  wire [3:0] n29332_o;
  wire [3:0] n29333_o;
  wire [15:0] n29334_o;
  wire [7:0] n29335_o;
  wire [23:0] n29336_o;
  wire [31:0] n29339_o;
  wire [31:0] n29349_o;
  wire [31:0] n29359_o;
  wire [31:0] n29369_o;
  wire [95:0] n29370_o;
  wire [95:0] n29371_o;
  wire [95:0] n29372_o;
  wire n29374_o;
  wire [63:0] n29376_o;
  wire [159:0] n29377_o;
  wire [170:0] n29378_o;
  wire [1:0] n29379_o;
  wire [31:0] n29393_o;
  wire [31:0] n29396_o;
  wire [63:0] n29397_o;
  wire [63:0] n29415_o;
  wire [159:0] n29416_o;
  wire [170:0] n29417_o;
  wire [1:0] n29418_o;
  wire [31:0] n29432_o;
  wire [31:0] n29435_o;
  wire [63:0] n29436_o;
  wire [63:0] n29454_o;
  wire [159:0] n29455_o;
  wire [170:0] n29456_o;
  wire [1:0] n29457_o;
  wire [31:0] n29471_o;
  wire [31:0] n29474_o;
  wire [63:0] n29475_o;
  wire n29492_o;
  wire n29494_o;
  wire n29496_o;
  wire [3:0] n29502_o;
  wire [3:0] n29503_o;
  wire [3:0] n29504_o;
  wire [3:0] n29505_o;
  wire [15:0] n29506_o;
  wire [31:0] n29509_o;
  wire n29511_o;
  wire [3:0] n29517_o;
  wire [3:0] n29518_o;
  wire [3:0] n29519_o;
  wire [3:0] n29520_o;
  wire [15:0] n29521_o;
  wire [31:0] n29524_o;
  wire n29526_o;
  wire [3:0] n29532_o;
  wire [3:0] n29533_o;
  wire [3:0] n29534_o;
  wire [3:0] n29535_o;
  wire [15:0] n29536_o;
  wire [31:0] n29539_o;
  wire [31:0] n29549_o;
  wire [31:0] n29559_o;
  wire [31:0] n29569_o;
  wire [95:0] n29570_o;
  wire [95:0] n29571_o;
  wire [95:0] n29572_o;
  wire n29574_o;
  wire [63:0] n29576_o;
  wire [159:0] n29577_o;
  wire [170:0] n29578_o;
  wire n29579_o;
  wire [31:0] n29593_o;
  wire [31:0] n29596_o;
  wire [63:0] n29597_o;
  wire [63:0] n29615_o;
  wire [63:0] n29616_o;
  wire [63:0] n29617_o;
  wire [170:0] n29618_o;
  wire n29619_o;
  wire [31:0] n29633_o;
  wire [31:0] n29636_o;
  wire [63:0] n29637_o;
  wire [63:0] n29655_o;
  wire [63:0] n29656_o;
  wire [31:0] n29657_o;
  wire [170:0] n29658_o;
  wire n29659_o;
  wire [31:0] n29673_o;
  wire [31:0] n29676_o;
  wire [63:0] n29677_o;
  wire [1:0] n29694_o;
  wire [31:0] n29695_o;
  wire [31:0] n29696_o;
  reg [31:0] n29697_o;
  wire [31:0] n29698_o;
  wire [31:0] n29699_o;
  reg [31:0] n29700_o;
  wire [31:0] n29701_o;
  wire [31:0] n29702_o;
  reg [31:0] n29703_o;
  wire [10:0] n29710_o;
  wire [95:0] n29711_o;
  wire [10:0] n29712_o;
  wire [10:0] n29713_o;
  wire [95:0] n29714_o;
  wire [95:0] n29715_o;
  wire n29723_o;
  wire [5:0] n29724_o;
  wire [2:0] n29725_o;
  wire [2:0] n29727_o;
  wire [1:0] n29728_o;
  wire [63:0] n29730_o;
  wire [3:0] n29731_o;
  wire [163:0] n29732_o;
  wire [170:0] n29733_o;
  wire [5:0] n29734_o;
  wire [2:0] n29735_o;
  wire [31:0] n29749_o;
  wire [31:0] n29752_o;
  wire [63:0] n29753_o;
  wire [63:0] n29771_o;
  wire [3:0] n29772_o;
  wire [163:0] n29773_o;
  wire [170:0] n29774_o;
  wire [5:0] n29775_o;
  wire [2:0] n29776_o;
  wire [31:0] n29790_o;
  wire [31:0] n29793_o;
  wire [63:0] n29794_o;
  wire [63:0] n29812_o;
  wire [3:0] n29813_o;
  wire [163:0] n29814_o;
  wire [170:0] n29815_o;
  wire [5:0] n29816_o;
  wire [2:0] n29817_o;
  wire [31:0] n29831_o;
  wire [31:0] n29834_o;
  wire [63:0] n29835_o;
  wire n29852_o;
  wire n29854_o;
  wire n29856_o;
  wire [3:0] n29862_o;
  wire [3:0] n29863_o;
  wire [3:0] n29864_o;
  wire [3:0] n29865_o;
  wire [3:0] n29866_o;
  wire [3:0] n29867_o;
  wire [15:0] n29868_o;
  wire [7:0] n29869_o;
  wire [23:0] n29870_o;
  wire [31:0] n29873_o;
  wire n29875_o;
  wire [3:0] n29881_o;
  wire [3:0] n29882_o;
  wire [3:0] n29883_o;
  wire [3:0] n29884_o;
  wire [3:0] n29885_o;
  wire [3:0] n29886_o;
  wire [15:0] n29887_o;
  wire [7:0] n29888_o;
  wire [23:0] n29889_o;
  wire [31:0] n29892_o;
  wire n29894_o;
  wire [3:0] n29900_o;
  wire [3:0] n29901_o;
  wire [3:0] n29902_o;
  wire [3:0] n29903_o;
  wire [3:0] n29904_o;
  wire [3:0] n29905_o;
  wire [15:0] n29906_o;
  wire [7:0] n29907_o;
  wire [23:0] n29908_o;
  wire [31:0] n29911_o;
  wire [31:0] n29921_o;
  wire [31:0] n29931_o;
  wire [31:0] n29941_o;
  wire [95:0] n29942_o;
  wire [95:0] n29943_o;
  wire [95:0] n29944_o;
  wire n29946_o;
  wire [63:0] n29948_o;
  wire [3:0] n29949_o;
  wire [163:0] n29950_o;
  wire [170:0] n29951_o;
  wire [1:0] n29952_o;
  wire [31:0] n29966_o;
  wire [31:0] n29969_o;
  wire [63:0] n29970_o;
  wire [63:0] n29988_o;
  wire [3:0] n29989_o;
  wire [163:0] n29990_o;
  wire [170:0] n29991_o;
  wire [1:0] n29992_o;
  wire [31:0] n30006_o;
  wire [31:0] n30009_o;
  wire [63:0] n30010_o;
  wire [63:0] n30028_o;
  wire [3:0] n30029_o;
  wire [163:0] n30030_o;
  wire [170:0] n30031_o;
  wire [1:0] n30032_o;
  wire [31:0] n30046_o;
  wire [31:0] n30049_o;
  wire [63:0] n30050_o;
  wire n30067_o;
  wire n30069_o;
  wire n30071_o;
  wire [3:0] n30077_o;
  wire [3:0] n30078_o;
  wire [3:0] n30079_o;
  wire [3:0] n30080_o;
  wire [15:0] n30081_o;
  wire [31:0] n30084_o;
  wire n30086_o;
  wire [3:0] n30092_o;
  wire [3:0] n30093_o;
  wire [3:0] n30094_o;
  wire [3:0] n30095_o;
  wire [15:0] n30096_o;
  wire [31:0] n30099_o;
  wire n30101_o;
  wire [3:0] n30107_o;
  wire [3:0] n30108_o;
  wire [3:0] n30109_o;
  wire [3:0] n30110_o;
  wire [15:0] n30111_o;
  wire [31:0] n30114_o;
  wire [31:0] n30124_o;
  wire [31:0] n30134_o;
  wire [31:0] n30144_o;
  wire [95:0] n30145_o;
  wire [95:0] n30146_o;
  wire [95:0] n30147_o;
  wire n30149_o;
  wire [63:0] n30151_o;
  wire [3:0] n30152_o;
  wire [163:0] n30153_o;
  wire [170:0] n30154_o;
  wire n30155_o;
  wire [31:0] n30169_o;
  wire [31:0] n30172_o;
  wire [63:0] n30173_o;
  wire [63:0] n30191_o;
  wire [3:0] n30192_o;
  wire [67:0] n30193_o;
  wire [63:0] n30194_o;
  wire [170:0] n30195_o;
  wire n30196_o;
  wire [31:0] n30210_o;
  wire [31:0] n30213_o;
  wire [63:0] n30214_o;
  wire [63:0] n30232_o;
  wire [3:0] n30233_o;
  wire [67:0] n30234_o;
  wire [31:0] n30235_o;
  wire [170:0] n30236_o;
  wire n30237_o;
  wire [31:0] n30251_o;
  wire [31:0] n30254_o;
  wire [63:0] n30255_o;
  wire [1:0] n30272_o;
  wire [31:0] n30273_o;
  wire [31:0] n30274_o;
  reg [31:0] n30275_o;
  wire [31:0] n30276_o;
  wire [31:0] n30277_o;
  reg [31:0] n30278_o;
  wire [31:0] n30279_o;
  wire [31:0] n30280_o;
  reg [31:0] n30281_o;
  wire [3:0] n30288_o;
  wire [67:0] n30289_o;
  wire [170:0] n30290_o;
  wire [5:0] n30291_o;
  wire [2:0] n30292_o;
  wire n30294_o;
  wire [2:0] n30296_o;
  wire [2:0] n30297_o;
  wire n30298_o;
  wire [5:0] n30299_o;
  wire [2:0] n30300_o;
  wire [2:0] n30302_o;
  wire [1:0] n30303_o;
  wire [63:0] n30305_o;
  wire [5:0] n30306_o;
  wire [2:0] n30307_o;
  wire [7:0] n30308_o;
  wire [31:0] n30322_o;
  wire [31:0] n30325_o;
  wire [63:0] n30326_o;
  wire [31:0] n30348_o;
  wire [31:0] n30351_o;
  wire [63:0] n30352_o;
  wire n30355_o;
  wire [63:0] n30357_o;
  wire [1:0] n30358_o;
  wire [15:0] n30359_o;
  wire [31:0] n30373_o;
  wire [31:0] n30376_o;
  wire [63:0] n30377_o;
  wire [31:0] n30399_o;
  wire [31:0] n30402_o;
  wire [63:0] n30403_o;
  wire n30406_o;
  wire [63:0] n30408_o;
  wire n30409_o;
  wire [31:0] n30410_o;
  wire [31:0] n30424_o;
  wire [31:0] n30427_o;
  wire [63:0] n30428_o;
  wire [31:0] n30450_o;
  wire [31:0] n30453_o;
  wire [63:0] n30454_o;
  wire [1:0] n30456_o;
  reg [63:0] n30457_o;
  wire [2:0] n30458_o;
  wire [2:0] n30459_o;
  wire [63:0] n30460_o;
  wire [63:0] n30461_o;
  wire n30463_o;
  wire [5:0] n30464_o;
  wire [2:0] n30465_o;
  wire [2:0] n30467_o;
  wire [5:0] n30469_o;
  wire [2:0] n30470_o;
  wire n30472_o;
  wire [3:0] n30475_o;
  wire [3:0] n30476_o;
  wire [3:0] n30477_o;
  wire [1:0] n30478_o;
  wire [63:0] n30480_o;
  wire [5:0] n30481_o;
  wire [2:0] n30482_o;
  wire [7:0] n30483_o;
  wire [31:0] n30497_o;
  wire [31:0] n30500_o;
  wire [63:0] n30501_o;
  wire [31:0] n30523_o;
  wire [31:0] n30526_o;
  wire [63:0] n30527_o;
  wire n30530_o;
  wire [63:0] n30532_o;
  wire [1:0] n30533_o;
  wire [15:0] n30534_o;
  wire [31:0] n30548_o;
  wire [31:0] n30551_o;
  wire [63:0] n30552_o;
  wire [31:0] n30574_o;
  wire [31:0] n30577_o;
  wire [63:0] n30578_o;
  wire n30581_o;
  wire [63:0] n30583_o;
  wire n30584_o;
  wire [31:0] n30585_o;
  wire [31:0] n30599_o;
  wire [31:0] n30602_o;
  wire [63:0] n30603_o;
  wire [31:0] n30625_o;
  wire [31:0] n30628_o;
  wire [63:0] n30629_o;
  wire [1:0] n30631_o;
  reg [63:0] n30632_o;
  wire n30634_o;
  wire n30637_o;
  wire [3:0] n30638_o;
  wire [2:0] n30639_o;
  wire [2:0] n30640_o;
  wire [2:0] n30641_o;
  reg [2:0] n30642_o;
  wire n30643_o;
  wire n30644_o;
  wire n30645_o;
  reg n30646_o;
  wire [2:0] n30647_o;
  wire [2:0] n30648_o;
  reg [2:0] n30649_o;
  wire [2:0] n30650_o;
  wire [2:0] n30651_o;
  reg [2:0] n30652_o;
  wire n30653_o;
  wire n30654_o;
  reg n30655_o;
  wire [63:0] n30656_o;
  reg [63:0] n30657_o;
  wire [31:0] n30658_o;
  wire [31:0] n30659_o;
  reg [31:0] n30660_o;
  wire [31:0] n30661_o;
  wire [31:0] n30662_o;
  reg [31:0] n30663_o;
  wire [31:0] n30664_o;
  wire [31:0] n30665_o;
  reg [31:0] n30666_o;
  wire n30681_o;
  wire [31:0] n30682_o;
  wire [31:0] n30683_o;
  wire [31:0] n30684_o;
  wire [63:0] n30685_o;
  wire n30686_o;
  wire n30687_o;
  wire n30688_o;
  wire n30689_o;
  wire [63:0] n30690_o;
  wire n30691_o;
  wire [170:0] n30692_o;
  wire n30696_o;
  wire [170:0] n30699_o;
  wire [170:0] n30705_o;
  reg [170:0] n30706_q;
  wire [132:0] n30707_o;
  wire [7:0] n30708_o;
  wire [7:0] n30709_o;
  wire [7:0] n30710_o;
  wire [7:0] n30711_o;
  wire [7:0] n30712_o;
  wire [7:0] n30713_o;
  wire [7:0] n30714_o;
  wire [7:0] n30715_o;
  wire [1:0] n30716_o;
  reg [7:0] n30717_o;
  wire [1:0] n30718_o;
  reg [7:0] n30719_o;
  wire n30720_o;
  wire [7:0] n30721_o;
  wire [7:0] n30722_o;
  wire [7:0] n30723_o;
  wire [7:0] n30724_o;
  wire [7:0] n30725_o;
  wire [7:0] n30726_o;
  wire [7:0] n30727_o;
  wire [7:0] n30728_o;
  wire [7:0] n30729_o;
  wire [1:0] n30730_o;
  reg [7:0] n30731_o;
  wire [1:0] n30732_o;
  reg [7:0] n30733_o;
  wire n30734_o;
  wire [7:0] n30735_o;
  wire [7:0] n30736_o;
  wire [7:0] n30737_o;
  wire [7:0] n30738_o;
  wire [7:0] n30739_o;
  wire [7:0] n30740_o;
  wire [7:0] n30741_o;
  wire [7:0] n30742_o;
  wire [7:0] n30743_o;
  wire [1:0] n30744_o;
  reg [7:0] n30745_o;
  wire [1:0] n30746_o;
  reg [7:0] n30747_o;
  wire n30748_o;
  wire [7:0] n30749_o;
  wire [15:0] n30750_o;
  wire [15:0] n30751_o;
  wire [15:0] n30752_o;
  wire [15:0] n30753_o;
  wire [1:0] n30754_o;
  reg [15:0] n30755_o;
  wire [15:0] n30756_o;
  wire [15:0] n30757_o;
  wire [15:0] n30758_o;
  wire [15:0] n30759_o;
  wire [1:0] n30760_o;
  reg [15:0] n30761_o;
  wire [15:0] n30762_o;
  wire [15:0] n30763_o;
  wire [15:0] n30764_o;
  wire [15:0] n30765_o;
  wire [1:0] n30766_o;
  reg [15:0] n30767_o;
  wire [31:0] n30768_o;
  wire [31:0] n30769_o;
  wire [31:0] n30770_o;
  wire [31:0] n30771_o;
  wire [31:0] n30772_o;
  wire [31:0] n30773_o;
  wire [31:0] n30774_o;
  wire [31:0] n30775_o;
  wire [31:0] n30776_o;
  wire [7:0] n30777_o;
  wire [7:0] n30778_o;
  wire [7:0] n30779_o;
  wire [7:0] n30780_o;
  wire [7:0] n30781_o;
  wire [7:0] n30782_o;
  wire [7:0] n30783_o;
  wire [7:0] n30784_o;
  wire [1:0] n30785_o;
  reg [7:0] n30786_o;
  wire [1:0] n30787_o;
  reg [7:0] n30788_o;
  wire n30789_o;
  wire [7:0] n30790_o;
  wire [7:0] n30791_o;
  wire [7:0] n30792_o;
  wire [7:0] n30793_o;
  wire [7:0] n30794_o;
  wire [7:0] n30795_o;
  wire [7:0] n30796_o;
  wire [7:0] n30797_o;
  wire [7:0] n30798_o;
  wire [1:0] n30799_o;
  reg [7:0] n30800_o;
  wire [1:0] n30801_o;
  reg [7:0] n30802_o;
  wire n30803_o;
  wire [7:0] n30804_o;
  wire [7:0] n30805_o;
  wire [7:0] n30806_o;
  wire [7:0] n30807_o;
  wire [7:0] n30808_o;
  wire [7:0] n30809_o;
  wire [7:0] n30810_o;
  wire [7:0] n30811_o;
  wire [7:0] n30812_o;
  wire [1:0] n30813_o;
  reg [7:0] n30814_o;
  wire [1:0] n30815_o;
  reg [7:0] n30816_o;
  wire n30817_o;
  wire [7:0] n30818_o;
  wire [15:0] n30819_o;
  wire [15:0] n30820_o;
  wire [15:0] n30821_o;
  wire [15:0] n30822_o;
  wire [1:0] n30823_o;
  reg [15:0] n30824_o;
  wire [15:0] n30825_o;
  wire [15:0] n30826_o;
  wire [15:0] n30827_o;
  wire [15:0] n30828_o;
  wire [1:0] n30829_o;
  reg [15:0] n30830_o;
  wire [15:0] n30831_o;
  wire [15:0] n30832_o;
  wire [15:0] n30833_o;
  wire [15:0] n30834_o;
  wire [1:0] n30835_o;
  reg [15:0] n30836_o;
  wire [31:0] n30837_o;
  wire [31:0] n30838_o;
  wire [31:0] n30839_o;
  wire [31:0] n30840_o;
  wire [31:0] n30841_o;
  wire [31:0] n30842_o;
  wire [31:0] n30843_o;
  wire [31:0] n30844_o;
  wire [31:0] n30845_o;
  wire n30846_o;
  wire n30847_o;
  wire n30848_o;
  wire n30849_o;
  wire n30850_o;
  wire n30851_o;
  wire n30852_o;
  wire n30853_o;
  wire n30854_o;
  wire n30855_o;
  wire n30856_o;
  wire n30857_o;
  wire n30858_o;
  wire n30859_o;
  wire n30860_o;
  wire n30861_o;
  wire n30862_o;
  wire n30863_o;
  wire [7:0] n30864_o;
  wire [7:0] n30865_o;
  wire [7:0] n30866_o;
  wire [7:0] n30867_o;
  wire [7:0] n30868_o;
  wire [7:0] n30869_o;
  wire [7:0] n30870_o;
  wire [7:0] n30871_o;
  wire [7:0] n30872_o;
  wire [7:0] n30873_o;
  wire [7:0] n30874_o;
  wire [7:0] n30875_o;
  wire [7:0] n30876_o;
  wire [7:0] n30877_o;
  wire [7:0] n30878_o;
  wire [7:0] n30879_o;
  wire [63:0] n30880_o;
  wire n30881_o;
  wire n30882_o;
  wire n30883_o;
  wire n30884_o;
  wire n30885_o;
  wire n30886_o;
  wire n30887_o;
  wire n30888_o;
  wire [15:0] n30889_o;
  wire [15:0] n30890_o;
  wire [15:0] n30891_o;
  wire [15:0] n30892_o;
  wire [15:0] n30893_o;
  wire [15:0] n30894_o;
  wire [15:0] n30895_o;
  wire [15:0] n30896_o;
  wire [63:0] n30897_o;
  wire n30898_o;
  wire n30899_o;
  wire [31:0] n30900_o;
  wire [31:0] n30901_o;
  wire [31:0] n30902_o;
  wire [31:0] n30903_o;
  wire [63:0] n30904_o;
  wire n30905_o;
  wire n30906_o;
  wire n30907_o;
  wire n30908_o;
  wire n30909_o;
  wire n30910_o;
  wire n30911_o;
  wire n30912_o;
  wire n30913_o;
  wire n30914_o;
  wire n30915_o;
  wire n30916_o;
  wire n30917_o;
  wire n30918_o;
  wire n30919_o;
  wire n30920_o;
  wire n30921_o;
  wire n30922_o;
  wire [7:0] n30923_o;
  wire [7:0] n30924_o;
  wire [7:0] n30925_o;
  wire [7:0] n30926_o;
  wire [7:0] n30927_o;
  wire [7:0] n30928_o;
  wire [7:0] n30929_o;
  wire [7:0] n30930_o;
  wire [7:0] n30931_o;
  wire [7:0] n30932_o;
  wire [7:0] n30933_o;
  wire [7:0] n30934_o;
  wire [7:0] n30935_o;
  wire [7:0] n30936_o;
  wire [7:0] n30937_o;
  wire [7:0] n30938_o;
  wire [63:0] n30939_o;
  wire n30940_o;
  wire n30941_o;
  wire n30942_o;
  wire n30943_o;
  wire n30944_o;
  wire n30945_o;
  wire n30946_o;
  wire n30947_o;
  wire [15:0] n30948_o;
  wire [15:0] n30949_o;
  wire [15:0] n30950_o;
  wire [15:0] n30951_o;
  wire [15:0] n30952_o;
  wire [15:0] n30953_o;
  wire [15:0] n30954_o;
  wire [15:0] n30955_o;
  wire [63:0] n30956_o;
  wire n30957_o;
  wire n30958_o;
  wire [31:0] n30959_o;
  wire [31:0] n30960_o;
  wire [31:0] n30961_o;
  wire [31:0] n30962_o;
  wire [63:0] n30963_o;
  assign mul_o_result = n29121_o;
  assign ready_o = n30691_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:14  */
  assign n29119_o = {mul_i_op_c, mul_i_op_b, mul_i_op_a, mul_i_long, mul_i_op, mul_i_mac, mul_i_dt, mul_i_size};
  assign n29121_o = n30690_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:58:10  */
  assign mult = n30707_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:59:10  */
  assign muli0_mul = n29131_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:61:10  */
  assign r = n30706_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:61:13  */
  assign rin = n30692_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:67:3  */
  mul32x32 muli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .mul_i_op_a(n29123_o),
    .mul_i_op_b(n29124_o),
    .mul_i_sign(n29125_o),
    .mul_i_start(n29126_o),
    .mul_i_mac(n29127_o),
    .mul_i_op(n29128_o),
    .mul_i_long(n29129_o),
    .mul_i_acc(n29130_o),
    .mul_o_valid(muli0_mul_o_valid),
    .mul_o_ovflw(muli0_mul_o_ovflw),
    .mul_o_result(muli0_mul_o_result));
  assign n29123_o = mult[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:231:14  */
  assign n29124_o = mult[63:32];
  assign n29125_o = mult[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n29126_o = mult[65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n29127_o = mult[66];
  assign n29128_o = mult[67];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n29129_o = mult[68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:15  */
  assign n29130_o = mult[132:69];
  assign n29131_o = {muli0_mul_o_result, muli0_mul_o_ovflw, muli0_mul_o_valid};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:12  */
  assign n29141_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:100:35  */
  assign n29145_o = n29119_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:101:26  */
  assign n29149_o = n29145_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:104:26  */
  assign n29153_o = n29145_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:64:14  */
  assign n29156_o = {n29153_o, n29149_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:100:24  */
  always @*
    case (n29156_o)
      2'b10: n29157_o = 3'b011;
      2'b01: n29157_o = 3'b111;
      default: n29157_o = 3'b001;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:100:24  */
  always @*
    case (n29156_o)
      2'b10: n29158_o = 3'b011;
      2'b01: n29158_o = 3'b111;
      default: n29158_o = 3'b001;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:112:35  */
  assign n29159_o = n29119_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:114:61  */
  assign n29161_o = n29119_o[69:6];
  assign n29162_o = r[170:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:61:14  */
  assign n29163_o = {n29162_o, 1'b1, n29158_o, n29157_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:114:69  */
  assign n29164_o = n29163_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:114:75  */
  assign n29165_o = n29164_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29179_o = n29161_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29182_o = n29161_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n29183_o = {n29182_o, n29179_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:115:61  */
  assign n29201_o = n29119_o[133:70];
  assign n29202_o = r[170:11];
  assign n29203_o = {n29202_o, 1'b1, n29158_o, n29157_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:115:69  */
  assign n29204_o = n29203_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:115:75  */
  assign n29205_o = n29204_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29219_o = n29201_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29222_o = n29201_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n29223_o = {n29222_o, n29219_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:116:61  */
  assign n29241_o = n29119_o[197:134];
  assign n29242_o = r[170:11];
  assign n29243_o = {n29242_o, 1'b1, n29158_o, n29157_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:116:69  */
  assign n29244_o = n29243_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:116:75  */
  assign n29245_o = n29244_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29259_o = n29241_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29262_o = n29241_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n29263_o = {n29262_o, n29259_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:118:37  */
  assign n29280_o = n29119_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:118:40  */
  assign n29282_o = n29280_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:119:72  */
  assign n29284_o = n30721_o[7];
  assign n29290_o = {n29284_o, n29284_o, n29284_o, n29284_o};
  assign n29291_o = {n29284_o, n29284_o, n29284_o, n29284_o};
  assign n29292_o = {n29284_o, n29284_o, n29284_o, n29284_o};
  assign n29293_o = {n29284_o, n29284_o, n29284_o, n29284_o};
  assign n29294_o = {n29284_o, n29284_o, n29284_o, n29284_o};
  assign n29295_o = {n29284_o, n29284_o, n29284_o, n29284_o};
  assign n29296_o = {n29290_o, n29291_o, n29292_o, n29293_o};
  assign n29297_o = {n29294_o, n29295_o};
  assign n29298_o = {n29296_o, n29297_o};
  assign n29301_o = {n29298_o, n30721_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:120:72  */
  assign n29303_o = n30735_o[7];
  assign n29309_o = {n29303_o, n29303_o, n29303_o, n29303_o};
  assign n29310_o = {n29303_o, n29303_o, n29303_o, n29303_o};
  assign n29311_o = {n29303_o, n29303_o, n29303_o, n29303_o};
  assign n29312_o = {n29303_o, n29303_o, n29303_o, n29303_o};
  assign n29313_o = {n29303_o, n29303_o, n29303_o, n29303_o};
  assign n29314_o = {n29303_o, n29303_o, n29303_o, n29303_o};
  assign n29315_o = {n29309_o, n29310_o, n29311_o, n29312_o};
  assign n29316_o = {n29313_o, n29314_o};
  assign n29317_o = {n29315_o, n29316_o};
  assign n29320_o = {n29317_o, n30735_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:121:72  */
  assign n29322_o = n30749_o[7];
  assign n29328_o = {n29322_o, n29322_o, n29322_o, n29322_o};
  assign n29329_o = {n29322_o, n29322_o, n29322_o, n29322_o};
  assign n29330_o = {n29322_o, n29322_o, n29322_o, n29322_o};
  assign n29331_o = {n29322_o, n29322_o, n29322_o, n29322_o};
  assign n29332_o = {n29322_o, n29322_o, n29322_o, n29322_o};
  assign n29333_o = {n29322_o, n29322_o, n29322_o, n29322_o};
  assign n29334_o = {n29328_o, n29329_o, n29330_o, n29331_o};
  assign n29335_o = {n29332_o, n29333_o};
  assign n29336_o = {n29334_o, n29335_o};
  assign n29339_o = {n29336_o, n30749_o};
  assign n29349_o = {24'b000000000000000000000000, n30721_o};
  assign n29359_o = {24'b000000000000000000000000, n30735_o};
  assign n29369_o = {24'b000000000000000000000000, n30749_o};
  assign n29370_o = {n29369_o, n29359_o, n29349_o};
  assign n29371_o = {n29339_o, n29320_o, n29301_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:118:28  */
  assign n29372_o = n29282_o ? n29371_o : n29370_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:113:26  */
  assign n29374_o = n29159_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:129:61  */
  assign n29376_o = n29119_o[69:6];
  assign n29377_o = r[170:11];
  assign n29378_o = {n29377_o, 1'b1, n29158_o, n29157_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:129:79  */
  assign n29379_o = n29378_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29393_o = n29376_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29396_o = n29376_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n29397_o = {n29396_o, n29393_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:130:61  */
  assign n29415_o = n29119_o[133:70];
  assign n29416_o = r[170:11];
  assign n29417_o = {n29416_o, 1'b1, n29158_o, n29157_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:130:79  */
  assign n29418_o = n29417_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29432_o = n29415_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29435_o = n29415_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n29436_o = {n29435_o, n29432_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:131:61  */
  assign n29454_o = n29119_o[197:134];
  assign n29455_o = r[170:11];
  assign n29456_o = {n29455_o, 1'b1, n29158_o, n29157_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:131:79  */
  assign n29457_o = n29456_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29471_o = n29454_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29474_o = n29454_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n29475_o = {n29474_o, n29471_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:133:37  */
  assign n29492_o = n29119_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:133:40  */
  assign n29494_o = n29492_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:134:72  */
  assign n29496_o = n30755_o[15];
  assign n29502_o = {n29496_o, n29496_o, n29496_o, n29496_o};
  assign n29503_o = {n29496_o, n29496_o, n29496_o, n29496_o};
  assign n29504_o = {n29496_o, n29496_o, n29496_o, n29496_o};
  assign n29505_o = {n29496_o, n29496_o, n29496_o, n29496_o};
  assign n29506_o = {n29502_o, n29503_o, n29504_o, n29505_o};
  assign n29509_o = {n29506_o, n30755_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:135:72  */
  assign n29511_o = n30761_o[15];
  assign n29517_o = {n29511_o, n29511_o, n29511_o, n29511_o};
  assign n29518_o = {n29511_o, n29511_o, n29511_o, n29511_o};
  assign n29519_o = {n29511_o, n29511_o, n29511_o, n29511_o};
  assign n29520_o = {n29511_o, n29511_o, n29511_o, n29511_o};
  assign n29521_o = {n29517_o, n29518_o, n29519_o, n29520_o};
  assign n29524_o = {n29521_o, n30761_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:136:72  */
  assign n29526_o = n30767_o[15];
  assign n29532_o = {n29526_o, n29526_o, n29526_o, n29526_o};
  assign n29533_o = {n29526_o, n29526_o, n29526_o, n29526_o};
  assign n29534_o = {n29526_o, n29526_o, n29526_o, n29526_o};
  assign n29535_o = {n29526_o, n29526_o, n29526_o, n29526_o};
  assign n29536_o = {n29532_o, n29533_o, n29534_o, n29535_o};
  assign n29539_o = {n29536_o, n30767_o};
  assign n29549_o = {16'b0000000000000000, n30755_o};
  assign n29559_o = {16'b0000000000000000, n30761_o};
  assign n29569_o = {16'b0000000000000000, n30767_o};
  assign n29570_o = {n29569_o, n29559_o, n29549_o};
  assign n29571_o = {n29539_o, n29524_o, n29509_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:133:28  */
  assign n29572_o = n29494_o ? n29571_o : n29570_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:128:26  */
  assign n29574_o = n29159_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:144:63  */
  assign n29576_o = n29119_o[69:6];
  assign n29577_o = r[170:11];
  assign n29578_o = {n29577_o, 1'b1, n29158_o, n29157_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:144:81  */
  assign n29579_o = n29578_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29593_o = n29576_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29596_o = n29576_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n29597_o = {n29596_o, n29593_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:145:63  */
  assign n29615_o = n29119_o[133:70];
  assign n29616_o = r[74:11];
  assign n29617_o = r[170:107];
  assign n29618_o = {n29617_o, n30770_o, n29616_o, 1'b1, n29158_o, n29157_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:145:81  */
  assign n29619_o = n29618_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29633_o = n29615_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29636_o = n29615_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n29637_o = {n29636_o, n29633_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:146:63  */
  assign n29655_o = n29119_o[197:134];
  assign n29656_o = r[74:11];
  assign n29657_o = r[170:139];
  assign n29658_o = {n29657_o, n30773_o, n30770_o, n29656_o, 1'b1, n29158_o, n29157_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:146:81  */
  assign n29659_o = n29658_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29673_o = n29655_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29676_o = n29655_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n29677_o = {n29676_o, n29673_o};
  assign n29694_o = {n29574_o, n29374_o};
  assign n29695_o = n29372_o[31:0];
  assign n29696_o = n29572_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:112:24  */
  always @*
    case (n29694_o)
      2'b10: n29697_o = n29696_o;
      2'b01: n29697_o = n29695_o;
      default: n29697_o = n30770_o;
    endcase
  assign n29698_o = n29372_o[63:32];
  assign n29699_o = n29572_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:112:24  */
  always @*
    case (n29694_o)
      2'b10: n29700_o = n29699_o;
      2'b01: n29700_o = n29698_o;
      default: n29700_o = n30773_o;
    endcase
  assign n29701_o = n29372_o[95:64];
  assign n29702_o = n29572_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:112:24  */
  always @*
    case (n29694_o)
      2'b10: n29703_o = n29702_o;
      2'b01: n29703_o = n29701_o;
      default: n29703_o = n30776_o;
    endcase
  assign n29710_o = {1'b1, n29158_o, n29157_o, 1'b0, 3'b001};
  assign n29711_o = {n29703_o, n29700_o, n29697_o};
  assign n29712_o = r[10:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:95:22  */
  assign n29713_o = start_i ? n29710_o : n29712_o;
  assign n29714_o = r[170:75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:95:22  */
  assign n29715_o = start_i ? n29711_o : n29714_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:95:7  */
  assign n29723_o = n29141_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:151:48  */
  assign n29724_o = r[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:151:54  */
  assign n29725_o = n29724_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:151:59  */
  assign n29727_o = n29725_o - 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:152:33  */
  assign n29728_o = n29119_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:155:61  */
  assign n29730_o = n29119_o[69:6];
  assign n29731_o = r[3:0];
  assign n29732_o = r[170:7];
  assign n29733_o = {n29732_o, n29727_o, n29731_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:155:69  */
  assign n29734_o = n29733_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:155:75  */
  assign n29735_o = n29734_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29749_o = n29730_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29752_o = n29730_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n29753_o = {n29752_o, n29749_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:156:61  */
  assign n29771_o = n29119_o[133:70];
  assign n29772_o = r[3:0];
  assign n29773_o = r[170:7];
  assign n29774_o = {n29773_o, n29727_o, n29772_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:156:69  */
  assign n29775_o = n29774_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:156:75  */
  assign n29776_o = n29775_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29790_o = n29771_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29793_o = n29771_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n29794_o = {n29793_o, n29790_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:157:61  */
  assign n29812_o = n29119_o[197:134];
  assign n29813_o = r[3:0];
  assign n29814_o = r[170:7];
  assign n29815_o = {n29814_o, n29727_o, n29813_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:157:69  */
  assign n29816_o = n29815_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:157:75  */
  assign n29817_o = n29816_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29831_o = n29812_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29834_o = n29812_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n29835_o = {n29834_o, n29831_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:159:35  */
  assign n29852_o = n29119_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:159:38  */
  assign n29854_o = n29852_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:160:72  */
  assign n29856_o = n30790_o[7];
  assign n29862_o = {n29856_o, n29856_o, n29856_o, n29856_o};
  assign n29863_o = {n29856_o, n29856_o, n29856_o, n29856_o};
  assign n29864_o = {n29856_o, n29856_o, n29856_o, n29856_o};
  assign n29865_o = {n29856_o, n29856_o, n29856_o, n29856_o};
  assign n29866_o = {n29856_o, n29856_o, n29856_o, n29856_o};
  assign n29867_o = {n29856_o, n29856_o, n29856_o, n29856_o};
  assign n29868_o = {n29862_o, n29863_o, n29864_o, n29865_o};
  assign n29869_o = {n29866_o, n29867_o};
  assign n29870_o = {n29868_o, n29869_o};
  assign n29873_o = {n29870_o, n30790_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:161:72  */
  assign n29875_o = n30804_o[7];
  assign n29881_o = {n29875_o, n29875_o, n29875_o, n29875_o};
  assign n29882_o = {n29875_o, n29875_o, n29875_o, n29875_o};
  assign n29883_o = {n29875_o, n29875_o, n29875_o, n29875_o};
  assign n29884_o = {n29875_o, n29875_o, n29875_o, n29875_o};
  assign n29885_o = {n29875_o, n29875_o, n29875_o, n29875_o};
  assign n29886_o = {n29875_o, n29875_o, n29875_o, n29875_o};
  assign n29887_o = {n29881_o, n29882_o, n29883_o, n29884_o};
  assign n29888_o = {n29885_o, n29886_o};
  assign n29889_o = {n29887_o, n29888_o};
  assign n29892_o = {n29889_o, n30804_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:162:72  */
  assign n29894_o = n30818_o[7];
  assign n29900_o = {n29894_o, n29894_o, n29894_o, n29894_o};
  assign n29901_o = {n29894_o, n29894_o, n29894_o, n29894_o};
  assign n29902_o = {n29894_o, n29894_o, n29894_o, n29894_o};
  assign n29903_o = {n29894_o, n29894_o, n29894_o, n29894_o};
  assign n29904_o = {n29894_o, n29894_o, n29894_o, n29894_o};
  assign n29905_o = {n29894_o, n29894_o, n29894_o, n29894_o};
  assign n29906_o = {n29900_o, n29901_o, n29902_o, n29903_o};
  assign n29907_o = {n29904_o, n29905_o};
  assign n29908_o = {n29906_o, n29907_o};
  assign n29911_o = {n29908_o, n30818_o};
  assign n29921_o = {24'b000000000000000000000000, n30790_o};
  assign n29931_o = {24'b000000000000000000000000, n30804_o};
  assign n29941_o = {24'b000000000000000000000000, n30818_o};
  assign n29942_o = {n29941_o, n29931_o, n29921_o};
  assign n29943_o = {n29911_o, n29892_o, n29873_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:159:26  */
  assign n29944_o = n29854_o ? n29943_o : n29942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:154:24  */
  assign n29946_o = n29728_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:170:61  */
  assign n29948_o = n29119_o[69:6];
  assign n29949_o = r[3:0];
  assign n29950_o = r[170:7];
  assign n29951_o = {n29950_o, n29727_o, n29949_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:170:79  */
  assign n29952_o = n29951_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29966_o = n29948_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29969_o = n29948_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n29970_o = {n29969_o, n29966_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:171:61  */
  assign n29988_o = n29119_o[133:70];
  assign n29989_o = r[3:0];
  assign n29990_o = r[170:7];
  assign n29991_o = {n29990_o, n29727_o, n29989_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:171:79  */
  assign n29992_o = n29991_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30006_o = n29988_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30009_o = n29988_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30010_o = {n30009_o, n30006_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:172:61  */
  assign n30028_o = n29119_o[197:134];
  assign n30029_o = r[3:0];
  assign n30030_o = r[170:7];
  assign n30031_o = {n30030_o, n29727_o, n30029_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:172:79  */
  assign n30032_o = n30031_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30046_o = n30028_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30049_o = n30028_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30050_o = {n30049_o, n30046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:174:35  */
  assign n30067_o = n29119_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:174:38  */
  assign n30069_o = n30067_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:175:72  */
  assign n30071_o = n30824_o[15];
  assign n30077_o = {n30071_o, n30071_o, n30071_o, n30071_o};
  assign n30078_o = {n30071_o, n30071_o, n30071_o, n30071_o};
  assign n30079_o = {n30071_o, n30071_o, n30071_o, n30071_o};
  assign n30080_o = {n30071_o, n30071_o, n30071_o, n30071_o};
  assign n30081_o = {n30077_o, n30078_o, n30079_o, n30080_o};
  assign n30084_o = {n30081_o, n30824_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:176:72  */
  assign n30086_o = n30830_o[15];
  assign n30092_o = {n30086_o, n30086_o, n30086_o, n30086_o};
  assign n30093_o = {n30086_o, n30086_o, n30086_o, n30086_o};
  assign n30094_o = {n30086_o, n30086_o, n30086_o, n30086_o};
  assign n30095_o = {n30086_o, n30086_o, n30086_o, n30086_o};
  assign n30096_o = {n30092_o, n30093_o, n30094_o, n30095_o};
  assign n30099_o = {n30096_o, n30830_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:177:72  */
  assign n30101_o = n30836_o[15];
  assign n30107_o = {n30101_o, n30101_o, n30101_o, n30101_o};
  assign n30108_o = {n30101_o, n30101_o, n30101_o, n30101_o};
  assign n30109_o = {n30101_o, n30101_o, n30101_o, n30101_o};
  assign n30110_o = {n30101_o, n30101_o, n30101_o, n30101_o};
  assign n30111_o = {n30107_o, n30108_o, n30109_o, n30110_o};
  assign n30114_o = {n30111_o, n30836_o};
  assign n30124_o = {16'b0000000000000000, n30824_o};
  assign n30134_o = {16'b0000000000000000, n30830_o};
  assign n30144_o = {16'b0000000000000000, n30836_o};
  assign n30145_o = {n30144_o, n30134_o, n30124_o};
  assign n30146_o = {n30114_o, n30099_o, n30084_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:174:26  */
  assign n30147_o = n30069_o ? n30146_o : n30145_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:169:24  */
  assign n30149_o = n29728_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:185:63  */
  assign n30151_o = n29119_o[69:6];
  assign n30152_o = r[3:0];
  assign n30153_o = r[170:7];
  assign n30154_o = {n30153_o, n29727_o, n30152_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:185:81  */
  assign n30155_o = n30154_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30169_o = n30151_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30172_o = n30151_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30173_o = {n30172_o, n30169_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:186:63  */
  assign n30191_o = n29119_o[133:70];
  assign n30192_o = r[3:0];
  assign n30193_o = r[74:7];
  assign n30194_o = r[170:107];
  assign n30195_o = {n30194_o, n30839_o, n30193_o, n29727_o, n30192_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:186:81  */
  assign n30196_o = n30195_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30210_o = n30191_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30213_o = n30191_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30214_o = {n30213_o, n30210_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:187:63  */
  assign n30232_o = n29119_o[197:134];
  assign n30233_o = r[3:0];
  assign n30234_o = r[74:7];
  assign n30235_o = r[170:139];
  assign n30236_o = {n30235_o, n30842_o, n30839_o, n30234_o, n29727_o, n30233_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:187:81  */
  assign n30237_o = n30236_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30251_o = n30232_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30254_o = n30232_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30255_o = {n30254_o, n30251_o};
  assign n30272_o = {n30149_o, n29946_o};
  assign n30273_o = n29944_o[31:0];
  assign n30274_o = n30147_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:152:22  */
  always @*
    case (n30272_o)
      2'b10: n30275_o = n30274_o;
      2'b01: n30275_o = n30273_o;
      default: n30275_o = n30839_o;
    endcase
  assign n30276_o = n29944_o[63:32];
  assign n30277_o = n30147_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:152:22  */
  always @*
    case (n30272_o)
      2'b10: n30278_o = n30277_o;
      2'b01: n30278_o = n30276_o;
      default: n30278_o = n30842_o;
    endcase
  assign n30279_o = n29944_o[95:64];
  assign n30280_o = n30147_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:152:22  */
  always @*
    case (n30272_o)
      2'b10: n30281_o = n30280_o;
      2'b01: n30281_o = n30279_o;
      default: n30281_o = n30845_o;
    endcase
  assign n30288_o = r[3:0];
  assign n30289_o = r[74:7];
  assign n30290_o = {n30281_o, n30278_o, n30275_o, n30289_o, n29727_o, n30288_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:190:27  */
  assign n30291_o = n30290_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:190:33  */
  assign n30292_o = n30291_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:190:38  */
  assign n30294_o = n30292_o == 3'b000;
  assign n30296_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:190:22  */
  assign n30297_o = n30294_o ? 3'b010 : n30296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:195:35  */
  assign n30298_o = muli0_mul[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:196:48  */
  assign n30299_o = r[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:196:54  */
  assign n30300_o = n30299_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:196:61  */
  assign n30302_o = n30300_o - 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:198:35  */
  assign n30303_o = n29119_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:200:57  */
  assign n30305_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:200:65  */
  assign n30306_o = r[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:200:71  */
  assign n30307_o = n30306_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:200:95  */
  assign n30308_o = muli0_mul[11:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30322_o = n30305_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30325_o = n30305_o[63:32];
  assign n30326_o = {n30325_o, n30322_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30348_o = n30880_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30351_o = n30880_o[63:32];
  assign n30352_o = {n30351_o, n30348_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:199:26  */
  assign n30355_o = n30303_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:202:57  */
  assign n30357_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:202:77  */
  assign n30358_o = r[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:202:107  */
  assign n30359_o = muli0_mul[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30373_o = n30357_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30376_o = n30357_o[63:32];
  assign n30377_o = {n30376_o, n30373_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30399_o = n30897_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30402_o = n30897_o[63:32];
  assign n30403_o = {n30402_o, n30399_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:201:26  */
  assign n30406_o = n30303_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:204:59  */
  assign n30408_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:204:79  */
  assign n30409_o = r[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:204:109  */
  assign n30410_o = muli0_mul[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30424_o = n30408_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30427_o = n30408_o[63:32];
  assign n30428_o = {n30427_o, n30424_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30450_o = n30904_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30453_o = n30904_o[63:32];
  assign n30454_o = {n30453_o, n30450_o};
  assign n30456_o = {n30406_o, n30355_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:198:24  */
  always @*
    case (n30456_o)
      2'b10: n30457_o = n30403_o;
      2'b01: n30457_o = n30352_o;
      default: n30457_o = n30454_o;
    endcase
  assign n30458_o = r[9:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:195:22  */
  assign n30459_o = n30298_o ? n30302_o : n30458_o;
  assign n30460_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:195:22  */
  assign n30461_o = n30298_o ? n30457_o : n30460_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:151:7  */
  assign n30463_o = n29141_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:208:48  */
  assign n30464_o = r[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:208:54  */
  assign n30465_o = n30464_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:208:61  */
  assign n30467_o = n30465_o - 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:211:27  */
  assign n30469_o = r[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:211:33  */
  assign n30470_o = n30469_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:211:40  */
  assign n30472_o = n30470_o == 3'b000;
  assign n30475_o = {1'b1, 3'b011};
  assign n30476_o = r[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:211:22  */
  assign n30477_o = n30472_o ? n30475_o : n30476_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:216:33  */
  assign n30478_o = n29119_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:218:57  */
  assign n30480_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:218:65  */
  assign n30481_o = r[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:218:71  */
  assign n30482_o = n30481_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:218:95  */
  assign n30483_o = muli0_mul[11:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30497_o = n30480_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30500_o = n30480_o[63:32];
  assign n30501_o = {n30500_o, n30497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30523_o = n30939_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30526_o = n30939_o[63:32];
  assign n30527_o = {n30526_o, n30523_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:217:24  */
  assign n30530_o = n30478_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:220:57  */
  assign n30532_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:220:77  */
  assign n30533_o = r[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:220:107  */
  assign n30534_o = muli0_mul[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30548_o = n30532_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30551_o = n30532_o[63:32];
  assign n30552_o = {n30551_o, n30548_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30574_o = n30956_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30577_o = n30956_o[63:32];
  assign n30578_o = {n30577_o, n30574_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:219:24  */
  assign n30581_o = n30478_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:222:59  */
  assign n30583_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:222:79  */
  assign n30584_o = r[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:222:109  */
  assign n30585_o = muli0_mul[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30599_o = n30583_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30602_o = n30583_o[63:32];
  assign n30603_o = {n30602_o, n30599_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30625_o = n30963_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30628_o = n30963_o[63:32];
  assign n30629_o = {n30628_o, n30625_o};
  assign n30631_o = {n30581_o, n30530_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:216:22  */
  always @*
    case (n30631_o)
      2'b10: n30632_o = n30578_o;
      2'b01: n30632_o = n30527_o;
      default: n30632_o = n30629_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:208:7  */
  assign n30634_o = n29141_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:225:7  */
  assign n30637_o = n29141_o == 3'b011;
  assign n30638_o = {n30637_o, n30634_o, n30463_o, n29723_o};
  assign n30639_o = n29713_o[2:0];
  assign n30640_o = n30477_o[2:0];
  assign n30641_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n30638_o)
      4'b1000: n30642_o = 3'b000;
      4'b0100: n30642_o = n30640_o;
      4'b0010: n30642_o = n30297_o;
      4'b0001: n30642_o = n30639_o;
      default: n30642_o = n30641_o;
    endcase
  assign n30643_o = n29713_o[3];
  assign n30644_o = n30477_o[3];
  assign n30645_o = r[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n30638_o)
      4'b1000: n30646_o = n30645_o;
      4'b0100: n30646_o = n30644_o;
      4'b0010: n30646_o = n30645_o;
      4'b0001: n30646_o = n30643_o;
      default: n30646_o = n30645_o;
    endcase
  assign n30647_o = n29713_o[6:4];
  assign n30648_o = r[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n30638_o)
      4'b1000: n30649_o = n30648_o;
      4'b0100: n30649_o = n30648_o;
      4'b0010: n30649_o = n29727_o;
      4'b0001: n30649_o = n30647_o;
      default: n30649_o = n30648_o;
    endcase
  assign n30650_o = n29713_o[9:7];
  assign n30651_o = r[9:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n30638_o)
      4'b1000: n30652_o = n30651_o;
      4'b0100: n30652_o = n30467_o;
      4'b0010: n30652_o = n30459_o;
      4'b0001: n30652_o = n30650_o;
      default: n30652_o = n30651_o;
    endcase
  assign n30653_o = n29713_o[10];
  assign n30654_o = r[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n30638_o)
      4'b1000: n30655_o = n30654_o;
      4'b0100: n30655_o = 1'b0;
      4'b0010: n30655_o = n30654_o;
      4'b0001: n30655_o = n30653_o;
      default: n30655_o = n30654_o;
    endcase
  assign n30656_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n30638_o)
      4'b1000: n30657_o = n30656_o;
      4'b0100: n30657_o = n30632_o;
      4'b0010: n30657_o = n30461_o;
      4'b0001: n30657_o = n30656_o;
      default: n30657_o = n30656_o;
    endcase
  assign n30658_o = n29715_o[31:0];
  assign n30659_o = r[106:75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n30638_o)
      4'b1000: n30660_o = n30659_o;
      4'b0100: n30660_o = n30659_o;
      4'b0010: n30660_o = n30275_o;
      4'b0001: n30660_o = n30658_o;
      default: n30660_o = n30659_o;
    endcase
  assign n30661_o = n29715_o[63:32];
  assign n30662_o = r[138:107];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n30638_o)
      4'b1000: n30663_o = n30662_o;
      4'b0100: n30663_o = n30662_o;
      4'b0010: n30663_o = n30278_o;
      4'b0001: n30663_o = n30661_o;
      default: n30663_o = n30662_o;
    endcase
  assign n30664_o = n29715_o[95:64];
  assign n30665_o = r[170:139];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n30638_o)
      4'b1000: n30666_o = n30665_o;
      4'b0100: n30666_o = n30665_o;
      4'b0010: n30666_o = n30281_o;
      4'b0001: n30666_o = n30664_o;
      default: n30666_o = n30665_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:233:23  */
  assign n30681_o = r[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:234:23  */
  assign n30682_o = r[106:75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:235:23  */
  assign n30683_o = r[138:107];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:236:55  */
  assign n30684_o = r[170:139];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:236:39  */
  assign n30685_o = {{32{n30684_o[31]}}, n30684_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:237:27  */
  assign n30686_o = n29119_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:238:27  */
  assign n30687_o = n29119_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:239:27  */
  assign n30688_o = n29119_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:240:27  */
  assign n30689_o = n29119_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:245:23  */
  assign n30690_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:246:23  */
  assign n30691_o = r[3];
  assign n30692_o = {n30666_o, n30663_o, n30660_o, n30657_o, n30655_o, n30652_o, n30649_o, n30646_o, n30642_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:256:18  */
  assign n30696_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:260:9  */
  assign n30699_o = init_i ? 171'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:258:5  */
  assign n30705_o = en_i ? n30699_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:258:5  */
  always @(posedge clk_i or posedge n30696_o)
    if (n30696_o)
      n30706_q <= 171'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000;
    else
      n30706_q <= n30705_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:256:5  */
  assign n30707_o = {n30685_o, n30686_o, n30687_o, n30688_o, n30681_o, n30689_o, n30683_o, n30682_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:74:20  */
  assign n30708_o = n29183_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:20:5  */
  assign n30709_o = n29183_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:19:5  */
  assign n30710_o = n29183_o[23:16];
  assign n30711_o = n29183_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:258:5  */
  assign n30712_o = n29183_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:254:3  */
  assign n30713_o = n29183_o[47:40];
  assign n30714_o = n29183_o[55:48];
  assign n30715_o = n29183_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30716_o = n29165_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30716_o)
      2'b00: n30717_o = n30708_o;
      2'b01: n30717_o = n30709_o;
      2'b10: n30717_o = n30710_o;
      2'b11: n30717_o = n30711_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30718_o = n29165_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30718_o)
      2'b00: n30719_o = n30712_o;
      2'b01: n30719_o = n30713_o;
      2'b10: n30719_o = n30714_o;
      2'b11: n30719_o = n30715_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30720_o = n29165_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30721_o = n30720_o ? n30719_o : n30717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30722_o = n29223_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30723_o = n29223_o[15:8];
  assign n30724_o = n29223_o[23:16];
  assign n30725_o = n29223_o[31:24];
  assign n30726_o = n29223_o[39:32];
  assign n30727_o = n29223_o[47:40];
  assign n30728_o = n29223_o[55:48];
  assign n30729_o = n29223_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30730_o = n29205_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30730_o)
      2'b00: n30731_o = n30722_o;
      2'b01: n30731_o = n30723_o;
      2'b10: n30731_o = n30724_o;
      2'b11: n30731_o = n30725_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30732_o = n29205_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30732_o)
      2'b00: n30733_o = n30726_o;
      2'b01: n30733_o = n30727_o;
      2'b10: n30733_o = n30728_o;
      2'b11: n30733_o = n30729_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30734_o = n29205_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30735_o = n30734_o ? n30733_o : n30731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30736_o = n29263_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30737_o = n29263_o[15:8];
  assign n30738_o = n29263_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30739_o = n29263_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30740_o = n29263_o[39:32];
  assign n30741_o = n29263_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30742_o = n29263_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:38  */
  assign n30743_o = n29263_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30744_o = n29245_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30744_o)
      2'b00: n30745_o = n30736_o;
      2'b01: n30745_o = n30737_o;
      2'b10: n30745_o = n30738_o;
      2'b11: n30745_o = n30739_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30746_o = n29245_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30746_o)
      2'b00: n30747_o = n30740_o;
      2'b01: n30747_o = n30741_o;
      2'b10: n30747_o = n30742_o;
      2'b11: n30747_o = n30743_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30748_o = n29245_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30749_o = n30748_o ? n30747_o : n30745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30750_o = n29397_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30751_o = n29397_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:23  */
  assign n30752_o = n29397_o[47:32];
  assign n30753_o = n29397_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30754_o = n29379_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  always @*
    case (n30754_o)
      2'b00: n30755_o = n30750_o;
      2'b01: n30755_o = n30751_o;
      2'b10: n30755_o = n30752_o;
      2'b11: n30755_o = n30753_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30756_o = n29436_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30757_o = n29436_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:206:17  */
  assign n30758_o = n29436_o[47:32];
  assign n30759_o = n29436_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30760_o = n29418_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  always @*
    case (n30760_o)
      2'b00: n30761_o = n30756_o;
      2'b01: n30761_o = n30757_o;
      2'b10: n30761_o = n30758_o;
      2'b11: n30761_o = n30759_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30762_o = n29475_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30763_o = n29475_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:219:14  */
  assign n30764_o = n29475_o[47:32];
  assign n30765_o = n29475_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30766_o = n29457_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  always @*
    case (n30766_o)
      2'b00: n30767_o = n30762_o;
      2'b01: n30767_o = n30763_o;
      2'b10: n30767_o = n30764_o;
      2'b11: n30767_o = n30765_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30768_o = n29597_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30769_o = n29597_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30770_o = n29579_o ? n30769_o : n30768_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30771_o = n29637_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30772_o = n29637_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30773_o = n29619_o ? n30772_o : n30771_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30774_o = n29677_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30775_o = n29677_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30776_o = n29659_o ? n30775_o : n30774_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30777_o = n29753_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30778_o = n29753_o[15:8];
  assign n30779_o = n29753_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:198:14  */
  assign n30780_o = n29753_o[31:24];
  assign n30781_o = n29753_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:197:14  */
  assign n30782_o = n29753_o[47:40];
  assign n30783_o = n29753_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:32:12  */
  assign n30784_o = n29753_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30785_o = n29735_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30785_o)
      2'b00: n30786_o = n30777_o;
      2'b01: n30786_o = n30778_o;
      2'b10: n30786_o = n30779_o;
      2'b11: n30786_o = n30780_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30787_o = n29735_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30787_o)
      2'b00: n30788_o = n30781_o;
      2'b01: n30788_o = n30782_o;
      2'b10: n30788_o = n30783_o;
      2'b11: n30788_o = n30784_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30789_o = n29735_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30790_o = n30789_o ? n30788_o : n30786_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30791_o = n29794_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30792_o = n29794_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:231:14  */
  assign n30793_o = n29794_o[23:16];
  assign n30794_o = n29794_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30795_o = n29794_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30796_o = n29794_o[47:40];
  assign n30797_o = n29794_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30798_o = n29794_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30799_o = n29776_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30799_o)
      2'b00: n30800_o = n30791_o;
      2'b01: n30800_o = n30792_o;
      2'b10: n30800_o = n30793_o;
      2'b11: n30800_o = n30794_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30801_o = n29776_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30801_o)
      2'b00: n30802_o = n30795_o;
      2'b01: n30802_o = n30796_o;
      2'b10: n30802_o = n30797_o;
      2'b11: n30802_o = n30798_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30803_o = n29776_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30804_o = n30803_o ? n30802_o : n30800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30805_o = n29835_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30806_o = n29835_o[15:8];
  assign n30807_o = n29835_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:23  */
  assign n30808_o = n29835_o[31:24];
  assign n30809_o = n29835_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:23  */
  assign n30810_o = n29835_o[47:40];
  assign n30811_o = n29835_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:184:17  */
  assign n30812_o = n29835_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30813_o = n29817_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30813_o)
      2'b00: n30814_o = n30805_o;
      2'b01: n30814_o = n30806_o;
      2'b10: n30814_o = n30807_o;
      2'b11: n30814_o = n30808_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30815_o = n29817_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30815_o)
      2'b00: n30816_o = n30809_o;
      2'b01: n30816_o = n30810_o;
      2'b10: n30816_o = n30811_o;
      2'b11: n30816_o = n30812_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30817_o = n29817_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30818_o = n30817_o ? n30816_o : n30814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30819_o = n29970_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30820_o = n29970_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n30821_o = n29970_o[47:32];
  assign n30822_o = n29970_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30823_o = n29952_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  always @*
    case (n30823_o)
      2'b00: n30824_o = n30819_o;
      2'b01: n30824_o = n30820_o;
      2'b10: n30824_o = n30821_o;
      2'b11: n30824_o = n30822_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30825_o = n30010_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30826_o = n30010_o[31:16];
  assign n30827_o = n30010_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:176:14  */
  assign n30828_o = n30010_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30829_o = n29992_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  always @*
    case (n30829_o)
      2'b00: n30830_o = n30825_o;
      2'b01: n30830_o = n30826_o;
      2'b10: n30830_o = n30827_o;
      2'b11: n30830_o = n30828_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30831_o = n30050_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30832_o = n30050_o[31:16];
  assign n30833_o = n30050_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:31:12  */
  assign n30834_o = n30050_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30835_o = n30032_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  always @*
    case (n30835_o)
      2'b00: n30836_o = n30831_o;
      2'b01: n30836_o = n30832_o;
      2'b10: n30836_o = n30833_o;
      2'b11: n30836_o = n30834_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30837_o = n30173_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30838_o = n30173_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30839_o = n30155_o ? n30838_o : n30837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30840_o = n30214_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30841_o = n30214_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30842_o = n30196_o ? n30841_o : n30840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30843_o = n30255_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30844_o = n30255_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30845_o = n30237_o ? n30844_o : n30843_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30846_o = n30307_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30847_o = ~n30846_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30848_o = n30307_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30849_o = ~n30848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30850_o = n30847_o & n30849_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30851_o = n30847_o & n30848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30852_o = n30846_o & n30849_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30853_o = n30846_o & n30848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30854_o = n30307_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30855_o = ~n30854_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30856_o = n30850_o & n30855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30857_o = n30850_o & n30854_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30858_o = n30851_o & n30855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30859_o = n30851_o & n30854_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30860_o = n30852_o & n30855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30861_o = n30852_o & n30854_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30862_o = n30853_o & n30855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30863_o = n30853_o & n30854_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:22  */
  assign n30864_o = n30326_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30865_o = n30856_o ? n30308_o : n30864_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:162:17  */
  assign n30866_o = n30326_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30867_o = n30857_o ? n30308_o : n30866_o;
  assign n30868_o = n30326_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30869_o = n30858_o ? n30308_o : n30868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:219:14  */
  assign n30870_o = n30326_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30871_o = n30859_o ? n30308_o : n30870_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n30872_o = n30326_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30873_o = n30860_o ? n30308_o : n30872_o;
  assign n30874_o = n30326_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30875_o = n30861_o ? n30308_o : n30874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:155:14  */
  assign n30876_o = n30326_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30877_o = n30862_o ? n30308_o : n30876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:154:14  */
  assign n30878_o = n30326_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30879_o = n30863_o ? n30308_o : n30878_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:153:14  */
  assign n30880_o = {n30879_o, n30877_o, n30875_o, n30873_o, n30871_o, n30869_o, n30867_o, n30865_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30881_o = n30358_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30882_o = ~n30881_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30883_o = n30358_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30884_o = ~n30883_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30885_o = n30882_o & n30884_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30886_o = n30882_o & n30883_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30887_o = n30881_o & n30884_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30888_o = n30881_o & n30883_o;
  assign n30889_o = n30377_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30890_o = n30885_o ? n30359_o : n30889_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:231:14  */
  assign n30891_o = n30377_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30892_o = n30886_o ? n30359_o : n30891_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30893_o = n30377_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30894_o = n30887_o ? n30359_o : n30893_o;
  assign n30895_o = n30377_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30896_o = n30888_o ? n30359_o : n30895_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:38  */
  assign n30897_o = {n30896_o, n30894_o, n30892_o, n30890_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n30898_o = n30409_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n30899_o = ~n30898_o;
  assign n30900_o = n30428_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n30901_o = n30899_o ? n30410_o : n30900_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:26  */
  assign n30902_o = n30428_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n30903_o = n30898_o ? n30410_o : n30902_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:16  */
  assign n30904_o = {n30903_o, n30901_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30905_o = n30482_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30906_o = ~n30905_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30907_o = n30482_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30908_o = ~n30907_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30909_o = n30906_o & n30908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30910_o = n30906_o & n30907_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30911_o = n30905_o & n30908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30912_o = n30905_o & n30907_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30913_o = n30482_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30914_o = ~n30913_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30915_o = n30909_o & n30914_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30916_o = n30909_o & n30913_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30917_o = n30910_o & n30914_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30918_o = n30910_o & n30913_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30919_o = n30911_o & n30914_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30920_o = n30911_o & n30913_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30921_o = n30912_o & n30914_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30922_o = n30912_o & n30913_o;
  assign n30923_o = n30501_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30924_o = n30915_o ? n30483_o : n30923_o;
  assign n30925_o = n30501_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30926_o = n30916_o ? n30483_o : n30925_o;
  assign n30927_o = n30501_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30928_o = n30917_o ? n30483_o : n30927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:32:12  */
  assign n30929_o = n30501_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30930_o = n30918_o ? n30483_o : n30929_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:32:12  */
  assign n30931_o = n30501_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30932_o = n30919_o ? n30483_o : n30931_o;
  assign n30933_o = n30501_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30934_o = n30920_o ? n30483_o : n30933_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:231:14  */
  assign n30935_o = n30501_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30936_o = n30921_o ? n30483_o : n30935_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30937_o = n30501_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30938_o = n30922_o ? n30483_o : n30937_o;
  assign n30939_o = {n30938_o, n30936_o, n30934_o, n30932_o, n30930_o, n30928_o, n30926_o, n30924_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30940_o = n30533_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30941_o = ~n30940_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30942_o = n30533_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30943_o = ~n30942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30944_o = n30941_o & n30943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30945_o = n30941_o & n30942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30946_o = n30940_o & n30943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30947_o = n30940_o & n30942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:16  */
  assign n30948_o = n30552_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30949_o = n30944_o ? n30534_o : n30948_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:23  */
  assign n30950_o = n30552_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30951_o = n30945_o ? n30534_o : n30950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:23  */
  assign n30952_o = n30552_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30953_o = n30946_o ? n30534_o : n30952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:184:17  */
  assign n30954_o = n30552_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30955_o = n30947_o ? n30534_o : n30954_o;
  assign n30956_o = {n30955_o, n30953_o, n30951_o, n30949_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n30957_o = n30584_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n30958_o = ~n30957_o;
  assign n30959_o = n30603_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n30960_o = n30958_o ? n30585_o : n30959_o;
  assign n30961_o = n30603_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n30962_o = n30957_o ? n30585_o : n30961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n30963_o = {n30962_o, n30960_o};
endmodule

module shuffle
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  start_i,
   input  [63:0] veca_i,
   input  [63:0] vecb_i,
   input  [7:0] vn_i,
   input  [3:0] ssss_i,
   input  [1:0] vwidth_i,
   output ready_o,
   output [63:0] data_o);
  wire [68:0] r;
  wire [68:0] rin;
  wire [31:0] n28842_o;
  wire [31:0] n28845_o;
  wire [63:0] n28846_o;
  wire [31:0] n28853_o;
  wire [31:0] n28856_o;
  wire [63:0] n28857_o;
  wire [1:0] n28858_o;
  wire [63:0] n28862_o;
  wire [68:0] n28863_o;
  wire [1:0] n28864_o;
  wire [1:0] n28866_o;
  wire [4:0] n28867_o;
  wire [4:0] n28868_o;
  wire [4:0] n28869_o;
  wire n28872_o;
  wire n28874_o;
  wire [1:0] n28875_o;
  wire n28877_o;
  wire [1:0] n28880_o;
  wire [1:0] n28882_o;
  wire [1:0] n28883_o;
  wire [1:0] n28884_o;
  wire [1:0] n28885_o;
  wire [1:0] n28886_o;
  wire n28887_o;
  wire n28888_o;
  wire n28890_o;
  wire n28893_o;
  wire [2:0] n28894_o;
  wire [1:0] n28895_o;
  wire [1:0] n28896_o;
  reg [1:0] n28897_o;
  wire [1:0] n28898_o;
  wire [1:0] n28899_o;
  reg [1:0] n28900_o;
  wire n28901_o;
  wire n28902_o;
  reg n28903_o;
  wire [63:0] n28906_o;
  reg n28909_o;
  wire [1:0] n28911_o;
  wire n28915_o;
  wire [63:0] n28916_o;
  wire [1:0] n28917_o;
  wire [1:0] n28918_o;
  wire [1:0] n28919_o;
  wire [1:0] n28920_o;
  wire [1:0] n28921_o;
  wire [1:0] n28922_o;
  wire [1:0] n28923_o;
  wire [1:0] n28924_o;
  wire [3:0] n28925_o;
  wire [3:0] n28926_o;
  wire [3:0] n28927_o;
  wire [3:0] n28928_o;
  wire [7:0] n28929_o;
  wire [7:0] n28930_o;
  wire [1:0] n28931_o;
  wire [1:0] n28932_o;
  wire [1:0] n28933_o;
  wire [1:0] n28934_o;
  wire [1:0] n28935_o;
  wire [1:0] n28936_o;
  wire [1:0] n28937_o;
  wire [1:0] n28938_o;
  wire [3:0] n28939_o;
  wire [3:0] n28940_o;
  wire [3:0] n28941_o;
  wire [3:0] n28942_o;
  wire [7:0] n28943_o;
  wire [7:0] n28944_o;
  wire [1:0] n28945_o;
  wire [1:0] n28946_o;
  wire [1:0] n28947_o;
  wire [1:0] n28948_o;
  wire [1:0] n28949_o;
  wire [1:0] n28950_o;
  wire [1:0] n28951_o;
  wire [1:0] n28952_o;
  wire [3:0] n28953_o;
  wire [3:0] n28954_o;
  wire [3:0] n28955_o;
  wire [3:0] n28956_o;
  wire [7:0] n28957_o;
  wire [7:0] n28958_o;
  wire [1:0] n28959_o;
  wire [1:0] n28960_o;
  wire [1:0] n28961_o;
  wire [1:0] n28962_o;
  wire [1:0] n28963_o;
  wire [1:0] n28964_o;
  wire [1:0] n28965_o;
  wire [1:0] n28966_o;
  wire [3:0] n28967_o;
  wire [3:0] n28968_o;
  wire [3:0] n28969_o;
  wire [3:0] n28970_o;
  wire [7:0] n28971_o;
  wire [7:0] n28972_o;
  wire [63:0] n28973_o;
  wire n28975_o;
  wire [63:0] n28976_o;
  wire n28978_o;
  wire [63:0] n28979_o;
  wire n28981_o;
  wire [2:0] n28982_o;
  reg [63:0] n28983_o;
  wire [1:0] n28984_o;
  wire [1:0] n28985_o;
  wire n28987_o;
  wire [1:0] n28988_o;
  wire n28990_o;
  wire [1:0] n28991_o;
  wire n28993_o;
  wire [1:0] n28994_o;
  wire [2:0] n28995_o;
  reg [1:0] n28996_o;
  wire [15:0] n28997_o;
  wire n28999_o;
  wire [15:0] n29000_o;
  wire n29002_o;
  wire [15:0] n29003_o;
  wire n29005_o;
  wire [15:0] n29006_o;
  wire [2:0] n29007_o;
  reg [15:0] n29008_o;
  wire [47:0] n29009_o;
  wire [63:0] n29010_o;
  wire [63:0] n29011_o;
  wire [1:0] n29012_o;
  wire [1:0] n29013_o;
  wire [1:0] n29014_o;
  wire [1:0] n29015_o;
  wire [1:0] n29016_o;
  wire [1:0] n29017_o;
  wire [1:0] n29018_o;
  wire [1:0] n29019_o;
  wire [3:0] n29020_o;
  wire [3:0] n29021_o;
  wire [3:0] n29022_o;
  wire [3:0] n29023_o;
  wire [7:0] n29024_o;
  wire [7:0] n29025_o;
  wire [1:0] n29026_o;
  wire [1:0] n29027_o;
  wire [1:0] n29028_o;
  wire [1:0] n29029_o;
  wire [1:0] n29030_o;
  wire [1:0] n29031_o;
  wire [1:0] n29032_o;
  wire [1:0] n29033_o;
  wire [3:0] n29034_o;
  wire [3:0] n29035_o;
  wire [3:0] n29036_o;
  wire [3:0] n29037_o;
  wire [7:0] n29038_o;
  wire [7:0] n29039_o;
  wire [1:0] n29040_o;
  wire [1:0] n29041_o;
  wire [1:0] n29042_o;
  wire [1:0] n29043_o;
  wire [1:0] n29044_o;
  wire [1:0] n29045_o;
  wire [1:0] n29046_o;
  wire [1:0] n29047_o;
  wire [3:0] n29048_o;
  wire [3:0] n29049_o;
  wire [3:0] n29050_o;
  wire [3:0] n29051_o;
  wire [7:0] n29052_o;
  wire [7:0] n29053_o;
  wire [1:0] n29054_o;
  wire [1:0] n29055_o;
  wire [1:0] n29056_o;
  wire [1:0] n29057_o;
  wire [1:0] n29058_o;
  wire [1:0] n29059_o;
  wire [1:0] n29060_o;
  wire [1:0] n29061_o;
  wire [3:0] n29062_o;
  wire [3:0] n29063_o;
  wire [3:0] n29064_o;
  wire [3:0] n29065_o;
  wire [7:0] n29066_o;
  wire [7:0] n29067_o;
  wire [63:0] n29068_o;
  wire n29070_o;
  wire [63:0] n29071_o;
  wire n29073_o;
  wire [63:0] n29074_o;
  wire n29076_o;
  wire [63:0] n29077_o;
  wire [2:0] n29078_o;
  reg [63:0] n29079_o;
  wire [31:0] n29086_o;
  wire [31:0] n29089_o;
  wire [63:0] n29090_o;
  wire n29091_o;
  wire [68:0] n29092_o;
  wire n29102_o;
  wire [68:0] n29105_o;
  wire [68:0] n29111_o;
  reg [68:0] n29112_q;
  wire n29113_o;
  wire n29114_o;
  wire n29115_o;
  wire n29116_o;
  wire [1:0] n29117_o;
  reg n29118_o;
  assign ready_o = n29091_o;
  assign data_o = n29090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:48:10  */
  assign r = n29112_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:48:13  */
  assign rin = n29092_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n28842_o = veca_i[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n28845_o = veca_i[63:32];
  assign n28846_o = {n28845_o, n28842_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n28853_o = vecb_i[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n28856_o = vecb_i[63:32];
  assign n28857_o = {n28856_o, n28853_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:84:12  */
  assign n28858_o = r[1:0];
  assign n28862_o = r[68:5];
  assign n28863_o = {n28862_o, 1'b0, 2'b00, 2'b01};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:89:39  */
  assign n28864_o = n28863_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:89:45  */
  assign n28866_o = n28864_o + 2'b01;
  assign n28867_o = {1'b0, n28866_o, 2'b01};
  assign n28868_o = r[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:85:23  */
  assign n28869_o = start_i ? n28867_o : n28868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:85:23  */
  assign n28872_o = start_i ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:85:7  */
  assign n28874_o = n28858_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:93:28  */
  assign n28875_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:93:34  */
  assign n28877_o = n28875_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:97:39  */
  assign n28880_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:97:45  */
  assign n28882_o = n28880_o + 2'b01;
  assign n28883_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:93:23  */
  assign n28884_o = n28877_o ? 2'b10 : n28883_o;
  assign n28885_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:93:23  */
  assign n28886_o = n28877_o ? n28885_o : n28882_o;
  assign n28887_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:93:23  */
  assign n28888_o = n28877_o ? 1'b1 : n28887_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:93:7  */
  assign n28890_o = n28858_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:101:7  */
  assign n28893_o = n28858_o == 2'b10;
  assign n28894_o = {n28893_o, n28890_o, n28874_o};
  assign n28895_o = n28869_o[1:0];
  assign n28896_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:84:5  */
  always @*
    case (n28894_o)
      3'b100: n28897_o = 2'b00;
      3'b010: n28897_o = n28884_o;
      3'b001: n28897_o = n28895_o;
      default: n28897_o = n28896_o;
    endcase
  assign n28898_o = n28869_o[3:2];
  assign n28899_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:84:5  */
  always @*
    case (n28894_o)
      3'b100: n28900_o = n28899_o;
      3'b010: n28900_o = n28886_o;
      3'b001: n28900_o = n28898_o;
      default: n28900_o = n28899_o;
    endcase
  assign n28901_o = n28869_o[4];
  assign n28902_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:84:5  */
  always @*
    case (n28894_o)
      3'b100: n28903_o = n28902_o;
      3'b010: n28903_o = n28888_o;
      3'b001: n28903_o = n28901_o;
      default: n28903_o = n28902_o;
    endcase
  assign n28906_o = r[68:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:84:5  */
  always @*
    case (n28894_o)
      3'b100: n28909_o = 1'b0;
      3'b010: n28909_o = 1'b1;
      3'b001: n28909_o = n28872_o;
      default: n28909_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:28  */
  assign n28911_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:36  */
  assign n28915_o = ~n29118_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:5  */
  assign n28916_o = n28915_o ? n28857_o : n28846_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28917_o = n28916_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28918_o = n28916_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28919_o = n28916_o[17:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28920_o = n28916_o[25:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28921_o = n28916_o[33:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28922_o = n28916_o[41:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28923_o = n28916_o[49:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28924_o = n28916_o[57:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28925_o = n28916_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28926_o = n28916_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28927_o = n28916_o[35:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28928_o = n28916_o[51:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n28929_o = n28916_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n28930_o = n28916_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28931_o = n28916_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28932_o = n28916_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28933_o = n28916_o[19:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28934_o = n28916_o[27:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28935_o = n28916_o[35:34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28936_o = n28916_o[43:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28937_o = n28916_o[51:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28938_o = n28916_o[59:58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28939_o = n28916_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28940_o = n28916_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28941_o = n28916_o[39:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28942_o = n28916_o[55:52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n28943_o = n28916_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n28944_o = n28916_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28945_o = n28916_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28946_o = n28916_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28947_o = n28916_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28948_o = n28916_o[29:28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28949_o = n28916_o[37:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28950_o = n28916_o[45:44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28951_o = n28916_o[53:52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28952_o = n28916_o[61:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28953_o = n28916_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28954_o = n28916_o[27:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28955_o = n28916_o[43:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28956_o = n28916_o[59:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n28957_o = n28916_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n28958_o = n28916_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28959_o = n28916_o[7:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28960_o = n28916_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28961_o = n28916_o[23:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28962_o = n28916_o[31:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28963_o = n28916_o[39:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28964_o = n28916_o[47:46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28965_o = n28916_o[55:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28966_o = n28916_o[63:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28967_o = n28916_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28968_o = n28916_o[31:28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28969_o = n28916_o[47:44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28970_o = n28916_o[63:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n28971_o = n28916_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n28972_o = n28916_o[63:56];
  assign n28973_o = {n28966_o, n28965_o, n28964_o, n28963_o, n28962_o, n28961_o, n28960_o, n28959_o, n28952_o, n28951_o, n28950_o, n28949_o, n28948_o, n28947_o, n28946_o, n28945_o, n28938_o, n28937_o, n28936_o, n28935_o, n28934_o, n28933_o, n28932_o, n28931_o, n28924_o, n28923_o, n28922_o, n28921_o, n28920_o, n28919_o, n28918_o, n28917_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:144:7  */
  assign n28975_o = vwidth_i == 2'b00;
  assign n28976_o = {n28970_o, n28969_o, n28968_o, n28967_o, n28956_o, n28955_o, n28954_o, n28953_o, n28942_o, n28941_o, n28940_o, n28939_o, n28928_o, n28927_o, n28926_o, n28925_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:145:7  */
  assign n28978_o = vwidth_i == 2'b01;
  assign n28979_o = {n28972_o, n28971_o, n28958_o, n28957_o, n28944_o, n28943_o, n28930_o, n28929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:146:7  */
  assign n28981_o = vwidth_i == 2'b10;
  assign n28982_o = {n28981_o, n28978_o, n28975_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:143:5  */
  always @*
    case (n28982_o)
      3'b100: n28983_o = n28979_o;
      3'b010: n28983_o = n28976_o;
      3'b001: n28983_o = n28973_o;
      default: n28983_o = n28916_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:153:12  */
  assign n28984_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:154:33  */
  assign n28985_o = vn_i[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:154:7  */
  assign n28987_o = n28984_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:155:33  */
  assign n28988_o = vn_i[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:155:7  */
  assign n28990_o = n28984_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:156:33  */
  assign n28991_o = vn_i[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:156:7  */
  assign n28993_o = n28984_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:157:33  */
  assign n28994_o = vn_i[7:6];
  assign n28995_o = {n28993_o, n28990_o, n28987_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:153:5  */
  always @*
    case (n28995_o)
      3'b100: n28996_o = n28991_o;
      3'b010: n28996_o = n28988_o;
      3'b001: n28996_o = n28985_o;
      default: n28996_o = n28994_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:161:39  */
  assign n28997_o = n28983_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:161:7  */
  assign n28999_o = n28996_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:162:39  */
  assign n29000_o = n28983_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:162:7  */
  assign n29002_o = n28996_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:163:39  */
  assign n29003_o = n28983_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:163:7  */
  assign n29005_o = n28996_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:164:39  */
  assign n29006_o = n28983_o[63:48];
  assign n29007_o = {n29005_o, n29002_o, n28999_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:160:5  */
  always @*
    case (n29007_o)
      3'b100: n29008_o = n29003_o;
      3'b010: n29008_o = n29000_o;
      3'b001: n29008_o = n28997_o;
      default: n29008_o = n29006_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:168:45  */
  assign n29009_o = r[68:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:168:32  */
  assign n29010_o = {n29008_o, n29009_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:167:5  */
  assign n29011_o = n28909_o ? n29010_o : n28906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29012_o = r[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29013_o = r[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29014_o = r[10:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29015_o = r[12:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29016_o = r[14:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29017_o = r[16:15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29018_o = r[18:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29019_o = r[20:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29020_o = r[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29021_o = r[12:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29022_o = r[16:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29023_o = r[20:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n29024_o = r[12:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n29025_o = r[20:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29026_o = r[22:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29027_o = r[24:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29028_o = r[26:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29029_o = r[28:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29030_o = r[30:29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29031_o = r[32:31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29032_o = r[34:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29033_o = r[36:35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29034_o = r[24:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29035_o = r[28:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29036_o = r[32:29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29037_o = r[36:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n29038_o = r[28:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n29039_o = r[36:29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29040_o = r[38:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29041_o = r[40:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29042_o = r[42:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29043_o = r[44:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29044_o = r[46:45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29045_o = r[48:47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29046_o = r[50:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29047_o = r[52:51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29048_o = r[40:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29049_o = r[44:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29050_o = r[48:45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29051_o = r[52:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n29052_o = r[44:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n29053_o = r[52:45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29054_o = r[54:53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29055_o = r[56:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29056_o = r[58:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29057_o = r[60:59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29058_o = r[62:61];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29059_o = r[64:63];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29060_o = r[66:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29061_o = r[68:67];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29062_o = r[56:53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29063_o = r[60:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29064_o = r[64:61];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29065_o = r[68:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n29066_o = r[60:53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n29067_o = r[68:61];
  assign n29068_o = {n29061_o, n29047_o, n29033_o, n29019_o, n29060_o, n29046_o, n29032_o, n29018_o, n29059_o, n29045_o, n29031_o, n29017_o, n29058_o, n29044_o, n29030_o, n29016_o, n29057_o, n29043_o, n29029_o, n29015_o, n29056_o, n29042_o, n29028_o, n29014_o, n29055_o, n29041_o, n29027_o, n29013_o, n29054_o, n29040_o, n29026_o, n29012_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:198:7  */
  assign n29070_o = vwidth_i == 2'b00;
  assign n29071_o = {n29065_o, n29051_o, n29037_o, n29023_o, n29064_o, n29050_o, n29036_o, n29022_o, n29063_o, n29049_o, n29035_o, n29021_o, n29062_o, n29048_o, n29034_o, n29020_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:199:7  */
  assign n29073_o = vwidth_i == 2'b01;
  assign n29074_o = {n29067_o, n29053_o, n29039_o, n29025_o, n29066_o, n29052_o, n29038_o, n29024_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:200:7  */
  assign n29076_o = vwidth_i == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:201:36  */
  assign n29077_o = r[68:5];
  assign n29078_o = {n29076_o, n29073_o, n29070_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:205:61  */
  always @*
    case (n29078_o)
      3'b100: n29079_o = n29074_o;
      3'b010: n29079_o = n29071_o;
      3'b001: n29079_o = n29068_o;
      default: n29079_o = n29077_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n29086_o = n29079_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n29089_o = n29079_o[63:32];
  assign n29090_o = {n29089_o, n29086_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:211:18  */
  assign n29091_o = r[4];
  assign n29092_o = {n29011_o, n28903_o, n28900_o, n28897_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:221:18  */
  assign n29102_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:225:9  */
  assign n29105_o = init_i ? 69'b000000000000000000000000000000000000000000000000000000000000000010000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:223:5  */
  assign n29111_o = en_i ? n29105_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:223:5  */
  always @(posedge clk_i or posedge n29102_o)
    if (n29102_o)
      n29112_q <= 69'b000000000000000000000000000000000000000000000000000000000000000010000;
    else
      n29112_q <= n29111_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:23:5  */
  assign n29113_o = ssss_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:22:5  */
  assign n29114_o = ssss_i[1];
  assign n29115_o = ssss_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:223:5  */
  assign n29116_o = ssss_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:14  */
  assign n29117_o = n28911_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:14  */
  always @*
    case (n29117_o)
      2'b00: n29118_o = n29113_o;
      2'b01: n29118_o = n29114_o;
      2'b10: n29118_o = n29115_o;
      2'b11: n29118_o = n29116_o;
    endcase
endmodule

module fsl_ctrl
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [2:0] fsl_ctrl_i_link,
   input  fsl_ctrl_i_blocking,
   input  fsl_ctrl_i_ctrl,
   input  fsl_ctrl_i_wr,
   input  fsl_ctrl_i_rd,
   input  [31:0] fsl_data_i,
   input  [33:0] fsl_rsp_i,
   output [31:0] fsl_result_o_data,
   output fsl_result_o_valid,
   output fsl_sel_o,
   output fsl_req_o_blocking,
   output fsl_req_o_ctrl,
   output fsl_req_o_wr,
   output fsl_req_o_rd,
   output [31:0] fsl_req_o_data,
   output ready_o);
  wire [6:0] n28743_o;
  wire [31:0] n28745_o;
  wire n28746_o;
  wire n28749_o;
  wire n28750_o;
  wire n28751_o;
  wire n28752_o;
  wire [31:0] n28753_o;
  wire n28759_o;
  wire n28760_o;
  wire n28761_o;
  wire n28762_o;
  wire [31:0] n28763_o;
  wire n28764_o;
  wire n28765_o;
  wire n28766_o;
  wire [2:0] n28769_o;
  wire [1:0] n28776_o;
  localparam [2:0] n28778_o = 3'b000;
  wire n28782_o;
  wire n28783_o;
  wire n28784_o;
  wire n28785_o;
  wire n28786_o;
  wire n28787_o;
  wire [32:0] n28801_o;
  wire [35:0] n28802_o;
  wire n28803_o;
  wire n28804_o;
  wire n28805_o;
  wire n28806_o;
  wire n28807_o;
  wire n28808_o;
  wire n28809_o;
  wire n28810_o;
  wire n28811_o;
  wire n28812_o;
  wire n28813_o;
  wire n28814_o;
  wire n28815_o;
  wire [2:0] n28816_o;
  assign fsl_result_o_data = n28745_o;
  assign fsl_result_o_valid = n28746_o;
  assign fsl_sel_o = n28787_o;
  assign fsl_req_o_blocking = n28749_o;
  assign fsl_req_o_ctrl = n28750_o;
  assign fsl_req_o_wr = n28751_o;
  assign fsl_req_o_rd = n28752_o;
  assign fsl_req_o_data = n28753_o;
  assign ready_o = n28766_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28743_o = {fsl_ctrl_i_rd, fsl_ctrl_i_wr, fsl_ctrl_i_ctrl, fsl_ctrl_i_blocking, fsl_ctrl_i_link};
  assign n28745_o = n28801_o[31:0];
  assign n28746_o = n28801_o[32];
  assign n28749_o = n28802_o[0];
  assign n28750_o = n28802_o[1];
  assign n28751_o = n28802_o[2];
  assign n28752_o = n28802_o[3];
  assign n28753_o = n28802_o[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:64:40  */
  assign n28759_o = n28743_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:65:40  */
  assign n28760_o = n28743_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:66:40  */
  assign n28761_o = n28743_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:67:40  */
  assign n28762_o = n28743_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:70:36  */
  assign n28763_o = fsl_rsp_i[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:71:36  */
  assign n28764_o = fsl_rsp_i[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:73:40  */
  assign n28765_o = fsl_rsp_i[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:73:29  */
  assign n28766_o = ~n28765_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:34  */
  assign n28769_o = n28743_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:13  */
  assign n28776_o = n28769_o[1:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:39  */
  assign n28782_o = n28816_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:89  */
  assign n28783_o = n28743_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:112  */
  assign n28784_o = n28743_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:98  */
  assign n28785_o = n28783_o | n28784_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:73  */
  assign n28786_o = en_i & n28785_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:57  */
  assign n28787_o = n28786_o ? n28782_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:85:5  */
  assign n28801_o = {n28764_o, n28763_o};
  assign n28802_o = {fsl_data_i, n28762_o, n28761_o, n28760_o, n28759_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28803_o = n28776_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28804_o = ~n28803_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28805_o = n28776_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28806_o = ~n28805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28807_o = n28804_o & n28806_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28808_o = n28804_o & n28805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28809_o = n28803_o & n28806_o;
  assign n28810_o = n28778_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28811_o = n28807_o ? 1'b1 : n28810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:89:9  */
  assign n28812_o = n28778_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28813_o = n28808_o ? 1'b1 : n28812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:87:11  */
  assign n28814_o = n28778_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28815_o = n28809_o ? 1'b1 : n28814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:83:3  */
  assign n28816_o = {n28815_o, n28813_o, n28811_o};
endmodule

module vecrf_register_32_2_4
  (input  clk_i,
   input  reset_n_i,
   input  [3:0] vecrf_i_adr_a,
   input  [3:0] vecrf_i_adr_b,
   input  [3:0] vecrf_i_adr_d,
   input  [63:0] vecrf_i_dat_w,
   input  [3:0] vecrf_i_adr_w,
   input  [1:0] vecrf_i_wre,
   input  vecrf_i_ena,
   output [63:0] vecrf_o_dat_a,
   output [63:0] vecrf_o_dat_b,
   output [63:0] vecrf_o_dat_d);
  wire [82:0] n28341_o;
  wire [63:0] n28343_o;
  wire [63:0] n28344_o;
  wire [63:0] n28345_o;
  wire [607:0] vec_reg_n1_reg_r;
  wire [607:0] vec_reg_n1_reg_rin;
  wire n28348_o;
  wire [3:0] n28349_o;
  wire [3:0] n28352_o;
  wire [31:0] n28354_o;
  wire [511:0] n28355_o;
  wire [511:0] n28357_o;
  wire [511:0] n28358_o;
  wire [3:0] n28360_o;
  wire [3:0] n28363_o;
  wire [3:0] n28367_o;
  wire [3:0] n28370_o;
  wire [3:0] n28374_o;
  wire [3:0] n28377_o;
  wire [31:0] n28380_o;
  wire [31:0] n28381_o;
  wire [31:0] n28382_o;
  wire [607:0] n28383_o;
  wire n28387_o;
  wire n28389_o;
  wire [607:0] n28395_o;
  reg [607:0] n28396_q;
  wire [607:0] vec_reg_n2_reg_r;
  wire [607:0] vec_reg_n2_reg_rin;
  wire n28399_o;
  wire [3:0] n28400_o;
  wire [3:0] n28403_o;
  wire [31:0] n28405_o;
  wire [511:0] n28406_o;
  wire [511:0] n28408_o;
  wire [511:0] n28409_o;
  wire [3:0] n28411_o;
  wire [3:0] n28414_o;
  wire [3:0] n28418_o;
  wire [3:0] n28421_o;
  wire [3:0] n28425_o;
  wire [3:0] n28428_o;
  wire [31:0] n28431_o;
  wire [31:0] n28432_o;
  wire [31:0] n28433_o;
  wire [607:0] n28434_o;
  wire n28438_o;
  wire n28440_o;
  wire [607:0] n28446_o;
  reg [607:0] n28447_q;
  wire [191:0] n28448_o;
  wire n28449_o;
  wire n28450_o;
  wire n28451_o;
  wire n28452_o;
  wire n28453_o;
  wire n28454_o;
  wire n28455_o;
  wire n28456_o;
  wire n28457_o;
  wire n28458_o;
  wire n28459_o;
  wire n28460_o;
  wire n28461_o;
  wire n28462_o;
  wire n28463_o;
  wire n28464_o;
  wire n28465_o;
  wire n28466_o;
  wire n28467_o;
  wire n28468_o;
  wire n28469_o;
  wire n28470_o;
  wire n28471_o;
  wire n28472_o;
  wire n28473_o;
  wire n28474_o;
  wire n28475_o;
  wire n28476_o;
  wire n28477_o;
  wire n28478_o;
  wire n28479_o;
  wire n28480_o;
  wire n28481_o;
  wire n28482_o;
  wire n28483_o;
  wire n28484_o;
  wire [31:0] n28485_o;
  wire [31:0] n28486_o;
  wire [31:0] n28487_o;
  wire [31:0] n28488_o;
  wire [31:0] n28489_o;
  wire [31:0] n28490_o;
  wire [31:0] n28491_o;
  wire [31:0] n28492_o;
  wire [31:0] n28493_o;
  wire [31:0] n28494_o;
  wire [31:0] n28495_o;
  wire [31:0] n28496_o;
  wire [31:0] n28497_o;
  wire [31:0] n28498_o;
  wire [31:0] n28499_o;
  wire [31:0] n28500_o;
  wire [31:0] n28501_o;
  wire [31:0] n28502_o;
  wire [31:0] n28503_o;
  wire [31:0] n28504_o;
  wire [31:0] n28505_o;
  wire [31:0] n28506_o;
  wire [31:0] n28507_o;
  wire [31:0] n28508_o;
  wire [31:0] n28509_o;
  wire [31:0] n28510_o;
  wire [31:0] n28511_o;
  wire [31:0] n28512_o;
  wire [31:0] n28513_o;
  wire [31:0] n28514_o;
  wire [31:0] n28515_o;
  wire [31:0] n28516_o;
  wire [511:0] n28517_o;
  wire [31:0] n28518_o;
  wire [31:0] n28519_o;
  wire [31:0] n28520_o;
  wire [31:0] n28521_o;
  wire [31:0] n28522_o;
  wire [31:0] n28523_o;
  wire [31:0] n28524_o;
  wire [31:0] n28525_o;
  wire [31:0] n28526_o;
  wire [31:0] n28527_o;
  wire [31:0] n28528_o;
  wire [31:0] n28529_o;
  wire [31:0] n28530_o;
  wire [31:0] n28531_o;
  wire [31:0] n28532_o;
  wire [31:0] n28533_o;
  wire [1:0] n28534_o;
  reg [31:0] n28535_o;
  wire [1:0] n28536_o;
  reg [31:0] n28537_o;
  wire [1:0] n28538_o;
  reg [31:0] n28539_o;
  wire [1:0] n28540_o;
  reg [31:0] n28541_o;
  wire [1:0] n28542_o;
  reg [31:0] n28543_o;
  wire [31:0] n28544_o;
  wire [31:0] n28545_o;
  wire [31:0] n28546_o;
  wire [31:0] n28547_o;
  wire [31:0] n28548_o;
  wire [31:0] n28549_o;
  wire [31:0] n28550_o;
  wire [31:0] n28551_o;
  wire [31:0] n28552_o;
  wire [31:0] n28553_o;
  wire [31:0] n28554_o;
  wire [31:0] n28555_o;
  wire [31:0] n28556_o;
  wire [31:0] n28557_o;
  wire [31:0] n28558_o;
  wire [31:0] n28559_o;
  wire [1:0] n28560_o;
  reg [31:0] n28561_o;
  wire [1:0] n28562_o;
  reg [31:0] n28563_o;
  wire [1:0] n28564_o;
  reg [31:0] n28565_o;
  wire [1:0] n28566_o;
  reg [31:0] n28567_o;
  wire [1:0] n28568_o;
  reg [31:0] n28569_o;
  wire [31:0] n28570_o;
  wire [31:0] n28571_o;
  wire [31:0] n28572_o;
  wire [31:0] n28573_o;
  wire [31:0] n28574_o;
  wire [31:0] n28575_o;
  wire [31:0] n28576_o;
  wire [31:0] n28577_o;
  wire [31:0] n28578_o;
  wire [31:0] n28579_o;
  wire [31:0] n28580_o;
  wire [31:0] n28581_o;
  wire [31:0] n28582_o;
  wire [31:0] n28583_o;
  wire [31:0] n28584_o;
  wire [31:0] n28585_o;
  wire [1:0] n28586_o;
  reg [31:0] n28587_o;
  wire [1:0] n28588_o;
  reg [31:0] n28589_o;
  wire [1:0] n28590_o;
  reg [31:0] n28591_o;
  wire [1:0] n28592_o;
  reg [31:0] n28593_o;
  wire [1:0] n28594_o;
  reg [31:0] n28595_o;
  wire n28596_o;
  wire n28597_o;
  wire n28598_o;
  wire n28599_o;
  wire n28600_o;
  wire n28601_o;
  wire n28602_o;
  wire n28603_o;
  wire n28604_o;
  wire n28605_o;
  wire n28606_o;
  wire n28607_o;
  wire n28608_o;
  wire n28609_o;
  wire n28610_o;
  wire n28611_o;
  wire n28612_o;
  wire n28613_o;
  wire n28614_o;
  wire n28615_o;
  wire n28616_o;
  wire n28617_o;
  wire n28618_o;
  wire n28619_o;
  wire n28620_o;
  wire n28621_o;
  wire n28622_o;
  wire n28623_o;
  wire n28624_o;
  wire n28625_o;
  wire n28626_o;
  wire n28627_o;
  wire n28628_o;
  wire n28629_o;
  wire n28630_o;
  wire n28631_o;
  wire [31:0] n28632_o;
  wire [31:0] n28633_o;
  wire [31:0] n28634_o;
  wire [31:0] n28635_o;
  wire [31:0] n28636_o;
  wire [31:0] n28637_o;
  wire [31:0] n28638_o;
  wire [31:0] n28639_o;
  wire [31:0] n28640_o;
  wire [31:0] n28641_o;
  wire [31:0] n28642_o;
  wire [31:0] n28643_o;
  wire [31:0] n28644_o;
  wire [31:0] n28645_o;
  wire [31:0] n28646_o;
  wire [31:0] n28647_o;
  wire [31:0] n28648_o;
  wire [31:0] n28649_o;
  wire [31:0] n28650_o;
  wire [31:0] n28651_o;
  wire [31:0] n28652_o;
  wire [31:0] n28653_o;
  wire [31:0] n28654_o;
  wire [31:0] n28655_o;
  wire [31:0] n28656_o;
  wire [31:0] n28657_o;
  wire [31:0] n28658_o;
  wire [31:0] n28659_o;
  wire [31:0] n28660_o;
  wire [31:0] n28661_o;
  wire [31:0] n28662_o;
  wire [31:0] n28663_o;
  wire [511:0] n28664_o;
  wire [31:0] n28665_o;
  wire [31:0] n28666_o;
  wire [31:0] n28667_o;
  wire [31:0] n28668_o;
  wire [31:0] n28669_o;
  wire [31:0] n28670_o;
  wire [31:0] n28671_o;
  wire [31:0] n28672_o;
  wire [31:0] n28673_o;
  wire [31:0] n28674_o;
  wire [31:0] n28675_o;
  wire [31:0] n28676_o;
  wire [31:0] n28677_o;
  wire [31:0] n28678_o;
  wire [31:0] n28679_o;
  wire [31:0] n28680_o;
  wire [1:0] n28681_o;
  reg [31:0] n28682_o;
  wire [1:0] n28683_o;
  reg [31:0] n28684_o;
  wire [1:0] n28685_o;
  reg [31:0] n28686_o;
  wire [1:0] n28687_o;
  reg [31:0] n28688_o;
  wire [1:0] n28689_o;
  reg [31:0] n28690_o;
  wire [31:0] n28691_o;
  wire [31:0] n28692_o;
  wire [31:0] n28693_o;
  wire [31:0] n28694_o;
  wire [31:0] n28695_o;
  wire [31:0] n28696_o;
  wire [31:0] n28697_o;
  wire [31:0] n28698_o;
  wire [31:0] n28699_o;
  wire [31:0] n28700_o;
  wire [31:0] n28701_o;
  wire [31:0] n28702_o;
  wire [31:0] n28703_o;
  wire [31:0] n28704_o;
  wire [31:0] n28705_o;
  wire [31:0] n28706_o;
  wire [1:0] n28707_o;
  reg [31:0] n28708_o;
  wire [1:0] n28709_o;
  reg [31:0] n28710_o;
  wire [1:0] n28711_o;
  reg [31:0] n28712_o;
  wire [1:0] n28713_o;
  reg [31:0] n28714_o;
  wire [1:0] n28715_o;
  reg [31:0] n28716_o;
  wire [31:0] n28717_o;
  wire [31:0] n28718_o;
  wire [31:0] n28719_o;
  wire [31:0] n28720_o;
  wire [31:0] n28721_o;
  wire [31:0] n28722_o;
  wire [31:0] n28723_o;
  wire [31:0] n28724_o;
  wire [31:0] n28725_o;
  wire [31:0] n28726_o;
  wire [31:0] n28727_o;
  wire [31:0] n28728_o;
  wire [31:0] n28729_o;
  wire [31:0] n28730_o;
  wire [31:0] n28731_o;
  wire [31:0] n28732_o;
  wire [1:0] n28733_o;
  reg [31:0] n28734_o;
  wire [1:0] n28735_o;
  reg [31:0] n28736_o;
  wire [1:0] n28737_o;
  reg [31:0] n28738_o;
  wire [1:0] n28739_o;
  reg [31:0] n28740_o;
  wire [1:0] n28741_o;
  reg [31:0] n28742_o;
  assign vecrf_o_dat_a = n28343_o;
  assign vecrf_o_dat_b = n28344_o;
  assign vecrf_o_dat_d = n28345_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28341_o = {vecrf_i_ena, vecrf_i_wre, vecrf_i_adr_w, vecrf_i_dat_w, vecrf_i_adr_d, vecrf_i_adr_b, vecrf_i_adr_a};
  assign n28343_o = n28448_o[63:0];
  assign n28344_o = n28448_o[127:64];
  assign n28345_o = n28448_o[191:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:46:14  */
  assign vec_reg_n1_reg_r = n28396_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:46:17  */
  assign vec_reg_n1_reg_rin = n28383_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:23  */
  assign n28348_o = n28341_o[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:49  */
  assign n28349_o = n28341_o[79:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:21  */
  assign n28352_o = 4'b1111 - n28349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:74  */
  assign n28354_o = n28341_o[43:12];
  assign n28355_o = vec_reg_n1_reg_r[511:0];
  assign n28357_o = vec_reg_n1_reg_r[511:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n28358_o = n28348_o ? n28517_o : n28357_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:58  */
  assign n28360_o = n28341_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:30  */
  assign n28363_o = 4'b1111 - n28360_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:58  */
  assign n28367_o = n28341_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:30  */
  assign n28370_o = 4'b1111 - n28367_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:58  */
  assign n28374_o = n28341_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:30  */
  assign n28377_o = 4'b1111 - n28374_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:64:31  */
  assign n28380_o = vec_reg_n1_reg_r[543:512];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:65:31  */
  assign n28381_o = vec_reg_n1_reg_r[575:544];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:66:31  */
  assign n28382_o = vec_reg_n1_reg_r[607:576];
  assign n28383_o = {n28595_o, n28569_o, n28543_o, n28358_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:76:22  */
  assign n28387_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:79:22  */
  assign n28389_o = n28341_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:78:9  */
  assign n28395_o = n28389_o ? vec_reg_n1_reg_rin : vec_reg_n1_reg_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:78:9  */
  always @(posedge clk_i or posedge n28387_o)
    if (n28387_o)
      n28396_q <= 608'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n28396_q <= n28395_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:46:14  */
  assign vec_reg_n2_reg_r = n28447_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:46:17  */
  assign vec_reg_n2_reg_rin = n28434_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:23  */
  assign n28399_o = n28341_o[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:49  */
  assign n28400_o = n28341_o[79:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:21  */
  assign n28403_o = 4'b1111 - n28400_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:74  */
  assign n28405_o = n28341_o[75:44];
  assign n28406_o = vec_reg_n2_reg_r[511:0];
  assign n28408_o = vec_reg_n2_reg_r[511:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n28409_o = n28399_o ? n28664_o : n28408_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:58  */
  assign n28411_o = n28341_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:30  */
  assign n28414_o = 4'b1111 - n28411_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:58  */
  assign n28418_o = n28341_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:30  */
  assign n28421_o = 4'b1111 - n28418_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:58  */
  assign n28425_o = n28341_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:30  */
  assign n28428_o = 4'b1111 - n28425_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:64:31  */
  assign n28431_o = vec_reg_n2_reg_r[543:512];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:65:31  */
  assign n28432_o = vec_reg_n2_reg_r[575:544];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:66:31  */
  assign n28433_o = vec_reg_n2_reg_r[607:576];
  assign n28434_o = {n28742_o, n28716_o, n28690_o, n28409_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:76:22  */
  assign n28438_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:79:22  */
  assign n28440_o = n28341_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:78:9  */
  assign n28446_o = n28440_o ? vec_reg_n2_reg_rin : vec_reg_n2_reg_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:78:9  */
  always @(posedge clk_i or posedge n28438_o)
    if (n28438_o)
      n28447_q <= 608'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n28447_q <= n28446_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:76:9  */
  assign n28448_o = {n28433_o, n28382_o, n28432_o, n28381_o, n28431_o, n28380_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28449_o = n28352_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28450_o = ~n28449_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28451_o = n28352_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28452_o = ~n28451_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28453_o = n28450_o & n28452_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28454_o = n28450_o & n28451_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28455_o = n28449_o & n28452_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28456_o = n28449_o & n28451_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28457_o = n28352_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28458_o = ~n28457_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28459_o = n28453_o & n28458_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28460_o = n28453_o & n28457_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28461_o = n28454_o & n28458_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28462_o = n28454_o & n28457_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28463_o = n28455_o & n28458_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28464_o = n28455_o & n28457_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28465_o = n28456_o & n28458_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28466_o = n28456_o & n28457_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28467_o = n28352_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28468_o = ~n28467_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28469_o = n28459_o & n28468_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28470_o = n28459_o & n28467_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28471_o = n28460_o & n28468_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28472_o = n28460_o & n28467_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28473_o = n28461_o & n28468_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28474_o = n28461_o & n28467_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28475_o = n28462_o & n28468_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28476_o = n28462_o & n28467_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28477_o = n28463_o & n28468_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28478_o = n28463_o & n28467_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28479_o = n28464_o & n28468_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28480_o = n28464_o & n28467_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28481_o = n28465_o & n28468_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28482_o = n28465_o & n28467_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28483_o = n28466_o & n28468_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28484_o = n28466_o & n28467_o;
  assign n28485_o = n28355_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28486_o = n28469_o ? n28354_o : n28485_o;
  assign n28487_o = n28355_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28488_o = n28470_o ? n28354_o : n28487_o;
  assign n28489_o = n28355_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28490_o = n28471_o ? n28354_o : n28489_o;
  assign n28491_o = n28355_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28492_o = n28472_o ? n28354_o : n28491_o;
  assign n28493_o = n28355_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28494_o = n28473_o ? n28354_o : n28493_o;
  assign n28495_o = n28355_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28496_o = n28474_o ? n28354_o : n28495_o;
  assign n28497_o = n28355_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28498_o = n28475_o ? n28354_o : n28497_o;
  assign n28499_o = n28355_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28500_o = n28476_o ? n28354_o : n28499_o;
  assign n28501_o = n28355_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28502_o = n28477_o ? n28354_o : n28501_o;
  assign n28503_o = n28355_o[319:288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28504_o = n28478_o ? n28354_o : n28503_o;
  assign n28505_o = n28355_o[351:320];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28506_o = n28479_o ? n28354_o : n28505_o;
  assign n28507_o = n28355_o[383:352];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28508_o = n28480_o ? n28354_o : n28507_o;
  assign n28509_o = n28355_o[415:384];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28510_o = n28481_o ? n28354_o : n28509_o;
  assign n28511_o = n28355_o[447:416];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28512_o = n28482_o ? n28354_o : n28511_o;
  assign n28513_o = n28355_o[479:448];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28514_o = n28483_o ? n28354_o : n28513_o;
  assign n28515_o = n28355_o[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28516_o = n28484_o ? n28354_o : n28515_o;
  assign n28517_o = {n28516_o, n28514_o, n28512_o, n28510_o, n28508_o, n28506_o, n28504_o, n28502_o, n28500_o, n28498_o, n28496_o, n28494_o, n28492_o, n28490_o, n28488_o, n28486_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:21  */
  assign n28518_o = vec_reg_n1_reg_r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28519_o = vec_reg_n1_reg_r[63:32];
  assign n28520_o = vec_reg_n1_reg_r[95:64];
  assign n28521_o = vec_reg_n1_reg_r[127:96];
  assign n28522_o = vec_reg_n1_reg_r[159:128];
  assign n28523_o = vec_reg_n1_reg_r[191:160];
  assign n28524_o = vec_reg_n1_reg_r[223:192];
  assign n28525_o = vec_reg_n1_reg_r[255:224];
  assign n28526_o = vec_reg_n1_reg_r[287:256];
  assign n28527_o = vec_reg_n1_reg_r[319:288];
  assign n28528_o = vec_reg_n1_reg_r[351:320];
  assign n28529_o = vec_reg_n1_reg_r[383:352];
  assign n28530_o = vec_reg_n1_reg_r[415:384];
  assign n28531_o = vec_reg_n1_reg_r[447:416];
  assign n28532_o = vec_reg_n1_reg_r[479:448];
  assign n28533_o = vec_reg_n1_reg_r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28534_o = n28363_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28534_o)
      2'b00: n28535_o = n28518_o;
      2'b01: n28535_o = n28519_o;
      2'b10: n28535_o = n28520_o;
      2'b11: n28535_o = n28521_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28536_o = n28363_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28536_o)
      2'b00: n28537_o = n28522_o;
      2'b01: n28537_o = n28523_o;
      2'b10: n28537_o = n28524_o;
      2'b11: n28537_o = n28525_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28538_o = n28363_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28538_o)
      2'b00: n28539_o = n28526_o;
      2'b01: n28539_o = n28527_o;
      2'b10: n28539_o = n28528_o;
      2'b11: n28539_o = n28529_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28540_o = n28363_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28540_o)
      2'b00: n28541_o = n28530_o;
      2'b01: n28541_o = n28531_o;
      2'b10: n28541_o = n28532_o;
      2'b11: n28541_o = n28533_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28542_o = n28363_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28542_o)
      2'b00: n28543_o = n28535_o;
      2'b01: n28543_o = n28537_o;
      2'b10: n28543_o = n28539_o;
      2'b11: n28543_o = n28541_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:30  */
  assign n28544_o = vec_reg_n1_reg_r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28545_o = vec_reg_n1_reg_r[63:32];
  assign n28546_o = vec_reg_n1_reg_r[95:64];
  assign n28547_o = vec_reg_n1_reg_r[127:96];
  assign n28548_o = vec_reg_n1_reg_r[159:128];
  assign n28549_o = vec_reg_n1_reg_r[191:160];
  assign n28550_o = vec_reg_n1_reg_r[223:192];
  assign n28551_o = vec_reg_n1_reg_r[255:224];
  assign n28552_o = vec_reg_n1_reg_r[287:256];
  assign n28553_o = vec_reg_n1_reg_r[319:288];
  assign n28554_o = vec_reg_n1_reg_r[351:320];
  assign n28555_o = vec_reg_n1_reg_r[383:352];
  assign n28556_o = vec_reg_n1_reg_r[415:384];
  assign n28557_o = vec_reg_n1_reg_r[447:416];
  assign n28558_o = vec_reg_n1_reg_r[479:448];
  assign n28559_o = vec_reg_n1_reg_r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28560_o = n28370_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28560_o)
      2'b00: n28561_o = n28544_o;
      2'b01: n28561_o = n28545_o;
      2'b10: n28561_o = n28546_o;
      2'b11: n28561_o = n28547_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28562_o = n28370_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28562_o)
      2'b00: n28563_o = n28548_o;
      2'b01: n28563_o = n28549_o;
      2'b10: n28563_o = n28550_o;
      2'b11: n28563_o = n28551_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28564_o = n28370_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28564_o)
      2'b00: n28565_o = n28552_o;
      2'b01: n28565_o = n28553_o;
      2'b10: n28565_o = n28554_o;
      2'b11: n28565_o = n28555_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28566_o = n28370_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28566_o)
      2'b00: n28567_o = n28556_o;
      2'b01: n28567_o = n28557_o;
      2'b10: n28567_o = n28558_o;
      2'b11: n28567_o = n28559_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28568_o = n28370_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28568_o)
      2'b00: n28569_o = n28561_o;
      2'b01: n28569_o = n28563_o;
      2'b10: n28569_o = n28565_o;
      2'b11: n28569_o = n28567_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:30  */
  assign n28570_o = vec_reg_n1_reg_r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28571_o = vec_reg_n1_reg_r[63:32];
  assign n28572_o = vec_reg_n1_reg_r[95:64];
  assign n28573_o = vec_reg_n1_reg_r[127:96];
  assign n28574_o = vec_reg_n1_reg_r[159:128];
  assign n28575_o = vec_reg_n1_reg_r[191:160];
  assign n28576_o = vec_reg_n1_reg_r[223:192];
  assign n28577_o = vec_reg_n1_reg_r[255:224];
  assign n28578_o = vec_reg_n1_reg_r[287:256];
  assign n28579_o = vec_reg_n1_reg_r[319:288];
  assign n28580_o = vec_reg_n1_reg_r[351:320];
  assign n28581_o = vec_reg_n1_reg_r[383:352];
  assign n28582_o = vec_reg_n1_reg_r[415:384];
  assign n28583_o = vec_reg_n1_reg_r[447:416];
  assign n28584_o = vec_reg_n1_reg_r[479:448];
  assign n28585_o = vec_reg_n1_reg_r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28586_o = n28377_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28586_o)
      2'b00: n28587_o = n28570_o;
      2'b01: n28587_o = n28571_o;
      2'b10: n28587_o = n28572_o;
      2'b11: n28587_o = n28573_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28588_o = n28377_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28588_o)
      2'b00: n28589_o = n28574_o;
      2'b01: n28589_o = n28575_o;
      2'b10: n28589_o = n28576_o;
      2'b11: n28589_o = n28577_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28590_o = n28377_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28590_o)
      2'b00: n28591_o = n28578_o;
      2'b01: n28591_o = n28579_o;
      2'b10: n28591_o = n28580_o;
      2'b11: n28591_o = n28581_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28592_o = n28377_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28592_o)
      2'b00: n28593_o = n28582_o;
      2'b01: n28593_o = n28583_o;
      2'b10: n28593_o = n28584_o;
      2'b11: n28593_o = n28585_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28594_o = n28377_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28594_o)
      2'b00: n28595_o = n28587_o;
      2'b01: n28595_o = n28589_o;
      2'b10: n28595_o = n28591_o;
      2'b11: n28595_o = n28593_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28596_o = n28403_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28597_o = ~n28596_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28598_o = n28403_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28599_o = ~n28598_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28600_o = n28597_o & n28599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28601_o = n28597_o & n28598_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28602_o = n28596_o & n28599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28603_o = n28596_o & n28598_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28604_o = n28403_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28605_o = ~n28604_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28606_o = n28600_o & n28605_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28607_o = n28600_o & n28604_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28608_o = n28601_o & n28605_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28609_o = n28601_o & n28604_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28610_o = n28602_o & n28605_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28611_o = n28602_o & n28604_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28612_o = n28603_o & n28605_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28613_o = n28603_o & n28604_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28614_o = n28403_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28615_o = ~n28614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28616_o = n28606_o & n28615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28617_o = n28606_o & n28614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28618_o = n28607_o & n28615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28619_o = n28607_o & n28614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28620_o = n28608_o & n28615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28621_o = n28608_o & n28614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28622_o = n28609_o & n28615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28623_o = n28609_o & n28614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28624_o = n28610_o & n28615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28625_o = n28610_o & n28614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28626_o = n28611_o & n28615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28627_o = n28611_o & n28614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28628_o = n28612_o & n28615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28629_o = n28612_o & n28614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28630_o = n28613_o & n28615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28631_o = n28613_o & n28614_o;
  assign n28632_o = n28406_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28633_o = n28616_o ? n28405_o : n28632_o;
  assign n28634_o = n28406_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28635_o = n28617_o ? n28405_o : n28634_o;
  assign n28636_o = n28406_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28637_o = n28618_o ? n28405_o : n28636_o;
  assign n28638_o = n28406_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28639_o = n28619_o ? n28405_o : n28638_o;
  assign n28640_o = n28406_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28641_o = n28620_o ? n28405_o : n28640_o;
  assign n28642_o = n28406_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28643_o = n28621_o ? n28405_o : n28642_o;
  assign n28644_o = n28406_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28645_o = n28622_o ? n28405_o : n28644_o;
  assign n28646_o = n28406_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28647_o = n28623_o ? n28405_o : n28646_o;
  assign n28648_o = n28406_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28649_o = n28624_o ? n28405_o : n28648_o;
  assign n28650_o = n28406_o[319:288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28651_o = n28625_o ? n28405_o : n28650_o;
  assign n28652_o = n28406_o[351:320];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28653_o = n28626_o ? n28405_o : n28652_o;
  assign n28654_o = n28406_o[383:352];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28655_o = n28627_o ? n28405_o : n28654_o;
  assign n28656_o = n28406_o[415:384];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28657_o = n28628_o ? n28405_o : n28656_o;
  assign n28658_o = n28406_o[447:416];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28659_o = n28629_o ? n28405_o : n28658_o;
  assign n28660_o = n28406_o[479:448];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28661_o = n28630_o ? n28405_o : n28660_o;
  assign n28662_o = n28406_o[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28663_o = n28631_o ? n28405_o : n28662_o;
  assign n28664_o = {n28663_o, n28661_o, n28659_o, n28657_o, n28655_o, n28653_o, n28651_o, n28649_o, n28647_o, n28645_o, n28643_o, n28641_o, n28639_o, n28637_o, n28635_o, n28633_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:21  */
  assign n28665_o = vec_reg_n2_reg_r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28666_o = vec_reg_n2_reg_r[63:32];
  assign n28667_o = vec_reg_n2_reg_r[95:64];
  assign n28668_o = vec_reg_n2_reg_r[127:96];
  assign n28669_o = vec_reg_n2_reg_r[159:128];
  assign n28670_o = vec_reg_n2_reg_r[191:160];
  assign n28671_o = vec_reg_n2_reg_r[223:192];
  assign n28672_o = vec_reg_n2_reg_r[255:224];
  assign n28673_o = vec_reg_n2_reg_r[287:256];
  assign n28674_o = vec_reg_n2_reg_r[319:288];
  assign n28675_o = vec_reg_n2_reg_r[351:320];
  assign n28676_o = vec_reg_n2_reg_r[383:352];
  assign n28677_o = vec_reg_n2_reg_r[415:384];
  assign n28678_o = vec_reg_n2_reg_r[447:416];
  assign n28679_o = vec_reg_n2_reg_r[479:448];
  assign n28680_o = vec_reg_n2_reg_r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28681_o = n28414_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28681_o)
      2'b00: n28682_o = n28665_o;
      2'b01: n28682_o = n28666_o;
      2'b10: n28682_o = n28667_o;
      2'b11: n28682_o = n28668_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28683_o = n28414_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28683_o)
      2'b00: n28684_o = n28669_o;
      2'b01: n28684_o = n28670_o;
      2'b10: n28684_o = n28671_o;
      2'b11: n28684_o = n28672_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28685_o = n28414_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28685_o)
      2'b00: n28686_o = n28673_o;
      2'b01: n28686_o = n28674_o;
      2'b10: n28686_o = n28675_o;
      2'b11: n28686_o = n28676_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28687_o = n28414_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28687_o)
      2'b00: n28688_o = n28677_o;
      2'b01: n28688_o = n28678_o;
      2'b10: n28688_o = n28679_o;
      2'b11: n28688_o = n28680_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28689_o = n28414_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28689_o)
      2'b00: n28690_o = n28682_o;
      2'b01: n28690_o = n28684_o;
      2'b10: n28690_o = n28686_o;
      2'b11: n28690_o = n28688_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:30  */
  assign n28691_o = vec_reg_n2_reg_r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28692_o = vec_reg_n2_reg_r[63:32];
  assign n28693_o = vec_reg_n2_reg_r[95:64];
  assign n28694_o = vec_reg_n2_reg_r[127:96];
  assign n28695_o = vec_reg_n2_reg_r[159:128];
  assign n28696_o = vec_reg_n2_reg_r[191:160];
  assign n28697_o = vec_reg_n2_reg_r[223:192];
  assign n28698_o = vec_reg_n2_reg_r[255:224];
  assign n28699_o = vec_reg_n2_reg_r[287:256];
  assign n28700_o = vec_reg_n2_reg_r[319:288];
  assign n28701_o = vec_reg_n2_reg_r[351:320];
  assign n28702_o = vec_reg_n2_reg_r[383:352];
  assign n28703_o = vec_reg_n2_reg_r[415:384];
  assign n28704_o = vec_reg_n2_reg_r[447:416];
  assign n28705_o = vec_reg_n2_reg_r[479:448];
  assign n28706_o = vec_reg_n2_reg_r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28707_o = n28421_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28707_o)
      2'b00: n28708_o = n28691_o;
      2'b01: n28708_o = n28692_o;
      2'b10: n28708_o = n28693_o;
      2'b11: n28708_o = n28694_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28709_o = n28421_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28709_o)
      2'b00: n28710_o = n28695_o;
      2'b01: n28710_o = n28696_o;
      2'b10: n28710_o = n28697_o;
      2'b11: n28710_o = n28698_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28711_o = n28421_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28711_o)
      2'b00: n28712_o = n28699_o;
      2'b01: n28712_o = n28700_o;
      2'b10: n28712_o = n28701_o;
      2'b11: n28712_o = n28702_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28713_o = n28421_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28713_o)
      2'b00: n28714_o = n28703_o;
      2'b01: n28714_o = n28704_o;
      2'b10: n28714_o = n28705_o;
      2'b11: n28714_o = n28706_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28715_o = n28421_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28715_o)
      2'b00: n28716_o = n28708_o;
      2'b01: n28716_o = n28710_o;
      2'b10: n28716_o = n28712_o;
      2'b11: n28716_o = n28714_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:30  */
  assign n28717_o = vec_reg_n2_reg_r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28718_o = vec_reg_n2_reg_r[63:32];
  assign n28719_o = vec_reg_n2_reg_r[95:64];
  assign n28720_o = vec_reg_n2_reg_r[127:96];
  assign n28721_o = vec_reg_n2_reg_r[159:128];
  assign n28722_o = vec_reg_n2_reg_r[191:160];
  assign n28723_o = vec_reg_n2_reg_r[223:192];
  assign n28724_o = vec_reg_n2_reg_r[255:224];
  assign n28725_o = vec_reg_n2_reg_r[287:256];
  assign n28726_o = vec_reg_n2_reg_r[319:288];
  assign n28727_o = vec_reg_n2_reg_r[351:320];
  assign n28728_o = vec_reg_n2_reg_r[383:352];
  assign n28729_o = vec_reg_n2_reg_r[415:384];
  assign n28730_o = vec_reg_n2_reg_r[447:416];
  assign n28731_o = vec_reg_n2_reg_r[479:448];
  assign n28732_o = vec_reg_n2_reg_r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28733_o = n28428_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28733_o)
      2'b00: n28734_o = n28717_o;
      2'b01: n28734_o = n28718_o;
      2'b10: n28734_o = n28719_o;
      2'b11: n28734_o = n28720_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28735_o = n28428_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28735_o)
      2'b00: n28736_o = n28721_o;
      2'b01: n28736_o = n28722_o;
      2'b10: n28736_o = n28723_o;
      2'b11: n28736_o = n28724_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28737_o = n28428_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28737_o)
      2'b00: n28738_o = n28725_o;
      2'b01: n28738_o = n28726_o;
      2'b10: n28738_o = n28727_o;
      2'b11: n28738_o = n28728_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28739_o = n28428_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28739_o)
      2'b00: n28740_o = n28729_o;
      2'b01: n28740_o = n28730_o;
      2'b10: n28740_o = n28731_o;
      2'b11: n28740_o = n28732_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28741_o = n28428_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28741_o)
      2'b00: n28742_o = n28734_o;
      2'b01: n28742_o = n28736_o;
      2'b10: n28742_o = n28738_o;
      2'b11: n28742_o = n28740_o;
    endcase
endmodule

module gprf_register_32_5
  (input  clk_i,
   input  reset_n_i,
   input  [4:0] gprf_i_adr_a,
   input  [4:0] gprf_i_adr_b,
   input  [4:0] gprf_i_adr_d,
   input  [31:0] gprf_i_dat_w,
   input  [4:0] gprf_i_adr_w,
   input  gprf_i_wre,
   input  gprf_i_ena,
   output [31:0] gprf_o_dat_a,
   output [31:0] gprf_o_dat_b,
   output [31:0] gprf_o_dat_d);
  wire [53:0] n27987_o;
  wire [31:0] n27989_o;
  wire [31:0] n27990_o;
  wire [31:0] n27991_o;
  wire [1119:0] r;
  wire [1119:0] rin;
  wire n27994_o;
  wire [4:0] n27995_o;
  wire [4:0] n27998_o;
  wire [31:0] n28000_o;
  wire [1023:0] n28001_o;
  wire [1023:0] n28003_o;
  wire [1023:0] n28004_o;
  wire [4:0] n28006_o;
  wire [4:0] n28009_o;
  wire [4:0] n28013_o;
  wire [4:0] n28016_o;
  wire [4:0] n28020_o;
  wire [4:0] n28023_o;
  wire [31:0] n28026_o;
  wire [31:0] n28027_o;
  wire [31:0] n28028_o;
  wire [1119:0] n28029_o;
  wire n28033_o;
  wire n28035_o;
  wire [1119:0] n28041_o;
  reg [1119:0] n28042_q;
  wire [95:0] n28043_o;
  wire n28044_o;
  wire n28045_o;
  wire n28046_o;
  wire n28047_o;
  wire n28048_o;
  wire n28049_o;
  wire n28050_o;
  wire n28051_o;
  wire n28052_o;
  wire n28053_o;
  wire n28054_o;
  wire n28055_o;
  wire n28056_o;
  wire n28057_o;
  wire n28058_o;
  wire n28059_o;
  wire n28060_o;
  wire n28061_o;
  wire n28062_o;
  wire n28063_o;
  wire n28064_o;
  wire n28065_o;
  wire n28066_o;
  wire n28067_o;
  wire n28068_o;
  wire n28069_o;
  wire n28070_o;
  wire n28071_o;
  wire n28072_o;
  wire n28073_o;
  wire n28074_o;
  wire n28075_o;
  wire n28076_o;
  wire n28077_o;
  wire n28078_o;
  wire n28079_o;
  wire n28080_o;
  wire n28081_o;
  wire n28082_o;
  wire n28083_o;
  wire n28084_o;
  wire n28085_o;
  wire n28086_o;
  wire n28087_o;
  wire n28088_o;
  wire n28089_o;
  wire n28090_o;
  wire n28091_o;
  wire n28092_o;
  wire n28093_o;
  wire n28094_o;
  wire n28095_o;
  wire n28096_o;
  wire n28097_o;
  wire n28098_o;
  wire n28099_o;
  wire n28100_o;
  wire n28101_o;
  wire n28102_o;
  wire n28103_o;
  wire n28104_o;
  wire n28105_o;
  wire n28106_o;
  wire n28107_o;
  wire n28108_o;
  wire n28109_o;
  wire n28110_o;
  wire n28111_o;
  wire n28112_o;
  wire n28113_o;
  wire [31:0] n28114_o;
  wire [31:0] n28115_o;
  wire [31:0] n28116_o;
  wire [31:0] n28117_o;
  wire [31:0] n28118_o;
  wire [31:0] n28119_o;
  wire [31:0] n28120_o;
  wire [31:0] n28121_o;
  wire [31:0] n28122_o;
  wire [31:0] n28123_o;
  wire [31:0] n28124_o;
  wire [31:0] n28125_o;
  wire [31:0] n28126_o;
  wire [31:0] n28127_o;
  wire [31:0] n28128_o;
  wire [31:0] n28129_o;
  wire [31:0] n28130_o;
  wire [31:0] n28131_o;
  wire [31:0] n28132_o;
  wire [31:0] n28133_o;
  wire [31:0] n28134_o;
  wire [31:0] n28135_o;
  wire [31:0] n28136_o;
  wire [31:0] n28137_o;
  wire [31:0] n28138_o;
  wire [31:0] n28139_o;
  wire [31:0] n28140_o;
  wire [31:0] n28141_o;
  wire [31:0] n28142_o;
  wire [31:0] n28143_o;
  wire [31:0] n28144_o;
  wire [31:0] n28145_o;
  wire [31:0] n28146_o;
  wire [31:0] n28147_o;
  wire [31:0] n28148_o;
  wire [31:0] n28149_o;
  wire [31:0] n28150_o;
  wire [31:0] n28151_o;
  wire [31:0] n28152_o;
  wire [31:0] n28153_o;
  wire [31:0] n28154_o;
  wire [31:0] n28155_o;
  wire [31:0] n28156_o;
  wire [31:0] n28157_o;
  wire [31:0] n28158_o;
  wire [31:0] n28159_o;
  wire [31:0] n28160_o;
  wire [31:0] n28161_o;
  wire [31:0] n28162_o;
  wire [31:0] n28163_o;
  wire [31:0] n28164_o;
  wire [31:0] n28165_o;
  wire [31:0] n28166_o;
  wire [31:0] n28167_o;
  wire [31:0] n28168_o;
  wire [31:0] n28169_o;
  wire [31:0] n28170_o;
  wire [31:0] n28171_o;
  wire [31:0] n28172_o;
  wire [31:0] n28173_o;
  wire [31:0] n28174_o;
  wire [31:0] n28175_o;
  wire [31:0] n28176_o;
  wire [31:0] n28177_o;
  wire [1023:0] n28178_o;
  wire [31:0] n28179_o;
  wire [31:0] n28180_o;
  wire [31:0] n28181_o;
  wire [31:0] n28182_o;
  wire [31:0] n28183_o;
  wire [31:0] n28184_o;
  wire [31:0] n28185_o;
  wire [31:0] n28186_o;
  wire [31:0] n28187_o;
  wire [31:0] n28188_o;
  wire [31:0] n28189_o;
  wire [31:0] n28190_o;
  wire [31:0] n28191_o;
  wire [31:0] n28192_o;
  wire [31:0] n28193_o;
  wire [31:0] n28194_o;
  wire [31:0] n28195_o;
  wire [31:0] n28196_o;
  wire [31:0] n28197_o;
  wire [31:0] n28198_o;
  wire [31:0] n28199_o;
  wire [31:0] n28200_o;
  wire [31:0] n28201_o;
  wire [31:0] n28202_o;
  wire [31:0] n28203_o;
  wire [31:0] n28204_o;
  wire [31:0] n28205_o;
  wire [31:0] n28206_o;
  wire [31:0] n28207_o;
  wire [31:0] n28208_o;
  wire [31:0] n28209_o;
  wire [31:0] n28210_o;
  wire [1:0] n28211_o;
  reg [31:0] n28212_o;
  wire [1:0] n28213_o;
  reg [31:0] n28214_o;
  wire [1:0] n28215_o;
  reg [31:0] n28216_o;
  wire [1:0] n28217_o;
  reg [31:0] n28218_o;
  wire [1:0] n28219_o;
  reg [31:0] n28220_o;
  wire [1:0] n28221_o;
  reg [31:0] n28222_o;
  wire [1:0] n28223_o;
  reg [31:0] n28224_o;
  wire [1:0] n28225_o;
  reg [31:0] n28226_o;
  wire [1:0] n28227_o;
  reg [31:0] n28228_o;
  wire [1:0] n28229_o;
  reg [31:0] n28230_o;
  wire n28231_o;
  wire [31:0] n28232_o;
  wire [31:0] n28233_o;
  wire [31:0] n28234_o;
  wire [31:0] n28235_o;
  wire [31:0] n28236_o;
  wire [31:0] n28237_o;
  wire [31:0] n28238_o;
  wire [31:0] n28239_o;
  wire [31:0] n28240_o;
  wire [31:0] n28241_o;
  wire [31:0] n28242_o;
  wire [31:0] n28243_o;
  wire [31:0] n28244_o;
  wire [31:0] n28245_o;
  wire [31:0] n28246_o;
  wire [31:0] n28247_o;
  wire [31:0] n28248_o;
  wire [31:0] n28249_o;
  wire [31:0] n28250_o;
  wire [31:0] n28251_o;
  wire [31:0] n28252_o;
  wire [31:0] n28253_o;
  wire [31:0] n28254_o;
  wire [31:0] n28255_o;
  wire [31:0] n28256_o;
  wire [31:0] n28257_o;
  wire [31:0] n28258_o;
  wire [31:0] n28259_o;
  wire [31:0] n28260_o;
  wire [31:0] n28261_o;
  wire [31:0] n28262_o;
  wire [31:0] n28263_o;
  wire [31:0] n28264_o;
  wire [1:0] n28265_o;
  reg [31:0] n28266_o;
  wire [1:0] n28267_o;
  reg [31:0] n28268_o;
  wire [1:0] n28269_o;
  reg [31:0] n28270_o;
  wire [1:0] n28271_o;
  reg [31:0] n28272_o;
  wire [1:0] n28273_o;
  reg [31:0] n28274_o;
  wire [1:0] n28275_o;
  reg [31:0] n28276_o;
  wire [1:0] n28277_o;
  reg [31:0] n28278_o;
  wire [1:0] n28279_o;
  reg [31:0] n28280_o;
  wire [1:0] n28281_o;
  reg [31:0] n28282_o;
  wire [1:0] n28283_o;
  reg [31:0] n28284_o;
  wire n28285_o;
  wire [31:0] n28286_o;
  wire [31:0] n28287_o;
  wire [31:0] n28288_o;
  wire [31:0] n28289_o;
  wire [31:0] n28290_o;
  wire [31:0] n28291_o;
  wire [31:0] n28292_o;
  wire [31:0] n28293_o;
  wire [31:0] n28294_o;
  wire [31:0] n28295_o;
  wire [31:0] n28296_o;
  wire [31:0] n28297_o;
  wire [31:0] n28298_o;
  wire [31:0] n28299_o;
  wire [31:0] n28300_o;
  wire [31:0] n28301_o;
  wire [31:0] n28302_o;
  wire [31:0] n28303_o;
  wire [31:0] n28304_o;
  wire [31:0] n28305_o;
  wire [31:0] n28306_o;
  wire [31:0] n28307_o;
  wire [31:0] n28308_o;
  wire [31:0] n28309_o;
  wire [31:0] n28310_o;
  wire [31:0] n28311_o;
  wire [31:0] n28312_o;
  wire [31:0] n28313_o;
  wire [31:0] n28314_o;
  wire [31:0] n28315_o;
  wire [31:0] n28316_o;
  wire [31:0] n28317_o;
  wire [31:0] n28318_o;
  wire [1:0] n28319_o;
  reg [31:0] n28320_o;
  wire [1:0] n28321_o;
  reg [31:0] n28322_o;
  wire [1:0] n28323_o;
  reg [31:0] n28324_o;
  wire [1:0] n28325_o;
  reg [31:0] n28326_o;
  wire [1:0] n28327_o;
  reg [31:0] n28328_o;
  wire [1:0] n28329_o;
  reg [31:0] n28330_o;
  wire [1:0] n28331_o;
  reg [31:0] n28332_o;
  wire [1:0] n28333_o;
  reg [31:0] n28334_o;
  wire [1:0] n28335_o;
  reg [31:0] n28336_o;
  wire [1:0] n28337_o;
  reg [31:0] n28338_o;
  wire n28339_o;
  wire [31:0] n28340_o;
  assign gprf_o_dat_a = n27989_o;
  assign gprf_o_dat_b = n27990_o;
  assign gprf_o_dat_d = n27991_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:305:30  */
  assign n27987_o = {gprf_i_ena, gprf_i_wre, gprf_i_adr_w, gprf_i_dat_w, gprf_i_adr_d, gprf_i_adr_b, gprf_i_adr_a};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:303:30  */
  assign n27989_o = n28043_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:302:30  */
  assign n27990_o = n28043_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:288:21  */
  assign n27991_o = n28043_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:40:10  */
  assign r = n28042_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:40:13  */
  assign rin = n28029_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:15  */
  assign n27994_o = n27987_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:44  */
  assign n27995_o = n27987_o[51:47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:17  */
  assign n27998_o = 5'b11111 - n27995_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:63  */
  assign n28000_o = n27987_o[46:15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:260:3  */
  assign n28001_o = r[1023:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:260:3  */
  assign n28003_o = r[1023:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n28004_o = n27994_o ? n28178_o : n28003_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:53  */
  assign n28006_o = n27987_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:26  */
  assign n28009_o = 5'b11111 - n28006_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:53  */
  assign n28013_o = n27987_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:26  */
  assign n28016_o = 5'b11111 - n28013_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:53  */
  assign n28020_o = n27987_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:26  */
  assign n28023_o = 5'b11111 - n28020_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:59:23  */
  assign n28026_o = r[1055:1024];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:60:23  */
  assign n28027_o = r[1087:1056];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:61:23  */
  assign n28028_o = r[1119:1088];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:110:5  */
  assign n28029_o = {n28340_o, n28286_o, n28232_o, n28004_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:72:18  */
  assign n28033_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:75:17  */
  assign n28035_o = n27987_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:74:5  */
  assign n28041_o = n28035_o ? rin : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:74:5  */
  always @(posedge clk_i or posedge n28033_o)
    if (n28033_o)
      n28042_q <= 1120'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n28042_q <= n28041_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:72:5  */
  assign n28043_o = {n28028_o, n28027_o, n28026_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28044_o = n27998_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28045_o = ~n28044_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28046_o = n27998_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28047_o = ~n28046_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28048_o = n28045_o & n28047_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28049_o = n28045_o & n28046_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28050_o = n28044_o & n28047_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28051_o = n28044_o & n28046_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28052_o = n27998_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28053_o = ~n28052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28054_o = n28048_o & n28053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28055_o = n28048_o & n28052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28056_o = n28049_o & n28053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28057_o = n28049_o & n28052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28058_o = n28050_o & n28053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28059_o = n28050_o & n28052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28060_o = n28051_o & n28053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28061_o = n28051_o & n28052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28062_o = n27998_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28063_o = ~n28062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28064_o = n28054_o & n28063_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28065_o = n28054_o & n28062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28066_o = n28055_o & n28063_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28067_o = n28055_o & n28062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28068_o = n28056_o & n28063_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28069_o = n28056_o & n28062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28070_o = n28057_o & n28063_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28071_o = n28057_o & n28062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28072_o = n28058_o & n28063_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28073_o = n28058_o & n28062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28074_o = n28059_o & n28063_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28075_o = n28059_o & n28062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28076_o = n28060_o & n28063_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28077_o = n28060_o & n28062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28078_o = n28061_o & n28063_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28079_o = n28061_o & n28062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28080_o = n27998_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28081_o = ~n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28082_o = n28064_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28083_o = n28064_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28084_o = n28065_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28085_o = n28065_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28086_o = n28066_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28087_o = n28066_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28088_o = n28067_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28089_o = n28067_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28090_o = n28068_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28091_o = n28068_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28092_o = n28069_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28093_o = n28069_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28094_o = n28070_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28095_o = n28070_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28096_o = n28071_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28097_o = n28071_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28098_o = n28072_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28099_o = n28072_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28100_o = n28073_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28101_o = n28073_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28102_o = n28074_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28103_o = n28074_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28104_o = n28075_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28105_o = n28075_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28106_o = n28076_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28107_o = n28076_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28108_o = n28077_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28109_o = n28077_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28110_o = n28078_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28111_o = n28078_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28112_o = n28079_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28113_o = n28079_o & n28080_o;
  assign n28114_o = n28001_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28115_o = n28082_o ? n28000_o : n28114_o;
  assign n28116_o = n28001_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28117_o = n28083_o ? n28000_o : n28116_o;
  assign n28118_o = n28001_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28119_o = n28084_o ? n28000_o : n28118_o;
  assign n28120_o = n28001_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28121_o = n28085_o ? n28000_o : n28120_o;
  assign n28122_o = n28001_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28123_o = n28086_o ? n28000_o : n28122_o;
  assign n28124_o = n28001_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28125_o = n28087_o ? n28000_o : n28124_o;
  assign n28126_o = n28001_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28127_o = n28088_o ? n28000_o : n28126_o;
  assign n28128_o = n28001_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28129_o = n28089_o ? n28000_o : n28128_o;
  assign n28130_o = n28001_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28131_o = n28090_o ? n28000_o : n28130_o;
  assign n28132_o = n28001_o[319:288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28133_o = n28091_o ? n28000_o : n28132_o;
  assign n28134_o = n28001_o[351:320];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28135_o = n28092_o ? n28000_o : n28134_o;
  assign n28136_o = n28001_o[383:352];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28137_o = n28093_o ? n28000_o : n28136_o;
  assign n28138_o = n28001_o[415:384];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28139_o = n28094_o ? n28000_o : n28138_o;
  assign n28140_o = n28001_o[447:416];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28141_o = n28095_o ? n28000_o : n28140_o;
  assign n28142_o = n28001_o[479:448];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28143_o = n28096_o ? n28000_o : n28142_o;
  assign n28144_o = n28001_o[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28145_o = n28097_o ? n28000_o : n28144_o;
  assign n28146_o = n28001_o[543:512];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28147_o = n28098_o ? n28000_o : n28146_o;
  assign n28148_o = n28001_o[575:544];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28149_o = n28099_o ? n28000_o : n28148_o;
  assign n28150_o = n28001_o[607:576];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28151_o = n28100_o ? n28000_o : n28150_o;
  assign n28152_o = n28001_o[639:608];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28153_o = n28101_o ? n28000_o : n28152_o;
  assign n28154_o = n28001_o[671:640];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28155_o = n28102_o ? n28000_o : n28154_o;
  assign n28156_o = n28001_o[703:672];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28157_o = n28103_o ? n28000_o : n28156_o;
  assign n28158_o = n28001_o[735:704];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28159_o = n28104_o ? n28000_o : n28158_o;
  assign n28160_o = n28001_o[767:736];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28161_o = n28105_o ? n28000_o : n28160_o;
  assign n28162_o = n28001_o[799:768];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28163_o = n28106_o ? n28000_o : n28162_o;
  assign n28164_o = n28001_o[831:800];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28165_o = n28107_o ? n28000_o : n28164_o;
  assign n28166_o = n28001_o[863:832];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28167_o = n28108_o ? n28000_o : n28166_o;
  assign n28168_o = n28001_o[895:864];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28169_o = n28109_o ? n28000_o : n28168_o;
  assign n28170_o = n28001_o[927:896];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28171_o = n28110_o ? n28000_o : n28170_o;
  assign n28172_o = n28001_o[959:928];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28173_o = n28111_o ? n28000_o : n28172_o;
  assign n28174_o = n28001_o[991:960];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28175_o = n28112_o ? n28000_o : n28174_o;
  assign n28176_o = n28001_o[1023:992];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28177_o = n28113_o ? n28000_o : n28176_o;
  assign n28178_o = {n28177_o, n28175_o, n28173_o, n28171_o, n28169_o, n28167_o, n28165_o, n28163_o, n28161_o, n28159_o, n28157_o, n28155_o, n28153_o, n28151_o, n28149_o, n28147_o, n28145_o, n28143_o, n28141_o, n28139_o, n28137_o, n28135_o, n28133_o, n28131_o, n28129_o, n28127_o, n28125_o, n28123_o, n28121_o, n28119_o, n28117_o, n28115_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:17  */
  assign n28179_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28180_o = r[63:32];
  assign n28181_o = r[95:64];
  assign n28182_o = r[127:96];
  assign n28183_o = r[159:128];
  assign n28184_o = r[191:160];
  assign n28185_o = r[223:192];
  assign n28186_o = r[255:224];
  assign n28187_o = r[287:256];
  assign n28188_o = r[319:288];
  assign n28189_o = r[351:320];
  assign n28190_o = r[383:352];
  assign n28191_o = r[415:384];
  assign n28192_o = r[447:416];
  assign n28193_o = r[479:448];
  assign n28194_o = r[511:480];
  assign n28195_o = r[543:512];
  assign n28196_o = r[575:544];
  assign n28197_o = r[607:576];
  assign n28198_o = r[639:608];
  assign n28199_o = r[671:640];
  assign n28200_o = r[703:672];
  assign n28201_o = r[735:704];
  assign n28202_o = r[767:736];
  assign n28203_o = r[799:768];
  assign n28204_o = r[831:800];
  assign n28205_o = r[863:832];
  assign n28206_o = r[895:864];
  assign n28207_o = r[927:896];
  assign n28208_o = r[959:928];
  assign n28209_o = r[991:960];
  assign n28210_o = r[1023:992];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28211_o = n28009_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28211_o)
      2'b00: n28212_o = n28179_o;
      2'b01: n28212_o = n28180_o;
      2'b10: n28212_o = n28181_o;
      2'b11: n28212_o = n28182_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28213_o = n28009_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28213_o)
      2'b00: n28214_o = n28183_o;
      2'b01: n28214_o = n28184_o;
      2'b10: n28214_o = n28185_o;
      2'b11: n28214_o = n28186_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28215_o = n28009_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28215_o)
      2'b00: n28216_o = n28187_o;
      2'b01: n28216_o = n28188_o;
      2'b10: n28216_o = n28189_o;
      2'b11: n28216_o = n28190_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28217_o = n28009_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28217_o)
      2'b00: n28218_o = n28191_o;
      2'b01: n28218_o = n28192_o;
      2'b10: n28218_o = n28193_o;
      2'b11: n28218_o = n28194_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28219_o = n28009_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28219_o)
      2'b00: n28220_o = n28195_o;
      2'b01: n28220_o = n28196_o;
      2'b10: n28220_o = n28197_o;
      2'b11: n28220_o = n28198_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28221_o = n28009_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28221_o)
      2'b00: n28222_o = n28199_o;
      2'b01: n28222_o = n28200_o;
      2'b10: n28222_o = n28201_o;
      2'b11: n28222_o = n28202_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28223_o = n28009_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28223_o)
      2'b00: n28224_o = n28203_o;
      2'b01: n28224_o = n28204_o;
      2'b10: n28224_o = n28205_o;
      2'b11: n28224_o = n28206_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28225_o = n28009_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28225_o)
      2'b00: n28226_o = n28207_o;
      2'b01: n28226_o = n28208_o;
      2'b10: n28226_o = n28209_o;
      2'b11: n28226_o = n28210_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28227_o = n28009_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28227_o)
      2'b00: n28228_o = n28212_o;
      2'b01: n28228_o = n28214_o;
      2'b10: n28228_o = n28216_o;
      2'b11: n28228_o = n28218_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28229_o = n28009_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28229_o)
      2'b00: n28230_o = n28220_o;
      2'b01: n28230_o = n28222_o;
      2'b10: n28230_o = n28224_o;
      2'b11: n28230_o = n28226_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28231_o = n28009_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28232_o = n28231_o ? n28230_o : n28228_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:26  */
  assign n28233_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28234_o = r[63:32];
  assign n28235_o = r[95:64];
  assign n28236_o = r[127:96];
  assign n28237_o = r[159:128];
  assign n28238_o = r[191:160];
  assign n28239_o = r[223:192];
  assign n28240_o = r[255:224];
  assign n28241_o = r[287:256];
  assign n28242_o = r[319:288];
  assign n28243_o = r[351:320];
  assign n28244_o = r[383:352];
  assign n28245_o = r[415:384];
  assign n28246_o = r[447:416];
  assign n28247_o = r[479:448];
  assign n28248_o = r[511:480];
  assign n28249_o = r[543:512];
  assign n28250_o = r[575:544];
  assign n28251_o = r[607:576];
  assign n28252_o = r[639:608];
  assign n28253_o = r[671:640];
  assign n28254_o = r[703:672];
  assign n28255_o = r[735:704];
  assign n28256_o = r[767:736];
  assign n28257_o = r[799:768];
  assign n28258_o = r[831:800];
  assign n28259_o = r[863:832];
  assign n28260_o = r[895:864];
  assign n28261_o = r[927:896];
  assign n28262_o = r[959:928];
  assign n28263_o = r[991:960];
  assign n28264_o = r[1023:992];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28265_o = n28016_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28265_o)
      2'b00: n28266_o = n28233_o;
      2'b01: n28266_o = n28234_o;
      2'b10: n28266_o = n28235_o;
      2'b11: n28266_o = n28236_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28267_o = n28016_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28267_o)
      2'b00: n28268_o = n28237_o;
      2'b01: n28268_o = n28238_o;
      2'b10: n28268_o = n28239_o;
      2'b11: n28268_o = n28240_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28269_o = n28016_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28269_o)
      2'b00: n28270_o = n28241_o;
      2'b01: n28270_o = n28242_o;
      2'b10: n28270_o = n28243_o;
      2'b11: n28270_o = n28244_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28271_o = n28016_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28271_o)
      2'b00: n28272_o = n28245_o;
      2'b01: n28272_o = n28246_o;
      2'b10: n28272_o = n28247_o;
      2'b11: n28272_o = n28248_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28273_o = n28016_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28273_o)
      2'b00: n28274_o = n28249_o;
      2'b01: n28274_o = n28250_o;
      2'b10: n28274_o = n28251_o;
      2'b11: n28274_o = n28252_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28275_o = n28016_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28275_o)
      2'b00: n28276_o = n28253_o;
      2'b01: n28276_o = n28254_o;
      2'b10: n28276_o = n28255_o;
      2'b11: n28276_o = n28256_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28277_o = n28016_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28277_o)
      2'b00: n28278_o = n28257_o;
      2'b01: n28278_o = n28258_o;
      2'b10: n28278_o = n28259_o;
      2'b11: n28278_o = n28260_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28279_o = n28016_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28279_o)
      2'b00: n28280_o = n28261_o;
      2'b01: n28280_o = n28262_o;
      2'b10: n28280_o = n28263_o;
      2'b11: n28280_o = n28264_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28281_o = n28016_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28281_o)
      2'b00: n28282_o = n28266_o;
      2'b01: n28282_o = n28268_o;
      2'b10: n28282_o = n28270_o;
      2'b11: n28282_o = n28272_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28283_o = n28016_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28283_o)
      2'b00: n28284_o = n28274_o;
      2'b01: n28284_o = n28276_o;
      2'b10: n28284_o = n28278_o;
      2'b11: n28284_o = n28280_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28285_o = n28016_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28286_o = n28285_o ? n28284_o : n28282_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:26  */
  assign n28287_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28288_o = r[63:32];
  assign n28289_o = r[95:64];
  assign n28290_o = r[127:96];
  assign n28291_o = r[159:128];
  assign n28292_o = r[191:160];
  assign n28293_o = r[223:192];
  assign n28294_o = r[255:224];
  assign n28295_o = r[287:256];
  assign n28296_o = r[319:288];
  assign n28297_o = r[351:320];
  assign n28298_o = r[383:352];
  assign n28299_o = r[415:384];
  assign n28300_o = r[447:416];
  assign n28301_o = r[479:448];
  assign n28302_o = r[511:480];
  assign n28303_o = r[543:512];
  assign n28304_o = r[575:544];
  assign n28305_o = r[607:576];
  assign n28306_o = r[639:608];
  assign n28307_o = r[671:640];
  assign n28308_o = r[703:672];
  assign n28309_o = r[735:704];
  assign n28310_o = r[767:736];
  assign n28311_o = r[799:768];
  assign n28312_o = r[831:800];
  assign n28313_o = r[863:832];
  assign n28314_o = r[895:864];
  assign n28315_o = r[927:896];
  assign n28316_o = r[959:928];
  assign n28317_o = r[991:960];
  assign n28318_o = r[1023:992];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28319_o = n28023_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28319_o)
      2'b00: n28320_o = n28287_o;
      2'b01: n28320_o = n28288_o;
      2'b10: n28320_o = n28289_o;
      2'b11: n28320_o = n28290_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28321_o = n28023_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28321_o)
      2'b00: n28322_o = n28291_o;
      2'b01: n28322_o = n28292_o;
      2'b10: n28322_o = n28293_o;
      2'b11: n28322_o = n28294_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28323_o = n28023_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28323_o)
      2'b00: n28324_o = n28295_o;
      2'b01: n28324_o = n28296_o;
      2'b10: n28324_o = n28297_o;
      2'b11: n28324_o = n28298_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28325_o = n28023_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28325_o)
      2'b00: n28326_o = n28299_o;
      2'b01: n28326_o = n28300_o;
      2'b10: n28326_o = n28301_o;
      2'b11: n28326_o = n28302_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28327_o = n28023_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28327_o)
      2'b00: n28328_o = n28303_o;
      2'b01: n28328_o = n28304_o;
      2'b10: n28328_o = n28305_o;
      2'b11: n28328_o = n28306_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28329_o = n28023_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28329_o)
      2'b00: n28330_o = n28307_o;
      2'b01: n28330_o = n28308_o;
      2'b10: n28330_o = n28309_o;
      2'b11: n28330_o = n28310_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28331_o = n28023_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28331_o)
      2'b00: n28332_o = n28311_o;
      2'b01: n28332_o = n28312_o;
      2'b10: n28332_o = n28313_o;
      2'b11: n28332_o = n28314_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28333_o = n28023_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28333_o)
      2'b00: n28334_o = n28315_o;
      2'b01: n28334_o = n28316_o;
      2'b10: n28334_o = n28317_o;
      2'b11: n28334_o = n28318_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28335_o = n28023_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28335_o)
      2'b00: n28336_o = n28320_o;
      2'b01: n28336_o = n28322_o;
      2'b10: n28336_o = n28324_o;
      2'b11: n28336_o = n28326_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28337_o = n28023_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28337_o)
      2'b00: n28338_o = n28328_o;
      2'b01: n28338_o = n28330_o;
      2'b10: n28338_o = n28332_o;
      2'b11: n28338_o = n28334_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28339_o = n28023_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28340_o = n28339_o ? n28338_o : n28336_o;
endmodule

module receiver_3_0_0_8192_0_6_32_16_5_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  cfg_rd_rdy_in,
   input  full_0_in,
   input  one_p_0_in,
   input  full_1_in,
   input  one_p_1_in,
   input  bus_full_in,
   output av_0_out,
   output [31:0] data_0_out,
   output [4:0] comm_0_out,
   output we_0_out,
   output av_1_out,
   output [31:0] data_1_out,
   output [4:0] comm_1_out,
   output we_1_out,
   output cfg_we_out,
   output cfg_re_out,
   output [31:0] cfg_data_out,
   output [4:0] cfg_addr_out,
   output [15:0] cfg_ret_addr_out,
   output full_out);
  wire addr_match_dc_rx;
  wire id_match_dc_rx;
  wire norm_cmd_dc_rx;
  wire msg_cmd_dc_rx;
  wire conf_re_cmd_dc_rx;
  wire conf_we_cmd_dc_rx;
  wire excl_lock_cmd_dc_rx;
  wire excl_data_cmd_dc_rx;
  wire excl_release_cmd_dc_rx;
  wire [15:0] n27917_o;
  wire addr_decoder_1_n27918;
  wire addr_decoder_1_n27919;
  wire addr_decoder_1_n27920;
  wire addr_decoder_1_n27921;
  wire addr_decoder_1_n27922;
  wire addr_decoder_1_n27923;
  wire addr_decoder_1_n27924;
  wire addr_decoder_1_n27925;
  wire addr_decoder_1_n27926;
  wire addr_decoder_1_addr_match_out;
  wire addr_decoder_1_id_match_out;
  wire addr_decoder_1_norm_cmd_out;
  wire addr_decoder_1_msg_cmd_out;
  wire addr_decoder_1_conf_re_cmd_out;
  wire addr_decoder_1_conf_we_cmd_out;
  wire addr_decoder_1_excl_lock_cmd_out;
  wire addr_decoder_1_excl_data_cmd_out;
  wire addr_decoder_1_excl_release_cmd_out;
  wire rx_control_1_n27945;
  wire [31:0] rx_control_1_n27946;
  wire [4:0] rx_control_1_n27947;
  wire rx_control_1_n27948;
  wire rx_control_1_n27949;
  wire [31:0] rx_control_1_n27950;
  wire [4:0] rx_control_1_n27951;
  wire rx_control_1_n27952;
  wire rx_control_1_n27953;
  wire rx_control_1_n27954;
  wire rx_control_1_n27955;
  wire [4:0] rx_control_1_n27956;
  wire [31:0] rx_control_1_n27957;
  wire [15:0] rx_control_1_n27958;
  wire rx_control_1_full_out;
  wire [31:0] rx_control_1_data_0_out;
  wire [4:0] rx_control_1_comm_0_out;
  wire rx_control_1_av_0_out;
  wire rx_control_1_we_0_out;
  wire [31:0] rx_control_1_data_1_out;
  wire [4:0] rx_control_1_comm_1_out;
  wire rx_control_1_av_1_out;
  wire rx_control_1_we_1_out;
  wire rx_control_1_cfg_we_out;
  wire rx_control_1_cfg_re_out;
  wire [4:0] rx_control_1_cfg_addr_out;
  wire [31:0] rx_control_1_cfg_data_out;
  wire [15:0] rx_control_1_cfg_ret_addr_out;
  assign av_0_out = rx_control_1_n27948;
  assign data_0_out = rx_control_1_n27946;
  assign comm_0_out = rx_control_1_n27947;
  assign we_0_out = rx_control_1_n27949;
  assign av_1_out = rx_control_1_n27952;
  assign data_1_out = rx_control_1_n27950;
  assign comm_1_out = rx_control_1_n27951;
  assign we_1_out = rx_control_1_n27953;
  assign cfg_we_out = rx_control_1_n27954;
  assign cfg_re_out = rx_control_1_n27955;
  assign cfg_data_out = rx_control_1_n27957;
  assign cfg_addr_out = rx_control_1_n27956;
  assign cfg_ret_addr_out = rx_control_1_n27958;
  assign full_out = rx_control_1_n27945;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:212:10  */
  assign addr_match_dc_rx = addr_decoder_1_n27918; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:213:10  */
  assign id_match_dc_rx = addr_decoder_1_n27919; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:214:10  */
  assign norm_cmd_dc_rx = addr_decoder_1_n27920; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:215:10  */
  assign msg_cmd_dc_rx = addr_decoder_1_n27921; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:216:10  */
  assign conf_re_cmd_dc_rx = addr_decoder_1_n27922; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:217:10  */
  assign conf_we_cmd_dc_rx = addr_decoder_1_n27923; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:218:10  */
  assign excl_lock_cmd_dc_rx = addr_decoder_1_n27924; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:219:10  */
  assign excl_data_cmd_dc_rx = addr_decoder_1_n27925; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:220:10  */
  assign excl_release_cmd_dc_rx = addr_decoder_1_n27926; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:245:7  */
  assign n27917_o = data_in[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:249:31  */
  assign addr_decoder_1_n27918 = addr_decoder_1_addr_match_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:250:31  */
  assign addr_decoder_1_n27919 = addr_decoder_1_id_match_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:251:31  */
  assign addr_decoder_1_n27920 = addr_decoder_1_norm_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:252:31  */
  assign addr_decoder_1_n27921 = addr_decoder_1_msg_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:253:31  */
  assign addr_decoder_1_n27922 = addr_decoder_1_conf_re_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:254:31  */
  assign addr_decoder_1_n27923 = addr_decoder_1_conf_we_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:255:31  */
  assign addr_decoder_1_n27924 = addr_decoder_1_excl_lock_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:256:31  */
  assign addr_decoder_1_n27925 = addr_decoder_1_excl_data_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:257:31  */
  assign addr_decoder_1_n27926 = addr_decoder_1_excl_release_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:226:3  */
  addr_decoder_32_16_6_3_0_0_8192_0_0_0_0_0 addr_decoder_1 (
    .clk(clk),
    .rst_n(rst_n),
    .av_in(av_in),
    .addr_in(n27917_o),
    .comm_in(comm_in),
    .bus_full_in(bus_full_in),
    .addr_match_out(addr_decoder_1_addr_match_out),
    .id_match_out(addr_decoder_1_id_match_out),
    .norm_cmd_out(addr_decoder_1_norm_cmd_out),
    .msg_cmd_out(addr_decoder_1_msg_cmd_out),
    .conf_re_cmd_out(addr_decoder_1_conf_re_cmd_out),
    .conf_we_cmd_out(addr_decoder_1_conf_we_cmd_out),
    .excl_lock_cmd_out(addr_decoder_1_excl_lock_cmd_out),
    .excl_data_cmd_out(addr_decoder_1_excl_data_cmd_out),
    .excl_release_cmd_out(addr_decoder_1_excl_release_cmd_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:276:19  */
  assign rx_control_1_n27945 = rx_control_1_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:278:21  */
  assign rx_control_1_n27946 = rx_control_1_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:279:21  */
  assign rx_control_1_n27947 = rx_control_1_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:280:21  */
  assign rx_control_1_n27948 = rx_control_1_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:281:21  */
  assign rx_control_1_n27949 = rx_control_1_we_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:285:21  */
  assign rx_control_1_n27950 = rx_control_1_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:286:21  */
  assign rx_control_1_n27951 = rx_control_1_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:287:21  */
  assign rx_control_1_n27952 = rx_control_1_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:288:21  */
  assign rx_control_1_n27953 = rx_control_1_we_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:302:30  */
  assign rx_control_1_n27954 = rx_control_1_cfg_we_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:303:30  */
  assign rx_control_1_n27955 = rx_control_1_cfg_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:304:30  */
  assign rx_control_1_n27956 = rx_control_1_cfg_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:305:30  */
  assign rx_control_1_n27957 = rx_control_1_cfg_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:306:30  */
  assign rx_control_1_n27958 = rx_control_1_cfg_ret_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:260:3  */
  rx_control_32_16_6_5_0_0_0_0 rx_control_1 (
    .clk(clk),
    .rst_n(rst_n),
    .av_in(av_in),
    .data_in(data_in),
    .comm_in(comm_in),
    .full_0_in(full_0_in),
    .one_p_0_in(one_p_0_in),
    .full_1_in(full_1_in),
    .one_p_1_in(one_p_1_in),
    .addr_match_in(addr_match_dc_rx),
    .id_match_in(id_match_dc_rx),
    .norm_cmd_in(norm_cmd_dc_rx),
    .msg_cmd_in(msg_cmd_dc_rx),
    .conf_re_cmd_in(conf_re_cmd_dc_rx),
    .conf_we_cmd_in(conf_we_cmd_dc_rx),
    .excl_lock_cmd_in(excl_lock_cmd_dc_rx),
    .excl_data_cmd_in(excl_data_cmd_dc_rx),
    .excl_release_cmd_in(excl_release_cmd_dc_rx),
    .cfg_rd_rdy_in(cfg_rd_rdy_in),
    .full_out(rx_control_1_full_out),
    .data_0_out(rx_control_1_data_0_out),
    .comm_0_out(rx_control_1_comm_0_out),
    .av_0_out(rx_control_1_av_0_out),
    .we_0_out(rx_control_1_we_0_out),
    .data_1_out(rx_control_1_data_1_out),
    .comm_1_out(rx_control_1_comm_1_out),
    .av_1_out(rx_control_1_av_1_out),
    .we_1_out(rx_control_1_we_1_out),
    .cfg_we_out(rx_control_1_cfg_we_out),
    .cfg_re_out(rx_control_1_cfg_re_out),
    .cfg_addr_out(rx_control_1_cfg_addr_out),
    .cfg_data_out(rx_control_1_cfg_data_out),
    .cfg_ret_addr_out(rx_control_1_cfg_ret_addr_out));
endmodule

module transmitter_3_8192_6_32_16_5_6_5_3_0_40_0_3_1_0_0_1_0_0_0_0
  (input  clk,
   input  rst_n,
   input  lock_in,
   input  full_in,
   input  [31:0] cfg_data_in,
   input  [4:0] cfg_addr_in,
   input  [15:0] cfg_ret_addr_in,
   input  cfg_re_in,
   input  cfg_we_in,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  empty_in,
   input  one_d_in,
   output av_out,
   output [31:0] data_out,
   output [4:0] comm_out,
   output lock_out,
   output cfg_rd_rdy_out,
   output re_out);
  wire curr_slot_ends_cm_tx;
  wire curr_slot_own_cm_tx;
  wire next_slot_starts_cm_tx;
  wire next_slot_own_cm_tx;
  wire [5:0] n_agents_cm_tx;
  wire [5:0] max_send_cm_tx;
  wire [5:0] prior_cm_tx;
  wire [31:0] data_cm_tx;
  wire [1:0] arb_type_cm_tx;
  wire tx_c_n27875;
  wire [31:0] tx_c_n27876;
  wire [4:0] tx_c_n27877;
  wire tx_c_n27878;
  wire tx_c_n27879;
  wire tx_c_n27880;
  wire tx_c_av_out;
  wire [31:0] tx_c_data_out;
  wire [4:0] tx_c_comm_out;
  wire tx_c_lock_out;
  wire tx_c_cfg_rd_rdy_out;
  wire tx_c_re_out;
  wire cm_curr_slot_ends_out;
  wire cm_curr_slot_own_out;
  wire cm_next_slot_starts_out;
  wire cm_next_slot_own_out;
  wire [6:0] cm_dbg_out;
  wire [31:0] cm_data_out;
  wire [1:0] cm_arb_type_out;
  wire [5:0] cm_n_agents_out;
  wire [5:0] cm_max_send_out;
  wire [5:0] cm_prior_out;
  wire [1:0] cm_pwr_mode_out;
  assign av_out = tx_c_n27875;
  assign data_out = tx_c_n27876;
  assign comm_out = tx_c_n27877;
  assign lock_out = tx_c_n27878;
  assign cfg_rd_rdy_out = tx_c_n27879;
  assign re_out = tx_c_n27880;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:146:10  */
  assign curr_slot_ends_cm_tx = cm_curr_slot_ends_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:147:10  */
  assign curr_slot_own_cm_tx = cm_curr_slot_own_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:148:10  */
  assign next_slot_starts_cm_tx = cm_next_slot_starts_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:149:10  */
  assign next_slot_own_cm_tx = cm_next_slot_own_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:151:10  */
  assign n_agents_cm_tx = cm_n_agents_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:152:10  */
  assign max_send_cm_tx = cm_max_send_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:153:10  */
  assign prior_cm_tx = cm_prior_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:154:10  */
  assign data_cm_tx = cm_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:159:10  */
  assign arb_type_cm_tx = cm_arb_type_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:293:25  */
  assign tx_c_n27875 = tx_c_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:291:25  */
  assign tx_c_n27876 = tx_c_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:292:25  */
  assign tx_c_n27877 = tx_c_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:294:25  */
  assign tx_c_n27878 = tx_c_lock_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:295:25  */
  assign tx_c_n27879 = tx_c_cfg_rd_rdy_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:297:17  */
  assign tx_c_n27880 = tx_c_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:253:3  */
  tx_control_6_6_32_16_5_3_0_0_0 tx_c (
    .clk(clk),
    .rst_n(rst_n),
    .lock_in(lock_in),
    .full_in(full_in),
    .cfg_ret_addr_in(cfg_ret_addr_in),
    .cfg_data_in(data_cm_tx),
    .cfg_re_in(cfg_re_in),
    .curr_slot_own_in(curr_slot_own_cm_tx),
    .curr_slot_ends_in(curr_slot_ends_cm_tx),
    .next_slot_own_in(next_slot_own_cm_tx),
    .next_slot_starts_in(next_slot_starts_cm_tx),
    .max_send_in(max_send_cm_tx),
    .n_agents_in(n_agents_cm_tx),
    .prior_in(prior_cm_tx),
    .arb_type_in(arb_type_cm_tx),
    .av_in(av_in),
    .data_in(data_in),
    .comm_in(comm_in),
    .one_d_in(one_d_in),
    .empty_in(empty_in),
    .av_out(tx_c_av_out),
    .data_out(tx_c_data_out),
    .comm_out(tx_c_comm_out),
    .lock_out(tx_c_lock_out),
    .cfg_rd_rdy_out(tx_c_cfg_rd_rdy_out),
    .re_out(tx_c_re_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:303:3  */
  cfg_mem_static_6_3_32_6_5_0_8192_3_40_0_3_1_0_0_0 cm (
    .clk(clk),
    .rst_n(rst_n),
    .addr_in(cfg_addr_in),
    .data_in(cfg_data_in),
    .re_in(cfg_re_in),
    .we_in(cfg_we_in),
    .curr_slot_ends_out(cm_curr_slot_ends_out),
    .curr_slot_own_out(cm_curr_slot_own_out),
    .next_slot_starts_out(cm_next_slot_starts_out),
    .next_slot_own_out(cm_next_slot_own_out),
    .dbg_out(),
    .data_out(cm_data_out),
    .arb_type_out(cm_arb_type_out),
    .n_agents_out(cm_n_agents_out),
    .max_send_out(cm_max_send_out),
    .prior_out(cm_prior_out),
    .pwr_mode_out());
endmodule

module receiver_2_0_0_4096_0_6_32_16_5_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  cfg_rd_rdy_in,
   input  full_0_in,
   input  one_p_0_in,
   input  full_1_in,
   input  one_p_1_in,
   input  bus_full_in,
   output av_0_out,
   output [31:0] data_0_out,
   output [4:0] comm_0_out,
   output we_0_out,
   output av_1_out,
   output [31:0] data_1_out,
   output [4:0] comm_1_out,
   output we_1_out,
   output cfg_we_out,
   output cfg_re_out,
   output [31:0] cfg_data_out,
   output [4:0] cfg_addr_out,
   output [15:0] cfg_ret_addr_out,
   output full_out);
  wire addr_match_dc_rx;
  wire id_match_dc_rx;
  wire norm_cmd_dc_rx;
  wire msg_cmd_dc_rx;
  wire conf_re_cmd_dc_rx;
  wire conf_we_cmd_dc_rx;
  wire excl_lock_cmd_dc_rx;
  wire excl_data_cmd_dc_rx;
  wire excl_release_cmd_dc_rx;
  wire [15:0] n27799_o;
  wire addr_decoder_1_n27800;
  wire addr_decoder_1_n27801;
  wire addr_decoder_1_n27802;
  wire addr_decoder_1_n27803;
  wire addr_decoder_1_n27804;
  wire addr_decoder_1_n27805;
  wire addr_decoder_1_n27806;
  wire addr_decoder_1_n27807;
  wire addr_decoder_1_n27808;
  wire addr_decoder_1_addr_match_out;
  wire addr_decoder_1_id_match_out;
  wire addr_decoder_1_norm_cmd_out;
  wire addr_decoder_1_msg_cmd_out;
  wire addr_decoder_1_conf_re_cmd_out;
  wire addr_decoder_1_conf_we_cmd_out;
  wire addr_decoder_1_excl_lock_cmd_out;
  wire addr_decoder_1_excl_data_cmd_out;
  wire addr_decoder_1_excl_release_cmd_out;
  wire rx_control_1_n27827;
  wire [31:0] rx_control_1_n27828;
  wire [4:0] rx_control_1_n27829;
  wire rx_control_1_n27830;
  wire rx_control_1_n27831;
  wire [31:0] rx_control_1_n27832;
  wire [4:0] rx_control_1_n27833;
  wire rx_control_1_n27834;
  wire rx_control_1_n27835;
  wire rx_control_1_n27836;
  wire rx_control_1_n27837;
  wire [4:0] rx_control_1_n27838;
  wire [31:0] rx_control_1_n27839;
  wire [15:0] rx_control_1_n27840;
  wire rx_control_1_full_out;
  wire [31:0] rx_control_1_data_0_out;
  wire [4:0] rx_control_1_comm_0_out;
  wire rx_control_1_av_0_out;
  wire rx_control_1_we_0_out;
  wire [31:0] rx_control_1_data_1_out;
  wire [4:0] rx_control_1_comm_1_out;
  wire rx_control_1_av_1_out;
  wire rx_control_1_we_1_out;
  wire rx_control_1_cfg_we_out;
  wire rx_control_1_cfg_re_out;
  wire [4:0] rx_control_1_cfg_addr_out;
  wire [31:0] rx_control_1_cfg_data_out;
  wire [15:0] rx_control_1_cfg_ret_addr_out;
  assign av_0_out = rx_control_1_n27830;
  assign data_0_out = rx_control_1_n27828;
  assign comm_0_out = rx_control_1_n27829;
  assign we_0_out = rx_control_1_n27831;
  assign av_1_out = rx_control_1_n27834;
  assign data_1_out = rx_control_1_n27832;
  assign comm_1_out = rx_control_1_n27833;
  assign we_1_out = rx_control_1_n27835;
  assign cfg_we_out = rx_control_1_n27836;
  assign cfg_re_out = rx_control_1_n27837;
  assign cfg_data_out = rx_control_1_n27839;
  assign cfg_addr_out = rx_control_1_n27838;
  assign cfg_ret_addr_out = rx_control_1_n27840;
  assign full_out = rx_control_1_n27827;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:212:10  */
  assign addr_match_dc_rx = addr_decoder_1_n27800; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:213:10  */
  assign id_match_dc_rx = addr_decoder_1_n27801; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:214:10  */
  assign norm_cmd_dc_rx = addr_decoder_1_n27802; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:215:10  */
  assign msg_cmd_dc_rx = addr_decoder_1_n27803; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:216:10  */
  assign conf_re_cmd_dc_rx = addr_decoder_1_n27804; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:217:10  */
  assign conf_we_cmd_dc_rx = addr_decoder_1_n27805; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:218:10  */
  assign excl_lock_cmd_dc_rx = addr_decoder_1_n27806; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:219:10  */
  assign excl_data_cmd_dc_rx = addr_decoder_1_n27807; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:220:10  */
  assign excl_release_cmd_dc_rx = addr_decoder_1_n27808; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:245:7  */
  assign n27799_o = data_in[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:249:31  */
  assign addr_decoder_1_n27800 = addr_decoder_1_addr_match_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:250:31  */
  assign addr_decoder_1_n27801 = addr_decoder_1_id_match_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:251:31  */
  assign addr_decoder_1_n27802 = addr_decoder_1_norm_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:252:31  */
  assign addr_decoder_1_n27803 = addr_decoder_1_msg_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:253:31  */
  assign addr_decoder_1_n27804 = addr_decoder_1_conf_re_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:254:31  */
  assign addr_decoder_1_n27805 = addr_decoder_1_conf_we_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:255:31  */
  assign addr_decoder_1_n27806 = addr_decoder_1_excl_lock_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:256:31  */
  assign addr_decoder_1_n27807 = addr_decoder_1_excl_data_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:257:31  */
  assign addr_decoder_1_n27808 = addr_decoder_1_excl_release_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:226:3  */
  addr_decoder_32_16_6_2_0_0_4096_0_0_0_0_0 addr_decoder_1 (
    .clk(clk),
    .rst_n(rst_n),
    .av_in(av_in),
    .addr_in(n27799_o),
    .comm_in(comm_in),
    .bus_full_in(bus_full_in),
    .addr_match_out(addr_decoder_1_addr_match_out),
    .id_match_out(addr_decoder_1_id_match_out),
    .norm_cmd_out(addr_decoder_1_norm_cmd_out),
    .msg_cmd_out(addr_decoder_1_msg_cmd_out),
    .conf_re_cmd_out(addr_decoder_1_conf_re_cmd_out),
    .conf_we_cmd_out(addr_decoder_1_conf_we_cmd_out),
    .excl_lock_cmd_out(addr_decoder_1_excl_lock_cmd_out),
    .excl_data_cmd_out(addr_decoder_1_excl_data_cmd_out),
    .excl_release_cmd_out(addr_decoder_1_excl_release_cmd_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:276:19  */
  assign rx_control_1_n27827 = rx_control_1_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:278:21  */
  assign rx_control_1_n27828 = rx_control_1_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:279:21  */
  assign rx_control_1_n27829 = rx_control_1_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:280:21  */
  assign rx_control_1_n27830 = rx_control_1_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:281:21  */
  assign rx_control_1_n27831 = rx_control_1_we_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:285:21  */
  assign rx_control_1_n27832 = rx_control_1_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:286:21  */
  assign rx_control_1_n27833 = rx_control_1_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:287:21  */
  assign rx_control_1_n27834 = rx_control_1_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:288:21  */
  assign rx_control_1_n27835 = rx_control_1_we_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:302:30  */
  assign rx_control_1_n27836 = rx_control_1_cfg_we_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:303:30  */
  assign rx_control_1_n27837 = rx_control_1_cfg_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:304:30  */
  assign rx_control_1_n27838 = rx_control_1_cfg_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:305:30  */
  assign rx_control_1_n27839 = rx_control_1_cfg_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:306:30  */
  assign rx_control_1_n27840 = rx_control_1_cfg_ret_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:260:3  */
  rx_control_32_16_6_5_0_0_0_0 rx_control_1 (
    .clk(clk),
    .rst_n(rst_n),
    .av_in(av_in),
    .data_in(data_in),
    .comm_in(comm_in),
    .full_0_in(full_0_in),
    .one_p_0_in(one_p_0_in),
    .full_1_in(full_1_in),
    .one_p_1_in(one_p_1_in),
    .addr_match_in(addr_match_dc_rx),
    .id_match_in(id_match_dc_rx),
    .norm_cmd_in(norm_cmd_dc_rx),
    .msg_cmd_in(msg_cmd_dc_rx),
    .conf_re_cmd_in(conf_re_cmd_dc_rx),
    .conf_we_cmd_in(conf_we_cmd_dc_rx),
    .excl_lock_cmd_in(excl_lock_cmd_dc_rx),
    .excl_data_cmd_in(excl_data_cmd_dc_rx),
    .excl_release_cmd_in(excl_release_cmd_dc_rx),
    .cfg_rd_rdy_in(cfg_rd_rdy_in),
    .full_out(rx_control_1_full_out),
    .data_0_out(rx_control_1_data_0_out),
    .comm_0_out(rx_control_1_comm_0_out),
    .av_0_out(rx_control_1_av_0_out),
    .we_0_out(rx_control_1_we_0_out),
    .data_1_out(rx_control_1_data_1_out),
    .comm_1_out(rx_control_1_comm_1_out),
    .av_1_out(rx_control_1_av_1_out),
    .we_1_out(rx_control_1_we_1_out),
    .cfg_we_out(rx_control_1_cfg_we_out),
    .cfg_re_out(rx_control_1_cfg_re_out),
    .cfg_addr_out(rx_control_1_cfg_addr_out),
    .cfg_data_out(rx_control_1_cfg_data_out),
    .cfg_ret_addr_out(rx_control_1_cfg_ret_addr_out));
endmodule

module transmitter_2_4096_6_32_16_5_6_5_2_0_40_0_3_1_0_0_1_0_0_0_0
  (input  clk,
   input  rst_n,
   input  lock_in,
   input  full_in,
   input  [31:0] cfg_data_in,
   input  [4:0] cfg_addr_in,
   input  [15:0] cfg_ret_addr_in,
   input  cfg_re_in,
   input  cfg_we_in,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  empty_in,
   input  one_d_in,
   output av_out,
   output [31:0] data_out,
   output [4:0] comm_out,
   output lock_out,
   output cfg_rd_rdy_out,
   output re_out);
  wire curr_slot_ends_cm_tx;
  wire curr_slot_own_cm_tx;
  wire next_slot_starts_cm_tx;
  wire next_slot_own_cm_tx;
  wire [5:0] n_agents_cm_tx;
  wire [5:0] max_send_cm_tx;
  wire [5:0] prior_cm_tx;
  wire [31:0] data_cm_tx;
  wire [1:0] arb_type_cm_tx;
  wire tx_c_n27757;
  wire [31:0] tx_c_n27758;
  wire [4:0] tx_c_n27759;
  wire tx_c_n27760;
  wire tx_c_n27761;
  wire tx_c_n27762;
  wire tx_c_av_out;
  wire [31:0] tx_c_data_out;
  wire [4:0] tx_c_comm_out;
  wire tx_c_lock_out;
  wire tx_c_cfg_rd_rdy_out;
  wire tx_c_re_out;
  wire cm_curr_slot_ends_out;
  wire cm_curr_slot_own_out;
  wire cm_next_slot_starts_out;
  wire cm_next_slot_own_out;
  wire [6:0] cm_dbg_out;
  wire [31:0] cm_data_out;
  wire [1:0] cm_arb_type_out;
  wire [5:0] cm_n_agents_out;
  wire [5:0] cm_max_send_out;
  wire [5:0] cm_prior_out;
  wire [1:0] cm_pwr_mode_out;
  assign av_out = tx_c_n27757;
  assign data_out = tx_c_n27758;
  assign comm_out = tx_c_n27759;
  assign lock_out = tx_c_n27760;
  assign cfg_rd_rdy_out = tx_c_n27761;
  assign re_out = tx_c_n27762;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:146:10  */
  assign curr_slot_ends_cm_tx = cm_curr_slot_ends_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:147:10  */
  assign curr_slot_own_cm_tx = cm_curr_slot_own_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:148:10  */
  assign next_slot_starts_cm_tx = cm_next_slot_starts_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:149:10  */
  assign next_slot_own_cm_tx = cm_next_slot_own_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:151:10  */
  assign n_agents_cm_tx = cm_n_agents_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:152:10  */
  assign max_send_cm_tx = cm_max_send_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:153:10  */
  assign prior_cm_tx = cm_prior_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:154:10  */
  assign data_cm_tx = cm_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:159:10  */
  assign arb_type_cm_tx = cm_arb_type_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:293:25  */
  assign tx_c_n27757 = tx_c_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:291:25  */
  assign tx_c_n27758 = tx_c_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:292:25  */
  assign tx_c_n27759 = tx_c_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:294:25  */
  assign tx_c_n27760 = tx_c_lock_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:295:25  */
  assign tx_c_n27761 = tx_c_cfg_rd_rdy_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:297:17  */
  assign tx_c_n27762 = tx_c_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:253:3  */
  tx_control_6_6_32_16_5_3_0_0_0 tx_c (
    .clk(clk),
    .rst_n(rst_n),
    .lock_in(lock_in),
    .full_in(full_in),
    .cfg_ret_addr_in(cfg_ret_addr_in),
    .cfg_data_in(data_cm_tx),
    .cfg_re_in(cfg_re_in),
    .curr_slot_own_in(curr_slot_own_cm_tx),
    .curr_slot_ends_in(curr_slot_ends_cm_tx),
    .next_slot_own_in(next_slot_own_cm_tx),
    .next_slot_starts_in(next_slot_starts_cm_tx),
    .max_send_in(max_send_cm_tx),
    .n_agents_in(n_agents_cm_tx),
    .prior_in(prior_cm_tx),
    .arb_type_in(arb_type_cm_tx),
    .av_in(av_in),
    .data_in(data_in),
    .comm_in(comm_in),
    .one_d_in(one_d_in),
    .empty_in(empty_in),
    .av_out(tx_c_av_out),
    .data_out(tx_c_data_out),
    .comm_out(tx_c_comm_out),
    .lock_out(tx_c_lock_out),
    .cfg_rd_rdy_out(tx_c_cfg_rd_rdy_out),
    .re_out(tx_c_re_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:303:3  */
  cfg_mem_static_6_2_32_6_5_0_4096_2_40_0_3_1_0_0_0 cm (
    .clk(clk),
    .rst_n(rst_n),
    .addr_in(cfg_addr_in),
    .data_in(cfg_data_in),
    .re_in(cfg_re_in),
    .we_in(cfg_we_in),
    .curr_slot_ends_out(cm_curr_slot_ends_out),
    .curr_slot_own_out(cm_curr_slot_own_out),
    .next_slot_starts_out(cm_next_slot_starts_out),
    .next_slot_own_out(cm_next_slot_own_out),
    .dbg_out(),
    .data_out(cm_data_out),
    .arb_type_out(cm_arb_type_out),
    .n_agents_out(cm_n_agents_out),
    .max_send_out(cm_max_send_out),
    .prior_out(cm_prior_out),
    .pwr_mode_out());
endmodule

module double_fifo_demux_wr_0_1_1_8_8_32_0_5
  (input  clk_re,
   input  clk_we,
   input  clk_re_pls,
   input  clk_we_pls,
   input  rst_n,
   input  av_0_in,
   input  [31:0] data_0_in,
   input  [4:0] comm_0_in,
   input  we_0_in,
   input  av_1_in,
   input  [31:0] data_1_in,
   input  [4:0] comm_1_in,
   input  we_1_in,
   input  re_0_in,
   input  re_1_in,
   output one_p_0_out,
   output full_0_out,
   output one_p_1_out,
   output full_1_out,
   output av_0_out,
   output [31:0] data_0_out,
   output [4:0] comm_0_out,
   output empty_0_out,
   output one_d_0_out,
   output av_1_out,
   output [31:0] data_1_out,
   output [4:0] comm_1_out,
   output empty_1_out,
   output debug_out,
   output one_d_1_out);
  wire [37:0] data_0;
  wire [37:0] data_1;
  wire [37:0] data_0_i;
  wire [37:0] data_1_i;
  wire n27704_o;
  wire [4:0] n27705_o;
  wire [31:0] n27706_o;
  wire n27707_o;
  wire [4:0] n27708_o;
  wire [31:0] n27709_o;
  wire [5:0] n27710_o;
  wire [37:0] n27711_o;
  wire [5:0] n27712_o;
  wire [37:0] n27713_o;
  wire multi_map_fifo_0_multiclk_fifo_0_n27714;
  wire multi_map_fifo_0_multiclk_fifo_0_n27715;
  wire [37:0] multi_map_fifo_0_multiclk_fifo_0_n27716;
  wire multi_map_fifo_0_multiclk_fifo_0_n27717;
  wire multi_map_fifo_0_multiclk_fifo_0_n27718;
  wire multi_map_fifo_0_multiclk_fifo_0_full_out;
  wire multi_map_fifo_0_multiclk_fifo_0_one_p_out;
  wire [37:0] multi_map_fifo_0_multiclk_fifo_0_data_out;
  wire multi_map_fifo_0_multiclk_fifo_0_empty_out;
  wire multi_map_fifo_0_multiclk_fifo_0_one_d_out;
  wire multi_map_fifo_1_multiclk_fifo_1_n27729;
  wire multi_map_fifo_1_multiclk_fifo_1_n27730;
  wire [37:0] multi_map_fifo_1_multiclk_fifo_1_n27731;
  wire multi_map_fifo_1_multiclk_fifo_1_n27732;
  wire multi_map_fifo_1_multiclk_fifo_1_n27733;
  wire multi_map_fifo_1_multiclk_fifo_1_full_out;
  wire multi_map_fifo_1_multiclk_fifo_1_one_p_out;
  wire [37:0] multi_map_fifo_1_multiclk_fifo_1_data_out;
  wire multi_map_fifo_1_multiclk_fifo_1_empty_out;
  wire multi_map_fifo_1_multiclk_fifo_1_one_d_out;
  localparam n27750_o = 1'bZ;
  assign one_p_0_out = multi_map_fifo_0_multiclk_fifo_0_n27715;
  assign full_0_out = multi_map_fifo_0_multiclk_fifo_0_n27714;
  assign one_p_1_out = multi_map_fifo_1_multiclk_fifo_1_n27730;
  assign full_1_out = multi_map_fifo_1_multiclk_fifo_1_n27729;
  assign av_0_out = n27704_o;
  assign data_0_out = n27706_o;
  assign comm_0_out = n27705_o;
  assign empty_0_out = multi_map_fifo_0_multiclk_fifo_0_n27717;
  assign one_d_0_out = multi_map_fifo_0_multiclk_fifo_0_n27718;
  assign av_1_out = n27707_o;
  assign data_1_out = n27709_o;
  assign comm_1_out = n27708_o;
  assign empty_1_out = multi_map_fifo_1_multiclk_fifo_1_n27732;
  assign debug_out = n27750_o;
  assign one_d_1_out = multi_map_fifo_1_multiclk_fifo_1_n27733;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:245:10  */
  assign data_0 = multi_map_fifo_0_multiclk_fifo_0_n27716; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:246:10  */
  assign data_1 = multi_map_fifo_1_multiclk_fifo_1_n27731; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:248:10  */
  assign data_0_i = n27711_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:249:10  */
  assign data_1_i = n27713_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:274:23  */
  assign n27704_o = data_0[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:275:23  */
  assign n27705_o = data_0[36:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:276:23  */
  assign n27706_o = data_0[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:278:23  */
  assign n27707_o = data_1[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:279:23  */
  assign n27708_o = data_1[36:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:280:23  */
  assign n27709_o = data_1[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:282:23  */
  assign n27710_o = {av_0_in, comm_0_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:282:35  */
  assign n27711_o = {n27710_o, data_0_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:283:23  */
  assign n27712_o = {av_1_in, comm_1_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:283:35  */
  assign n27713_o = {n27712_o, data_1_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:302:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27714 = multi_map_fifo_0_multiclk_fifo_0_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:303:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27715 = multi_map_fifo_0_multiclk_fifo_0_one_p_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:306:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27716 = multi_map_fifo_0_multiclk_fifo_0_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:307:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27717 = multi_map_fifo_0_multiclk_fifo_0_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:308:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27718 = multi_map_fifo_0_multiclk_fifo_0_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:289:7  */
  multiclk_fifo_1_1_8_38 multi_map_fifo_0_multiclk_fifo_0 (
    .clk_re(clk_re),
    .clk_we(clk_we),
    .rst_n(rst_n),
    .data_in(data_0_i),
    .we_in(we_0_in),
    .re_in(re_0_in),
    .full_out(multi_map_fifo_0_multiclk_fifo_0_full_out),
    .one_p_out(multi_map_fifo_0_multiclk_fifo_0_one_p_out),
    .data_out(multi_map_fifo_0_multiclk_fifo_0_data_out),
    .empty_out(multi_map_fifo_0_multiclk_fifo_0_empty_out),
    .one_d_out(multi_map_fifo_0_multiclk_fifo_0_one_d_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:328:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27729 = multi_map_fifo_1_multiclk_fifo_1_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:327:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27730 = multi_map_fifo_1_multiclk_fifo_1_one_p_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:331:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27731 = multi_map_fifo_1_multiclk_fifo_1_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:332:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27732 = multi_map_fifo_1_multiclk_fifo_1_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:333:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27733 = multi_map_fifo_1_multiclk_fifo_1_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:313:7  */
  multiclk_fifo_1_1_8_38 multi_map_fifo_1_multiclk_fifo_1 (
    .clk_re(clk_re),
    .clk_we(clk_we),
    .rst_n(rst_n),
    .data_in(data_1_i),
    .we_in(we_1_in),
    .re_in(re_1_in),
    .full_out(multi_map_fifo_1_multiclk_fifo_1_full_out),
    .one_p_out(multi_map_fifo_1_multiclk_fifo_1_one_p_out),
    .data_out(multi_map_fifo_1_multiclk_fifo_1_data_out),
    .empty_out(multi_map_fifo_1_multiclk_fifo_1_empty_out),
    .one_d_out(multi_map_fifo_1_multiclk_fifo_1_one_d_out));
endmodule

module receiver_1_0_0_0_0_6_32_16_5_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  cfg_rd_rdy_in,
   input  full_0_in,
   input  one_p_0_in,
   input  full_1_in,
   input  one_p_1_in,
   input  bus_full_in,
   output av_0_out,
   output [31:0] data_0_out,
   output [4:0] comm_0_out,
   output we_0_out,
   output av_1_out,
   output [31:0] data_1_out,
   output [4:0] comm_1_out,
   output we_1_out,
   output cfg_we_out,
   output cfg_re_out,
   output [31:0] cfg_data_out,
   output [4:0] cfg_addr_out,
   output [15:0] cfg_ret_addr_out,
   output full_out);
  wire addr_match_dc_rx;
  wire id_match_dc_rx;
  wire norm_cmd_dc_rx;
  wire msg_cmd_dc_rx;
  wire conf_re_cmd_dc_rx;
  wire conf_we_cmd_dc_rx;
  wire excl_lock_cmd_dc_rx;
  wire excl_data_cmd_dc_rx;
  wire excl_release_cmd_dc_rx;
  wire [15:0] n27619_o;
  wire addr_decoder_1_n27620;
  wire addr_decoder_1_n27621;
  wire addr_decoder_1_n27622;
  wire addr_decoder_1_n27623;
  wire addr_decoder_1_n27624;
  wire addr_decoder_1_n27625;
  wire addr_decoder_1_n27626;
  wire addr_decoder_1_n27627;
  wire addr_decoder_1_n27628;
  wire addr_decoder_1_addr_match_out;
  wire addr_decoder_1_id_match_out;
  wire addr_decoder_1_norm_cmd_out;
  wire addr_decoder_1_msg_cmd_out;
  wire addr_decoder_1_conf_re_cmd_out;
  wire addr_decoder_1_conf_we_cmd_out;
  wire addr_decoder_1_excl_lock_cmd_out;
  wire addr_decoder_1_excl_data_cmd_out;
  wire addr_decoder_1_excl_release_cmd_out;
  wire rx_control_1_n27647;
  wire [31:0] rx_control_1_n27648;
  wire [4:0] rx_control_1_n27649;
  wire rx_control_1_n27650;
  wire rx_control_1_n27651;
  wire [31:0] rx_control_1_n27652;
  wire [4:0] rx_control_1_n27653;
  wire rx_control_1_n27654;
  wire rx_control_1_n27655;
  wire rx_control_1_n27656;
  wire rx_control_1_n27657;
  wire [4:0] rx_control_1_n27658;
  wire [31:0] rx_control_1_n27659;
  wire [15:0] rx_control_1_n27660;
  wire rx_control_1_full_out;
  wire [31:0] rx_control_1_data_0_out;
  wire [4:0] rx_control_1_comm_0_out;
  wire rx_control_1_av_0_out;
  wire rx_control_1_we_0_out;
  wire [31:0] rx_control_1_data_1_out;
  wire [4:0] rx_control_1_comm_1_out;
  wire rx_control_1_av_1_out;
  wire rx_control_1_we_1_out;
  wire rx_control_1_cfg_we_out;
  wire rx_control_1_cfg_re_out;
  wire [4:0] rx_control_1_cfg_addr_out;
  wire [31:0] rx_control_1_cfg_data_out;
  wire [15:0] rx_control_1_cfg_ret_addr_out;
  assign av_0_out = rx_control_1_n27650;
  assign data_0_out = rx_control_1_n27648;
  assign comm_0_out = rx_control_1_n27649;
  assign we_0_out = rx_control_1_n27651;
  assign av_1_out = rx_control_1_n27654;
  assign data_1_out = rx_control_1_n27652;
  assign comm_1_out = rx_control_1_n27653;
  assign we_1_out = rx_control_1_n27655;
  assign cfg_we_out = rx_control_1_n27656;
  assign cfg_re_out = rx_control_1_n27657;
  assign cfg_data_out = rx_control_1_n27659;
  assign cfg_addr_out = rx_control_1_n27658;
  assign cfg_ret_addr_out = rx_control_1_n27660;
  assign full_out = rx_control_1_n27647;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:212:10  */
  assign addr_match_dc_rx = addr_decoder_1_n27620; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:213:10  */
  assign id_match_dc_rx = addr_decoder_1_n27621; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:214:10  */
  assign norm_cmd_dc_rx = addr_decoder_1_n27622; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:215:10  */
  assign msg_cmd_dc_rx = addr_decoder_1_n27623; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:216:10  */
  assign conf_re_cmd_dc_rx = addr_decoder_1_n27624; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:217:10  */
  assign conf_we_cmd_dc_rx = addr_decoder_1_n27625; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:218:10  */
  assign excl_lock_cmd_dc_rx = addr_decoder_1_n27626; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:219:10  */
  assign excl_data_cmd_dc_rx = addr_decoder_1_n27627; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:220:10  */
  assign excl_release_cmd_dc_rx = addr_decoder_1_n27628; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:245:7  */
  assign n27619_o = data_in[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:249:31  */
  assign addr_decoder_1_n27620 = addr_decoder_1_addr_match_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:250:31  */
  assign addr_decoder_1_n27621 = addr_decoder_1_id_match_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:251:31  */
  assign addr_decoder_1_n27622 = addr_decoder_1_norm_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:252:31  */
  assign addr_decoder_1_n27623 = addr_decoder_1_msg_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:253:31  */
  assign addr_decoder_1_n27624 = addr_decoder_1_conf_re_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:254:31  */
  assign addr_decoder_1_n27625 = addr_decoder_1_conf_we_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:255:31  */
  assign addr_decoder_1_n27626 = addr_decoder_1_excl_lock_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:256:31  */
  assign addr_decoder_1_n27627 = addr_decoder_1_excl_data_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:257:31  */
  assign addr_decoder_1_n27628 = addr_decoder_1_excl_release_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:226:3  */
  addr_decoder_32_16_6_1_0_0_0_0_0_0_0_0 addr_decoder_1 (
    .clk(clk),
    .rst_n(rst_n),
    .av_in(av_in),
    .addr_in(n27619_o),
    .comm_in(comm_in),
    .bus_full_in(bus_full_in),
    .addr_match_out(addr_decoder_1_addr_match_out),
    .id_match_out(addr_decoder_1_id_match_out),
    .norm_cmd_out(addr_decoder_1_norm_cmd_out),
    .msg_cmd_out(addr_decoder_1_msg_cmd_out),
    .conf_re_cmd_out(addr_decoder_1_conf_re_cmd_out),
    .conf_we_cmd_out(addr_decoder_1_conf_we_cmd_out),
    .excl_lock_cmd_out(addr_decoder_1_excl_lock_cmd_out),
    .excl_data_cmd_out(addr_decoder_1_excl_data_cmd_out),
    .excl_release_cmd_out(addr_decoder_1_excl_release_cmd_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:276:19  */
  assign rx_control_1_n27647 = rx_control_1_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:278:21  */
  assign rx_control_1_n27648 = rx_control_1_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:279:21  */
  assign rx_control_1_n27649 = rx_control_1_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:280:21  */
  assign rx_control_1_n27650 = rx_control_1_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:281:21  */
  assign rx_control_1_n27651 = rx_control_1_we_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:285:21  */
  assign rx_control_1_n27652 = rx_control_1_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:286:21  */
  assign rx_control_1_n27653 = rx_control_1_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:287:21  */
  assign rx_control_1_n27654 = rx_control_1_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:288:21  */
  assign rx_control_1_n27655 = rx_control_1_we_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:302:30  */
  assign rx_control_1_n27656 = rx_control_1_cfg_we_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:303:30  */
  assign rx_control_1_n27657 = rx_control_1_cfg_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:304:30  */
  assign rx_control_1_n27658 = rx_control_1_cfg_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:305:30  */
  assign rx_control_1_n27659 = rx_control_1_cfg_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:306:30  */
  assign rx_control_1_n27660 = rx_control_1_cfg_ret_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:260:3  */
  rx_control_32_16_6_5_0_0_0_0 rx_control_1 (
    .clk(clk),
    .rst_n(rst_n),
    .av_in(av_in),
    .data_in(data_in),
    .comm_in(comm_in),
    .full_0_in(full_0_in),
    .one_p_0_in(one_p_0_in),
    .full_1_in(full_1_in),
    .one_p_1_in(one_p_1_in),
    .addr_match_in(addr_match_dc_rx),
    .id_match_in(id_match_dc_rx),
    .norm_cmd_in(norm_cmd_dc_rx),
    .msg_cmd_in(msg_cmd_dc_rx),
    .conf_re_cmd_in(conf_re_cmd_dc_rx),
    .conf_we_cmd_in(conf_we_cmd_dc_rx),
    .excl_lock_cmd_in(excl_lock_cmd_dc_rx),
    .excl_data_cmd_in(excl_data_cmd_dc_rx),
    .excl_release_cmd_in(excl_release_cmd_dc_rx),
    .cfg_rd_rdy_in(cfg_rd_rdy_in),
    .full_out(rx_control_1_full_out),
    .data_0_out(rx_control_1_data_0_out),
    .comm_0_out(rx_control_1_comm_0_out),
    .av_0_out(rx_control_1_av_0_out),
    .we_0_out(rx_control_1_we_0_out),
    .data_1_out(rx_control_1_data_1_out),
    .comm_1_out(rx_control_1_comm_1_out),
    .av_1_out(rx_control_1_av_1_out),
    .we_1_out(rx_control_1_we_1_out),
    .cfg_we_out(rx_control_1_cfg_we_out),
    .cfg_re_out(rx_control_1_cfg_re_out),
    .cfg_addr_out(rx_control_1_cfg_addr_out),
    .cfg_data_out(rx_control_1_cfg_data_out),
    .cfg_ret_addr_out(rx_control_1_cfg_ret_addr_out));
endmodule

module double_fifo_mux_rd_0_1_1_8_8_32_0_5_0
  (input  clk_re,
   input  clk_we,
   input  clk_re_pls,
   input  clk_we_pls,
   input  rst_n,
   input  av_0_in,
   input  [31:0] data_0_in,
   input  [4:0] comm_0_in,
   input  we_0_in,
   input  av_1_in,
   input  [31:0] data_1_in,
   input  [4:0] comm_1_in,
   input  we_1_in,
   input  re_in,
   output full_0_out,
   output one_p_0_out,
   output full_1_out,
   output one_p_1_out,
   output av_out,
   output [31:0] data_out,
   output [4:0] comm_out,
   output empty_out,
   output one_d_out,
   output debug_out);
  wire [37:0] a_c_d_input_f0;
  wire [37:0] a_c_d_input_f1;
  wire [37:0] a_c_d_f0_mux;
  wire av_f0_mux;
  wire [31:0] data_f0_mux;
  wire [4:0] comm_f0_mux;
  wire empty_f0_mux;
  wire one_d_f0_mux;
  wire [37:0] a_c_d_f1_mux;
  wire av_f1_mux;
  wire [31:0] data_f1_mux;
  wire [4:0] comm_f1_mux;
  wire empty_f1_mux;
  wire one_d_f1_mux;
  wire re_mux_f0;
  wire re_mux_f1;
  wire [5:0] n27531_o;
  wire [37:0] n27532_o;
  wire [5:0] n27533_o;
  wire [37:0] n27534_o;
  wire n27535_o;
  wire [4:0] n27536_o;
  wire [31:0] n27537_o;
  wire n27538_o;
  wire [4:0] n27539_o;
  wire [31:0] n27540_o;
  wire multi_map_fifo_0_multiclk_fifo_0_n27541;
  wire multi_map_fifo_0_multiclk_fifo_0_n27542;
  wire [37:0] multi_map_fifo_0_multiclk_fifo_0_n27543;
  wire multi_map_fifo_0_multiclk_fifo_0_n27544;
  wire multi_map_fifo_0_multiclk_fifo_0_n27545;
  wire multi_map_fifo_0_multiclk_fifo_0_full_out;
  wire multi_map_fifo_0_multiclk_fifo_0_one_p_out;
  wire [37:0] multi_map_fifo_0_multiclk_fifo_0_data_out;
  wire multi_map_fifo_0_multiclk_fifo_0_empty_out;
  wire multi_map_fifo_0_multiclk_fifo_0_one_d_out;
  wire multi_map_fifo_1_multiclk_fifo_1_n27556;
  wire multi_map_fifo_1_multiclk_fifo_1_n27557;
  wire [37:0] multi_map_fifo_1_multiclk_fifo_1_n27558;
  wire multi_map_fifo_1_multiclk_fifo_1_n27559;
  wire multi_map_fifo_1_multiclk_fifo_1_n27560;
  wire multi_map_fifo_1_multiclk_fifo_1_full_out;
  wire multi_map_fifo_1_multiclk_fifo_1_one_p_out;
  wire [37:0] multi_map_fifo_1_multiclk_fifo_1_data_out;
  wire multi_map_fifo_1_multiclk_fifo_1_empty_out;
  wire multi_map_fifo_1_multiclk_fifo_1_one_d_out;
  wire map_mux_mux_01_n27571;
  wire map_mux_mux_01_n27572;
  wire map_mux_mux_01_n27573;
  wire [31:0] map_mux_mux_01_n27574;
  wire [4:0] map_mux_mux_01_n27575;
  wire map_mux_mux_01_n27576;
  wire map_mux_mux_01_n27577;
  wire map_mux_mux_01_re_0_out;
  wire map_mux_mux_01_re_1_out;
  wire [31:0] map_mux_mux_01_data_out;
  wire [4:0] map_mux_mux_01_comm_out;
  wire map_mux_mux_01_av_out;
  wire map_mux_mux_01_one_d_out;
  wire map_mux_mux_01_empty_out;
  localparam n27604_o = 1'bZ;
  assign full_0_out = multi_map_fifo_0_multiclk_fifo_0_n27541;
  assign one_p_0_out = multi_map_fifo_0_multiclk_fifo_0_n27542;
  assign full_1_out = multi_map_fifo_1_multiclk_fifo_1_n27556;
  assign one_p_1_out = multi_map_fifo_1_multiclk_fifo_1_n27557;
  assign av_out = map_mux_mux_01_n27573;
  assign data_out = map_mux_mux_01_n27574;
  assign comm_out = map_mux_mux_01_n27575;
  assign empty_out = map_mux_mux_01_n27576;
  assign one_d_out = map_mux_mux_01_n27577;
  assign debug_out = n27604_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:235:10  */
  assign a_c_d_input_f0 = n27532_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:236:10  */
  assign a_c_d_input_f1 = n27534_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:239:10  */
  assign a_c_d_f0_mux = multi_map_fifo_0_multiclk_fifo_0_n27543; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:240:10  */
  assign av_f0_mux = n27535_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:241:10  */
  assign data_f0_mux = n27537_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:242:10  */
  assign comm_f0_mux = n27536_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:243:10  */
  assign empty_f0_mux = multi_map_fifo_0_multiclk_fifo_0_n27544; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:244:10  */
  assign one_d_f0_mux = multi_map_fifo_0_multiclk_fifo_0_n27545; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:247:10  */
  assign a_c_d_f1_mux = multi_map_fifo_1_multiclk_fifo_1_n27558; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:248:10  */
  assign av_f1_mux = n27538_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:249:10  */
  assign data_f1_mux = n27540_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:250:10  */
  assign comm_f1_mux = n27539_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:251:10  */
  assign empty_f1_mux = multi_map_fifo_1_multiclk_fifo_1_n27559; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:252:10  */
  assign one_d_f1_mux = multi_map_fifo_1_multiclk_fifo_1_n27560; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:256:10  */
  assign re_mux_f0 = map_mux_mux_01_n27571; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:257:10  */
  assign re_mux_f1 = map_mux_mux_01_n27572; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:309:29  */
  assign n27531_o = {av_0_in, comm_0_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:309:41  */
  assign n27532_o = {n27531_o, data_0_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:310:29  */
  assign n27533_o = {av_1_in, comm_1_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:310:41  */
  assign n27534_o = {n27533_o, data_1_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:313:31  */
  assign n27535_o = a_c_d_f0_mux[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:314:31  */
  assign n27536_o = a_c_d_f0_mux[36:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:315:31  */
  assign n27537_o = a_c_d_f0_mux[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:316:31  */
  assign n27538_o = a_c_d_f1_mux[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:317:31  */
  assign n27539_o = a_c_d_f1_mux[36:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:318:31  */
  assign n27540_o = a_c_d_f1_mux[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:344:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27541 = multi_map_fifo_0_multiclk_fifo_0_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:345:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27542 = multi_map_fifo_0_multiclk_fifo_0_one_p_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:348:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27543 = multi_map_fifo_0_multiclk_fifo_0_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:350:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27544 = multi_map_fifo_0_multiclk_fifo_0_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:349:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27545 = multi_map_fifo_0_multiclk_fifo_0_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:330:7  */
  multiclk_fifo_1_1_8_38 multi_map_fifo_0_multiclk_fifo_0 (
    .clk_re(clk_re),
    .clk_we(clk_we),
    .rst_n(rst_n),
    .data_in(a_c_d_input_f0),
    .we_in(we_0_in),
    .re_in(re_mux_f0),
    .full_out(multi_map_fifo_0_multiclk_fifo_0_full_out),
    .one_p_out(multi_map_fifo_0_multiclk_fifo_0_one_p_out),
    .data_out(multi_map_fifo_0_multiclk_fifo_0_data_out),
    .empty_out(multi_map_fifo_0_multiclk_fifo_0_empty_out),
    .one_d_out(multi_map_fifo_0_multiclk_fifo_0_one_d_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:370:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27556 = multi_map_fifo_1_multiclk_fifo_1_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:371:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27557 = multi_map_fifo_1_multiclk_fifo_1_one_p_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:374:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27558 = multi_map_fifo_1_multiclk_fifo_1_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:376:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27559 = multi_map_fifo_1_multiclk_fifo_1_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:375:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27560 = multi_map_fifo_1_multiclk_fifo_1_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:356:7  */
  multiclk_fifo_1_1_8_38 multi_map_fifo_1_multiclk_fifo_1 (
    .clk_re(clk_re),
    .clk_we(clk_we),
    .rst_n(rst_n),
    .data_in(a_c_d_input_f1),
    .we_in(we_1_in),
    .re_in(re_mux_f1),
    .full_out(multi_map_fifo_1_multiclk_fifo_1_full_out),
    .one_p_out(multi_map_fifo_1_multiclk_fifo_1_one_p_out),
    .data_out(multi_map_fifo_1_multiclk_fifo_1_data_out),
    .empty_out(multi_map_fifo_1_multiclk_fifo_1_empty_out),
    .one_d_out(multi_map_fifo_1_multiclk_fifo_1_one_d_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:670:23  */
  assign map_mux_mux_01_n27571 = map_mux_mux_01_re_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:677:23  */
  assign map_mux_mux_01_n27572 = map_mux_mux_01_re_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:680:22  */
  assign map_mux_mux_01_n27573 = map_mux_mux_01_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:681:22  */
  assign map_mux_mux_01_n27574 = map_mux_mux_01_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:682:22  */
  assign map_mux_mux_01_n27575 = map_mux_mux_01_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:683:22  */
  assign map_mux_mux_01_n27576 = map_mux_mux_01_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:684:22  */
  assign map_mux_mux_01_n27577 = map_mux_mux_01_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:655:5  */
  fifo_mux_rd_32_5_0_0 map_mux_mux_01 (
    .clk(clk_re),
    .rst_n(rst_n),
    .data_0_in(data_f0_mux),
    .comm_0_in(comm_f0_mux),
    .av_0_in(av_f0_mux),
    .one_d_0_in(one_d_f0_mux),
    .empty_0_in(empty_f0_mux),
    .data_1_in(data_f1_mux),
    .comm_1_in(comm_f1_mux),
    .av_1_in(av_f1_mux),
    .one_d_1_in(one_d_f1_mux),
    .empty_1_in(empty_f1_mux),
    .re_in(re_in),
    .re_0_out(map_mux_mux_01_re_0_out),
    .re_1_out(map_mux_mux_01_re_1_out),
    .data_out(map_mux_mux_01_data_out),
    .comm_out(map_mux_mux_01_comm_out),
    .av_out(map_mux_mux_01_av_out),
    .one_d_out(map_mux_mux_01_one_d_out),
    .empty_out(map_mux_mux_01_empty_out));
endmodule

module transmitter_1_0_6_32_16_5_6_5_1_0_40_0_3_1_0_0_1_0_0_0_0
  (input  clk,
   input  rst_n,
   input  lock_in,
   input  full_in,
   input  [31:0] cfg_data_in,
   input  [4:0] cfg_addr_in,
   input  [15:0] cfg_ret_addr_in,
   input  cfg_re_in,
   input  cfg_we_in,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  empty_in,
   input  one_d_in,
   output av_out,
   output [31:0] data_out,
   output [4:0] comm_out,
   output lock_out,
   output cfg_rd_rdy_out,
   output re_out);
  wire curr_slot_ends_cm_tx;
  wire curr_slot_own_cm_tx;
  wire next_slot_starts_cm_tx;
  wire next_slot_own_cm_tx;
  wire [5:0] n_agents_cm_tx;
  wire [5:0] max_send_cm_tx;
  wire [5:0] prior_cm_tx;
  wire [31:0] data_cm_tx;
  wire [1:0] arb_type_cm_tx;
  wire tx_c_n27491;
  wire [31:0] tx_c_n27492;
  wire [4:0] tx_c_n27493;
  wire tx_c_n27494;
  wire tx_c_n27495;
  wire tx_c_n27496;
  wire tx_c_av_out;
  wire [31:0] tx_c_data_out;
  wire [4:0] tx_c_comm_out;
  wire tx_c_lock_out;
  wire tx_c_cfg_rd_rdy_out;
  wire tx_c_re_out;
  wire cm_curr_slot_ends_out;
  wire cm_curr_slot_own_out;
  wire cm_next_slot_starts_out;
  wire cm_next_slot_own_out;
  wire [6:0] cm_dbg_out;
  wire [31:0] cm_data_out;
  wire [1:0] cm_arb_type_out;
  wire [5:0] cm_n_agents_out;
  wire [5:0] cm_max_send_out;
  wire [5:0] cm_prior_out;
  wire [1:0] cm_pwr_mode_out;
  assign av_out = tx_c_n27491;
  assign data_out = tx_c_n27492;
  assign comm_out = tx_c_n27493;
  assign lock_out = tx_c_n27494;
  assign cfg_rd_rdy_out = tx_c_n27495;
  assign re_out = tx_c_n27496;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:146:10  */
  assign curr_slot_ends_cm_tx = cm_curr_slot_ends_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:147:10  */
  assign curr_slot_own_cm_tx = cm_curr_slot_own_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:148:10  */
  assign next_slot_starts_cm_tx = cm_next_slot_starts_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:149:10  */
  assign next_slot_own_cm_tx = cm_next_slot_own_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:151:10  */
  assign n_agents_cm_tx = cm_n_agents_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:152:10  */
  assign max_send_cm_tx = cm_max_send_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:153:10  */
  assign prior_cm_tx = cm_prior_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:154:10  */
  assign data_cm_tx = cm_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:159:10  */
  assign arb_type_cm_tx = cm_arb_type_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:293:25  */
  assign tx_c_n27491 = tx_c_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:291:25  */
  assign tx_c_n27492 = tx_c_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:292:25  */
  assign tx_c_n27493 = tx_c_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:294:25  */
  assign tx_c_n27494 = tx_c_lock_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:295:25  */
  assign tx_c_n27495 = tx_c_cfg_rd_rdy_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:297:17  */
  assign tx_c_n27496 = tx_c_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:253:3  */
  tx_control_6_6_32_16_5_3_0_0_0 tx_c (
    .clk(clk),
    .rst_n(rst_n),
    .lock_in(lock_in),
    .full_in(full_in),
    .cfg_ret_addr_in(cfg_ret_addr_in),
    .cfg_data_in(data_cm_tx),
    .cfg_re_in(cfg_re_in),
    .curr_slot_own_in(curr_slot_own_cm_tx),
    .curr_slot_ends_in(curr_slot_ends_cm_tx),
    .next_slot_own_in(next_slot_own_cm_tx),
    .next_slot_starts_in(next_slot_starts_cm_tx),
    .max_send_in(max_send_cm_tx),
    .n_agents_in(n_agents_cm_tx),
    .prior_in(prior_cm_tx),
    .arb_type_in(arb_type_cm_tx),
    .av_in(av_in),
    .data_in(data_in),
    .comm_in(comm_in),
    .one_d_in(one_d_in),
    .empty_in(empty_in),
    .av_out(tx_c_av_out),
    .data_out(tx_c_data_out),
    .comm_out(tx_c_comm_out),
    .lock_out(tx_c_lock_out),
    .cfg_rd_rdy_out(tx_c_cfg_rd_rdy_out),
    .re_out(tx_c_re_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:303:3  */
  cfg_mem_static_6_1_32_6_5_0_0_1_40_0_3_1_0_0_0 cm (
    .clk(clk),
    .rst_n(rst_n),
    .addr_in(cfg_addr_in),
    .data_in(cfg_data_in),
    .re_in(cfg_re_in),
    .we_in(cfg_we_in),
    .curr_slot_ends_out(cm_curr_slot_ends_out),
    .curr_slot_own_out(cm_curr_slot_own_out),
    .next_slot_starts_out(cm_next_slot_starts_out),
    .next_slot_own_out(cm_next_slot_own_out),
    .dbg_out(),
    .data_out(cm_data_out),
    .arb_type_out(cm_arb_type_out),
    .n_agents_out(cm_n_agents_out),
    .max_send_out(cm_max_send_out),
    .prior_out(cm_prior_out),
    .pwr_mode_out());
endmodule

module hibi_mem_ctrl
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [21:0] gif_rsp_i_rdata,
   input  gif_rsp_i_ack,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [4:0] gif_req_o_addr,
   output [21:0] gif_req_o_wdata,
   output gif_req_o_wr,
   output gif_req_o_rd,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire [4:0] n27330_o;
  wire [21:0] n27331_o;
  wire n27332_o;
  wire n27333_o;
  wire [22:0] n27334_o;
  wire n27336_o;
  wire [31:0] n27337_o;
  wire [4:0] n27338_o;
  wire n27339_o;
  wire [1:0] n27340_o;
  wire n27342_o;
  wire [39:0] n27343_o;
  wire [71:0] r;
  wire [71:0] rin;
  wire [2:0] n27355_o;
  wire n27356_o;
  wire n27357_o;
  wire [2:0] n27360_o;
  wire [2:0] n27361_o;
  wire n27362_o;
  wire n27364_o;
  wire n27365_o;
  wire n27366_o;
  wire n27367_o;
  wire n27368_o;
  wire n27369_o;
  wire n27370_o;
  wire n27373_o;
  wire [4:0] n27374_o;
  wire [4:0] n27375_o;
  wire n27377_o;
  wire [4:0] n27379_o;
  wire n27381_o;
  wire [2:0] n27384_o;
  wire [2:0] n27385_o;
  wire n27386_o;
  wire [2:0] n27387_o;
  wire n27388_o;
  wire [7:0] n27389_o;
  wire [7:0] n27390_o;
  wire [7:0] n27391_o;
  wire n27392_o;
  wire [1:0] n27393_o;
  wire [7:0] n27394_o;
  wire [7:0] n27395_o;
  wire n27396_o;
  wire n27397_o;
  wire n27398_o;
  wire n27399_o;
  wire n27401_o;
  wire [21:0] n27403_o;
  wire n27407_o;
  wire [31:0] n27408_o;
  wire n27410_o;
  wire n27411_o;
  wire [5:0] n27415_o;
  wire n27416_o;
  wire n27417_o;
  wire [4:0] n27418_o;
  wire [5:0] n27419_o;
  wire [5:0] n27420_o;
  wire n27422_o;
  wire n27424_o;
  wire [38:0] n27425_o;
  wire n27426_o;
  wire n27427_o;
  wire n27428_o;
  wire n27429_o;
  wire [21:0] n27432_o;
  wire [31:0] n27433_o;
  wire [2:0] n27435_o;
  wire [2:0] n27436_o;
  wire [31:0] n27437_o;
  wire [31:0] n27438_o;
  wire n27439_o;
  wire n27441_o;
  wire [4:0] n27442_o;
  wire [2:0] n27443_o;
  wire [2:0] n27444_o;
  reg [2:0] n27445_o;
  wire [4:0] n27446_o;
  wire [4:0] n27447_o;
  reg [4:0] n27448_o;
  wire [21:0] n27449_o;
  reg [21:0] n27450_o;
  reg n27451_o;
  reg n27452_o;
  reg n27453_o;
  wire n27454_o;
  reg n27455_o;
  wire [31:0] n27456_o;
  reg [31:0] n27457_o;
  wire [4:0] n27458_o;
  wire [4:0] n27459_o;
  reg [4:0] n27460_o;
  wire n27461_o;
  reg n27462_o;
  wire [38:0] n27467_o;
  wire n27468_o;
  wire [28:0] n27469_o;
  wire [71:0] n27470_o;
  wire n27474_o;
  wire [71:0] n27477_o;
  wire [71:0] n27483_o;
  reg [71:0] n27484_q;
  assign gif_req_o_addr = n27330_o;
  assign gif_req_o_wdata = n27331_o;
  assign gif_req_o_wr = n27332_o;
  assign gif_req_o_rd = n27333_o;
  assign agent_msg_txreq_o_av = n27336_o;
  assign agent_msg_txreq_o_data = n27337_o;
  assign agent_msg_txreq_o_comm = n27338_o;
  assign agent_msg_txreq_o_we = n27339_o;
  assign agent_msg_rxreq_o_re = n27342_o;
  assign n27330_o = n27469_o[4:0];
  assign n27331_o = n27469_o[26:5];
  assign n27332_o = n27469_o[27];
  assign n27333_o = n27469_o[28];
  assign n27334_o = {gif_rsp_i_ack, gif_rsp_i_rdata};
  assign n27336_o = n27467_o[0];
  assign n27337_o = n27467_o[32:1];
  assign n27338_o = n27467_o[37:33];
  assign n27339_o = n27467_o[38];
  assign n27340_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  assign n27342_o = n27468_o;
  assign n27343_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:66:10  */
  assign r = n27484_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:66:13  */
  assign rin = n27470_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:12  */
  assign n27355_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:86:44  */
  assign n27356_o = n27343_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:86:50  */
  assign n27357_o = ~n27356_o;
  assign n27360_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:86:23  */
  assign n27361_o = n27357_o ? 3'b001 : n27360_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:86:23  */
  assign n27362_o = n27357_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:86:7  */
  assign n27364_o = n27355_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:44  */
  assign n27365_o = n27343_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:62  */
  assign n27366_o = r[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:73  */
  assign n27367_o = n27366_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:104  */
  assign n27368_o = n27343_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:82  */
  assign n27369_o = n27367_o & n27368_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:56  */
  assign n27370_o = n27365_o | n27369_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:95:46  */
  assign n27373_o = n27343_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:96:70  */
  assign n27374_o = n27343_o[5:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:97:48  */
  assign n27375_o = n27343_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:97:53  */
  assign n27377_o = n27375_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:99:51  */
  assign n27379_o = n27343_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:99:56  */
  assign n27381_o = n27379_o == 5'b00101;
  assign n27384_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:99:27  */
  assign n27385_o = n27381_o ? 3'b011 : n27384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:99:27  */
  assign n27386_o = n27381_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:97:27  */
  assign n27387_o = n27377_o ? 3'b010 : n27385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:97:27  */
  assign n27388_o = n27377_o ? 1'b0 : n27386_o;
  assign n27389_o = {n27374_o, n27387_o};
  assign n27390_o = r[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:95:25  */
  assign n27391_o = n27373_o ? n27389_o : n27390_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:95:25  */
  assign n27392_o = n27373_o ? n27388_o : 1'b0;
  assign n27393_o = {1'b1, n27392_o};
  assign n27394_o = r[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:23  */
  assign n27395_o = n27370_o ? n27394_o : n27391_o;
  assign n27396_o = n27393_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:23  */
  assign n27397_o = n27370_o ? 1'b0 : n27396_o;
  assign n27398_o = n27393_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:23  */
  assign n27399_o = n27370_o ? 1'b0 : n27398_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:7  */
  assign n27401_o = n27355_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:107:70  */
  assign n27403_o = n27343_o[22:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:106:7  */
  assign n27407_o = n27355_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:111:66  */
  assign n27408_o = n27343_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:115:44  */
  assign n27410_o = n27340_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:115:49  */
  assign n27411_o = ~n27410_o;
  assign n27415_o = {1'b1, 5'b00010};
  assign n27416_o = r[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:115:23  */
  assign n27417_o = n27411_o ? 1'b1 : n27416_o;
  assign n27418_o = r[70:66];
  assign n27419_o = {1'b0, n27418_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:115:23  */
  assign n27420_o = n27411_o ? n27415_o : n27419_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:111:7  */
  assign n27422_o = n27355_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:44  */
  assign n27424_o = n27340_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:61  */
  assign n27425_o = r[71:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:72  */
  assign n27426_o = n27425_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:103  */
  assign n27427_o = n27340_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:81  */
  assign n27428_o = n27426_o & n27427_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:55  */
  assign n27429_o = n27424_o | n27428_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:126:92  */
  assign n27432_o = n27334_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:126:66  */
  assign n27433_o = {10'b0, n27432_o};  //  uext
  assign n27435_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:23  */
  assign n27436_o = n27429_o ? n27435_o : 3'b000;
  assign n27437_o = r[65:34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:23  */
  assign n27438_o = n27429_o ? n27437_o : n27433_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:23  */
  assign n27439_o = n27429_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:121:7  */
  assign n27441_o = n27355_o == 3'b101;
  assign n27442_o = {n27441_o, n27422_o, n27407_o, n27401_o, n27364_o};
  assign n27443_o = n27395_o[2:0];
  assign n27444_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27442_o)
      5'b10000: n27445_o = n27436_o;
      5'b01000: n27445_o = 3'b101;
      5'b00100: n27445_o = 3'b000;
      5'b00010: n27445_o = n27443_o;
      5'b00001: n27445_o = n27361_o;
      default: n27445_o = n27444_o;
    endcase
  assign n27446_o = n27395_o[7:3];
  assign n27447_o = r[7:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27442_o)
      5'b10000: n27448_o = n27447_o;
      5'b01000: n27448_o = n27447_o;
      5'b00100: n27448_o = n27447_o;
      5'b00010: n27448_o = n27446_o;
      5'b00001: n27448_o = n27447_o;
      default: n27448_o = n27447_o;
    endcase
  assign n27449_o = r[29:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27442_o)
      5'b10000: n27450_o = n27449_o;
      5'b01000: n27450_o = n27449_o;
      5'b00100: n27450_o = n27403_o;
      5'b00010: n27450_o = n27449_o;
      5'b00001: n27450_o = n27449_o;
      default: n27450_o = n27449_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27442_o)
      5'b10000: n27451_o = 1'b0;
      5'b01000: n27451_o = 1'b0;
      5'b00100: n27451_o = 1'b1;
      5'b00010: n27451_o = 1'b0;
      5'b00001: n27451_o = 1'b0;
      default: n27451_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27442_o)
      5'b10000: n27452_o = 1'b0;
      5'b01000: n27452_o = 1'b0;
      5'b00100: n27452_o = 1'b0;
      5'b00010: n27452_o = n27397_o;
      5'b00001: n27452_o = 1'b0;
      default: n27452_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27442_o)
      5'b10000: n27453_o = 1'b0;
      5'b01000: n27453_o = 1'b0;
      5'b00100: n27453_o = 1'b0;
      5'b00010: n27453_o = n27399_o;
      5'b00001: n27453_o = n27362_o;
      default: n27453_o = 1'b0;
    endcase
  assign n27454_o = r[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27442_o)
      5'b10000: n27455_o = 1'b0;
      5'b01000: n27455_o = n27417_o;
      5'b00100: n27455_o = n27454_o;
      5'b00010: n27455_o = n27454_o;
      5'b00001: n27455_o = n27454_o;
      default: n27455_o = n27454_o;
    endcase
  assign n27456_o = r[65:34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27442_o)
      5'b10000: n27457_o = n27438_o;
      5'b01000: n27457_o = n27408_o;
      5'b00100: n27457_o = n27456_o;
      5'b00010: n27457_o = n27456_o;
      5'b00001: n27457_o = n27456_o;
      default: n27457_o = n27456_o;
    endcase
  assign n27458_o = n27420_o[4:0];
  assign n27459_o = r[70:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27442_o)
      5'b10000: n27460_o = n27459_o;
      5'b01000: n27460_o = n27458_o;
      5'b00100: n27460_o = n27459_o;
      5'b00010: n27460_o = n27459_o;
      5'b00001: n27460_o = n27459_o;
      default: n27460_o = n27459_o;
    endcase
  assign n27461_o = n27420_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27442_o)
      5'b10000: n27462_o = n27439_o;
      5'b01000: n27462_o = n27461_o;
      5'b00100: n27462_o = 1'b0;
      5'b00010: n27462_o = 1'b0;
      5'b00001: n27462_o = 1'b0;
      default: n27462_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:136:28  */
  assign n27467_o = r[71:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:137:28  */
  assign n27468_o = r[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:138:28  */
  assign n27469_o = r[31:3];
  assign n27470_o = {n27462_o, n27460_o, n27457_o, n27455_o, n27453_o, n27452_o, n27451_o, n27450_o, n27448_o, n27445_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:148:18  */
  assign n27474_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:152:9  */
  assign n27477_o = init_i ? 72'b000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:150:5  */
  assign n27483_o = en_i ? n27477_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:150:5  */
  always @(posedge clk_i or posedge n27474_o)
    if (n27474_o)
      n27484_q <= 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n27484_q <= n27483_o;
endmodule

module hibi_mem_core_3
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [3:0] ctrl_i,
   input  [167:0] cfg_i,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   output [3:0] status_o,
   output [8:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re);
  wire [8:0] n25201_o;
  wire n25202_o;
  wire n25203_o;
  wire [31:0] n25204_o;
  wire n25206_o;
  wire [31:0] n25207_o;
  wire [4:0] n25208_o;
  wire n25209_o;
  wire [1:0] n25210_o;
  wire n25212_o;
  wire [39:0] n25213_o;
  wire [3:0] tx_arbi0_grant;
  wire [3:0] tx_arb_req;
  wire tx_arb_ack;
  wire [1342:0] r;
  wire [1342:0] rin;
  wire [3:0] tx_arbi0_grant_comb_o;
  wire [3:0] tx_arbi0_grant_o;
  wire n25229_o;
  wire n25233_o;
  wire n25237_o;
  wire [31:0] n25239_o;
  wire n25240_o;
  wire n25243_o;
  wire n25245_o;
  wire [31:0] n25246_o;
  wire n25247_o;
  wire n25248_o;
  wire n25249_o;
  wire n25250_o;
  wire n25251_o;
  wire n25252_o;
  wire n25253_o;
  wire n25256_o;
  wire n25258_o;
  wire [31:0] n25259_o;
  wire n25260_o;
  wire n25261_o;
  wire n25262_o;
  wire n25263_o;
  wire n25264_o;
  wire n25265_o;
  wire n25266_o;
  wire n25271_o;
  wire [31:0] n25272_o;
  wire n25274_o;
  wire n25275_o;
  wire n25277_o;
  wire n25278_o;
  wire [31:0] n25284_o;
  wire [1:0] n25285_o;
  wire [44:0] n25286_o;
  wire [1:0] n25287_o;
  wire n25289_o;
  wire [81:0] n25290_o;
  wire [37:0] n25291_o;
  wire [10:0] n25292_o;
  wire n25293_o;
  wire [81:0] n25294_o;
  wire n25295_o;
  wire [1:0] n25297_o;
  wire [81:0] n25299_o;
  wire [37:0] n25300_o;
  wire [2:0] n25301_o;
  wire [2:0] n25304_o;
  wire [31:0] n25307_o;
  wire [1183:0] n25308_o;
  wire [81:0] n25310_o;
  wire [37:0] n25311_o;
  wire [2:0] n25312_o;
  wire [2:0] n25314_o;
  wire [81:0] n25315_o;
  wire [37:0] n25316_o;
  wire [9:0] n25317_o;
  wire [9:0] n25319_o;
  wire [81:0] n25320_o;
  wire [37:0] n25321_o;
  wire [3:0] n25322_o;
  wire [3:0] n25324_o;
  wire [6:0] n25325_o;
  wire [9:0] n25326_o;
  wire [9:0] n25327_o;
  wire [6:0] n25328_o;
  wire [6:0] n25329_o;
  wire [1183:0] n25330_o;
  wire [1183:0] n25331_o;
  wire n25333_o;
  wire n25335_o;
  wire n25336_o;
  wire n25337_o;
  wire n25339_o;
  wire [2:0] n25341_o;
  wire [9:0] n25343_o;
  wire [50:0] n25345_o;
  wire [31:0] n25346_o;
  wire [44:0] n25348_o;
  wire n25349_o;
  wire n25350_o;
  wire n25351_o;
  wire n25352_o;
  wire n25353_o;
  wire [1:0] n25355_o;
  wire [44:0] n25357_o;
  wire [37:0] n25358_o;
  wire [2:0] n25359_o;
  wire [2:0] n25362_o;
  wire [31:0] n25365_o;
  wire [44:0] n25367_o;
  wire [37:0] n25368_o;
  wire [2:0] n25369_o;
  wire [2:0] n25371_o;
  wire [44:0] n25372_o;
  wire [37:0] n25373_o;
  wire [9:0] n25374_o;
  wire [9:0] n25376_o;
  wire [44:0] n25377_o;
  wire [37:0] n25378_o;
  wire [3:0] n25379_o;
  wire [3:0] n25381_o;
  wire [6:0] n25382_o;
  wire [9:0] n25383_o;
  wire [9:0] n25384_o;
  wire [6:0] n25385_o;
  wire [6:0] n25386_o;
  wire [2:0] n25389_o;
  wire [14:0] n25390_o;
  wire [9:0] n25391_o;
  wire [81:0] n25392_o;
  wire [38:0] n25393_o;
  wire n25394_o;
  wire [81:0] n25395_o;
  wire [38:0] n25396_o;
  wire n25397_o;
  wire n25398_o;
  wire n25399_o;
  wire [81:0] n25400_o;
  wire [37:0] n25401_o;
  wire [2:0] n25402_o;
  wire [2:0] n25404_o;
  wire [81:0] n25405_o;
  wire [37:0] n25406_o;
  wire [9:0] n25407_o;
  wire [9:0] n25409_o;
  wire [81:0] n25410_o;
  wire [37:0] n25411_o;
  wire [3:0] n25412_o;
  wire [3:0] n25414_o;
  wire [16:0] n25415_o;
  wire [16:0] n25416_o;
  wire [16:0] n25417_o;
  wire n25418_o;
  wire [44:0] n25419_o;
  wire [37:0] n25420_o;
  wire [10:0] n25421_o;
  wire n25422_o;
  wire [44:0] n25423_o;
  wire [37:0] n25424_o;
  wire [2:0] n25425_o;
  wire [2:0] n25427_o;
  wire [44:0] n25428_o;
  wire [37:0] n25429_o;
  wire [9:0] n25430_o;
  wire [9:0] n25432_o;
  wire [44:0] n25433_o;
  wire [37:0] n25434_o;
  wire [3:0] n25435_o;
  wire [3:0] n25437_o;
  wire [16:0] n25438_o;
  wire [16:0] n25439_o;
  wire [16:0] n25440_o;
  wire [16:0] n25441_o;
  wire [16:0] n25442_o;
  wire n25443_o;
  wire n25444_o;
  wire [41:0] n25445_o;
  wire [9:0] n25446_o;
  wire n25448_o;
  wire n25449_o;
  wire [41:0] n25452_o;
  wire [9:0] n25453_o;
  wire [41:0] n25454_o;
  wire [9:0] n25455_o;
  wire [41:0] n25456_o;
  wire [8:0] n25457_o;
  wire [41:0] n25458_o;
  wire n25459_o;
  wire n25460_o;
  wire [41:0] n25462_o;
  wire [9:0] n25463_o;
  wire n25465_o;
  wire [3:0] n25466_o;
  wire [3:0] n25467_o;
  wire [23:0] n25468_o;
  wire [9:0] n25469_o;
  wire [1:0] n25470_o;
  wire [23:0] n25471_o;
  wire [23:0] n25472_o;
  wire [23:0] n25473_o;
  wire [23:0] n25474_o;
  wire [23:0] n25475_o;
  wire [23:0] n25476_o;
  wire [9:0] n25477_o;
  wire [9:0] n25478_o;
  wire [9:0] n25479_o;
  wire [9:0] n25480_o;
  wire [9:0] n25481_o;
  wire [9:0] n25482_o;
  wire [1:0] n25483_o;
  wire [1:0] n25484_o;
  wire [1:0] n25485_o;
  wire [1:0] n25486_o;
  wire [1:0] n25487_o;
  wire [1:0] n25488_o;
  wire [2:0] n25504_o;
  wire [2:0] n25505_o;
  wire [2:0] n25506_o;
  wire [2:0] n25507_o;
  wire [2:0] n25508_o;
  wire n25509_o;
  wire n25510_o;
  wire n25511_o;
  wire n25512_o;
  wire n25513_o;
  wire n25514_o;
  wire n25515_o;
  wire [41:0] n25516_o;
  wire [9:0] n25517_o;
  wire n25519_o;
  wire n25520_o;
  wire [41:0] n25523_o;
  wire [9:0] n25524_o;
  wire [41:0] n25525_o;
  wire [9:0] n25526_o;
  wire [41:0] n25527_o;
  wire [8:0] n25528_o;
  wire [41:0] n25529_o;
  wire n25530_o;
  wire n25531_o;
  wire [41:0] n25533_o;
  wire [9:0] n25534_o;
  wire n25536_o;
  wire [3:0] n25537_o;
  wire [3:0] n25538_o;
  wire [23:0] n25539_o;
  wire [9:0] n25540_o;
  wire [1:0] n25541_o;
  wire [23:0] n25542_o;
  wire [23:0] n25543_o;
  wire [23:0] n25544_o;
  wire [23:0] n25545_o;
  wire [23:0] n25546_o;
  wire [23:0] n25547_o;
  wire [9:0] n25548_o;
  wire [9:0] n25549_o;
  wire [9:0] n25550_o;
  wire [9:0] n25551_o;
  wire [9:0] n25552_o;
  wire [9:0] n25553_o;
  wire [1:0] n25554_o;
  wire [1:0] n25555_o;
  wire [1:0] n25556_o;
  wire [1:0] n25557_o;
  wire [1:0] n25558_o;
  wire [1:0] n25559_o;
  wire [2:0] n25575_o;
  wire [2:0] n25576_o;
  wire [2:0] n25577_o;
  wire [2:0] n25578_o;
  wire [2:0] n25579_o;
  wire [255:0] n25580_o;
  wire [255:0] n25581_o;
  wire [255:0] n25582_o;
  wire [255:0] n25583_o;
  wire [255:0] n25584_o;
  wire n25585_o;
  wire n25586_o;
  wire n25587_o;
  wire n25588_o;
  wire n25589_o;
  wire n25590_o;
  wire n25591_o;
  wire [41:0] n25592_o;
  wire [9:0] n25593_o;
  wire n25595_o;
  wire n25596_o;
  wire [41:0] n25599_o;
  wire [9:0] n25600_o;
  wire [41:0] n25601_o;
  wire [9:0] n25602_o;
  wire [41:0] n25603_o;
  wire [8:0] n25604_o;
  wire [41:0] n25605_o;
  wire n25606_o;
  wire n25607_o;
  wire [41:0] n25609_o;
  wire [9:0] n25610_o;
  wire n25612_o;
  wire [3:0] n25613_o;
  wire [3:0] n25614_o;
  wire [23:0] n25615_o;
  wire [9:0] n25616_o;
  wire [1:0] n25617_o;
  wire [23:0] n25618_o;
  wire [23:0] n25619_o;
  wire [23:0] n25620_o;
  wire [23:0] n25621_o;
  wire [23:0] n25622_o;
  wire [23:0] n25623_o;
  wire [9:0] n25624_o;
  wire [9:0] n25625_o;
  wire [9:0] n25626_o;
  wire [9:0] n25627_o;
  wire [9:0] n25628_o;
  wire [9:0] n25629_o;
  wire [1:0] n25630_o;
  wire [1:0] n25631_o;
  wire [1:0] n25632_o;
  wire [1:0] n25633_o;
  wire [1:0] n25634_o;
  wire [1:0] n25635_o;
  wire [2:0] n25651_o;
  wire [2:0] n25652_o;
  wire [2:0] n25653_o;
  wire [2:0] n25654_o;
  wire [2:0] n25655_o;
  wire [255:0] n25656_o;
  wire [255:0] n25657_o;
  wire [255:0] n25658_o;
  wire [255:0] n25659_o;
  wire [255:0] n25660_o;
  wire n25661_o;
  wire n25662_o;
  wire n25663_o;
  wire n25664_o;
  wire n25665_o;
  wire n25666_o;
  wire n25667_o;
  wire [41:0] n25668_o;
  wire [9:0] n25669_o;
  wire n25671_o;
  wire n25672_o;
  wire [41:0] n25675_o;
  wire [9:0] n25676_o;
  wire [41:0] n25677_o;
  wire [9:0] n25678_o;
  wire [41:0] n25679_o;
  wire [8:0] n25680_o;
  wire [41:0] n25681_o;
  wire n25682_o;
  wire n25683_o;
  wire [41:0] n25685_o;
  wire [9:0] n25686_o;
  wire n25688_o;
  wire [3:0] n25689_o;
  wire [3:0] n25690_o;
  wire [23:0] n25691_o;
  wire [9:0] n25692_o;
  wire [1:0] n25693_o;
  wire [23:0] n25694_o;
  wire [23:0] n25695_o;
  wire [23:0] n25696_o;
  wire [23:0] n25697_o;
  wire [23:0] n25698_o;
  wire [23:0] n25699_o;
  wire [9:0] n25700_o;
  wire [9:0] n25701_o;
  wire [9:0] n25702_o;
  wire [9:0] n25703_o;
  wire [9:0] n25704_o;
  wire [9:0] n25705_o;
  wire [1:0] n25706_o;
  wire [1:0] n25707_o;
  wire [1:0] n25708_o;
  wire [1:0] n25709_o;
  wire [1:0] n25710_o;
  wire [1:0] n25711_o;
  wire [255:0] n25717_o;
  wire [255:0] n25718_o;
  wire [255:0] n25719_o;
  wire [255:0] n25720_o;
  wire [255:0] n25721_o;
  wire [2:0] n25727_o;
  wire [2:0] n25728_o;
  wire [2:0] n25729_o;
  wire [2:0] n25730_o;
  wire [2:0] n25731_o;
  wire [255:0] n25732_o;
  wire [255:0] n25733_o;
  wire [255:0] n25734_o;
  wire [255:0] n25735_o;
  wire [255:0] n25736_o;
  wire n25737_o;
  wire n25738_o;
  wire n25739_o;
  wire n25740_o;
  wire n25741_o;
  wire [1183:0] n25743_o;
  wire [295:0] n25749_o;
  wire n25750_o;
  wire [295:0] n25751_o;
  wire [37:0] n25752_o;
  wire [10:0] n25753_o;
  wire n25754_o;
  wire n25755_o;
  wire n25756_o;
  wire [295:0] n25759_o;
  wire n25760_o;
  wire [295:0] n25761_o;
  wire [37:0] n25762_o;
  wire [10:0] n25763_o;
  wire n25764_o;
  wire n25765_o;
  wire n25766_o;
  wire [295:0] n25768_o;
  wire n25769_o;
  wire [295:0] n25770_o;
  wire [37:0] n25771_o;
  wire [10:0] n25772_o;
  wire n25773_o;
  wire n25774_o;
  wire n25775_o;
  wire [295:0] n25777_o;
  wire n25778_o;
  wire [295:0] n25779_o;
  wire [37:0] n25780_o;
  wire [10:0] n25781_o;
  wire n25782_o;
  wire n25783_o;
  wire n25784_o;
  wire [3:0] n25785_o;
  wire [1342:0] n25786_o;
  wire [81:0] n25787_o;
  wire [2:0] n25788_o;
  wire n25790_o;
  wire [2:0] n25792_o;
  wire n25794_o;
  wire [1:0] n25796_o;
  wire [1342:0] n25798_o;
  wire [13:0] n25802_o;
  wire [19:0] n25803_o;
  wire [39:0] n25804_o;
  wire [1342:0] n25805_o;
  wire [81:0] n25806_o;
  wire [37:0] n25807_o;
  wire [9:0] n25808_o;
  wire n25810_o;
  wire [39:0] n25811_o;
  wire [1342:0] n25812_o;
  wire [3:0] n25813_o;
  wire [3:0] n25814_o;
  wire [12:0] n25817_o;
  wire [44:0] n25819_o;
  wire n25820_o;
  wire n25821_o;
  wire [2:0] n25825_o;
  wire n25826_o;
  wire n25827_o;
  wire n25829_o;
  wire n25830_o;
  wire [44:0] n25831_o;
  wire n25832_o;
  wire n25833_o;
  wire n25834_o;
  wire [2:0] n25838_o;
  wire n25839_o;
  wire n25840_o;
  wire n25841_o;
  wire n25842_o;
  wire n25844_o;
  wire n25845_o;
  wire [1:0] n25847_o;
  wire n25850_o;
  wire n25851_o;
  wire [81:0] n25852_o;
  wire [37:0] n25853_o;
  wire [10:0] n25854_o;
  wire [8:0] n25855_o;
  wire [8:0] n25857_o;
  wire [8:0] n25858_o;
  wire [8:0] n25859_o;
  wire [41:0] n25860_o;
  wire [1342:0] n25861_o;
  wire [81:0] n25862_o;
  wire [37:0] n25863_o;
  wire [3:0] n25864_o;
  wire n25866_o;
  wire [2:0] n25870_o;
  wire n25871_o;
  wire n25872_o;
  wire n25873_o;
  wire n25874_o;
  wire n25875_o;
  wire [8:0] n25876_o;
  wire [8:0] n25877_o;
  wire n25879_o;
  wire n25881_o;
  wire n25883_o;
  wire n25884_o;
  wire [1:0] n25888_o;
  wire [4:0] n25891_o;
  wire [9:0] n25895_o;
  wire [9:0] n25896_o;
  wire [9:0] n25897_o;
  wire [10:0] n25898_o;
  wire [31:0] n25899_o;
  wire n25900_o;
  wire [1342:0] n25901_o;
  wire [81:0] n25902_o;
  wire [37:0] n25903_o;
  wire [9:0] n25904_o;
  wire n25906_o;
  wire [9:0] n25907_o;
  wire [9:0] n25908_o;
  wire [9:0] n25909_o;
  wire [10:0] n25910_o;
  wire [31:0] n25911_o;
  wire n25912_o;
  wire [1342:0] n25913_o;
  wire [3:0] n25914_o;
  wire [3:0] n25915_o;
  wire n25916_o;
  wire [2:0] n25919_o;
  wire n25920_o;
  wire [6:0] n25921_o;
  wire [5:0] n25922_o;
  wire [2:0] n25923_o;
  wire [6:0] n25924_o;
  wire [6:0] n25925_o;
  wire [6:0] n25926_o;
  wire [6:0] n25927_o;
  wire n25928_o;
  wire n25929_o;
  wire [5:0] n25930_o;
  wire [5:0] n25931_o;
  wire n25933_o;
  wire n25934_o;
  wire n25935_o;
  wire [2:0] n25938_o;
  wire n25939_o;
  wire n25940_o;
  wire n25942_o;
  wire n25944_o;
  wire [81:0] n25945_o;
  wire [38:0] n25946_o;
  wire n25947_o;
  wire n25948_o;
  wire n25949_o;
  wire n25950_o;
  wire n25953_o;
  wire [10:0] n25954_o;
  wire [36:0] n25955_o;
  wire n25956_o;
  wire [1342:0] n25957_o;
  wire [81:0] n25958_o;
  wire [37:0] n25959_o;
  wire [3:0] n25960_o;
  wire n25962_o;
  wire [10:0] n25963_o;
  wire [36:0] n25964_o;
  wire n25965_o;
  wire [1342:0] n25966_o;
  wire [81:0] n25967_o;
  wire [37:0] n25968_o;
  wire [9:0] n25969_o;
  wire n25971_o;
  wire n25972_o;
  wire [1:0] n25974_o;
  wire [1183:0] n25976_o;
  wire [1183:0] n25979_o;
  wire [1183:0] n25980_o;
  wire [10:0] n25981_o;
  wire [36:0] n25982_o;
  wire n25983_o;
  wire [1342:0] n25984_o;
  wire [81:0] n25985_o;
  wire [37:0] n25986_o;
  wire [3:0] n25987_o;
  wire n25989_o;
  wire [1:0] n25992_o;
  wire [13:0] n25994_o;
  wire [13:0] n25995_o;
  wire [13:0] n25996_o;
  wire [10:0] n25997_o;
  wire [36:0] n25998_o;
  wire n25999_o;
  wire [1342:0] n26000_o;
  wire [81:0] n26001_o;
  wire [37:0] n26002_o;
  wire [13:0] n26006_o;
  wire [13:0] n26007_o;
  wire [13:0] n26008_o;
  wire [10:0] n26009_o;
  wire [36:0] n26010_o;
  wire n26011_o;
  wire [1342:0] n26012_o;
  wire [81:0] n26013_o;
  wire [37:0] n26014_o;
  wire [9:0] n26015_o;
  wire n26017_o;
  wire [1:0] n26019_o;
  wire [1:0] n26024_o;
  wire [2:0] n26029_o;
  wire [1183:0] n26030_o;
  wire [2:0] n26031_o;
  wire [2:0] n26032_o;
  wire [2:0] n26033_o;
  wire [2:0] n26034_o;
  wire [2:0] n26035_o;
  wire n26036_o;
  wire [1183:0] n26037_o;
  wire n26040_o;
  wire n26042_o;
  wire [6:0] n26043_o;
  reg [2:0] n26044_o;
  wire [9:0] n26045_o;
  wire [9:0] n26046_o;
  wire [9:0] n26047_o;
  wire [19:0] n26048_o;
  reg [19:0] n26049_o;
  wire [3:0] n26050_o;
  wire [3:0] n26051_o;
  wire [3:0] n26052_o;
  wire [3:0] n26053_o;
  reg [3:0] n26054_o;
  wire [2:0] n26055_o;
  wire [2:0] n26056_o;
  wire [2:0] n26057_o;
  wire [2:0] n26058_o;
  wire [2:0] n26059_o;
  reg [2:0] n26060_o;
  wire [8:0] n26061_o;
  wire [8:0] n26062_o;
  reg [8:0] n26063_o;
  wire n26064_o;
  wire n26065_o;
  reg n26066_o;
  wire n26067_o;
  reg n26068_o;
  wire n26069_o;
  reg n26070_o;
  wire [4:0] n26071_o;
  wire [4:0] n26072_o;
  reg [4:0] n26073_o;
  wire n26074_o;
  wire n26075_o;
  reg n26076_o;
  wire n26077_o;
  reg n26078_o;
  wire [1183:0] n26079_o;
  reg [1183:0] n26080_o;
  wire [31:0] n26092_o;
  reg n26095_o;
  wire [1:0] n26097_o;
  wire [1342:0] n26099_o;
  wire [44:0] n26100_o;
  wire [2:0] n26101_o;
  wire [1183:0] n26103_o;
  wire [295:0] n26109_o;
  wire n26110_o;
  wire [295:0] n26111_o;
  wire [37:0] n26112_o;
  wire [10:0] n26113_o;
  wire n26114_o;
  wire n26115_o;
  wire [295:0] n26118_o;
  wire n26119_o;
  wire [295:0] n26120_o;
  wire [37:0] n26121_o;
  wire [10:0] n26122_o;
  wire n26123_o;
  wire n26124_o;
  wire [295:0] n26126_o;
  wire n26127_o;
  wire [295:0] n26128_o;
  wire [37:0] n26129_o;
  wire [10:0] n26130_o;
  wire n26131_o;
  wire n26132_o;
  wire [295:0] n26134_o;
  wire n26135_o;
  wire [295:0] n26136_o;
  wire [37:0] n26137_o;
  wire [10:0] n26138_o;
  wire n26139_o;
  wire n26140_o;
  wire [3:0] n26141_o;
  wire n26143_o;
  wire [1183:0] n26146_o;
  wire [295:0] n26152_o;
  wire n26153_o;
  wire [295:0] n26154_o;
  wire [37:0] n26155_o;
  wire [10:0] n26156_o;
  wire n26157_o;
  wire n26158_o;
  wire [295:0] n26161_o;
  wire n26162_o;
  wire [295:0] n26163_o;
  wire [37:0] n26164_o;
  wire [10:0] n26165_o;
  wire n26166_o;
  wire n26167_o;
  wire [295:0] n26169_o;
  wire n26170_o;
  wire [295:0] n26171_o;
  wire [37:0] n26172_o;
  wire [10:0] n26173_o;
  wire n26174_o;
  wire n26175_o;
  wire [295:0] n26177_o;
  wire n26178_o;
  wire [295:0] n26179_o;
  wire [37:0] n26180_o;
  wire [10:0] n26181_o;
  wire n26182_o;
  wire n26183_o;
  wire [3:0] n26184_o;
  wire n26192_o;
  wire [1:0] n26199_o;
  wire n26203_o;
  wire n26205_o;
  wire [1:0] n26207_o;
  wire n26211_o;
  wire n26213_o;
  wire n26214_o;
  wire n26216_o;
  wire n26217_o;
  wire n26218_o;
  wire [1:0] n26220_o;
  wire n26224_o;
  wire n26226_o;
  wire n26227_o;
  wire n26229_o;
  wire n26230_o;
  wire n26231_o;
  wire [1:0] n26233_o;
  wire n26239_o;
  wire n26242_o;
  wire [11:0] n26244_o;
  wire n26245_o;
  wire [1342:0] n26246_o;
  wire [44:0] n26247_o;
  wire [1:0] n26248_o;
  wire [1:0] n26251_o;
  wire [37:0] n26254_o;
  wire n26255_o;
  wire [2:0] n26260_o;
  wire n26261_o;
  wire [43:0] n26262_o;
  wire [13:0] n26263_o;
  wire [43:0] n26264_o;
  wire [43:0] n26265_o;
  wire n26267_o;
  wire n26268_o;
  wire n26269_o;
  wire [2:0] n26272_o;
  wire n26273_o;
  wire n26274_o;
  wire n26276_o;
  wire n26277_o;
  wire [44:0] n26278_o;
  wire n26279_o;
  wire n26280_o;
  wire n26281_o;
  wire n26282_o;
  wire n26283_o;
  wire n26286_o;
  wire n26287_o;
  wire [1:0] n26288_o;
  wire [1:0] n26290_o;
  wire [10:0] n26292_o;
  wire n26293_o;
  wire [1342:0] n26294_o;
  wire [37:0] n26296_o;
  wire [10:0] n26297_o;
  wire n26298_o;
  wire n26299_o;
  wire [2:0] n26301_o;
  wire [10:0] n26302_o;
  wire n26303_o;
  wire [1342:0] n26304_o;
  wire [44:0] n26305_o;
  wire [1:0] n26306_o;
  wire [44:0] n26307_o;
  wire [1:0] n26308_o;
  wire n26309_o;
  wire [1:0] n26311_o;
  wire [44:0] n26313_o;
  wire [37:0] n26314_o;
  wire [1:0] n26317_o;
  wire [37:0] n26320_o;
  wire [10:0] n26321_o;
  wire [37:0] n26322_o;
  wire [37:0] n26323_o;
  wire [1183:0] n26324_o;
  wire [10:0] n26325_o;
  wire [2:0] n26326_o;
  wire [1342:0] n26327_o;
  wire [44:0] n26328_o;
  wire [37:0] n26329_o;
  wire [3:0] n26330_o;
  wire n26332_o;
  wire [9:0] n26337_o;
  wire [1:0] n26338_o;
  wire [1342:0] n26339_o;
  wire [81:0] n26340_o;
  wire n26341_o;
  wire n26342_o;
  wire [81:0] n26343_o;
  wire n26344_o;
  wire n26345_o;
  wire [2:0] n26349_o;
  wire n26350_o;
  wire n26351_o;
  wire [9:0] n26354_o;
  wire [9:0] n26355_o;
  wire [9:0] n26356_o;
  wire [9:0] n26357_o;
  wire [9:0] n26358_o;
  wire [9:0] n26359_o;
  wire [1:0] n26360_o;
  wire [1342:0] n26361_o;
  wire [44:0] n26362_o;
  wire [37:0] n26363_o;
  wire [9:0] n26364_o;
  wire n26366_o;
  wire [9:0] n26367_o;
  wire [9:0] n26368_o;
  wire [9:0] n26369_o;
  wire [9:0] n26370_o;
  wire [9:0] n26371_o;
  wire [9:0] n26372_o;
  wire [1:0] n26373_o;
  wire [1342:0] n26374_o;
  wire [3:0] n26375_o;
  wire [3:0] n26376_o;
  wire [6:0] n26377_o;
  wire [1:0] n26378_o;
  wire [2:0] n26379_o;
  wire [6:0] n26380_o;
  wire [6:0] n26381_o;
  wire [6:0] n26382_o;
  wire [6:0] n26383_o;
  wire [6:0] n26384_o;
  wire [6:0] n26385_o;
  wire n26386_o;
  wire [1:0] n26387_o;
  wire [1:0] n26388_o;
  wire n26389_o;
  wire n26390_o;
  wire [40:0] n26391_o;
  wire [2:0] n26392_o;
  wire [2:0] n26393_o;
  wire [19:0] n26394_o;
  wire [9:0] n26395_o;
  wire [9:0] n26396_o;
  wire [9:0] n26397_o;
  wire [9:0] n26398_o;
  wire [9:0] n26399_o;
  wire [19:0] n26400_o;
  wire [19:0] n26401_o;
  wire [6:0] n26402_o;
  wire [6:0] n26403_o;
  wire [9:0] n26404_o;
  wire [9:0] n26405_o;
  wire [9:0] n26406_o;
  wire n26407_o;
  wire n26408_o;
  wire n26409_o;
  wire n26410_o;
  wire n26411_o;
  wire [1:0] n26412_o;
  wire [1:0] n26413_o;
  wire n26414_o;
  wire n26415_o;
  wire n26416_o;
  wire n26418_o;
  wire n26419_o;
  wire [1342:0] n26420_o;
  wire [81:0] n26421_o;
  wire n26422_o;
  wire n26423_o;
  wire n26424_o;
  wire [81:0] n26425_o;
  wire n26426_o;
  wire n26427_o;
  wire n26428_o;
  wire [2:0] n26432_o;
  wire n26433_o;
  wire n26434_o;
  wire n26435_o;
  wire n26436_o;
  wire n26438_o;
  wire n26439_o;
  wire [1:0] n26441_o;
  wire n26444_o;
  wire n26445_o;
  wire [44:0] n26446_o;
  wire [37:0] n26447_o;
  wire [10:0] n26448_o;
  wire [8:0] n26449_o;
  wire [8:0] n26451_o;
  wire [8:0] n26452_o;
  wire [8:0] n26453_o;
  wire [5:0] n26454_o;
  wire [1342:0] n26455_o;
  wire [44:0] n26456_o;
  wire [37:0] n26457_o;
  wire [3:0] n26458_o;
  wire n26460_o;
  wire [9:0] n26467_o;
  wire [9:0] n26468_o;
  wire [9:0] n26469_o;
  wire [9:0] n26470_o;
  wire [9:0] n26471_o;
  wire n26472_o;
  wire [1:0] n26473_o;
  wire [1342:0] n26474_o;
  wire [44:0] n26475_o;
  wire [37:0] n26476_o;
  wire [9:0] n26477_o;
  wire n26479_o;
  wire [9:0] n26480_o;
  wire [9:0] n26481_o;
  wire [9:0] n26482_o;
  wire [9:0] n26483_o;
  wire [9:0] n26484_o;
  wire n26485_o;
  wire [1:0] n26486_o;
  wire [1342:0] n26487_o;
  wire [3:0] n26488_o;
  wire [3:0] n26489_o;
  wire n26490_o;
  wire [2:0] n26493_o;
  wire n26494_o;
  wire [9:0] n26495_o;
  wire [9:0] n26496_o;
  wire [9:0] n26497_o;
  wire [9:0] n26498_o;
  wire [9:0] n26499_o;
  wire n26500_o;
  wire [1:0] n26501_o;
  wire [1342:0] n26502_o;
  wire [44:0] n26503_o;
  wire [37:0] n26504_o;
  wire [9:0] n26505_o;
  wire n26507_o;
  wire [1:0] n26511_o;
  wire [1:0] n26516_o;
  wire [2:0] n26520_o;
  wire n26521_o;
  wire [10:0] n26522_o;
  wire [10:0] n26523_o;
  wire [1183:0] n26524_o;
  wire [18:0] n26525_o;
  wire [1184:0] n26526_o;
  wire [2:0] n26527_o;
  wire [6:0] n26528_o;
  wire [6:0] n26529_o;
  wire [6:0] n26530_o;
  wire [6:0] n26531_o;
  wire [6:0] n26532_o;
  wire [2:0] n26533_o;
  wire [18:0] n26534_o;
  wire [18:0] n26535_o;
  wire n26536_o;
  wire [1184:0] n26537_o;
  wire [1184:0] n26538_o;
  wire n26539_o;
  wire [6:0] n26540_o;
  wire [6:0] n26541_o;
  wire [6:0] n26542_o;
  wire [6:0] n26543_o;
  wire [6:0] n26544_o;
  wire [11:0] n26545_o;
  wire [18:0] n26546_o;
  wire [18:0] n26547_o;
  wire n26548_o;
  wire [1184:0] n26549_o;
  wire [1184:0] n26550_o;
  wire n26552_o;
  wire [1:0] n26555_o;
  wire [1:0] n26560_o;
  wire n26565_o;
  wire [5:0] n26566_o;
  wire [2:0] n26567_o;
  reg [2:0] n26568_o;
  wire [19:0] n26569_o;
  wire [9:0] n26570_o;
  wire [9:0] n26571_o;
  wire [9:0] n26572_o;
  wire [9:0] n26573_o;
  wire [9:0] n26574_o;
  wire [19:0] n26575_o;
  reg [19:0] n26576_o;
  wire [6:0] n26577_o;
  wire [6:0] n26578_o;
  wire [6:0] n26579_o;
  wire [6:0] n26580_o;
  wire [6:0] n26581_o;
  wire [6:0] n26582_o;
  wire [6:0] n26583_o;
  reg [6:0] n26584_o;
  wire [9:0] n26585_o;
  wire [9:0] n26586_o;
  wire [9:0] n26587_o;
  reg [9:0] n26588_o;
  wire n26589_o;
  wire n26590_o;
  wire n26591_o;
  reg n26592_o;
  wire n26593_o;
  wire n26594_o;
  wire n26595_o;
  reg n26596_o;
  wire [1:0] n26597_o;
  wire [1:0] n26598_o;
  reg [1:0] n26599_o;
  wire n26600_o;
  wire n26601_o;
  reg n26602_o;
  wire [1183:0] n26603_o;
  reg [1183:0] n26604_o;
  wire [1:0] n26615_o;
  wire [1342:0] n26617_o;
  wire [44:0] n26618_o;
  wire [37:0] n26619_o;
  wire [2:0] n26620_o;
  wire [2:0] n26623_o;
  wire [1342:0] n26626_o;
  wire [1:0] n26629_o;
  wire [1342:0] n26631_o;
  wire [81:0] n26632_o;
  wire [37:0] n26633_o;
  wire [2:0] n26634_o;
  wire [2:0] n26637_o;
  wire [1342:0] n26640_o;
  wire [1342:0] n26642_o;
  wire [81:0] n26643_o;
  wire [38:0] n26644_o;
  wire n26645_o;
  wire [1:0] n26647_o;
  wire [15:0] n26650_o;
  wire [31:0] n26651_o;
  wire [31:0] n26652_o;
  wire [81:0] n26653_o;
  wire n26654_o;
  wire [81:0] n26655_o;
  wire [37:0] n26656_o;
  wire [10:0] n26657_o;
  wire [44:0] n26658_o;
  wire [37:0] n26659_o;
  wire [10:0] n26660_o;
  wire [10:0] n26661_o;
  wire [295:0] n26662_o;
  wire n26663_o;
  wire [295:0] n26664_o;
  wire n26665_o;
  wire [295:0] n26666_o;
  wire n26667_o;
  wire [295:0] n26668_o;
  wire n26669_o;
  wire [3:0] n26670_o;
  wire [81:0] n26671_o;
  wire [38:0] n26672_o;
  wire [44:0] n26673_o;
  wire n26674_o;
  wire [8:0] n26675_o;
  wire n26676_o;
  wire n26677_o;
  wire [31:0] n26678_o;
  wire [42:0] n26679_o;
  wire [1342:0] n26680_o;
  wire n26685_o;
  wire [1342:0] n26688_o;
  wire [1342:0] n26694_o;
  reg [1342:0] n26695_q;
  wire [4:0] n26696_o;
  wire n26697_o;
  wire n26698_o;
  wire n26699_o;
  wire n26700_o;
  wire n26701_o;
  wire n26702_o;
  wire n26703_o;
  wire n26704_o;
  wire n26705_o;
  wire n26706_o;
  wire n26707_o;
  wire n26708_o;
  wire n26709_o;
  wire n26710_o;
  wire n26711_o;
  wire n26712_o;
  wire n26713_o;
  wire n26714_o;
  wire n26715_o;
  wire n26716_o;
  wire n26717_o;
  wire n26718_o;
  wire n26719_o;
  wire n26720_o;
  wire n26721_o;
  wire n26722_o;
  wire n26723_o;
  wire n26724_o;
  wire n26725_o;
  wire n26726_o;
  wire n26727_o;
  wire n26728_o;
  wire n26729_o;
  wire n26730_o;
  wire n26731_o;
  wire n26732_o;
  wire n26733_o;
  wire n26734_o;
  wire n26735_o;
  wire n26736_o;
  wire n26737_o;
  wire n26738_o;
  wire n26739_o;
  wire n26740_o;
  wire n26741_o;
  wire n26742_o;
  wire n26743_o;
  wire n26744_o;
  wire n26745_o;
  wire n26746_o;
  wire n26747_o;
  wire n26748_o;
  wire n26749_o;
  wire n26750_o;
  wire n26751_o;
  wire n26752_o;
  wire n26753_o;
  wire n26754_o;
  wire n26755_o;
  wire n26756_o;
  wire n26757_o;
  wire n26758_o;
  wire n26759_o;
  wire n26760_o;
  wire n26761_o;
  wire n26762_o;
  wire n26763_o;
  wire n26764_o;
  wire n26765_o;
  wire n26766_o;
  wire [31:0] n26767_o;
  wire [31:0] n26768_o;
  wire [31:0] n26769_o;
  wire [31:0] n26770_o;
  wire [31:0] n26771_o;
  wire [31:0] n26772_o;
  wire [31:0] n26773_o;
  wire [31:0] n26774_o;
  wire [31:0] n26775_o;
  wire [31:0] n26776_o;
  wire [31:0] n26777_o;
  wire [31:0] n26778_o;
  wire [31:0] n26779_o;
  wire [31:0] n26780_o;
  wire [31:0] n26781_o;
  wire [31:0] n26782_o;
  wire [39:0] n26783_o;
  wire [31:0] n26784_o;
  wire [31:0] n26785_o;
  wire [31:0] n26786_o;
  wire [31:0] n26787_o;
  wire [31:0] n26788_o;
  wire [31:0] n26789_o;
  wire [31:0] n26790_o;
  wire [31:0] n26791_o;
  wire [31:0] n26792_o;
  wire [31:0] n26793_o;
  wire [31:0] n26794_o;
  wire [31:0] n26795_o;
  wire [31:0] n26796_o;
  wire [31:0] n26797_o;
  wire [31:0] n26798_o;
  wire [31:0] n26799_o;
  wire [39:0] n26800_o;
  wire [31:0] n26801_o;
  wire [31:0] n26802_o;
  wire [31:0] n26803_o;
  wire [31:0] n26804_o;
  wire [31:0] n26805_o;
  wire [31:0] n26806_o;
  wire [31:0] n26807_o;
  wire [31:0] n26808_o;
  wire [31:0] n26809_o;
  wire [31:0] n26810_o;
  wire [31:0] n26811_o;
  wire [31:0] n26812_o;
  wire [31:0] n26813_o;
  wire [31:0] n26814_o;
  wire [31:0] n26815_o;
  wire [31:0] n26816_o;
  wire [39:0] n26817_o;
  wire [31:0] n26818_o;
  wire [31:0] n26819_o;
  wire [31:0] n26820_o;
  wire [31:0] n26821_o;
  wire [31:0] n26822_o;
  wire [31:0] n26823_o;
  wire [31:0] n26824_o;
  wire [31:0] n26825_o;
  wire [31:0] n26826_o;
  wire [31:0] n26827_o;
  wire [31:0] n26828_o;
  wire [31:0] n26829_o;
  wire [31:0] n26830_o;
  wire [31:0] n26831_o;
  wire [31:0] n26832_o;
  wire [31:0] n26833_o;
  wire [39:0] n26834_o;
  wire [1183:0] n26835_o;
  wire [4:0] n26836_o;
  wire n26837_o;
  wire n26838_o;
  wire n26839_o;
  wire n26840_o;
  wire n26841_o;
  wire n26842_o;
  wire n26843_o;
  wire n26844_o;
  wire n26845_o;
  wire n26846_o;
  wire n26847_o;
  wire n26848_o;
  wire n26849_o;
  wire n26850_o;
  wire n26851_o;
  wire n26852_o;
  wire n26853_o;
  wire n26854_o;
  wire n26855_o;
  wire n26856_o;
  wire n26857_o;
  wire n26858_o;
  wire n26859_o;
  wire n26860_o;
  wire n26861_o;
  wire n26862_o;
  wire n26863_o;
  wire n26864_o;
  wire n26865_o;
  wire n26866_o;
  wire n26867_o;
  wire n26868_o;
  wire n26869_o;
  wire n26870_o;
  wire n26871_o;
  wire n26872_o;
  wire n26873_o;
  wire n26874_o;
  wire n26875_o;
  wire n26876_o;
  wire n26877_o;
  wire n26878_o;
  wire n26879_o;
  wire n26880_o;
  wire n26881_o;
  wire n26882_o;
  wire n26883_o;
  wire n26884_o;
  wire n26885_o;
  wire n26886_o;
  wire n26887_o;
  wire n26888_o;
  wire n26889_o;
  wire n26890_o;
  wire n26891_o;
  wire n26892_o;
  wire n26893_o;
  wire n26894_o;
  wire n26895_o;
  wire n26896_o;
  wire n26897_o;
  wire n26898_o;
  wire n26899_o;
  wire n26900_o;
  wire n26901_o;
  wire n26902_o;
  wire n26903_o;
  wire n26904_o;
  wire n26905_o;
  wire n26906_o;
  wire [31:0] n26907_o;
  wire [31:0] n26908_o;
  wire [31:0] n26909_o;
  wire [31:0] n26910_o;
  wire [31:0] n26911_o;
  wire [31:0] n26912_o;
  wire [31:0] n26913_o;
  wire [31:0] n26914_o;
  wire [31:0] n26915_o;
  wire [31:0] n26916_o;
  wire [31:0] n26917_o;
  wire [31:0] n26918_o;
  wire [31:0] n26919_o;
  wire [31:0] n26920_o;
  wire [31:0] n26921_o;
  wire [31:0] n26922_o;
  wire [39:0] n26923_o;
  wire [31:0] n26924_o;
  wire [31:0] n26925_o;
  wire [31:0] n26926_o;
  wire [31:0] n26927_o;
  wire [31:0] n26928_o;
  wire [31:0] n26929_o;
  wire [31:0] n26930_o;
  wire [31:0] n26931_o;
  wire [31:0] n26932_o;
  wire [31:0] n26933_o;
  wire [31:0] n26934_o;
  wire [31:0] n26935_o;
  wire [31:0] n26936_o;
  wire [31:0] n26937_o;
  wire [31:0] n26938_o;
  wire [31:0] n26939_o;
  wire [39:0] n26940_o;
  wire [31:0] n26941_o;
  wire [31:0] n26942_o;
  wire [31:0] n26943_o;
  wire [31:0] n26944_o;
  wire [31:0] n26945_o;
  wire [31:0] n26946_o;
  wire [31:0] n26947_o;
  wire [31:0] n26948_o;
  wire [31:0] n26949_o;
  wire [31:0] n26950_o;
  wire [31:0] n26951_o;
  wire [31:0] n26952_o;
  wire [31:0] n26953_o;
  wire [31:0] n26954_o;
  wire [31:0] n26955_o;
  wire [31:0] n26956_o;
  wire [39:0] n26957_o;
  wire [31:0] n26958_o;
  wire [31:0] n26959_o;
  wire [31:0] n26960_o;
  wire [31:0] n26961_o;
  wire [31:0] n26962_o;
  wire [31:0] n26963_o;
  wire [31:0] n26964_o;
  wire [31:0] n26965_o;
  wire [31:0] n26966_o;
  wire [31:0] n26967_o;
  wire [31:0] n26968_o;
  wire [31:0] n26969_o;
  wire [31:0] n26970_o;
  wire [31:0] n26971_o;
  wire [31:0] n26972_o;
  wire [31:0] n26973_o;
  wire [39:0] n26974_o;
  wire [1183:0] n26975_o;
  wire [295:0] n26976_o;
  wire [295:0] n26977_o;
  wire [295:0] n26978_o;
  wire [295:0] n26979_o;
  wire [1:0] n26980_o;
  reg [295:0] n26981_o;
  wire [41:0] n26982_o;
  wire [41:0] n26983_o;
  wire [41:0] n26984_o;
  wire [41:0] n26985_o;
  wire [1:0] n26986_o;
  reg [41:0] n26987_o;
  wire [41:0] n26988_o;
  wire [41:0] n26989_o;
  wire [41:0] n26990_o;
  wire [41:0] n26991_o;
  wire [1:0] n26992_o;
  reg [41:0] n26993_o;
  wire n26994_o;
  wire n26995_o;
  wire n26996_o;
  wire n26997_o;
  wire n26998_o;
  wire n26999_o;
  wire n27000_o;
  wire n27001_o;
  wire [293:0] n27002_o;
  wire n27003_o;
  wire n27004_o;
  wire [294:0] n27005_o;
  wire n27006_o;
  wire n27007_o;
  wire [294:0] n27008_o;
  wire n27009_o;
  wire n27010_o;
  wire [294:0] n27011_o;
  wire n27012_o;
  wire n27013_o;
  wire n27014_o;
  wire [1183:0] n27015_o;
  wire n27016_o;
  wire n27017_o;
  wire n27018_o;
  wire n27019_o;
  wire n27020_o;
  wire n27021_o;
  wire n27022_o;
  wire n27023_o;
  wire [255:0] n27024_o;
  wire [37:0] n27025_o;
  wire [37:0] n27026_o;
  wire [257:0] n27027_o;
  wire [37:0] n27028_o;
  wire [37:0] n27029_o;
  wire [257:0] n27030_o;
  wire [37:0] n27031_o;
  wire [37:0] n27032_o;
  wire [257:0] n27033_o;
  wire [37:0] n27034_o;
  wire [37:0] n27035_o;
  wire [1:0] n27036_o;
  wire [1183:0] n27037_o;
  wire n27038_o;
  wire n27039_o;
  wire n27040_o;
  wire n27041_o;
  wire n27042_o;
  wire n27043_o;
  wire n27044_o;
  wire n27045_o;
  wire [294:0] n27046_o;
  wire n27047_o;
  wire n27048_o;
  wire [294:0] n27049_o;
  wire n27050_o;
  wire n27051_o;
  wire [294:0] n27052_o;
  wire n27053_o;
  wire n27054_o;
  wire [294:0] n27055_o;
  wire n27056_o;
  wire n27057_o;
  wire [1183:0] n27058_o;
  wire n27059_o;
  wire n27060_o;
  wire n27061_o;
  wire n27062_o;
  wire n27063_o;
  wire n27064_o;
  wire n27065_o;
  wire n27066_o;
  wire [293:0] n27067_o;
  wire n27068_o;
  wire n27069_o;
  wire [294:0] n27070_o;
  wire n27071_o;
  wire n27072_o;
  wire [294:0] n27073_o;
  wire n27074_o;
  wire n27075_o;
  wire [294:0] n27076_o;
  wire n27077_o;
  wire n27078_o;
  wire n27079_o;
  wire [1183:0] n27080_o;
  wire [295:0] n27081_o;
  wire [295:0] n27082_o;
  wire [295:0] n27083_o;
  wire [295:0] n27084_o;
  wire [1:0] n27085_o;
  reg [295:0] n27086_o;
  wire [295:0] n27087_o;
  wire [295:0] n27088_o;
  wire [295:0] n27089_o;
  wire [295:0] n27090_o;
  wire [1:0] n27091_o;
  reg [295:0] n27092_o;
  wire n27093_o;
  wire n27094_o;
  wire n27095_o;
  wire n27096_o;
  wire n27097_o;
  wire n27098_o;
  wire n27099_o;
  wire n27100_o;
  wire [255:0] n27101_o;
  wire [37:0] n27102_o;
  wire [37:0] n27103_o;
  wire [257:0] n27104_o;
  wire [37:0] n27105_o;
  wire [37:0] n27106_o;
  wire [257:0] n27107_o;
  wire [37:0] n27108_o;
  wire [37:0] n27109_o;
  wire [257:0] n27110_o;
  wire [37:0] n27111_o;
  wire [37:0] n27112_o;
  wire [1:0] n27113_o;
  wire [1183:0] n27114_o;
  wire [295:0] n27115_o;
  wire [295:0] n27116_o;
  wire [295:0] n27117_o;
  wire [295:0] n27118_o;
  wire [1:0] n27119_o;
  reg [295:0] n27120_o;
  wire [41:0] n27121_o;
  wire [41:0] n27122_o;
  wire [41:0] n27123_o;
  wire [41:0] n27124_o;
  wire [1:0] n27125_o;
  reg [41:0] n27126_o;
  wire n27127_o;
  wire n27128_o;
  wire n27129_o;
  wire n27130_o;
  wire n27131_o;
  wire n27132_o;
  wire n27133_o;
  wire n27134_o;
  wire [294:0] n27135_o;
  wire n27136_o;
  wire n27137_o;
  wire [294:0] n27138_o;
  wire n27139_o;
  wire n27140_o;
  wire [294:0] n27141_o;
  wire n27142_o;
  wire n27143_o;
  wire [294:0] n27144_o;
  wire n27145_o;
  wire n27146_o;
  wire [1183:0] n27147_o;
  wire n27148_o;
  wire n27149_o;
  wire n27150_o;
  wire n27151_o;
  wire n27152_o;
  wire n27153_o;
  wire n27154_o;
  wire n27155_o;
  wire [293:0] n27156_o;
  wire n27157_o;
  wire n27158_o;
  wire [294:0] n27159_o;
  wire n27160_o;
  wire n27161_o;
  wire [294:0] n27162_o;
  wire n27163_o;
  wire n27164_o;
  wire [294:0] n27165_o;
  wire n27166_o;
  wire n27167_o;
  wire n27168_o;
  wire [1183:0] n27169_o;
  wire n27170_o;
  wire n27171_o;
  wire n27172_o;
  wire n27173_o;
  wire n27174_o;
  wire n27175_o;
  wire n27176_o;
  wire n27177_o;
  wire [294:0] n27178_o;
  wire n27179_o;
  wire n27180_o;
  wire [294:0] n27181_o;
  wire n27182_o;
  wire n27183_o;
  wire [294:0] n27184_o;
  wire n27185_o;
  wire n27186_o;
  wire [294:0] n27187_o;
  wire n27188_o;
  wire n27189_o;
  wire [1183:0] n27190_o;
  wire n27191_o;
  wire n27192_o;
  wire n27193_o;
  wire n27194_o;
  wire n27195_o;
  wire n27196_o;
  wire n27197_o;
  wire n27198_o;
  wire [293:0] n27199_o;
  wire n27200_o;
  wire n27201_o;
  wire [294:0] n27202_o;
  wire n27203_o;
  wire n27204_o;
  wire [294:0] n27205_o;
  wire n27206_o;
  wire n27207_o;
  wire [294:0] n27208_o;
  wire n27209_o;
  wire n27210_o;
  wire n27211_o;
  wire [1183:0] n27212_o;
  wire [31:0] n27213_o;
  wire [31:0] n27214_o;
  wire [31:0] n27215_o;
  wire [31:0] n27216_o;
  wire [31:0] n27217_o;
  wire [31:0] n27218_o;
  wire [31:0] n27219_o;
  wire [31:0] n27220_o;
  wire [31:0] n27221_o;
  wire [31:0] n27222_o;
  wire [31:0] n27223_o;
  wire [31:0] n27224_o;
  wire [31:0] n27225_o;
  wire [31:0] n27226_o;
  wire [31:0] n27227_o;
  wire [31:0] n27228_o;
  wire [31:0] n27229_o;
  wire [31:0] n27230_o;
  wire [31:0] n27231_o;
  wire [31:0] n27232_o;
  wire [31:0] n27233_o;
  wire [31:0] n27234_o;
  wire [31:0] n27235_o;
  wire [31:0] n27236_o;
  wire [31:0] n27237_o;
  wire [31:0] n27238_o;
  wire [31:0] n27239_o;
  wire [31:0] n27240_o;
  wire [31:0] n27241_o;
  wire [31:0] n27242_o;
  wire [31:0] n27243_o;
  wire [31:0] n27244_o;
  wire [4:0] n27245_o;
  wire [1:0] n27246_o;
  reg [31:0] n27247_o;
  wire [1:0] n27248_o;
  reg [31:0] n27249_o;
  wire [1:0] n27250_o;
  reg [31:0] n27251_o;
  wire [1:0] n27252_o;
  reg [31:0] n27253_o;
  wire [1:0] n27254_o;
  reg [31:0] n27255_o;
  wire [1:0] n27256_o;
  reg [31:0] n27257_o;
  wire [1:0] n27258_o;
  reg [31:0] n27259_o;
  wire [1:0] n27260_o;
  reg [31:0] n27261_o;
  wire [1:0] n27262_o;
  reg [31:0] n27263_o;
  wire [1:0] n27264_o;
  reg [31:0] n27265_o;
  wire n27266_o;
  wire [31:0] n27267_o;
  wire [31:0] n27268_o;
  wire [31:0] n27269_o;
  wire [31:0] n27270_o;
  wire [31:0] n27271_o;
  wire [31:0] n27272_o;
  wire [31:0] n27273_o;
  wire [31:0] n27274_o;
  wire [31:0] n27275_o;
  wire [31:0] n27276_o;
  wire [31:0] n27277_o;
  wire [31:0] n27278_o;
  wire [31:0] n27279_o;
  wire [31:0] n27280_o;
  wire [31:0] n27281_o;
  wire [31:0] n27282_o;
  wire [31:0] n27283_o;
  wire [31:0] n27284_o;
  wire [31:0] n27285_o;
  wire [31:0] n27286_o;
  wire [31:0] n27287_o;
  wire [31:0] n27288_o;
  wire [31:0] n27289_o;
  wire [31:0] n27290_o;
  wire [31:0] n27291_o;
  wire [31:0] n27292_o;
  wire [31:0] n27293_o;
  wire [31:0] n27294_o;
  wire [31:0] n27295_o;
  wire [31:0] n27296_o;
  wire [31:0] n27297_o;
  wire [31:0] n27298_o;
  wire [31:0] n27299_o;
  wire [4:0] n27300_o;
  wire [1:0] n27301_o;
  reg [31:0] n27302_o;
  wire [1:0] n27303_o;
  reg [31:0] n27304_o;
  wire [1:0] n27305_o;
  reg [31:0] n27306_o;
  wire [1:0] n27307_o;
  reg [31:0] n27308_o;
  wire [1:0] n27309_o;
  reg [31:0] n27310_o;
  wire [1:0] n27311_o;
  reg [31:0] n27312_o;
  wire [1:0] n27313_o;
  reg [31:0] n27314_o;
  wire [1:0] n27315_o;
  reg [31:0] n27316_o;
  wire [1:0] n27317_o;
  reg [31:0] n27318_o;
  wire [1:0] n27319_o;
  reg [31:0] n27320_o;
  wire n27321_o;
  wire [31:0] n27322_o;
  wire [41:0] n27323_o;
  wire [41:0] n27324_o;
  wire [41:0] n27325_o;
  wire [41:0] n27326_o;
  wire [1:0] n27327_o;
  reg [41:0] n27328_o;
  assign status_o = n26670_o;
  assign mem_req_o_adr = n25201_o;
  assign mem_req_o_we = n25202_o;
  assign mem_req_o_ena = n25203_o;
  assign mem_req_o_dat = n25204_o;
  assign agent_txreq_o_av = n25206_o;
  assign agent_txreq_o_data = n25207_o;
  assign agent_txreq_o_comm = n25208_o;
  assign agent_txreq_o_we = n25209_o;
  assign agent_rxreq_o_re = n25212_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:140:5  */
  assign n25201_o = n26679_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:136:3  */
  assign n25202_o = n26679_o[9];
  assign n25203_o = n26679_o[10];
  assign n25204_o = n26679_o[42:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:704:3  */
  assign n25206_o = n26672_o[0];
  assign n25207_o = n26672_o[32:1];
  assign n25208_o = n26672_o[37:33];
  assign n25209_o = n26672_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:67:3  */
  assign n25210_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  assign n25212_o = n26674_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:68:14  */
  assign n25213_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:202:10  */
  assign tx_arbi0_grant = tx_arbi0_grant_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:203:10  */
  assign tx_arb_req = n25785_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:204:10  */
  assign tx_arb_ack = n26095_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:206:10  */
  assign r = n26695_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:206:13  */
  assign rin = n26680_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:212:3  */
  round_robin_arb_4 tx_arbi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .req_i(tx_arb_req),
    .ack_i(tx_arb_ack),
    .grant_comb_o(),
    .grant_o(tx_arbi0_grant_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:16  */
  assign n25229_o = tx_arbi0_grant[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25233_o = n25229_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25237_o = n25229_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25239_o = n25229_o ? 32'b00000000000000000000000000000011 : 32'bX;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:16  */
  assign n25240_o = tx_arbi0_grant[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25243_o = n25250_o ? 1'b0 : n25233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25245_o = n25251_o ? 1'b0 : n25237_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25246_o = n25252_o ? 32'b00000000000000000000000000000010 : n25239_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25247_o = n25240_o & n25233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25248_o = n25240_o & n25233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25249_o = n25240_o & n25233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25250_o = n25233_o & n25247_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25251_o = n25233_o & n25248_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25252_o = n25233_o & n25249_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:16  */
  assign n25253_o = tx_arbi0_grant[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25256_o = n25263_o ? 1'b0 : n25243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25258_o = n25264_o ? 1'b0 : n25245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25259_o = n25265_o ? 32'b00000000000000000000000000000001 : n25246_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25260_o = n25253_o & n25243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25261_o = n25253_o & n25243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25262_o = n25253_o & n25243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25263_o = n25243_o & n25260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25264_o = n25243_o & n25261_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25265_o = n25243_o & n25262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:16  */
  assign n25266_o = tx_arbi0_grant[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25271_o = n25277_o ? 1'b0 : n25258_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25272_o = n25278_o ? 32'b00000000000000000000000000000000 : n25259_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25274_o = n25266_o & n25256_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25275_o = n25266_o & n25256_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25277_o = n25256_o & n25274_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25278_o = n25256_o & n25275_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:183:5  */
  assign n25284_o = n25271_o ? 32'b00000000000000000000000000000000 : n25272_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:244:5  */
  assign n25285_o = n25284_o[1:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:245:45  */
  assign n25286_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:245:48  */
  assign n25287_o = n25286_o[43:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:19  */
  assign n25289_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:251:43  */
  assign n25290_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:251:46  */
  assign n25291_o = n25290_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:251:57  */
  assign n25292_o = n25291_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:251:65  */
  assign n25293_o = n25292_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:12  */
  assign n25294_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:15  */
  assign n25295_o = n25294_o[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:20  */
  assign n25297_o = 2'b11 - n25285_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:57  */
  assign n25299_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:60  */
  assign n25300_o = n25299_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:71  */
  assign n25301_o = n25300_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:44  */
  assign n25304_o = 3'b111 - n25301_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:254:51  */
  assign n25307_o = mem_rsp_i_dat[31:0];
  assign n25308_o = r[1310:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:255:43  */
  assign n25310_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:255:46  */
  assign n25311_o = n25310_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:255:57  */
  assign n25312_o = n25311_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:255:70  */
  assign n25314_o = n25312_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:256:43  */
  assign n25315_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:256:46  */
  assign n25316_o = n25315_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:256:57  */
  assign n25317_o = n25316_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:256:68  */
  assign n25319_o = n25317_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:257:43  */
  assign n25320_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:257:46  */
  assign n25321_o = n25320_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:257:57  */
  assign n25322_o = n25321_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:257:69  */
  assign n25324_o = n25322_o - 4'b0001;
  assign n25325_o = {n25314_o, n25324_o};
  assign n25326_o = r[12:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25327_o = n25333_o ? n25319_o : n25326_o;
  assign n25328_o = r[29:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25329_o = n25335_o ? n25325_o : n25328_o;
  assign n25330_o = r[1310:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25331_o = n25339_o ? n26835_o : n25330_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25333_o = n25289_o & n25295_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25335_o = n25289_o & n25295_o;
  assign n25336_o = r[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25337_o = n25289_o ? n25293_o : n25336_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25339_o = n25289_o & n25295_o;
  assign n25341_o = r[2:0];
  assign n25343_o = r[22:13];
  assign n25345_o = r[80:30];
  assign n25346_o = r[1342:1311];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:10  */
  assign n25348_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:13  */
  assign n25349_o = n25348_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:24  */
  assign n25350_o = n25349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:51  */
  assign n25351_o = n25213_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:54  */
  assign n25352_o = ~n25351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:33  */
  assign n25353_o = n25350_o & n25352_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:18  */
  assign n25355_o = 2'b11 - n25287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:55  */
  assign n25357_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:58  */
  assign n25358_o = n25357_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:69  */
  assign n25359_o = n25358_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:42  */
  assign n25362_o = 3'b111 - n25359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:266:55  */
  assign n25365_o = n25213_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:267:43  */
  assign n25367_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:267:46  */
  assign n25368_o = n25367_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:267:57  */
  assign n25369_o = n25368_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:267:70  */
  assign n25371_o = n25369_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:268:43  */
  assign n25372_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:268:46  */
  assign n25373_o = n25372_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:268:57  */
  assign n25374_o = n25373_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:268:68  */
  assign n25376_o = n25374_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:269:43  */
  assign n25377_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:269:46  */
  assign n25378_o = n25377_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:269:57  */
  assign n25379_o = n25378_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:269:69  */
  assign n25381_o = n25379_o - 4'b0001;
  assign n25382_o = {n25371_o, n25381_o};
  assign n25383_o = r[94:85];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25384_o = n25353_o ? n25376_o : n25383_o;
  assign n25385_o = r[111:105];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25386_o = n25353_o ? n25382_o : n25385_o;
  assign n25389_o = r[84:82];
  assign n25390_o = r[126:112];
  assign n25391_o = r[104:95];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:10  */
  assign n25392_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:13  */
  assign n25393_o = n25392_o[79:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:24  */
  assign n25394_o = n25393_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:39  */
  assign n25395_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:42  */
  assign n25396_o = n25395_o[79:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:53  */
  assign n25397_o = n25396_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:56  */
  assign n25398_o = ~n25397_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:33  */
  assign n25399_o = n25394_o & n25398_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:276:43  */
  assign n25400_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:276:46  */
  assign n25401_o = n25400_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:276:57  */
  assign n25402_o = n25401_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:276:70  */
  assign n25404_o = n25402_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:277:43  */
  assign n25405_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:277:46  */
  assign n25406_o = n25405_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:277:57  */
  assign n25407_o = n25406_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:277:68  */
  assign n25409_o = n25407_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:278:43  */
  assign n25410_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:278:46  */
  assign n25411_o = n25410_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:278:57  */
  assign n25412_o = n25411_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:278:69  */
  assign n25414_o = n25412_o - 4'b0001;
  assign n25415_o = {n25404_o, n25414_o, n25409_o};
  assign n25416_o = {n25329_o, n25343_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n25417_o = n25399_o ? n25415_o : n25416_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:19  */
  assign n25418_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:12  */
  assign n25419_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:15  */
  assign n25420_o = n25419_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:26  */
  assign n25421_o = n25420_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:34  */
  assign n25422_o = n25421_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:286:43  */
  assign n25423_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:286:46  */
  assign n25424_o = n25423_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:286:57  */
  assign n25425_o = n25424_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:286:70  */
  assign n25427_o = n25425_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:287:43  */
  assign n25428_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:287:46  */
  assign n25429_o = n25428_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:287:57  */
  assign n25430_o = n25429_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:287:68  */
  assign n25432_o = n25430_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:288:43  */
  assign n25433_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:288:46  */
  assign n25434_o = n25433_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:288:57  */
  assign n25435_o = n25434_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:288:69  */
  assign n25437_o = n25435_o - 4'b0001;
  assign n25438_o = {n25427_o, n25437_o, n25432_o};
  assign n25439_o = {n25386_o, n25391_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n25440_o = n25422_o ? n25438_o : n25439_o;
  assign n25441_o = {n25386_o, n25391_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n25442_o = n25418_o ? n25440_o : n25441_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:16  */
  assign n25443_o = ctrl_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:20  */
  assign n25444_o = n25443_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:50  */
  assign n25445_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:54  */
  assign n25446_o = n25445_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:61  */
  assign n25448_o = n25446_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:32  */
  assign n25449_o = n25444_o & n25448_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:65  */
  assign n25452_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:69  */
  assign n25453_o = n25452_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:65  */
  assign n25454_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:69  */
  assign n25455_o = n25454_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:65  */
  assign n25456_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:69  */
  assign n25457_o = n25456_o[24:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:60  */
  assign n25458_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:64  */
  assign n25459_o = n25458_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:51  */
  assign n25460_o = ~n25459_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:26  */
  assign n25462_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:30  */
  assign n25463_o = n25462_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:37  */
  assign n25465_o = $unsigned(n25463_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:306:74  */
  assign n25466_o = cfg_i[154:151];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:9  */
  assign n25467_o = n25465_o ? n25466_o : 4'b1000;
  assign n25468_o = {n25467_o, n25455_o, n25453_o};
  assign n25469_o = {n25460_o, n25457_o};
  assign n25470_o = {1'b1, 1'b1};
  assign n25471_o = n26975_o[1167:1144];
  assign n25472_o = n26835_o[1167:1144];
  assign n25473_o = r[1294:1271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25474_o = n25339_o ? n25472_o : n25473_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25475_o = n25353_o ? n25471_o : n25474_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25476_o = n25449_o ? n25468_o : n25475_o;
  assign n25477_o = n26975_o[1180:1171];
  assign n25478_o = n26835_o[1180:1171];
  assign n25479_o = r[1307:1298];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25480_o = n25339_o ? n25478_o : n25479_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25481_o = n25353_o ? n25477_o : n25480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25482_o = n25449_o ? n25469_o : n25481_o;
  assign n25483_o = n26975_o[1183:1182];
  assign n25484_o = n26835_o[1183:1182];
  assign n25485_o = r[1310:1309];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25486_o = n25339_o ? n25484_o : n25485_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25487_o = n25353_o ? n25483_o : n25486_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25488_o = n25449_o ? n25470_o : n25487_o;
  assign n25504_o = n26975_o[1170:1168];
  assign n25505_o = n26835_o[1170:1168];
  assign n25506_o = r[1297:1295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25507_o = n25339_o ? n25505_o : n25506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25508_o = n25353_o ? n25504_o : n25507_o;
  assign n25509_o = n26975_o[1181];
  assign n25510_o = n26835_o[1181];
  assign n25511_o = r[1308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25512_o = n25339_o ? n25510_o : n25511_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25513_o = n25353_o ? n25509_o : n25512_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:16  */
  assign n25514_o = ctrl_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:20  */
  assign n25515_o = n25514_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:50  */
  assign n25516_o = cfg_i[125:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:54  */
  assign n25517_o = n25516_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:61  */
  assign n25519_o = n25517_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:32  */
  assign n25520_o = n25515_o & n25519_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:65  */
  assign n25523_o = cfg_i[125:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:69  */
  assign n25524_o = n25523_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:65  */
  assign n25525_o = cfg_i[125:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:69  */
  assign n25526_o = n25525_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:65  */
  assign n25527_o = cfg_i[125:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:69  */
  assign n25528_o = n25527_o[24:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:60  */
  assign n25529_o = cfg_i[125:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:64  */
  assign n25530_o = n25529_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:51  */
  assign n25531_o = ~n25530_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:26  */
  assign n25533_o = cfg_i[125:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:30  */
  assign n25534_o = n25533_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:37  */
  assign n25536_o = $unsigned(n25534_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:306:74  */
  assign n25537_o = cfg_i[112:109];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:9  */
  assign n25538_o = n25536_o ? n25537_o : 4'b1000;
  assign n25539_o = {n25538_o, n25526_o, n25524_o};
  assign n25540_o = {n25531_o, n25528_o};
  assign n25541_o = {1'b1, 1'b1};
  assign n25542_o = n26975_o[871:848];
  assign n25543_o = n26835_o[871:848];
  assign n25544_o = r[998:975];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25545_o = n25339_o ? n25543_o : n25544_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25546_o = n25353_o ? n25542_o : n25545_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25547_o = n25520_o ? n25539_o : n25546_o;
  assign n25548_o = n26975_o[884:875];
  assign n25549_o = n26835_o[884:875];
  assign n25550_o = r[1011:1002];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25551_o = n25339_o ? n25549_o : n25550_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25552_o = n25353_o ? n25548_o : n25551_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25553_o = n25520_o ? n25540_o : n25552_o;
  assign n25554_o = n26975_o[887:886];
  assign n25555_o = n26835_o[887:886];
  assign n25556_o = r[1014:1013];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25557_o = n25339_o ? n25555_o : n25556_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25558_o = n25353_o ? n25554_o : n25557_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25559_o = n25520_o ? n25541_o : n25558_o;
  assign n25575_o = n26975_o[874:872];
  assign n25576_o = n26835_o[874:872];
  assign n25577_o = r[1001:999];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25578_o = n25339_o ? n25576_o : n25577_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25579_o = n25353_o ? n25575_o : n25578_o;
  assign n25580_o = n26975_o[1143:888];
  assign n25581_o = n26835_o[1143:888];
  assign n25582_o = r[1270:1015];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25583_o = n25339_o ? n25581_o : n25582_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25584_o = n25353_o ? n25580_o : n25583_o;
  assign n25585_o = n26975_o[885];
  assign n25586_o = n26835_o[885];
  assign n25587_o = r[1012];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25588_o = n25339_o ? n25586_o : n25587_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25589_o = n25353_o ? n25585_o : n25588_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:16  */
  assign n25590_o = ctrl_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:20  */
  assign n25591_o = n25590_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:50  */
  assign n25592_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:54  */
  assign n25593_o = n25592_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:61  */
  assign n25595_o = n25593_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:32  */
  assign n25596_o = n25591_o & n25595_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:65  */
  assign n25599_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:69  */
  assign n25600_o = n25599_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:65  */
  assign n25601_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:69  */
  assign n25602_o = n25601_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:65  */
  assign n25603_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:69  */
  assign n25604_o = n25603_o[24:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:60  */
  assign n25605_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:64  */
  assign n25606_o = n25605_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:51  */
  assign n25607_o = ~n25606_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:26  */
  assign n25609_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:30  */
  assign n25610_o = n25609_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:37  */
  assign n25612_o = $unsigned(n25610_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:306:74  */
  assign n25613_o = cfg_i[70:67];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:9  */
  assign n25614_o = n25612_o ? n25613_o : 4'b1000;
  assign n25615_o = {n25614_o, n25602_o, n25600_o};
  assign n25616_o = {n25607_o, n25604_o};
  assign n25617_o = {1'b1, 1'b1};
  assign n25618_o = n26975_o[575:552];
  assign n25619_o = n26835_o[575:552];
  assign n25620_o = r[702:679];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25621_o = n25339_o ? n25619_o : n25620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25622_o = n25353_o ? n25618_o : n25621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25623_o = n25596_o ? n25615_o : n25622_o;
  assign n25624_o = n26975_o[588:579];
  assign n25625_o = n26835_o[588:579];
  assign n25626_o = r[715:706];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25627_o = n25339_o ? n25625_o : n25626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25628_o = n25353_o ? n25624_o : n25627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25629_o = n25596_o ? n25616_o : n25628_o;
  assign n25630_o = n26975_o[591:590];
  assign n25631_o = n26835_o[591:590];
  assign n25632_o = r[718:717];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25633_o = n25339_o ? n25631_o : n25632_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25634_o = n25353_o ? n25630_o : n25633_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25635_o = n25596_o ? n25617_o : n25634_o;
  assign n25651_o = n26975_o[578:576];
  assign n25652_o = n26835_o[578:576];
  assign n25653_o = r[705:703];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25654_o = n25339_o ? n25652_o : n25653_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25655_o = n25353_o ? n25651_o : n25654_o;
  assign n25656_o = n26975_o[847:592];
  assign n25657_o = n26835_o[847:592];
  assign n25658_o = r[974:719];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25659_o = n25339_o ? n25657_o : n25658_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25660_o = n25353_o ? n25656_o : n25659_o;
  assign n25661_o = n26975_o[589];
  assign n25662_o = n26835_o[589];
  assign n25663_o = r[716];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25664_o = n25339_o ? n25662_o : n25663_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25665_o = n25353_o ? n25661_o : n25664_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:16  */
  assign n25666_o = ctrl_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:20  */
  assign n25667_o = n25666_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:50  */
  assign n25668_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:54  */
  assign n25669_o = n25668_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:61  */
  assign n25671_o = n25669_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:32  */
  assign n25672_o = n25667_o & n25671_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:65  */
  assign n25675_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:69  */
  assign n25676_o = n25675_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:65  */
  assign n25677_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:69  */
  assign n25678_o = n25677_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:65  */
  assign n25679_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:69  */
  assign n25680_o = n25679_o[24:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:60  */
  assign n25681_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:64  */
  assign n25682_o = n25681_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:51  */
  assign n25683_o = ~n25682_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:26  */
  assign n25685_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:30  */
  assign n25686_o = n25685_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:37  */
  assign n25688_o = $unsigned(n25686_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:306:74  */
  assign n25689_o = cfg_i[28:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:9  */
  assign n25690_o = n25688_o ? n25689_o : 4'b1000;
  assign n25691_o = {n25690_o, n25678_o, n25676_o};
  assign n25692_o = {n25683_o, n25680_o};
  assign n25693_o = {1'b1, 1'b1};
  assign n25694_o = n26975_o[279:256];
  assign n25695_o = n26835_o[279:256];
  assign n25696_o = r[406:383];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25697_o = n25339_o ? n25695_o : n25696_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25698_o = n25353_o ? n25694_o : n25697_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25699_o = n25672_o ? n25691_o : n25698_o;
  assign n25700_o = n26975_o[292:283];
  assign n25701_o = n26835_o[292:283];
  assign n25702_o = r[419:410];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25703_o = n25339_o ? n25701_o : n25702_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25704_o = n25353_o ? n25700_o : n25703_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25705_o = n25672_o ? n25692_o : n25704_o;
  assign n25706_o = n26975_o[295:294];
  assign n25707_o = n26835_o[295:294];
  assign n25708_o = r[422:421];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25709_o = n25339_o ? n25707_o : n25708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25710_o = n25353_o ? n25706_o : n25709_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25711_o = n25672_o ? n25693_o : n25710_o;
  assign n25717_o = n26975_o[255:0];
  assign n25718_o = n26835_o[255:0];
  assign n25719_o = r[382:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25720_o = n25339_o ? n25718_o : n25719_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25721_o = n25353_o ? n25717_o : n25720_o;
  assign n25727_o = n26975_o[282:280];
  assign n25728_o = n26835_o[282:280];
  assign n25729_o = r[409:407];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25730_o = n25339_o ? n25728_o : n25729_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25731_o = n25353_o ? n25727_o : n25730_o;
  assign n25732_o = n26975_o[551:296];
  assign n25733_o = n26835_o[551:296];
  assign n25734_o = r[678:423];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25735_o = n25339_o ? n25733_o : n25734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25736_o = n25353_o ? n25732_o : n25735_o;
  assign n25737_o = n26975_o[293];
  assign n25738_o = n26835_o[293];
  assign n25739_o = r[420];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25740_o = n25339_o ? n25738_o : n25739_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25741_o = n25353_o ? n25737_o : n25740_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:315:39  */
  assign n25743_o = r[1310:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:22  */
  assign n25749_o = n25743_o[1183:888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:26  */
  assign n25750_o = n25749_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:43  */
  assign n25751_o = n25743_o[1183:888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:47  */
  assign n25752_o = n25751_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:58  */
  assign n25753_o = n25752_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:66  */
  assign n25754_o = n25753_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:37  */
  assign n25755_o = ~n25754_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:33  */
  assign n25756_o = n25750_o & n25755_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:22  */
  assign n25759_o = n25743_o[887:592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:26  */
  assign n25760_o = n25759_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:43  */
  assign n25761_o = n25743_o[887:592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:47  */
  assign n25762_o = n25761_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:58  */
  assign n25763_o = n25762_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:66  */
  assign n25764_o = n25763_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:37  */
  assign n25765_o = ~n25764_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:33  */
  assign n25766_o = n25760_o & n25765_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:22  */
  assign n25768_o = n25743_o[591:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:26  */
  assign n25769_o = n25768_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:43  */
  assign n25770_o = n25743_o[591:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:47  */
  assign n25771_o = n25770_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:58  */
  assign n25772_o = n25771_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:66  */
  assign n25773_o = n25772_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:37  */
  assign n25774_o = ~n25773_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:33  */
  assign n25775_o = n25769_o & n25774_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:22  */
  assign n25777_o = n25743_o[295:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:26  */
  assign n25778_o = n25777_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:43  */
  assign n25779_o = n25743_o[295:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:47  */
  assign n25780_o = n25779_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:58  */
  assign n25781_o = n25780_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:66  */
  assign n25782_o = n25781_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:37  */
  assign n25783_o = ~n25782_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:33  */
  assign n25784_o = n25778_o & n25783_o;
  assign n25785_o = {n25784_o, n25775_o, n25766_o, n25756_o};
  assign n25786_o = {n25346_o, n25488_o, n25513_o, n25482_o, n25508_o, n25476_o, n25584_o, n25559_o, n25589_o, n25553_o, n25579_o, n25547_o, n25660_o, n25635_o, n25665_o, n25629_o, n25655_o, n25623_o, n25736_o, n25711_o, n25741_o, n25705_o, n25731_o, n25699_o, n25721_o, n25390_o, n25442_o, n25384_o, n25389_o, n25337_o, n25345_o, n25417_o, n25327_o, n25341_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:12  */
  assign n25787_o = n25786_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:15  */
  assign n25788_o = n25787_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:321:57  */
  assign n25790_o = n25785_o != 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:321:31  */
  assign n25792_o = n25790_o ? 3'b001 : n25341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:321:7  */
  assign n25794_o = n25788_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:78  */
  assign n25796_o = 2'b11 - n25285_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:77  */
  assign n25798_o = {n25346_o, n25488_o, n25513_o, n25482_o, n25508_o, n25476_o, n25584_o, n25559_o, n25589_o, n25553_o, n25579_o, n25547_o, n25660_o, n25635_o, n25665_o, n25629_o, n25655_o, n25623_o, n25736_o, n25711_o, n25741_o, n25705_o, n25731_o, n25699_o, n25721_o, n25390_o, n25442_o, n25384_o, n25389_o, n25337_o, n25345_o, n25417_o, n25327_o, n25341_o};
  assign n25802_o = n26981_o[293:280];
  assign n25803_o = n26981_o[275:256];
  assign n25804_o = r[80:41];
  assign n25805_o = {n25346_o, n25488_o, n25513_o, n25482_o, n25508_o, n25476_o, n25584_o, n25559_o, n25589_o, n25553_o, n25579_o, n25547_o, n25660_o, n25635_o, n25665_o, n25629_o, n25655_o, n25623_o, n25736_o, n25711_o, n25741_o, n25705_o, n25731_o, n25699_o, n25721_o, n25390_o, n25442_o, n25384_o, n25389_o, n25337_o, n25804_o, n25802_o, 4'b1000, n25803_o, n25341_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:328:36  */
  assign n25806_o = n25805_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:328:39  */
  assign n25807_o = n25806_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:328:50  */
  assign n25808_o = n25807_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:328:61  */
  assign n25810_o = $unsigned(n25808_o) < $unsigned(10'b0000001000);
  assign n25811_o = r[80:41];
  assign n25812_o = {n25346_o, n25488_o, n25513_o, n25482_o, n25508_o, n25476_o, n25584_o, n25559_o, n25589_o, n25553_o, n25579_o, n25547_o, n25660_o, n25635_o, n25665_o, n25629_o, n25655_o, n25623_o, n25736_o, n25711_o, n25741_o, n25705_o, n25731_o, n25699_o, n25721_o, n25390_o, n25442_o, n25384_o, n25389_o, n25337_o, n25811_o, n25802_o, 4'b1000, n25803_o, n25341_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:329:93  */
  assign n25813_o = n25812_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:328:31  */
  assign n25814_o = n25810_o ? n25813_o : 4'b1000;
  assign n25817_o = n26981_o[292:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:336:56  */
  assign n25819_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:336:59  */
  assign n25820_o = n25819_o[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:336:51  */
  assign n25821_o = mem_wait_i | n25820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:336:31  */
  assign n25825_o = n25821_o ? 3'b010 : 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:336:31  */
  assign n25826_o = n25821_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:336:31  */
  assign n25827_o = n25821_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:7  */
  assign n25829_o = n25788_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:45  */
  assign n25830_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:57  */
  assign n25831_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:60  */
  assign n25832_o = n25831_o[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:69  */
  assign n25833_o = ~n25832_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:51  */
  assign n25834_o = n25830_o & n25833_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:31  */
  assign n25838_o = n25834_o ? 3'b011 : n25341_o;
  assign n25839_o = r[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:31  */
  assign n25840_o = n25834_o ? 1'b1 : n25839_o;
  assign n25841_o = r[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:31  */
  assign n25842_o = n25834_o ? 1'b1 : n25841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:7  */
  assign n25844_o = n25788_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:45  */
  assign n25845_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:42  */
  assign n25847_o = 2'b11 - n25285_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:54  */
  assign n25850_o = n26987_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:65  */
  assign n25851_o = ~n25850_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:350:69  */
  assign n25852_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:350:72  */
  assign n25853_o = n25852_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:350:83  */
  assign n25854_o = n25853_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:350:91  */
  assign n25855_o = n25854_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:350:96  */
  assign n25857_o = n25855_o + 9'b000000001;
  assign n25858_o = r[38:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:33  */
  assign n25859_o = n25851_o ? n25857_o : n25858_o;
  assign n25860_o = r[80:39];
  assign n25861_o = {n25346_o, n25488_o, n25513_o, n25482_o, n25508_o, n25476_o, n25584_o, n25559_o, n25589_o, n25553_o, n25579_o, n25547_o, n25660_o, n25635_o, n25665_o, n25629_o, n25655_o, n25623_o, n25736_o, n25711_o, n25741_o, n25705_o, n25731_o, n25699_o, n25721_o, n25390_o, n25442_o, n25384_o, n25389_o, n25337_o, n25860_o, n25859_o, n25417_o, n25327_o, n25341_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:353:38  */
  assign n25862_o = n25861_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:353:41  */
  assign n25863_o = n25862_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:353:52  */
  assign n25864_o = n25863_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:353:64  */
  assign n25866_o = n25864_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n25870_o = n25875_o ? 3'b100 : n25341_o;
  assign n25871_o = r[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n25872_o = n25879_o ? 1'b0 : n25871_o;
  assign n25873_o = r[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n25874_o = n25881_o ? 1'b0 : n25873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n25875_o = n25845_o & n25866_o;
  assign n25876_o = r[38:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n25877_o = n25845_o ? n25859_o : n25876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n25879_o = n25845_o & n25866_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n25881_o = n25845_o & n25866_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:7  */
  assign n25883_o = n25788_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:360:45  */
  assign n25884_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:363:73  */
  assign n25888_o = 2'b11 - n25285_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:363:85  */
  assign n25891_o = n26993_o[41:37];
  assign n25895_o = n25415_o[9:0];
  assign n25896_o = n25416_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n25897_o = n25399_o ? n25895_o : n25896_o;
  assign n25898_o = r[40:30];
  assign n25899_o = r[73:42];
  assign n25900_o = r[80];
  assign n25901_o = {n25346_o, n25488_o, n25513_o, n25482_o, n25508_o, n25476_o, n25584_o, n25559_o, n25589_o, n25553_o, n25579_o, n25547_o, n25660_o, n25635_o, n25665_o, n25629_o, n25655_o, n25623_o, n25736_o, n25711_o, n25741_o, n25705_o, n25731_o, n25699_o, n25721_o, n25390_o, n25442_o, n25384_o, n25389_o, n25337_o, n25900_o, 1'b1, n25891_o, n25899_o, 1'b1, n25898_o, 3'b000, 4'b1000, n25897_o, n25327_o, 3'b110};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:368:38  */
  assign n25902_o = n25901_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:368:41  */
  assign n25903_o = n25902_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:368:52  */
  assign n25904_o = n25903_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:368:63  */
  assign n25906_o = $unsigned(n25904_o) < $unsigned(10'b0000001000);
  assign n25907_o = n25415_o[9:0];
  assign n25908_o = n25416_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n25909_o = n25399_o ? n25907_o : n25908_o;
  assign n25910_o = r[40:30];
  assign n25911_o = r[73:42];
  assign n25912_o = r[80];
  assign n25913_o = {n25346_o, n25488_o, n25513_o, n25482_o, n25508_o, n25476_o, n25584_o, n25559_o, n25589_o, n25553_o, n25579_o, n25547_o, n25660_o, n25635_o, n25665_o, n25629_o, n25655_o, n25623_o, n25736_o, n25711_o, n25741_o, n25705_o, n25731_o, n25699_o, n25721_o, n25390_o, n25442_o, n25384_o, n25389_o, n25337_o, n25912_o, 1'b1, n25891_o, n25911_o, 1'b1, n25910_o, 3'b000, 4'b1000, n25909_o, n25327_o, 3'b110};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:369:93  */
  assign n25914_o = n25913_o[16:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:368:33  */
  assign n25915_o = n25906_o ? n25914_o : 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:372:50  */
  assign n25916_o = n25210_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:372:33  */
  assign n25919_o = n25916_o ? 3'b101 : 3'b110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:372:33  */
  assign n25920_o = n25916_o ? 1'b0 : 1'b1;
  assign n25921_o = {3'b000, n25915_o};
  assign n25922_o = {n25920_o, n25891_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:360:31  */
  assign n25923_o = n25884_o ? n25919_o : n25341_o;
  assign n25924_o = n25415_o[16:10];
  assign n25925_o = n25416_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n25926_o = n25399_o ? n25924_o : n25925_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:360:31  */
  assign n25927_o = n25884_o ? n25921_o : n25926_o;
  assign n25928_o = r[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:360:31  */
  assign n25929_o = n25884_o ? 1'b1 : n25928_o;
  assign n25930_o = r[79:74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:360:31  */
  assign n25931_o = n25884_o ? n25922_o : n25930_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:360:7  */
  assign n25933_o = n25788_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:378:48  */
  assign n25934_o = n25210_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:378:53  */
  assign n25935_o = ~n25934_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:378:31  */
  assign n25938_o = n25935_o ? 3'b110 : n25341_o;
  assign n25939_o = r[79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:378:31  */
  assign n25940_o = n25935_o ? 1'b1 : n25939_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:378:7  */
  assign n25942_o = n25788_o == 3'b101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:48  */
  assign n25944_o = n25210_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:65  */
  assign n25945_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:68  */
  assign n25946_o = n25945_o[79:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:79  */
  assign n25947_o = n25946_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:106  */
  assign n25948_o = n25210_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:88  */
  assign n25949_o = n25947_o & n25948_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:59  */
  assign n25950_o = n25944_o | n25949_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:31  */
  assign n25953_o = n25950_o ? 1'b0 : 1'b1;
  assign n25954_o = r[40:30];
  assign n25955_o = r[78:42];
  assign n25956_o = r[80];
  assign n25957_o = {n25346_o, n25488_o, n25513_o, n25482_o, n25508_o, n25476_o, n25584_o, n25559_o, n25589_o, n25553_o, n25579_o, n25547_o, n25660_o, n25635_o, n25665_o, n25629_o, n25655_o, n25623_o, n25736_o, n25711_o, n25741_o, n25705_o, n25731_o, n25699_o, n25721_o, n25390_o, n25442_o, n25384_o, n25389_o, n25337_o, n25956_o, n25953_o, n25955_o, 1'b0, n25954_o, n25417_o, n25327_o, n25341_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:36  */
  assign n25958_o = n25957_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:39  */
  assign n25959_o = n25958_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:50  */
  assign n25960_o = n25959_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:62  */
  assign n25962_o = n25960_o == 4'b0001;
  assign n25963_o = r[40:30];
  assign n25964_o = r[78:42];
  assign n25965_o = r[80];
  assign n25966_o = {n25346_o, n25488_o, n25513_o, n25482_o, n25508_o, n25476_o, n25584_o, n25559_o, n25589_o, n25553_o, n25579_o, n25547_o, n25660_o, n25635_o, n25665_o, n25629_o, n25655_o, n25623_o, n25736_o, n25711_o, n25741_o, n25705_o, n25731_o, n25699_o, n25721_o, n25390_o, n25442_o, n25384_o, n25389_o, n25337_o, n25965_o, n25953_o, n25964_o, 1'b0, n25963_o, n25417_o, n25327_o, n25341_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:72  */
  assign n25967_o = n25966_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:75  */
  assign n25968_o = n25967_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:86  */
  assign n25969_o = n25968_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:97  */
  assign n25971_o = n25969_o == 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:66  */
  assign n25972_o = n25962_o & n25971_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:44  */
  assign n25974_o = 2'b11 - n25285_o;
  assign n25976_o = {n25488_o, n25513_o, n25482_o, n25508_o, n25476_o, n25584_o, n25559_o, n25589_o, n25553_o, n25579_o, n25547_o, n25660_o, n25635_o, n25665_o, n25629_o, n25655_o, n25623_o, n25736_o, n25711_o, n25741_o, n25705_o, n25731_o, n25699_o, n25721_o};
  assign n25979_o = {n25488_o, n25513_o, n25482_o, n25508_o, n25476_o, n25584_o, n25559_o, n25589_o, n25553_o, n25579_o, n25547_o, n25660_o, n25635_o, n25665_o, n25629_o, n25655_o, n25623_o, n25736_o, n25711_o, n25741_o, n25705_o, n25731_o, n25699_o, n25721_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:31  */
  assign n25980_o = n25972_o ? n27015_o : n25979_o;
  assign n25981_o = r[40:30];
  assign n25982_o = r[78:42];
  assign n25983_o = r[80];
  assign n25984_o = {n25346_o, n25980_o, n25390_o, n25442_o, n25384_o, n25389_o, n25337_o, n25983_o, n25953_o, n25982_o, 1'b0, n25981_o, n25417_o, n25327_o, n25341_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:36  */
  assign n25985_o = n25984_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:39  */
  assign n25986_o = n25985_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:50  */
  assign n25987_o = n25986_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:62  */
  assign n25989_o = n25987_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:44  */
  assign n25992_o = 2'b11 - n25285_o;
  assign n25994_o = n25415_o[13:0];
  assign n25995_o = n25416_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n25996_o = n25399_o ? n25994_o : n25995_o;
  assign n25997_o = r[40:30];
  assign n25998_o = r[78:42];
  assign n25999_o = r[80];
  assign n26000_o = {n25346_o, n25980_o, n25390_o, n25442_o, n25384_o, n25389_o, n25337_o, n25999_o, n25953_o, n25998_o, 1'b0, n25997_o, 3'b000, n25996_o, n25327_o, n25341_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:75  */
  assign n26001_o = n26000_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:78  */
  assign n26002_o = n26001_o[40:3];
  assign n26006_o = n25415_o[13:0];
  assign n26007_o = n25416_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n26008_o = n25399_o ? n26006_o : n26007_o;
  assign n26009_o = r[40:30];
  assign n26010_o = r[78:42];
  assign n26011_o = r[80];
  assign n26012_o = {n25346_o, n27037_o, n25390_o, n25442_o, n25384_o, n25389_o, n25337_o, n26011_o, 1'b0, n26010_o, 1'b0, n26009_o, 3'b000, n26008_o, n25327_o, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:406:38  */
  assign n26013_o = n26012_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:406:41  */
  assign n26014_o = n26013_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:406:52  */
  assign n26015_o = n26014_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:406:63  */
  assign n26017_o = n26015_o == 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:46  */
  assign n26019_o = 2'b11 - n25285_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:46  */
  assign n26024_o = 2'b11 - n25285_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:406:33  */
  assign n26029_o = n26017_o ? 3'b000 : 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:406:33  */
  assign n26030_o = n26017_o ? n27080_o : n27037_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:31  */
  assign n26031_o = n25989_o ? n26029_o : n25341_o;
  assign n26032_o = n25415_o[16:14];
  assign n26033_o = n25416_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n26034_o = n25399_o ? n26032_o : n26033_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:31  */
  assign n26035_o = n25989_o ? 3'b000 : n26034_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:31  */
  assign n26036_o = n25989_o ? 1'b0 : n25953_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:31  */
  assign n26037_o = n25989_o ? n26030_o : n25980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:31  */
  assign n26040_o = n25989_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:383:7  */
  assign n26042_o = n25788_o == 3'b110;
  assign n26043_o = {n26042_o, n25942_o, n25933_o, n25883_o, n25844_o, n25829_o, n25794_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26043_o)
      7'b1000000: n26044_o = n26031_o;
      7'b0100000: n26044_o = n25938_o;
      7'b0010000: n26044_o = n25923_o;
      7'b0001000: n26044_o = n25870_o;
      7'b0000100: n26044_o = n25838_o;
      7'b0000010: n26044_o = n25825_o;
      7'b0000001: n26044_o = n25792_o;
      default: n26044_o = n25341_o;
    endcase
  assign n26045_o = n25415_o[9:0];
  assign n26046_o = n25416_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n26047_o = n25399_o ? n26045_o : n26046_o;
  assign n26048_o = {n26047_o, n25327_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26043_o)
      7'b1000000: n26049_o = n26048_o;
      7'b0100000: n26049_o = n26048_o;
      7'b0010000: n26049_o = n26048_o;
      7'b0001000: n26049_o = n26048_o;
      7'b0000100: n26049_o = n26048_o;
      7'b0000010: n26049_o = n25803_o;
      7'b0000001: n26049_o = n26048_o;
      default: n26049_o = n26048_o;
    endcase
  assign n26050_o = n25927_o[3:0];
  assign n26051_o = n25415_o[13:10];
  assign n26052_o = n25416_o[13:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n26053_o = n25399_o ? n26051_o : n26052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26043_o)
      7'b1000000: n26054_o = n26053_o;
      7'b0100000: n26054_o = n26053_o;
      7'b0010000: n26054_o = n26050_o;
      7'b0001000: n26054_o = n26053_o;
      7'b0000100: n26054_o = n26053_o;
      7'b0000010: n26054_o = n25814_o;
      7'b0000001: n26054_o = n26053_o;
      default: n26054_o = n26053_o;
    endcase
  assign n26055_o = n25817_o[2:0];
  assign n26056_o = n25927_o[6:4];
  assign n26057_o = n25415_o[16:14];
  assign n26058_o = n25416_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n26059_o = n25399_o ? n26057_o : n26058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26043_o)
      7'b1000000: n26060_o = n26035_o;
      7'b0100000: n26060_o = n26059_o;
      7'b0010000: n26060_o = n26056_o;
      7'b0001000: n26060_o = n26059_o;
      7'b0000100: n26060_o = n26059_o;
      7'b0000010: n26060_o = n26055_o;
      7'b0000001: n26060_o = n26059_o;
      default: n26060_o = n26059_o;
    endcase
  assign n26061_o = n25817_o[11:3];
  assign n26062_o = r[38:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26043_o)
      7'b1000000: n26063_o = n26062_o;
      7'b0100000: n26063_o = n26062_o;
      7'b0010000: n26063_o = n26062_o;
      7'b0001000: n26063_o = n25877_o;
      7'b0000100: n26063_o = n26062_o;
      7'b0000010: n26063_o = n26061_o;
      7'b0000001: n26063_o = n26062_o;
      default: n26063_o = n26062_o;
    endcase
  assign n26064_o = n25817_o[12];
  assign n26065_o = r[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26043_o)
      7'b1000000: n26066_o = n26065_o;
      7'b0100000: n26066_o = n26065_o;
      7'b0010000: n26066_o = n26065_o;
      7'b0001000: n26066_o = n26065_o;
      7'b0000100: n26066_o = n26065_o;
      7'b0000010: n26066_o = n26064_o;
      7'b0000001: n26066_o = n26065_o;
      default: n26066_o = n26065_o;
    endcase
  assign n26067_o = r[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26043_o)
      7'b1000000: n26068_o = n26067_o;
      7'b0100000: n26068_o = n26067_o;
      7'b0010000: n26068_o = n26067_o;
      7'b0001000: n26068_o = n25872_o;
      7'b0000100: n26068_o = n25840_o;
      7'b0000010: n26068_o = n25826_o;
      7'b0000001: n26068_o = n26067_o;
      default: n26068_o = n26067_o;
    endcase
  assign n26069_o = r[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26043_o)
      7'b1000000: n26070_o = 1'b0;
      7'b0100000: n26070_o = n26069_o;
      7'b0010000: n26070_o = n25929_o;
      7'b0001000: n26070_o = n26069_o;
      7'b0000100: n26070_o = n26069_o;
      7'b0000010: n26070_o = n26069_o;
      7'b0000001: n26070_o = n26069_o;
      default: n26070_o = n26069_o;
    endcase
  assign n26071_o = n25931_o[4:0];
  assign n26072_o = r[78:74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26043_o)
      7'b1000000: n26073_o = n26072_o;
      7'b0100000: n26073_o = n26072_o;
      7'b0010000: n26073_o = n26071_o;
      7'b0001000: n26073_o = n26072_o;
      7'b0000100: n26073_o = n26072_o;
      7'b0000010: n26073_o = n26072_o;
      7'b0000001: n26073_o = n26072_o;
      default: n26073_o = n26072_o;
    endcase
  assign n26074_o = n25931_o[5];
  assign n26075_o = r[79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26043_o)
      7'b1000000: n26076_o = n26036_o;
      7'b0100000: n26076_o = n25940_o;
      7'b0010000: n26076_o = n26074_o;
      7'b0001000: n26076_o = n26075_o;
      7'b0000100: n26076_o = n26075_o;
      7'b0000010: n26076_o = n26075_o;
      7'b0000001: n26076_o = n26075_o;
      default: n26076_o = n26075_o;
    endcase
  assign n26077_o = r[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26043_o)
      7'b1000000: n26078_o = n26077_o;
      7'b0100000: n26078_o = n26077_o;
      7'b0010000: n26078_o = n26077_o;
      7'b0001000: n26078_o = n25874_o;
      7'b0000100: n26078_o = n25842_o;
      7'b0000010: n26078_o = n25827_o;
      7'b0000001: n26078_o = n26077_o;
      default: n26078_o = n26077_o;
    endcase
  assign n26079_o = {n25488_o, n25513_o, n25482_o, n25508_o, n25476_o, n25584_o, n25559_o, n25589_o, n25553_o, n25579_o, n25547_o, n25660_o, n25635_o, n25665_o, n25629_o, n25655_o, n25623_o, n25736_o, n25711_o, n25741_o, n25705_o, n25731_o, n25699_o, n25721_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26043_o)
      7'b1000000: n26080_o = n26037_o;
      7'b0100000: n26080_o = n26079_o;
      7'b0010000: n26080_o = n26079_o;
      7'b0001000: n26080_o = n26079_o;
      7'b0000100: n26080_o = n26079_o;
      7'b0000010: n26080_o = n26079_o;
      7'b0000001: n26080_o = n26079_o;
      default: n26080_o = n26079_o;
    endcase
  assign n26092_o = r[73:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26043_o)
      7'b1000000: n26095_o = n26040_o;
      7'b0100000: n26095_o = 1'b0;
      7'b0010000: n26095_o = 1'b0;
      7'b0001000: n26095_o = 1'b0;
      7'b0000100: n26095_o = 1'b0;
      7'b0000010: n26095_o = 1'b0;
      7'b0000001: n26095_o = 1'b0;
      default: n26095_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:419:62  */
  assign n26097_o = n25213_o[2:1];
  assign n26099_o = {n25346_o, n26080_o, n25390_o, n25442_o, n25384_o, n25389_o, n25337_o, n26078_o, n26076_o, n26073_o, n26092_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:12  */
  assign n26100_o = n26099_o[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:15  */
  assign n26101_o = n26100_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:422:61  */
  assign n26103_o = r[1310:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n26109_o = n26103_o[1183:888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n26110_o = n26109_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n26111_o = n26103_o[1183:888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n26112_o = n26111_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n26113_o = n26112_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n26114_o = n26113_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n26115_o = n26110_o & n26114_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n26118_o = n26103_o[887:592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n26119_o = n26118_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n26120_o = n26103_o[887:592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n26121_o = n26120_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n26122_o = n26121_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n26123_o = n26122_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n26124_o = n26119_o & n26123_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n26126_o = n26103_o[591:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n26127_o = n26126_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n26128_o = n26103_o[591:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n26129_o = n26128_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n26130_o = n26129_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n26131_o = n26130_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n26132_o = n26127_o & n26131_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n26134_o = n26103_o[295:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n26135_o = n26134_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n26136_o = n26103_o[295:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n26137_o = n26136_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n26138_o = n26137_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n26139_o = n26138_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n26140_o = n26135_o & n26139_o;
  assign n26141_o = {n26140_o, n26132_o, n26124_o, n26115_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:422:72  */
  assign n26143_o = n26141_o != 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:423:92  */
  assign n26146_o = r[1310:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n26152_o = n26146_o[1183:888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n26153_o = n26152_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n26154_o = n26146_o[1183:888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n26155_o = n26154_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n26156_o = n26155_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n26157_o = n26156_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n26158_o = n26153_o & n26157_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n26161_o = n26146_o[887:592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n26162_o = n26161_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n26163_o = n26146_o[887:592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n26164_o = n26163_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n26165_o = n26164_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n26166_o = n26165_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n26167_o = n26162_o & n26166_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n26169_o = n26146_o[591:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n26170_o = n26169_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n26171_o = n26146_o[591:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n26172_o = n26171_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n26173_o = n26172_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n26174_o = n26173_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n26175_o = n26170_o & n26174_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n26177_o = n26146_o[295:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n26178_o = n26177_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n26179_o = n26146_o[295:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n26180_o = n26179_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n26181_o = n26180_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n26182_o = n26181_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n26183_o = n26178_o & n26182_o;
  assign n26184_o = {n26183_o, n26175_o, n26167_o, n26158_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:13  */
  assign n26192_o = n26184_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26199_o = n26192_o ? 2'b11 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26203_o = n26192_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:13  */
  assign n26205_o = n26184_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26207_o = n26216_o ? 2'b10 : n26199_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26211_o = n26217_o ? 1'b0 : n26203_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26213_o = n26205_o & n26203_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26214_o = n26205_o & n26203_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26216_o = n26203_o & n26213_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26217_o = n26203_o & n26214_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:13  */
  assign n26218_o = n26184_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26220_o = n26229_o ? 2'b01 : n26207_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26224_o = n26230_o ? 1'b0 : n26211_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26226_o = n26218_o & n26211_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26227_o = n26218_o & n26211_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26229_o = n26211_o & n26226_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26230_o = n26211_o & n26227_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:13  */
  assign n26231_o = n26184_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26233_o = n26242_o ? 2'b00 : n26220_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26239_o = n26231_o & n26224_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26242_o = n26224_o & n26239_o;
  assign n26244_o = r[123:112];
  assign n26245_o = r[126];
  assign n26246_o = {n25346_o, n26080_o, n26245_o, n26233_o, n26244_o, n25442_o, n25384_o, n25389_o, n25337_o, n26078_o, n26076_o, n26073_o, n26092_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:99  */
  assign n26247_o = n26246_o[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:102  */
  assign n26248_o = n26247_o[43:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:77  */
  assign n26251_o = 2'b11 - n26248_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:118  */
  assign n26254_o = n27086_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:426:50  */
  assign n26255_o = n25213_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:426:33  */
  assign n26260_o = n26255_o ? 3'b001 : 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:426:33  */
  assign n26261_o = n26255_o ? 1'b0 : 1'b1;
  assign n26262_o = {n26233_o, n26261_o, n26254_o, n26260_o};
  assign n26263_o = r[125:112];
  assign n26264_o = {n26263_o, n25442_o, n25384_o, n25389_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:422:31  */
  assign n26265_o = n26143_o ? n26262_o : n26264_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:422:7  */
  assign n26267_o = n26101_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:435:48  */
  assign n26268_o = n25213_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:435:54  */
  assign n26269_o = ~n26268_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:435:31  */
  assign n26272_o = n26269_o ? 3'b010 : n25389_o;
  assign n26273_o = r[123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:435:31  */
  assign n26274_o = n26269_o ? 1'b1 : n26273_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:435:7  */
  assign n26276_o = n26101_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:48  */
  assign n26277_o = n25213_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:66  */
  assign n26278_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:69  */
  assign n26279_o = n26278_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:80  */
  assign n26280_o = n26279_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:107  */
  assign n26281_o = n25213_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:89  */
  assign n26282_o = n26280_o & n26281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:60  */
  assign n26283_o = n26277_o | n26282_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:31  */
  assign n26286_o = n26283_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:48  */
  assign n26287_o = n25213_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:447:84  */
  assign n26288_o = n25213_o[2:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:47  */
  assign n26290_o = 2'b11 - n26097_o;
  assign n26292_o = r[122:112];
  assign n26293_o = r[126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:46  */
  assign n26294_o = {n25346_o, n26080_o, n26293_o, n26288_o, n26286_o, n26292_o, n25442_o, n25384_o, n25389_o, n25337_o, n26078_o, n26076_o, n26073_o, n26092_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:64  */
  assign n26296_o = n27092_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:75  */
  assign n26297_o = n26296_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:83  */
  assign n26298_o = n26297_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:86  */
  assign n26299_o = ~n26298_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:33  */
  assign n26301_o = n26299_o ? 3'b110 : n25389_o;
  assign n26302_o = r[122:112];
  assign n26303_o = r[126];
  assign n26304_o = {n25346_o, n26080_o, n26303_o, n26288_o, n26286_o, n26302_o, n25442_o, n25384_o, n26301_o, n25337_o, n26078_o, n26076_o, n26073_o, n26092_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:38  */
  assign n26305_o = n26304_o[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:41  */
  assign n26306_o = n26305_o[43:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:59  */
  assign n26307_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:62  */
  assign n26308_o = n26307_o[43:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:54  */
  assign n26309_o = n26306_o != n26308_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:46  */
  assign n26311_o = 2'b11 - n25287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:74  */
  assign n26313_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:77  */
  assign n26314_o = n26313_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:455:83  */
  assign n26317_o = 2'b11 - n26097_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:455:100  */
  assign n26320_o = n27120_o[293:256];
  assign n26321_o = r[122:112];
  assign n26322_o = {n26321_o, n25442_o, n25384_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n26323_o = n26309_o ? n26320_o : n26322_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26324_o = n26416_o ? n27114_o : n26080_o;
  assign n26325_o = r[122:112];
  assign n26326_o = r[126:124];
  assign n26327_o = {n25346_o, n26080_o, n26326_o, n26286_o, n26325_o, n25442_o, n25384_o, n25389_o, n25337_o, n26078_o, n26076_o, n26073_o, n26092_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:38  */
  assign n26328_o = n26327_o[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:41  */
  assign n26329_o = n26328_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:52  */
  assign n26330_o = n26329_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:64  */
  assign n26332_o = n26330_o == 4'b0000;
  assign n26337_o = r[121:112];
  assign n26338_o = r[125:124];
  assign n26339_o = {n25346_o, n26080_o, 1'b1, n26338_o, 1'b0, 1'b1, n26337_o, n25442_o, n25384_o, 3'b100, n25337_o, n26078_o, n26076_o, n26073_o, n26092_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:60  */
  assign n26340_o = n26339_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:63  */
  assign n26341_o = n26340_o[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:55  */
  assign n26342_o = mem_wait_i | n26341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:83  */
  assign n26343_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:86  */
  assign n26344_o = n26343_o[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:78  */
  assign n26345_o = n26342_o | n26344_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:35  */
  assign n26349_o = n26345_o ? 3'b011 : 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:35  */
  assign n26350_o = n26345_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:35  */
  assign n26351_o = n26345_o ? 1'b0 : 1'b1;
  assign n26354_o = n25438_o[9:0];
  assign n26355_o = n25439_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26356_o = n25422_o ? n26354_o : n26355_o;
  assign n26357_o = n25441_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26358_o = n25418_o ? n26356_o : n26357_o;
  assign n26359_o = r[121:112];
  assign n26360_o = r[125:124];
  assign n26361_o = {n25346_o, n26080_o, n26351_o, n26360_o, 1'b0, n26350_o, n26359_o, 3'b000, 4'b1000, n26358_o, n25384_o, n26349_o, n25337_o, n26078_o, n26076_o, n26073_o, n26092_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:472:40  */
  assign n26362_o = n26361_o[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:472:43  */
  assign n26363_o = n26362_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:472:54  */
  assign n26364_o = n26363_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:472:65  */
  assign n26366_o = $unsigned(n26364_o) < $unsigned(10'b0000001000);
  assign n26367_o = n25438_o[9:0];
  assign n26368_o = n25439_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26369_o = n25422_o ? n26367_o : n26368_o;
  assign n26370_o = n25441_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26371_o = n25418_o ? n26369_o : n26370_o;
  assign n26372_o = r[121:112];
  assign n26373_o = r[125:124];
  assign n26374_o = {n25346_o, n26080_o, n26351_o, n26373_o, 1'b0, n26350_o, n26372_o, 3'b000, 4'b1000, n26371_o, n25384_o, n26349_o, n25337_o, n26078_o, n26076_o, n26073_o, n26092_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:473:98  */
  assign n26375_o = n26374_o[98:95];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:472:35  */
  assign n26376_o = n26366_o ? n26375_o : 4'b1000;
  assign n26377_o = {3'b000, n26376_o};
  assign n26378_o = {1'b0, n26350_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:33  */
  assign n26379_o = n26332_o ? n26349_o : n25389_o;
  assign n26380_o = n25438_o[16:10];
  assign n26381_o = n25439_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26382_o = n25422_o ? n26380_o : n26381_o;
  assign n26383_o = n25441_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26384_o = n25418_o ? n26382_o : n26383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:33  */
  assign n26385_o = n26332_o ? n26377_o : n26384_o;
  assign n26386_o = r[122];
  assign n26387_o = {n26286_o, n26386_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:33  */
  assign n26388_o = n26332_o ? n26378_o : n26387_o;
  assign n26389_o = r[126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:33  */
  assign n26390_o = n26332_o ? n26351_o : n26389_o;
  assign n26391_o = {n26323_o, n26301_o};
  assign n26392_o = n26391_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26393_o = n26287_o ? n26392_o : n26379_o;
  assign n26394_o = n26391_o[22:3];
  assign n26395_o = n25438_o[9:0];
  assign n26396_o = n25439_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26397_o = n25422_o ? n26395_o : n26396_o;
  assign n26398_o = n25441_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26399_o = n25418_o ? n26397_o : n26398_o;
  assign n26400_o = {n26399_o, n25384_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26401_o = n26287_o ? n26394_o : n26400_o;
  assign n26402_o = n26391_o[29:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26403_o = n26287_o ? n26402_o : n26385_o;
  assign n26404_o = n26391_o[39:30];
  assign n26405_o = r[121:112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26406_o = n26287_o ? n26404_o : n26405_o;
  assign n26407_o = n26388_o[0];
  assign n26408_o = n26391_o[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26409_o = n26287_o ? n26408_o : n26407_o;
  assign n26410_o = n26388_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26411_o = n26287_o ? n26286_o : n26410_o;
  assign n26412_o = r[125:124];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26413_o = n26287_o ? n26288_o : n26412_o;
  assign n26414_o = r[126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26415_o = n26287_o ? n26414_o : n26390_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26416_o = n26287_o & n26309_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:7  */
  assign n26418_o = n26101_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:45  */
  assign n26419_o = ~mem_wait_i;
  assign n26420_o = {n25346_o, n26080_o, n25390_o, n25442_o, n25384_o, n25389_o, n25337_o, n26078_o, n26076_o, n26073_o, n26092_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:57  */
  assign n26421_o = n26420_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:60  */
  assign n26422_o = n26421_o[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:69  */
  assign n26423_o = ~n26422_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:51  */
  assign n26424_o = n26419_o & n26423_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:81  */
  assign n26425_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:84  */
  assign n26426_o = n26425_o[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:93  */
  assign n26427_o = ~n26426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:75  */
  assign n26428_o = n26424_o & n26427_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:31  */
  assign n26432_o = n26428_o ? 3'b100 : n25389_o;
  assign n26433_o = r[122];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:31  */
  assign n26434_o = n26428_o ? 1'b1 : n26433_o;
  assign n26435_o = r[126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:31  */
  assign n26436_o = n26428_o ? 1'b1 : n26435_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:7  */
  assign n26438_o = n26101_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:484:45  */
  assign n26439_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:485:42  */
  assign n26441_o = 2'b11 - n25287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:485:54  */
  assign n26444_o = n27126_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:485:65  */
  assign n26445_o = ~n26444_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:486:74  */
  assign n26446_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:486:77  */
  assign n26447_o = n26446_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:486:88  */
  assign n26448_o = n26447_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:486:96  */
  assign n26449_o = n26448_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:486:101  */
  assign n26451_o = n26449_o + 9'b000000001;
  assign n26452_o = r[120:112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:485:33  */
  assign n26453_o = n26445_o ? n26451_o : n26452_o;
  assign n26454_o = r[126:121];
  assign n26455_o = {n25346_o, n26080_o, n26454_o, n26453_o, n25442_o, n25384_o, n25389_o, n25337_o, n26078_o, n26076_o, n26073_o, n26092_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:489:38  */
  assign n26456_o = n26455_o[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:489:41  */
  assign n26457_o = n26456_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:489:52  */
  assign n26458_o = n26457_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:489:64  */
  assign n26460_o = n26458_o == 4'b0000;
  assign n26467_o = n25438_o[9:0];
  assign n26468_o = n25439_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26469_o = n25422_o ? n26467_o : n26468_o;
  assign n26470_o = n25441_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26471_o = n25418_o ? n26469_o : n26470_o;
  assign n26472_o = r[121];
  assign n26473_o = r[125:124];
  assign n26474_o = {n25346_o, n26080_o, 1'b0, n26473_o, 1'b1, 1'b0, n26472_o, n26453_o, 3'b000, 4'b1000, n26471_o, n25384_o, 3'b010, n25337_o, n26078_o, n26076_o, n26073_o, n26092_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:497:40  */
  assign n26475_o = n26474_o[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:497:43  */
  assign n26476_o = n26475_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:497:54  */
  assign n26477_o = n26476_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:497:65  */
  assign n26479_o = $unsigned(n26477_o) < $unsigned(10'b0000001000);
  assign n26480_o = n25438_o[9:0];
  assign n26481_o = n25439_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26482_o = n25422_o ? n26480_o : n26481_o;
  assign n26483_o = n25441_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26484_o = n25418_o ? n26482_o : n26483_o;
  assign n26485_o = r[121];
  assign n26486_o = r[125:124];
  assign n26487_o = {n25346_o, n26080_o, 1'b0, n26486_o, 1'b1, 1'b0, n26485_o, n26453_o, 3'b000, 4'b1000, n26484_o, n25384_o, 3'b010, n25337_o, n26078_o, n26076_o, n26073_o, n26092_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:498:98  */
  assign n26488_o = n26487_o[88:85];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:497:35  */
  assign n26489_o = n26479_o ? n26488_o : 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:501:52  */
  assign n26490_o = n25213_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:501:35  */
  assign n26493_o = n26490_o ? 3'b001 : 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:501:35  */
  assign n26494_o = n26490_o ? 1'b0 : 1'b1;
  assign n26495_o = n25438_o[9:0];
  assign n26496_o = n25439_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26497_o = n25422_o ? n26495_o : n26496_o;
  assign n26498_o = n25441_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26499_o = n25418_o ? n26497_o : n26498_o;
  assign n26500_o = r[121];
  assign n26501_o = r[125:124];
  assign n26502_o = {n25346_o, n26080_o, 1'b0, n26501_o, n26494_o, 1'b0, n26500_o, n26453_o, 3'b000, n26489_o, n26499_o, n25384_o, n26493_o, n25337_o, n26078_o, n26076_o, n26073_o, n26092_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:40  */
  assign n26503_o = n26502_o[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:43  */
  assign n26504_o = n26503_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:54  */
  assign n26505_o = n26504_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:65  */
  assign n26507_o = n26505_o == 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:48  */
  assign n26511_o = 2'b11 - n25287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:48  */
  assign n26516_o = 2'b11 - n25287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:35  */
  assign n26520_o = n26507_o ? 3'b000 : n26493_o;
  assign n26521_o = r[121];
  assign n26522_o = {1'b0, n26521_o, n26453_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:35  */
  assign n26523_o = n26507_o ? 11'b00000000000 : n26522_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:35  */
  assign n26524_o = n26507_o ? n27169_o : n26080_o;
  assign n26525_o = {n26494_o, n26523_o, 3'b000, n26489_o};
  assign n26526_o = {n26524_o, 1'b0};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:484:31  */
  assign n26527_o = n26539_o ? n26520_o : n25389_o;
  assign n26528_o = n25438_o[16:10];
  assign n26529_o = n25439_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26530_o = n25422_o ? n26528_o : n26529_o;
  assign n26531_o = n25441_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26532_o = n25418_o ? n26530_o : n26531_o;
  assign n26533_o = r[123:121];
  assign n26534_o = {n26533_o, n26453_o, n26532_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:489:33  */
  assign n26535_o = n26460_o ? n26525_o : n26534_o;
  assign n26536_o = r[126];
  assign n26537_o = {n26080_o, n26536_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:489:33  */
  assign n26538_o = n26460_o ? n26526_o : n26537_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:484:31  */
  assign n26539_o = n26439_o & n26460_o;
  assign n26540_o = n25438_o[16:10];
  assign n26541_o = n25439_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26542_o = n25422_o ? n26540_o : n26541_o;
  assign n26543_o = n25441_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26544_o = n25418_o ? n26542_o : n26543_o;
  assign n26545_o = r[123:112];
  assign n26546_o = {n26545_o, n26544_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:484:31  */
  assign n26547_o = n26439_o ? n26535_o : n26546_o;
  assign n26548_o = r[126];
  assign n26549_o = {n26080_o, n26548_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:484:31  */
  assign n26550_o = n26439_o ? n26538_o : n26549_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:484:7  */
  assign n26552_o = n26101_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:42  */
  assign n26555_o = 2'b11 - n25287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:42  */
  assign n26560_o = 2'b11 - n25287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:516:7  */
  assign n26565_o = n26101_o == 3'b110;
  assign n26566_o = {n26565_o, n26552_o, n26438_o, n26418_o, n26276_o, n26267_o};
  assign n26567_o = n26265_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n26566_o)
      6'b100000: n26568_o = n25389_o;
      6'b010000: n26568_o = n26527_o;
      6'b001000: n26568_o = n26432_o;
      6'b000100: n26568_o = n26393_o;
      6'b000010: n26568_o = n26272_o;
      6'b000001: n26568_o = n26567_o;
      default: n26568_o = n25389_o;
    endcase
  assign n26569_o = n26265_o[22:3];
  assign n26570_o = n25438_o[9:0];
  assign n26571_o = n25439_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26572_o = n25422_o ? n26570_o : n26571_o;
  assign n26573_o = n25441_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26574_o = n25418_o ? n26572_o : n26573_o;
  assign n26575_o = {n26574_o, n25384_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n26566_o)
      6'b100000: n26576_o = n26575_o;
      6'b010000: n26576_o = n26575_o;
      6'b001000: n26576_o = n26575_o;
      6'b000100: n26576_o = n26401_o;
      6'b000010: n26576_o = n26575_o;
      6'b000001: n26576_o = n26569_o;
      default: n26576_o = n26575_o;
    endcase
  assign n26577_o = n26265_o[29:23];
  assign n26578_o = n26547_o[6:0];
  assign n26579_o = n25438_o[16:10];
  assign n26580_o = n25439_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26581_o = n25422_o ? n26579_o : n26580_o;
  assign n26582_o = n25441_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26583_o = n25418_o ? n26581_o : n26582_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n26566_o)
      6'b100000: n26584_o = n26583_o;
      6'b010000: n26584_o = n26578_o;
      6'b001000: n26584_o = n26583_o;
      6'b000100: n26584_o = n26403_o;
      6'b000010: n26584_o = n26583_o;
      6'b000001: n26584_o = n26577_o;
      default: n26584_o = n26583_o;
    endcase
  assign n26585_o = n26265_o[39:30];
  assign n26586_o = n26547_o[16:7];
  assign n26587_o = r[121:112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n26566_o)
      6'b100000: n26588_o = n26587_o;
      6'b010000: n26588_o = n26586_o;
      6'b001000: n26588_o = n26587_o;
      6'b000100: n26588_o = n26406_o;
      6'b000010: n26588_o = n26587_o;
      6'b000001: n26588_o = n26585_o;
      default: n26588_o = n26587_o;
    endcase
  assign n26589_o = n26265_o[40];
  assign n26590_o = n26547_o[17];
  assign n26591_o = r[122];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n26566_o)
      6'b100000: n26592_o = n26591_o;
      6'b010000: n26592_o = n26590_o;
      6'b001000: n26592_o = n26434_o;
      6'b000100: n26592_o = n26409_o;
      6'b000010: n26592_o = n26591_o;
      6'b000001: n26592_o = n26589_o;
      default: n26592_o = n26591_o;
    endcase
  assign n26593_o = n26265_o[41];
  assign n26594_o = n26547_o[18];
  assign n26595_o = r[123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n26566_o)
      6'b100000: n26596_o = 1'b0;
      6'b010000: n26596_o = n26594_o;
      6'b001000: n26596_o = n26595_o;
      6'b000100: n26596_o = n26411_o;
      6'b000010: n26596_o = n26274_o;
      6'b000001: n26596_o = n26593_o;
      default: n26596_o = n26595_o;
    endcase
  assign n26597_o = n26265_o[43:42];
  assign n26598_o = r[125:124];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n26566_o)
      6'b100000: n26599_o = n26598_o;
      6'b010000: n26599_o = n26598_o;
      6'b001000: n26599_o = n26598_o;
      6'b000100: n26599_o = n26413_o;
      6'b000010: n26599_o = n26598_o;
      6'b000001: n26599_o = n26597_o;
      default: n26599_o = n26598_o;
    endcase
  assign n26600_o = n26550_o[0];
  assign n26601_o = r[126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n26566_o)
      6'b100000: n26602_o = n26601_o;
      6'b010000: n26602_o = n26600_o;
      6'b001000: n26602_o = n26436_o;
      6'b000100: n26602_o = n26415_o;
      6'b000010: n26602_o = n26601_o;
      6'b000001: n26602_o = n26601_o;
      default: n26602_o = n26601_o;
    endcase
  assign n26603_o = n26550_o[1184:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n26566_o)
      6'b100000: n26604_o = n27212_o;
      6'b010000: n26604_o = n26603_o;
      6'b001000: n26604_o = n26080_o;
      6'b000100: n26604_o = n26324_o;
      6'b000010: n26604_o = n26080_o;
      6'b000001: n26604_o = n26080_o;
      default: n26604_o = n26080_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:42  */
  assign n26615_o = 2'b11 - n25287_o;
  assign n26617_o = {n25346_o, n26604_o, n26602_o, n26599_o, n26596_o, n26592_o, n26588_o, n26584_o, n26576_o, n26568_o, n25337_o, n26078_o, n26076_o, n26073_o, n26092_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:79  */
  assign n26618_o = n26617_o[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:82  */
  assign n26619_o = n26618_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:93  */
  assign n26620_o = n26619_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:66  */
  assign n26623_o = 3'b111 - n26620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n26626_o = {n25346_o, n26604_o, n26602_o, n26599_o, n26596_o, n26592_o, n26588_o, n26584_o, n26576_o, n26568_o, n25337_o, n26078_o, n26076_o, n26073_o, n26092_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:42  */
  assign n26629_o = 2'b11 - n25285_o;
  assign n26631_o = {n27267_o, n26604_o, n26602_o, n26599_o, n26596_o, n26592_o, n26588_o, n26584_o, n26576_o, n26568_o, n25337_o, n26078_o, n26076_o, n26073_o, n26092_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:79  */
  assign n26632_o = n26631_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:82  */
  assign n26633_o = n26632_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:93  */
  assign n26634_o = n26633_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:66  */
  assign n26637_o = 3'b111 - n26634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n26640_o = {n27267_o, n26604_o, n26602_o, n26599_o, n26596_o, n26592_o, n26588_o, n26584_o, n26576_o, n26568_o, n25337_o, n26078_o, n26076_o, n26073_o, n26092_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  assign n26642_o = {n27267_o, n26604_o, n26602_o, n26599_o, n26596_o, n26592_o, n26588_o, n26584_o, n26576_o, n26568_o, n25337_o, n26078_o, n26076_o, n26073_o, n27322_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:534:10  */
  assign n26643_o = n26642_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:534:13  */
  assign n26644_o = n26643_o[79:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:534:24  */
  assign n26645_o = n26644_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:535:71  */
  assign n26647_o = 2'b11 - n25285_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:535:83  */
  assign n26650_o = n27328_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:535:49  */
  assign n26651_o = {16'b0, n26650_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:534:5  */
  assign n26652_o = n26645_o ? n26651_o : n27322_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:541:10  */
  assign n26653_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:541:13  */
  assign n26654_o = n26653_o[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:542:20  */
  assign n26655_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:542:23  */
  assign n26656_o = n26655_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:542:34  */
  assign n26657_o = n26656_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:544:20  */
  assign n26658_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:544:23  */
  assign n26659_o = n26658_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:544:34  */
  assign n26660_o = n26659_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:541:5  */
  assign n26661_o = n26654_o ? n26657_o : n26660_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:30  */
  assign n26662_o = r[1310:1015];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:34  */
  assign n26663_o = n26662_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:30  */
  assign n26664_o = r[1014:719];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:34  */
  assign n26665_o = n26664_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:30  */
  assign n26666_o = r[718:423];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:34  */
  assign n26667_o = n26666_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:30  */
  assign n26668_o = r[422:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:34  */
  assign n26669_o = n26668_o[295];
  assign n26670_o = {n26663_o, n26665_o, n26667_o, n26669_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:565:25  */
  assign n26671_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:565:28  */
  assign n26672_o = n26671_o[79:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:566:25  */
  assign n26673_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:566:28  */
  assign n26674_o = n26673_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:568:56  */
  assign n26675_o = n26661_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:568:77  */
  assign n26676_o = n26661_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:568:96  */
  assign n26677_o = n26661_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:568:109  */
  assign n26678_o = r[1342:1311];
  assign n26679_o = {n26678_o, n26677_o, n26676_o, n26675_o};
  assign n26680_o = {n27267_o, n26604_o, n26602_o, n26599_o, n26596_o, n26592_o, n26588_o, n26584_o, n26576_o, n26568_o, n25337_o, n26078_o, n26076_o, n26073_o, n26652_o, n26070_o, n26068_o, n26066_o, n26063_o, n26060_o, n26054_o, n26049_o, n26044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:578:18  */
  assign n26685_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:582:9  */
  assign n26688_o = init_i ? 1343'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:580:5  */
  assign n26694_o = en_i ? n26688_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:580:5  */
  always @(posedge clk_i or posedge n26685_o)
    if (n26685_o)
      n26695_q <= 1343'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n26695_q <= n26694_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:43  */
  assign n26696_o = {n25297_o, n25304_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26697_o = n26696_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26698_o = ~n26697_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26699_o = n26696_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26700_o = ~n26699_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26701_o = n26698_o & n26700_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26702_o = n26698_o & n26699_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26703_o = n26697_o & n26700_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26704_o = n26697_o & n26699_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26705_o = n26696_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26706_o = ~n26705_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26707_o = n26701_o & n26706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26708_o = n26701_o & n26705_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26709_o = n26702_o & n26706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26710_o = n26702_o & n26705_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26711_o = n26703_o & n26706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26712_o = n26703_o & n26705_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26713_o = n26704_o & n26706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26714_o = n26704_o & n26705_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26715_o = n26696_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26716_o = ~n26715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26717_o = n26707_o & n26716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26718_o = n26707_o & n26715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26719_o = n26708_o & n26716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26720_o = n26708_o & n26715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26721_o = n26709_o & n26716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26722_o = n26709_o & n26715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26723_o = n26710_o & n26716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26724_o = n26710_o & n26715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26725_o = n26711_o & n26716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26726_o = n26711_o & n26715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26727_o = n26712_o & n26716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26728_o = n26712_o & n26715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26729_o = n26713_o & n26716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26730_o = n26713_o & n26715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26731_o = n26714_o & n26716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26732_o = n26714_o & n26715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26733_o = n26696_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26734_o = ~n26733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26735_o = n26717_o & n26734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26736_o = n26717_o & n26733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26737_o = n26718_o & n26734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26738_o = n26718_o & n26733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26739_o = n26719_o & n26734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26740_o = n26719_o & n26733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26741_o = n26720_o & n26734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26742_o = n26720_o & n26733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26743_o = n26721_o & n26734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26744_o = n26721_o & n26733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26745_o = n26722_o & n26734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26746_o = n26722_o & n26733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26747_o = n26723_o & n26734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26748_o = n26723_o & n26733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26749_o = n26724_o & n26734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26750_o = n26724_o & n26733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26751_o = n26725_o & n26734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26752_o = n26725_o & n26733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26753_o = n26726_o & n26734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26754_o = n26726_o & n26733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26755_o = n26727_o & n26734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26756_o = n26727_o & n26733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26757_o = n26728_o & n26734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26758_o = n26728_o & n26733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26759_o = n26729_o & n26734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26760_o = n26729_o & n26733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26761_o = n26730_o & n26734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26762_o = n26730_o & n26733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26763_o = n26731_o & n26734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26764_o = n26731_o & n26733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26765_o = n26732_o & n26734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26766_o = n26732_o & n26733_o;
  assign n26767_o = n25308_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26768_o = n26735_o ? n25307_o : n26767_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:419:24  */
  assign n26769_o = n25308_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26770_o = n26736_o ? n25307_o : n26769_o;
  assign n26771_o = n25308_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26772_o = n26737_o ? n25307_o : n26771_o;
  assign n26773_o = n25308_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26774_o = n26738_o ? n25307_o : n26773_o;
  assign n26775_o = n25308_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26776_o = n26739_o ? n25307_o : n26775_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n26777_o = n25308_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26778_o = n26740_o ? n25307_o : n26777_o;
  assign n26779_o = n25308_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26780_o = n26741_o ? n25307_o : n26779_o;
  assign n26781_o = n25308_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26782_o = n26742_o ? n25307_o : n26781_o;
  assign n26783_o = n25308_o[295:256];
  assign n26784_o = n25308_o[327:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26785_o = n26743_o ? n25307_o : n26784_o;
  assign n26786_o = n25308_o[359:328];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26787_o = n26744_o ? n25307_o : n26786_o;
  assign n26788_o = n25308_o[391:360];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26789_o = n26745_o ? n25307_o : n26788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:153:14  */
  assign n26790_o = n25308_o[423:392];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26791_o = n26746_o ? n25307_o : n26790_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:152:12  */
  assign n26792_o = n25308_o[455:424];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26793_o = n26747_o ? n25307_o : n26792_o;
  assign n26794_o = n25308_o[487:456];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26795_o = n26748_o ? n25307_o : n26794_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n26796_o = n25308_o[519:488];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26797_o = n26749_o ? n25307_o : n26796_o;
  assign n26798_o = n25308_o[551:520];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26799_o = n26750_o ? n25307_o : n26798_o;
  assign n26800_o = n25308_o[591:552];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n26801_o = n25308_o[623:592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26802_o = n26751_o ? n25307_o : n26801_o;
  assign n26803_o = n25308_o[655:624];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26804_o = n26752_o ? n25307_o : n26803_o;
  assign n26805_o = n25308_o[687:656];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26806_o = n26753_o ? n25307_o : n26805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n26807_o = n25308_o[719:688];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26808_o = n26754_o ? n25307_o : n26807_o;
  assign n26809_o = n25308_o[751:720];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26810_o = n26755_o ? n25307_o : n26809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n26811_o = n25308_o[783:752];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26812_o = n26756_o ? n25307_o : n26811_o;
  assign n26813_o = n25308_o[815:784];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26814_o = n26757_o ? n25307_o : n26813_o;
  assign n26815_o = n25308_o[847:816];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26816_o = n26758_o ? n25307_o : n26815_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n26817_o = n25308_o[887:848];
  assign n26818_o = n25308_o[919:888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26819_o = n26759_o ? n25307_o : n26818_o;
  assign n26820_o = n25308_o[951:920];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26821_o = n26760_o ? n25307_o : n26820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n26822_o = n25308_o[983:952];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26823_o = n26761_o ? n25307_o : n26822_o;
  assign n26824_o = n25308_o[1015:984];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26825_o = n26762_o ? n25307_o : n26824_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n26826_o = n25308_o[1047:1016];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26827_o = n26763_o ? n25307_o : n26826_o;
  assign n26828_o = n25308_o[1079:1048];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26829_o = n26764_o ? n25307_o : n26828_o;
  assign n26830_o = n25308_o[1111:1080];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26831_o = n26765_o ? n25307_o : n26830_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n26832_o = n25308_o[1143:1112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26833_o = n26766_o ? n25307_o : n26832_o;
  assign n26834_o = n25308_o[1183:1144];
  assign n26835_o = {n26834_o, n26833_o, n26831_o, n26829_o, n26827_o, n26825_o, n26823_o, n26821_o, n26819_o, n26817_o, n26816_o, n26814_o, n26812_o, n26810_o, n26808_o, n26806_o, n26804_o, n26802_o, n26800_o, n26799_o, n26797_o, n26795_o, n26793_o, n26791_o, n26789_o, n26787_o, n26785_o, n26783_o, n26782_o, n26780_o, n26778_o, n26776_o, n26774_o, n26772_o, n26770_o, n26768_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:41  */
  assign n26836_o = {n25355_o, n25362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26837_o = n26836_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26838_o = ~n26837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26839_o = n26836_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26840_o = ~n26839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26841_o = n26838_o & n26840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26842_o = n26838_o & n26839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26843_o = n26837_o & n26840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26844_o = n26837_o & n26839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26845_o = n26836_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26846_o = ~n26845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26847_o = n26841_o & n26846_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26848_o = n26841_o & n26845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26849_o = n26842_o & n26846_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26850_o = n26842_o & n26845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26851_o = n26843_o & n26846_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26852_o = n26843_o & n26845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26853_o = n26844_o & n26846_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26854_o = n26844_o & n26845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26855_o = n26836_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26856_o = ~n26855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26857_o = n26847_o & n26856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26858_o = n26847_o & n26855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26859_o = n26848_o & n26856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26860_o = n26848_o & n26855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26861_o = n26849_o & n26856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26862_o = n26849_o & n26855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26863_o = n26850_o & n26856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26864_o = n26850_o & n26855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26865_o = n26851_o & n26856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26866_o = n26851_o & n26855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26867_o = n26852_o & n26856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26868_o = n26852_o & n26855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26869_o = n26853_o & n26856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26870_o = n26853_o & n26855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26871_o = n26854_o & n26856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26872_o = n26854_o & n26855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26873_o = n26836_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26874_o = ~n26873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26875_o = n26857_o & n26874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26876_o = n26857_o & n26873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26877_o = n26858_o & n26874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26878_o = n26858_o & n26873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26879_o = n26859_o & n26874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26880_o = n26859_o & n26873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26881_o = n26860_o & n26874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26882_o = n26860_o & n26873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26883_o = n26861_o & n26874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26884_o = n26861_o & n26873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26885_o = n26862_o & n26874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26886_o = n26862_o & n26873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26887_o = n26863_o & n26874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26888_o = n26863_o & n26873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26889_o = n26864_o & n26874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26890_o = n26864_o & n26873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26891_o = n26865_o & n26874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26892_o = n26865_o & n26873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26893_o = n26866_o & n26874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26894_o = n26866_o & n26873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26895_o = n26867_o & n26874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26896_o = n26867_o & n26873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26897_o = n26868_o & n26874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26898_o = n26868_o & n26873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26899_o = n26869_o & n26874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26900_o = n26869_o & n26873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26901_o = n26870_o & n26874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26902_o = n26870_o & n26873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26903_o = n26871_o & n26874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26904_o = n26871_o & n26873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26905_o = n26872_o & n26874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26906_o = n26872_o & n26873_o;
  assign n26907_o = n25331_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26908_o = n26875_o ? n25365_o : n26907_o;
  assign n26909_o = n25331_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26910_o = n26876_o ? n25365_o : n26909_o;
  assign n26911_o = n25331_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26912_o = n26877_o ? n25365_o : n26911_o;
  assign n26913_o = n25331_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26914_o = n26878_o ? n25365_o : n26913_o;
  assign n26915_o = n25331_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26916_o = n26879_o ? n25365_o : n26915_o;
  assign n26917_o = n25331_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26918_o = n26880_o ? n25365_o : n26917_o;
  assign n26919_o = n25331_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26920_o = n26881_o ? n25365_o : n26919_o;
  assign n26921_o = n25331_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26922_o = n26882_o ? n25365_o : n26921_o;
  assign n26923_o = n25331_o[295:256];
  assign n26924_o = n25331_o[327:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26925_o = n26883_o ? n25365_o : n26924_o;
  assign n26926_o = n25331_o[359:328];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26927_o = n26884_o ? n25365_o : n26926_o;
  assign n26928_o = n25331_o[391:360];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26929_o = n26885_o ? n25365_o : n26928_o;
  assign n26930_o = n25331_o[423:392];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26931_o = n26886_o ? n25365_o : n26930_o;
  assign n26932_o = n25331_o[455:424];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26933_o = n26887_o ? n25365_o : n26932_o;
  assign n26934_o = n25331_o[487:456];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26935_o = n26888_o ? n25365_o : n26934_o;
  assign n26936_o = n25331_o[519:488];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26937_o = n26889_o ? n25365_o : n26936_o;
  assign n26938_o = n25331_o[551:520];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26939_o = n26890_o ? n25365_o : n26938_o;
  assign n26940_o = n25331_o[591:552];
  assign n26941_o = n25331_o[623:592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26942_o = n26891_o ? n25365_o : n26941_o;
  assign n26943_o = n25331_o[655:624];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26944_o = n26892_o ? n25365_o : n26943_o;
  assign n26945_o = n25331_o[687:656];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26946_o = n26893_o ? n25365_o : n26945_o;
  assign n26947_o = n25331_o[719:688];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26948_o = n26894_o ? n25365_o : n26947_o;
  assign n26949_o = n25331_o[751:720];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26950_o = n26895_o ? n25365_o : n26949_o;
  assign n26951_o = n25331_o[783:752];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26952_o = n26896_o ? n25365_o : n26951_o;
  assign n26953_o = n25331_o[815:784];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26954_o = n26897_o ? n25365_o : n26953_o;
  assign n26955_o = n25331_o[847:816];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26956_o = n26898_o ? n25365_o : n26955_o;
  assign n26957_o = n25331_o[887:848];
  assign n26958_o = n25331_o[919:888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26959_o = n26899_o ? n25365_o : n26958_o;
  assign n26960_o = n25331_o[951:920];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26961_o = n26900_o ? n25365_o : n26960_o;
  assign n26962_o = n25331_o[983:952];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26963_o = n26901_o ? n25365_o : n26962_o;
  assign n26964_o = n25331_o[1015:984];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26965_o = n26902_o ? n25365_o : n26964_o;
  assign n26966_o = n25331_o[1047:1016];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26967_o = n26903_o ? n25365_o : n26966_o;
  assign n26968_o = n25331_o[1079:1048];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26969_o = n26904_o ? n25365_o : n26968_o;
  assign n26970_o = n25331_o[1111:1080];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26971_o = n26905_o ? n25365_o : n26970_o;
  assign n26972_o = n25331_o[1143:1112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26973_o = n26906_o ? n25365_o : n26972_o;
  assign n26974_o = n25331_o[1183:1144];
  assign n26975_o = {n26974_o, n26973_o, n26971_o, n26969_o, n26967_o, n26965_o, n26963_o, n26961_o, n26959_o, n26957_o, n26956_o, n26954_o, n26952_o, n26950_o, n26948_o, n26946_o, n26944_o, n26942_o, n26940_o, n26939_o, n26937_o, n26935_o, n26933_o, n26931_o, n26929_o, n26927_o, n26925_o, n26923_o, n26922_o, n26920_o, n26918_o, n26916_o, n26914_o, n26912_o, n26910_o, n26908_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:42  */
  assign n26976_o = n25798_o[422:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:18  */
  assign n26977_o = n25798_o[718:423];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26978_o = n25798_o[1014:719];
  assign n26979_o = n25798_o[1310:1015];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:77  */
  assign n26980_o = n25796_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:77  */
  always @*
    case (n26980_o)
      2'b00: n26981_o = n26976_o;
      2'b01: n26981_o = n26977_o;
      2'b10: n26981_o = n26978_o;
      2'b11: n26981_o = n26979_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:78  */
  assign n26982_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:77  */
  assign n26983_o = cfg_i[83:42];
  assign n26984_o = cfg_i[125:84];
  assign n26985_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:41  */
  assign n26986_o = n25847_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:41  */
  always @*
    case (n26986_o)
      2'b00: n26987_o = n26982_o;
      2'b01: n26987_o = n26983_o;
      2'b10: n26987_o = n26984_o;
      2'b11: n26987_o = n26985_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:42  */
  assign n26988_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:41  */
  assign n26989_o = cfg_i[83:42];
  assign n26990_o = cfg_i[125:84];
  assign n26991_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:363:72  */
  assign n26992_o = n25888_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:363:72  */
  always @*
    case (n26992_o)
      2'b00: n26993_o = n26988_o;
      2'b01: n26993_o = n26989_o;
      2'b10: n26993_o = n26990_o;
      2'b11: n26993_o = n26991_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n26994_o = n25974_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n26995_o = ~n26994_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n26996_o = n25974_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n26997_o = ~n26996_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n26998_o = n26995_o & n26997_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n26999_o = n26995_o & n26996_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n27000_o = n26994_o & n26997_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n27001_o = n26994_o & n26996_o;
  assign n27002_o = n25976_o[293:0];
  assign n27003_o = n25976_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n27004_o = n26998_o ? 1'b0 : n27003_o;
  assign n27005_o = n25976_o[589:295];
  assign n27006_o = n25976_o[590];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n27007_o = n26999_o ? 1'b0 : n27006_o;
  assign n27008_o = n25976_o[885:591];
  assign n27009_o = n25976_o[886];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n27010_o = n27000_o ? 1'b0 : n27009_o;
  assign n27011_o = n25976_o[1181:887];
  assign n27012_o = n25976_o[1182];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n27013_o = n27001_o ? 1'b0 : n27012_o;
  assign n27014_o = n25976_o[1183];
  assign n27015_o = {n27014_o, n27013_o, n27011_o, n27010_o, n27008_o, n27007_o, n27005_o, n27004_o, n27002_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27016_o = n25992_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27017_o = ~n27016_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27018_o = n25992_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27019_o = ~n27018_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27020_o = n27017_o & n27019_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27021_o = n27017_o & n27018_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27022_o = n27016_o & n27019_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27023_o = n27016_o & n27018_o;
  assign n27024_o = n25980_o[255:0];
  assign n27025_o = n25980_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27026_o = n27020_o ? n26002_o : n27025_o;
  assign n27027_o = n25980_o[551:294];
  assign n27028_o = n25980_o[589:552];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27029_o = n27021_o ? n26002_o : n27028_o;
  assign n27030_o = n25980_o[847:590];
  assign n27031_o = n25980_o[885:848];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27032_o = n27022_o ? n26002_o : n27031_o;
  assign n27033_o = n25980_o[1143:886];
  assign n27034_o = n25980_o[1181:1144];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27035_o = n27023_o ? n26002_o : n27034_o;
  assign n27036_o = n25980_o[1183:1182];
  assign n27037_o = {n27036_o, n27035_o, n27033_o, n27032_o, n27030_o, n27029_o, n27027_o, n27026_o, n27024_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27038_o = n26019_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27039_o = ~n27038_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27040_o = n26019_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27041_o = ~n27040_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27042_o = n27039_o & n27041_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27043_o = n27039_o & n27040_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27044_o = n27038_o & n27041_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27045_o = n27038_o & n27040_o;
  assign n27046_o = n27037_o[294:0];
  assign n27047_o = n27037_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27048_o = n27042_o ? 1'b0 : n27047_o;
  assign n27049_o = n27037_o[590:296];
  assign n27050_o = n27037_o[591];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27051_o = n27043_o ? 1'b0 : n27050_o;
  assign n27052_o = n27037_o[886:592];
  assign n27053_o = n27037_o[887];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27054_o = n27044_o ? 1'b0 : n27053_o;
  assign n27055_o = n27037_o[1182:888];
  assign n27056_o = n27037_o[1183];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27057_o = n27045_o ? 1'b0 : n27056_o;
  assign n27058_o = {n27057_o, n27055_o, n27054_o, n27052_o, n27051_o, n27049_o, n27048_o, n27046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27059_o = n26024_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27060_o = ~n27059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27061_o = n26024_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27062_o = ~n27061_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27063_o = n27060_o & n27062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27064_o = n27060_o & n27061_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27065_o = n27059_o & n27062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27066_o = n27059_o & n27061_o;
  assign n27067_o = n27058_o[293:0];
  assign n27068_o = n27058_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27069_o = n27063_o ? 1'b0 : n27068_o;
  assign n27070_o = n27058_o[589:295];
  assign n27071_o = n27058_o[590];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27072_o = n27064_o ? 1'b0 : n27071_o;
  assign n27073_o = n27058_o[885:591];
  assign n27074_o = n27058_o[886];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27075_o = n27065_o ? 1'b0 : n27074_o;
  assign n27076_o = n27058_o[1181:887];
  assign n27077_o = n27058_o[1182];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27078_o = n27066_o ? 1'b0 : n27077_o;
  assign n27079_o = n27058_o[1183];
  assign n27080_o = {n27079_o, n27078_o, n27076_o, n27075_o, n27073_o, n27072_o, n27070_o, n27069_o, n27067_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:46  */
  assign n27081_o = r[422:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27082_o = r[718:423];
  assign n27083_o = r[1014:719];
  assign n27084_o = r[1310:1015];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:76  */
  assign n27085_o = n26251_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:76  */
  always @*
    case (n27085_o)
      2'b00: n27086_o = n27081_o;
      2'b01: n27086_o = n27082_o;
      2'b10: n27086_o = n27083_o;
      2'b11: n27086_o = n27084_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:77  */
  assign n27087_o = n26294_o[422:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:76  */
  assign n27088_o = n26294_o[718:423];
  assign n27089_o = n26294_o[1014:719];
  assign n27090_o = n26294_o[1310:1015];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:46  */
  assign n27091_o = n26290_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:46  */
  always @*
    case (n27091_o)
      2'b00: n27092_o = n27087_o;
      2'b01: n27092_o = n27088_o;
      2'b10: n27092_o = n27089_o;
      2'b11: n27092_o = n27090_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27093_o = n26311_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27094_o = ~n27093_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27095_o = n26311_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27096_o = ~n27095_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27097_o = n27094_o & n27096_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27098_o = n27094_o & n27095_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27099_o = n27093_o & n27096_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27100_o = n27093_o & n27095_o;
  assign n27101_o = n26080_o[255:0];
  assign n27102_o = n26080_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27103_o = n27097_o ? n26314_o : n27102_o;
  assign n27104_o = n26080_o[551:294];
  assign n27105_o = n26080_o[589:552];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27106_o = n27098_o ? n26314_o : n27105_o;
  assign n27107_o = n26080_o[847:590];
  assign n27108_o = n26080_o[885:848];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27109_o = n27099_o ? n26314_o : n27108_o;
  assign n27110_o = n26080_o[1143:886];
  assign n27111_o = n26080_o[1181:1144];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27112_o = n27100_o ? n26314_o : n27111_o;
  assign n27113_o = n26080_o[1183:1182];
  assign n27114_o = {n27113_o, n27112_o, n27110_o, n27109_o, n27107_o, n27106_o, n27104_o, n27103_o, n27101_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:46  */
  assign n27115_o = r[422:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27116_o = r[718:423];
  assign n27117_o = r[1014:719];
  assign n27118_o = r[1310:1015];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:455:82  */
  assign n27119_o = n26317_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:455:82  */
  always @*
    case (n27119_o)
      2'b00: n27120_o = n27115_o;
      2'b01: n27120_o = n27116_o;
      2'b10: n27120_o = n27117_o;
      2'b11: n27120_o = n27118_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:455:83  */
  assign n27121_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:455:82  */
  assign n27122_o = cfg_i[83:42];
  assign n27123_o = cfg_i[125:84];
  assign n27124_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:485:41  */
  assign n27125_o = n26441_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:485:41  */
  always @*
    case (n27125_o)
      2'b00: n27126_o = n27121_o;
      2'b01: n27126_o = n27122_o;
      2'b10: n27126_o = n27123_o;
      2'b11: n27126_o = n27124_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27127_o = n26511_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27128_o = ~n27127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27129_o = n26511_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27130_o = ~n27129_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27131_o = n27128_o & n27130_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27132_o = n27128_o & n27129_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27133_o = n27127_o & n27130_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27134_o = n27127_o & n27129_o;
  assign n27135_o = n26080_o[294:0];
  assign n27136_o = n26080_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27137_o = n27131_o ? 1'b0 : n27136_o;
  assign n27138_o = n26080_o[590:296];
  assign n27139_o = n26080_o[591];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27140_o = n27132_o ? 1'b0 : n27139_o;
  assign n27141_o = n26080_o[886:592];
  assign n27142_o = n26080_o[887];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27143_o = n27133_o ? 1'b0 : n27142_o;
  assign n27144_o = n26080_o[1182:888];
  assign n27145_o = n26080_o[1183];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27146_o = n27134_o ? 1'b0 : n27145_o;
  assign n27147_o = {n27146_o, n27144_o, n27143_o, n27141_o, n27140_o, n27138_o, n27137_o, n27135_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27148_o = n26516_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27149_o = ~n27148_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27150_o = n26516_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27151_o = ~n27150_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27152_o = n27149_o & n27151_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27153_o = n27149_o & n27150_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27154_o = n27148_o & n27151_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27155_o = n27148_o & n27150_o;
  assign n27156_o = n27147_o[293:0];
  assign n27157_o = n27147_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27158_o = n27152_o ? 1'b0 : n27157_o;
  assign n27159_o = n27147_o[589:295];
  assign n27160_o = n27147_o[590];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27161_o = n27153_o ? 1'b0 : n27160_o;
  assign n27162_o = n27147_o[885:591];
  assign n27163_o = n27147_o[886];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27164_o = n27154_o ? 1'b0 : n27163_o;
  assign n27165_o = n27147_o[1181:887];
  assign n27166_o = n27147_o[1182];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27167_o = n27155_o ? 1'b0 : n27166_o;
  assign n27168_o = n27147_o[1183];
  assign n27169_o = {n27168_o, n27167_o, n27165_o, n27164_o, n27162_o, n27161_o, n27159_o, n27158_o, n27156_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27170_o = n26555_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27171_o = ~n27170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27172_o = n26555_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27173_o = ~n27172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27174_o = n27171_o & n27173_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27175_o = n27171_o & n27172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27176_o = n27170_o & n27173_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27177_o = n27170_o & n27172_o;
  assign n27178_o = n26080_o[294:0];
  assign n27179_o = n26080_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27180_o = n27174_o ? 1'b0 : n27179_o;
  assign n27181_o = n26080_o[590:296];
  assign n27182_o = n26080_o[591];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27183_o = n27175_o ? 1'b0 : n27182_o;
  assign n27184_o = n26080_o[886:592];
  assign n27185_o = n26080_o[887];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27186_o = n27176_o ? 1'b0 : n27185_o;
  assign n27187_o = n26080_o[1182:888];
  assign n27188_o = n26080_o[1183];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27189_o = n27177_o ? 1'b0 : n27188_o;
  assign n27190_o = {n27189_o, n27187_o, n27186_o, n27184_o, n27183_o, n27181_o, n27180_o, n27178_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27191_o = n26560_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27192_o = ~n27191_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27193_o = n26560_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27194_o = ~n27193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27195_o = n27192_o & n27194_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27196_o = n27192_o & n27193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27197_o = n27191_o & n27194_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27198_o = n27191_o & n27193_o;
  assign n27199_o = n27190_o[293:0];
  assign n27200_o = n27190_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27201_o = n27195_o ? 1'b0 : n27200_o;
  assign n27202_o = n27190_o[589:295];
  assign n27203_o = n27190_o[590];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27204_o = n27196_o ? 1'b0 : n27203_o;
  assign n27205_o = n27190_o[885:591];
  assign n27206_o = n27190_o[886];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27207_o = n27197_o ? 1'b0 : n27206_o;
  assign n27208_o = n27190_o[1181:887];
  assign n27209_o = n27190_o[1182];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27210_o = n27198_o ? 1'b0 : n27209_o;
  assign n27211_o = n27190_o[1183];
  assign n27212_o = {n27211_o, n27210_o, n27208_o, n27207_o, n27205_o, n27204_o, n27202_o, n27201_o, n27199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:42  */
  assign n27213_o = n26626_o[158:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27214_o = n26626_o[190:159];
  assign n27215_o = n26626_o[222:191];
  assign n27216_o = n26626_o[254:223];
  assign n27217_o = n26626_o[286:255];
  assign n27218_o = n26626_o[318:287];
  assign n27219_o = n26626_o[350:319];
  assign n27220_o = n26626_o[382:351];
  assign n27221_o = n26626_o[454:423];
  assign n27222_o = n26626_o[486:455];
  assign n27223_o = n26626_o[518:487];
  assign n27224_o = n26626_o[550:519];
  assign n27225_o = n26626_o[582:551];
  assign n27226_o = n26626_o[614:583];
  assign n27227_o = n26626_o[646:615];
  assign n27228_o = n26626_o[678:647];
  assign n27229_o = n26626_o[750:719];
  assign n27230_o = n26626_o[782:751];
  assign n27231_o = n26626_o[814:783];
  assign n27232_o = n26626_o[846:815];
  assign n27233_o = n26626_o[878:847];
  assign n27234_o = n26626_o[910:879];
  assign n27235_o = n26626_o[942:911];
  assign n27236_o = n26626_o[974:943];
  assign n27237_o = n26626_o[1046:1015];
  assign n27238_o = n26626_o[1078:1047];
  assign n27239_o = n26626_o[1110:1079];
  assign n27240_o = n26626_o[1142:1111];
  assign n27241_o = n26626_o[1174:1143];
  assign n27242_o = n26626_o[1206:1175];
  assign n27243_o = n26626_o[1238:1207];
  assign n27244_o = n26626_o[1270:1239];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27245_o = {n26615_o, n26623_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27246_o = n27245_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27246_o)
      2'b00: n27247_o = n27213_o;
      2'b01: n27247_o = n27214_o;
      2'b10: n27247_o = n27215_o;
      2'b11: n27247_o = n27216_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27248_o = n27245_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27248_o)
      2'b00: n27249_o = n27217_o;
      2'b01: n27249_o = n27218_o;
      2'b10: n27249_o = n27219_o;
      2'b11: n27249_o = n27220_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27250_o = n27245_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27250_o)
      2'b00: n27251_o = n27221_o;
      2'b01: n27251_o = n27222_o;
      2'b10: n27251_o = n27223_o;
      2'b11: n27251_o = n27224_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27252_o = n27245_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27252_o)
      2'b00: n27253_o = n27225_o;
      2'b01: n27253_o = n27226_o;
      2'b10: n27253_o = n27227_o;
      2'b11: n27253_o = n27228_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27254_o = n27245_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27254_o)
      2'b00: n27255_o = n27229_o;
      2'b01: n27255_o = n27230_o;
      2'b10: n27255_o = n27231_o;
      2'b11: n27255_o = n27232_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27256_o = n27245_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27256_o)
      2'b00: n27257_o = n27233_o;
      2'b01: n27257_o = n27234_o;
      2'b10: n27257_o = n27235_o;
      2'b11: n27257_o = n27236_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27258_o = n27245_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27258_o)
      2'b00: n27259_o = n27237_o;
      2'b01: n27259_o = n27238_o;
      2'b10: n27259_o = n27239_o;
      2'b11: n27259_o = n27240_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27260_o = n27245_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27260_o)
      2'b00: n27261_o = n27241_o;
      2'b01: n27261_o = n27242_o;
      2'b10: n27261_o = n27243_o;
      2'b11: n27261_o = n27244_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27262_o = n27245_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27262_o)
      2'b00: n27263_o = n27247_o;
      2'b01: n27263_o = n27249_o;
      2'b10: n27263_o = n27251_o;
      2'b11: n27263_o = n27253_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27264_o = n27245_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27264_o)
      2'b00: n27265_o = n27255_o;
      2'b01: n27265_o = n27257_o;
      2'b10: n27265_o = n27259_o;
      2'b11: n27265_o = n27261_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27266_o = n27245_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27267_o = n27266_o ? n27265_o : n27263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:66  */
  assign n27268_o = n26640_o[158:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:42  */
  assign n27269_o = n26640_o[190:159];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27270_o = n26640_o[222:191];
  assign n27271_o = n26640_o[254:223];
  assign n27272_o = n26640_o[286:255];
  assign n27273_o = n26640_o[318:287];
  assign n27274_o = n26640_o[350:319];
  assign n27275_o = n26640_o[382:351];
  assign n27276_o = n26640_o[454:423];
  assign n27277_o = n26640_o[486:455];
  assign n27278_o = n26640_o[518:487];
  assign n27279_o = n26640_o[550:519];
  assign n27280_o = n26640_o[582:551];
  assign n27281_o = n26640_o[614:583];
  assign n27282_o = n26640_o[646:615];
  assign n27283_o = n26640_o[678:647];
  assign n27284_o = n26640_o[750:719];
  assign n27285_o = n26640_o[782:751];
  assign n27286_o = n26640_o[814:783];
  assign n27287_o = n26640_o[846:815];
  assign n27288_o = n26640_o[878:847];
  assign n27289_o = n26640_o[910:879];
  assign n27290_o = n26640_o[942:911];
  assign n27291_o = n26640_o[974:943];
  assign n27292_o = n26640_o[1046:1015];
  assign n27293_o = n26640_o[1078:1047];
  assign n27294_o = n26640_o[1110:1079];
  assign n27295_o = n26640_o[1142:1111];
  assign n27296_o = n26640_o[1174:1143];
  assign n27297_o = n26640_o[1206:1175];
  assign n27298_o = n26640_o[1238:1207];
  assign n27299_o = n26640_o[1270:1239];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27300_o = {n26629_o, n26637_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27301_o = n27300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27301_o)
      2'b00: n27302_o = n27268_o;
      2'b01: n27302_o = n27269_o;
      2'b10: n27302_o = n27270_o;
      2'b11: n27302_o = n27271_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27303_o = n27300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27303_o)
      2'b00: n27304_o = n27272_o;
      2'b01: n27304_o = n27273_o;
      2'b10: n27304_o = n27274_o;
      2'b11: n27304_o = n27275_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27305_o = n27300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27305_o)
      2'b00: n27306_o = n27276_o;
      2'b01: n27306_o = n27277_o;
      2'b10: n27306_o = n27278_o;
      2'b11: n27306_o = n27279_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27307_o = n27300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27307_o)
      2'b00: n27308_o = n27280_o;
      2'b01: n27308_o = n27281_o;
      2'b10: n27308_o = n27282_o;
      2'b11: n27308_o = n27283_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27309_o = n27300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27309_o)
      2'b00: n27310_o = n27284_o;
      2'b01: n27310_o = n27285_o;
      2'b10: n27310_o = n27286_o;
      2'b11: n27310_o = n27287_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27311_o = n27300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27311_o)
      2'b00: n27312_o = n27288_o;
      2'b01: n27312_o = n27289_o;
      2'b10: n27312_o = n27290_o;
      2'b11: n27312_o = n27291_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27313_o = n27300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27313_o)
      2'b00: n27314_o = n27292_o;
      2'b01: n27314_o = n27293_o;
      2'b10: n27314_o = n27294_o;
      2'b11: n27314_o = n27295_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27315_o = n27300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27315_o)
      2'b00: n27316_o = n27296_o;
      2'b01: n27316_o = n27297_o;
      2'b10: n27316_o = n27298_o;
      2'b11: n27316_o = n27299_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27317_o = n27300_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27317_o)
      2'b00: n27318_o = n27302_o;
      2'b01: n27318_o = n27304_o;
      2'b10: n27318_o = n27306_o;
      2'b11: n27318_o = n27308_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27319_o = n27300_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27319_o)
      2'b00: n27320_o = n27310_o;
      2'b01: n27320_o = n27312_o;
      2'b10: n27320_o = n27314_o;
      2'b11: n27320_o = n27316_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27321_o = n27300_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27322_o = n27321_o ? n27320_o : n27318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:66  */
  assign n27323_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:42  */
  assign n27324_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27325_o = cfg_i[125:84];
  assign n27326_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:535:70  */
  assign n27327_o = n26647_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:535:70  */
  always @*
    case (n27327_o)
      2'b00: n27328_o = n27323_o;
      2'b01: n27328_o = n27324_o;
      2'b10: n27328_o = n27325_o;
      2'b11: n27328_o = n27326_o;
    endcase
endmodule

module hibi_mem_trigger_4
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  start_i,
   input  busy_i,
   input  [3:0] trigger_i,
   input  [3:0] mask_i,
   output trigger_o,
   output start_o);
  wire [7:0] r;
  wire [7:0] rin;
  wire [1:0] n25110_o;
  wire n25113_o;
  wire n25114_o;
  wire n25115_o;
  wire n25116_o;
  wire n25118_o;
  wire n25119_o;
  wire n25120_o;
  wire n25121_o;
  wire n25123_o;
  wire n25124_o;
  wire n25125_o;
  wire n25126_o;
  wire n25127_o;
  wire n25128_o;
  wire n25129_o;
  wire n25130_o;
  wire [7:0] n25131_o;
  wire [3:0] n25132_o;
  wire n25133_o;
  wire n25136_o;
  wire [1:0] n25138_o;
  wire [2:0] n25142_o;
  wire [1:0] n25143_o;
  wire [1:0] n25144_o;
  wire n25145_o;
  wire n25146_o;
  wire [2:0] n25147_o;
  wire [2:0] n25148_o;
  wire [2:0] n25149_o;
  wire n25151_o;
  wire [2:0] n25154_o;
  wire [2:0] n25155_o;
  wire [2:0] n25156_o;
  wire n25158_o;
  wire [1:0] n25160_o;
  wire n25162_o;
  wire n25163_o;
  wire [4:0] n25167_o;
  wire [1:0] n25168_o;
  wire [4:0] n25169_o;
  wire [4:0] n25170_o;
  wire n25172_o;
  wire [3:0] n25173_o;
  wire [1:0] n25174_o;
  wire [1:0] n25175_o;
  reg [1:0] n25176_o;
  wire n25177_o;
  wire n25178_o;
  reg n25179_o;
  wire [4:0] n25180_o;
  reg [4:0] n25181_o;
  wire n25182_o;
  wire n25183_o;
  wire [7:0] n25184_o;
  wire n25188_o;
  wire [7:0] n25191_o;
  wire [7:0] n25197_o;
  reg [7:0] n25198_q;
  assign trigger_o = n25182_o;
  assign start_o = n25183_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:61:10  */
  assign r = n25198_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:61:13  */
  assign rin = n25184_o; // (signal)
  assign n25110_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:19  */
  assign n25113_o = trigger_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:81:30  */
  assign n25114_o = mask_i[3];
  assign n25115_o = r[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:7  */
  assign n25116_o = n25113_o ? n25114_o : n25115_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:19  */
  assign n25118_o = trigger_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:81:30  */
  assign n25119_o = mask_i[2];
  assign n25120_o = r[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:7  */
  assign n25121_o = n25118_o ? n25119_o : n25120_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:19  */
  assign n25123_o = trigger_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:81:30  */
  assign n25124_o = mask_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:669:3  */
  assign n25125_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:7  */
  assign n25126_o = n25123_o ? n25124_o : n25125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:641:5  */
  assign n25127_o = r[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:19  */
  assign n25128_o = trigger_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:81:30  */
  assign n25129_o = mask_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:7  */
  assign n25130_o = n25128_o ? n25129_o : n25127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:587:3  */
  assign n25131_o = {1'b0, n25116_o, n25121_o, n25126_o, n25130_o, 1'b0, n25110_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:89:10  */
  assign n25132_o = n25131_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:89:17  */
  assign n25133_o = n25132_o == mask_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:89:5  */
  assign n25136_o = n25133_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:96:18  */
  assign n25138_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:442:5  */
  assign n25142_o = {1'b1, 2'b10};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:435:3  */
  assign n25143_o = n25142_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:98:27  */
  assign n25144_o = n25136_o ? n25143_o : 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:407:5  */
  assign n25145_o = n25142_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:98:27  */
  assign n25146_o = n25136_o ? n25145_o : 1'b0;
  assign n25147_o = {n25146_o, n25144_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:372:5  */
  assign n25148_o = {1'b0, n25110_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:97:25  */
  assign n25149_o = start_i ? n25147_o : n25148_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:97:7  */
  assign n25151_o = n25138_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:290:5  */
  assign n25154_o = {1'b1, 2'b10};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:283:3  */
  assign n25155_o = {1'b0, n25110_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:106:25  */
  assign n25156_o = n25136_o ? n25154_o : n25155_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:106:7  */
  assign n25158_o = n25138_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:111:25  */
  assign n25160_o = busy_i ? 2'b11 : n25110_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:111:7  */
  assign n25162_o = n25138_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:115:35  */
  assign n25163_o = ~busy_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:131:3  */
  assign n25167_o = {1'b1, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:115:25  */
  assign n25168_o = n25163_o ? 2'b00 : n25110_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:85:5  */
  assign n25169_o = {1'b0, n25116_o, n25121_o, n25126_o, n25130_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:115:25  */
  assign n25170_o = n25163_o ? n25167_o : n25169_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:115:7  */
  assign n25172_o = n25138_o == 2'b11;
  assign n25173_o = {n25172_o, n25162_o, n25158_o, n25151_o};
  assign n25174_o = n25149_o[1:0];
  assign n25175_o = n25156_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:96:5  */
  always @*
    case (n25173_o)
      4'b1000: n25176_o = n25168_o;
      4'b0100: n25176_o = n25160_o;
      4'b0010: n25176_o = n25175_o;
      4'b0001: n25176_o = n25174_o;
      default: n25176_o = n25110_o;
    endcase
  assign n25177_o = n25149_o[2];
  assign n25178_o = n25156_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:96:5  */
  always @*
    case (n25173_o)
      4'b1000: n25179_o = 1'b0;
      4'b0100: n25179_o = 1'b0;
      4'b0010: n25179_o = n25178_o;
      4'b0001: n25179_o = n25177_o;
      default: n25179_o = 1'b0;
    endcase
  assign n25180_o = {1'b0, n25116_o, n25121_o, n25126_o, n25130_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:96:5  */
  always @*
    case (n25173_o)
      4'b1000: n25181_o = n25170_o;
      4'b0100: n25181_o = n25180_o;
      4'b0010: n25181_o = n25180_o;
      4'b0001: n25181_o = n25180_o;
      default: n25181_o = n25180_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:127:20  */
  assign n25182_o = r[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:128:20  */
  assign n25183_o = r[2];
  assign n25184_o = {n25181_o, n25179_o, n25176_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:138:18  */
  assign n25188_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:142:9  */
  assign n25191_o = init_i ? 8'b00000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:140:5  */
  assign n25197_o = en_i ? n25191_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:140:5  */
  always @(posedge clk_i or posedge n25188_o)
    if (n25188_o)
      n25198_q <= 8'b00000000;
    else
      n25198_q <= n25197_o;
endmodule

module hibi_mem_regfile
  (input  clk_i,
   input  reset_n_i,
   input  [4:0] gif_req_i_addr,
   input  [21:0] gif_req_i_wdata,
   input  gif_req_i_wr,
   input  gif_req_i_rd,
   input  [3:0] logic2reg_i_hibi_dma_status,
   output [21:0] gif_rsp_o_rdata,
   output gif_rsp_o_ack,
   output [2:0] reg2logic_o_hibi_dma_ctrl,
   output [1:0] reg2logic_o_hibi_dma_status,
   output [5:0] reg2logic_o_hibi_dma_trigger,
   output [18:0] reg2logic_o_hibi_dma_cfg0,
   output [10:0] reg2logic_o_hibi_dma_mem_addr0,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr0,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask0,
   output [18:0] reg2logic_o_hibi_dma_cfg1,
   output [10:0] reg2logic_o_hibi_dma_mem_addr1,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr1,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask1,
   output [18:0] reg2logic_o_hibi_dma_cfg2,
   output [10:0] reg2logic_o_hibi_dma_mem_addr2,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr2,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask2,
   output [18:0] reg2logic_o_hibi_dma_cfg3,
   output [10:0] reg2logic_o_hibi_dma_mem_addr3,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr3,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask3);
  wire [28:0] n24213_o;
  wire [21:0] n24215_o;
  wire n24216_o;
  wire [2:0] n24218_o;
  wire [1:0] n24219_o;
  wire [5:0] n24220_o;
  wire [18:0] n24221_o;
  wire [10:0] n24222_o;
  wire [17:0] n24223_o;
  wire [5:0] n24224_o;
  wire [18:0] n24225_o;
  wire [10:0] n24226_o;
  wire [17:0] n24227_o;
  wire [5:0] n24228_o;
  wire [18:0] n24229_o;
  wire [10:0] n24230_o;
  wire [17:0] n24231_o;
  wire [5:0] n24232_o;
  wire [18:0] n24233_o;
  wire [10:0] n24234_o;
  wire [17:0] n24235_o;
  wire [5:0] n24236_o;
  wire hibi_dma_ctrl;
  wire [16:0] hibi_dma_cfg0;
  wire [8:0] hibi_dma_mem_addr0;
  wire [15:0] hibi_dma_hibi_addr0;
  wire [3:0] hibi_dma_trigger_mask0;
  wire [16:0] hibi_dma_cfg1;
  wire [8:0] hibi_dma_mem_addr1;
  wire [15:0] hibi_dma_hibi_addr1;
  wire [3:0] hibi_dma_trigger_mask1;
  wire [16:0] hibi_dma_cfg2;
  wire [8:0] hibi_dma_mem_addr2;
  wire [15:0] hibi_dma_hibi_addr2;
  wire [3:0] hibi_dma_trigger_mask2;
  wire [16:0] hibi_dma_cfg3;
  wire [8:0] hibi_dma_mem_addr3;
  wire [15:0] hibi_dma_hibi_addr3;
  wire [3:0] hibi_dma_trigger_mask3;
  wire n24238_o;
  wire [4:0] n24240_o;
  wire n24242_o;
  wire n24243_o;
  wire n24244_o;
  wire n24245_o;
  wire n24251_o;
  reg n24252_q;
  wire n24253_o;
  wire [4:0] n24254_o;
  wire n24256_o;
  wire n24257_o;
  wire n24259_o;
  wire [4:0] n24260_o;
  wire n24262_o;
  wire n24263_o;
  wire n24265_o;
  wire [4:0] n24266_o;
  wire n24268_o;
  wire n24269_o;
  wire n24271_o;
  wire [4:0] n24272_o;
  wire n24274_o;
  wire n24275_o;
  wire n24277_o;
  wire [4:0] n24278_o;
  wire n24280_o;
  wire n24281_o;
  wire n24283_o;
  wire [4:0] n24284_o;
  wire n24286_o;
  wire n24287_o;
  wire n24289_o;
  wire n24290_o;
  wire n24291_o;
  wire n24292_o;
  wire n24294_o;
  wire [4:0] n24296_o;
  wire n24298_o;
  wire n24299_o;
  wire n24300_o;
  wire [9:0] n24301_o;
  wire n24302_o;
  wire [4:0] n24303_o;
  wire n24304_o;
  wire [16:0] n24305_o;
  wire [16:0] n24311_o;
  reg [16:0] n24312_q;
  wire n24313_o;
  wire [4:0] n24314_o;
  wire n24316_o;
  wire n24317_o;
  wire n24319_o;
  wire [4:0] n24320_o;
  wire n24322_o;
  wire n24323_o;
  wire n24326_o;
  wire [4:0] n24328_o;
  wire n24330_o;
  wire n24331_o;
  wire n24332_o;
  wire [8:0] n24333_o;
  wire [8:0] n24339_o;
  reg [8:0] n24340_q;
  wire n24341_o;
  wire [4:0] n24342_o;
  wire n24344_o;
  wire n24345_o;
  wire n24347_o;
  wire [4:0] n24348_o;
  wire n24350_o;
  wire n24351_o;
  wire n24354_o;
  wire [4:0] n24356_o;
  wire n24358_o;
  wire n24359_o;
  wire n24360_o;
  wire [15:0] n24361_o;
  wire [15:0] n24367_o;
  reg [15:0] n24368_q;
  wire n24369_o;
  wire [4:0] n24370_o;
  wire n24372_o;
  wire n24373_o;
  wire n24375_o;
  wire [4:0] n24376_o;
  wire n24378_o;
  wire n24379_o;
  wire n24382_o;
  wire [4:0] n24384_o;
  wire n24386_o;
  wire n24387_o;
  wire n24388_o;
  wire [3:0] n24389_o;
  wire [3:0] n24395_o;
  reg [3:0] n24396_q;
  wire n24397_o;
  wire [4:0] n24398_o;
  wire n24400_o;
  wire n24401_o;
  wire n24403_o;
  wire [4:0] n24404_o;
  wire n24406_o;
  wire n24407_o;
  wire n24410_o;
  wire [4:0] n24412_o;
  wire n24414_o;
  wire n24415_o;
  wire n24416_o;
  wire [9:0] n24417_o;
  wire n24418_o;
  wire [4:0] n24419_o;
  wire n24420_o;
  wire [16:0] n24421_o;
  wire [16:0] n24427_o;
  reg [16:0] n24428_q;
  wire n24429_o;
  wire [4:0] n24430_o;
  wire n24432_o;
  wire n24433_o;
  wire n24435_o;
  wire [4:0] n24436_o;
  wire n24438_o;
  wire n24439_o;
  wire n24442_o;
  wire [4:0] n24444_o;
  wire n24446_o;
  wire n24447_o;
  wire n24448_o;
  wire [8:0] n24449_o;
  wire [8:0] n24455_o;
  reg [8:0] n24456_q;
  wire n24457_o;
  wire [4:0] n24458_o;
  wire n24460_o;
  wire n24461_o;
  wire n24463_o;
  wire [4:0] n24464_o;
  wire n24466_o;
  wire n24467_o;
  wire n24470_o;
  wire [4:0] n24472_o;
  wire n24474_o;
  wire n24475_o;
  wire n24476_o;
  wire [15:0] n24477_o;
  wire [15:0] n24483_o;
  reg [15:0] n24484_q;
  wire n24485_o;
  wire [4:0] n24486_o;
  wire n24488_o;
  wire n24489_o;
  wire n24491_o;
  wire [4:0] n24492_o;
  wire n24494_o;
  wire n24495_o;
  wire n24498_o;
  wire [4:0] n24500_o;
  wire n24502_o;
  wire n24503_o;
  wire n24504_o;
  wire [3:0] n24505_o;
  wire [3:0] n24511_o;
  reg [3:0] n24512_q;
  wire n24513_o;
  wire [4:0] n24514_o;
  wire n24516_o;
  wire n24517_o;
  wire n24519_o;
  wire [4:0] n24520_o;
  wire n24522_o;
  wire n24523_o;
  wire n24526_o;
  wire [4:0] n24528_o;
  wire n24530_o;
  wire n24531_o;
  wire n24532_o;
  wire [9:0] n24533_o;
  wire n24534_o;
  wire [4:0] n24535_o;
  wire n24536_o;
  wire [16:0] n24537_o;
  wire [16:0] n24543_o;
  reg [16:0] n24544_q;
  wire n24545_o;
  wire [4:0] n24546_o;
  wire n24548_o;
  wire n24549_o;
  wire n24551_o;
  wire [4:0] n24552_o;
  wire n24554_o;
  wire n24555_o;
  wire n24558_o;
  wire [4:0] n24560_o;
  wire n24562_o;
  wire n24563_o;
  wire n24564_o;
  wire [8:0] n24565_o;
  wire [8:0] n24571_o;
  reg [8:0] n24572_q;
  wire n24573_o;
  wire [4:0] n24574_o;
  wire n24576_o;
  wire n24577_o;
  wire n24579_o;
  wire [4:0] n24580_o;
  wire n24582_o;
  wire n24583_o;
  wire n24586_o;
  wire [4:0] n24588_o;
  wire n24590_o;
  wire n24591_o;
  wire n24592_o;
  wire [15:0] n24593_o;
  wire [15:0] n24599_o;
  reg [15:0] n24600_q;
  wire n24601_o;
  wire [4:0] n24602_o;
  wire n24604_o;
  wire n24605_o;
  wire n24607_o;
  wire [4:0] n24608_o;
  wire n24610_o;
  wire n24611_o;
  wire n24614_o;
  wire [4:0] n24616_o;
  wire n24618_o;
  wire n24619_o;
  wire n24620_o;
  wire [3:0] n24621_o;
  wire [3:0] n24627_o;
  reg [3:0] n24628_q;
  wire n24629_o;
  wire [4:0] n24630_o;
  wire n24632_o;
  wire n24633_o;
  wire n24635_o;
  wire [4:0] n24636_o;
  wire n24638_o;
  wire n24639_o;
  wire n24642_o;
  wire [4:0] n24644_o;
  wire n24646_o;
  wire n24647_o;
  wire n24648_o;
  wire [9:0] n24649_o;
  wire n24650_o;
  wire [4:0] n24651_o;
  wire n24652_o;
  wire [16:0] n24653_o;
  wire [16:0] n24659_o;
  reg [16:0] n24660_q;
  wire n24661_o;
  wire [4:0] n24662_o;
  wire n24664_o;
  wire n24665_o;
  wire n24667_o;
  wire [4:0] n24668_o;
  wire n24670_o;
  wire n24671_o;
  wire n24674_o;
  wire [4:0] n24676_o;
  wire n24678_o;
  wire n24679_o;
  wire n24680_o;
  wire [8:0] n24681_o;
  wire [8:0] n24687_o;
  reg [8:0] n24688_q;
  wire n24689_o;
  wire [4:0] n24690_o;
  wire n24692_o;
  wire n24693_o;
  wire n24695_o;
  wire [4:0] n24696_o;
  wire n24698_o;
  wire n24699_o;
  wire n24702_o;
  wire [4:0] n24704_o;
  wire n24706_o;
  wire n24707_o;
  wire n24708_o;
  wire [15:0] n24709_o;
  wire [15:0] n24715_o;
  reg [15:0] n24716_q;
  wire n24717_o;
  wire [4:0] n24718_o;
  wire n24720_o;
  wire n24721_o;
  wire n24723_o;
  wire [4:0] n24724_o;
  wire n24726_o;
  wire n24727_o;
  wire n24730_o;
  wire [4:0] n24732_o;
  wire n24734_o;
  wire n24735_o;
  wire n24736_o;
  wire [3:0] n24737_o;
  wire [3:0] n24743_o;
  reg [3:0] n24744_q;
  wire n24745_o;
  wire [4:0] n24746_o;
  wire n24748_o;
  wire n24749_o;
  wire n24751_o;
  wire [4:0] n24752_o;
  wire n24754_o;
  wire n24755_o;
  wire n24758_o;
  wire n24762_o;
  wire n24763_o;
  wire n24764_o;
  wire n24765_o;
  wire [4:0] n24766_o;
  localparam [21:0] n24767_o = 22'b0000000000000000000000;
  wire n24768_o;
  wire [20:0] n24769_o;
  wire n24771_o;
  localparam [21:0] n24772_o = 22'b0000000000000000000000;
  wire [3:0] n24773_o;
  wire [3:0] n24774_o;
  wire n24775_o;
  wire [3:0] n24777_o;
  wire [3:0] n24778_o;
  wire n24779_o;
  wire [3:0] n24781_o;
  wire [3:0] n24782_o;
  wire n24783_o;
  wire [3:0] n24785_o;
  wire [3:0] n24786_o;
  wire n24787_o;
  wire [17:0] n24788_o;
  wire n24790_o;
  localparam [21:0] n24791_o = 22'b0000000000000000000000;
  wire [17:0] n24799_o;
  wire n24801_o;
  localparam [21:0] n24802_o = 22'b0000000000000000000000;
  wire [9:0] n24803_o;
  wire n24805_o;
  wire [4:0] n24807_o;
  wire [4:0] n24808_o;
  wire n24810_o;
  wire n24812_o;
  localparam [21:0] n24813_o = 22'b0000000000000000000000;
  wire [8:0] n24814_o;
  wire [12:0] n24815_o;
  wire n24817_o;
  localparam [21:0] n24818_o = 22'b0000000000000000000000;
  wire [15:0] n24819_o;
  wire [5:0] n24820_o;
  wire n24822_o;
  localparam [21:0] n24823_o = 22'b0000000000000000000000;
  wire [3:0] n24824_o;
  wire [17:0] n24825_o;
  wire n24827_o;
  localparam [21:0] n24828_o = 22'b0000000000000000000000;
  wire [9:0] n24829_o;
  wire n24831_o;
  wire [4:0] n24833_o;
  wire [4:0] n24834_o;
  wire n24836_o;
  wire n24838_o;
  localparam [21:0] n24839_o = 22'b0000000000000000000000;
  wire [8:0] n24840_o;
  wire [12:0] n24841_o;
  wire n24843_o;
  localparam [21:0] n24844_o = 22'b0000000000000000000000;
  wire [15:0] n24845_o;
  wire [5:0] n24846_o;
  wire n24848_o;
  localparam [21:0] n24849_o = 22'b0000000000000000000000;
  wire [3:0] n24850_o;
  wire [17:0] n24851_o;
  wire n24853_o;
  localparam [21:0] n24854_o = 22'b0000000000000000000000;
  wire [9:0] n24855_o;
  wire n24857_o;
  wire [4:0] n24859_o;
  wire [4:0] n24860_o;
  wire n24862_o;
  wire n24864_o;
  localparam [21:0] n24865_o = 22'b0000000000000000000000;
  wire [8:0] n24866_o;
  wire [12:0] n24867_o;
  wire n24869_o;
  localparam [21:0] n24870_o = 22'b0000000000000000000000;
  wire [15:0] n24871_o;
  wire [5:0] n24872_o;
  wire n24874_o;
  localparam [21:0] n24875_o = 22'b0000000000000000000000;
  wire [3:0] n24876_o;
  wire [17:0] n24877_o;
  wire n24879_o;
  localparam [21:0] n24880_o = 22'b0000000000000000000000;
  wire [9:0] n24881_o;
  wire n24883_o;
  wire [4:0] n24885_o;
  wire [4:0] n24886_o;
  wire n24888_o;
  wire n24890_o;
  localparam [21:0] n24891_o = 22'b0000000000000000000000;
  wire [8:0] n24892_o;
  wire [12:0] n24893_o;
  wire n24895_o;
  localparam [21:0] n24896_o = 22'b0000000000000000000000;
  wire [15:0] n24897_o;
  wire [5:0] n24898_o;
  wire n24900_o;
  localparam [21:0] n24901_o = 22'b0000000000000000000000;
  wire [3:0] n24902_o;
  wire [17:0] n24903_o;
  wire n24905_o;
  localparam [21:0] n24906_o = 22'b0000000000000000000000;
  wire [18:0] n24907_o;
  wire n24908_o;
  wire n24909_o;
  wire n24910_o;
  wire n24911_o;
  wire n24912_o;
  wire n24913_o;
  wire n24914_o;
  wire n24915_o;
  wire n24916_o;
  wire n24917_o;
  wire n24918_o;
  wire n24919_o;
  wire n24920_o;
  wire n24921_o;
  wire n24922_o;
  wire n24923_o;
  wire n24924_o;
  reg n24925_o;
  wire n24926_o;
  wire n24927_o;
  wire n24928_o;
  wire n24929_o;
  wire n24930_o;
  wire n24931_o;
  wire n24932_o;
  wire n24933_o;
  wire n24934_o;
  wire n24935_o;
  wire n24936_o;
  wire n24937_o;
  wire n24938_o;
  wire n24939_o;
  wire n24940_o;
  wire n24941_o;
  wire n24942_o;
  wire n24943_o;
  reg n24944_o;
  wire n24945_o;
  wire n24946_o;
  wire n24947_o;
  wire n24948_o;
  wire n24949_o;
  wire n24950_o;
  wire n24951_o;
  wire n24952_o;
  wire n24953_o;
  wire n24954_o;
  wire n24955_o;
  wire n24956_o;
  wire n24957_o;
  wire n24958_o;
  wire n24959_o;
  wire n24960_o;
  wire n24961_o;
  wire n24962_o;
  reg n24963_o;
  wire n24964_o;
  wire n24965_o;
  wire n24966_o;
  wire n24967_o;
  wire n24968_o;
  wire n24969_o;
  wire n24970_o;
  wire n24971_o;
  wire n24972_o;
  wire n24973_o;
  wire n24974_o;
  wire n24975_o;
  wire n24976_o;
  wire n24977_o;
  wire n24978_o;
  wire n24979_o;
  wire n24980_o;
  wire n24981_o;
  reg n24982_o;
  wire [4:0] n24983_o;
  wire [4:0] n24984_o;
  wire [4:0] n24985_o;
  wire [4:0] n24986_o;
  wire [4:0] n24987_o;
  wire [4:0] n24988_o;
  wire [4:0] n24989_o;
  wire [4:0] n24990_o;
  wire [4:0] n24991_o;
  wire [4:0] n24992_o;
  wire [4:0] n24993_o;
  wire [4:0] n24994_o;
  wire [4:0] n24995_o;
  wire [4:0] n24996_o;
  wire [4:0] n24997_o;
  wire [4:0] n24998_o;
  wire [4:0] n24999_o;
  wire [4:0] n25000_o;
  wire [4:0] n25001_o;
  wire [4:0] n25002_o;
  reg [4:0] n25003_o;
  wire n25004_o;
  wire n25005_o;
  wire n25006_o;
  wire n25007_o;
  wire n25008_o;
  wire n25009_o;
  wire n25010_o;
  wire n25011_o;
  wire n25012_o;
  wire n25013_o;
  wire n25014_o;
  wire n25015_o;
  wire n25016_o;
  wire n25017_o;
  wire n25018_o;
  wire n25019_o;
  wire n25020_o;
  wire n25021_o;
  wire n25022_o;
  wire n25023_o;
  reg n25024_o;
  wire [4:0] n25025_o;
  wire [4:0] n25026_o;
  wire [4:0] n25027_o;
  wire [4:0] n25028_o;
  wire [4:0] n25029_o;
  wire [4:0] n25030_o;
  wire [4:0] n25031_o;
  wire [4:0] n25032_o;
  wire [4:0] n25033_o;
  wire [4:0] n25034_o;
  wire [4:0] n25035_o;
  wire [4:0] n25036_o;
  wire [4:0] n25037_o;
  wire [4:0] n25038_o;
  wire [4:0] n25039_o;
  wire [4:0] n25040_o;
  reg [4:0] n25041_o;
  wire n25042_o;
  wire n25043_o;
  wire n25044_o;
  wire n25045_o;
  wire n25046_o;
  wire n25047_o;
  wire n25048_o;
  wire n25049_o;
  wire n25050_o;
  wire n25051_o;
  wire n25052_o;
  wire n25053_o;
  wire n25054_o;
  wire n25055_o;
  wire n25056_o;
  wire n25057_o;
  reg n25058_o;
  wire [4:0] n25059_o;
  wire [4:0] n25060_o;
  wire [4:0] n25061_o;
  wire [4:0] n25062_o;
  wire [4:0] n25063_o;
  wire [4:0] n25064_o;
  wire [4:0] n25065_o;
  wire [4:0] n25066_o;
  wire [4:0] n25067_o;
  wire [4:0] n25068_o;
  wire [4:0] n25069_o;
  wire [4:0] n25070_o;
  wire [4:0] n25071_o;
  wire [4:0] n25072_o;
  wire [4:0] n25073_o;
  wire [4:0] n25074_o;
  reg [4:0] n25075_o;
  wire n25076_o;
  wire n25077_o;
  wire n25078_o;
  wire n25079_o;
  wire n25080_o;
  wire n25081_o;
  wire n25082_o;
  wire n25083_o;
  wire n25084_o;
  wire n25085_o;
  wire n25086_o;
  wire n25087_o;
  wire n25088_o;
  wire n25089_o;
  wire n25090_o;
  wire n25091_o;
  reg n25092_o;
  wire [21:0] n25093_o;
  wire [21:0] n25094_o;
  wire [21:0] n25095_o;
  wire [22:0] n25096_o;
  wire [22:0] n25098_o;
  reg [22:0] n25101_q;
  wire [226:0] n25102_o;
  assign gif_rsp_o_rdata = n24215_o;
  assign gif_rsp_o_ack = n24216_o;
  assign reg2logic_o_hibi_dma_ctrl = n24218_o;
  assign reg2logic_o_hibi_dma_status = n24219_o;
  assign reg2logic_o_hibi_dma_trigger = n24220_o;
  assign reg2logic_o_hibi_dma_cfg0 = n24221_o;
  assign reg2logic_o_hibi_dma_mem_addr0 = n24222_o;
  assign reg2logic_o_hibi_dma_hibi_addr0 = n24223_o;
  assign reg2logic_o_hibi_dma_trigger_mask0 = n24224_o;
  assign reg2logic_o_hibi_dma_cfg1 = n24225_o;
  assign reg2logic_o_hibi_dma_mem_addr1 = n24226_o;
  assign reg2logic_o_hibi_dma_hibi_addr1 = n24227_o;
  assign reg2logic_o_hibi_dma_trigger_mask1 = n24228_o;
  assign reg2logic_o_hibi_dma_cfg2 = n24229_o;
  assign reg2logic_o_hibi_dma_mem_addr2 = n24230_o;
  assign reg2logic_o_hibi_dma_hibi_addr2 = n24231_o;
  assign reg2logic_o_hibi_dma_trigger_mask2 = n24232_o;
  assign reg2logic_o_hibi_dma_cfg3 = n24233_o;
  assign reg2logic_o_hibi_dma_mem_addr3 = n24234_o;
  assign reg2logic_o_hibi_dma_hibi_addr3 = n24235_o;
  assign reg2logic_o_hibi_dma_trigger_mask3 = n24236_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:38:5  */
  assign n24213_o = {gif_req_i_rd, gif_req_i_wr, gif_req_i_wdata, gif_req_i_addr};
  assign n24215_o = n25101_q[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:121:5  */
  assign n24216_o = n25101_q[22];
  assign n24218_o = n25102_o[2:0];
  assign n24219_o = n25102_o[4:3];
  assign n24220_o = n25102_o[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:63:3  */
  assign n24221_o = n25102_o[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:66:14  */
  assign n24222_o = n25102_o[40:30];
  assign n24223_o = n25102_o[58:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:65:14  */
  assign n24224_o = n25102_o[64:59];
  assign n24225_o = n25102_o[83:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:64:14  */
  assign n24226_o = n25102_o[94:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:72:3  */
  assign n24227_o = n25102_o[112:95];
  assign n24228_o = n25102_o[118:113];
  assign n24229_o = n25102_o[137:119];
  assign n24230_o = n25102_o[148:138];
  assign n24231_o = n25102_o[166:149];
  assign n24232_o = n25102_o[172:167];
  assign n24233_o = n25102_o[191:173];
  assign n24234_o = n25102_o[202:192];
  assign n24235_o = n25102_o[220:203];
  assign n24236_o = n25102_o[226:221];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:56:10  */
  assign hibi_dma_ctrl = n24252_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:57:10  */
  assign hibi_dma_cfg0 = n24312_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:58:10  */
  assign hibi_dma_mem_addr0 = n24340_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:59:10  */
  assign hibi_dma_hibi_addr0 = n24368_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:60:10  */
  assign hibi_dma_trigger_mask0 = n24396_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:61:10  */
  assign hibi_dma_cfg1 = n24428_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:62:10  */
  assign hibi_dma_mem_addr1 = n24456_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:63:10  */
  assign hibi_dma_hibi_addr1 = n24484_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:64:10  */
  assign hibi_dma_trigger_mask1 = n24512_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:65:10  */
  assign hibi_dma_cfg2 = n24544_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:66:10  */
  assign hibi_dma_mem_addr2 = n24572_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:67:10  */
  assign hibi_dma_hibi_addr2 = n24600_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:68:10  */
  assign hibi_dma_trigger_mask2 = n24628_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:69:10  */
  assign hibi_dma_cfg3 = n24660_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:70:10  */
  assign hibi_dma_mem_addr3 = n24688_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:71:10  */
  assign hibi_dma_hibi_addr3 = n24716_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:72:10  */
  assign hibi_dma_trigger_mask3 = n24744_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:83:18  */
  assign n24238_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:86:20  */
  assign n24240_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:86:25  */
  assign n24242_o = n24240_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:86:73  */
  assign n24243_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:86:59  */
  assign n24244_o = n24242_o & n24243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:87:44  */
  assign n24245_o = n24213_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:85:5  */
  assign n24251_o = n24244_o ? n24245_o : hibi_dma_ctrl;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:85:5  */
  always @(posedge clk_i or posedge n24238_o)
    if (n24238_o)
      n24252_q <= 1'b0;
    else
      n24252_q <= n24251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:107:47  */
  assign n24253_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:107:65  */
  assign n24254_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:107:70  */
  assign n24256_o = n24254_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:107:50  */
  assign n24257_o = n24256_o ? n24253_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:108:47  */
  assign n24259_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:108:65  */
  assign n24260_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:108:70  */
  assign n24262_o = n24260_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:108:50  */
  assign n24263_o = n24262_o ? n24259_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:114:49  */
  assign n24265_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:114:67  */
  assign n24266_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:114:72  */
  assign n24268_o = n24266_o == 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:114:52  */
  assign n24269_o = n24268_o ? n24265_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:115:49  */
  assign n24271_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:115:67  */
  assign n24272_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:115:72  */
  assign n24274_o = n24272_o == 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:115:52  */
  assign n24275_o = n24274_o ? n24271_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:121:50  */
  assign n24277_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:121:68  */
  assign n24278_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:121:73  */
  assign n24280_o = n24278_o == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:121:53  */
  assign n24281_o = n24280_o ? n24277_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:122:50  */
  assign n24283_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:122:68  */
  assign n24284_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:122:73  */
  assign n24286_o = n24284_o == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:122:53  */
  assign n24287_o = n24286_o ? n24283_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:123:60  */
  assign n24289_o = n24213_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:124:60  */
  assign n24290_o = n24213_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:125:60  */
  assign n24291_o = n24213_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:126:60  */
  assign n24292_o = n24213_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:136:18  */
  assign n24294_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:139:20  */
  assign n24296_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:139:25  */
  assign n24298_o = n24296_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:139:73  */
  assign n24299_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:139:59  */
  assign n24300_o = n24298_o & n24299_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:140:47  */
  assign n24301_o = n24213_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:141:51  */
  assign n24302_o = n24213_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:142:50  */
  assign n24303_o = n24213_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:143:52  */
  assign n24304_o = n24213_o[26];
  assign n24305_o = {n24304_o, n24303_o, n24302_o, n24301_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:138:5  */
  assign n24311_o = n24300_o ? n24305_o : hibi_dma_cfg0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:138:5  */
  always @(posedge clk_i or posedge n24294_o)
    if (n24294_o)
      n24312_q <= 17'b00001010000000000;
    else
      n24312_q <= n24311_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:172:47  */
  assign n24313_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:172:65  */
  assign n24314_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:172:70  */
  assign n24316_o = n24314_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:172:50  */
  assign n24317_o = n24316_o ? n24313_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:173:47  */
  assign n24319_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:173:65  */
  assign n24320_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:173:70  */
  assign n24322_o = n24320_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:173:50  */
  assign n24323_o = n24322_o ? n24319_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:183:18  */
  assign n24326_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:186:20  */
  assign n24328_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:186:25  */
  assign n24330_o = n24328_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:186:78  */
  assign n24331_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:186:64  */
  assign n24332_o = n24330_o & n24331_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:187:51  */
  assign n24333_o = n24213_o[13:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:185:5  */
  assign n24339_o = n24332_o ? n24333_o : hibi_dma_mem_addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:185:5  */
  always @(posedge clk_i or posedge n24326_o)
    if (n24326_o)
      n24340_q <= 9'b000000000;
    else
      n24340_q <= n24339_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:207:52  */
  assign n24341_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:207:70  */
  assign n24342_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:207:75  */
  assign n24344_o = n24342_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:207:55  */
  assign n24345_o = n24344_o ? n24341_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:208:52  */
  assign n24347_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:208:70  */
  assign n24348_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:208:75  */
  assign n24350_o = n24348_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:208:55  */
  assign n24351_o = n24350_o ? n24347_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:218:18  */
  assign n24354_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:221:20  */
  assign n24356_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:221:25  */
  assign n24358_o = n24356_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:221:79  */
  assign n24359_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:221:65  */
  assign n24360_o = n24358_o & n24359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:222:52  */
  assign n24361_o = n24213_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:220:5  */
  assign n24367_o = n24360_o ? n24361_o : hibi_dma_hibi_addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:220:5  */
  always @(posedge clk_i or posedge n24354_o)
    if (n24354_o)
      n24368_q <= 16'b0000000000000000;
    else
      n24368_q <= n24367_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:242:53  */
  assign n24369_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:242:71  */
  assign n24370_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:242:76  */
  assign n24372_o = n24370_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:242:56  */
  assign n24373_o = n24372_o ? n24369_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:243:53  */
  assign n24375_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:243:71  */
  assign n24376_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:243:76  */
  assign n24378_o = n24376_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:243:56  */
  assign n24379_o = n24378_o ? n24375_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:253:18  */
  assign n24382_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:256:20  */
  assign n24384_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:256:25  */
  assign n24386_o = n24384_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:256:82  */
  assign n24387_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:256:68  */
  assign n24388_o = n24386_o & n24387_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:257:55  */
  assign n24389_o = n24213_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:255:5  */
  assign n24395_o = n24388_o ? n24389_o : hibi_dma_trigger_mask0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:255:5  */
  always @(posedge clk_i or posedge n24382_o)
    if (n24382_o)
      n24396_q <= 4'b0000;
    else
      n24396_q <= n24395_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:277:56  */
  assign n24397_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:277:74  */
  assign n24398_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:277:79  */
  assign n24400_o = n24398_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:277:59  */
  assign n24401_o = n24400_o ? n24397_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:278:56  */
  assign n24403_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:278:74  */
  assign n24404_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:278:79  */
  assign n24406_o = n24404_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:278:59  */
  assign n24407_o = n24406_o ? n24403_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:288:18  */
  assign n24410_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:291:20  */
  assign n24412_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:291:25  */
  assign n24414_o = n24412_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:291:73  */
  assign n24415_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:291:59  */
  assign n24416_o = n24414_o & n24415_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:292:47  */
  assign n24417_o = n24213_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:293:51  */
  assign n24418_o = n24213_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:294:50  */
  assign n24419_o = n24213_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:295:52  */
  assign n24420_o = n24213_o[26];
  assign n24421_o = {n24420_o, n24419_o, n24418_o, n24417_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:290:5  */
  assign n24427_o = n24416_o ? n24421_o : hibi_dma_cfg1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:290:5  */
  always @(posedge clk_i or posedge n24410_o)
    if (n24410_o)
      n24428_q <= 17'b00001010000000000;
    else
      n24428_q <= n24427_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:324:47  */
  assign n24429_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:324:65  */
  assign n24430_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:324:70  */
  assign n24432_o = n24430_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:324:50  */
  assign n24433_o = n24432_o ? n24429_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:325:47  */
  assign n24435_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:325:65  */
  assign n24436_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:325:70  */
  assign n24438_o = n24436_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:325:50  */
  assign n24439_o = n24438_o ? n24435_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:335:18  */
  assign n24442_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:338:20  */
  assign n24444_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:338:25  */
  assign n24446_o = n24444_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:338:78  */
  assign n24447_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:338:64  */
  assign n24448_o = n24446_o & n24447_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:339:51  */
  assign n24449_o = n24213_o[13:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:337:5  */
  assign n24455_o = n24448_o ? n24449_o : hibi_dma_mem_addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:337:5  */
  always @(posedge clk_i or posedge n24442_o)
    if (n24442_o)
      n24456_q <= 9'b000000000;
    else
      n24456_q <= n24455_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:359:52  */
  assign n24457_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:359:70  */
  assign n24458_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:359:75  */
  assign n24460_o = n24458_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:359:55  */
  assign n24461_o = n24460_o ? n24457_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:360:52  */
  assign n24463_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:360:70  */
  assign n24464_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:360:75  */
  assign n24466_o = n24464_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:360:55  */
  assign n24467_o = n24466_o ? n24463_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:370:18  */
  assign n24470_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:373:20  */
  assign n24472_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:373:25  */
  assign n24474_o = n24472_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:373:79  */
  assign n24475_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:373:65  */
  assign n24476_o = n24474_o & n24475_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:374:52  */
  assign n24477_o = n24213_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:372:5  */
  assign n24483_o = n24476_o ? n24477_o : hibi_dma_hibi_addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:372:5  */
  always @(posedge clk_i or posedge n24470_o)
    if (n24470_o)
      n24484_q <= 16'b0000000000000000;
    else
      n24484_q <= n24483_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:394:53  */
  assign n24485_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:394:71  */
  assign n24486_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:394:76  */
  assign n24488_o = n24486_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:394:56  */
  assign n24489_o = n24488_o ? n24485_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:395:53  */
  assign n24491_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:395:71  */
  assign n24492_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:395:76  */
  assign n24494_o = n24492_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:395:56  */
  assign n24495_o = n24494_o ? n24491_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:405:18  */
  assign n24498_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:408:20  */
  assign n24500_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:408:25  */
  assign n24502_o = n24500_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:408:82  */
  assign n24503_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:408:68  */
  assign n24504_o = n24502_o & n24503_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:409:55  */
  assign n24505_o = n24213_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:407:5  */
  assign n24511_o = n24504_o ? n24505_o : hibi_dma_trigger_mask1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:407:5  */
  always @(posedge clk_i or posedge n24498_o)
    if (n24498_o)
      n24512_q <= 4'b0000;
    else
      n24512_q <= n24511_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:429:56  */
  assign n24513_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:429:74  */
  assign n24514_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:429:79  */
  assign n24516_o = n24514_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:429:59  */
  assign n24517_o = n24516_o ? n24513_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:430:56  */
  assign n24519_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:430:74  */
  assign n24520_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:430:79  */
  assign n24522_o = n24520_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:430:59  */
  assign n24523_o = n24522_o ? n24519_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:440:18  */
  assign n24526_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:443:20  */
  assign n24528_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:443:25  */
  assign n24530_o = n24528_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:443:73  */
  assign n24531_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:443:59  */
  assign n24532_o = n24530_o & n24531_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:444:47  */
  assign n24533_o = n24213_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:445:51  */
  assign n24534_o = n24213_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:446:50  */
  assign n24535_o = n24213_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:447:52  */
  assign n24536_o = n24213_o[26];
  assign n24537_o = {n24536_o, n24535_o, n24534_o, n24533_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:442:5  */
  assign n24543_o = n24532_o ? n24537_o : hibi_dma_cfg2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:442:5  */
  always @(posedge clk_i or posedge n24526_o)
    if (n24526_o)
      n24544_q <= 17'b00001010000000000;
    else
      n24544_q <= n24543_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:476:47  */
  assign n24545_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:476:65  */
  assign n24546_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:476:70  */
  assign n24548_o = n24546_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:476:50  */
  assign n24549_o = n24548_o ? n24545_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:477:47  */
  assign n24551_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:477:65  */
  assign n24552_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:477:70  */
  assign n24554_o = n24552_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:477:50  */
  assign n24555_o = n24554_o ? n24551_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:487:18  */
  assign n24558_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:490:20  */
  assign n24560_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:490:25  */
  assign n24562_o = n24560_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:490:78  */
  assign n24563_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:490:64  */
  assign n24564_o = n24562_o & n24563_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:491:51  */
  assign n24565_o = n24213_o[13:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:489:5  */
  assign n24571_o = n24564_o ? n24565_o : hibi_dma_mem_addr2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:489:5  */
  always @(posedge clk_i or posedge n24558_o)
    if (n24558_o)
      n24572_q <= 9'b000000000;
    else
      n24572_q <= n24571_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:511:52  */
  assign n24573_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:511:70  */
  assign n24574_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:511:75  */
  assign n24576_o = n24574_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:511:55  */
  assign n24577_o = n24576_o ? n24573_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:512:52  */
  assign n24579_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:512:70  */
  assign n24580_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:512:75  */
  assign n24582_o = n24580_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:512:55  */
  assign n24583_o = n24582_o ? n24579_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:522:18  */
  assign n24586_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:525:20  */
  assign n24588_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:525:25  */
  assign n24590_o = n24588_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:525:79  */
  assign n24591_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:525:65  */
  assign n24592_o = n24590_o & n24591_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:526:52  */
  assign n24593_o = n24213_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:524:5  */
  assign n24599_o = n24592_o ? n24593_o : hibi_dma_hibi_addr2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:524:5  */
  always @(posedge clk_i or posedge n24586_o)
    if (n24586_o)
      n24600_q <= 16'b0000000000000000;
    else
      n24600_q <= n24599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:546:53  */
  assign n24601_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:546:71  */
  assign n24602_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:546:76  */
  assign n24604_o = n24602_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:546:56  */
  assign n24605_o = n24604_o ? n24601_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:547:53  */
  assign n24607_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:547:71  */
  assign n24608_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:547:76  */
  assign n24610_o = n24608_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:547:56  */
  assign n24611_o = n24610_o ? n24607_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:557:18  */
  assign n24614_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:560:20  */
  assign n24616_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:560:25  */
  assign n24618_o = n24616_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:560:82  */
  assign n24619_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:560:68  */
  assign n24620_o = n24618_o & n24619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:561:55  */
  assign n24621_o = n24213_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:559:5  */
  assign n24627_o = n24620_o ? n24621_o : hibi_dma_trigger_mask2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:559:5  */
  always @(posedge clk_i or posedge n24614_o)
    if (n24614_o)
      n24628_q <= 4'b0000;
    else
      n24628_q <= n24627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:581:56  */
  assign n24629_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:581:74  */
  assign n24630_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:581:79  */
  assign n24632_o = n24630_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:581:59  */
  assign n24633_o = n24632_o ? n24629_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:582:56  */
  assign n24635_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:582:74  */
  assign n24636_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:582:79  */
  assign n24638_o = n24636_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:582:59  */
  assign n24639_o = n24638_o ? n24635_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:592:18  */
  assign n24642_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:595:20  */
  assign n24644_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:595:25  */
  assign n24646_o = n24644_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:595:73  */
  assign n24647_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:595:59  */
  assign n24648_o = n24646_o & n24647_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:596:47  */
  assign n24649_o = n24213_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:597:51  */
  assign n24650_o = n24213_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:598:50  */
  assign n24651_o = n24213_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:599:52  */
  assign n24652_o = n24213_o[26];
  assign n24653_o = {n24652_o, n24651_o, n24650_o, n24649_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:594:5  */
  assign n24659_o = n24648_o ? n24653_o : hibi_dma_cfg3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:594:5  */
  always @(posedge clk_i or posedge n24642_o)
    if (n24642_o)
      n24660_q <= 17'b00001010000000000;
    else
      n24660_q <= n24659_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:628:47  */
  assign n24661_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:628:65  */
  assign n24662_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:628:70  */
  assign n24664_o = n24662_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:628:50  */
  assign n24665_o = n24664_o ? n24661_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:629:47  */
  assign n24667_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:629:65  */
  assign n24668_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:629:70  */
  assign n24670_o = n24668_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:629:50  */
  assign n24671_o = n24670_o ? n24667_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:639:18  */
  assign n24674_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:642:20  */
  assign n24676_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:642:25  */
  assign n24678_o = n24676_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:642:78  */
  assign n24679_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:642:64  */
  assign n24680_o = n24678_o & n24679_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:643:51  */
  assign n24681_o = n24213_o[13:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:641:5  */
  assign n24687_o = n24680_o ? n24681_o : hibi_dma_mem_addr3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:641:5  */
  always @(posedge clk_i or posedge n24674_o)
    if (n24674_o)
      n24688_q <= 9'b000000000;
    else
      n24688_q <= n24687_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:663:52  */
  assign n24689_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:663:70  */
  assign n24690_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:663:75  */
  assign n24692_o = n24690_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:663:55  */
  assign n24693_o = n24692_o ? n24689_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:664:52  */
  assign n24695_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:664:70  */
  assign n24696_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:664:75  */
  assign n24698_o = n24696_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:664:55  */
  assign n24699_o = n24698_o ? n24695_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:674:18  */
  assign n24702_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:677:20  */
  assign n24704_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:677:25  */
  assign n24706_o = n24704_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:677:79  */
  assign n24707_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:677:65  */
  assign n24708_o = n24706_o & n24707_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:678:52  */
  assign n24709_o = n24213_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:676:5  */
  assign n24715_o = n24708_o ? n24709_o : hibi_dma_hibi_addr3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:676:5  */
  always @(posedge clk_i or posedge n24702_o)
    if (n24702_o)
      n24716_q <= 16'b0000000000000000;
    else
      n24716_q <= n24715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:698:53  */
  assign n24717_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:698:71  */
  assign n24718_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:698:76  */
  assign n24720_o = n24718_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:698:56  */
  assign n24721_o = n24720_o ? n24717_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:699:53  */
  assign n24723_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:699:71  */
  assign n24724_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:699:76  */
  assign n24726_o = n24724_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:699:56  */
  assign n24727_o = n24726_o ? n24723_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:709:18  */
  assign n24730_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:712:20  */
  assign n24732_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:712:25  */
  assign n24734_o = n24732_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:712:82  */
  assign n24735_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:712:68  */
  assign n24736_o = n24734_o & n24735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:713:55  */
  assign n24737_o = n24213_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:711:5  */
  assign n24743_o = n24736_o ? n24737_o : hibi_dma_trigger_mask3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:711:5  */
  always @(posedge clk_i or posedge n24730_o)
    if (n24730_o)
      n24744_q <= 4'b0000;
    else
      n24744_q <= n24743_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:733:56  */
  assign n24745_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:733:74  */
  assign n24746_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:733:79  */
  assign n24748_o = n24746_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:733:59  */
  assign n24749_o = n24748_o ? n24745_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:734:56  */
  assign n24751_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:734:74  */
  assign n24752_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:734:79  */
  assign n24754_o = n24752_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:734:59  */
  assign n24755_o = n24754_o ? n24751_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:741:18  */
  assign n24758_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:745:34  */
  assign n24762_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:745:50  */
  assign n24763_o = n24213_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:745:37  */
  assign n24764_o = n24762_o | n24763_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:747:20  */
  assign n24765_o = n24213_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:24  */
  assign n24766_o = n24213_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:751:49  */
  assign n24768_o = hibi_dma_ctrl;
  assign n24769_o = n24767_o[21:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:749:11  */
  assign n24771_o = n24766_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:754:47  */
  assign n24773_o = logic2reg_i_hibi_dma_status[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:754:63  */
  assign n24774_o = n24773_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:754:66  */
  assign n24775_o = n24774_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:755:47  */
  assign n24777_o = logic2reg_i_hibi_dma_status[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:755:63  */
  assign n24778_o = n24777_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:755:66  */
  assign n24779_o = n24778_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:756:47  */
  assign n24781_o = logic2reg_i_hibi_dma_status[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:756:63  */
  assign n24782_o = n24781_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:756:66  */
  assign n24783_o = n24782_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:757:47  */
  assign n24785_o = logic2reg_i_hibi_dma_status[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:757:63  */
  assign n24786_o = n24785_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:757:66  */
  assign n24787_o = n24786_o[3];
  assign n24788_o = n24772_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:752:11  */
  assign n24790_o = n24766_o == 5'b00001;
  assign n24799_o = n24791_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:758:11  */
  assign n24801_o = n24766_o == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:766:58  */
  assign n24803_o = hibi_dma_cfg0[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:767:50  */
  assign n24805_o = hibi_dma_cfg0[10];
  assign n24807_o = n24802_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:768:60  */
  assign n24808_o = hibi_dma_cfg0[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:769:50  */
  assign n24810_o = hibi_dma_cfg0[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:764:11  */
  assign n24812_o = n24766_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:772:63  */
  assign n24814_o = hibi_dma_mem_addr0[8:0];
  assign n24815_o = n24813_o[21:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:770:11  */
  assign n24817_o = n24766_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:775:65  */
  assign n24819_o = hibi_dma_hibi_addr0[15:0];
  assign n24820_o = n24818_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:773:11  */
  assign n24822_o = n24766_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:778:67  */
  assign n24824_o = hibi_dma_trigger_mask0[3:0];
  assign n24825_o = n24823_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:776:11  */
  assign n24827_o = n24766_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:781:58  */
  assign n24829_o = hibi_dma_cfg1[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:782:50  */
  assign n24831_o = hibi_dma_cfg1[10];
  assign n24833_o = n24828_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:783:60  */
  assign n24834_o = hibi_dma_cfg1[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:784:50  */
  assign n24836_o = hibi_dma_cfg1[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:779:11  */
  assign n24838_o = n24766_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:787:63  */
  assign n24840_o = hibi_dma_mem_addr1[8:0];
  assign n24841_o = n24839_o[21:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:785:11  */
  assign n24843_o = n24766_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:790:65  */
  assign n24845_o = hibi_dma_hibi_addr1[15:0];
  assign n24846_o = n24844_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:788:11  */
  assign n24848_o = n24766_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:793:67  */
  assign n24850_o = hibi_dma_trigger_mask1[3:0];
  assign n24851_o = n24849_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:791:11  */
  assign n24853_o = n24766_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:796:58  */
  assign n24855_o = hibi_dma_cfg2[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:797:50  */
  assign n24857_o = hibi_dma_cfg2[10];
  assign n24859_o = n24854_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:798:60  */
  assign n24860_o = hibi_dma_cfg2[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:799:50  */
  assign n24862_o = hibi_dma_cfg2[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:794:11  */
  assign n24864_o = n24766_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:802:63  */
  assign n24866_o = hibi_dma_mem_addr2[8:0];
  assign n24867_o = n24865_o[21:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:800:11  */
  assign n24869_o = n24766_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:805:65  */
  assign n24871_o = hibi_dma_hibi_addr2[15:0];
  assign n24872_o = n24870_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:803:11  */
  assign n24874_o = n24766_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:808:67  */
  assign n24876_o = hibi_dma_trigger_mask2[3:0];
  assign n24877_o = n24875_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:806:11  */
  assign n24879_o = n24766_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:811:58  */
  assign n24881_o = hibi_dma_cfg3[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:812:50  */
  assign n24883_o = hibi_dma_cfg3[10];
  assign n24885_o = n24880_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:813:60  */
  assign n24886_o = hibi_dma_cfg3[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:814:50  */
  assign n24888_o = hibi_dma_cfg3[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:809:11  */
  assign n24890_o = n24766_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:817:63  */
  assign n24892_o = hibi_dma_mem_addr3[8:0];
  assign n24893_o = n24891_o[21:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:815:11  */
  assign n24895_o = n24766_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:820:65  */
  assign n24897_o = hibi_dma_hibi_addr3[15:0];
  assign n24898_o = n24896_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:818:11  */
  assign n24900_o = n24766_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:823:67  */
  assign n24902_o = hibi_dma_trigger_mask3[3:0];
  assign n24903_o = n24901_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:821:11  */
  assign n24905_o = n24766_o == 5'b10010;
  assign n24907_o = {n24905_o, n24900_o, n24895_o, n24890_o, n24879_o, n24874_o, n24869_o, n24864_o, n24853_o, n24848_o, n24843_o, n24838_o, n24827_o, n24822_o, n24817_o, n24812_o, n24801_o, n24790_o, n24771_o};
  assign n24908_o = n24803_o[0];
  assign n24909_o = n24814_o[0];
  assign n24910_o = n24819_o[0];
  assign n24911_o = n24824_o[0];
  assign n24912_o = n24829_o[0];
  assign n24913_o = n24840_o[0];
  assign n24914_o = n24845_o[0];
  assign n24915_o = n24850_o[0];
  assign n24916_o = n24855_o[0];
  assign n24917_o = n24866_o[0];
  assign n24918_o = n24871_o[0];
  assign n24919_o = n24876_o[0];
  assign n24920_o = n24881_o[0];
  assign n24921_o = n24892_o[0];
  assign n24922_o = n24897_o[0];
  assign n24923_o = n24902_o[0];
  assign n24924_o = n24906_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24907_o)
      19'b1000000000000000000: n24925_o = n24923_o;
      19'b0100000000000000000: n24925_o = n24922_o;
      19'b0010000000000000000: n24925_o = n24921_o;
      19'b0001000000000000000: n24925_o = n24920_o;
      19'b0000100000000000000: n24925_o = n24919_o;
      19'b0000010000000000000: n24925_o = n24918_o;
      19'b0000001000000000000: n24925_o = n24917_o;
      19'b0000000100000000000: n24925_o = n24916_o;
      19'b0000000010000000000: n24925_o = n24915_o;
      19'b0000000001000000000: n24925_o = n24914_o;
      19'b0000000000100000000: n24925_o = n24913_o;
      19'b0000000000010000000: n24925_o = n24912_o;
      19'b0000000000001000000: n24925_o = n24911_o;
      19'b0000000000000100000: n24925_o = n24910_o;
      19'b0000000000000010000: n24925_o = n24909_o;
      19'b0000000000000001000: n24925_o = n24908_o;
      19'b0000000000000000100: n24925_o = 1'b0;
      19'b0000000000000000010: n24925_o = n24775_o;
      19'b0000000000000000001: n24925_o = n24768_o;
      default: n24925_o = n24924_o;
    endcase
  assign n24926_o = n24769_o[0];
  assign n24927_o = n24803_o[1];
  assign n24928_o = n24814_o[1];
  assign n24929_o = n24819_o[1];
  assign n24930_o = n24824_o[1];
  assign n24931_o = n24829_o[1];
  assign n24932_o = n24840_o[1];
  assign n24933_o = n24845_o[1];
  assign n24934_o = n24850_o[1];
  assign n24935_o = n24855_o[1];
  assign n24936_o = n24866_o[1];
  assign n24937_o = n24871_o[1];
  assign n24938_o = n24876_o[1];
  assign n24939_o = n24881_o[1];
  assign n24940_o = n24892_o[1];
  assign n24941_o = n24897_o[1];
  assign n24942_o = n24902_o[1];
  assign n24943_o = n24906_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24907_o)
      19'b1000000000000000000: n24944_o = n24942_o;
      19'b0100000000000000000: n24944_o = n24941_o;
      19'b0010000000000000000: n24944_o = n24940_o;
      19'b0001000000000000000: n24944_o = n24939_o;
      19'b0000100000000000000: n24944_o = n24938_o;
      19'b0000010000000000000: n24944_o = n24937_o;
      19'b0000001000000000000: n24944_o = n24936_o;
      19'b0000000100000000000: n24944_o = n24935_o;
      19'b0000000010000000000: n24944_o = n24934_o;
      19'b0000000001000000000: n24944_o = n24933_o;
      19'b0000000000100000000: n24944_o = n24932_o;
      19'b0000000000010000000: n24944_o = n24931_o;
      19'b0000000000001000000: n24944_o = n24930_o;
      19'b0000000000000100000: n24944_o = n24929_o;
      19'b0000000000000010000: n24944_o = n24928_o;
      19'b0000000000000001000: n24944_o = n24927_o;
      19'b0000000000000000100: n24944_o = 1'b0;
      19'b0000000000000000010: n24944_o = n24779_o;
      19'b0000000000000000001: n24944_o = n24926_o;
      default: n24944_o = n24943_o;
    endcase
  assign n24945_o = n24769_o[1];
  assign n24946_o = n24803_o[2];
  assign n24947_o = n24814_o[2];
  assign n24948_o = n24819_o[2];
  assign n24949_o = n24824_o[2];
  assign n24950_o = n24829_o[2];
  assign n24951_o = n24840_o[2];
  assign n24952_o = n24845_o[2];
  assign n24953_o = n24850_o[2];
  assign n24954_o = n24855_o[2];
  assign n24955_o = n24866_o[2];
  assign n24956_o = n24871_o[2];
  assign n24957_o = n24876_o[2];
  assign n24958_o = n24881_o[2];
  assign n24959_o = n24892_o[2];
  assign n24960_o = n24897_o[2];
  assign n24961_o = n24902_o[2];
  assign n24962_o = n24906_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24907_o)
      19'b1000000000000000000: n24963_o = n24961_o;
      19'b0100000000000000000: n24963_o = n24960_o;
      19'b0010000000000000000: n24963_o = n24959_o;
      19'b0001000000000000000: n24963_o = n24958_o;
      19'b0000100000000000000: n24963_o = n24957_o;
      19'b0000010000000000000: n24963_o = n24956_o;
      19'b0000001000000000000: n24963_o = n24955_o;
      19'b0000000100000000000: n24963_o = n24954_o;
      19'b0000000010000000000: n24963_o = n24953_o;
      19'b0000000001000000000: n24963_o = n24952_o;
      19'b0000000000100000000: n24963_o = n24951_o;
      19'b0000000000010000000: n24963_o = n24950_o;
      19'b0000000000001000000: n24963_o = n24949_o;
      19'b0000000000000100000: n24963_o = n24948_o;
      19'b0000000000000010000: n24963_o = n24947_o;
      19'b0000000000000001000: n24963_o = n24946_o;
      19'b0000000000000000100: n24963_o = 1'b0;
      19'b0000000000000000010: n24963_o = n24783_o;
      19'b0000000000000000001: n24963_o = n24945_o;
      default: n24963_o = n24962_o;
    endcase
  assign n24964_o = n24769_o[2];
  assign n24965_o = n24803_o[3];
  assign n24966_o = n24814_o[3];
  assign n24967_o = n24819_o[3];
  assign n24968_o = n24824_o[3];
  assign n24969_o = n24829_o[3];
  assign n24970_o = n24840_o[3];
  assign n24971_o = n24845_o[3];
  assign n24972_o = n24850_o[3];
  assign n24973_o = n24855_o[3];
  assign n24974_o = n24866_o[3];
  assign n24975_o = n24871_o[3];
  assign n24976_o = n24876_o[3];
  assign n24977_o = n24881_o[3];
  assign n24978_o = n24892_o[3];
  assign n24979_o = n24897_o[3];
  assign n24980_o = n24902_o[3];
  assign n24981_o = n24906_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24907_o)
      19'b1000000000000000000: n24982_o = n24980_o;
      19'b0100000000000000000: n24982_o = n24979_o;
      19'b0010000000000000000: n24982_o = n24978_o;
      19'b0001000000000000000: n24982_o = n24977_o;
      19'b0000100000000000000: n24982_o = n24976_o;
      19'b0000010000000000000: n24982_o = n24975_o;
      19'b0000001000000000000: n24982_o = n24974_o;
      19'b0000000100000000000: n24982_o = n24973_o;
      19'b0000000010000000000: n24982_o = n24972_o;
      19'b0000000001000000000: n24982_o = n24971_o;
      19'b0000000000100000000: n24982_o = n24970_o;
      19'b0000000000010000000: n24982_o = n24969_o;
      19'b0000000000001000000: n24982_o = n24968_o;
      19'b0000000000000100000: n24982_o = n24967_o;
      19'b0000000000000010000: n24982_o = n24966_o;
      19'b0000000000000001000: n24982_o = n24965_o;
      19'b0000000000000000100: n24982_o = 1'b0;
      19'b0000000000000000010: n24982_o = n24787_o;
      19'b0000000000000000001: n24982_o = n24964_o;
      default: n24982_o = n24981_o;
    endcase
  assign n24983_o = n24769_o[7:3];
  assign n24984_o = n24788_o[4:0];
  assign n24985_o = n24799_o[4:0];
  assign n24986_o = n24803_o[8:4];
  assign n24987_o = n24814_o[8:4];
  assign n24988_o = n24819_o[8:4];
  assign n24989_o = n24825_o[4:0];
  assign n24990_o = n24829_o[8:4];
  assign n24991_o = n24840_o[8:4];
  assign n24992_o = n24845_o[8:4];
  assign n24993_o = n24851_o[4:0];
  assign n24994_o = n24855_o[8:4];
  assign n24995_o = n24866_o[8:4];
  assign n24996_o = n24871_o[8:4];
  assign n24997_o = n24877_o[4:0];
  assign n24998_o = n24881_o[8:4];
  assign n24999_o = n24892_o[8:4];
  assign n25000_o = n24897_o[8:4];
  assign n25001_o = n24903_o[4:0];
  assign n25002_o = n24906_o[8:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24907_o)
      19'b1000000000000000000: n25003_o = n25001_o;
      19'b0100000000000000000: n25003_o = n25000_o;
      19'b0010000000000000000: n25003_o = n24999_o;
      19'b0001000000000000000: n25003_o = n24998_o;
      19'b0000100000000000000: n25003_o = n24997_o;
      19'b0000010000000000000: n25003_o = n24996_o;
      19'b0000001000000000000: n25003_o = n24995_o;
      19'b0000000100000000000: n25003_o = n24994_o;
      19'b0000000010000000000: n25003_o = n24993_o;
      19'b0000000001000000000: n25003_o = n24992_o;
      19'b0000000000100000000: n25003_o = n24991_o;
      19'b0000000000010000000: n25003_o = n24990_o;
      19'b0000000000001000000: n25003_o = n24989_o;
      19'b0000000000000100000: n25003_o = n24988_o;
      19'b0000000000000010000: n25003_o = n24987_o;
      19'b0000000000000001000: n25003_o = n24986_o;
      19'b0000000000000000100: n25003_o = n24985_o;
      19'b0000000000000000010: n25003_o = n24984_o;
      19'b0000000000000000001: n25003_o = n24983_o;
      default: n25003_o = n25002_o;
    endcase
  assign n25004_o = n24769_o[8];
  assign n25005_o = n24788_o[5];
  assign n25006_o = n24799_o[5];
  assign n25007_o = n24803_o[9];
  assign n25008_o = n24815_o[0];
  assign n25009_o = n24819_o[9];
  assign n25010_o = n24825_o[5];
  assign n25011_o = n24829_o[9];
  assign n25012_o = n24841_o[0];
  assign n25013_o = n24845_o[9];
  assign n25014_o = n24851_o[5];
  assign n25015_o = n24855_o[9];
  assign n25016_o = n24867_o[0];
  assign n25017_o = n24871_o[9];
  assign n25018_o = n24877_o[5];
  assign n25019_o = n24881_o[9];
  assign n25020_o = n24893_o[0];
  assign n25021_o = n24897_o[9];
  assign n25022_o = n24903_o[5];
  assign n25023_o = n24906_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24907_o)
      19'b1000000000000000000: n25024_o = n25022_o;
      19'b0100000000000000000: n25024_o = n25021_o;
      19'b0010000000000000000: n25024_o = n25020_o;
      19'b0001000000000000000: n25024_o = n25019_o;
      19'b0000100000000000000: n25024_o = n25018_o;
      19'b0000010000000000000: n25024_o = n25017_o;
      19'b0000001000000000000: n25024_o = n25016_o;
      19'b0000000100000000000: n25024_o = n25015_o;
      19'b0000000010000000000: n25024_o = n25014_o;
      19'b0000000001000000000: n25024_o = n25013_o;
      19'b0000000000100000000: n25024_o = n25012_o;
      19'b0000000000010000000: n25024_o = n25011_o;
      19'b0000000000001000000: n25024_o = n25010_o;
      19'b0000000000000100000: n25024_o = n25009_o;
      19'b0000000000000010000: n25024_o = n25008_o;
      19'b0000000000000001000: n25024_o = n25007_o;
      19'b0000000000000000100: n25024_o = n25006_o;
      19'b0000000000000000010: n25024_o = n25005_o;
      19'b0000000000000000001: n25024_o = n25004_o;
      default: n25024_o = n25023_o;
    endcase
  assign n25025_o = n24769_o[13:9];
  assign n25026_o = n24788_o[10:6];
  assign n25027_o = n24799_o[10:6];
  assign n25028_o = n24815_o[5:1];
  assign n25029_o = n24819_o[14:10];
  assign n25030_o = n24825_o[10:6];
  assign n25031_o = n24841_o[5:1];
  assign n25032_o = n24845_o[14:10];
  assign n25033_o = n24851_o[10:6];
  assign n25034_o = n24867_o[5:1];
  assign n25035_o = n24871_o[14:10];
  assign n25036_o = n24877_o[10:6];
  assign n25037_o = n24893_o[5:1];
  assign n25038_o = n24897_o[14:10];
  assign n25039_o = n24903_o[10:6];
  assign n25040_o = n24906_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24907_o)
      19'b1000000000000000000: n25041_o = n25039_o;
      19'b0100000000000000000: n25041_o = n25038_o;
      19'b0010000000000000000: n25041_o = n25037_o;
      19'b0001000000000000000: n25041_o = n24885_o;
      19'b0000100000000000000: n25041_o = n25036_o;
      19'b0000010000000000000: n25041_o = n25035_o;
      19'b0000001000000000000: n25041_o = n25034_o;
      19'b0000000100000000000: n25041_o = n24859_o;
      19'b0000000010000000000: n25041_o = n25033_o;
      19'b0000000001000000000: n25041_o = n25032_o;
      19'b0000000000100000000: n25041_o = n25031_o;
      19'b0000000000010000000: n25041_o = n24833_o;
      19'b0000000000001000000: n25041_o = n25030_o;
      19'b0000000000000100000: n25041_o = n25029_o;
      19'b0000000000000010000: n25041_o = n25028_o;
      19'b0000000000000001000: n25041_o = n24807_o;
      19'b0000000000000000100: n25041_o = n25027_o;
      19'b0000000000000000010: n25041_o = n25026_o;
      19'b0000000000000000001: n25041_o = n25025_o;
      default: n25041_o = n25040_o;
    endcase
  assign n25042_o = n24769_o[14];
  assign n25043_o = n24788_o[11];
  assign n25044_o = n24799_o[11];
  assign n25045_o = n24815_o[6];
  assign n25046_o = n24819_o[15];
  assign n25047_o = n24825_o[11];
  assign n25048_o = n24841_o[6];
  assign n25049_o = n24845_o[15];
  assign n25050_o = n24851_o[11];
  assign n25051_o = n24867_o[6];
  assign n25052_o = n24871_o[15];
  assign n25053_o = n24877_o[11];
  assign n25054_o = n24893_o[6];
  assign n25055_o = n24897_o[15];
  assign n25056_o = n24903_o[11];
  assign n25057_o = n24906_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24907_o)
      19'b1000000000000000000: n25058_o = n25056_o;
      19'b0100000000000000000: n25058_o = n25055_o;
      19'b0010000000000000000: n25058_o = n25054_o;
      19'b0001000000000000000: n25058_o = n24883_o;
      19'b0000100000000000000: n25058_o = n25053_o;
      19'b0000010000000000000: n25058_o = n25052_o;
      19'b0000001000000000000: n25058_o = n25051_o;
      19'b0000000100000000000: n25058_o = n24857_o;
      19'b0000000010000000000: n25058_o = n25050_o;
      19'b0000000001000000000: n25058_o = n25049_o;
      19'b0000000000100000000: n25058_o = n25048_o;
      19'b0000000000010000000: n25058_o = n24831_o;
      19'b0000000000001000000: n25058_o = n25047_o;
      19'b0000000000000100000: n25058_o = n25046_o;
      19'b0000000000000010000: n25058_o = n25045_o;
      19'b0000000000000001000: n25058_o = n24805_o;
      19'b0000000000000000100: n25058_o = n25044_o;
      19'b0000000000000000010: n25058_o = n25043_o;
      19'b0000000000000000001: n25058_o = n25042_o;
      default: n25058_o = n25057_o;
    endcase
  assign n25059_o = n24769_o[19:15];
  assign n25060_o = n24788_o[16:12];
  assign n25061_o = n24799_o[16:12];
  assign n25062_o = n24815_o[11:7];
  assign n25063_o = n24820_o[4:0];
  assign n25064_o = n24825_o[16:12];
  assign n25065_o = n24841_o[11:7];
  assign n25066_o = n24846_o[4:0];
  assign n25067_o = n24851_o[16:12];
  assign n25068_o = n24867_o[11:7];
  assign n25069_o = n24872_o[4:0];
  assign n25070_o = n24877_o[16:12];
  assign n25071_o = n24893_o[11:7];
  assign n25072_o = n24898_o[4:0];
  assign n25073_o = n24903_o[16:12];
  assign n25074_o = n24906_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24907_o)
      19'b1000000000000000000: n25075_o = n25073_o;
      19'b0100000000000000000: n25075_o = n25072_o;
      19'b0010000000000000000: n25075_o = n25071_o;
      19'b0001000000000000000: n25075_o = n24886_o;
      19'b0000100000000000000: n25075_o = n25070_o;
      19'b0000010000000000000: n25075_o = n25069_o;
      19'b0000001000000000000: n25075_o = n25068_o;
      19'b0000000100000000000: n25075_o = n24860_o;
      19'b0000000010000000000: n25075_o = n25067_o;
      19'b0000000001000000000: n25075_o = n25066_o;
      19'b0000000000100000000: n25075_o = n25065_o;
      19'b0000000000010000000: n25075_o = n24834_o;
      19'b0000000000001000000: n25075_o = n25064_o;
      19'b0000000000000100000: n25075_o = n25063_o;
      19'b0000000000000010000: n25075_o = n25062_o;
      19'b0000000000000001000: n25075_o = n24808_o;
      19'b0000000000000000100: n25075_o = n25061_o;
      19'b0000000000000000010: n25075_o = n25060_o;
      19'b0000000000000000001: n25075_o = n25059_o;
      default: n25075_o = n25074_o;
    endcase
  assign n25076_o = n24769_o[20];
  assign n25077_o = n24788_o[17];
  assign n25078_o = n24799_o[17];
  assign n25079_o = n24815_o[12];
  assign n25080_o = n24820_o[5];
  assign n25081_o = n24825_o[17];
  assign n25082_o = n24841_o[12];
  assign n25083_o = n24846_o[5];
  assign n25084_o = n24851_o[17];
  assign n25085_o = n24867_o[12];
  assign n25086_o = n24872_o[5];
  assign n25087_o = n24877_o[17];
  assign n25088_o = n24893_o[12];
  assign n25089_o = n24898_o[5];
  assign n25090_o = n24903_o[17];
  assign n25091_o = n24906_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24907_o)
      19'b1000000000000000000: n25092_o = n25090_o;
      19'b0100000000000000000: n25092_o = n25089_o;
      19'b0010000000000000000: n25092_o = n25088_o;
      19'b0001000000000000000: n25092_o = n24888_o;
      19'b0000100000000000000: n25092_o = n25087_o;
      19'b0000010000000000000: n25092_o = n25086_o;
      19'b0000001000000000000: n25092_o = n25085_o;
      19'b0000000100000000000: n25092_o = n24862_o;
      19'b0000000010000000000: n25092_o = n25084_o;
      19'b0000000001000000000: n25092_o = n25083_o;
      19'b0000000000100000000: n25092_o = n25082_o;
      19'b0000000000010000000: n25092_o = n24836_o;
      19'b0000000000001000000: n25092_o = n25081_o;
      19'b0000000000000100000: n25092_o = n25080_o;
      19'b0000000000000010000: n25092_o = n25079_o;
      19'b0000000000000001000: n25092_o = n24810_o;
      19'b0000000000000000100: n25092_o = n25078_o;
      19'b0000000000000000010: n25092_o = n25077_o;
      19'b0000000000000000001: n25092_o = n25076_o;
      default: n25092_o = n25091_o;
    endcase
  assign n25093_o = {n25092_o, n25075_o, n25058_o, n25041_o, n25024_o, n25003_o, n24982_o, n24963_o, n24944_o, n24925_o};
  assign n25094_o = n25101_q[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:747:7  */
  assign n25095_o = n24765_o ? n25093_o : n25094_o;
  assign n25096_o = {n24764_o, n25095_o};
  assign n25098_o = {1'b0, 22'b0000000000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:744:5  */
  always @(posedge clk_i or posedge n24758_o)
    if (n24758_o)
      n25101_q <= n25098_o;
    else
      n25101_q <= n25096_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:741:5  */
  assign n25102_o = {hibi_dma_trigger_mask3, n24755_o, n24749_o, hibi_dma_hibi_addr3, n24727_o, n24721_o, hibi_dma_mem_addr3, n24699_o, n24693_o, hibi_dma_cfg3, n24671_o, n24665_o, hibi_dma_trigger_mask2, n24639_o, n24633_o, hibi_dma_hibi_addr2, n24611_o, n24605_o, hibi_dma_mem_addr2, n24583_o, n24577_o, hibi_dma_cfg2, n24555_o, n24549_o, hibi_dma_trigger_mask1, n24523_o, n24517_o, hibi_dma_hibi_addr1, n24495_o, n24489_o, hibi_dma_mem_addr1, n24467_o, n24461_o, hibi_dma_cfg1, n24439_o, n24433_o, hibi_dma_trigger_mask0, n24407_o, n24401_o, hibi_dma_hibi_addr0, n24379_o, n24373_o, hibi_dma_mem_addr0, n24351_o, n24345_o, hibi_dma_cfg0, n24323_o, n24317_o, n24292_o, n24291_o, n24290_o, n24289_o, n24287_o, n24281_o, n24275_o, n24269_o, hibi_dma_ctrl, n24263_o, n24257_o};
endmodule

module hibi_wishbone_bridge_gif_mux
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [3:0] m0_gif_req_i_addr,
   input  [31:0] m0_gif_req_i_wdata,
   input  m0_gif_req_i_wr,
   input  m0_gif_req_i_rd,
   input  [3:0] m1_gif_req_i_addr,
   input  [31:0] m1_gif_req_i_wdata,
   input  m1_gif_req_i_wr,
   input  m1_gif_req_i_rd,
   input  [31:0] mux_gif_rsp_i_rdata,
   input  mux_gif_rsp_i_ack,
   output [31:0] m0_gif_rsp_o_rdata,
   output m0_gif_rsp_o_ack,
   output [31:0] m1_gif_rsp_o_rdata,
   output m1_gif_rsp_o_ack,
   output [3:0] mux_gif_req_o_addr,
   output [31:0] mux_gif_req_o_wdata,
   output mux_gif_req_o_wr,
   output mux_gif_req_o_rd);
  wire [37:0] n24131_o;
  wire [31:0] n24133_o;
  wire n24134_o;
  wire [37:0] n24135_o;
  wire [31:0] n24137_o;
  wire n24138_o;
  wire [3:0] n24140_o;
  wire [31:0] n24141_o;
  wire n24142_o;
  wire n24143_o;
  wire [32:0] n24144_o;
  wire [39:0] r;
  wire [39:0] rin;
  wire n24149_o;
  wire n24150_o;
  wire n24151_o;
  wire n24152_o;
  wire n24153_o;
  wire n24154_o;
  wire [37:0] n24155_o;
  wire [37:0] n24156_o;
  wire [1:0] n24157_o;
  wire [39:0] n24158_o;
  wire n24159_o;
  wire n24162_o;
  wire n24163_o;
  wire n24165_o;
  wire n24166_o;
  wire n24168_o;
  wire n24170_o;
  wire n24174_o;
  wire [1:0] n24175_o;
  wire n24176_o;
  reg n24177_o;
  wire n24178_o;
  reg n24179_o;
  wire [39:0] n24181_o;
  wire n24184_o;
  wire n24185_o;
  wire [37:0] n24186_o;
  wire [37:0] n24187_o;
  wire [31:0] n24188_o;
  wire [31:0] n24189_o;
  wire n24190_o;
  wire n24191_o;
  wire n24192_o;
  wire n24193_o;
  wire n24195_o;
  wire n24196_o;
  wire n24197_o;
  wire n24200_o;
  wire [39:0] n24203_o;
  wire [39:0] n24209_o;
  reg [39:0] n24210_q;
  wire [32:0] n24211_o;
  wire [32:0] n24212_o;
  assign m0_gif_rsp_o_rdata = n24133_o;
  assign m0_gif_rsp_o_ack = n24134_o;
  assign m1_gif_rsp_o_rdata = n24137_o;
  assign m1_gif_rsp_o_ack = n24138_o;
  assign mux_gif_req_o_addr = n24140_o;
  assign mux_gif_req_o_wdata = n24141_o;
  assign mux_gif_req_o_wr = n24142_o;
  assign mux_gif_req_o_rd = n24143_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:42:5  */
  assign n24131_o = {m0_gif_req_i_rd, m0_gif_req_i_wr, m0_gif_req_i_wdata, m0_gif_req_i_addr};
  assign n24133_o = n24211_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:150:5  */
  assign n24134_o = n24211_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:146:3  */
  assign n24135_o = {m1_gif_req_i_rd, m1_gif_req_i_wr, m1_gif_req_i_wdata, m1_gif_req_i_addr};
  assign n24137_o = n24212_o[31:0];
  assign n24138_o = n24212_o[32];
  assign n24140_o = n24186_o[3:0];
  assign n24141_o = n24186_o[35:4];
  assign n24142_o = n24186_o[36];
  assign n24143_o = n24186_o[37];
  assign n24144_o = {mux_gif_rsp_i_ack, mux_gif_rsp_i_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:57:10  */
  assign r = n24210_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:57:13  */
  assign rin = n24181_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:70:31  */
  assign n24149_o = n24131_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:70:50  */
  assign n24150_o = n24131_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:70:34  */
  assign n24151_o = n24149_o | n24150_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:71:31  */
  assign n24152_o = n24135_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:71:50  */
  assign n24153_o = n24135_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:71:34  */
  assign n24154_o = n24152_o | n24153_o;
  assign n24155_o = r[39:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:75:5  */
  assign n24156_o = n24154_o ? n24135_o : n24155_o;
  assign n24157_o = r[1:0];
  assign n24158_o = {n24156_o, n24157_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:85:12  */
  assign n24159_o = n24158_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:89:35  */
  assign n24162_o = ~n24151_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:89:41  */
  assign n24163_o = n24162_o & n24154_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:89:22  */
  assign n24165_o = n24163_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:93:41  */
  assign n24166_o = n24151_o & n24154_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:93:22  */
  assign n24168_o = n24166_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:86:7  */
  assign n24170_o = n24159_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:97:7  */
  assign n24174_o = n24159_o == 1'b1;
  assign n24175_o = {n24174_o, n24170_o};
  assign n24176_o = r[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:85:5  */
  always @*
    case (n24175_o)
      2'b10: n24177_o = 1'b0;
      2'b01: n24177_o = n24168_o;
      default: n24177_o = n24176_o;
    endcase
  assign n24178_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:85:5  */
  always @*
    case (n24175_o)
      2'b10: n24179_o = 1'b1;
      2'b01: n24179_o = n24165_o;
      default: n24179_o = n24178_o;
    endcase
  assign n24181_o = {n24156_o, n24179_o, n24177_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:106:47  */
  assign n24184_o = rin[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:106:55  */
  assign n24185_o = ~n24184_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:106:38  */
  assign n24186_o = n24185_o ? n24131_o : n24187_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:106:70  */
  assign n24187_o = rin[39:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:108:39  */
  assign n24188_o = n24144_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:109:39  */
  assign n24189_o = n24144_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:111:39  */
  assign n24190_o = n24144_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:111:50  */
  assign n24191_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:111:58  */
  assign n24192_o = ~n24191_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:111:43  */
  assign n24193_o = n24192_o ? n24190_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:112:39  */
  assign n24195_o = n24144_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:112:50  */
  assign n24196_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:112:43  */
  assign n24197_o = n24196_o ? n24195_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:119:18  */
  assign n24200_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:123:9  */
  assign n24203_o = init_i ? 40'b0000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:121:5  */
  assign n24209_o = en_i ? n24203_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:121:5  */
  always @(posedge clk_i or posedge n24200_o)
    if (n24200_o)
      n24210_q <= 40'b0000000000000000000000000000000000000000;
    else
      n24210_q <= n24209_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:119:5  */
  assign n24211_o = {n24193_o, n24188_o};
  assign n24212_o = {n24197_o, n24189_o};
endmodule

module hibi_wishbone_bridge_ctrl
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [31:0] gif_rsp_i_rdata,
   input  gif_rsp_i_ack,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [3:0] gif_req_o_addr,
   output [31:0] gif_req_o_wdata,
   output gif_req_o_wr,
   output gif_req_o_rd,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire [3:0] n23977_o;
  wire [31:0] n23978_o;
  wire n23979_o;
  wire n23980_o;
  wire [32:0] n23981_o;
  wire n23983_o;
  wire [31:0] n23984_o;
  wire [4:0] n23985_o;
  wire n23986_o;
  wire [1:0] n23987_o;
  wire n23989_o;
  wire [39:0] n23990_o;
  wire [80:0] r;
  wire [80:0] rin;
  wire [2:0] n24002_o;
  wire n24003_o;
  wire n24004_o;
  wire [2:0] n24007_o;
  wire [2:0] n24008_o;
  wire n24009_o;
  wire n24011_o;
  wire n24012_o;
  wire n24013_o;
  wire n24014_o;
  wire n24015_o;
  wire n24016_o;
  wire n24017_o;
  wire n24020_o;
  wire [3:0] n24021_o;
  wire [4:0] n24022_o;
  wire n24024_o;
  wire [4:0] n24026_o;
  wire n24028_o;
  wire [2:0] n24031_o;
  wire [2:0] n24032_o;
  wire n24033_o;
  wire [2:0] n24034_o;
  wire n24035_o;
  wire [6:0] n24036_o;
  wire [6:0] n24037_o;
  wire [6:0] n24038_o;
  wire n24039_o;
  wire [1:0] n24040_o;
  wire [6:0] n24041_o;
  wire [6:0] n24042_o;
  wire n24043_o;
  wire n24044_o;
  wire n24045_o;
  wire n24046_o;
  wire n24048_o;
  wire [31:0] n24050_o;
  wire n24054_o;
  wire [31:0] n24055_o;
  wire n24057_o;
  wire n24058_o;
  wire [5:0] n24062_o;
  wire n24063_o;
  wire n24064_o;
  wire [4:0] n24065_o;
  wire [5:0] n24066_o;
  wire [5:0] n24067_o;
  wire n24069_o;
  wire n24071_o;
  wire [38:0] n24072_o;
  wire n24073_o;
  wire n24074_o;
  wire n24075_o;
  wire n24076_o;
  wire [31:0] n24079_o;
  wire [2:0] n24081_o;
  wire [2:0] n24082_o;
  wire [31:0] n24083_o;
  wire [31:0] n24084_o;
  wire n24085_o;
  wire n24087_o;
  wire [4:0] n24088_o;
  wire [2:0] n24089_o;
  wire [2:0] n24090_o;
  reg [2:0] n24091_o;
  wire [3:0] n24092_o;
  wire [3:0] n24093_o;
  reg [3:0] n24094_o;
  wire [31:0] n24095_o;
  reg [31:0] n24096_o;
  reg n24097_o;
  reg n24098_o;
  reg n24099_o;
  wire n24100_o;
  reg n24101_o;
  wire [31:0] n24102_o;
  reg [31:0] n24103_o;
  wire [4:0] n24104_o;
  wire [4:0] n24105_o;
  reg [4:0] n24106_o;
  wire n24107_o;
  reg n24108_o;
  wire [38:0] n24113_o;
  wire n24114_o;
  wire [37:0] n24115_o;
  wire [80:0] n24116_o;
  wire n24120_o;
  wire [80:0] n24123_o;
  wire [80:0] n24129_o;
  reg [80:0] n24130_q;
  assign gif_req_o_addr = n23977_o;
  assign gif_req_o_wdata = n23978_o;
  assign gif_req_o_wr = n23979_o;
  assign gif_req_o_rd = n23980_o;
  assign agent_msg_txreq_o_av = n23983_o;
  assign agent_msg_txreq_o_data = n23984_o;
  assign agent_msg_txreq_o_comm = n23985_o;
  assign agent_msg_txreq_o_we = n23986_o;
  assign agent_msg_rxreq_o_re = n23989_o;
  assign n23977_o = n24115_o[3:0];
  assign n23978_o = n24115_o[35:4];
  assign n23979_o = n24115_o[36];
  assign n23980_o = n24115_o[37];
  assign n23981_o = {gif_rsp_i_ack, gif_rsp_i_rdata};
  assign n23983_o = n24113_o[0];
  assign n23984_o = n24113_o[32:1];
  assign n23985_o = n24113_o[37:33];
  assign n23986_o = n24113_o[38];
  assign n23987_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  assign n23989_o = n24114_o;
  assign n23990_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:66:10  */
  assign r = n24130_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:66:13  */
  assign rin = n24116_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:12  */
  assign n24002_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:86:44  */
  assign n24003_o = n23990_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:86:50  */
  assign n24004_o = ~n24003_o;
  assign n24007_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:86:23  */
  assign n24008_o = n24004_o ? 3'b001 : n24007_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:86:23  */
  assign n24009_o = n24004_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:86:7  */
  assign n24011_o = n24002_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:44  */
  assign n24012_o = n23990_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:62  */
  assign n24013_o = r[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:73  */
  assign n24014_o = n24013_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:104  */
  assign n24015_o = n23990_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:82  */
  assign n24016_o = n24014_o & n24015_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:56  */
  assign n24017_o = n24012_o | n24016_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:95:46  */
  assign n24020_o = n23990_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:96:70  */
  assign n24021_o = n23990_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:97:48  */
  assign n24022_o = n23990_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:97:53  */
  assign n24024_o = n24022_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:99:51  */
  assign n24026_o = n23990_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:99:56  */
  assign n24028_o = n24026_o == 5'b00101;
  assign n24031_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:99:27  */
  assign n24032_o = n24028_o ? 3'b011 : n24031_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:99:27  */
  assign n24033_o = n24028_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:97:27  */
  assign n24034_o = n24024_o ? 3'b010 : n24032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:97:27  */
  assign n24035_o = n24024_o ? 1'b0 : n24033_o;
  assign n24036_o = {n24021_o, n24034_o};
  assign n24037_o = r[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:95:25  */
  assign n24038_o = n24020_o ? n24036_o : n24037_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:95:25  */
  assign n24039_o = n24020_o ? n24035_o : 1'b0;
  assign n24040_o = {1'b1, n24039_o};
  assign n24041_o = r[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:23  */
  assign n24042_o = n24017_o ? n24041_o : n24038_o;
  assign n24043_o = n24040_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:23  */
  assign n24044_o = n24017_o ? 1'b0 : n24043_o;
  assign n24045_o = n24040_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:23  */
  assign n24046_o = n24017_o ? 1'b0 : n24045_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:7  */
  assign n24048_o = n24002_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:107:70  */
  assign n24050_o = n23990_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:106:7  */
  assign n24054_o = n24002_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:111:66  */
  assign n24055_o = n23990_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:115:44  */
  assign n24057_o = n23987_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:115:49  */
  assign n24058_o = ~n24057_o;
  assign n24062_o = {1'b1, 5'b00010};
  assign n24063_o = r[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:115:23  */
  assign n24064_o = n24058_o ? 1'b1 : n24063_o;
  assign n24065_o = r[79:75];
  assign n24066_o = {1'b0, n24065_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:115:23  */
  assign n24067_o = n24058_o ? n24062_o : n24066_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:111:7  */
  assign n24069_o = n24002_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:44  */
  assign n24071_o = n23987_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:61  */
  assign n24072_o = r[80:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:72  */
  assign n24073_o = n24072_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:103  */
  assign n24074_o = n23987_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:81  */
  assign n24075_o = n24073_o & n24074_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:55  */
  assign n24076_o = n24071_o | n24075_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:126:92  */
  assign n24079_o = n23981_o[31:0];
  assign n24081_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:23  */
  assign n24082_o = n24076_o ? n24081_o : 3'b000;
  assign n24083_o = r[74:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:23  */
  assign n24084_o = n24076_o ? n24083_o : n24079_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:23  */
  assign n24085_o = n24076_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:121:7  */
  assign n24087_o = n24002_o == 3'b101;
  assign n24088_o = {n24087_o, n24069_o, n24054_o, n24048_o, n24011_o};
  assign n24089_o = n24042_o[2:0];
  assign n24090_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24088_o)
      5'b10000: n24091_o = n24082_o;
      5'b01000: n24091_o = 3'b101;
      5'b00100: n24091_o = 3'b000;
      5'b00010: n24091_o = n24089_o;
      5'b00001: n24091_o = n24008_o;
      default: n24091_o = n24090_o;
    endcase
  assign n24092_o = n24042_o[6:3];
  assign n24093_o = r[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24088_o)
      5'b10000: n24094_o = n24093_o;
      5'b01000: n24094_o = n24093_o;
      5'b00100: n24094_o = n24093_o;
      5'b00010: n24094_o = n24092_o;
      5'b00001: n24094_o = n24093_o;
      default: n24094_o = n24093_o;
    endcase
  assign n24095_o = r[38:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24088_o)
      5'b10000: n24096_o = n24095_o;
      5'b01000: n24096_o = n24095_o;
      5'b00100: n24096_o = n24050_o;
      5'b00010: n24096_o = n24095_o;
      5'b00001: n24096_o = n24095_o;
      default: n24096_o = n24095_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24088_o)
      5'b10000: n24097_o = 1'b0;
      5'b01000: n24097_o = 1'b0;
      5'b00100: n24097_o = 1'b1;
      5'b00010: n24097_o = 1'b0;
      5'b00001: n24097_o = 1'b0;
      default: n24097_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24088_o)
      5'b10000: n24098_o = 1'b0;
      5'b01000: n24098_o = 1'b0;
      5'b00100: n24098_o = 1'b0;
      5'b00010: n24098_o = n24044_o;
      5'b00001: n24098_o = 1'b0;
      default: n24098_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24088_o)
      5'b10000: n24099_o = 1'b0;
      5'b01000: n24099_o = 1'b0;
      5'b00100: n24099_o = 1'b0;
      5'b00010: n24099_o = n24046_o;
      5'b00001: n24099_o = n24009_o;
      default: n24099_o = 1'b0;
    endcase
  assign n24100_o = r[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24088_o)
      5'b10000: n24101_o = 1'b0;
      5'b01000: n24101_o = n24064_o;
      5'b00100: n24101_o = n24100_o;
      5'b00010: n24101_o = n24100_o;
      5'b00001: n24101_o = n24100_o;
      default: n24101_o = n24100_o;
    endcase
  assign n24102_o = r[74:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24088_o)
      5'b10000: n24103_o = n24084_o;
      5'b01000: n24103_o = n24055_o;
      5'b00100: n24103_o = n24102_o;
      5'b00010: n24103_o = n24102_o;
      5'b00001: n24103_o = n24102_o;
      default: n24103_o = n24102_o;
    endcase
  assign n24104_o = n24067_o[4:0];
  assign n24105_o = r[79:75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24088_o)
      5'b10000: n24106_o = n24105_o;
      5'b01000: n24106_o = n24104_o;
      5'b00100: n24106_o = n24105_o;
      5'b00010: n24106_o = n24105_o;
      5'b00001: n24106_o = n24105_o;
      default: n24106_o = n24105_o;
    endcase
  assign n24107_o = n24067_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24088_o)
      5'b10000: n24108_o = n24085_o;
      5'b01000: n24108_o = n24107_o;
      5'b00100: n24108_o = 1'b0;
      5'b00010: n24108_o = 1'b0;
      5'b00001: n24108_o = 1'b0;
      default: n24108_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:136:28  */
  assign n24113_o = r[80:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:137:28  */
  assign n24114_o = r[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:138:28  */
  assign n24115_o = r[40:3];
  assign n24116_o = {n24108_o, n24106_o, n24103_o, n24101_o, n24099_o, n24098_o, n24097_o, n24096_o, n24094_o, n24091_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:148:18  */
  assign n24120_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:152:9  */
  assign n24123_o = init_i ? 81'b000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:150:5  */
  assign n24129_o = en_i ? n24123_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:150:5  */
  always @(posedge clk_i or posedge n24120_o)
    if (n24120_o)
      n24130_q <= 81'b000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n24130_q <= n24129_o;
endmodule

module hibi_wishbone_bridge_core_3
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [1:0] ctrl_i,
   input  [71:0] cfg_i,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   output [1:0] status_o,
   output [2:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re);
  wire [2:0] n22430_o;
  wire n22431_o;
  wire n22432_o;
  wire [31:0] n22433_o;
  wire n22435_o;
  wire [31:0] n22436_o;
  wire [4:0] n22437_o;
  wire n22438_o;
  wire [1:0] n22439_o;
  wire n22441_o;
  wire [39:0] n22442_o;
  wire [1:0] tx_arbi0_grant;
  wire [1:0] tx_arb_req;
  wire tx_arb_ack;
  wire [725:0] r;
  wire [725:0] rin;
  wire [1:0] tx_arbi0_grant_comb_o;
  wire [1:0] tx_arbi0_grant_o;
  wire n22458_o;
  wire n22462_o;
  wire n22466_o;
  wire [31:0] n22468_o;
  wire n22469_o;
  wire n22474_o;
  wire [31:0] n22475_o;
  wire n22477_o;
  wire n22478_o;
  wire n22480_o;
  wire n22481_o;
  wire [31:0] n22487_o;
  wire n22488_o;
  wire [37:0] n22489_o;
  wire n22490_o;
  wire n22492_o;
  wire [75:0] n22493_o;
  wire [31:0] n22494_o;
  wire [4:0] n22495_o;
  wire n22496_o;
  wire [75:0] n22497_o;
  wire n22498_o;
  wire n22500_o;
  wire [75:0] n22502_o;
  wire [31:0] n22503_o;
  wire [2:0] n22504_o;
  wire [2:0] n22507_o;
  wire [31:0] n22510_o;
  wire [579:0] n22511_o;
  wire [75:0] n22513_o;
  wire [31:0] n22514_o;
  wire [2:0] n22515_o;
  wire [2:0] n22517_o;
  wire [75:0] n22518_o;
  wire [31:0] n22519_o;
  wire [9:0] n22520_o;
  wire [9:0] n22522_o;
  wire [75:0] n22523_o;
  wire [31:0] n22524_o;
  wire [3:0] n22525_o;
  wire [3:0] n22527_o;
  wire [6:0] n22528_o;
  wire [9:0] n22529_o;
  wire [9:0] n22530_o;
  wire [6:0] n22531_o;
  wire [6:0] n22532_o;
  wire [579:0] n22533_o;
  wire [579:0] n22534_o;
  wire n22536_o;
  wire n22538_o;
  wire n22539_o;
  wire n22540_o;
  wire n22542_o;
  wire [2:0] n22544_o;
  wire [9:0] n22546_o;
  wire [44:0] n22548_o;
  wire [31:0] n22549_o;
  wire [37:0] n22551_o;
  wire n22552_o;
  wire n22553_o;
  wire n22554_o;
  wire n22555_o;
  wire n22556_o;
  wire n22558_o;
  wire [37:0] n22560_o;
  wire [31:0] n22561_o;
  wire [2:0] n22562_o;
  wire [2:0] n22565_o;
  wire [31:0] n22568_o;
  wire [37:0] n22570_o;
  wire [31:0] n22571_o;
  wire [2:0] n22572_o;
  wire [2:0] n22574_o;
  wire [37:0] n22575_o;
  wire [31:0] n22576_o;
  wire [9:0] n22577_o;
  wire [9:0] n22579_o;
  wire [37:0] n22580_o;
  wire [31:0] n22581_o;
  wire [3:0] n22582_o;
  wire [3:0] n22584_o;
  wire [6:0] n22585_o;
  wire [9:0] n22586_o;
  wire [9:0] n22587_o;
  wire [6:0] n22588_o;
  wire [6:0] n22589_o;
  wire [2:0] n22592_o;
  wire [7:0] n22593_o;
  wire [9:0] n22594_o;
  wire [75:0] n22595_o;
  wire [38:0] n22596_o;
  wire n22597_o;
  wire [75:0] n22598_o;
  wire [38:0] n22599_o;
  wire n22600_o;
  wire n22601_o;
  wire n22602_o;
  wire [75:0] n22603_o;
  wire [31:0] n22604_o;
  wire [2:0] n22605_o;
  wire [2:0] n22607_o;
  wire [75:0] n22608_o;
  wire [31:0] n22609_o;
  wire [9:0] n22610_o;
  wire [9:0] n22612_o;
  wire [75:0] n22613_o;
  wire [31:0] n22614_o;
  wire [3:0] n22615_o;
  wire [3:0] n22617_o;
  wire [16:0] n22618_o;
  wire [16:0] n22619_o;
  wire [16:0] n22620_o;
  wire n22621_o;
  wire [37:0] n22622_o;
  wire [31:0] n22623_o;
  wire [4:0] n22624_o;
  wire n22625_o;
  wire [37:0] n22626_o;
  wire [31:0] n22627_o;
  wire [2:0] n22628_o;
  wire [2:0] n22630_o;
  wire [37:0] n22631_o;
  wire [31:0] n22632_o;
  wire [9:0] n22633_o;
  wire [9:0] n22635_o;
  wire [37:0] n22636_o;
  wire [31:0] n22637_o;
  wire [3:0] n22638_o;
  wire [3:0] n22640_o;
  wire [16:0] n22641_o;
  wire [16:0] n22642_o;
  wire [16:0] n22643_o;
  wire [16:0] n22644_o;
  wire [16:0] n22645_o;
  wire n22646_o;
  wire n22647_o;
  wire [35:0] n22648_o;
  wire [9:0] n22649_o;
  wire n22651_o;
  wire n22652_o;
  wire [35:0] n22655_o;
  wire [9:0] n22656_o;
  wire [35:0] n22657_o;
  wire [9:0] n22658_o;
  wire [35:0] n22659_o;
  wire [2:0] n22660_o;
  wire [35:0] n22661_o;
  wire n22662_o;
  wire n22663_o;
  wire [35:0] n22665_o;
  wire [9:0] n22666_o;
  wire n22668_o;
  wire [3:0] n22669_o;
  wire [3:0] n22670_o;
  wire [23:0] n22671_o;
  wire [3:0] n22672_o;
  wire [1:0] n22673_o;
  wire [23:0] n22674_o;
  wire [23:0] n22675_o;
  wire [23:0] n22676_o;
  wire [23:0] n22677_o;
  wire [23:0] n22678_o;
  wire [23:0] n22679_o;
  wire [3:0] n22680_o;
  wire [3:0] n22681_o;
  wire [3:0] n22682_o;
  wire [3:0] n22683_o;
  wire [3:0] n22684_o;
  wire [3:0] n22685_o;
  wire [1:0] n22686_o;
  wire [1:0] n22687_o;
  wire [1:0] n22688_o;
  wire [1:0] n22689_o;
  wire [1:0] n22690_o;
  wire [1:0] n22691_o;
  wire [2:0] n22707_o;
  wire [2:0] n22708_o;
  wire [2:0] n22709_o;
  wire [2:0] n22710_o;
  wire [2:0] n22711_o;
  wire n22712_o;
  wire n22713_o;
  wire n22714_o;
  wire n22715_o;
  wire n22716_o;
  wire n22717_o;
  wire n22718_o;
  wire [35:0] n22719_o;
  wire [9:0] n22720_o;
  wire n22722_o;
  wire n22723_o;
  wire [35:0] n22726_o;
  wire [9:0] n22727_o;
  wire [35:0] n22728_o;
  wire [9:0] n22729_o;
  wire [35:0] n22730_o;
  wire [2:0] n22731_o;
  wire [35:0] n22732_o;
  wire n22733_o;
  wire n22734_o;
  wire [35:0] n22736_o;
  wire [9:0] n22737_o;
  wire n22739_o;
  wire [3:0] n22740_o;
  wire [3:0] n22741_o;
  wire [23:0] n22742_o;
  wire [3:0] n22743_o;
  wire [1:0] n22744_o;
  wire [23:0] n22745_o;
  wire [23:0] n22746_o;
  wire [23:0] n22747_o;
  wire [23:0] n22748_o;
  wire [23:0] n22749_o;
  wire [23:0] n22750_o;
  wire [3:0] n22751_o;
  wire [3:0] n22752_o;
  wire [3:0] n22753_o;
  wire [3:0] n22754_o;
  wire [3:0] n22755_o;
  wire [3:0] n22756_o;
  wire [1:0] n22757_o;
  wire [1:0] n22758_o;
  wire [1:0] n22759_o;
  wire [1:0] n22760_o;
  wire [1:0] n22761_o;
  wire [1:0] n22762_o;
  wire [255:0] n22768_o;
  wire [255:0] n22769_o;
  wire [255:0] n22770_o;
  wire [255:0] n22771_o;
  wire [255:0] n22772_o;
  wire [2:0] n22778_o;
  wire [2:0] n22779_o;
  wire [2:0] n22780_o;
  wire [2:0] n22781_o;
  wire [2:0] n22782_o;
  wire [255:0] n22783_o;
  wire [255:0] n22784_o;
  wire [255:0] n22785_o;
  wire [255:0] n22786_o;
  wire [255:0] n22787_o;
  wire n22788_o;
  wire n22789_o;
  wire n22790_o;
  wire n22791_o;
  wire n22792_o;
  wire [579:0] n22794_o;
  wire [289:0] n22800_o;
  wire n22801_o;
  wire [289:0] n22802_o;
  wire [31:0] n22803_o;
  wire [4:0] n22804_o;
  wire n22805_o;
  wire n22806_o;
  wire n22807_o;
  wire [289:0] n22810_o;
  wire n22811_o;
  wire [289:0] n22812_o;
  wire [31:0] n22813_o;
  wire [4:0] n22814_o;
  wire n22815_o;
  wire n22816_o;
  wire n22817_o;
  wire [1:0] n22818_o;
  wire [725:0] n22819_o;
  wire [75:0] n22820_o;
  wire [2:0] n22821_o;
  wire n22823_o;
  wire [2:0] n22825_o;
  wire n22827_o;
  wire n22829_o;
  wire [725:0] n22831_o;
  wire [7:0] n22835_o;
  wire [19:0] n22836_o;
  wire [39:0] n22837_o;
  wire [725:0] n22838_o;
  wire [75:0] n22839_o;
  wire [31:0] n22840_o;
  wire [9:0] n22841_o;
  wire n22843_o;
  wire [39:0] n22844_o;
  wire [725:0] n22845_o;
  wire [3:0] n22846_o;
  wire [3:0] n22847_o;
  wire [6:0] n22850_o;
  wire [37:0] n22852_o;
  wire n22853_o;
  wire n22854_o;
  wire [2:0] n22858_o;
  wire n22859_o;
  wire n22860_o;
  wire n22862_o;
  wire n22863_o;
  wire [37:0] n22864_o;
  wire n22865_o;
  wire n22866_o;
  wire n22867_o;
  wire [2:0] n22871_o;
  wire n22872_o;
  wire n22873_o;
  wire n22874_o;
  wire n22875_o;
  wire n22877_o;
  wire n22878_o;
  wire n22880_o;
  wire n22883_o;
  wire n22884_o;
  wire [75:0] n22885_o;
  wire [31:0] n22886_o;
  wire [4:0] n22887_o;
  wire [2:0] n22888_o;
  wire [2:0] n22890_o;
  wire [2:0] n22891_o;
  wire [2:0] n22892_o;
  wire [41:0] n22893_o;
  wire [725:0] n22894_o;
  wire [75:0] n22895_o;
  wire [31:0] n22896_o;
  wire [3:0] n22897_o;
  wire n22899_o;
  wire [2:0] n22903_o;
  wire n22904_o;
  wire n22905_o;
  wire n22906_o;
  wire n22907_o;
  wire n22908_o;
  wire [2:0] n22909_o;
  wire [2:0] n22910_o;
  wire n22912_o;
  wire n22914_o;
  wire n22916_o;
  wire n22917_o;
  wire n22921_o;
  wire [4:0] n22924_o;
  wire [9:0] n22928_o;
  wire [9:0] n22929_o;
  wire [9:0] n22930_o;
  wire [4:0] n22931_o;
  wire [31:0] n22932_o;
  wire n22933_o;
  wire [725:0] n22934_o;
  wire [75:0] n22935_o;
  wire [31:0] n22936_o;
  wire [9:0] n22937_o;
  wire n22939_o;
  wire [9:0] n22940_o;
  wire [9:0] n22941_o;
  wire [9:0] n22942_o;
  wire [4:0] n22943_o;
  wire [31:0] n22944_o;
  wire n22945_o;
  wire [725:0] n22946_o;
  wire [3:0] n22947_o;
  wire [3:0] n22948_o;
  wire n22949_o;
  wire [2:0] n22952_o;
  wire n22953_o;
  wire [6:0] n22954_o;
  wire [5:0] n22955_o;
  wire [2:0] n22956_o;
  wire [6:0] n22957_o;
  wire [6:0] n22958_o;
  wire [6:0] n22959_o;
  wire [6:0] n22960_o;
  wire n22961_o;
  wire n22962_o;
  wire [5:0] n22963_o;
  wire [5:0] n22964_o;
  wire n22966_o;
  wire n22967_o;
  wire n22968_o;
  wire [2:0] n22971_o;
  wire n22972_o;
  wire n22973_o;
  wire n22975_o;
  wire n22977_o;
  wire [75:0] n22978_o;
  wire [38:0] n22979_o;
  wire n22980_o;
  wire n22981_o;
  wire n22982_o;
  wire n22983_o;
  wire n22986_o;
  wire [4:0] n22987_o;
  wire [36:0] n22988_o;
  wire n22989_o;
  wire [725:0] n22990_o;
  wire [75:0] n22991_o;
  wire [31:0] n22992_o;
  wire [3:0] n22993_o;
  wire n22995_o;
  wire [4:0] n22996_o;
  wire [36:0] n22997_o;
  wire n22998_o;
  wire [725:0] n22999_o;
  wire [75:0] n23000_o;
  wire [31:0] n23001_o;
  wire [9:0] n23002_o;
  wire n23004_o;
  wire n23005_o;
  wire n23007_o;
  wire [579:0] n23009_o;
  wire [579:0] n23012_o;
  wire [579:0] n23013_o;
  wire [4:0] n23014_o;
  wire [36:0] n23015_o;
  wire n23016_o;
  wire [725:0] n23017_o;
  wire [75:0] n23018_o;
  wire [31:0] n23019_o;
  wire [3:0] n23020_o;
  wire n23022_o;
  wire n23025_o;
  wire [13:0] n23027_o;
  wire [13:0] n23028_o;
  wire [13:0] n23029_o;
  wire [4:0] n23030_o;
  wire [36:0] n23031_o;
  wire n23032_o;
  wire [725:0] n23033_o;
  wire [75:0] n23034_o;
  wire [31:0] n23035_o;
  wire [13:0] n23039_o;
  wire [13:0] n23040_o;
  wire [13:0] n23041_o;
  wire [4:0] n23042_o;
  wire [36:0] n23043_o;
  wire n23044_o;
  wire [725:0] n23045_o;
  wire [75:0] n23046_o;
  wire [31:0] n23047_o;
  wire [9:0] n23048_o;
  wire n23050_o;
  wire n23052_o;
  wire n23057_o;
  wire [2:0] n23062_o;
  wire [579:0] n23063_o;
  wire [2:0] n23064_o;
  wire [2:0] n23065_o;
  wire [2:0] n23066_o;
  wire [2:0] n23067_o;
  wire [2:0] n23068_o;
  wire n23069_o;
  wire [579:0] n23070_o;
  wire n23073_o;
  wire n23075_o;
  wire [6:0] n23076_o;
  reg [2:0] n23077_o;
  wire [9:0] n23078_o;
  wire [9:0] n23079_o;
  wire [9:0] n23080_o;
  wire [19:0] n23081_o;
  reg [19:0] n23082_o;
  wire [3:0] n23083_o;
  wire [3:0] n23084_o;
  wire [3:0] n23085_o;
  wire [3:0] n23086_o;
  reg [3:0] n23087_o;
  wire [2:0] n23088_o;
  wire [2:0] n23089_o;
  wire [2:0] n23090_o;
  wire [2:0] n23091_o;
  wire [2:0] n23092_o;
  reg [2:0] n23093_o;
  wire [2:0] n23094_o;
  wire [2:0] n23095_o;
  reg [2:0] n23096_o;
  wire n23097_o;
  wire n23098_o;
  reg n23099_o;
  wire n23100_o;
  reg n23101_o;
  wire n23102_o;
  reg n23103_o;
  wire [4:0] n23104_o;
  wire [4:0] n23105_o;
  reg [4:0] n23106_o;
  wire n23107_o;
  wire n23108_o;
  reg n23109_o;
  wire n23110_o;
  reg n23111_o;
  wire [579:0] n23112_o;
  reg [579:0] n23113_o;
  wire [31:0] n23125_o;
  reg n23128_o;
  wire n23130_o;
  wire [725:0] n23132_o;
  wire [37:0] n23133_o;
  wire [2:0] n23134_o;
  wire [579:0] n23136_o;
  wire [289:0] n23142_o;
  wire n23143_o;
  wire [289:0] n23144_o;
  wire [31:0] n23145_o;
  wire [4:0] n23146_o;
  wire n23147_o;
  wire n23148_o;
  wire [289:0] n23151_o;
  wire n23152_o;
  wire [289:0] n23153_o;
  wire [31:0] n23154_o;
  wire [4:0] n23155_o;
  wire n23156_o;
  wire n23157_o;
  wire [1:0] n23158_o;
  wire n23160_o;
  wire [579:0] n23163_o;
  wire [289:0] n23169_o;
  wire n23170_o;
  wire [289:0] n23171_o;
  wire [31:0] n23172_o;
  wire [4:0] n23173_o;
  wire n23174_o;
  wire n23175_o;
  wire [289:0] n23178_o;
  wire n23179_o;
  wire [289:0] n23180_o;
  wire [31:0] n23181_o;
  wire [4:0] n23182_o;
  wire n23183_o;
  wire n23184_o;
  wire [1:0] n23185_o;
  wire n23193_o;
  wire n23200_o;
  wire n23204_o;
  wire n23206_o;
  wire n23208_o;
  wire n23214_o;
  wire n23217_o;
  wire [5:0] n23219_o;
  wire n23220_o;
  wire [725:0] n23221_o;
  wire [37:0] n23222_o;
  wire n23223_o;
  wire n23226_o;
  wire [31:0] n23229_o;
  wire n23230_o;
  wire [2:0] n23235_o;
  wire n23236_o;
  wire [36:0] n23237_o;
  wire [6:0] n23238_o;
  wire [36:0] n23239_o;
  wire [36:0] n23240_o;
  wire n23242_o;
  wire n23243_o;
  wire n23244_o;
  wire [2:0] n23247_o;
  wire n23248_o;
  wire n23249_o;
  wire n23251_o;
  wire n23252_o;
  wire [37:0] n23253_o;
  wire n23254_o;
  wire n23255_o;
  wire n23256_o;
  wire n23257_o;
  wire n23258_o;
  wire n23261_o;
  wire n23262_o;
  wire n23263_o;
  wire n23265_o;
  wire [4:0] n23267_o;
  wire n23268_o;
  wire [725:0] n23269_o;
  wire [31:0] n23271_o;
  wire [4:0] n23272_o;
  wire n23273_o;
  wire n23274_o;
  wire [2:0] n23276_o;
  wire [4:0] n23277_o;
  wire n23278_o;
  wire [725:0] n23279_o;
  wire [37:0] n23280_o;
  wire n23281_o;
  wire [37:0] n23282_o;
  wire n23283_o;
  wire n23284_o;
  wire n23286_o;
  wire [37:0] n23288_o;
  wire [31:0] n23289_o;
  wire n23292_o;
  wire [31:0] n23295_o;
  wire [4:0] n23296_o;
  wire [31:0] n23297_o;
  wire [31:0] n23298_o;
  wire [579:0] n23299_o;
  wire [4:0] n23300_o;
  wire [1:0] n23301_o;
  wire [725:0] n23302_o;
  wire [37:0] n23303_o;
  wire [31:0] n23304_o;
  wire [3:0] n23305_o;
  wire n23307_o;
  wire [3:0] n23312_o;
  wire n23313_o;
  wire [725:0] n23314_o;
  wire [75:0] n23315_o;
  wire n23316_o;
  wire n23317_o;
  wire [75:0] n23318_o;
  wire n23319_o;
  wire n23320_o;
  wire [2:0] n23324_o;
  wire n23325_o;
  wire n23326_o;
  wire [9:0] n23329_o;
  wire [9:0] n23330_o;
  wire [9:0] n23331_o;
  wire [9:0] n23332_o;
  wire [9:0] n23333_o;
  wire [3:0] n23334_o;
  wire n23335_o;
  wire [725:0] n23336_o;
  wire [37:0] n23337_o;
  wire [31:0] n23338_o;
  wire [9:0] n23339_o;
  wire n23341_o;
  wire [9:0] n23342_o;
  wire [9:0] n23343_o;
  wire [9:0] n23344_o;
  wire [9:0] n23345_o;
  wire [9:0] n23346_o;
  wire [3:0] n23347_o;
  wire n23348_o;
  wire [725:0] n23349_o;
  wire [3:0] n23350_o;
  wire [3:0] n23351_o;
  wire [6:0] n23352_o;
  wire [1:0] n23353_o;
  wire [2:0] n23354_o;
  wire [6:0] n23355_o;
  wire [6:0] n23356_o;
  wire [6:0] n23357_o;
  wire [6:0] n23358_o;
  wire [6:0] n23359_o;
  wire [6:0] n23360_o;
  wire n23361_o;
  wire [1:0] n23362_o;
  wire [1:0] n23363_o;
  wire n23364_o;
  wire n23365_o;
  wire [34:0] n23366_o;
  wire [2:0] n23367_o;
  wire [2:0] n23368_o;
  wire [19:0] n23369_o;
  wire [9:0] n23370_o;
  wire [9:0] n23371_o;
  wire [9:0] n23372_o;
  wire [9:0] n23373_o;
  wire [9:0] n23374_o;
  wire [19:0] n23375_o;
  wire [19:0] n23376_o;
  wire [6:0] n23377_o;
  wire [6:0] n23378_o;
  wire [3:0] n23379_o;
  wire [3:0] n23380_o;
  wire [3:0] n23381_o;
  wire n23382_o;
  wire n23383_o;
  wire n23384_o;
  wire n23385_o;
  wire n23386_o;
  wire n23387_o;
  wire n23388_o;
  wire n23389_o;
  wire n23390_o;
  wire n23391_o;
  wire n23393_o;
  wire n23394_o;
  wire [725:0] n23395_o;
  wire [75:0] n23396_o;
  wire n23397_o;
  wire n23398_o;
  wire n23399_o;
  wire [75:0] n23400_o;
  wire n23401_o;
  wire n23402_o;
  wire n23403_o;
  wire [2:0] n23407_o;
  wire n23408_o;
  wire n23409_o;
  wire n23410_o;
  wire n23411_o;
  wire n23413_o;
  wire n23414_o;
  wire n23416_o;
  wire n23419_o;
  wire n23420_o;
  wire [37:0] n23421_o;
  wire [31:0] n23422_o;
  wire [4:0] n23423_o;
  wire [2:0] n23424_o;
  wire [2:0] n23426_o;
  wire [2:0] n23427_o;
  wire [2:0] n23428_o;
  wire [4:0] n23429_o;
  wire [725:0] n23430_o;
  wire [37:0] n23431_o;
  wire [31:0] n23432_o;
  wire [3:0] n23433_o;
  wire n23435_o;
  wire [9:0] n23442_o;
  wire [9:0] n23443_o;
  wire [9:0] n23444_o;
  wire [9:0] n23445_o;
  wire [9:0] n23446_o;
  wire n23447_o;
  wire n23448_o;
  wire [725:0] n23449_o;
  wire [37:0] n23450_o;
  wire [31:0] n23451_o;
  wire [9:0] n23452_o;
  wire n23454_o;
  wire [9:0] n23455_o;
  wire [9:0] n23456_o;
  wire [9:0] n23457_o;
  wire [9:0] n23458_o;
  wire [9:0] n23459_o;
  wire n23460_o;
  wire n23461_o;
  wire [725:0] n23462_o;
  wire [3:0] n23463_o;
  wire [3:0] n23464_o;
  wire n23465_o;
  wire [2:0] n23468_o;
  wire n23469_o;
  wire [9:0] n23470_o;
  wire [9:0] n23471_o;
  wire [9:0] n23472_o;
  wire [9:0] n23473_o;
  wire [9:0] n23474_o;
  wire n23475_o;
  wire n23476_o;
  wire [725:0] n23477_o;
  wire [37:0] n23478_o;
  wire [31:0] n23479_o;
  wire [9:0] n23480_o;
  wire n23482_o;
  wire n23486_o;
  wire n23491_o;
  wire [2:0] n23495_o;
  wire n23496_o;
  wire [4:0] n23497_o;
  wire [4:0] n23498_o;
  wire [579:0] n23499_o;
  wire [12:0] n23500_o;
  wire [580:0] n23501_o;
  wire [2:0] n23502_o;
  wire [6:0] n23503_o;
  wire [6:0] n23504_o;
  wire [6:0] n23505_o;
  wire [6:0] n23506_o;
  wire [6:0] n23507_o;
  wire [2:0] n23508_o;
  wire [12:0] n23509_o;
  wire [12:0] n23510_o;
  wire n23511_o;
  wire [580:0] n23512_o;
  wire [580:0] n23513_o;
  wire n23514_o;
  wire [6:0] n23515_o;
  wire [6:0] n23516_o;
  wire [6:0] n23517_o;
  wire [6:0] n23518_o;
  wire [6:0] n23519_o;
  wire [5:0] n23520_o;
  wire [12:0] n23521_o;
  wire [12:0] n23522_o;
  wire n23523_o;
  wire [580:0] n23524_o;
  wire [580:0] n23525_o;
  wire n23527_o;
  wire n23530_o;
  wire n23535_o;
  wire n23540_o;
  wire [5:0] n23541_o;
  wire [2:0] n23542_o;
  reg [2:0] n23543_o;
  wire [19:0] n23544_o;
  wire [9:0] n23545_o;
  wire [9:0] n23546_o;
  wire [9:0] n23547_o;
  wire [9:0] n23548_o;
  wire [9:0] n23549_o;
  wire [19:0] n23550_o;
  reg [19:0] n23551_o;
  wire [6:0] n23552_o;
  wire [6:0] n23553_o;
  wire [6:0] n23554_o;
  wire [6:0] n23555_o;
  wire [6:0] n23556_o;
  wire [6:0] n23557_o;
  wire [6:0] n23558_o;
  reg [6:0] n23559_o;
  wire [3:0] n23560_o;
  wire [3:0] n23561_o;
  wire [3:0] n23562_o;
  reg [3:0] n23563_o;
  wire n23564_o;
  wire n23565_o;
  wire n23566_o;
  reg n23567_o;
  wire n23568_o;
  wire n23569_o;
  wire n23570_o;
  reg n23571_o;
  wire n23572_o;
  wire n23573_o;
  reg n23574_o;
  wire n23575_o;
  wire n23576_o;
  reg n23577_o;
  wire [579:0] n23578_o;
  reg [579:0] n23579_o;
  wire n23590_o;
  wire [725:0] n23592_o;
  wire [37:0] n23593_o;
  wire [31:0] n23594_o;
  wire [2:0] n23595_o;
  wire [2:0] n23598_o;
  wire [725:0] n23601_o;
  wire n23604_o;
  wire [725:0] n23606_o;
  wire [75:0] n23607_o;
  wire [31:0] n23608_o;
  wire [2:0] n23609_o;
  wire [2:0] n23612_o;
  wire [725:0] n23615_o;
  wire [725:0] n23617_o;
  wire [75:0] n23618_o;
  wire [38:0] n23619_o;
  wire n23620_o;
  wire n23622_o;
  wire [15:0] n23625_o;
  wire [31:0] n23626_o;
  wire [31:0] n23627_o;
  wire [75:0] n23628_o;
  wire n23629_o;
  wire [75:0] n23630_o;
  wire [31:0] n23631_o;
  wire [4:0] n23632_o;
  wire [37:0] n23633_o;
  wire [31:0] n23634_o;
  wire [4:0] n23635_o;
  wire [4:0] n23636_o;
  wire [289:0] n23637_o;
  wire n23638_o;
  wire [289:0] n23639_o;
  wire n23640_o;
  wire [1:0] n23641_o;
  wire [75:0] n23642_o;
  wire [38:0] n23643_o;
  wire [37:0] n23644_o;
  wire n23645_o;
  wire [2:0] n23646_o;
  wire n23647_o;
  wire n23648_o;
  wire [31:0] n23649_o;
  wire [36:0] n23650_o;
  wire [725:0] n23651_o;
  wire n23656_o;
  wire [725:0] n23659_o;
  wire [725:0] n23665_o;
  reg [725:0] n23666_q;
  wire [3:0] n23667_o;
  wire n23668_o;
  wire n23669_o;
  wire n23670_o;
  wire n23671_o;
  wire n23672_o;
  wire n23673_o;
  wire n23674_o;
  wire n23675_o;
  wire n23676_o;
  wire n23677_o;
  wire n23678_o;
  wire n23679_o;
  wire n23680_o;
  wire n23681_o;
  wire n23682_o;
  wire n23683_o;
  wire n23684_o;
  wire n23685_o;
  wire n23686_o;
  wire n23687_o;
  wire n23688_o;
  wire n23689_o;
  wire n23690_o;
  wire n23691_o;
  wire n23692_o;
  wire n23693_o;
  wire n23694_o;
  wire n23695_o;
  wire n23696_o;
  wire n23697_o;
  wire n23698_o;
  wire n23699_o;
  wire n23700_o;
  wire n23701_o;
  wire n23702_o;
  wire n23703_o;
  wire [31:0] n23704_o;
  wire [31:0] n23705_o;
  wire [31:0] n23706_o;
  wire [31:0] n23707_o;
  wire [31:0] n23708_o;
  wire [31:0] n23709_o;
  wire [31:0] n23710_o;
  wire [31:0] n23711_o;
  wire [31:0] n23712_o;
  wire [31:0] n23713_o;
  wire [31:0] n23714_o;
  wire [31:0] n23715_o;
  wire [31:0] n23716_o;
  wire [31:0] n23717_o;
  wire [31:0] n23718_o;
  wire [31:0] n23719_o;
  wire [33:0] n23720_o;
  wire [31:0] n23721_o;
  wire [31:0] n23722_o;
  wire [31:0] n23723_o;
  wire [31:0] n23724_o;
  wire [31:0] n23725_o;
  wire [31:0] n23726_o;
  wire [31:0] n23727_o;
  wire [31:0] n23728_o;
  wire [31:0] n23729_o;
  wire [31:0] n23730_o;
  wire [31:0] n23731_o;
  wire [31:0] n23732_o;
  wire [31:0] n23733_o;
  wire [31:0] n23734_o;
  wire [31:0] n23735_o;
  wire [31:0] n23736_o;
  wire [33:0] n23737_o;
  wire [579:0] n23738_o;
  wire [3:0] n23739_o;
  wire n23740_o;
  wire n23741_o;
  wire n23742_o;
  wire n23743_o;
  wire n23744_o;
  wire n23745_o;
  wire n23746_o;
  wire n23747_o;
  wire n23748_o;
  wire n23749_o;
  wire n23750_o;
  wire n23751_o;
  wire n23752_o;
  wire n23753_o;
  wire n23754_o;
  wire n23755_o;
  wire n23756_o;
  wire n23757_o;
  wire n23758_o;
  wire n23759_o;
  wire n23760_o;
  wire n23761_o;
  wire n23762_o;
  wire n23763_o;
  wire n23764_o;
  wire n23765_o;
  wire n23766_o;
  wire n23767_o;
  wire n23768_o;
  wire n23769_o;
  wire n23770_o;
  wire n23771_o;
  wire n23772_o;
  wire n23773_o;
  wire n23774_o;
  wire n23775_o;
  wire [31:0] n23776_o;
  wire [31:0] n23777_o;
  wire [31:0] n23778_o;
  wire [31:0] n23779_o;
  wire [31:0] n23780_o;
  wire [31:0] n23781_o;
  wire [31:0] n23782_o;
  wire [31:0] n23783_o;
  wire [31:0] n23784_o;
  wire [31:0] n23785_o;
  wire [31:0] n23786_o;
  wire [31:0] n23787_o;
  wire [31:0] n23788_o;
  wire [31:0] n23789_o;
  wire [31:0] n23790_o;
  wire [31:0] n23791_o;
  wire [33:0] n23792_o;
  wire [31:0] n23793_o;
  wire [31:0] n23794_o;
  wire [31:0] n23795_o;
  wire [31:0] n23796_o;
  wire [31:0] n23797_o;
  wire [31:0] n23798_o;
  wire [31:0] n23799_o;
  wire [31:0] n23800_o;
  wire [31:0] n23801_o;
  wire [31:0] n23802_o;
  wire [31:0] n23803_o;
  wire [31:0] n23804_o;
  wire [31:0] n23805_o;
  wire [31:0] n23806_o;
  wire [31:0] n23807_o;
  wire [31:0] n23808_o;
  wire [33:0] n23809_o;
  wire [579:0] n23810_o;
  wire [289:0] n23811_o;
  wire [289:0] n23812_o;
  wire [289:0] n23813_o;
  wire [35:0] n23814_o;
  wire [35:0] n23815_o;
  wire [35:0] n23816_o;
  wire [35:0] n23817_o;
  wire [35:0] n23818_o;
  wire [35:0] n23819_o;
  wire n23820_o;
  wire n23821_o;
  wire [287:0] n23822_o;
  wire n23823_o;
  wire n23824_o;
  wire [288:0] n23825_o;
  wire n23826_o;
  wire n23827_o;
  wire n23828_o;
  wire [579:0] n23829_o;
  wire n23830_o;
  wire n23831_o;
  wire [255:0] n23832_o;
  wire [31:0] n23833_o;
  wire [31:0] n23834_o;
  wire [257:0] n23835_o;
  wire [31:0] n23836_o;
  wire [31:0] n23837_o;
  wire [1:0] n23838_o;
  wire [579:0] n23839_o;
  wire n23840_o;
  wire n23841_o;
  wire [288:0] n23842_o;
  wire n23843_o;
  wire n23844_o;
  wire [288:0] n23845_o;
  wire n23846_o;
  wire n23847_o;
  wire [579:0] n23848_o;
  wire n23849_o;
  wire n23850_o;
  wire [287:0] n23851_o;
  wire n23852_o;
  wire n23853_o;
  wire [288:0] n23854_o;
  wire n23855_o;
  wire n23856_o;
  wire n23857_o;
  wire [579:0] n23858_o;
  wire [289:0] n23859_o;
  wire [289:0] n23860_o;
  wire [289:0] n23861_o;
  wire [289:0] n23862_o;
  wire [289:0] n23863_o;
  wire [289:0] n23864_o;
  wire n23865_o;
  wire n23866_o;
  wire [255:0] n23867_o;
  wire [31:0] n23868_o;
  wire [31:0] n23869_o;
  wire [257:0] n23870_o;
  wire [31:0] n23871_o;
  wire [31:0] n23872_o;
  wire [1:0] n23873_o;
  wire [579:0] n23874_o;
  wire [289:0] n23875_o;
  wire [289:0] n23876_o;
  wire [289:0] n23877_o;
  wire [35:0] n23878_o;
  wire [35:0] n23879_o;
  wire [35:0] n23880_o;
  wire n23881_o;
  wire n23882_o;
  wire [288:0] n23883_o;
  wire n23884_o;
  wire n23885_o;
  wire [288:0] n23886_o;
  wire n23887_o;
  wire n23888_o;
  wire [579:0] n23889_o;
  wire n23890_o;
  wire n23891_o;
  wire [287:0] n23892_o;
  wire n23893_o;
  wire n23894_o;
  wire [288:0] n23895_o;
  wire n23896_o;
  wire n23897_o;
  wire n23898_o;
  wire [579:0] n23899_o;
  wire n23900_o;
  wire n23901_o;
  wire [288:0] n23902_o;
  wire n23903_o;
  wire n23904_o;
  wire [288:0] n23905_o;
  wire n23906_o;
  wire n23907_o;
  wire [579:0] n23908_o;
  wire n23909_o;
  wire n23910_o;
  wire [287:0] n23911_o;
  wire n23912_o;
  wire n23913_o;
  wire [288:0] n23914_o;
  wire n23915_o;
  wire n23916_o;
  wire n23917_o;
  wire [579:0] n23918_o;
  wire [31:0] n23919_o;
  wire [31:0] n23920_o;
  wire [31:0] n23921_o;
  wire [31:0] n23922_o;
  wire [31:0] n23923_o;
  wire [31:0] n23924_o;
  wire [31:0] n23925_o;
  wire [31:0] n23926_o;
  wire [31:0] n23927_o;
  wire [31:0] n23928_o;
  wire [31:0] n23929_o;
  wire [31:0] n23930_o;
  wire [31:0] n23931_o;
  wire [31:0] n23932_o;
  wire [31:0] n23933_o;
  wire [31:0] n23934_o;
  wire [3:0] n23935_o;
  wire [1:0] n23936_o;
  reg [31:0] n23937_o;
  wire [1:0] n23938_o;
  reg [31:0] n23939_o;
  wire [1:0] n23940_o;
  reg [31:0] n23941_o;
  wire [1:0] n23942_o;
  reg [31:0] n23943_o;
  wire [1:0] n23944_o;
  reg [31:0] n23945_o;
  wire [31:0] n23946_o;
  wire [31:0] n23947_o;
  wire [31:0] n23948_o;
  wire [31:0] n23949_o;
  wire [31:0] n23950_o;
  wire [31:0] n23951_o;
  wire [31:0] n23952_o;
  wire [31:0] n23953_o;
  wire [31:0] n23954_o;
  wire [31:0] n23955_o;
  wire [31:0] n23956_o;
  wire [31:0] n23957_o;
  wire [31:0] n23958_o;
  wire [31:0] n23959_o;
  wire [31:0] n23960_o;
  wire [31:0] n23961_o;
  wire [3:0] n23962_o;
  wire [1:0] n23963_o;
  reg [31:0] n23964_o;
  wire [1:0] n23965_o;
  reg [31:0] n23966_o;
  wire [1:0] n23967_o;
  reg [31:0] n23968_o;
  wire [1:0] n23969_o;
  reg [31:0] n23970_o;
  wire [1:0] n23971_o;
  reg [31:0] n23972_o;
  wire [35:0] n23973_o;
  wire [35:0] n23974_o;
  wire [35:0] n23975_o;
  assign status_o = n23641_o;
  assign mem_req_o_adr = n22430_o;
  assign mem_req_o_we = n22431_o;
  assign mem_req_o_ena = n22432_o;
  assign mem_req_o_dat = n22433_o;
  assign agent_txreq_o_av = n22435_o;
  assign agent_txreq_o_data = n22436_o;
  assign agent_txreq_o_comm = n22437_o;
  assign agent_txreq_o_we = n22438_o;
  assign agent_rxreq_o_re = n22441_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:140:5  */
  assign n22430_o = n23650_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:136:3  */
  assign n22431_o = n23650_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:74  */
  assign n22432_o = n23650_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22433_o = n23650_o[36:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n22435_o = n23643_o[0];
  assign n22436_o = n23643_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:67:3  */
  assign n22437_o = n23643_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:69:14  */
  assign n22438_o = n23643_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n22439_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  assign n22441_o = n23645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:138:5  */
  assign n22442_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:202:10  */
  assign tx_arbi0_grant = tx_arbi0_grant_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:203:10  */
  assign tx_arb_req = n22818_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:204:10  */
  assign tx_arb_ack = n23128_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:206:10  */
  assign r = n23666_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:206:13  */
  assign rin = n23651_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:212:3  */
  round_robin_arb_2 tx_arbi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .req_i(tx_arb_req),
    .ack_i(tx_arb_ack),
    .grant_comb_o(),
    .grant_o(tx_arbi0_grant_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:16  */
  assign n22458_o = tx_arbi0_grant[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n22462_o = n22458_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n22466_o = n22458_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n22468_o = n22458_o ? 32'b00000000000000000000000000000001 : 32'bX;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:16  */
  assign n22469_o = tx_arbi0_grant[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n22474_o = n22480_o ? 1'b0 : n22466_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n22475_o = n22481_o ? 32'b00000000000000000000000000000000 : n22468_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n22477_o = n22469_o & n22462_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n22478_o = n22469_o & n22462_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n22480_o = n22462_o & n22477_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n22481_o = n22462_o & n22478_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:183:5  */
  assign n22487_o = n22474_o ? 32'b00000000000000000000000000000000 : n22475_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:244:5  */
  assign n22488_o = n22487_o[0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:245:45  */
  assign n22489_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:245:48  */
  assign n22490_o = n22489_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:19  */
  assign n22492_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:251:43  */
  assign n22493_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:251:46  */
  assign n22494_o = n22493_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:251:57  */
  assign n22495_o = n22494_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:251:65  */
  assign n22496_o = n22495_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:12  */
  assign n22497_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:15  */
  assign n22498_o = n22497_o[75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:20  */
  assign n22500_o = 1'b1 - n22488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:57  */
  assign n22502_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:60  */
  assign n22503_o = n22502_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:71  */
  assign n22504_o = n22503_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:44  */
  assign n22507_o = 3'b111 - n22504_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:254:51  */
  assign n22510_o = mem_rsp_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22511_o = r[693:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:255:43  */
  assign n22513_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:255:46  */
  assign n22514_o = n22513_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:255:57  */
  assign n22515_o = n22514_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:255:70  */
  assign n22517_o = n22515_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:256:43  */
  assign n22518_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:256:46  */
  assign n22519_o = n22518_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:256:57  */
  assign n22520_o = n22519_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:256:68  */
  assign n22522_o = n22520_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:257:43  */
  assign n22523_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:257:46  */
  assign n22524_o = n22523_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:257:57  */
  assign n22525_o = n22524_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:257:69  */
  assign n22527_o = n22525_o - 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22528_o = {n22517_o, n22527_o};
  assign n22529_o = r[12:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22530_o = n22536_o ? n22522_o : n22529_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22531_o = r[29:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22532_o = n22538_o ? n22528_o : n22531_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22533_o = r[693:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22534_o = n22542_o ? n23738_o : n22533_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22536_o = n22492_o & n22498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22538_o = n22492_o & n22498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22539_o = r[75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22540_o = n22492_o ? n22496_o : n22539_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22542_o = n22492_o & n22498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22544_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:257:3  */
  assign n22546_o = r[22:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:580:12  */
  assign n22548_o = r[74:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:276:14  */
  assign n22549_o = r[725:694];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:10  */
  assign n22551_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:13  */
  assign n22552_o = n22551_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:24  */
  assign n22553_o = n22552_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:51  */
  assign n22554_o = n22442_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:54  */
  assign n22555_o = ~n22554_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:33  */
  assign n22556_o = n22553_o & n22555_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:18  */
  assign n22558_o = 1'b1 - n22490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:55  */
  assign n22560_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:58  */
  assign n22561_o = n22560_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:69  */
  assign n22562_o = n22561_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:42  */
  assign n22565_o = 3'b111 - n22562_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:266:55  */
  assign n22568_o = n22442_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:267:43  */
  assign n22570_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:267:46  */
  assign n22571_o = n22570_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:267:57  */
  assign n22572_o = n22571_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:267:70  */
  assign n22574_o = n22572_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:268:43  */
  assign n22575_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:268:46  */
  assign n22576_o = n22575_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:268:57  */
  assign n22577_o = n22576_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:268:68  */
  assign n22579_o = n22577_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:269:43  */
  assign n22580_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:269:46  */
  assign n22581_o = n22580_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:269:57  */
  assign n22582_o = n22581_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:269:69  */
  assign n22584_o = n22582_o - 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:258:14  */
  assign n22585_o = {n22574_o, n22584_o};
  assign n22586_o = r[88:79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22587_o = n22556_o ? n22579_o : n22586_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:225:12  */
  assign n22588_o = r[105:99];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22589_o = n22556_o ? n22585_o : n22588_o;
  assign n22592_o = r[78:76];
  assign n22593_o = r[113:106];
  assign n22594_o = r[98:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:10  */
  assign n22595_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:13  */
  assign n22596_o = n22595_o[73:35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:24  */
  assign n22597_o = n22596_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:39  */
  assign n22598_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:42  */
  assign n22599_o = n22598_o[73:35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:53  */
  assign n22600_o = n22599_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:56  */
  assign n22601_o = ~n22600_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:33  */
  assign n22602_o = n22597_o & n22601_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:276:43  */
  assign n22603_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:276:46  */
  assign n22604_o = n22603_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:276:57  */
  assign n22605_o = n22604_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:276:70  */
  assign n22607_o = n22605_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:277:43  */
  assign n22608_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:277:46  */
  assign n22609_o = n22608_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:277:57  */
  assign n22610_o = n22609_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:277:68  */
  assign n22612_o = n22610_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:278:43  */
  assign n22613_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:278:46  */
  assign n22614_o = n22613_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:278:57  */
  assign n22615_o = n22614_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:278:69  */
  assign n22617_o = n22615_o - 4'b0001;
  assign n22618_o = {n22607_o, n22617_o, n22612_o};
  assign n22619_o = {n22532_o, n22546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n22620_o = n22602_o ? n22618_o : n22619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:19  */
  assign n22621_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:12  */
  assign n22622_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:15  */
  assign n22623_o = n22622_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:26  */
  assign n22624_o = n22623_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:34  */
  assign n22625_o = n22624_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:286:43  */
  assign n22626_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:286:46  */
  assign n22627_o = n22626_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:286:57  */
  assign n22628_o = n22627_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:286:70  */
  assign n22630_o = n22628_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:287:43  */
  assign n22631_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:287:46  */
  assign n22632_o = n22631_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:287:57  */
  assign n22633_o = n22632_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:287:68  */
  assign n22635_o = n22633_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:288:43  */
  assign n22636_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:288:46  */
  assign n22637_o = n22636_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:288:57  */
  assign n22638_o = n22637_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:288:69  */
  assign n22640_o = n22638_o - 4'b0001;
  assign n22641_o = {n22630_o, n22640_o, n22635_o};
  assign n22642_o = {n22589_o, n22594_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n22643_o = n22625_o ? n22641_o : n22642_o;
  assign n22644_o = {n22589_o, n22594_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n22645_o = n22621_o ? n22643_o : n22644_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:16  */
  assign n22646_o = ctrl_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:20  */
  assign n22647_o = n22646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:50  */
  assign n22648_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:54  */
  assign n22649_o = n22648_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:61  */
  assign n22651_o = n22649_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:32  */
  assign n22652_o = n22647_o & n22651_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:299:65  */
  assign n22655_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:299:69  */
  assign n22656_o = n22655_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:300:65  */
  assign n22657_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:300:69  */
  assign n22658_o = n22657_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:301:65  */
  assign n22659_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:301:69  */
  assign n22660_o = n22659_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:302:60  */
  assign n22661_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:302:64  */
  assign n22662_o = n22661_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:302:51  */
  assign n22663_o = ~n22662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:26  */
  assign n22665_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:30  */
  assign n22666_o = n22665_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:37  */
  assign n22668_o = $unsigned(n22666_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:306:74  */
  assign n22669_o = cfg_i[58:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:9  */
  assign n22670_o = n22668_o ? n22669_o : 4'b1000;
  assign n22671_o = {n22670_o, n22658_o, n22656_o};
  assign n22672_o = {n22663_o, n22660_o};
  assign n22673_o = {1'b1, 1'b1};
  assign n22674_o = n23810_o[569:546];
  assign n22675_o = n23738_o[569:546];
  assign n22676_o = r[683:660];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22677_o = n22542_o ? n22675_o : n22676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22678_o = n22556_o ? n22674_o : n22677_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:7  */
  assign n22679_o = n22652_o ? n22671_o : n22678_o;
  assign n22680_o = n23810_o[576:573];
  assign n22681_o = n23738_o[576:573];
  assign n22682_o = r[690:687];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22683_o = n22542_o ? n22681_o : n22682_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22684_o = n22556_o ? n22680_o : n22683_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:7  */
  assign n22685_o = n22652_o ? n22672_o : n22684_o;
  assign n22686_o = n23810_o[579:578];
  assign n22687_o = n23738_o[579:578];
  assign n22688_o = r[693:692];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22689_o = n22542_o ? n22687_o : n22688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22690_o = n22556_o ? n22686_o : n22689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:7  */
  assign n22691_o = n22652_o ? n22673_o : n22690_o;
  assign n22707_o = n23810_o[572:570];
  assign n22708_o = n23738_o[572:570];
  assign n22709_o = r[686:684];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22710_o = n22542_o ? n22708_o : n22709_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22711_o = n22556_o ? n22707_o : n22710_o;
  assign n22712_o = n23810_o[577];
  assign n22713_o = n23738_o[577];
  assign n22714_o = r[691];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22715_o = n22542_o ? n22713_o : n22714_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22716_o = n22556_o ? n22712_o : n22715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:16  */
  assign n22717_o = ctrl_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:20  */
  assign n22718_o = n22717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:50  */
  assign n22719_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:54  */
  assign n22720_o = n22719_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:61  */
  assign n22722_o = n22720_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:32  */
  assign n22723_o = n22718_o & n22722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:299:65  */
  assign n22726_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:299:69  */
  assign n22727_o = n22726_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:300:65  */
  assign n22728_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:300:69  */
  assign n22729_o = n22728_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:301:65  */
  assign n22730_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:301:69  */
  assign n22731_o = n22730_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:302:60  */
  assign n22732_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:302:64  */
  assign n22733_o = n22732_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:302:51  */
  assign n22734_o = ~n22733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:26  */
  assign n22736_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:30  */
  assign n22737_o = n22736_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:37  */
  assign n22739_o = $unsigned(n22737_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:306:74  */
  assign n22740_o = cfg_i[22:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:9  */
  assign n22741_o = n22739_o ? n22740_o : 4'b1000;
  assign n22742_o = {n22741_o, n22729_o, n22727_o};
  assign n22743_o = {n22734_o, n22731_o};
  assign n22744_o = {1'b1, 1'b1};
  assign n22745_o = n23810_o[279:256];
  assign n22746_o = n23738_o[279:256];
  assign n22747_o = r[393:370];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22748_o = n22542_o ? n22746_o : n22747_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22749_o = n22556_o ? n22745_o : n22748_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:7  */
  assign n22750_o = n22723_o ? n22742_o : n22749_o;
  assign n22751_o = n23810_o[286:283];
  assign n22752_o = n23738_o[286:283];
  assign n22753_o = r[400:397];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22754_o = n22542_o ? n22752_o : n22753_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22755_o = n22556_o ? n22751_o : n22754_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:7  */
  assign n22756_o = n22723_o ? n22743_o : n22755_o;
  assign n22757_o = n23810_o[289:288];
  assign n22758_o = n23738_o[289:288];
  assign n22759_o = r[403:402];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22760_o = n22542_o ? n22758_o : n22759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22761_o = n22556_o ? n22757_o : n22760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:7  */
  assign n22762_o = n22723_o ? n22744_o : n22761_o;
  assign n22768_o = n23810_o[255:0];
  assign n22769_o = n23738_o[255:0];
  assign n22770_o = r[369:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22771_o = n22542_o ? n22769_o : n22770_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22772_o = n22556_o ? n22768_o : n22771_o;
  assign n22778_o = n23810_o[282:280];
  assign n22779_o = n23738_o[282:280];
  assign n22780_o = r[396:394];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22781_o = n22542_o ? n22779_o : n22780_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22782_o = n22556_o ? n22778_o : n22781_o;
  assign n22783_o = n23810_o[545:290];
  assign n22784_o = n23738_o[545:290];
  assign n22785_o = r[659:404];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22786_o = n22542_o ? n22784_o : n22785_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22787_o = n22556_o ? n22783_o : n22786_o;
  assign n22788_o = n23810_o[287];
  assign n22789_o = n23738_o[287];
  assign n22790_o = r[401];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22791_o = n22542_o ? n22789_o : n22790_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22792_o = n22556_o ? n22788_o : n22791_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:315:39  */
  assign n22794_o = r[693:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:22  */
  assign n22800_o = n22794_o[579:290];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:26  */
  assign n22801_o = n22800_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:43  */
  assign n22802_o = n22794_o[579:290];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:47  */
  assign n22803_o = n22802_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:58  */
  assign n22804_o = n22803_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:66  */
  assign n22805_o = n22804_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:37  */
  assign n22806_o = ~n22805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:33  */
  assign n22807_o = n22801_o & n22806_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:22  */
  assign n22810_o = n22794_o[289:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:26  */
  assign n22811_o = n22810_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:43  */
  assign n22812_o = n22794_o[289:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:47  */
  assign n22813_o = n22812_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:58  */
  assign n22814_o = n22813_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:66  */
  assign n22815_o = n22814_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:37  */
  assign n22816_o = ~n22815_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:33  */
  assign n22817_o = n22811_o & n22816_o;
  assign n22818_o = {n22817_o, n22807_o};
  assign n22819_o = {n22549_o, n22691_o, n22716_o, n22685_o, n22711_o, n22679_o, n22787_o, n22762_o, n22792_o, n22756_o, n22782_o, n22750_o, n22772_o, n22593_o, n22645_o, n22587_o, n22592_o, n22540_o, n22548_o, n22620_o, n22530_o, n22544_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:12  */
  assign n22820_o = n22819_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:15  */
  assign n22821_o = n22820_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:321:57  */
  assign n22823_o = n22818_o != 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:321:31  */
  assign n22825_o = n22823_o ? 3'b001 : n22544_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:321:7  */
  assign n22827_o = n22821_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:78  */
  assign n22829_o = 1'b1 - n22488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:77  */
  assign n22831_o = {n22549_o, n22691_o, n22716_o, n22685_o, n22711_o, n22679_o, n22787_o, n22762_o, n22792_o, n22756_o, n22782_o, n22750_o, n22772_o, n22593_o, n22645_o, n22587_o, n22592_o, n22540_o, n22548_o, n22620_o, n22530_o, n22544_o};
  assign n22835_o = n23813_o[287:280];
  assign n22836_o = n23813_o[275:256];
  assign n22837_o = r[74:35];
  assign n22838_o = {n22549_o, n22691_o, n22716_o, n22685_o, n22711_o, n22679_o, n22787_o, n22762_o, n22792_o, n22756_o, n22782_o, n22750_o, n22772_o, n22593_o, n22645_o, n22587_o, n22592_o, n22540_o, n22837_o, n22835_o, 4'b1000, n22836_o, n22544_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:328:36  */
  assign n22839_o = n22838_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:328:39  */
  assign n22840_o = n22839_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:328:50  */
  assign n22841_o = n22840_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:328:61  */
  assign n22843_o = $unsigned(n22841_o) < $unsigned(10'b0000001000);
  assign n22844_o = r[74:35];
  assign n22845_o = {n22549_o, n22691_o, n22716_o, n22685_o, n22711_o, n22679_o, n22787_o, n22762_o, n22792_o, n22756_o, n22782_o, n22750_o, n22772_o, n22593_o, n22645_o, n22587_o, n22592_o, n22540_o, n22844_o, n22835_o, 4'b1000, n22836_o, n22544_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:329:93  */
  assign n22846_o = n22845_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:328:31  */
  assign n22847_o = n22843_o ? n22846_o : 4'b1000;
  assign n22850_o = n23813_o[286:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:336:56  */
  assign n22852_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:336:59  */
  assign n22853_o = n22852_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:336:51  */
  assign n22854_o = mem_wait_i | n22853_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:336:31  */
  assign n22858_o = n22854_o ? 3'b010 : 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:336:31  */
  assign n22859_o = n22854_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:336:31  */
  assign n22860_o = n22854_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:7  */
  assign n22862_o = n22821_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:45  */
  assign n22863_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:57  */
  assign n22864_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:60  */
  assign n22865_o = n22864_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:69  */
  assign n22866_o = ~n22865_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:51  */
  assign n22867_o = n22863_o & n22866_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:31  */
  assign n22871_o = n22867_o ? 3'b011 : n22544_o;
  assign n22872_o = r[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:31  */
  assign n22873_o = n22867_o ? 1'b1 : n22872_o;
  assign n22874_o = r[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:31  */
  assign n22875_o = n22867_o ? 1'b1 : n22874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:7  */
  assign n22877_o = n22821_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:45  */
  assign n22878_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:42  */
  assign n22880_o = 1'b1 - n22488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:54  */
  assign n22883_o = n23816_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:65  */
  assign n22884_o = ~n22883_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:350:69  */
  assign n22885_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:350:72  */
  assign n22886_o = n22885_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:350:83  */
  assign n22887_o = n22886_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:350:91  */
  assign n22888_o = n22887_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:350:96  */
  assign n22890_o = n22888_o + 3'b001;
  assign n22891_o = r[32:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:33  */
  assign n22892_o = n22884_o ? n22890_o : n22891_o;
  assign n22893_o = r[74:33];
  assign n22894_o = {n22549_o, n22691_o, n22716_o, n22685_o, n22711_o, n22679_o, n22787_o, n22762_o, n22792_o, n22756_o, n22782_o, n22750_o, n22772_o, n22593_o, n22645_o, n22587_o, n22592_o, n22540_o, n22893_o, n22892_o, n22620_o, n22530_o, n22544_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:353:38  */
  assign n22895_o = n22894_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:353:41  */
  assign n22896_o = n22895_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:353:52  */
  assign n22897_o = n22896_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:353:64  */
  assign n22899_o = n22897_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n22903_o = n22908_o ? 3'b100 : n22544_o;
  assign n22904_o = r[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n22905_o = n22912_o ? 1'b0 : n22904_o;
  assign n22906_o = r[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n22907_o = n22914_o ? 1'b0 : n22906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n22908_o = n22878_o & n22899_o;
  assign n22909_o = r[32:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n22910_o = n22878_o ? n22892_o : n22909_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n22912_o = n22878_o & n22899_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n22914_o = n22878_o & n22899_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:7  */
  assign n22916_o = n22821_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:360:45  */
  assign n22917_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:363:73  */
  assign n22921_o = 1'b1 - n22488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:363:85  */
  assign n22924_o = n23819_o[35:31];
  assign n22928_o = n22618_o[9:0];
  assign n22929_o = n22619_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n22930_o = n22602_o ? n22928_o : n22929_o;
  assign n22931_o = r[34:30];
  assign n22932_o = r[67:36];
  assign n22933_o = r[74];
  assign n22934_o = {n22549_o, n22691_o, n22716_o, n22685_o, n22711_o, n22679_o, n22787_o, n22762_o, n22792_o, n22756_o, n22782_o, n22750_o, n22772_o, n22593_o, n22645_o, n22587_o, n22592_o, n22540_o, n22933_o, 1'b1, n22924_o, n22932_o, 1'b1, n22931_o, 3'b000, 4'b1000, n22930_o, n22530_o, 3'b110};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:368:38  */
  assign n22935_o = n22934_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:368:41  */
  assign n22936_o = n22935_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:368:52  */
  assign n22937_o = n22936_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:368:63  */
  assign n22939_o = $unsigned(n22937_o) < $unsigned(10'b0000001000);
  assign n22940_o = n22618_o[9:0];
  assign n22941_o = n22619_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n22942_o = n22602_o ? n22940_o : n22941_o;
  assign n22943_o = r[34:30];
  assign n22944_o = r[67:36];
  assign n22945_o = r[74];
  assign n22946_o = {n22549_o, n22691_o, n22716_o, n22685_o, n22711_o, n22679_o, n22787_o, n22762_o, n22792_o, n22756_o, n22782_o, n22750_o, n22772_o, n22593_o, n22645_o, n22587_o, n22592_o, n22540_o, n22945_o, 1'b1, n22924_o, n22944_o, 1'b1, n22943_o, 3'b000, 4'b1000, n22942_o, n22530_o, 3'b110};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:369:93  */
  assign n22947_o = n22946_o[16:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:368:33  */
  assign n22948_o = n22939_o ? n22947_o : 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:372:50  */
  assign n22949_o = n22439_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:372:33  */
  assign n22952_o = n22949_o ? 3'b101 : 3'b110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:372:33  */
  assign n22953_o = n22949_o ? 1'b0 : 1'b1;
  assign n22954_o = {3'b000, n22948_o};
  assign n22955_o = {n22953_o, n22924_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:360:31  */
  assign n22956_o = n22917_o ? n22952_o : n22544_o;
  assign n22957_o = n22618_o[16:10];
  assign n22958_o = n22619_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n22959_o = n22602_o ? n22957_o : n22958_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:360:31  */
  assign n22960_o = n22917_o ? n22954_o : n22959_o;
  assign n22961_o = r[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:360:31  */
  assign n22962_o = n22917_o ? 1'b1 : n22961_o;
  assign n22963_o = r[73:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:360:31  */
  assign n22964_o = n22917_o ? n22955_o : n22963_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:360:7  */
  assign n22966_o = n22821_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:378:48  */
  assign n22967_o = n22439_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:378:53  */
  assign n22968_o = ~n22967_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:378:31  */
  assign n22971_o = n22968_o ? 3'b110 : n22544_o;
  assign n22972_o = r[73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:378:31  */
  assign n22973_o = n22968_o ? 1'b1 : n22972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:378:7  */
  assign n22975_o = n22821_o == 3'b101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:48  */
  assign n22977_o = n22439_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:65  */
  assign n22978_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:68  */
  assign n22979_o = n22978_o[73:35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:79  */
  assign n22980_o = n22979_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:106  */
  assign n22981_o = n22439_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:88  */
  assign n22982_o = n22980_o & n22981_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:59  */
  assign n22983_o = n22977_o | n22982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:31  */
  assign n22986_o = n22983_o ? 1'b0 : 1'b1;
  assign n22987_o = r[34:30];
  assign n22988_o = r[72:36];
  assign n22989_o = r[74];
  assign n22990_o = {n22549_o, n22691_o, n22716_o, n22685_o, n22711_o, n22679_o, n22787_o, n22762_o, n22792_o, n22756_o, n22782_o, n22750_o, n22772_o, n22593_o, n22645_o, n22587_o, n22592_o, n22540_o, n22989_o, n22986_o, n22988_o, 1'b0, n22987_o, n22620_o, n22530_o, n22544_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:36  */
  assign n22991_o = n22990_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:39  */
  assign n22992_o = n22991_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:50  */
  assign n22993_o = n22992_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:62  */
  assign n22995_o = n22993_o == 4'b0001;
  assign n22996_o = r[34:30];
  assign n22997_o = r[72:36];
  assign n22998_o = r[74];
  assign n22999_o = {n22549_o, n22691_o, n22716_o, n22685_o, n22711_o, n22679_o, n22787_o, n22762_o, n22792_o, n22756_o, n22782_o, n22750_o, n22772_o, n22593_o, n22645_o, n22587_o, n22592_o, n22540_o, n22998_o, n22986_o, n22997_o, 1'b0, n22996_o, n22620_o, n22530_o, n22544_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:72  */
  assign n23000_o = n22999_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:75  */
  assign n23001_o = n23000_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:86  */
  assign n23002_o = n23001_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:97  */
  assign n23004_o = n23002_o == 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:66  */
  assign n23005_o = n22995_o & n23004_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:396:44  */
  assign n23007_o = 1'b1 - n22488_o;
  assign n23009_o = {n22691_o, n22716_o, n22685_o, n22711_o, n22679_o, n22787_o, n22762_o, n22792_o, n22756_o, n22782_o, n22750_o, n22772_o};
  assign n23012_o = {n22691_o, n22716_o, n22685_o, n22711_o, n22679_o, n22787_o, n22762_o, n22792_o, n22756_o, n22782_o, n22750_o, n22772_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:31  */
  assign n23013_o = n23005_o ? n23829_o : n23012_o;
  assign n23014_o = r[34:30];
  assign n23015_o = r[72:36];
  assign n23016_o = r[74];
  assign n23017_o = {n22549_o, n23013_o, n22593_o, n22645_o, n22587_o, n22592_o, n22540_o, n23016_o, n22986_o, n23015_o, 1'b0, n23014_o, n22620_o, n22530_o, n22544_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:36  */
  assign n23018_o = n23017_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:39  */
  assign n23019_o = n23018_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:50  */
  assign n23020_o = n23019_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:62  */
  assign n23022_o = n23020_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:44  */
  assign n23025_o = 1'b1 - n22488_o;
  assign n23027_o = n22618_o[13:0];
  assign n23028_o = n22619_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n23029_o = n22602_o ? n23027_o : n23028_o;
  assign n23030_o = r[34:30];
  assign n23031_o = r[72:36];
  assign n23032_o = r[74];
  assign n23033_o = {n22549_o, n23013_o, n22593_o, n22645_o, n22587_o, n22592_o, n22540_o, n23032_o, n22986_o, n23031_o, 1'b0, n23030_o, 3'b000, n23029_o, n22530_o, n22544_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:75  */
  assign n23034_o = n23033_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:78  */
  assign n23035_o = n23034_o[34:3];
  assign n23039_o = n22618_o[13:0];
  assign n23040_o = n22619_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n23041_o = n22602_o ? n23039_o : n23040_o;
  assign n23042_o = r[34:30];
  assign n23043_o = r[72:36];
  assign n23044_o = r[74];
  assign n23045_o = {n22549_o, n23839_o, n22593_o, n22645_o, n22587_o, n22592_o, n22540_o, n23044_o, 1'b0, n23043_o, 1'b0, n23042_o, 3'b000, n23041_o, n22530_o, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:406:38  */
  assign n23046_o = n23045_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:406:41  */
  assign n23047_o = n23046_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:406:52  */
  assign n23048_o = n23047_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:406:63  */
  assign n23050_o = n23048_o == 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:407:46  */
  assign n23052_o = 1'b1 - n22488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:46  */
  assign n23057_o = 1'b1 - n22488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:406:33  */
  assign n23062_o = n23050_o ? 3'b000 : 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:406:33  */
  assign n23063_o = n23050_o ? n23858_o : n23839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:31  */
  assign n23064_o = n23022_o ? n23062_o : n22544_o;
  assign n23065_o = n22618_o[16:14];
  assign n23066_o = n22619_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n23067_o = n22602_o ? n23065_o : n23066_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:31  */
  assign n23068_o = n23022_o ? 3'b000 : n23067_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:31  */
  assign n23069_o = n23022_o ? 1'b0 : n22986_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:31  */
  assign n23070_o = n23022_o ? n23063_o : n23013_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:31  */
  assign n23073_o = n23022_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:383:7  */
  assign n23075_o = n22821_o == 3'b110;
  assign n23076_o = {n23075_o, n22975_o, n22966_o, n22916_o, n22877_o, n22862_o, n22827_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23076_o)
      7'b1000000: n23077_o = n23064_o;
      7'b0100000: n23077_o = n22971_o;
      7'b0010000: n23077_o = n22956_o;
      7'b0001000: n23077_o = n22903_o;
      7'b0000100: n23077_o = n22871_o;
      7'b0000010: n23077_o = n22858_o;
      7'b0000001: n23077_o = n22825_o;
      default: n23077_o = n22544_o;
    endcase
  assign n23078_o = n22618_o[9:0];
  assign n23079_o = n22619_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n23080_o = n22602_o ? n23078_o : n23079_o;
  assign n23081_o = {n23080_o, n22530_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23076_o)
      7'b1000000: n23082_o = n23081_o;
      7'b0100000: n23082_o = n23081_o;
      7'b0010000: n23082_o = n23081_o;
      7'b0001000: n23082_o = n23081_o;
      7'b0000100: n23082_o = n23081_o;
      7'b0000010: n23082_o = n22836_o;
      7'b0000001: n23082_o = n23081_o;
      default: n23082_o = n23081_o;
    endcase
  assign n23083_o = n22960_o[3:0];
  assign n23084_o = n22618_o[13:10];
  assign n23085_o = n22619_o[13:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n23086_o = n22602_o ? n23084_o : n23085_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23076_o)
      7'b1000000: n23087_o = n23086_o;
      7'b0100000: n23087_o = n23086_o;
      7'b0010000: n23087_o = n23083_o;
      7'b0001000: n23087_o = n23086_o;
      7'b0000100: n23087_o = n23086_o;
      7'b0000010: n23087_o = n22847_o;
      7'b0000001: n23087_o = n23086_o;
      default: n23087_o = n23086_o;
    endcase
  assign n23088_o = n22850_o[2:0];
  assign n23089_o = n22960_o[6:4];
  assign n23090_o = n22618_o[16:14];
  assign n23091_o = n22619_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n23092_o = n22602_o ? n23090_o : n23091_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23076_o)
      7'b1000000: n23093_o = n23068_o;
      7'b0100000: n23093_o = n23092_o;
      7'b0010000: n23093_o = n23089_o;
      7'b0001000: n23093_o = n23092_o;
      7'b0000100: n23093_o = n23092_o;
      7'b0000010: n23093_o = n23088_o;
      7'b0000001: n23093_o = n23092_o;
      default: n23093_o = n23092_o;
    endcase
  assign n23094_o = n22850_o[5:3];
  assign n23095_o = r[32:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23076_o)
      7'b1000000: n23096_o = n23095_o;
      7'b0100000: n23096_o = n23095_o;
      7'b0010000: n23096_o = n23095_o;
      7'b0001000: n23096_o = n22910_o;
      7'b0000100: n23096_o = n23095_o;
      7'b0000010: n23096_o = n23094_o;
      7'b0000001: n23096_o = n23095_o;
      default: n23096_o = n23095_o;
    endcase
  assign n23097_o = n22850_o[6];
  assign n23098_o = r[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23076_o)
      7'b1000000: n23099_o = n23098_o;
      7'b0100000: n23099_o = n23098_o;
      7'b0010000: n23099_o = n23098_o;
      7'b0001000: n23099_o = n23098_o;
      7'b0000100: n23099_o = n23098_o;
      7'b0000010: n23099_o = n23097_o;
      7'b0000001: n23099_o = n23098_o;
      default: n23099_o = n23098_o;
    endcase
  assign n23100_o = r[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23076_o)
      7'b1000000: n23101_o = n23100_o;
      7'b0100000: n23101_o = n23100_o;
      7'b0010000: n23101_o = n23100_o;
      7'b0001000: n23101_o = n22905_o;
      7'b0000100: n23101_o = n22873_o;
      7'b0000010: n23101_o = n22859_o;
      7'b0000001: n23101_o = n23100_o;
      default: n23101_o = n23100_o;
    endcase
  assign n23102_o = r[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23076_o)
      7'b1000000: n23103_o = 1'b0;
      7'b0100000: n23103_o = n23102_o;
      7'b0010000: n23103_o = n22962_o;
      7'b0001000: n23103_o = n23102_o;
      7'b0000100: n23103_o = n23102_o;
      7'b0000010: n23103_o = n23102_o;
      7'b0000001: n23103_o = n23102_o;
      default: n23103_o = n23102_o;
    endcase
  assign n23104_o = n22964_o[4:0];
  assign n23105_o = r[72:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23076_o)
      7'b1000000: n23106_o = n23105_o;
      7'b0100000: n23106_o = n23105_o;
      7'b0010000: n23106_o = n23104_o;
      7'b0001000: n23106_o = n23105_o;
      7'b0000100: n23106_o = n23105_o;
      7'b0000010: n23106_o = n23105_o;
      7'b0000001: n23106_o = n23105_o;
      default: n23106_o = n23105_o;
    endcase
  assign n23107_o = n22964_o[5];
  assign n23108_o = r[73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23076_o)
      7'b1000000: n23109_o = n23069_o;
      7'b0100000: n23109_o = n22973_o;
      7'b0010000: n23109_o = n23107_o;
      7'b0001000: n23109_o = n23108_o;
      7'b0000100: n23109_o = n23108_o;
      7'b0000010: n23109_o = n23108_o;
      7'b0000001: n23109_o = n23108_o;
      default: n23109_o = n23108_o;
    endcase
  assign n23110_o = r[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23076_o)
      7'b1000000: n23111_o = n23110_o;
      7'b0100000: n23111_o = n23110_o;
      7'b0010000: n23111_o = n23110_o;
      7'b0001000: n23111_o = n22907_o;
      7'b0000100: n23111_o = n22875_o;
      7'b0000010: n23111_o = n22860_o;
      7'b0000001: n23111_o = n23110_o;
      default: n23111_o = n23110_o;
    endcase
  assign n23112_o = {n22691_o, n22716_o, n22685_o, n22711_o, n22679_o, n22787_o, n22762_o, n22792_o, n22756_o, n22782_o, n22750_o, n22772_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23076_o)
      7'b1000000: n23113_o = n23070_o;
      7'b0100000: n23113_o = n23112_o;
      7'b0010000: n23113_o = n23112_o;
      7'b0001000: n23113_o = n23112_o;
      7'b0000100: n23113_o = n23112_o;
      7'b0000010: n23113_o = n23112_o;
      7'b0000001: n23113_o = n23112_o;
      default: n23113_o = n23112_o;
    endcase
  assign n23125_o = r[67:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23076_o)
      7'b1000000: n23128_o = n23073_o;
      7'b0100000: n23128_o = 1'b0;
      7'b0010000: n23128_o = 1'b0;
      7'b0001000: n23128_o = 1'b0;
      7'b0000100: n23128_o = 1'b0;
      7'b0000010: n23128_o = 1'b0;
      7'b0000001: n23128_o = 1'b0;
      default: n23128_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:419:62  */
  assign n23130_o = n22442_o[1];
  assign n23132_o = {n22549_o, n23113_o, n22593_o, n22645_o, n22587_o, n22592_o, n22540_o, n23111_o, n23109_o, n23106_o, n23125_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:12  */
  assign n23133_o = n23132_o[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:15  */
  assign n23134_o = n23133_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:422:61  */
  assign n23136_o = r[693:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:22  */
  assign n23142_o = n23136_o[579:290];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:26  */
  assign n23143_o = n23142_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:39  */
  assign n23144_o = n23136_o[579:290];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:43  */
  assign n23145_o = n23144_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:54  */
  assign n23146_o = n23145_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:62  */
  assign n23147_o = n23146_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:33  */
  assign n23148_o = n23143_o & n23147_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:22  */
  assign n23151_o = n23136_o[289:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:26  */
  assign n23152_o = n23151_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:39  */
  assign n23153_o = n23136_o[289:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:43  */
  assign n23154_o = n23153_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:54  */
  assign n23155_o = n23154_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:62  */
  assign n23156_o = n23155_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:33  */
  assign n23157_o = n23152_o & n23156_o;
  assign n23158_o = {n23157_o, n23148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:422:72  */
  assign n23160_o = n23158_o != 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:423:92  */
  assign n23163_o = r[693:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:22  */
  assign n23169_o = n23163_o[579:290];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:26  */
  assign n23170_o = n23169_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:39  */
  assign n23171_o = n23163_o[579:290];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:43  */
  assign n23172_o = n23171_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:54  */
  assign n23173_o = n23172_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:62  */
  assign n23174_o = n23173_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:33  */
  assign n23175_o = n23170_o & n23174_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:22  */
  assign n23178_o = n23163_o[289:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:26  */
  assign n23179_o = n23178_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:39  */
  assign n23180_o = n23163_o[289:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:43  */
  assign n23181_o = n23180_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:54  */
  assign n23182_o = n23181_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:62  */
  assign n23183_o = n23182_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:33  */
  assign n23184_o = n23179_o & n23183_o;
  assign n23185_o = {n23184_o, n23175_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:13  */
  assign n23193_o = n23185_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:7  */
  assign n23200_o = n23193_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:7  */
  assign n23204_o = n23193_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:13  */
  assign n23206_o = n23185_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:7  */
  assign n23208_o = n23217_o ? 1'b0 : n23200_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:7  */
  assign n23214_o = n23206_o & n23204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:7  */
  assign n23217_o = n23204_o & n23214_o;
  assign n23219_o = r[111:106];
  assign n23220_o = r[113];
  assign n23221_o = {n22549_o, n23113_o, n23220_o, n23208_o, n23219_o, n22645_o, n22587_o, n22592_o, n22540_o, n23111_o, n23109_o, n23106_o, n23125_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:99  */
  assign n23222_o = n23221_o[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:102  */
  assign n23223_o = n23222_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:77  */
  assign n23226_o = 1'b1 - n23223_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:118  */
  assign n23229_o = n23861_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:426:50  */
  assign n23230_o = n22442_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:426:33  */
  assign n23235_o = n23230_o ? 3'b001 : 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:426:33  */
  assign n23236_o = n23230_o ? 1'b0 : 1'b1;
  assign n23237_o = {n23208_o, n23236_o, n23229_o, n23235_o};
  assign n23238_o = r[112:106];
  assign n23239_o = {n23238_o, n22645_o, n22587_o, n22592_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:422:31  */
  assign n23240_o = n23160_o ? n23237_o : n23239_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:422:7  */
  assign n23242_o = n23134_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:435:48  */
  assign n23243_o = n22442_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:435:54  */
  assign n23244_o = ~n23243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:435:31  */
  assign n23247_o = n23244_o ? 3'b010 : n22592_o;
  assign n23248_o = r[111];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:435:31  */
  assign n23249_o = n23244_o ? 1'b1 : n23248_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:435:7  */
  assign n23251_o = n23134_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:48  */
  assign n23252_o = n22442_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:66  */
  assign n23253_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:69  */
  assign n23254_o = n23253_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:80  */
  assign n23255_o = n23254_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:107  */
  assign n23256_o = n22442_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:89  */
  assign n23257_o = n23255_o & n23256_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:60  */
  assign n23258_o = n23252_o | n23257_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:31  */
  assign n23261_o = n23258_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:48  */
  assign n23262_o = n22442_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:447:84  */
  assign n23263_o = n22442_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:47  */
  assign n23265_o = 1'b1 - n23130_o;
  assign n23267_o = r[110:106];
  assign n23268_o = r[113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:46  */
  assign n23269_o = {n22549_o, n23113_o, n23268_o, n23263_o, n23261_o, n23267_o, n22645_o, n22587_o, n22592_o, n22540_o, n23111_o, n23109_o, n23106_o, n23125_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:64  */
  assign n23271_o = n23864_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:75  */
  assign n23272_o = n23271_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:83  */
  assign n23273_o = n23272_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:86  */
  assign n23274_o = ~n23273_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:33  */
  assign n23276_o = n23274_o ? 3'b110 : n22592_o;
  assign n23277_o = r[110:106];
  assign n23278_o = r[113];
  assign n23279_o = {n22549_o, n23113_o, n23278_o, n23263_o, n23261_o, n23277_o, n22645_o, n22587_o, n23276_o, n22540_o, n23111_o, n23109_o, n23106_o, n23125_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:38  */
  assign n23280_o = n23279_o[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:41  */
  assign n23281_o = n23280_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:59  */
  assign n23282_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:62  */
  assign n23283_o = n23282_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:54  */
  assign n23284_o = n23281_o != n23283_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:46  */
  assign n23286_o = 1'b1 - n22490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:74  */
  assign n23288_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:77  */
  assign n23289_o = n23288_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:455:83  */
  assign n23292_o = 1'b1 - n23130_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:455:100  */
  assign n23295_o = n23877_o[287:256];
  assign n23296_o = r[110:106];
  assign n23297_o = {n23296_o, n22645_o, n22587_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:33  */
  assign n23298_o = n23284_o ? n23295_o : n23297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23299_o = n23391_o ? n23874_o : n23113_o;
  assign n23300_o = r[110:106];
  assign n23301_o = r[113:112];
  assign n23302_o = {n22549_o, n23113_o, n23301_o, n23261_o, n23300_o, n22645_o, n22587_o, n22592_o, n22540_o, n23111_o, n23109_o, n23106_o, n23125_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:38  */
  assign n23303_o = n23302_o[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:41  */
  assign n23304_o = n23303_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:52  */
  assign n23305_o = n23304_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:64  */
  assign n23307_o = n23305_o == 4'b0000;
  assign n23312_o = r[109:106];
  assign n23313_o = r[112];
  assign n23314_o = {n22549_o, n23113_o, 1'b1, n23313_o, 1'b0, 1'b1, n23312_o, n22645_o, n22587_o, 3'b100, n22540_o, n23111_o, n23109_o, n23106_o, n23125_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:60  */
  assign n23315_o = n23314_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:63  */
  assign n23316_o = n23315_o[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:55  */
  assign n23317_o = mem_wait_i | n23316_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:83  */
  assign n23318_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:86  */
  assign n23319_o = n23318_o[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:78  */
  assign n23320_o = n23317_o | n23319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:35  */
  assign n23324_o = n23320_o ? 3'b011 : 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:35  */
  assign n23325_o = n23320_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:35  */
  assign n23326_o = n23320_o ? 1'b0 : 1'b1;
  assign n23329_o = n22641_o[9:0];
  assign n23330_o = n22642_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23331_o = n22625_o ? n23329_o : n23330_o;
  assign n23332_o = n22644_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23333_o = n22621_o ? n23331_o : n23332_o;
  assign n23334_o = r[109:106];
  assign n23335_o = r[112];
  assign n23336_o = {n22549_o, n23113_o, n23326_o, n23335_o, 1'b0, n23325_o, n23334_o, 3'b000, 4'b1000, n23333_o, n22587_o, n23324_o, n22540_o, n23111_o, n23109_o, n23106_o, n23125_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:472:40  */
  assign n23337_o = n23336_o[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:472:43  */
  assign n23338_o = n23337_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:472:54  */
  assign n23339_o = n23338_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:472:65  */
  assign n23341_o = $unsigned(n23339_o) < $unsigned(10'b0000001000);
  assign n23342_o = n22641_o[9:0];
  assign n23343_o = n22642_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23344_o = n22625_o ? n23342_o : n23343_o;
  assign n23345_o = n22644_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23346_o = n22621_o ? n23344_o : n23345_o;
  assign n23347_o = r[109:106];
  assign n23348_o = r[112];
  assign n23349_o = {n22549_o, n23113_o, n23326_o, n23348_o, 1'b0, n23325_o, n23347_o, 3'b000, 4'b1000, n23346_o, n22587_o, n23324_o, n22540_o, n23111_o, n23109_o, n23106_o, n23125_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:473:98  */
  assign n23350_o = n23349_o[92:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:472:35  */
  assign n23351_o = n23341_o ? n23350_o : 4'b1000;
  assign n23352_o = {3'b000, n23351_o};
  assign n23353_o = {1'b0, n23325_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:33  */
  assign n23354_o = n23307_o ? n23324_o : n22592_o;
  assign n23355_o = n22641_o[16:10];
  assign n23356_o = n22642_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23357_o = n22625_o ? n23355_o : n23356_o;
  assign n23358_o = n22644_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23359_o = n22621_o ? n23357_o : n23358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:33  */
  assign n23360_o = n23307_o ? n23352_o : n23359_o;
  assign n23361_o = r[110];
  assign n23362_o = {n23261_o, n23361_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:33  */
  assign n23363_o = n23307_o ? n23353_o : n23362_o;
  assign n23364_o = r[113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:33  */
  assign n23365_o = n23307_o ? n23326_o : n23364_o;
  assign n23366_o = {n23298_o, n23276_o};
  assign n23367_o = n23366_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23368_o = n23262_o ? n23367_o : n23354_o;
  assign n23369_o = n23366_o[22:3];
  assign n23370_o = n22641_o[9:0];
  assign n23371_o = n22642_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23372_o = n22625_o ? n23370_o : n23371_o;
  assign n23373_o = n22644_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23374_o = n22621_o ? n23372_o : n23373_o;
  assign n23375_o = {n23374_o, n22587_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23376_o = n23262_o ? n23369_o : n23375_o;
  assign n23377_o = n23366_o[29:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23378_o = n23262_o ? n23377_o : n23360_o;
  assign n23379_o = n23366_o[33:30];
  assign n23380_o = r[109:106];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23381_o = n23262_o ? n23379_o : n23380_o;
  assign n23382_o = n23363_o[0];
  assign n23383_o = n23366_o[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23384_o = n23262_o ? n23383_o : n23382_o;
  assign n23385_o = n23363_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23386_o = n23262_o ? n23261_o : n23385_o;
  assign n23387_o = r[112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23388_o = n23262_o ? n23263_o : n23387_o;
  assign n23389_o = r[113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23390_o = n23262_o ? n23389_o : n23365_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23391_o = n23262_o & n23284_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:7  */
  assign n23393_o = n23134_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:45  */
  assign n23394_o = ~mem_wait_i;
  assign n23395_o = {n22549_o, n23113_o, n22593_o, n22645_o, n22587_o, n22592_o, n22540_o, n23111_o, n23109_o, n23106_o, n23125_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:57  */
  assign n23396_o = n23395_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:60  */
  assign n23397_o = n23396_o[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:69  */
  assign n23398_o = ~n23397_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:51  */
  assign n23399_o = n23394_o & n23398_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:81  */
  assign n23400_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:84  */
  assign n23401_o = n23400_o[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:93  */
  assign n23402_o = ~n23401_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:75  */
  assign n23403_o = n23399_o & n23402_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:31  */
  assign n23407_o = n23403_o ? 3'b100 : n22592_o;
  assign n23408_o = r[110];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:31  */
  assign n23409_o = n23403_o ? 1'b1 : n23408_o;
  assign n23410_o = r[113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:31  */
  assign n23411_o = n23403_o ? 1'b1 : n23410_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:7  */
  assign n23413_o = n23134_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:484:45  */
  assign n23414_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:485:42  */
  assign n23416_o = 1'b1 - n22490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:485:54  */
  assign n23419_o = n23880_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:485:65  */
  assign n23420_o = ~n23419_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:486:74  */
  assign n23421_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:486:77  */
  assign n23422_o = n23421_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:486:88  */
  assign n23423_o = n23422_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:486:96  */
  assign n23424_o = n23423_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:486:101  */
  assign n23426_o = n23424_o + 3'b001;
  assign n23427_o = r[108:106];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:485:33  */
  assign n23428_o = n23420_o ? n23426_o : n23427_o;
  assign n23429_o = r[113:109];
  assign n23430_o = {n22549_o, n23113_o, n23429_o, n23428_o, n22645_o, n22587_o, n22592_o, n22540_o, n23111_o, n23109_o, n23106_o, n23125_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:489:38  */
  assign n23431_o = n23430_o[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:489:41  */
  assign n23432_o = n23431_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:489:52  */
  assign n23433_o = n23432_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:489:64  */
  assign n23435_o = n23433_o == 4'b0000;
  assign n23442_o = n22641_o[9:0];
  assign n23443_o = n22642_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23444_o = n22625_o ? n23442_o : n23443_o;
  assign n23445_o = n22644_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23446_o = n22621_o ? n23444_o : n23445_o;
  assign n23447_o = r[109];
  assign n23448_o = r[112];
  assign n23449_o = {n22549_o, n23113_o, 1'b0, n23448_o, 1'b1, 1'b0, n23447_o, n23428_o, 3'b000, 4'b1000, n23446_o, n22587_o, 3'b010, n22540_o, n23111_o, n23109_o, n23106_o, n23125_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:497:40  */
  assign n23450_o = n23449_o[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:497:43  */
  assign n23451_o = n23450_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:497:54  */
  assign n23452_o = n23451_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:497:65  */
  assign n23454_o = $unsigned(n23452_o) < $unsigned(10'b0000001000);
  assign n23455_o = n22641_o[9:0];
  assign n23456_o = n22642_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23457_o = n22625_o ? n23455_o : n23456_o;
  assign n23458_o = n22644_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23459_o = n22621_o ? n23457_o : n23458_o;
  assign n23460_o = r[109];
  assign n23461_o = r[112];
  assign n23462_o = {n22549_o, n23113_o, 1'b0, n23461_o, 1'b1, 1'b0, n23460_o, n23428_o, 3'b000, 4'b1000, n23459_o, n22587_o, 3'b010, n22540_o, n23111_o, n23109_o, n23106_o, n23125_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:498:98  */
  assign n23463_o = n23462_o[82:79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:497:35  */
  assign n23464_o = n23454_o ? n23463_o : 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:501:52  */
  assign n23465_o = n22442_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:501:35  */
  assign n23468_o = n23465_o ? 3'b001 : 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:501:35  */
  assign n23469_o = n23465_o ? 1'b0 : 1'b1;
  assign n23470_o = n22641_o[9:0];
  assign n23471_o = n22642_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23472_o = n22625_o ? n23470_o : n23471_o;
  assign n23473_o = n22644_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23474_o = n22621_o ? n23472_o : n23473_o;
  assign n23475_o = r[109];
  assign n23476_o = r[112];
  assign n23477_o = {n22549_o, n23113_o, 1'b0, n23476_o, n23469_o, 1'b0, n23475_o, n23428_o, 3'b000, n23464_o, n23474_o, n22587_o, n23468_o, n22540_o, n23111_o, n23109_o, n23106_o, n23125_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:40  */
  assign n23478_o = n23477_o[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:43  */
  assign n23479_o = n23478_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:54  */
  assign n23480_o = n23479_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:65  */
  assign n23482_o = n23480_o == 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:510:48  */
  assign n23486_o = 1'b1 - n22490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:511:48  */
  assign n23491_o = 1'b1 - n22490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:35  */
  assign n23495_o = n23482_o ? 3'b000 : n23468_o;
  assign n23496_o = r[109];
  assign n23497_o = {1'b0, n23496_o, n23428_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:35  */
  assign n23498_o = n23482_o ? 5'b00000 : n23497_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:35  */
  assign n23499_o = n23482_o ? n23899_o : n23113_o;
  assign n23500_o = {n23469_o, n23498_o, 3'b000, n23464_o};
  assign n23501_o = {n23499_o, 1'b0};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:484:31  */
  assign n23502_o = n23514_o ? n23495_o : n22592_o;
  assign n23503_o = n22641_o[16:10];
  assign n23504_o = n22642_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23505_o = n22625_o ? n23503_o : n23504_o;
  assign n23506_o = n22644_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23507_o = n22621_o ? n23505_o : n23506_o;
  assign n23508_o = r[111:109];
  assign n23509_o = {n23508_o, n23428_o, n23507_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:489:33  */
  assign n23510_o = n23435_o ? n23500_o : n23509_o;
  assign n23511_o = r[113];
  assign n23512_o = {n23113_o, n23511_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:489:33  */
  assign n23513_o = n23435_o ? n23501_o : n23512_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:484:31  */
  assign n23514_o = n23414_o & n23435_o;
  assign n23515_o = n22641_o[16:10];
  assign n23516_o = n22642_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23517_o = n22625_o ? n23515_o : n23516_o;
  assign n23518_o = n22644_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23519_o = n22621_o ? n23517_o : n23518_o;
  assign n23520_o = r[111:106];
  assign n23521_o = {n23520_o, n23519_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:484:31  */
  assign n23522_o = n23414_o ? n23510_o : n23521_o;
  assign n23523_o = r[113];
  assign n23524_o = {n23113_o, n23523_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:484:31  */
  assign n23525_o = n23414_o ? n23513_o : n23524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:484:7  */
  assign n23527_o = n23134_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:519:42  */
  assign n23530_o = 1'b1 - n22490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:42  */
  assign n23535_o = 1'b1 - n22490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:516:7  */
  assign n23540_o = n23134_o == 3'b110;
  assign n23541_o = {n23540_o, n23527_o, n23413_o, n23393_o, n23251_o, n23242_o};
  assign n23542_o = n23240_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n23541_o)
      6'b100000: n23543_o = n22592_o;
      6'b010000: n23543_o = n23502_o;
      6'b001000: n23543_o = n23407_o;
      6'b000100: n23543_o = n23368_o;
      6'b000010: n23543_o = n23247_o;
      6'b000001: n23543_o = n23542_o;
      default: n23543_o = n22592_o;
    endcase
  assign n23544_o = n23240_o[22:3];
  assign n23545_o = n22641_o[9:0];
  assign n23546_o = n22642_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23547_o = n22625_o ? n23545_o : n23546_o;
  assign n23548_o = n22644_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23549_o = n22621_o ? n23547_o : n23548_o;
  assign n23550_o = {n23549_o, n22587_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n23541_o)
      6'b100000: n23551_o = n23550_o;
      6'b010000: n23551_o = n23550_o;
      6'b001000: n23551_o = n23550_o;
      6'b000100: n23551_o = n23376_o;
      6'b000010: n23551_o = n23550_o;
      6'b000001: n23551_o = n23544_o;
      default: n23551_o = n23550_o;
    endcase
  assign n23552_o = n23240_o[29:23];
  assign n23553_o = n23522_o[6:0];
  assign n23554_o = n22641_o[16:10];
  assign n23555_o = n22642_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23556_o = n22625_o ? n23554_o : n23555_o;
  assign n23557_o = n22644_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23558_o = n22621_o ? n23556_o : n23557_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n23541_o)
      6'b100000: n23559_o = n23558_o;
      6'b010000: n23559_o = n23553_o;
      6'b001000: n23559_o = n23558_o;
      6'b000100: n23559_o = n23378_o;
      6'b000010: n23559_o = n23558_o;
      6'b000001: n23559_o = n23552_o;
      default: n23559_o = n23558_o;
    endcase
  assign n23560_o = n23240_o[33:30];
  assign n23561_o = n23522_o[10:7];
  assign n23562_o = r[109:106];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n23541_o)
      6'b100000: n23563_o = n23562_o;
      6'b010000: n23563_o = n23561_o;
      6'b001000: n23563_o = n23562_o;
      6'b000100: n23563_o = n23381_o;
      6'b000010: n23563_o = n23562_o;
      6'b000001: n23563_o = n23560_o;
      default: n23563_o = n23562_o;
    endcase
  assign n23564_o = n23240_o[34];
  assign n23565_o = n23522_o[11];
  assign n23566_o = r[110];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n23541_o)
      6'b100000: n23567_o = n23566_o;
      6'b010000: n23567_o = n23565_o;
      6'b001000: n23567_o = n23409_o;
      6'b000100: n23567_o = n23384_o;
      6'b000010: n23567_o = n23566_o;
      6'b000001: n23567_o = n23564_o;
      default: n23567_o = n23566_o;
    endcase
  assign n23568_o = n23240_o[35];
  assign n23569_o = n23522_o[12];
  assign n23570_o = r[111];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n23541_o)
      6'b100000: n23571_o = 1'b0;
      6'b010000: n23571_o = n23569_o;
      6'b001000: n23571_o = n23570_o;
      6'b000100: n23571_o = n23386_o;
      6'b000010: n23571_o = n23249_o;
      6'b000001: n23571_o = n23568_o;
      default: n23571_o = n23570_o;
    endcase
  assign n23572_o = n23240_o[36];
  assign n23573_o = r[112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n23541_o)
      6'b100000: n23574_o = n23573_o;
      6'b010000: n23574_o = n23573_o;
      6'b001000: n23574_o = n23573_o;
      6'b000100: n23574_o = n23388_o;
      6'b000010: n23574_o = n23573_o;
      6'b000001: n23574_o = n23572_o;
      default: n23574_o = n23573_o;
    endcase
  assign n23575_o = n23525_o[0];
  assign n23576_o = r[113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n23541_o)
      6'b100000: n23577_o = n23576_o;
      6'b010000: n23577_o = n23575_o;
      6'b001000: n23577_o = n23411_o;
      6'b000100: n23577_o = n23390_o;
      6'b000010: n23577_o = n23576_o;
      6'b000001: n23577_o = n23576_o;
      default: n23577_o = n23576_o;
    endcase
  assign n23578_o = n23525_o[580:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n23541_o)
      6'b100000: n23579_o = n23918_o;
      6'b010000: n23579_o = n23578_o;
      6'b001000: n23579_o = n23113_o;
      6'b000100: n23579_o = n23299_o;
      6'b000010: n23579_o = n23113_o;
      6'b000001: n23579_o = n23113_o;
      default: n23579_o = n23113_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:42  */
  assign n23590_o = 1'b1 - n22490_o;
  assign n23592_o = {n22549_o, n23579_o, n23577_o, n23574_o, n23571_o, n23567_o, n23563_o, n23559_o, n23551_o, n23543_o, n22540_o, n23111_o, n23109_o, n23106_o, n23125_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:79  */
  assign n23593_o = n23592_o[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:82  */
  assign n23594_o = n23593_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:93  */
  assign n23595_o = n23594_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:66  */
  assign n23598_o = 3'b111 - n23595_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n23601_o = {n22549_o, n23579_o, n23577_o, n23574_o, n23571_o, n23567_o, n23563_o, n23559_o, n23551_o, n23543_o, n22540_o, n23111_o, n23109_o, n23106_o, n23125_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:42  */
  assign n23604_o = 1'b1 - n22488_o;
  assign n23606_o = {n23945_o, n23579_o, n23577_o, n23574_o, n23571_o, n23567_o, n23563_o, n23559_o, n23551_o, n23543_o, n22540_o, n23111_o, n23109_o, n23106_o, n23125_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:79  */
  assign n23607_o = n23606_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:82  */
  assign n23608_o = n23607_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:93  */
  assign n23609_o = n23608_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:66  */
  assign n23612_o = 3'b111 - n23609_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n23615_o = {n23945_o, n23579_o, n23577_o, n23574_o, n23571_o, n23567_o, n23563_o, n23559_o, n23551_o, n23543_o, n22540_o, n23111_o, n23109_o, n23106_o, n23125_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  assign n23617_o = {n23945_o, n23579_o, n23577_o, n23574_o, n23571_o, n23567_o, n23563_o, n23559_o, n23551_o, n23543_o, n22540_o, n23111_o, n23109_o, n23106_o, n23972_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:534:10  */
  assign n23618_o = n23617_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:534:13  */
  assign n23619_o = n23618_o[73:35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:534:24  */
  assign n23620_o = n23619_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:535:71  */
  assign n23622_o = 1'b1 - n22488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:535:83  */
  assign n23625_o = n23975_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:535:49  */
  assign n23626_o = {16'b0, n23625_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:534:5  */
  assign n23627_o = n23620_o ? n23626_o : n23972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:541:10  */
  assign n23628_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:541:13  */
  assign n23629_o = n23628_o[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:542:20  */
  assign n23630_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:542:23  */
  assign n23631_o = n23630_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:542:34  */
  assign n23632_o = n23631_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:544:20  */
  assign n23633_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:544:23  */
  assign n23634_o = n23633_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:544:34  */
  assign n23635_o = n23634_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:541:5  */
  assign n23636_o = n23629_o ? n23632_o : n23635_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:551:30  */
  assign n23637_o = r[693:404];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:551:34  */
  assign n23638_o = n23637_o[289];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:551:30  */
  assign n23639_o = r[403:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:551:34  */
  assign n23640_o = n23639_o[289];
  assign n23641_o = {n23638_o, n23640_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:565:25  */
  assign n23642_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:565:28  */
  assign n23643_o = n23642_o[73:35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:566:25  */
  assign n23644_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:566:28  */
  assign n23645_o = n23644_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:568:56  */
  assign n23646_o = n23636_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:568:77  */
  assign n23647_o = n23636_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:568:96  */
  assign n23648_o = n23636_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:568:109  */
  assign n23649_o = r[725:694];
  assign n23650_o = {n23649_o, n23648_o, n23647_o, n23646_o};
  assign n23651_o = {n23945_o, n23579_o, n23577_o, n23574_o, n23571_o, n23567_o, n23563_o, n23559_o, n23551_o, n23543_o, n22540_o, n23111_o, n23109_o, n23106_o, n23627_o, n23103_o, n23101_o, n23099_o, n23096_o, n23093_o, n23087_o, n23082_o, n23077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:578:18  */
  assign n23656_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:582:9  */
  assign n23659_o = init_i ? 726'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:580:5  */
  assign n23665_o = en_i ? n23659_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:580:5  */
  always @(posedge clk_i or posedge n23656_o)
    if (n23656_o)
      n23666_q <= 726'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n23666_q <= n23665_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:43  */
  assign n23667_o = {n22500_o, n22507_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23668_o = n23667_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23669_o = ~n23668_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23670_o = n23667_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23671_o = ~n23670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23672_o = n23669_o & n23671_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23673_o = n23669_o & n23670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23674_o = n23668_o & n23671_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23675_o = n23668_o & n23670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23676_o = n23667_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23677_o = ~n23676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23678_o = n23672_o & n23677_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23679_o = n23672_o & n23676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23680_o = n23673_o & n23677_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23681_o = n23673_o & n23676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23682_o = n23674_o & n23677_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23683_o = n23674_o & n23676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23684_o = n23675_o & n23677_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23685_o = n23675_o & n23676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23686_o = n23667_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23687_o = ~n23686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23688_o = n23678_o & n23687_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23689_o = n23678_o & n23686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23690_o = n23679_o & n23687_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23691_o = n23679_o & n23686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23692_o = n23680_o & n23687_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23693_o = n23680_o & n23686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23694_o = n23681_o & n23687_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23695_o = n23681_o & n23686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23696_o = n23682_o & n23687_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23697_o = n23682_o & n23686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23698_o = n23683_o & n23687_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23699_o = n23683_o & n23686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23700_o = n23684_o & n23687_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23701_o = n23684_o & n23686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23702_o = n23685_o & n23687_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23703_o = n23685_o & n23686_o;
  assign n23704_o = n22511_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23705_o = n23688_o ? n22510_o : n23704_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:190:14  */
  assign n23706_o = n22511_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23707_o = n23689_o ? n22510_o : n23706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:189:12  */
  assign n23708_o = n22511_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23709_o = n23690_o ? n22510_o : n23708_o;
  assign n23710_o = n22511_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23711_o = n23691_o ? n22510_o : n23710_o;
  assign n23712_o = n22511_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23713_o = n23692_o ? n22510_o : n23712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:165:14  */
  assign n23714_o = n22511_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23715_o = n23693_o ? n22510_o : n23714_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:164:12  */
  assign n23716_o = n22511_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23717_o = n23694_o ? n22510_o : n23716_o;
  assign n23718_o = n22511_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23719_o = n23695_o ? n22510_o : n23718_o;
  assign n23720_o = n22511_o[289:256];
  assign n23721_o = n22511_o[321:290];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23722_o = n23696_o ? n22510_o : n23721_o;
  assign n23723_o = n22511_o[353:322];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23724_o = n23697_o ? n22510_o : n23723_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:164:12  */
  assign n23725_o = n22511_o[385:354];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23726_o = n23698_o ? n22510_o : n23725_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:164:12  */
  assign n23727_o = n22511_o[417:386];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23728_o = n23699_o ? n22510_o : n23727_o;
  assign n23729_o = n22511_o[449:418];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23730_o = n23700_o ? n22510_o : n23729_o;
  assign n23731_o = n22511_o[481:450];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23732_o = n23701_o ? n22510_o : n23731_o;
  assign n23733_o = n22511_o[513:482];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23734_o = n23702_o ? n22510_o : n23733_o;
  assign n23735_o = n22511_o[545:514];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23736_o = n23703_o ? n22510_o : n23735_o;
  assign n23737_o = n22511_o[579:546];
  assign n23738_o = {n23737_o, n23736_o, n23734_o, n23732_o, n23730_o, n23728_o, n23726_o, n23724_o, n23722_o, n23720_o, n23719_o, n23717_o, n23715_o, n23713_o, n23711_o, n23709_o, n23707_o, n23705_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:41  */
  assign n23739_o = {n22558_o, n22565_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23740_o = n23739_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23741_o = ~n23740_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23742_o = n23739_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23743_o = ~n23742_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23744_o = n23741_o & n23743_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23745_o = n23741_o & n23742_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23746_o = n23740_o & n23743_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23747_o = n23740_o & n23742_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23748_o = n23739_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23749_o = ~n23748_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23750_o = n23744_o & n23749_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23751_o = n23744_o & n23748_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23752_o = n23745_o & n23749_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23753_o = n23745_o & n23748_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23754_o = n23746_o & n23749_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23755_o = n23746_o & n23748_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23756_o = n23747_o & n23749_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23757_o = n23747_o & n23748_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23758_o = n23739_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23759_o = ~n23758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23760_o = n23750_o & n23759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23761_o = n23750_o & n23758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23762_o = n23751_o & n23759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23763_o = n23751_o & n23758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23764_o = n23752_o & n23759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23765_o = n23752_o & n23758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23766_o = n23753_o & n23759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23767_o = n23753_o & n23758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23768_o = n23754_o & n23759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23769_o = n23754_o & n23758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23770_o = n23755_o & n23759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23771_o = n23755_o & n23758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23772_o = n23756_o & n23759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23773_o = n23756_o & n23758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23774_o = n23757_o & n23759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23775_o = n23757_o & n23758_o;
  assign n23776_o = n22534_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23777_o = n23760_o ? n22568_o : n23776_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n23778_o = n22534_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23779_o = n23761_o ? n22568_o : n23778_o;
  assign n23780_o = n22534_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23781_o = n23762_o ? n22568_o : n23780_o;
  assign n23782_o = n22534_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23783_o = n23763_o ? n22568_o : n23782_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:42  */
  assign n23784_o = n22534_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23785_o = n23764_o ? n22568_o : n23784_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:277:20  */
  assign n23786_o = n22534_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23787_o = n23765_o ? n22568_o : n23786_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23788_o = n22534_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23789_o = n23766_o ? n22568_o : n23788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23790_o = n22534_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23791_o = n23767_o ? n22568_o : n23790_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:44  */
  assign n23792_o = n22534_o[289:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:245:23  */
  assign n23793_o = n22534_o[321:290];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23794_o = n23768_o ? n22568_o : n23793_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n23795_o = n22534_o[353:322];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23796_o = n23769_o ? n22568_o : n23795_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23797_o = n22534_o[385:354];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23798_o = n23770_o ? n22568_o : n23797_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n23799_o = n22534_o[417:386];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23800_o = n23771_o ? n22568_o : n23799_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23801_o = n22534_o[449:418];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23802_o = n23772_o ? n22568_o : n23801_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23803_o = n22534_o[481:450];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23804_o = n23773_o ? n22568_o : n23803_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:176:12  */
  assign n23805_o = n22534_o[513:482];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23806_o = n23774_o ? n22568_o : n23805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:229:3  */
  assign n23807_o = n22534_o[545:514];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23808_o = n23775_o ? n22568_o : n23807_o;
  assign n23809_o = n22534_o[579:546];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:236:14  */
  assign n23810_o = {n23809_o, n23808_o, n23806_o, n23804_o, n23802_o, n23800_o, n23798_o, n23796_o, n23794_o, n23792_o, n23791_o, n23789_o, n23787_o, n23785_o, n23783_o, n23781_o, n23779_o, n23777_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:42  */
  assign n23811_o = n22831_o[403:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:18  */
  assign n23812_o = n22831_o[693:404];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:77  */
  assign n23813_o = n22829_o ? n23812_o : n23811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:78  */
  assign n23814_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:77  */
  assign n23815_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:41  */
  assign n23816_o = n22880_o ? n23815_o : n23814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:42  */
  assign n23817_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:41  */
  assign n23818_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:363:72  */
  assign n23819_o = n22921_o ? n23818_o : n23817_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:396:33  */
  assign n23820_o = n23007_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:396:33  */
  assign n23821_o = ~n23820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:614:14  */
  assign n23822_o = n23009_o[287:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:234:14  */
  assign n23823_o = n23009_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:396:33  */
  assign n23824_o = n23821_o ? 1'b0 : n23823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:233:14  */
  assign n23825_o = n23009_o[577:289];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23826_o = n23009_o[578];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:396:33  */
  assign n23827_o = n23820_o ? 1'b0 : n23826_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23828_o = n23009_o[579];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:231:14  */
  assign n23829_o = {n23828_o, n23827_o, n23825_o, n23824_o, n23822_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:33  */
  assign n23830_o = n23025_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:33  */
  assign n23831_o = ~n23830_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23832_o = n23013_o[255:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:230:14  */
  assign n23833_o = n23013_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:33  */
  assign n23834_o = n23831_o ? n23035_o : n23833_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:578:5  */
  assign n23835_o = n23013_o[545:288];
  assign n23836_o = n23013_o[577:546];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:33  */
  assign n23837_o = n23830_o ? n23035_o : n23836_o;
  assign n23838_o = n23013_o[579:578];
  assign n23839_o = {n23838_o, n23837_o, n23835_o, n23834_o, n23832_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:407:35  */
  assign n23840_o = n23052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:407:35  */
  assign n23841_o = ~n23840_o;
  assign n23842_o = n23839_o[288:0];
  assign n23843_o = n23839_o[289];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:407:35  */
  assign n23844_o = n23841_o ? 1'b0 : n23843_o;
  assign n23845_o = n23839_o[578:290];
  assign n23846_o = n23839_o[579];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:407:35  */
  assign n23847_o = n23840_o ? 1'b0 : n23846_o;
  assign n23848_o = {n23847_o, n23845_o, n23844_o, n23842_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:35  */
  assign n23849_o = n23057_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:35  */
  assign n23850_o = ~n23849_o;
  assign n23851_o = n23848_o[287:0];
  assign n23852_o = n23848_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:35  */
  assign n23853_o = n23850_o ? 1'b0 : n23852_o;
  assign n23854_o = n23848_o[577:289];
  assign n23855_o = n23848_o[578];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:35  */
  assign n23856_o = n23849_o ? 1'b0 : n23855_o;
  assign n23857_o = n23848_o[579];
  assign n23858_o = {n23857_o, n23856_o, n23854_o, n23853_o, n23851_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:46  */
  assign n23859_o = r[403:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:35  */
  assign n23860_o = r[693:404];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:76  */
  assign n23861_o = n23226_o ? n23860_o : n23859_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:77  */
  assign n23862_o = n23269_o[403:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:76  */
  assign n23863_o = n23269_o[693:404];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:46  */
  assign n23864_o = n23265_o ? n23863_o : n23862_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:35  */
  assign n23865_o = n23286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:35  */
  assign n23866_o = ~n23865_o;
  assign n23867_o = n23113_o[255:0];
  assign n23868_o = n23113_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:35  */
  assign n23869_o = n23866_o ? n23289_o : n23868_o;
  assign n23870_o = n23113_o[545:288];
  assign n23871_o = n23113_o[577:546];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:35  */
  assign n23872_o = n23865_o ? n23289_o : n23871_o;
  assign n23873_o = n23113_o[579:578];
  assign n23874_o = {n23873_o, n23872_o, n23870_o, n23869_o, n23867_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:46  */
  assign n23875_o = r[403:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:35  */
  assign n23876_o = r[693:404];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:455:82  */
  assign n23877_o = n23292_o ? n23876_o : n23875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:455:83  */
  assign n23878_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:455:82  */
  assign n23879_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:485:41  */
  assign n23880_o = n23416_o ? n23879_o : n23878_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:510:37  */
  assign n23881_o = n23486_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:510:37  */
  assign n23882_o = ~n23881_o;
  assign n23883_o = n23113_o[288:0];
  assign n23884_o = n23113_o[289];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:510:37  */
  assign n23885_o = n23882_o ? 1'b0 : n23884_o;
  assign n23886_o = n23113_o[578:290];
  assign n23887_o = n23113_o[579];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:510:37  */
  assign n23888_o = n23881_o ? 1'b0 : n23887_o;
  assign n23889_o = {n23888_o, n23886_o, n23885_o, n23883_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:511:37  */
  assign n23890_o = n23491_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:511:37  */
  assign n23891_o = ~n23890_o;
  assign n23892_o = n23889_o[287:0];
  assign n23893_o = n23889_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:511:37  */
  assign n23894_o = n23891_o ? 1'b0 : n23893_o;
  assign n23895_o = n23889_o[577:289];
  assign n23896_o = n23889_o[578];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:511:37  */
  assign n23897_o = n23890_o ? 1'b0 : n23896_o;
  assign n23898_o = n23889_o[579];
  assign n23899_o = {n23898_o, n23897_o, n23895_o, n23894_o, n23892_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:519:31  */
  assign n23900_o = n23530_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:519:31  */
  assign n23901_o = ~n23900_o;
  assign n23902_o = n23113_o[288:0];
  assign n23903_o = n23113_o[289];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:519:31  */
  assign n23904_o = n23901_o ? 1'b0 : n23903_o;
  assign n23905_o = n23113_o[578:290];
  assign n23906_o = n23113_o[579];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:519:31  */
  assign n23907_o = n23900_o ? 1'b0 : n23906_o;
  assign n23908_o = {n23907_o, n23905_o, n23904_o, n23902_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:31  */
  assign n23909_o = n23535_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:31  */
  assign n23910_o = ~n23909_o;
  assign n23911_o = n23908_o[287:0];
  assign n23912_o = n23908_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:31  */
  assign n23913_o = n23910_o ? 1'b0 : n23912_o;
  assign n23914_o = n23908_o[577:289];
  assign n23915_o = n23908_o[578];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:31  */
  assign n23916_o = n23909_o ? 1'b0 : n23915_o;
  assign n23917_o = n23908_o[579];
  assign n23918_o = {n23917_o, n23916_o, n23914_o, n23913_o, n23911_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:42  */
  assign n23919_o = n23601_o[145:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:31  */
  assign n23920_o = n23601_o[177:146];
  assign n23921_o = n23601_o[209:178];
  assign n23922_o = n23601_o[241:210];
  assign n23923_o = n23601_o[273:242];
  assign n23924_o = n23601_o[305:274];
  assign n23925_o = n23601_o[337:306];
  assign n23926_o = n23601_o[369:338];
  assign n23927_o = n23601_o[435:404];
  assign n23928_o = n23601_o[467:436];
  assign n23929_o = n23601_o[499:468];
  assign n23930_o = n23601_o[531:500];
  assign n23931_o = n23601_o[563:532];
  assign n23932_o = n23601_o[595:564];
  assign n23933_o = n23601_o[627:596];
  assign n23934_o = n23601_o[659:628];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n23935_o = {n23590_o, n23598_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n23936_o = n23935_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  always @*
    case (n23936_o)
      2'b00: n23937_o = n23919_o;
      2'b01: n23937_o = n23920_o;
      2'b10: n23937_o = n23921_o;
      2'b11: n23937_o = n23922_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n23938_o = n23935_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  always @*
    case (n23938_o)
      2'b00: n23939_o = n23923_o;
      2'b01: n23939_o = n23924_o;
      2'b10: n23939_o = n23925_o;
      2'b11: n23939_o = n23926_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n23940_o = n23935_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  always @*
    case (n23940_o)
      2'b00: n23941_o = n23927_o;
      2'b01: n23941_o = n23928_o;
      2'b10: n23941_o = n23929_o;
      2'b11: n23941_o = n23930_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n23942_o = n23935_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  always @*
    case (n23942_o)
      2'b00: n23943_o = n23931_o;
      2'b01: n23943_o = n23932_o;
      2'b10: n23943_o = n23933_o;
      2'b11: n23943_o = n23934_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n23944_o = n23935_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  always @*
    case (n23944_o)
      2'b00: n23945_o = n23937_o;
      2'b01: n23945_o = n23939_o;
      2'b10: n23945_o = n23941_o;
      2'b11: n23945_o = n23943_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:66  */
  assign n23946_o = n23615_o[145:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:42  */
  assign n23947_o = n23615_o[177:146];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n23948_o = n23615_o[209:178];
  assign n23949_o = n23615_o[241:210];
  assign n23950_o = n23615_o[273:242];
  assign n23951_o = n23615_o[305:274];
  assign n23952_o = n23615_o[337:306];
  assign n23953_o = n23615_o[369:338];
  assign n23954_o = n23615_o[435:404];
  assign n23955_o = n23615_o[467:436];
  assign n23956_o = n23615_o[499:468];
  assign n23957_o = n23615_o[531:500];
  assign n23958_o = n23615_o[563:532];
  assign n23959_o = n23615_o[595:564];
  assign n23960_o = n23615_o[627:596];
  assign n23961_o = n23615_o[659:628];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n23962_o = {n23604_o, n23612_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n23963_o = n23962_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  always @*
    case (n23963_o)
      2'b00: n23964_o = n23946_o;
      2'b01: n23964_o = n23947_o;
      2'b10: n23964_o = n23948_o;
      2'b11: n23964_o = n23949_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n23965_o = n23962_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  always @*
    case (n23965_o)
      2'b00: n23966_o = n23950_o;
      2'b01: n23966_o = n23951_o;
      2'b10: n23966_o = n23952_o;
      2'b11: n23966_o = n23953_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n23967_o = n23962_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  always @*
    case (n23967_o)
      2'b00: n23968_o = n23954_o;
      2'b01: n23968_o = n23955_o;
      2'b10: n23968_o = n23956_o;
      2'b11: n23968_o = n23957_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n23969_o = n23962_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  always @*
    case (n23969_o)
      2'b00: n23970_o = n23958_o;
      2'b01: n23970_o = n23959_o;
      2'b10: n23970_o = n23960_o;
      2'b11: n23970_o = n23961_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n23971_o = n23962_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  always @*
    case (n23971_o)
      2'b00: n23972_o = n23964_o;
      2'b01: n23972_o = n23966_o;
      2'b10: n23972_o = n23968_o;
      2'b11: n23972_o = n23970_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:66  */
  assign n23973_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:42  */
  assign n23974_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:535:70  */
  assign n23975_o = n23622_o ? n23974_o : n23973_o;
endmodule

module hibi_wishbone_bridge_trigger_2
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  start_i,
   input  busy_i,
   input  [1:0] trigger_i,
   input  [1:0] mask_i,
   output trigger_o,
   output start_o);
  wire [5:0] r;
  wire [5:0] rin;
  wire [1:0] n22349_o;
  wire n22352_o;
  wire n22353_o;
  wire n22354_o;
  wire n22355_o;
  wire n22356_o;
  wire n22357_o;
  wire n22358_o;
  wire n22359_o;
  wire [5:0] n22360_o;
  wire [1:0] n22361_o;
  wire n22362_o;
  wire n22365_o;
  wire [1:0] n22367_o;
  wire [2:0] n22371_o;
  wire [1:0] n22372_o;
  wire [1:0] n22373_o;
  wire n22374_o;
  wire n22375_o;
  wire [2:0] n22376_o;
  wire [2:0] n22377_o;
  wire [2:0] n22378_o;
  wire n22380_o;
  wire [2:0] n22383_o;
  wire [2:0] n22384_o;
  wire [2:0] n22385_o;
  wire n22387_o;
  wire [1:0] n22389_o;
  wire n22391_o;
  wire n22392_o;
  wire [2:0] n22396_o;
  wire [1:0] n22397_o;
  wire [2:0] n22398_o;
  wire [2:0] n22399_o;
  wire n22401_o;
  wire [3:0] n22402_o;
  wire [1:0] n22403_o;
  wire [1:0] n22404_o;
  reg [1:0] n22405_o;
  wire n22406_o;
  wire n22407_o;
  reg n22408_o;
  wire [2:0] n22409_o;
  reg [2:0] n22410_o;
  wire n22411_o;
  wire n22412_o;
  wire [5:0] n22413_o;
  wire n22417_o;
  wire [5:0] n22420_o;
  wire [5:0] n22426_o;
  reg [5:0] n22427_q;
  assign trigger_o = n22411_o;
  assign start_o = n22412_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:61:10  */
  assign r = n22427_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:61:13  */
  assign rin = n22413_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n22349_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:80:19  */
  assign n22352_o = trigger_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:81:30  */
  assign n22353_o = mask_i[1];
  assign n22354_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:80:7  */
  assign n22355_o = n22352_o ? n22353_o : n22354_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:255:14  */
  assign n22356_o = r[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:80:19  */
  assign n22357_o = trigger_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:81:30  */
  assign n22358_o = mask_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:80:7  */
  assign n22359_o = n22357_o ? n22358_o : n22356_o;
  assign n22360_o = {1'b0, n22355_o, n22359_o, 1'b0, n22349_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:89:10  */
  assign n22361_o = n22360_o[4:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:89:17  */
  assign n22362_o = n22361_o == mask_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:89:5  */
  assign n22365_o = n22362_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:96:18  */
  assign n22367_o = r[1:0];
  assign n22371_o = {1'b1, 2'b10};
  assign n22372_o = n22371_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:98:27  */
  assign n22373_o = n22365_o ? n22372_o : 2'b01;
  assign n22374_o = n22371_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:98:27  */
  assign n22375_o = n22365_o ? n22374_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:102:12  */
  assign n22376_o = {n22375_o, n22373_o};
  assign n22377_o = {1'b0, n22349_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:97:25  */
  assign n22378_o = start_i ? n22376_o : n22377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:97:7  */
  assign n22380_o = n22367_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:398:5  */
  assign n22383_o = {1'b1, 2'b10};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:391:3  */
  assign n22384_o = {1'b0, n22349_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:106:25  */
  assign n22385_o = n22365_o ? n22383_o : n22384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:106:7  */
  assign n22387_o = n22367_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:111:25  */
  assign n22389_o = busy_i ? 2'b11 : n22349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:111:7  */
  assign n22391_o = n22367_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:115:35  */
  assign n22392_o = ~busy_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:239:3  */
  assign n22396_o = {1'b1, 2'b00};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:115:25  */
  assign n22397_o = n22392_o ? 2'b00 : n22349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:211:5  */
  assign n22398_o = {1'b0, n22355_o, n22359_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:115:25  */
  assign n22399_o = n22392_o ? n22396_o : n22398_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:115:7  */
  assign n22401_o = n22367_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:169:3  */
  assign n22402_o = {n22401_o, n22391_o, n22387_o, n22380_o};
  assign n22403_o = n22378_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:129:5  */
  assign n22404_o = n22385_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:96:5  */
  always @*
    case (n22402_o)
      4'b1000: n22405_o = n22397_o;
      4'b0100: n22405_o = n22389_o;
      4'b0010: n22405_o = n22404_o;
      4'b0001: n22405_o = n22403_o;
      default: n22405_o = n22349_o;
    endcase
  assign n22406_o = n22378_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:78:5  */
  assign n22407_o = n22385_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:96:5  */
  always @*
    case (n22402_o)
      4'b1000: n22408_o = 1'b0;
      4'b0100: n22408_o = 1'b0;
      4'b0010: n22408_o = n22407_o;
      4'b0001: n22408_o = n22406_o;
      default: n22408_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22409_o = {1'b0, n22355_o, n22359_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:96:5  */
  always @*
    case (n22402_o)
      4'b1000: n22410_o = n22399_o;
      4'b0100: n22410_o = n22409_o;
      4'b0010: n22410_o = n22409_o;
      4'b0001: n22410_o = n22409_o;
      default: n22410_o = n22409_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:127:20  */
  assign n22411_o = r[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:128:20  */
  assign n22412_o = r[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22413_o = {n22410_o, n22408_o, n22405_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:138:18  */
  assign n22417_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:142:9  */
  assign n22420_o = init_i ? 6'b000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:140:5  */
  assign n22426_o = en_i ? n22420_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:140:5  */
  always @(posedge clk_i or posedge n22417_o)
    if (n22417_o)
      n22427_q <= 6'b000000;
    else
      n22427_q <= n22426_o;
endmodule

module hibi_wishbone_bridge_regfile
  (input  clk_i,
   input  reset_n_i,
   input  [3:0] gif_req_i_addr,
   input  [31:0] gif_req_i_wdata,
   input  gif_req_i_wr,
   input  gif_req_i_rd,
   input  [1:0] logic2reg_i_hibi_dma_status,
   input  [15:0] logic2reg_i_hibi_dma_gpio,
   output [31:0] gif_rsp_o_rdata,
   output gif_rsp_o_ack,
   output [2:0] reg2logic_o_hibi_dma_ctrl,
   output [1:0] reg2logic_o_hibi_dma_status,
   output [3:0] reg2logic_o_hibi_dma_trigger,
   output [18:0] reg2logic_o_hibi_dma_cfg0,
   output [4:0] reg2logic_o_hibi_dma_mem_addr0,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr0,
   output [3:0] reg2logic_o_hibi_dma_trigger_mask0,
   output [18:0] reg2logic_o_hibi_dma_cfg1,
   output [4:0] reg2logic_o_hibi_dma_mem_addr1,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr1,
   output [3:0] reg2logic_o_hibi_dma_trigger_mask1,
   output [17:0] reg2logic_o_hibi_dma_gpio,
   output [17:0] reg2logic_o_hibi_dma_gpio_dir);
  wire [37:0] n21524_o;
  wire [31:0] n21526_o;
  wire n21527_o;
  wire [17:0] n21528_o;
  wire [2:0] n21530_o;
  wire [1:0] n21531_o;
  wire [3:0] n21532_o;
  wire [18:0] n21533_o;
  wire [4:0] n21534_o;
  wire [17:0] n21535_o;
  wire [3:0] n21536_o;
  wire [18:0] n21537_o;
  wire [4:0] n21538_o;
  wire [17:0] n21539_o;
  wire [3:0] n21540_o;
  wire [17:0] n21541_o;
  wire [17:0] n21542_o;
  wire hibi_dma_ctrl;
  wire [16:0] hibi_dma_cfg0;
  wire [2:0] hibi_dma_mem_addr0;
  wire [15:0] hibi_dma_hibi_addr0;
  wire [1:0] hibi_dma_trigger_mask0;
  wire [16:0] hibi_dma_cfg1;
  wire [2:0] hibi_dma_mem_addr1;
  wire [15:0] hibi_dma_hibi_addr1;
  wire [1:0] hibi_dma_trigger_mask1;
  wire [15:0] hibi_dma_gpio_dir;
  wire n21544_o;
  wire [3:0] n21546_o;
  wire n21548_o;
  wire n21549_o;
  wire n21550_o;
  wire n21551_o;
  wire n21557_o;
  reg n21558_q;
  wire n21559_o;
  wire [3:0] n21560_o;
  wire n21562_o;
  wire n21563_o;
  wire n21565_o;
  wire [3:0] n21566_o;
  wire n21568_o;
  wire n21569_o;
  wire n21571_o;
  wire [3:0] n21572_o;
  wire n21574_o;
  wire n21575_o;
  wire n21577_o;
  wire [3:0] n21578_o;
  wire n21580_o;
  wire n21581_o;
  wire n21583_o;
  wire [3:0] n21584_o;
  wire n21586_o;
  wire n21587_o;
  wire n21589_o;
  wire [3:0] n21590_o;
  wire n21592_o;
  wire n21593_o;
  wire n21595_o;
  wire n21596_o;
  wire n21598_o;
  wire [3:0] n21600_o;
  wire n21602_o;
  wire n21603_o;
  wire n21604_o;
  wire [9:0] n21605_o;
  wire n21606_o;
  wire [4:0] n21607_o;
  wire n21608_o;
  wire [16:0] n21609_o;
  wire [16:0] n21615_o;
  reg [16:0] n21616_q;
  wire n21617_o;
  wire [3:0] n21618_o;
  wire n21620_o;
  wire n21621_o;
  wire n21623_o;
  wire [3:0] n21624_o;
  wire n21626_o;
  wire n21627_o;
  wire n21630_o;
  wire [3:0] n21632_o;
  wire n21634_o;
  wire n21635_o;
  wire n21636_o;
  wire [2:0] n21637_o;
  wire [2:0] n21643_o;
  reg [2:0] n21644_q;
  wire n21645_o;
  wire [3:0] n21646_o;
  wire n21648_o;
  wire n21649_o;
  wire n21651_o;
  wire [3:0] n21652_o;
  wire n21654_o;
  wire n21655_o;
  wire n21658_o;
  wire [3:0] n21660_o;
  wire n21662_o;
  wire n21663_o;
  wire n21664_o;
  wire [15:0] n21665_o;
  wire [15:0] n21671_o;
  reg [15:0] n21672_q;
  wire n21673_o;
  wire [3:0] n21674_o;
  wire n21676_o;
  wire n21677_o;
  wire n21679_o;
  wire [3:0] n21680_o;
  wire n21682_o;
  wire n21683_o;
  wire n21686_o;
  wire [3:0] n21688_o;
  wire n21690_o;
  wire n21691_o;
  wire n21692_o;
  wire [1:0] n21693_o;
  wire [1:0] n21699_o;
  reg [1:0] n21700_q;
  wire n21701_o;
  wire [3:0] n21702_o;
  wire n21704_o;
  wire n21705_o;
  wire n21707_o;
  wire [3:0] n21708_o;
  wire n21710_o;
  wire n21711_o;
  wire n21714_o;
  wire [3:0] n21716_o;
  wire n21718_o;
  wire n21719_o;
  wire n21720_o;
  wire [9:0] n21721_o;
  wire n21722_o;
  wire [4:0] n21723_o;
  wire n21724_o;
  wire [16:0] n21725_o;
  wire [16:0] n21731_o;
  reg [16:0] n21732_q;
  wire n21733_o;
  wire [3:0] n21734_o;
  wire n21736_o;
  wire n21737_o;
  wire n21739_o;
  wire [3:0] n21740_o;
  wire n21742_o;
  wire n21743_o;
  wire n21746_o;
  wire [3:0] n21748_o;
  wire n21750_o;
  wire n21751_o;
  wire n21752_o;
  wire [2:0] n21753_o;
  wire [2:0] n21759_o;
  reg [2:0] n21760_q;
  wire n21761_o;
  wire [3:0] n21762_o;
  wire n21764_o;
  wire n21765_o;
  wire n21767_o;
  wire [3:0] n21768_o;
  wire n21770_o;
  wire n21771_o;
  wire n21774_o;
  wire [3:0] n21776_o;
  wire n21778_o;
  wire n21779_o;
  wire n21780_o;
  wire [15:0] n21781_o;
  wire [15:0] n21787_o;
  reg [15:0] n21788_q;
  wire n21789_o;
  wire [3:0] n21790_o;
  wire n21792_o;
  wire n21793_o;
  wire n21795_o;
  wire [3:0] n21796_o;
  wire n21798_o;
  wire n21799_o;
  wire n21802_o;
  wire [3:0] n21804_o;
  wire n21806_o;
  wire n21807_o;
  wire n21808_o;
  wire [1:0] n21809_o;
  wire [1:0] n21815_o;
  reg [1:0] n21816_q;
  wire n21817_o;
  wire [3:0] n21818_o;
  wire n21820_o;
  wire n21821_o;
  wire n21823_o;
  wire [3:0] n21824_o;
  wire n21826_o;
  wire n21827_o;
  wire n21829_o;
  wire [3:0] n21830_o;
  wire n21832_o;
  wire n21833_o;
  wire n21835_o;
  wire [3:0] n21836_o;
  wire n21838_o;
  wire n21839_o;
  wire n21841_o;
  wire n21842_o;
  wire n21843_o;
  wire n21844_o;
  wire n21845_o;
  wire n21846_o;
  wire n21847_o;
  wire n21848_o;
  wire n21849_o;
  wire n21850_o;
  wire n21851_o;
  wire n21852_o;
  wire n21853_o;
  wire n21854_o;
  wire n21855_o;
  wire n21856_o;
  wire n21858_o;
  wire [3:0] n21860_o;
  wire n21862_o;
  wire n21863_o;
  wire n21864_o;
  wire n21865_o;
  wire n21866_o;
  wire n21867_o;
  wire n21868_o;
  wire n21869_o;
  wire n21870_o;
  wire n21871_o;
  wire n21872_o;
  wire n21873_o;
  wire n21874_o;
  wire n21875_o;
  wire n21876_o;
  wire n21877_o;
  wire n21878_o;
  wire n21879_o;
  wire n21880_o;
  wire [15:0] n21881_o;
  wire [15:0] n21887_o;
  reg [15:0] n21888_q;
  wire n21889_o;
  wire [3:0] n21890_o;
  wire n21892_o;
  wire n21893_o;
  wire n21895_o;
  wire [3:0] n21896_o;
  wire n21898_o;
  wire n21899_o;
  wire n21902_o;
  wire n21906_o;
  wire n21907_o;
  wire n21908_o;
  wire n21909_o;
  wire [3:0] n21910_o;
  localparam [31:0] n21911_o = 32'b00000000000000000000000000000000;
  wire n21912_o;
  wire [30:0] n21913_o;
  wire n21915_o;
  localparam [31:0] n21916_o = 32'b00000000000000000000000000000000;
  wire [1:0] n21917_o;
  wire [1:0] n21918_o;
  wire n21919_o;
  wire [1:0] n21921_o;
  wire [1:0] n21922_o;
  wire n21923_o;
  wire [29:0] n21924_o;
  wire n21926_o;
  localparam [31:0] n21927_o = 32'b00000000000000000000000000000000;
  wire [29:0] n21931_o;
  wire n21933_o;
  localparam [31:0] n21934_o = 32'b00000000000000000000000000000000;
  wire [9:0] n21935_o;
  wire n21937_o;
  wire [4:0] n21939_o;
  wire [4:0] n21940_o;
  wire n21942_o;
  wire [9:0] n21943_o;
  wire n21945_o;
  localparam [31:0] n21946_o = 32'b00000000000000000000000000000000;
  wire [2:0] n21947_o;
  wire [28:0] n21948_o;
  wire n21950_o;
  localparam [31:0] n21951_o = 32'b00000000000000000000000000000000;
  wire [15:0] n21952_o;
  wire [15:0] n21953_o;
  wire n21955_o;
  localparam [31:0] n21956_o = 32'b00000000000000000000000000000000;
  wire [1:0] n21957_o;
  wire [29:0] n21958_o;
  wire n21960_o;
  localparam [31:0] n21961_o = 32'b00000000000000000000000000000000;
  wire [9:0] n21962_o;
  wire n21964_o;
  wire [4:0] n21966_o;
  wire [4:0] n21967_o;
  wire n21969_o;
  wire [9:0] n21970_o;
  wire n21972_o;
  localparam [31:0] n21973_o = 32'b00000000000000000000000000000000;
  wire [2:0] n21974_o;
  wire [28:0] n21975_o;
  wire n21977_o;
  localparam [31:0] n21978_o = 32'b00000000000000000000000000000000;
  wire [15:0] n21979_o;
  wire [15:0] n21980_o;
  wire n21982_o;
  localparam [31:0] n21983_o = 32'b00000000000000000000000000000000;
  wire [1:0] n21984_o;
  wire [29:0] n21985_o;
  wire n21987_o;
  localparam [31:0] n21988_o = 32'b00000000000000000000000000000000;
  wire [15:0] n21989_o;
  wire [15:0] n21990_o;
  wire n21991_o;
  wire [15:0] n21993_o;
  wire [15:0] n21994_o;
  wire n21995_o;
  wire [15:0] n21997_o;
  wire [15:0] n21998_o;
  wire n21999_o;
  wire [15:0] n22001_o;
  wire [15:0] n22002_o;
  wire n22003_o;
  wire [15:0] n22005_o;
  wire [15:0] n22006_o;
  wire n22007_o;
  wire [15:0] n22009_o;
  wire [15:0] n22010_o;
  wire n22011_o;
  wire [15:0] n22013_o;
  wire [15:0] n22014_o;
  wire n22015_o;
  wire [15:0] n22017_o;
  wire [15:0] n22018_o;
  wire n22019_o;
  wire [15:0] n22021_o;
  wire [15:0] n22022_o;
  wire n22023_o;
  wire [15:0] n22025_o;
  wire [15:0] n22026_o;
  wire n22027_o;
  wire [15:0] n22029_o;
  wire [15:0] n22030_o;
  wire n22031_o;
  wire [15:0] n22033_o;
  wire [15:0] n22034_o;
  wire n22035_o;
  wire [15:0] n22037_o;
  wire [15:0] n22038_o;
  wire n22039_o;
  wire [15:0] n22041_o;
  wire [15:0] n22042_o;
  wire n22043_o;
  wire [15:0] n22045_o;
  wire [15:0] n22046_o;
  wire n22047_o;
  wire [15:0] n22049_o;
  wire [15:0] n22050_o;
  wire n22051_o;
  wire [15:0] n22052_o;
  wire n22054_o;
  localparam [31:0] n22055_o = 32'b00000000000000000000000000000000;
  wire n22056_o;
  wire n22058_o;
  wire n22060_o;
  wire n22062_o;
  wire n22064_o;
  wire n22066_o;
  wire n22068_o;
  wire n22070_o;
  wire n22072_o;
  wire n22074_o;
  wire n22076_o;
  wire n22078_o;
  wire n22080_o;
  wire n22082_o;
  wire n22084_o;
  wire n22086_o;
  wire [15:0] n22087_o;
  wire n22089_o;
  localparam [31:0] n22090_o = 32'b00000000000000000000000000000000;
  wire [12:0] n22091_o;
  wire n22092_o;
  wire n22093_o;
  wire n22094_o;
  wire n22095_o;
  wire n22096_o;
  wire n22097_o;
  wire n22098_o;
  wire n22099_o;
  wire n22100_o;
  reg n22101_o;
  wire n22102_o;
  wire n22103_o;
  wire n22104_o;
  wire n22105_o;
  wire n22106_o;
  wire n22107_o;
  wire n22108_o;
  wire n22109_o;
  wire n22110_o;
  wire n22111_o;
  reg n22112_o;
  wire n22113_o;
  wire n22114_o;
  wire n22115_o;
  wire n22116_o;
  wire n22117_o;
  wire n22118_o;
  wire n22119_o;
  wire n22120_o;
  wire n22121_o;
  wire n22122_o;
  wire n22123_o;
  wire n22124_o;
  reg n22125_o;
  wire n22126_o;
  wire n22127_o;
  wire n22128_o;
  wire n22129_o;
  wire n22130_o;
  wire n22131_o;
  wire n22132_o;
  wire n22133_o;
  wire n22134_o;
  wire n22135_o;
  wire n22136_o;
  wire n22137_o;
  reg n22138_o;
  wire n22139_o;
  wire n22140_o;
  wire n22141_o;
  wire n22142_o;
  wire n22143_o;
  wire n22144_o;
  wire n22145_o;
  wire n22146_o;
  wire n22147_o;
  wire n22148_o;
  wire n22149_o;
  wire n22150_o;
  reg n22151_o;
  wire n22152_o;
  wire n22153_o;
  wire n22154_o;
  wire n22155_o;
  wire n22156_o;
  wire n22157_o;
  wire n22158_o;
  wire n22159_o;
  wire n22160_o;
  wire n22161_o;
  wire n22162_o;
  wire n22163_o;
  reg n22164_o;
  wire n22165_o;
  wire n22166_o;
  wire n22167_o;
  wire n22168_o;
  wire n22169_o;
  wire n22170_o;
  wire n22171_o;
  wire n22172_o;
  wire n22173_o;
  wire n22174_o;
  wire n22175_o;
  wire n22176_o;
  reg n22177_o;
  wire n22178_o;
  wire n22179_o;
  wire n22180_o;
  wire n22181_o;
  wire n22182_o;
  wire n22183_o;
  wire n22184_o;
  wire n22185_o;
  wire n22186_o;
  wire n22187_o;
  wire n22188_o;
  wire n22189_o;
  reg n22190_o;
  wire n22191_o;
  wire n22192_o;
  wire n22193_o;
  wire n22194_o;
  wire n22195_o;
  wire n22196_o;
  wire n22197_o;
  wire n22198_o;
  wire n22199_o;
  wire n22200_o;
  wire n22201_o;
  wire n22202_o;
  reg n22203_o;
  wire n22204_o;
  wire n22205_o;
  wire n22206_o;
  wire n22207_o;
  wire n22208_o;
  wire n22209_o;
  wire n22210_o;
  wire n22211_o;
  wire n22212_o;
  wire n22213_o;
  wire n22214_o;
  wire n22215_o;
  reg n22216_o;
  wire n22217_o;
  wire n22218_o;
  wire n22219_o;
  wire n22220_o;
  wire n22221_o;
  wire n22222_o;
  wire n22223_o;
  wire n22224_o;
  wire n22225_o;
  wire n22226_o;
  wire n22227_o;
  wire n22228_o;
  reg n22229_o;
  wire n22230_o;
  wire n22231_o;
  wire n22232_o;
  wire n22233_o;
  wire n22234_o;
  wire n22235_o;
  wire n22236_o;
  wire n22237_o;
  wire n22238_o;
  wire n22239_o;
  wire n22240_o;
  wire n22241_o;
  reg n22242_o;
  wire n22243_o;
  wire n22244_o;
  wire n22245_o;
  wire n22246_o;
  wire n22247_o;
  wire n22248_o;
  wire n22249_o;
  wire n22250_o;
  wire n22251_o;
  wire n22252_o;
  wire n22253_o;
  wire n22254_o;
  reg n22255_o;
  wire n22256_o;
  wire n22257_o;
  wire n22258_o;
  wire n22259_o;
  wire n22260_o;
  wire n22261_o;
  wire n22262_o;
  wire n22263_o;
  wire n22264_o;
  wire n22265_o;
  wire n22266_o;
  wire n22267_o;
  reg n22268_o;
  wire n22269_o;
  wire n22270_o;
  wire n22271_o;
  wire n22272_o;
  wire n22273_o;
  wire n22274_o;
  wire n22275_o;
  wire n22276_o;
  wire n22277_o;
  wire n22278_o;
  wire n22279_o;
  wire n22280_o;
  reg n22281_o;
  wire n22282_o;
  wire n22283_o;
  wire n22284_o;
  wire n22285_o;
  wire n22286_o;
  wire n22287_o;
  wire n22288_o;
  wire n22289_o;
  wire n22290_o;
  wire n22291_o;
  reg n22292_o;
  wire [4:0] n22293_o;
  wire [4:0] n22294_o;
  wire [4:0] n22295_o;
  wire [4:0] n22296_o;
  wire [4:0] n22297_o;
  wire [4:0] n22298_o;
  wire [4:0] n22299_o;
  wire [4:0] n22300_o;
  wire [4:0] n22301_o;
  wire [4:0] n22302_o;
  wire [4:0] n22303_o;
  wire [4:0] n22304_o;
  reg [4:0] n22305_o;
  wire n22306_o;
  wire n22307_o;
  wire n22308_o;
  wire n22309_o;
  wire n22310_o;
  wire n22311_o;
  wire n22312_o;
  wire n22313_o;
  wire n22314_o;
  wire n22315_o;
  wire n22316_o;
  wire n22317_o;
  reg n22318_o;
  wire [9:0] n22319_o;
  wire [9:0] n22320_o;
  wire [9:0] n22321_o;
  wire [9:0] n22322_o;
  wire [9:0] n22323_o;
  wire [9:0] n22324_o;
  wire [9:0] n22325_o;
  wire [9:0] n22326_o;
  wire [9:0] n22327_o;
  wire [9:0] n22328_o;
  wire [9:0] n22329_o;
  wire [9:0] n22330_o;
  reg [9:0] n22331_o;
  wire [31:0] n22332_o;
  wire [31:0] n22333_o;
  wire [31:0] n22334_o;
  wire [32:0] n22335_o;
  wire [32:0] n22337_o;
  reg [32:0] n22340_q;
  wire [136:0] n22341_o;
  assign gif_rsp_o_rdata = n21526_o;
  assign gif_rsp_o_ack = n21527_o;
  assign reg2logic_o_hibi_dma_ctrl = n21530_o;
  assign reg2logic_o_hibi_dma_status = n21531_o;
  assign reg2logic_o_hibi_dma_trigger = n21532_o;
  assign reg2logic_o_hibi_dma_cfg0 = n21533_o;
  assign reg2logic_o_hibi_dma_mem_addr0 = n21534_o;
  assign reg2logic_o_hibi_dma_hibi_addr0 = n21535_o;
  assign reg2logic_o_hibi_dma_trigger_mask0 = n21536_o;
  assign reg2logic_o_hibi_dma_cfg1 = n21537_o;
  assign reg2logic_o_hibi_dma_mem_addr1 = n21538_o;
  assign reg2logic_o_hibi_dma_hibi_addr1 = n21539_o;
  assign reg2logic_o_hibi_dma_trigger_mask1 = n21540_o;
  assign reg2logic_o_hibi_dma_gpio = n21541_o;
  assign reg2logic_o_hibi_dma_gpio_dir = n21542_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:135:25  */
  assign n21524_o = {gif_req_i_rd, gif_req_i_wr, gif_req_i_wdata, gif_req_i_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:135:25  */
  assign n21526_o = n22340_q[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:59:5  */
  assign n21527_o = n22340_q[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:93:10  */
  assign n21528_o = {logic2reg_i_hibi_dma_gpio, logic2reg_i_hibi_dma_status};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:143:11  */
  assign n21530_o = n22341_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:140:11  */
  assign n21531_o = n22341_o[4:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:137:11  */
  assign n21532_o = n22341_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:160:25  */
  assign n21533_o = n22341_o[27:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:125:14  */
  assign n21534_o = n22341_o[32:28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:115:5  */
  assign n21535_o = n22341_o[50:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n21536_o = n22341_o[54:51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:113:3  */
  assign n21537_o = n22341_o[73:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n21538_o = n22341_o[78:74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:99:3  */
  assign n21539_o = n22341_o[96:79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:172:5  */
  assign n21540_o = n22341_o[100:97];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:100:14  */
  assign n21541_o = n22341_o[118:101];
  assign n21542_o = n22341_o[136:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:56:10  */
  assign hibi_dma_ctrl = n21558_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:57:10  */
  assign hibi_dma_cfg0 = n21616_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:58:10  */
  assign hibi_dma_mem_addr0 = n21644_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:59:10  */
  assign hibi_dma_hibi_addr0 = n21672_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:60:10  */
  assign hibi_dma_trigger_mask0 = n21700_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:61:10  */
  assign hibi_dma_cfg1 = n21732_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:62:10  */
  assign hibi_dma_mem_addr1 = n21760_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:63:10  */
  assign hibi_dma_hibi_addr1 = n21788_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:64:10  */
  assign hibi_dma_trigger_mask1 = n21816_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:65:10  */
  assign hibi_dma_gpio_dir = n21888_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:76:18  */
  assign n21544_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:79:20  */
  assign n21546_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:79:25  */
  assign n21548_o = n21546_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:79:73  */
  assign n21549_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:79:59  */
  assign n21550_o = n21548_o & n21549_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:80:44  */
  assign n21551_o = n21524_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:78:5  */
  assign n21557_o = n21550_o ? n21551_o : hibi_dma_ctrl;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:78:5  */
  always @(posedge clk_i or posedge n21544_o)
    if (n21544_o)
      n21558_q <= 1'b0;
    else
      n21558_q <= n21557_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:100:47  */
  assign n21559_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:100:65  */
  assign n21560_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:100:70  */
  assign n21562_o = n21560_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:100:50  */
  assign n21563_o = n21562_o ? n21559_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:101:47  */
  assign n21565_o = n21524_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:101:65  */
  assign n21566_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:101:70  */
  assign n21568_o = n21566_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:101:50  */
  assign n21569_o = n21568_o ? n21565_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:107:49  */
  assign n21571_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:107:67  */
  assign n21572_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:107:72  */
  assign n21574_o = n21572_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:107:52  */
  assign n21575_o = n21574_o ? n21571_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:108:49  */
  assign n21577_o = n21524_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:108:67  */
  assign n21578_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:108:72  */
  assign n21580_o = n21578_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:108:52  */
  assign n21581_o = n21580_o ? n21577_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:114:50  */
  assign n21583_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:114:68  */
  assign n21584_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:114:73  */
  assign n21586_o = n21584_o == 4'b0010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:114:53  */
  assign n21587_o = n21586_o ? n21583_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:115:50  */
  assign n21589_o = n21524_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:115:68  */
  assign n21590_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:115:73  */
  assign n21592_o = n21590_o == 4'b0010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:115:53  */
  assign n21593_o = n21592_o ? n21589_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:116:60  */
  assign n21595_o = n21524_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:117:60  */
  assign n21596_o = n21524_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:127:18  */
  assign n21598_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:130:20  */
  assign n21600_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:130:25  */
  assign n21602_o = n21600_o == 4'b0011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:130:73  */
  assign n21603_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:130:59  */
  assign n21604_o = n21602_o & n21603_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:131:47  */
  assign n21605_o = n21524_o[13:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:132:51  */
  assign n21606_o = n21524_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:133:50  */
  assign n21607_o = n21524_o[24:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:134:52  */
  assign n21608_o = n21524_o[25];
  assign n21609_o = {n21608_o, n21607_o, n21606_o, n21605_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:129:5  */
  assign n21615_o = n21604_o ? n21609_o : hibi_dma_cfg0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:129:5  */
  always @(posedge clk_i or posedge n21598_o)
    if (n21598_o)
      n21616_q <= 17'b00001010000000000;
    else
      n21616_q <= n21615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:163:47  */
  assign n21617_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:163:65  */
  assign n21618_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:163:70  */
  assign n21620_o = n21618_o == 4'b0011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:163:50  */
  assign n21621_o = n21620_o ? n21617_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:164:47  */
  assign n21623_o = n21524_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:164:65  */
  assign n21624_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:164:70  */
  assign n21626_o = n21624_o == 4'b0011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:164:50  */
  assign n21627_o = n21626_o ? n21623_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:174:18  */
  assign n21630_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:177:20  */
  assign n21632_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:177:25  */
  assign n21634_o = n21632_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:177:78  */
  assign n21635_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:177:64  */
  assign n21636_o = n21634_o & n21635_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:178:51  */
  assign n21637_o = n21524_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:176:5  */
  assign n21643_o = n21636_o ? n21637_o : hibi_dma_mem_addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:176:5  */
  always @(posedge clk_i or posedge n21630_o)
    if (n21630_o)
      n21644_q <= 3'b000;
    else
      n21644_q <= n21643_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:198:52  */
  assign n21645_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:198:70  */
  assign n21646_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:198:75  */
  assign n21648_o = n21646_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:198:55  */
  assign n21649_o = n21648_o ? n21645_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:199:52  */
  assign n21651_o = n21524_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:199:70  */
  assign n21652_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:199:75  */
  assign n21654_o = n21652_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:199:55  */
  assign n21655_o = n21654_o ? n21651_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:209:18  */
  assign n21658_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:212:20  */
  assign n21660_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:212:25  */
  assign n21662_o = n21660_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:212:79  */
  assign n21663_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:212:65  */
  assign n21664_o = n21662_o & n21663_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:213:52  */
  assign n21665_o = n21524_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:211:5  */
  assign n21671_o = n21664_o ? n21665_o : hibi_dma_hibi_addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:211:5  */
  always @(posedge clk_i or posedge n21658_o)
    if (n21658_o)
      n21672_q <= 16'b0000000000000000;
    else
      n21672_q <= n21671_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:233:53  */
  assign n21673_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:233:71  */
  assign n21674_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:233:76  */
  assign n21676_o = n21674_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:233:56  */
  assign n21677_o = n21676_o ? n21673_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:234:53  */
  assign n21679_o = n21524_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:234:71  */
  assign n21680_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:234:76  */
  assign n21682_o = n21680_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:234:56  */
  assign n21683_o = n21682_o ? n21679_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:244:18  */
  assign n21686_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:247:20  */
  assign n21688_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:247:25  */
  assign n21690_o = n21688_o == 4'b0110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:247:82  */
  assign n21691_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:247:68  */
  assign n21692_o = n21690_o & n21691_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:248:55  */
  assign n21693_o = n21524_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:246:5  */
  assign n21699_o = n21692_o ? n21693_o : hibi_dma_trigger_mask0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:246:5  */
  always @(posedge clk_i or posedge n21686_o)
    if (n21686_o)
      n21700_q <= 2'b00;
    else
      n21700_q <= n21699_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:268:56  */
  assign n21701_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:268:74  */
  assign n21702_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:268:79  */
  assign n21704_o = n21702_o == 4'b0110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:268:59  */
  assign n21705_o = n21704_o ? n21701_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:269:56  */
  assign n21707_o = n21524_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:269:74  */
  assign n21708_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:269:79  */
  assign n21710_o = n21708_o == 4'b0110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:269:59  */
  assign n21711_o = n21710_o ? n21707_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:279:18  */
  assign n21714_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:282:20  */
  assign n21716_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:282:25  */
  assign n21718_o = n21716_o == 4'b0111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:282:73  */
  assign n21719_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:282:59  */
  assign n21720_o = n21718_o & n21719_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:283:47  */
  assign n21721_o = n21524_o[13:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:284:51  */
  assign n21722_o = n21524_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:285:50  */
  assign n21723_o = n21524_o[24:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:286:52  */
  assign n21724_o = n21524_o[25];
  assign n21725_o = {n21724_o, n21723_o, n21722_o, n21721_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:281:5  */
  assign n21731_o = n21720_o ? n21725_o : hibi_dma_cfg1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:281:5  */
  always @(posedge clk_i or posedge n21714_o)
    if (n21714_o)
      n21732_q <= 17'b00001010000000000;
    else
      n21732_q <= n21731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:315:47  */
  assign n21733_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:315:65  */
  assign n21734_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:315:70  */
  assign n21736_o = n21734_o == 4'b0111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:315:50  */
  assign n21737_o = n21736_o ? n21733_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:316:47  */
  assign n21739_o = n21524_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:316:65  */
  assign n21740_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:316:70  */
  assign n21742_o = n21740_o == 4'b0111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:316:50  */
  assign n21743_o = n21742_o ? n21739_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:326:18  */
  assign n21746_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:329:20  */
  assign n21748_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:329:25  */
  assign n21750_o = n21748_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:329:78  */
  assign n21751_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:329:64  */
  assign n21752_o = n21750_o & n21751_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:330:51  */
  assign n21753_o = n21524_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:328:5  */
  assign n21759_o = n21752_o ? n21753_o : hibi_dma_mem_addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:328:5  */
  always @(posedge clk_i or posedge n21746_o)
    if (n21746_o)
      n21760_q <= 3'b000;
    else
      n21760_q <= n21759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:350:52  */
  assign n21761_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:350:70  */
  assign n21762_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:350:75  */
  assign n21764_o = n21762_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:350:55  */
  assign n21765_o = n21764_o ? n21761_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:351:52  */
  assign n21767_o = n21524_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:351:70  */
  assign n21768_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:351:75  */
  assign n21770_o = n21768_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:351:55  */
  assign n21771_o = n21770_o ? n21767_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:361:18  */
  assign n21774_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:364:20  */
  assign n21776_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:364:25  */
  assign n21778_o = n21776_o == 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:364:79  */
  assign n21779_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:364:65  */
  assign n21780_o = n21778_o & n21779_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:365:52  */
  assign n21781_o = n21524_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:363:5  */
  assign n21787_o = n21780_o ? n21781_o : hibi_dma_hibi_addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:363:5  */
  always @(posedge clk_i or posedge n21774_o)
    if (n21774_o)
      n21788_q <= 16'b0000000000000000;
    else
      n21788_q <= n21787_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:385:53  */
  assign n21789_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:385:71  */
  assign n21790_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:385:76  */
  assign n21792_o = n21790_o == 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:385:56  */
  assign n21793_o = n21792_o ? n21789_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:386:53  */
  assign n21795_o = n21524_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:386:71  */
  assign n21796_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:386:76  */
  assign n21798_o = n21796_o == 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:386:56  */
  assign n21799_o = n21798_o ? n21795_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:396:18  */
  assign n21802_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:399:20  */
  assign n21804_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:399:25  */
  assign n21806_o = n21804_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:399:82  */
  assign n21807_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:399:68  */
  assign n21808_o = n21806_o & n21807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:400:55  */
  assign n21809_o = n21524_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:398:5  */
  assign n21815_o = n21808_o ? n21809_o : hibi_dma_trigger_mask1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:398:5  */
  always @(posedge clk_i or posedge n21802_o)
    if (n21802_o)
      n21816_q <= 2'b00;
    else
      n21816_q <= n21815_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:420:56  */
  assign n21817_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:420:74  */
  assign n21818_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:420:79  */
  assign n21820_o = n21818_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:420:59  */
  assign n21821_o = n21820_o ? n21817_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:421:56  */
  assign n21823_o = n21524_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:421:74  */
  assign n21824_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:421:79  */
  assign n21826_o = n21824_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:421:59  */
  assign n21827_o = n21826_o ? n21823_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:427:47  */
  assign n21829_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:427:65  */
  assign n21830_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:427:70  */
  assign n21832_o = n21830_o == 4'b1011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:427:50  */
  assign n21833_o = n21832_o ? n21829_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:428:47  */
  assign n21835_o = n21524_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:428:65  */
  assign n21836_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:428:70  */
  assign n21838_o = n21836_o == 4'b1011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:428:50  */
  assign n21839_o = n21838_o ? n21835_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:429:57  */
  assign n21841_o = n21524_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:430:57  */
  assign n21842_o = n21524_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:431:57  */
  assign n21843_o = n21524_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:432:57  */
  assign n21844_o = n21524_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:433:57  */
  assign n21845_o = n21524_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:434:57  */
  assign n21846_o = n21524_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:435:57  */
  assign n21847_o = n21524_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:436:57  */
  assign n21848_o = n21524_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:437:57  */
  assign n21849_o = n21524_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:438:57  */
  assign n21850_o = n21524_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:439:57  */
  assign n21851_o = n21524_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:440:57  */
  assign n21852_o = n21524_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:441:57  */
  assign n21853_o = n21524_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:442:57  */
  assign n21854_o = n21524_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:443:57  */
  assign n21855_o = n21524_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:444:57  */
  assign n21856_o = n21524_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:454:18  */
  assign n21858_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:457:20  */
  assign n21860_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:457:25  */
  assign n21862_o = n21860_o == 4'b1100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:457:77  */
  assign n21863_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:457:63  */
  assign n21864_o = n21862_o & n21863_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:458:52  */
  assign n21865_o = n21524_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:459:52  */
  assign n21866_o = n21524_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:460:52  */
  assign n21867_o = n21524_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:461:52  */
  assign n21868_o = n21524_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:462:52  */
  assign n21869_o = n21524_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:463:52  */
  assign n21870_o = n21524_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:464:52  */
  assign n21871_o = n21524_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:465:52  */
  assign n21872_o = n21524_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:466:52  */
  assign n21873_o = n21524_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:467:52  */
  assign n21874_o = n21524_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:468:52  */
  assign n21875_o = n21524_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:469:52  */
  assign n21876_o = n21524_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:470:52  */
  assign n21877_o = n21524_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:471:52  */
  assign n21878_o = n21524_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:472:52  */
  assign n21879_o = n21524_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:473:52  */
  assign n21880_o = n21524_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:218:12  */
  assign n21881_o = {n21880_o, n21879_o, n21878_o, n21877_o, n21876_o, n21875_o, n21874_o, n21873_o, n21872_o, n21871_o, n21870_o, n21869_o, n21868_o, n21867_o, n21866_o, n21865_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:456:5  */
  assign n21887_o = n21864_o ? n21881_o : hibi_dma_gpio_dir;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:456:5  */
  always @(posedge clk_i or posedge n21858_o)
    if (n21858_o)
      n21888_q <= 16'b0000000000000000;
    else
      n21888_q <= n21887_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:538:51  */
  assign n21889_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:538:69  */
  assign n21890_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:538:74  */
  assign n21892_o = n21890_o == 4'b1100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:538:54  */
  assign n21893_o = n21892_o ? n21889_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:539:51  */
  assign n21895_o = n21524_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:539:69  */
  assign n21896_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:539:74  */
  assign n21898_o = n21896_o == 4'b1100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:539:54  */
  assign n21899_o = n21898_o ? n21895_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:546:18  */
  assign n21902_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:550:34  */
  assign n21906_o = n21524_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:550:50  */
  assign n21907_o = n21524_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:550:37  */
  assign n21908_o = n21906_o | n21907_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:552:20  */
  assign n21909_o = n21524_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:24  */
  assign n21910_o = n21524_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:556:49  */
  assign n21912_o = hibi_dma_ctrl;
  assign n21913_o = n21911_o[31:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:554:11  */
  assign n21915_o = n21910_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:559:47  */
  assign n21917_o = n21528_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:559:63  */
  assign n21918_o = n21917_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:559:66  */
  assign n21919_o = n21918_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:560:47  */
  assign n21921_o = n21528_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:560:63  */
  assign n21922_o = n21921_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:560:66  */
  assign n21923_o = n21922_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:103:14  */
  assign n21924_o = n21916_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:557:11  */
  assign n21926_o = n21910_o == 4'b0001;
  assign n21931_o = n21927_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:561:11  */
  assign n21933_o = n21910_o == 4'b0010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:567:58  */
  assign n21935_o = hibi_dma_cfg0[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:568:50  */
  assign n21937_o = hibi_dma_cfg0[10];
  assign n21939_o = n21934_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:569:60  */
  assign n21940_o = hibi_dma_cfg0[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:570:50  */
  assign n21942_o = hibi_dma_cfg0[16];
  assign n21943_o = n21934_o[31:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:565:11  */
  assign n21945_o = n21910_o == 4'b0011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:573:63  */
  assign n21947_o = hibi_dma_mem_addr0[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:64:14  */
  assign n21948_o = n21946_o[31:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:571:11  */
  assign n21950_o = n21910_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:576:65  */
  assign n21952_o = hibi_dma_hibi_addr0[15:0];
  assign n21953_o = n21951_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:574:11  */
  assign n21955_o = n21910_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:579:67  */
  assign n21957_o = hibi_dma_trigger_mask0[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:57:12  */
  assign n21958_o = n21956_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:577:11  */
  assign n21960_o = n21910_o == 4'b0110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:582:58  */
  assign n21962_o = hibi_dma_cfg1[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:583:50  */
  assign n21964_o = hibi_dma_cfg1[10];
  assign n21966_o = n21961_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:584:60  */
  assign n21967_o = hibi_dma_cfg1[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:585:50  */
  assign n21969_o = hibi_dma_cfg1[16];
  assign n21970_o = n21961_o[31:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:580:11  */
  assign n21972_o = n21910_o == 4'b0111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:588:63  */
  assign n21974_o = hibi_dma_mem_addr1[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:63:14  */
  assign n21975_o = n21973_o[31:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:586:11  */
  assign n21977_o = n21910_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:591:65  */
  assign n21979_o = hibi_dma_hibi_addr1[15:0];
  assign n21980_o = n21978_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:589:11  */
  assign n21982_o = n21910_o == 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:594:67  */
  assign n21984_o = hibi_dma_trigger_mask1[1:0];
  assign n21985_o = n21983_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:592:11  */
  assign n21987_o = n21910_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:597:47  */
  assign n21989_o = n21528_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:597:61  */
  assign n21990_o = n21989_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:597:64  */
  assign n21991_o = n21990_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:598:47  */
  assign n21993_o = n21528_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:598:61  */
  assign n21994_o = n21993_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:598:64  */
  assign n21995_o = n21994_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:599:47  */
  assign n21997_o = n21528_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:599:61  */
  assign n21998_o = n21997_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:599:64  */
  assign n21999_o = n21998_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:600:47  */
  assign n22001_o = n21528_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:600:61  */
  assign n22002_o = n22001_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:600:64  */
  assign n22003_o = n22002_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:601:47  */
  assign n22005_o = n21528_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:601:61  */
  assign n22006_o = n22005_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:601:64  */
  assign n22007_o = n22006_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:602:47  */
  assign n22009_o = n21528_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:602:61  */
  assign n22010_o = n22009_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:602:64  */
  assign n22011_o = n22010_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:603:47  */
  assign n22013_o = n21528_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:603:61  */
  assign n22014_o = n22013_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:603:64  */
  assign n22015_o = n22014_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:604:47  */
  assign n22017_o = n21528_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:604:61  */
  assign n22018_o = n22017_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:604:64  */
  assign n22019_o = n22018_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:605:47  */
  assign n22021_o = n21528_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:605:61  */
  assign n22022_o = n22021_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:605:64  */
  assign n22023_o = n22022_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:606:47  */
  assign n22025_o = n21528_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:606:61  */
  assign n22026_o = n22025_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:606:64  */
  assign n22027_o = n22026_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:607:48  */
  assign n22029_o = n21528_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:607:62  */
  assign n22030_o = n22029_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:607:65  */
  assign n22031_o = n22030_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:608:48  */
  assign n22033_o = n21528_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:608:62  */
  assign n22034_o = n22033_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:608:65  */
  assign n22035_o = n22034_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:609:48  */
  assign n22037_o = n21528_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:609:62  */
  assign n22038_o = n22037_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:609:65  */
  assign n22039_o = n22038_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:610:48  */
  assign n22041_o = n21528_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:610:62  */
  assign n22042_o = n22041_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:610:65  */
  assign n22043_o = n22042_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:611:48  */
  assign n22045_o = n21528_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:611:62  */
  assign n22046_o = n22045_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:611:65  */
  assign n22047_o = n22046_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:612:48  */
  assign n22049_o = n21528_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:612:62  */
  assign n22050_o = n22049_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:612:65  */
  assign n22051_o = n22050_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:251:14  */
  assign n22052_o = n21988_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:595:11  */
  assign n22054_o = n21910_o == 4'b1011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:615:53  */
  assign n22056_o = hibi_dma_gpio_dir[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:616:53  */
  assign n22058_o = hibi_dma_gpio_dir[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:617:53  */
  assign n22060_o = hibi_dma_gpio_dir[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:618:53  */
  assign n22062_o = hibi_dma_gpio_dir[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:619:53  */
  assign n22064_o = hibi_dma_gpio_dir[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:620:53  */
  assign n22066_o = hibi_dma_gpio_dir[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:621:53  */
  assign n22068_o = hibi_dma_gpio_dir[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:622:53  */
  assign n22070_o = hibi_dma_gpio_dir[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:623:53  */
  assign n22072_o = hibi_dma_gpio_dir[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:624:53  */
  assign n22074_o = hibi_dma_gpio_dir[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:625:54  */
  assign n22076_o = hibi_dma_gpio_dir[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:626:54  */
  assign n22078_o = hibi_dma_gpio_dir[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:627:54  */
  assign n22080_o = hibi_dma_gpio_dir[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:628:54  */
  assign n22082_o = hibi_dma_gpio_dir[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:629:54  */
  assign n22084_o = hibi_dma_gpio_dir[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:630:54  */
  assign n22086_o = hibi_dma_gpio_dir[15];
  assign n22087_o = n22055_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:613:11  */
  assign n22089_o = n21910_o == 4'b1100;
  assign n22091_o = {n22089_o, n22054_o, n21987_o, n21982_o, n21977_o, n21972_o, n21960_o, n21955_o, n21950_o, n21945_o, n21933_o, n21926_o, n21915_o};
  assign n22092_o = n21935_o[0];
  assign n22093_o = n21947_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:47:14  */
  assign n22094_o = n21952_o[0];
  assign n22095_o = n21957_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n22096_o = n21962_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n22097_o = n21974_o[0];
  assign n22098_o = n21979_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n22099_o = n21984_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n22100_o = n22090_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22101_o = n22056_o;
      13'b0100000000000: n22101_o = n21991_o;
      13'b0010000000000: n22101_o = n22099_o;
      13'b0001000000000: n22101_o = n22098_o;
      13'b0000100000000: n22101_o = n22097_o;
      13'b0000010000000: n22101_o = n22096_o;
      13'b0000001000000: n22101_o = n22095_o;
      13'b0000000100000: n22101_o = n22094_o;
      13'b0000000010000: n22101_o = n22093_o;
      13'b0000000001000: n22101_o = n22092_o;
      13'b0000000000100: n22101_o = 1'b0;
      13'b0000000000010: n22101_o = n21919_o;
      13'b0000000000001: n22101_o = n21912_o;
      default: n22101_o = n22100_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:130:14  */
  assign n22102_o = n21913_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n22103_o = n21935_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n22104_o = n21947_o[1];
  assign n22105_o = n21952_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n22106_o = n21957_o[1];
  assign n22107_o = n21962_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:47:14  */
  assign n22108_o = n21974_o[1];
  assign n22109_o = n21979_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n22110_o = n21984_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n22111_o = n22090_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22112_o = n22058_o;
      13'b0100000000000: n22112_o = n21995_o;
      13'b0010000000000: n22112_o = n22110_o;
      13'b0001000000000: n22112_o = n22109_o;
      13'b0000100000000: n22112_o = n22108_o;
      13'b0000010000000: n22112_o = n22107_o;
      13'b0000001000000: n22112_o = n22106_o;
      13'b0000000100000: n22112_o = n22105_o;
      13'b0000000010000: n22112_o = n22104_o;
      13'b0000000001000: n22112_o = n22103_o;
      13'b0000000000100: n22112_o = 1'b0;
      13'b0000000000010: n22112_o = n21923_o;
      13'b0000000000001: n22112_o = n22102_o;
      default: n22112_o = n22111_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n22113_o = n21913_o[1];
  assign n22114_o = n21924_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22115_o = n21931_o[0];
  assign n22116_o = n21935_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22117_o = n21947_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22118_o = n21952_o[2];
  assign n22119_o = n21958_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22120_o = n21962_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22121_o = n21974_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22122_o = n21979_o[2];
  assign n22123_o = n21985_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22124_o = n22090_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22125_o = n22060_o;
      13'b0100000000000: n22125_o = n21999_o;
      13'b0010000000000: n22125_o = n22123_o;
      13'b0001000000000: n22125_o = n22122_o;
      13'b0000100000000: n22125_o = n22121_o;
      13'b0000010000000: n22125_o = n22120_o;
      13'b0000001000000: n22125_o = n22119_o;
      13'b0000000100000: n22125_o = n22118_o;
      13'b0000000010000: n22125_o = n22117_o;
      13'b0000000001000: n22125_o = n22116_o;
      13'b0000000000100: n22125_o = n22115_o;
      13'b0000000000010: n22125_o = n22114_o;
      13'b0000000000001: n22125_o = n22113_o;
      default: n22125_o = n22124_o;
    endcase
  assign n22126_o = n21913_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22127_o = n21924_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22128_o = n21931_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22129_o = n21935_o[3];
  assign n22130_o = n21948_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22131_o = n21952_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22132_o = n21958_o[1];
  assign n22133_o = n21962_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22134_o = n21975_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22135_o = n21979_o[3];
  assign n22136_o = n21985_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22137_o = n22090_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22138_o = n22062_o;
      13'b0100000000000: n22138_o = n22003_o;
      13'b0010000000000: n22138_o = n22136_o;
      13'b0001000000000: n22138_o = n22135_o;
      13'b0000100000000: n22138_o = n22134_o;
      13'b0000010000000: n22138_o = n22133_o;
      13'b0000001000000: n22138_o = n22132_o;
      13'b0000000100000: n22138_o = n22131_o;
      13'b0000000010000: n22138_o = n22130_o;
      13'b0000000001000: n22138_o = n22129_o;
      13'b0000000000100: n22138_o = n22128_o;
      13'b0000000000010: n22138_o = n22127_o;
      13'b0000000000001: n22138_o = n22126_o;
      default: n22138_o = n22137_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22139_o = n21913_o[3];
  assign n22140_o = n21924_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22141_o = n21931_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22142_o = n21935_o[4];
  assign n22143_o = n21948_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22144_o = n21952_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22145_o = n21958_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22146_o = n21962_o[4];
  assign n22147_o = n21975_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22148_o = n21979_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22149_o = n21985_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22150_o = n22090_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22151_o = n22064_o;
      13'b0100000000000: n22151_o = n22007_o;
      13'b0010000000000: n22151_o = n22149_o;
      13'b0001000000000: n22151_o = n22148_o;
      13'b0000100000000: n22151_o = n22147_o;
      13'b0000010000000: n22151_o = n22146_o;
      13'b0000001000000: n22151_o = n22145_o;
      13'b0000000100000: n22151_o = n22144_o;
      13'b0000000010000: n22151_o = n22143_o;
      13'b0000000001000: n22151_o = n22142_o;
      13'b0000000000100: n22151_o = n22141_o;
      13'b0000000000010: n22151_o = n22140_o;
      13'b0000000000001: n22151_o = n22139_o;
      default: n22151_o = n22150_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22152_o = n21913_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22153_o = n21924_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22154_o = n21931_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22155_o = n21935_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22156_o = n21948_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22157_o = n21952_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22158_o = n21958_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22159_o = n21962_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22160_o = n21975_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22161_o = n21979_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22162_o = n21985_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22163_o = n22090_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22164_o = n22066_o;
      13'b0100000000000: n22164_o = n22011_o;
      13'b0010000000000: n22164_o = n22162_o;
      13'b0001000000000: n22164_o = n22161_o;
      13'b0000100000000: n22164_o = n22160_o;
      13'b0000010000000: n22164_o = n22159_o;
      13'b0000001000000: n22164_o = n22158_o;
      13'b0000000100000: n22164_o = n22157_o;
      13'b0000000010000: n22164_o = n22156_o;
      13'b0000000001000: n22164_o = n22155_o;
      13'b0000000000100: n22164_o = n22154_o;
      13'b0000000000010: n22164_o = n22153_o;
      13'b0000000000001: n22164_o = n22152_o;
      default: n22164_o = n22163_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22165_o = n21913_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22166_o = n21924_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22167_o = n21931_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22168_o = n21935_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22169_o = n21948_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22170_o = n21952_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22171_o = n21958_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22172_o = n21962_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22173_o = n21975_o[3];
  assign n22174_o = n21979_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22175_o = n21985_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22176_o = n22090_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22177_o = n22068_o;
      13'b0100000000000: n22177_o = n22015_o;
      13'b0010000000000: n22177_o = n22175_o;
      13'b0001000000000: n22177_o = n22174_o;
      13'b0000100000000: n22177_o = n22173_o;
      13'b0000010000000: n22177_o = n22172_o;
      13'b0000001000000: n22177_o = n22171_o;
      13'b0000000100000: n22177_o = n22170_o;
      13'b0000000010000: n22177_o = n22169_o;
      13'b0000000001000: n22177_o = n22168_o;
      13'b0000000000100: n22177_o = n22167_o;
      13'b0000000000010: n22177_o = n22166_o;
      13'b0000000000001: n22177_o = n22165_o;
      default: n22177_o = n22176_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22178_o = n21913_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22179_o = n21924_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22180_o = n21931_o[5];
  assign n22181_o = n21935_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22182_o = n21948_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22183_o = n21952_o[7];
  assign n22184_o = n21958_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22185_o = n21962_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22186_o = n21975_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n22187_o = n21979_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22188_o = n21985_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22189_o = n22090_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22190_o = n22070_o;
      13'b0100000000000: n22190_o = n22019_o;
      13'b0010000000000: n22190_o = n22188_o;
      13'b0001000000000: n22190_o = n22187_o;
      13'b0000100000000: n22190_o = n22186_o;
      13'b0000010000000: n22190_o = n22185_o;
      13'b0000001000000: n22190_o = n22184_o;
      13'b0000000100000: n22190_o = n22183_o;
      13'b0000000010000: n22190_o = n22182_o;
      13'b0000000001000: n22190_o = n22181_o;
      13'b0000000000100: n22190_o = n22180_o;
      13'b0000000000010: n22190_o = n22179_o;
      13'b0000000000001: n22190_o = n22178_o;
      default: n22190_o = n22189_o;
    endcase
  assign n22191_o = n21913_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22192_o = n21924_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22193_o = n21931_o[6];
  assign n22194_o = n21935_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22195_o = n21948_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22196_o = n21952_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22197_o = n21958_o[6];
  assign n22198_o = n21962_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22199_o = n21975_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22200_o = n21979_o[8];
  assign n22201_o = n21985_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22202_o = n22090_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22203_o = n22072_o;
      13'b0100000000000: n22203_o = n22023_o;
      13'b0010000000000: n22203_o = n22201_o;
      13'b0001000000000: n22203_o = n22200_o;
      13'b0000100000000: n22203_o = n22199_o;
      13'b0000010000000: n22203_o = n22198_o;
      13'b0000001000000: n22203_o = n22197_o;
      13'b0000000100000: n22203_o = n22196_o;
      13'b0000000010000: n22203_o = n22195_o;
      13'b0000000001000: n22203_o = n22194_o;
      13'b0000000000100: n22203_o = n22193_o;
      13'b0000000000010: n22203_o = n22192_o;
      13'b0000000000001: n22203_o = n22191_o;
      default: n22203_o = n22202_o;
    endcase
  assign n22204_o = n21913_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22205_o = n21924_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22206_o = n21931_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22207_o = n21935_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n22208_o = n21948_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22209_o = n21952_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22210_o = n21958_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n22211_o = n21962_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22212_o = n21975_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22213_o = n21979_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22214_o = n21985_o[7];
  assign n22215_o = n22090_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22216_o = n22074_o;
      13'b0100000000000: n22216_o = n22027_o;
      13'b0010000000000: n22216_o = n22214_o;
      13'b0001000000000: n22216_o = n22213_o;
      13'b0000100000000: n22216_o = n22212_o;
      13'b0000010000000: n22216_o = n22211_o;
      13'b0000001000000: n22216_o = n22210_o;
      13'b0000000100000: n22216_o = n22209_o;
      13'b0000000010000: n22216_o = n22208_o;
      13'b0000000001000: n22216_o = n22207_o;
      13'b0000000000100: n22216_o = n22206_o;
      13'b0000000000010: n22216_o = n22205_o;
      13'b0000000000001: n22216_o = n22204_o;
      default: n22216_o = n22215_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22217_o = n21913_o[9];
  assign n22218_o = n21924_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22219_o = n21931_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22220_o = n21939_o[0];
  assign n22221_o = n21948_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22222_o = n21952_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22223_o = n21958_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22224_o = n21966_o[0];
  assign n22225_o = n21975_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22226_o = n21979_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22227_o = n21985_o[8];
  assign n22228_o = n22090_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22229_o = n22076_o;
      13'b0100000000000: n22229_o = n22031_o;
      13'b0010000000000: n22229_o = n22227_o;
      13'b0001000000000: n22229_o = n22226_o;
      13'b0000100000000: n22229_o = n22225_o;
      13'b0000010000000: n22229_o = n22224_o;
      13'b0000001000000: n22229_o = n22223_o;
      13'b0000000100000: n22229_o = n22222_o;
      13'b0000000010000: n22229_o = n22221_o;
      13'b0000000001000: n22229_o = n22220_o;
      13'b0000000000100: n22229_o = n22219_o;
      13'b0000000000010: n22229_o = n22218_o;
      13'b0000000000001: n22229_o = n22217_o;
      default: n22229_o = n22228_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22230_o = n21913_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22231_o = n21924_o[9];
  assign n22232_o = n21931_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22233_o = n21939_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22234_o = n21948_o[8];
  assign n22235_o = n21952_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22236_o = n21958_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22237_o = n21966_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n22238_o = n21975_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22239_o = n21979_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22240_o = n21985_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22241_o = n22090_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22242_o = n22078_o;
      13'b0100000000000: n22242_o = n22035_o;
      13'b0010000000000: n22242_o = n22240_o;
      13'b0001000000000: n22242_o = n22239_o;
      13'b0000100000000: n22242_o = n22238_o;
      13'b0000010000000: n22242_o = n22237_o;
      13'b0000001000000: n22242_o = n22236_o;
      13'b0000000100000: n22242_o = n22235_o;
      13'b0000000010000: n22242_o = n22234_o;
      13'b0000000001000: n22242_o = n22233_o;
      13'b0000000000100: n22242_o = n22232_o;
      13'b0000000000010: n22242_o = n22231_o;
      13'b0000000000001: n22242_o = n22230_o;
      default: n22242_o = n22241_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22243_o = n21913_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22244_o = n21924_o[10];
  assign n22245_o = n21931_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22246_o = n21939_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22247_o = n21948_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22248_o = n21952_o[12];
  assign n22249_o = n21958_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22250_o = n21966_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22251_o = n21975_o[9];
  assign n22252_o = n21979_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22253_o = n21985_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22254_o = n22090_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22255_o = n22080_o;
      13'b0100000000000: n22255_o = n22039_o;
      13'b0010000000000: n22255_o = n22253_o;
      13'b0001000000000: n22255_o = n22252_o;
      13'b0000100000000: n22255_o = n22251_o;
      13'b0000010000000: n22255_o = n22250_o;
      13'b0000001000000: n22255_o = n22249_o;
      13'b0000000100000: n22255_o = n22248_o;
      13'b0000000010000: n22255_o = n22247_o;
      13'b0000000001000: n22255_o = n22246_o;
      13'b0000000000100: n22255_o = n22245_o;
      13'b0000000000010: n22255_o = n22244_o;
      13'b0000000000001: n22255_o = n22243_o;
      default: n22255_o = n22254_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22256_o = n21913_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22257_o = n21924_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22258_o = n21931_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n22259_o = n21939_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22260_o = n21948_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22261_o = n21952_o[13];
  assign n22262_o = n21958_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22263_o = n21966_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22264_o = n21975_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22265_o = n21979_o[13];
  assign n22266_o = n21985_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22267_o = n22090_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22268_o = n22082_o;
      13'b0100000000000: n22268_o = n22043_o;
      13'b0010000000000: n22268_o = n22266_o;
      13'b0001000000000: n22268_o = n22265_o;
      13'b0000100000000: n22268_o = n22264_o;
      13'b0000010000000: n22268_o = n22263_o;
      13'b0000001000000: n22268_o = n22262_o;
      13'b0000000100000: n22268_o = n22261_o;
      13'b0000000010000: n22268_o = n22260_o;
      13'b0000000001000: n22268_o = n22259_o;
      13'b0000000000100: n22268_o = n22258_o;
      13'b0000000000010: n22268_o = n22257_o;
      13'b0000000000001: n22268_o = n22256_o;
      default: n22268_o = n22267_o;
    endcase
  assign n22269_o = n21913_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22270_o = n21924_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22271_o = n21931_o[12];
  assign n22272_o = n21939_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22273_o = n21948_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22274_o = n21952_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22275_o = n21958_o[12];
  assign n22276_o = n21966_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22277_o = n21975_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22278_o = n21979_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n22279_o = n21985_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22280_o = n22090_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22281_o = n22084_o;
      13'b0100000000000: n22281_o = n22047_o;
      13'b0010000000000: n22281_o = n22279_o;
      13'b0001000000000: n22281_o = n22278_o;
      13'b0000100000000: n22281_o = n22277_o;
      13'b0000010000000: n22281_o = n22276_o;
      13'b0000001000000: n22281_o = n22275_o;
      13'b0000000100000: n22281_o = n22274_o;
      13'b0000000010000: n22281_o = n22273_o;
      13'b0000000001000: n22281_o = n22272_o;
      13'b0000000000100: n22281_o = n22271_o;
      13'b0000000000010: n22281_o = n22270_o;
      13'b0000000000001: n22281_o = n22269_o;
      default: n22281_o = n22280_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22282_o = n21913_o[14];
  assign n22283_o = n21924_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22284_o = n21931_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22285_o = n21948_o[12];
  assign n22286_o = n21952_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22287_o = n21958_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22288_o = n21975_o[12];
  assign n22289_o = n21979_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22290_o = n21985_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22291_o = n22090_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22292_o = n22086_o;
      13'b0100000000000: n22292_o = n22051_o;
      13'b0010000000000: n22292_o = n22290_o;
      13'b0001000000000: n22292_o = n22289_o;
      13'b0000100000000: n22292_o = n22288_o;
      13'b0000010000000: n22292_o = n21964_o;
      13'b0000001000000: n22292_o = n22287_o;
      13'b0000000100000: n22292_o = n22286_o;
      13'b0000000010000: n22292_o = n22285_o;
      13'b0000000001000: n22292_o = n21937_o;
      13'b0000000000100: n22292_o = n22284_o;
      13'b0000000000010: n22292_o = n22283_o;
      13'b0000000000001: n22292_o = n22282_o;
      default: n22292_o = n22291_o;
    endcase
  assign n22293_o = n21913_o[19:15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22294_o = n21924_o[18:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22295_o = n21931_o[18:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n22296_o = n21948_o[17:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22297_o = n21953_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22298_o = n21958_o[18:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22299_o = n21975_o[17:13];
  assign n22300_o = n21980_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22301_o = n21985_o[18:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22302_o = n22052_o[4:0];
  assign n22303_o = n22087_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22304_o = n22090_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22305_o = n22303_o;
      13'b0100000000000: n22305_o = n22302_o;
      13'b0010000000000: n22305_o = n22301_o;
      13'b0001000000000: n22305_o = n22300_o;
      13'b0000100000000: n22305_o = n22299_o;
      13'b0000010000000: n22305_o = n21967_o;
      13'b0000001000000: n22305_o = n22298_o;
      13'b0000000100000: n22305_o = n22297_o;
      13'b0000000010000: n22305_o = n22296_o;
      13'b0000000001000: n22305_o = n21940_o;
      13'b0000000000100: n22305_o = n22295_o;
      13'b0000000000010: n22305_o = n22294_o;
      13'b0000000000001: n22305_o = n22293_o;
      default: n22305_o = n22304_o;
    endcase
  assign n22306_o = n21913_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22307_o = n21924_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22308_o = n21931_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22309_o = n21948_o[18];
  assign n22310_o = n21953_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22311_o = n21958_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22312_o = n21975_o[18];
  assign n22313_o = n21980_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22314_o = n21985_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22315_o = n22052_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22316_o = n22087_o[5];
  assign n22317_o = n22090_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22318_o = n22316_o;
      13'b0100000000000: n22318_o = n22315_o;
      13'b0010000000000: n22318_o = n22314_o;
      13'b0001000000000: n22318_o = n22313_o;
      13'b0000100000000: n22318_o = n22312_o;
      13'b0000010000000: n22318_o = n21969_o;
      13'b0000001000000: n22318_o = n22311_o;
      13'b0000000100000: n22318_o = n22310_o;
      13'b0000000010000: n22318_o = n22309_o;
      13'b0000000001000: n22318_o = n21942_o;
      13'b0000000000100: n22318_o = n22308_o;
      13'b0000000000010: n22318_o = n22307_o;
      13'b0000000000001: n22318_o = n22306_o;
      default: n22318_o = n22317_o;
    endcase
  assign n22319_o = n21913_o[30:21];
  assign n22320_o = n21924_o[29:20];
  assign n22321_o = n21931_o[29:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:95:14  */
  assign n22322_o = n21948_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:614:14  */
  assign n22323_o = n21953_o[15:6];
  assign n22324_o = n21958_o[29:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:577:12  */
  assign n22325_o = n21975_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:577:12  */
  assign n22326_o = n21980_o[15:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:99:14  */
  assign n22327_o = n21985_o[29:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:577:12  */
  assign n22328_o = n22052_o[15:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22329_o = n22087_o[15:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:104:14  */
  assign n22330_o = n22090_o[31:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22091_o)
      13'b1000000000000: n22331_o = n22329_o;
      13'b0100000000000: n22331_o = n22328_o;
      13'b0010000000000: n22331_o = n22327_o;
      13'b0001000000000: n22331_o = n22326_o;
      13'b0000100000000: n22331_o = n22325_o;
      13'b0000010000000: n22331_o = n21970_o;
      13'b0000001000000: n22331_o = n22324_o;
      13'b0000000100000: n22331_o = n22323_o;
      13'b0000000010000: n22331_o = n22322_o;
      13'b0000000001000: n22331_o = n21943_o;
      13'b0000000000100: n22331_o = n22321_o;
      13'b0000000000010: n22331_o = n22320_o;
      13'b0000000000001: n22331_o = n22319_o;
      default: n22331_o = n22330_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22332_o = {n22331_o, n22318_o, n22305_o, n22292_o, n22281_o, n22268_o, n22255_o, n22242_o, n22229_o, n22216_o, n22203_o, n22190_o, n22177_o, n22164_o, n22151_o, n22138_o, n22125_o, n22112_o, n22101_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:90:3  */
  assign n22333_o = n22340_q[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:552:7  */
  assign n22334_o = n21909_o ? n22332_o : n22333_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22335_o = {n21908_o, n22334_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22337_o = {1'b0, 32'b00000000000000000000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:549:5  */
  always @(posedge clk_i or posedge n21902_o)
    if (n21902_o)
      n22340_q <= n22337_o;
    else
      n22340_q <= n22335_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:546:5  */
  assign n22341_o = {hibi_dma_gpio_dir, n21899_o, n21893_o, n21856_o, n21855_o, n21854_o, n21853_o, n21852_o, n21851_o, n21850_o, n21849_o, n21848_o, n21847_o, n21846_o, n21845_o, n21844_o, n21843_o, n21842_o, n21841_o, n21839_o, n21833_o, hibi_dma_trigger_mask1, n21827_o, n21821_o, hibi_dma_hibi_addr1, n21799_o, n21793_o, hibi_dma_mem_addr1, n21771_o, n21765_o, hibi_dma_cfg1, n21743_o, n21737_o, hibi_dma_trigger_mask0, n21711_o, n21705_o, hibi_dma_hibi_addr0, n21683_o, n21677_o, hibi_dma_mem_addr0, n21655_o, n21649_o, hibi_dma_cfg0, n21627_o, n21621_o, n21596_o, n21595_o, n21593_o, n21587_o, n21581_o, n21575_o, hibi_dma_ctrl, n21569_o, n21563_o};
endmodule


module hibi_dma_fsl
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  sel_i,
   input  fsl_req_i_blocking,
   input  fsl_req_i_ctrl,
   input  fsl_req_i_wr,
   input  fsl_req_i_rd,
   input  [31:0] fsl_req_i_data,
   input  [21:0] gif_rsp_i_rdata,
   input  gif_rsp_i_ack,
   input  [3:0] dma_status_i,
   output [31:0] fsl_rsp_o_rdata,
   output fsl_rsp_o_valid,
   output fsl_rsp_o_wait_req,
   output [4:0] gif_req_o_addr,
   output [21:0] gif_req_o_wdata,
   output gif_req_o_wr,
   output gif_req_o_rd);
  wire [35:0] n21282_o;
  wire [31:0] n21284_o;
  wire n21285_o;
  wire n21286_o;
  wire [4:0] n21288_o;
  wire [21:0] n21289_o;
  wire n21290_o;
  wire n21291_o;
  wire [22:0] n21292_o;
  wire [63:0] r;
  wire [63:0] rin;
  wire [27:0] n21298_o;
  wire [33:0] n21300_o;
  wire [63:0] n21301_o;
  wire n21302_o;
  wire n21303_o;
  wire n21304_o;
  wire n21305_o;
  wire n21307_o;
  wire n21308_o;
  wire n21309_o;
  wire [4:0] n21310_o;
  wire [4:0] n21311_o;
  wire [4:0] n21312_o;
  wire n21314_o;
  wire [21:0] n21315_o;
  wire n21316_o;
  wire n21317_o;
  wire n21318_o;
  wire n21319_o;
  wire [21:0] n21320_o;
  wire [63:0] n21321_o;
  wire n21322_o;
  wire [22:0] n21323_o;
  wire [22:0] n21324_o;
  wire [22:0] n21325_o;
  wire [22:0] n21326_o;
  wire [22:0] n21327_o;
  wire n21328_o;
  wire n21329_o;
  wire n21330_o;
  wire [4:0] n21331_o;
  wire [63:0] n21332_o;
  wire n21333_o;
  wire [4:0] n21334_o;
  wire n21335_o;
  wire n21336_o;
  wire n21337_o;
  wire n21338_o;
  wire n21339_o;
  wire n21340_o;
  wire n21341_o;
  wire n21342_o;
  wire n21343_o;
  wire n21344_o;
  wire n21345_o;
  wire n21346_o;
  wire n21347_o;
  wire n21348_o;
  wire n21349_o;
  wire [21:0] n21350_o;
  wire [31:0] n21351_o;
  wire [31:0] n21352_o;
  wire [31:0] n21353_o;
  wire [28:0] n21354_o;
  wire [4:0] n21355_o;
  wire n21357_o;
  wire [3:0] n21358_o;
  wire n21360_o;
  wire n21363_o;
  wire n21364_o;
  wire [3:0] n21365_o;
  wire n21367_o;
  wire n21369_o;
  wire n21370_o;
  wire n21372_o;
  wire [1:0] n21373_o;
  wire [1:0] n21374_o;
  wire [1:0] n21375_o;
  wire [33:0] n21376_o;
  wire [3:0] n21378_o;
  wire n21380_o;
  wire [1:0] n21383_o;
  wire [1:0] n21384_o;
  wire [1:0] n21385_o;
  wire [1:0] n21386_o;
  wire [1:0] n21387_o;
  wire [31:0] n21388_o;
  wire [31:0] n21389_o;
  wire [31:0] n21390_o;
  wire [28:0] n21391_o;
  wire [33:0] n21392_o;
  wire [63:0] n21393_o;
  wire n21398_o;
  wire [63:0] n21401_o;
  wire [63:0] n21407_o;
  reg [63:0] n21408_q;
  assign fsl_rsp_o_rdata = n21284_o;
  assign fsl_rsp_o_valid = n21285_o;
  assign fsl_rsp_o_wait_req = n21286_o;
  assign gif_req_o_addr = n21288_o;
  assign gif_req_o_wdata = n21289_o;
  assign gif_req_o_wr = n21290_o;
  assign gif_req_o_rd = n21291_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:198:24  */
  assign n21282_o = {fsl_req_i_data, fsl_req_i_rd, fsl_req_i_wr, fsl_req_i_ctrl, fsl_req_i_blocking};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:182:29  */
  assign n21284_o = n21392_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:180:29  */
  assign n21285_o = n21392_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:178:29  */
  assign n21286_o = n21392_o[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:162:24  */
  assign n21288_o = n21391_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:159:24  */
  assign n21289_o = n21391_o[26:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:166:24  */
  assign n21290_o = n21391_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:139:22  */
  assign n21291_o = n21391_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:138:22  */
  assign n21292_o = {gif_rsp_i_ack, gif_rsp_i_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:39:10  */
  assign r = n21408_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:39:13  */
  assign rin = n21393_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:57:5  */
  assign n21298_o = r[27:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:53:5  */
  assign n21300_o = r[63:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:51:5  */
  assign n21301_o = {n21300_o, 1'b0, 1'b0, n21298_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:55:34  */
  assign n21302_o = n21301_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:55:28  */
  assign n21303_o = ~n21302_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:45:5  */
  assign n21304_o = r[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:54:5  */
  assign n21305_o = sel_i ? n21303_o : n21304_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:59:20  */
  assign n21307_o = n21282_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:59:43  */
  assign n21308_o = n21282_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:59:29  */
  assign n21309_o = n21307_o & n21308_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:60:42  */
  assign n21310_o = n21282_o[8:4];
  assign n21311_o = r[5:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:58:5  */
  assign n21312_o = n21314_o ? n21310_o : n21311_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:58:5  */
  assign n21314_o = sel_i & n21309_o;
  assign n21315_o = r[27:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:65:20  */
  assign n21316_o = n21282_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:65:43  */
  assign n21317_o = n21282_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:65:48  */
  assign n21318_o = ~n21317_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:65:29  */
  assign n21319_o = n21316_o & n21318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:66:42  */
  assign n21320_o = n21282_o[25:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:57:12  */
  assign n21321_o = {n21300_o, 1'b0, 1'b0, n21320_o, n21312_o, n21305_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:67:30  */
  assign n21322_o = n21321_o[0];
  assign n21323_o = {n21322_o, n21320_o};
  assign n21324_o = {1'b0, n21315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:65:7  */
  assign n21325_o = n21319_o ? n21323_o : n21324_o;
  assign n21326_o = {1'b0, n21315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:64:5  */
  assign n21327_o = sel_i ? n21325_o : n21326_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:72:20  */
  assign n21328_o = n21282_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:72:43  */
  assign n21329_o = n21282_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:72:29  */
  assign n21330_o = n21328_o & n21329_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:73:42  */
  assign n21331_o = n21282_o[8:4];
  assign n21332_o = {n21300_o, 1'b0, n21327_o, n21331_o, n21305_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:74:30  */
  assign n21333_o = n21332_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:71:5  */
  assign n21334_o = n21336_o ? n21331_o : n21312_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:71:5  */
  assign n21335_o = n21337_o ? n21333_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:71:5  */
  assign n21336_o = sel_i & n21330_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:71:5  */
  assign n21337_o = sel_i & n21330_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:32  */
  assign n21338_o = dma_status_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:36  */
  assign n21339_o = n21338_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:32  */
  assign n21340_o = dma_status_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:36  */
  assign n21341_o = n21340_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:32  */
  assign n21342_o = dma_status_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:36  */
  assign n21343_o = n21342_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:32  */
  assign n21344_o = dma_status_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:36  */
  assign n21345_o = n21344_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:86:20  */
  assign n21346_o = n21282_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:86:43  */
  assign n21347_o = n21282_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:86:48  */
  assign n21348_o = ~n21347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:86:29  */
  assign n21349_o = n21346_o & n21348_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:87:72  */
  assign n21350_o = n21292_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:87:46  */
  assign n21351_o = {10'b0, n21350_o};  //  uext
  assign n21352_o = r[61:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:86:7  */
  assign n21353_o = n21349_o ? n21351_o : n21352_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:90:12  */
  assign n21354_o = r[29:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:90:20  */
  assign n21355_o = n21354_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:90:25  */
  assign n21357_o = n21355_o == 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:64:14  */
  assign n21358_o = {n21345_o, n21343_o, n21341_o, n21339_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:91:19  */
  assign n21360_o = n21358_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:91:9  */
  assign n21363_o = n21360_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:97:22  */
  assign n21364_o = n21282_o[0];
  assign n21365_o = {n21345_o, n21343_o, n21341_o, n21339_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:98:21  */
  assign n21367_o = n21365_o != 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:57:12  */
  assign n21369_o = r[63];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:97:9  */
  assign n21370_o = n21372_o ? 1'b1 : n21369_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:97:9  */
  assign n21372_o = n21364_o & n21367_o;
  assign n21373_o = {n21370_o, n21363_o};
  assign n21374_o = r[63:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:90:7  */
  assign n21375_o = n21357_o ? n21373_o : n21374_o;
  assign n21376_o = {n21375_o, n21353_o};
  assign n21378_o = {n21345_o, n21343_o, n21341_o, n21339_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:105:15  */
  assign n21380_o = n21378_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:253:14  */
  assign n21383_o = {1'b0, 1'b1};
  assign n21384_o = n21376_o[33:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:252:14  */
  assign n21385_o = r[63:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:85:5  */
  assign n21386_o = sel_i ? n21384_o : n21385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:105:5  */
  assign n21387_o = n21380_o ? n21383_o : n21386_o;
  assign n21388_o = n21376_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:250:14  */
  assign n21389_o = r[61:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:85:5  */
  assign n21390_o = sel_i ? n21388_o : n21389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:113:20  */
  assign n21391_o = r[29:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:114:20  */
  assign n21392_o = r[63:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:18:12  */
  assign n21393_o = {n21387_o, n21390_o, n21335_o, n21327_o, n21334_o, n21305_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:124:18  */
  assign n21398_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:128:9  */
  assign n21401_o = init_i ? 64'b0000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:126:5  */
  assign n21407_o = en_i ? n21401_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:126:5  */
  always @(posedge clk_i or posedge n21398_o)
    if (n21398_o)
      n21408_q <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    else
      n21408_q <= n21407_o;
endmodule

module hibi_dma_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [4:0] ext_gif_req_i_addr,
   input  [21:0] ext_gif_req_i_wdata,
   input  ext_gif_req_i_wr,
   input  ext_gif_req_i_rd,
   input  [15:0] gpio_i_xr,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [21:0] ext_gif_rsp_o_rdata,
   output ext_gif_rsp_o_ack,
   output [1:0] gpio_o_c,
   output [15:0] gpio_o_xw,
   output [1:0] gpio_dir_o_c,
   output [15:0] gpio_dir_o_rw,
   output [15:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re,
   output [3:0] status_o);
  wire [28:0] n21008_o;
  wire [21:0] n21010_o;
  wire n21011_o;
  wire [1:0] n21013_o;
  wire [15:0] n21014_o;
  wire [1:0] n21016_o;
  wire [15:0] n21017_o;
  wire [15:0] n21019_o;
  wire n21020_o;
  wire n21021_o;
  wire [31:0] n21022_o;
  wire n21024_o;
  wire [31:0] n21025_o;
  wire [4:0] n21026_o;
  wire n21027_o;
  wire [1:0] n21028_o;
  wire n21030_o;
  wire [39:0] n21031_o;
  wire n21033_o;
  wire [31:0] n21034_o;
  wire [4:0] n21035_o;
  wire n21036_o;
  wire [1:0] n21037_o;
  wire n21039_o;
  wire [39:0] n21040_o;
  wire [22:0] regifi0_gif_rsp;
  wire [290:0] regifi0_reg2logic;
  wire [28:0] ctrli0_gif_req;
  wire [19:0] logic2reg;
  wire [22:0] muxi0_m0_gif_rsp;
  wire [28:0] muxi0_gif_req;
  wire [15:0] chain_mask;
  wire [3:0] chain_trigger;
  wire [3:0] chain_start;
  wire [3:0] chain_busy;
  wire [3:0] chaini0_start;
  wire [3:0] chaini0_trigger;
  wire dma_en;
  wire dma_init;
  wire [195:0] dma_cfg;
  wire [3:0] dma_ctrl;
  wire [3:0] dmai0_status;
  wire [21:0] regifi0_gif_rsp_o_rdata;
  wire regifi0_gif_rsp_o_ack;
  wire [2:0] regifi0_reg2logic_o_hibi_dma_ctrl;
  wire [1:0] regifi0_reg2logic_o_hibi_dma_status;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg0;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_mem_addr0;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr0;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask0;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg1;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_mem_addr1;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr1;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask1;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg2;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_mem_addr2;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr2;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask2;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg3;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_mem_addr3;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr3;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask3;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_gpio;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_gpio_dir;
  wire [4:0] n21042_o;
  wire [21:0] n21043_o;
  wire n21044_o;
  wire n21045_o;
  wire [22:0] n21046_o;
  wire [3:0] n21048_o;
  wire [15:0] n21049_o;
  wire [290:0] n21050_o;
  wire [5:0] n21052_o;
  wire [3:0] n21053_o;
  wire [3:0] n21054_o;
  wire [5:0] n21055_o;
  wire [1:0] n21056_o;
  wire n21057_o;
  wire [5:0] n21058_o;
  wire [3:0] n21059_o;
  wire n21060_o;
  wire n21061_o;
  wire n21062_o;
  wire n21063_o;
  wire [5:0] n21064_o;
  wire [3:0] n21065_o;
  wire [3:0] n21066_o;
  wire [5:0] n21067_o;
  wire [1:0] n21068_o;
  wire n21069_o;
  wire [5:0] n21070_o;
  wire [3:0] n21071_o;
  wire n21072_o;
  wire n21073_o;
  wire n21074_o;
  wire n21075_o;
  wire [5:0] n21076_o;
  wire [3:0] n21077_o;
  wire [3:0] n21078_o;
  wire [5:0] n21079_o;
  wire [1:0] n21080_o;
  wire n21081_o;
  wire [5:0] n21082_o;
  wire [3:0] n21083_o;
  wire n21084_o;
  wire n21085_o;
  wire n21086_o;
  wire n21087_o;
  wire [5:0] n21088_o;
  wire [3:0] n21089_o;
  wire [3:0] n21090_o;
  wire [5:0] n21091_o;
  wire [1:0] n21092_o;
  wire n21093_o;
  wire [5:0] n21094_o;
  wire [3:0] n21095_o;
  wire n21096_o;
  wire n21097_o;
  wire n21098_o;
  wire n21099_o;
  wire n21100_o;
  wire chaini0_n1_trigi0_trigger_o;
  wire chaini0_n1_trigi0_start_o;
  wire n21101_o;
  wire n21102_o;
  wire [3:0] n21103_o;
  wire n21106_o;
  wire chaini0_n2_trigi0_trigger_o;
  wire chaini0_n2_trigi0_start_o;
  wire n21107_o;
  wire n21108_o;
  wire [3:0] n21109_o;
  wire n21112_o;
  wire chaini0_n3_trigi0_trigger_o;
  wire chaini0_n3_trigi0_start_o;
  wire n21113_o;
  wire n21114_o;
  wire [3:0] n21115_o;
  wire n21118_o;
  wire chaini0_n4_trigi0_trigger_o;
  wire chaini0_n4_trigi0_start_o;
  wire n21119_o;
  wire n21120_o;
  wire [3:0] n21121_o;
  wire [3:0] dmai0_status_o;
  wire [15:0] dmai0_mem_req_o_adr;
  wire dmai0_mem_req_o_we;
  wire dmai0_mem_req_o_ena;
  wire [31:0] dmai0_mem_req_o_dat;
  wire dmai0_agent_txreq_o_av;
  wire [31:0] dmai0_agent_txreq_o_data;
  wire [4:0] dmai0_agent_txreq_o_comm;
  wire dmai0_agent_txreq_o_we;
  wire dmai0_agent_rxreq_o_re;
  wire [49:0] n21125_o;
  wire [31:0] n21127_o;
  wire [38:0] n21128_o;
  wire n21130_o;
  wire n21131_o;
  wire n21133_o;
  wire [31:0] n21134_o;
  wire [4:0] n21135_o;
  wire n21136_o;
  wire n21137_o;
  wire [4:0] ctrli0_gif_req_o_addr;
  wire [21:0] ctrli0_gif_req_o_wdata;
  wire ctrli0_gif_req_o_wr;
  wire ctrli0_gif_req_o_rd;
  wire ctrli0_agent_msg_txreq_o_av;
  wire [31:0] ctrli0_agent_msg_txreq_o_data;
  wire [4:0] ctrli0_agent_msg_txreq_o_comm;
  wire ctrli0_agent_msg_txreq_o_we;
  wire ctrli0_agent_msg_rxreq_o_re;
  wire [28:0] n21138_o;
  wire [21:0] n21140_o;
  wire n21141_o;
  wire [38:0] n21142_o;
  wire n21144_o;
  wire n21145_o;
  wire n21147_o;
  wire [31:0] n21148_o;
  wire [4:0] n21149_o;
  wire n21150_o;
  wire n21151_o;
  wire [21:0] muxi0_m0_gif_rsp_o_rdata;
  wire muxi0_m0_gif_rsp_o_ack;
  wire [21:0] muxi0_m1_gif_rsp_o_rdata;
  wire muxi0_m1_gif_rsp_o_ack;
  wire [4:0] muxi0_mux_gif_req_o_addr;
  wire [21:0] muxi0_mux_gif_req_o_wdata;
  wire muxi0_mux_gif_req_o_wr;
  wire muxi0_mux_gif_req_o_rd;
  wire [4:0] n21152_o;
  wire [21:0] n21153_o;
  wire n21154_o;
  wire n21155_o;
  wire [22:0] n21156_o;
  wire [4:0] n21158_o;
  wire [21:0] n21159_o;
  wire n21160_o;
  wire n21161_o;
  wire [22:0] n21162_o;
  wire [28:0] n21164_o;
  wire [21:0] n21166_o;
  wire n21167_o;
  wire n21168_o;
  wire n21169_o;
  wire n21170_o;
  wire [17:0] n21171_o;
  wire [15:0] n21172_o;
  wire [15:0] n21173_o;
  wire [17:0] n21174_o;
  wire [15:0] n21175_o;
  wire [15:0] n21176_o;
  wire [18:0] n21177_o;
  wire [16:0] n21178_o;
  wire [9:0] n21179_o;
  wire [18:0] n21180_o;
  wire [16:0] n21181_o;
  wire n21182_o;
  wire [18:0] n21183_o;
  wire [16:0] n21184_o;
  wire n21185_o;
  wire [18:0] n21186_o;
  wire [16:0] n21187_o;
  wire [4:0] n21188_o;
  wire n21189_o;
  wire n21190_o;
  wire n21191_o;
  wire [17:0] n21192_o;
  wire [15:0] n21193_o;
  wire [15:0] n21194_o;
  wire [17:0] n21195_o;
  wire [15:0] n21196_o;
  wire [15:0] n21197_o;
  wire [18:0] n21198_o;
  wire [16:0] n21199_o;
  wire [9:0] n21200_o;
  wire [18:0] n21201_o;
  wire [16:0] n21202_o;
  wire n21203_o;
  wire [18:0] n21204_o;
  wire [16:0] n21205_o;
  wire n21206_o;
  wire [18:0] n21207_o;
  wire [16:0] n21208_o;
  wire [4:0] n21209_o;
  wire n21210_o;
  wire n21211_o;
  wire n21212_o;
  wire [17:0] n21213_o;
  wire [15:0] n21214_o;
  wire [15:0] n21215_o;
  wire [17:0] n21216_o;
  wire [15:0] n21217_o;
  wire [15:0] n21218_o;
  wire [18:0] n21219_o;
  wire [16:0] n21220_o;
  wire [9:0] n21221_o;
  wire [18:0] n21222_o;
  wire [16:0] n21223_o;
  wire n21224_o;
  wire [18:0] n21225_o;
  wire [16:0] n21226_o;
  wire n21227_o;
  wire [18:0] n21228_o;
  wire [16:0] n21229_o;
  wire [4:0] n21230_o;
  wire n21231_o;
  wire n21232_o;
  wire n21233_o;
  wire [17:0] n21234_o;
  wire [15:0] n21235_o;
  wire [15:0] n21236_o;
  wire [17:0] n21237_o;
  wire [15:0] n21238_o;
  wire [15:0] n21239_o;
  wire [18:0] n21240_o;
  wire [16:0] n21241_o;
  wire [9:0] n21242_o;
  wire [18:0] n21243_o;
  wire [16:0] n21244_o;
  wire n21245_o;
  wire [18:0] n21246_o;
  wire [16:0] n21247_o;
  wire n21248_o;
  wire [18:0] n21249_o;
  wire [16:0] n21250_o;
  wire [4:0] n21251_o;
  wire [17:0] n21252_o;
  wire [17:0] n21253_o;
  wire n21255_o;
  wire [2:0] n21257_o;
  wire n21258_o;
  wire n21259_o;
  reg n21264_q;
  wire [2:0] n21266_o;
  wire n21267_o;
  wire n21268_o;
  wire n21269_o;
  wire n21270_o;
  wire n21271_o;
  wire [19:0] n21273_o;
  wire [15:0] n21274_o;
  wire [3:0] n21275_o;
  wire [3:0] n21276_o;
  wire [3:0] n21277_o;
  wire [3:0] n21278_o;
  wire [3:0] n21279_o;
  wire [195:0] n21280_o;
  wire [3:0] n21281_o;
  assign ext_gif_rsp_o_rdata = n21010_o;
  assign ext_gif_rsp_o_ack = n21011_o;
  assign gpio_o_c = n21013_o;
  assign gpio_o_xw = n21014_o;
  assign gpio_dir_o_c = n21016_o;
  assign gpio_dir_o_rw = n21017_o;
  assign mem_req_o_adr = n21019_o;
  assign mem_req_o_we = n21020_o;
  assign mem_req_o_ena = n21021_o;
  assign mem_req_o_dat = n21022_o;
  assign agent_txreq_o_av = n21024_o;
  assign agent_txreq_o_data = n21025_o;
  assign agent_txreq_o_comm = n21026_o;
  assign agent_txreq_o_we = n21027_o;
  assign agent_rxreq_o_re = n21030_o;
  assign agent_msg_txreq_o_av = n21033_o;
  assign agent_msg_txreq_o_data = n21034_o;
  assign agent_msg_txreq_o_comm = n21035_o;
  assign agent_msg_txreq_o_we = n21036_o;
  assign agent_msg_rxreq_o_re = n21039_o;
  assign status_o = dmai0_status;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:111:31  */
  assign n21008_o = {ext_gif_req_i_rd, ext_gif_req_i_wr, ext_gif_req_i_wdata, ext_gif_req_i_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:338:14  */
  assign n21010_o = n21162_o[21:0];
  assign n21011_o = n21162_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:18  */
  assign n21013_o = n21252_o[1:0];
  assign n21014_o = n21252_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:62:3  */
  assign n21016_o = n21253_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:63:14  */
  assign n21017_o = n21253_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:369:14  */
  assign n21019_o = n21125_o[15:0];
  assign n21020_o = n21125_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:33:12  */
  assign n21021_o = n21125_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:33:12  */
  assign n21022_o = n21125_o[49:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:33:12  */
  assign n21024_o = n21128_o[0];
  assign n21025_o = n21128_o[32:1];
  assign n21026_o = n21128_o[37:33];
  assign n21027_o = n21128_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:370:14  */
  assign n21028_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:369:14  */
  assign n21030_o = dmai0_agent_rxreq_o_re;
  assign n21031_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:33:12  */
  assign n21033_o = n21142_o[0];
  assign n21034_o = n21142_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:33:12  */
  assign n21035_o = n21142_o[37:33];
  assign n21036_o = n21142_o[38];
  assign n21037_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  assign n21039_o = ctrli0_agent_msg_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:293:14  */
  assign n21040_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:65:10  */
  assign regifi0_gif_rsp = n21046_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:66:10  */
  assign regifi0_reg2logic = n21050_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:68:10  */
  assign ctrli0_gif_req = n21138_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:69:10  */
  assign logic2reg = n21273_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:71:10  */
  assign muxi0_m0_gif_rsp = n21156_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:72:10  */
  assign muxi0_gif_req = n21164_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:75:10  */
  assign chain_mask = n21274_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:76:10  */
  assign chain_trigger = n21275_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:77:10  */
  assign chain_start = n21276_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:78:10  */
  assign chain_busy = n21277_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:79:10  */
  assign chaini0_start = n21278_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:80:10  */
  assign chaini0_trigger = n21279_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:82:10  */
  assign dma_en = n21264_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:83:10  */
  assign dma_init = n21271_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:84:10  */
  assign dma_cfg = n21280_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:85:10  */
  assign dma_ctrl = n21281_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:87:10  */
  assign dmai0_status = dmai0_status_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:93:3  */
  hibi_dma_regfile regifi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .gif_req_i_addr(n21042_o),
    .gif_req_i_wdata(n21043_o),
    .gif_req_i_wr(n21044_o),
    .gif_req_i_rd(n21045_o),
    .logic2reg_i_hibi_dma_status(n21048_o),
    .logic2reg_i_hibi_dma_gpio(n21049_o),
    .gif_rsp_o_rdata(regifi0_gif_rsp_o_rdata),
    .gif_rsp_o_ack(regifi0_gif_rsp_o_ack),
    .reg2logic_o_hibi_dma_ctrl(regifi0_reg2logic_o_hibi_dma_ctrl),
    .reg2logic_o_hibi_dma_status(regifi0_reg2logic_o_hibi_dma_status),
    .reg2logic_o_hibi_dma_trigger(regifi0_reg2logic_o_hibi_dma_trigger),
    .reg2logic_o_hibi_dma_cfg0(regifi0_reg2logic_o_hibi_dma_cfg0),
    .reg2logic_o_hibi_dma_mem_addr0(regifi0_reg2logic_o_hibi_dma_mem_addr0),
    .reg2logic_o_hibi_dma_hibi_addr0(regifi0_reg2logic_o_hibi_dma_hibi_addr0),
    .reg2logic_o_hibi_dma_trigger_mask0(regifi0_reg2logic_o_hibi_dma_trigger_mask0),
    .reg2logic_o_hibi_dma_cfg1(regifi0_reg2logic_o_hibi_dma_cfg1),
    .reg2logic_o_hibi_dma_mem_addr1(regifi0_reg2logic_o_hibi_dma_mem_addr1),
    .reg2logic_o_hibi_dma_hibi_addr1(regifi0_reg2logic_o_hibi_dma_hibi_addr1),
    .reg2logic_o_hibi_dma_trigger_mask1(regifi0_reg2logic_o_hibi_dma_trigger_mask1),
    .reg2logic_o_hibi_dma_cfg2(regifi0_reg2logic_o_hibi_dma_cfg2),
    .reg2logic_o_hibi_dma_mem_addr2(regifi0_reg2logic_o_hibi_dma_mem_addr2),
    .reg2logic_o_hibi_dma_hibi_addr2(regifi0_reg2logic_o_hibi_dma_hibi_addr2),
    .reg2logic_o_hibi_dma_trigger_mask2(regifi0_reg2logic_o_hibi_dma_trigger_mask2),
    .reg2logic_o_hibi_dma_cfg3(regifi0_reg2logic_o_hibi_dma_cfg3),
    .reg2logic_o_hibi_dma_mem_addr3(regifi0_reg2logic_o_hibi_dma_mem_addr3),
    .reg2logic_o_hibi_dma_hibi_addr3(regifi0_reg2logic_o_hibi_dma_hibi_addr3),
    .reg2logic_o_hibi_dma_trigger_mask3(regifi0_reg2logic_o_hibi_dma_trigger_mask3),
    .reg2logic_o_hibi_dma_gpio(regifi0_reg2logic_o_hibi_dma_gpio),
    .reg2logic_o_hibi_dma_gpio_dir(regifi0_reg2logic_o_hibi_dma_gpio_dir));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:324:14  */
  assign n21042_o = muxi0_gif_req[4:0];
  assign n21043_o = muxi0_gif_req[26:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:32:12  */
  assign n21044_o = muxi0_gif_req[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:32:12  */
  assign n21045_o = muxi0_gif_req[28];
  assign n21046_o = {regifi0_gif_rsp_o_ack, regifi0_gif_rsp_o_rdata};
  assign n21048_o = logic2reg[3:0];
  assign n21049_o = logic2reg[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:325:14  */
  assign n21050_o = {regifi0_reg2logic_o_hibi_dma_gpio_dir, regifi0_reg2logic_o_hibi_dma_gpio, regifi0_reg2logic_o_hibi_dma_trigger_mask3, regifi0_reg2logic_o_hibi_dma_hibi_addr3, regifi0_reg2logic_o_hibi_dma_mem_addr3, regifi0_reg2logic_o_hibi_dma_cfg3, regifi0_reg2logic_o_hibi_dma_trigger_mask2, regifi0_reg2logic_o_hibi_dma_hibi_addr2, regifi0_reg2logic_o_hibi_dma_mem_addr2, regifi0_reg2logic_o_hibi_dma_cfg2, regifi0_reg2logic_o_hibi_dma_trigger_mask1, regifi0_reg2logic_o_hibi_dma_hibi_addr1, regifi0_reg2logic_o_hibi_dma_mem_addr1, regifi0_reg2logic_o_hibi_dma_cfg1, regifi0_reg2logic_o_hibi_dma_trigger_mask0, regifi0_reg2logic_o_hibi_dma_hibi_addr0, regifi0_reg2logic_o_hibi_dma_mem_addr0, regifi0_reg2logic_o_hibi_dma_cfg0, regifi0_reg2logic_o_hibi_dma_trigger, regifi0_reg2logic_o_hibi_dma_status, regifi0_reg2logic_o_hibi_dma_ctrl};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:106:43  */
  assign n21052_o = regifi0_reg2logic[71:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:106:66  */
  assign n21053_o = n21052_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:106:69  */
  assign n21054_o = n21053_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:43  */
  assign n21055_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:60  */
  assign n21056_o = n21055_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:62  */
  assign n21057_o = n21056_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:87  */
  assign n21058_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:104  */
  assign n21059_o = n21058_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:107  */
  assign n21060_o = n21059_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:65  */
  assign n21061_o = n21057_o & n21060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:108:37  */
  assign n21062_o = dmai0_status[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:108:41  */
  assign n21063_o = n21062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:110:43  */
  assign n21064_o = regifi0_reg2logic[132:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:110:66  */
  assign n21065_o = n21064_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:110:69  */
  assign n21066_o = n21065_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:43  */
  assign n21067_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:60  */
  assign n21068_o = n21067_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:62  */
  assign n21069_o = n21068_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:87  */
  assign n21070_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:104  */
  assign n21071_o = n21070_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:107  */
  assign n21072_o = n21071_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:65  */
  assign n21073_o = n21069_o & n21072_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:112:37  */
  assign n21074_o = dmai0_status[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:112:41  */
  assign n21075_o = n21074_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:114:43  */
  assign n21076_o = regifi0_reg2logic[193:188];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:114:66  */
  assign n21077_o = n21076_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:114:69  */
  assign n21078_o = n21077_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:43  */
  assign n21079_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:60  */
  assign n21080_o = n21079_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:62  */
  assign n21081_o = n21080_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:87  */
  assign n21082_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:104  */
  assign n21083_o = n21082_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:107  */
  assign n21084_o = n21083_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:65  */
  assign n21085_o = n21081_o & n21084_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:116:37  */
  assign n21086_o = dmai0_status[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:116:41  */
  assign n21087_o = n21086_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:118:43  */
  assign n21088_o = regifi0_reg2logic[254:249];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:118:66  */
  assign n21089_o = n21088_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:118:69  */
  assign n21090_o = n21089_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:43  */
  assign n21091_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:60  */
  assign n21092_o = n21091_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:62  */
  assign n21093_o = n21092_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:87  */
  assign n21094_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:104  */
  assign n21095_o = n21094_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:107  */
  assign n21096_o = n21095_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:65  */
  assign n21097_o = n21093_o & n21096_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:120:37  */
  assign n21098_o = dmai0_status[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:120:41  */
  assign n21099_o = n21098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:123:40  */
  assign n21100_o = chaini0_trigger[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:125:5  */
  hibi_dma_trigger_4 chaini0_n1_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n21101_o),
    .busy_i(n21102_o),
    .trigger_i(chain_trigger),
    .mask_i(n21103_o),
    .trigger_o(chaini0_n1_trigi0_trigger_o),
    .start_o(chaini0_n1_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:134:33  */
  assign n21101_o = chain_start[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:135:32  */
  assign n21102_o = chain_busy[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:137:32  */
  assign n21103_o = chain_mask[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:123:40  */
  assign n21106_o = chaini0_trigger[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:125:5  */
  hibi_dma_trigger_4 chaini0_n2_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n21107_o),
    .busy_i(n21108_o),
    .trigger_i(chain_trigger),
    .mask_i(n21109_o),
    .trigger_o(chaini0_n2_trigi0_trigger_o),
    .start_o(chaini0_n2_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:134:33  */
  assign n21107_o = chain_start[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:135:32  */
  assign n21108_o = chain_busy[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:137:32  */
  assign n21109_o = chain_mask[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:123:40  */
  assign n21112_o = chaini0_trigger[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:125:5  */
  hibi_dma_trigger_4 chaini0_n3_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n21113_o),
    .busy_i(n21114_o),
    .trigger_i(chain_trigger),
    .mask_i(n21115_o),
    .trigger_o(chaini0_n3_trigi0_trigger_o),
    .start_o(chaini0_n3_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:134:33  */
  assign n21113_o = chain_start[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:135:32  */
  assign n21114_o = chain_busy[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:137:32  */
  assign n21115_o = chain_mask[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:123:40  */
  assign n21118_o = chaini0_trigger[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:125:5  */
  hibi_dma_trigger_4 chaini0_n4_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n21119_o),
    .busy_i(n21120_o),
    .trigger_i(chain_trigger),
    .mask_i(n21121_o),
    .trigger_o(chaini0_n4_trigi0_trigger_o),
    .start_o(chaini0_n4_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:134:33  */
  assign n21119_o = chain_start[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:135:32  */
  assign n21120_o = chain_busy[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:137:32  */
  assign n21121_o = chain_mask[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:148:3  */
  hibi_dma_core_3 dmai0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .ctrl_i(dma_ctrl),
    .cfg_i(dma_cfg),
    .mem_rsp_i_dat(n21127_o),
    .mem_wait_i(mem_wait_i),
    .agent_txrsp_i_full(n21130_o),
    .agent_txrsp_i_almost_full(n21131_o),
    .agent_rxrsp_i_av(n21133_o),
    .agent_rxrsp_i_data(n21134_o),
    .agent_rxrsp_i_comm(n21135_o),
    .agent_rxrsp_i_empty(n21136_o),
    .agent_rxrsp_i_almost_empty(n21137_o),
    .status_o(dmai0_status_o),
    .mem_req_o_adr(dmai0_mem_req_o_adr),
    .mem_req_o_we(dmai0_mem_req_o_we),
    .mem_req_o_ena(dmai0_mem_req_o_ena),
    .mem_req_o_dat(dmai0_mem_req_o_dat),
    .agent_txreq_o_av(dmai0_agent_txreq_o_av),
    .agent_txreq_o_data(dmai0_agent_txreq_o_data),
    .agent_txreq_o_comm(dmai0_agent_txreq_o_comm),
    .agent_txreq_o_we(dmai0_agent_txreq_o_we),
    .agent_rxreq_o_re(dmai0_agent_rxreq_o_re));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:168:14  */
  assign n21125_o = {dmai0_mem_req_o_dat, dmai0_mem_req_o_ena, dmai0_mem_req_o_we, dmai0_mem_req_o_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:167:14  */
  assign n21127_o = mem_rsp_i_dat[31:0];
  assign n21128_o = {dmai0_agent_txreq_o_we, dmai0_agent_txreq_o_comm, dmai0_agent_txreq_o_data, dmai0_agent_txreq_o_av};
  assign n21130_o = n21028_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:164:14  */
  assign n21131_o = n21028_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:162:14  */
  assign n21133_o = n21031_o[0];
  assign n21134_o = n21031_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:161:14  */
  assign n21135_o = n21031_o[37:33];
  assign n21136_o = n21031_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:160:14  */
  assign n21137_o = n21031_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:172:3  */
  hibi_dma_ctrl ctrli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(en_i),
    .gif_rsp_i_rdata(n21140_o),
    .gif_rsp_i_ack(n21141_o),
    .agent_msg_txrsp_i_full(n21144_o),
    .agent_msg_txrsp_i_almost_full(n21145_o),
    .agent_msg_rxrsp_i_av(n21147_o),
    .agent_msg_rxrsp_i_data(n21148_o),
    .agent_msg_rxrsp_i_comm(n21149_o),
    .agent_msg_rxrsp_i_empty(n21150_o),
    .agent_msg_rxrsp_i_almost_empty(n21151_o),
    .gif_req_o_addr(ctrli0_gif_req_o_addr),
    .gif_req_o_wdata(ctrli0_gif_req_o_wdata),
    .gif_req_o_wr(ctrli0_gif_req_o_wr),
    .gif_req_o_rd(ctrli0_gif_req_o_rd),
    .agent_msg_txreq_o_av(ctrli0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(ctrli0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(ctrli0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(ctrli0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(ctrli0_agent_msg_rxreq_o_re));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:158:14  */
  assign n21138_o = {ctrli0_gif_req_o_rd, ctrli0_gif_req_o_wr, ctrli0_gif_req_o_wdata, ctrli0_gif_req_o_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:157:14  */
  assign n21140_o = muxi0_m0_gif_rsp[21:0];
  assign n21141_o = muxi0_m0_gif_rsp[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:156:14  */
  assign n21142_o = {ctrli0_agent_msg_txreq_o_we, ctrli0_agent_msg_txreq_o_comm, ctrli0_agent_msg_txreq_o_data, ctrli0_agent_msg_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:154:14  */
  assign n21144_o = n21037_o[0];
  assign n21145_o = n21037_o[1];
  assign n21147_o = n21040_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:152:14  */
  assign n21148_o = n21040_o[32:1];
  assign n21149_o = n21040_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:151:14  */
  assign n21150_o = n21040_o[38];
  assign n21151_o = n21040_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:189:3  */
  hibi_dma_gif_mux muxi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .m0_gif_req_i_addr(n21152_o),
    .m0_gif_req_i_wdata(n21153_o),
    .m0_gif_req_i_wr(n21154_o),
    .m0_gif_req_i_rd(n21155_o),
    .m1_gif_req_i_addr(n21158_o),
    .m1_gif_req_i_wdata(n21159_o),
    .m1_gif_req_i_wr(n21160_o),
    .m1_gif_req_i_rd(n21161_o),
    .mux_gif_rsp_i_rdata(n21166_o),
    .mux_gif_rsp_i_ack(n21167_o),
    .m0_gif_rsp_o_rdata(muxi0_m0_gif_rsp_o_rdata),
    .m0_gif_rsp_o_ack(muxi0_m0_gif_rsp_o_ack),
    .m1_gif_rsp_o_rdata(muxi0_m1_gif_rsp_o_rdata),
    .m1_gif_rsp_o_ack(muxi0_m1_gif_rsp_o_ack),
    .mux_gif_req_o_addr(muxi0_mux_gif_req_o_addr),
    .mux_gif_req_o_wdata(muxi0_mux_gif_req_o_wdata),
    .mux_gif_req_o_wr(muxi0_mux_gif_req_o_wr),
    .mux_gif_req_o_rd(muxi0_mux_gif_req_o_rd));
  assign n21152_o = ctrli0_gif_req[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:148:14  */
  assign n21153_o = ctrli0_gif_req[26:5];
  assign n21154_o = ctrli0_gif_req[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:147:14  */
  assign n21155_o = ctrli0_gif_req[28];
  assign n21156_o = {muxi0_m0_gif_rsp_o_ack, muxi0_m0_gif_rsp_o_rdata};
  assign n21158_o = n21008_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:145:14  */
  assign n21159_o = n21008_o[26:5];
  assign n21160_o = n21008_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:144:14  */
  assign n21161_o = n21008_o[28];
  assign n21162_o = {muxi0_m1_gif_rsp_o_ack, muxi0_m1_gif_rsp_o_rdata};
  assign n21164_o = {muxi0_mux_gif_req_o_rd, muxi0_mux_gif_req_o_wr, muxi0_mux_gif_req_o_wdata, muxi0_mux_gif_req_o_addr};
  assign n21166_o = regifi0_gif_rsp[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:140:14  */
  assign n21167_o = regifi0_gif_rsp[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:206:53  */
  assign n21168_o = dmai0_status[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:206:57  */
  assign n21169_o = n21168_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:207:54  */
  assign n21170_o = chaini0_start[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:208:59  */
  assign n21171_o = regifi0_reg2logic[65:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:208:79  */
  assign n21172_o = n21171_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:208:82  */
  assign n21173_o = n21172_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:209:59  */
  assign n21174_o = regifi0_reg2logic[47:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:209:78  */
  assign n21175_o = n21174_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:209:81  */
  assign n21176_o = n21175_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:210:59  */
  assign n21177_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:210:73  */
  assign n21178_o = n21177_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:210:76  */
  assign n21179_o = n21178_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:211:59  */
  assign n21180_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:211:73  */
  assign n21181_o = n21180_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:211:76  */
  assign n21182_o = n21181_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:212:59  */
  assign n21183_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:212:73  */
  assign n21184_o = n21183_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:212:76  */
  assign n21185_o = n21184_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:213:59  */
  assign n21186_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:213:73  */
  assign n21187_o = n21186_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:213:76  */
  assign n21188_o = n21187_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:215:53  */
  assign n21189_o = dmai0_status[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:215:57  */
  assign n21190_o = n21189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:216:54  */
  assign n21191_o = chaini0_start[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:217:59  */
  assign n21192_o = regifi0_reg2logic[126:109];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:217:79  */
  assign n21193_o = n21192_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:217:82  */
  assign n21194_o = n21193_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:218:59  */
  assign n21195_o = regifi0_reg2logic[108:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:218:78  */
  assign n21196_o = n21195_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:218:81  */
  assign n21197_o = n21196_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:219:59  */
  assign n21198_o = regifi0_reg2logic[90:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:219:73  */
  assign n21199_o = n21198_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:219:76  */
  assign n21200_o = n21199_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:220:59  */
  assign n21201_o = regifi0_reg2logic[90:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:220:73  */
  assign n21202_o = n21201_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:220:76  */
  assign n21203_o = n21202_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:221:59  */
  assign n21204_o = regifi0_reg2logic[90:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:221:73  */
  assign n21205_o = n21204_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:221:76  */
  assign n21206_o = n21205_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:222:59  */
  assign n21207_o = regifi0_reg2logic[90:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:222:73  */
  assign n21208_o = n21207_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:222:76  */
  assign n21209_o = n21208_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:224:53  */
  assign n21210_o = dmai0_status[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:224:57  */
  assign n21211_o = n21210_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:225:54  */
  assign n21212_o = chaini0_start[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:226:59  */
  assign n21213_o = regifi0_reg2logic[187:170];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:226:79  */
  assign n21214_o = n21213_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:226:82  */
  assign n21215_o = n21214_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:227:59  */
  assign n21216_o = regifi0_reg2logic[169:152];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:227:78  */
  assign n21217_o = n21216_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:227:81  */
  assign n21218_o = n21217_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:228:59  */
  assign n21219_o = regifi0_reg2logic[151:133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:228:73  */
  assign n21220_o = n21219_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:228:76  */
  assign n21221_o = n21220_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:229:59  */
  assign n21222_o = regifi0_reg2logic[151:133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:229:73  */
  assign n21223_o = n21222_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:229:76  */
  assign n21224_o = n21223_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:230:59  */
  assign n21225_o = regifi0_reg2logic[151:133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:230:73  */
  assign n21226_o = n21225_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:230:76  */
  assign n21227_o = n21226_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:231:59  */
  assign n21228_o = regifi0_reg2logic[151:133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:231:73  */
  assign n21229_o = n21228_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:231:76  */
  assign n21230_o = n21229_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:233:53  */
  assign n21231_o = dmai0_status[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:233:57  */
  assign n21232_o = n21231_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:234:54  */
  assign n21233_o = chaini0_start[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:235:59  */
  assign n21234_o = regifi0_reg2logic[248:231];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:235:79  */
  assign n21235_o = n21234_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:235:82  */
  assign n21236_o = n21235_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:236:59  */
  assign n21237_o = regifi0_reg2logic[230:213];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:236:78  */
  assign n21238_o = n21237_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:236:81  */
  assign n21239_o = n21238_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:237:59  */
  assign n21240_o = regifi0_reg2logic[212:194];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:237:73  */
  assign n21241_o = n21240_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:237:76  */
  assign n21242_o = n21241_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:238:59  */
  assign n21243_o = regifi0_reg2logic[212:194];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:238:73  */
  assign n21244_o = n21243_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:238:76  */
  assign n21245_o = n21244_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:239:59  */
  assign n21246_o = regifi0_reg2logic[212:194];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:239:73  */
  assign n21247_o = n21246_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:239:76  */
  assign n21248_o = n21247_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:240:59  */
  assign n21249_o = regifi0_reg2logic[212:194];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:240:73  */
  assign n21250_o = n21249_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:240:76  */
  assign n21251_o = n21250_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:242:48  */
  assign n21252_o = regifi0_reg2logic[272:255];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:243:48  */
  assign n21253_o = regifi0_reg2logic[290:273];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:251:18  */
  assign n21255_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:254:35  */
  assign n21257_o = regifi0_reg2logic[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:254:49  */
  assign n21258_o = n21257_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:254:52  */
  assign n21259_o = n21258_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:253:5  */
  always @(posedge clk_i or posedge n21255_o)
    if (n21255_o)
      n21264_q <= 1'b0;
    else
      n21264_q <= n21259_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:258:59  */
  assign n21266_o = regifi0_reg2logic[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:258:73  */
  assign n21267_o = n21266_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:258:76  */
  assign n21268_o = n21267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:258:79  */
  assign n21269_o = ~n21268_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:258:37  */
  assign n21270_o = dma_en & n21269_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:258:19  */
  assign n21271_o = n21270_o ? 1'b1 : 1'b0;
  assign n21273_o = {gpio_i_xr, n21232_o, n21211_o, n21190_o, n21169_o};
  assign n21274_o = {n21054_o, n21066_o, n21078_o, n21090_o};
  assign n21275_o = {n21118_o, n21112_o, n21106_o, n21100_o};
  assign n21276_o = {n21097_o, n21085_o, n21073_o, n21061_o};
  assign n21277_o = {n21099_o, n21087_o, n21075_o, n21063_o};
  assign n21278_o = {chaini0_n4_trigi0_start_o, chaini0_n3_trigi0_start_o, chaini0_n2_trigi0_start_o, chaini0_n1_trigi0_start_o};
  assign n21279_o = {chaini0_n4_trigi0_trigger_o, chaini0_n3_trigi0_trigger_o, chaini0_n2_trigi0_trigger_o, chaini0_n1_trigi0_trigger_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:65:14  */
  assign n21280_o = {n21188_o, n21185_o, n21182_o, n21179_o, n21176_o, n21173_o, n21209_o, n21206_o, n21203_o, n21200_o, n21197_o, n21194_o, n21230_o, n21227_o, n21224_o, n21221_o, n21218_o, n21215_o, n21251_o, n21248_o, n21245_o, n21242_o, n21239_o, n21236_o};
  assign n21281_o = {n21170_o, n21191_o, n21212_o, n21233_o};
endmodule

module lsu
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  wait_n_i,
   input  [53:0] core_dmem_i_scu,
   input  [83:0] core_dmem_i_simd,
   input  [31:0] lsu_dmem_i_dat,
   output [31:0] core_dmem_o_scu,
   output [63:0] core_dmem_o_simd,
   output [31:0] lsu_dmem_o_dat,
   output [15:0] lsu_dmem_o_adr,
   output [3:0] lsu_dmem_o_sel,
   output lsu_dmem_o_we,
   output lsu_dmem_o_ena,
   output wait_n_o);
  wire [137:0] n20610_o;
  wire [31:0] n20612_o;
  wire [63:0] n20613_o;
  wire [31:0] n20615_o;
  wire [15:0] n20616_o;
  wire [3:0] n20617_o;
  wire n20618_o;
  wire n20619_o;
  wire [187:0] r;
  wire [187:0] rin;
  wire [53:0] n20621_o;
  wire [31:0] n20622_o;
  wire [63:0] n20623_o;
  wire n20624_o;
  wire n20625_o;
  wire n20628_o;
  wire n20629_o;
  wire [53:0] n20630_o;
  wire n20631_o;
  wire [53:0] n20632_o;
  wire [15:0] n20633_o;
  wire [53:0] n20634_o;
  wire [31:0] n20635_o;
  wire [53:0] n20636_o;
  wire n20637_o;
  wire [53:0] n20638_o;
  wire [3:0] n20639_o;
  wire [53:0] n20640_o;
  wire n20641_o;
  wire [53:0] n20642_o;
  wire n20643_o;
  wire [1:0] n20644_o;
  wire [53:0] n20645_o;
  wire n20646_o;
  wire [2:0] n20647_o;
  wire [53:0] n20648_o;
  wire n20649_o;
  wire [3:0] n20650_o;
  wire [3:0] n20651_o;
  wire [83:0] n20652_o;
  wire n20653_o;
  wire n20654_o;
  wire n20655_o;
  wire n20656_o;
  wire n20657_o;
  wire [83:0] n20658_o;
  wire [15:0] n20659_o;
  wire [83:0] n20660_o;
  wire n20661_o;
  wire [83:0] n20662_o;
  wire n20663_o;
  wire [83:0] n20664_o;
  wire n20665_o;
  wire [83:0] n20666_o;
  wire n20667_o;
  wire [83:0] n20668_o;
  wire n20669_o;
  wire [3:0] n20670_o;
  wire [83:0] n20671_o;
  wire [1:0] n20672_o;
  wire n20673_o;
  wire [31:0] n20674_o;
  wire [31:0] n20675_o;
  wire [31:0] n20676_o;
  wire [83:0] n20677_o;
  wire n20678_o;
  wire n20679_o;
  wire n20680_o;
  wire n20681_o;
  wire n20682_o;
  wire [83:0] n20683_o;
  wire [1:0] n20684_o;
  wire [83:0] n20687_o;
  wire [15:0] n20688_o;
  wire [31:0] n20689_o;
  wire [83:0] n20690_o;
  wire n20691_o;
  wire [83:0] n20692_o;
  wire n20693_o;
  wire [83:0] n20694_o;
  wire n20695_o;
  wire [83:0] n20696_o;
  wire n20697_o;
  wire [83:0] n20698_o;
  wire n20699_o;
  wire [3:0] n20700_o;
  wire [83:0] n20701_o;
  wire [63:0] n20702_o;
  wire [52:0] n20703_o;
  wire [66:0] n20704_o;
  wire [52:0] n20705_o;
  wire [52:0] n20706_o;
  wire n20707_o;
  wire n20708_o;
  wire [66:0] n20709_o;
  wire [66:0] n20710_o;
  wire [52:0] n20711_o;
  wire [52:0] n20712_o;
  wire n20713_o;
  wire n20714_o;
  wire [64:0] n20715_o;
  wire [64:0] n20716_o;
  wire [64:0] n20717_o;
  wire [1:0] n20718_o;
  wire [1:0] n20719_o;
  wire [66:0] n20720_o;
  wire [52:0] n20721_o;
  wire [52:0] n20722_o;
  wire n20723_o;
  wire n20724_o;
  wire [66:0] n20725_o;
  wire [66:0] n20726_o;
  wire [52:0] n20727_o;
  wire [52:0] n20728_o;
  wire n20729_o;
  wire n20730_o;
  wire [66:0] n20731_o;
  wire [66:0] n20732_o;
  wire [1:0] n20734_o;
  wire n20736_o;
  wire [63:0] n20737_o;
  wire n20738_o;
  wire n20739_o;
  wire [31:0] n20742_o;
  wire [53:0] n20744_o;
  wire [15:0] n20745_o;
  wire [15:0] n20747_o;
  wire n20748_o;
  wire n20750_o;
  wire n20751_o;
  wire n20753_o;
  wire [31:0] n20754_o;
  wire [31:0] n20755_o;
  wire [31:0] n20756_o;
  wire [31:0] n20757_o;
  wire [31:0] n20758_o;
  wire [31:0] n20759_o;
  wire [31:0] n20760_o;
  wire [31:0] n20761_o;
  wire [31:0] n20762_o;
  wire [4:0] n20763_o;
  wire [4:0] n20764_o;
  wire [4:0] n20765_o;
  wire [4:0] n20766_o;
  wire [4:0] n20767_o;
  wire [4:0] n20768_o;
  wire [4:0] n20769_o;
  wire [4:0] n20770_o;
  wire [4:0] n20771_o;
  wire [187:0] n20772_o;
  wire n20773_o;
  wire [4:0] n20777_o;
  wire [4:0] n20778_o;
  wire [4:0] n20779_o;
  wire [4:0] n20780_o;
  wire [4:0] n20781_o;
  wire [4:0] n20782_o;
  wire [4:0] n20783_o;
  wire [4:0] n20784_o;
  wire [4:0] n20785_o;
  wire [187:0] n20786_o;
  wire n20787_o;
  wire n20789_o;
  wire n20791_o;
  wire n20792_o;
  wire n20794_o;
  wire [53:0] n20797_o;
  wire n20798_o;
  wire [53:0] n20799_o;
  wire [15:0] n20800_o;
  wire [53:0] n20801_o;
  wire [31:0] n20802_o;
  wire [53:0] n20803_o;
  wire n20804_o;
  wire [53:0] n20805_o;
  wire [3:0] n20806_o;
  wire [53:0] n20807_o;
  wire n20808_o;
  wire [53:0] n20809_o;
  wire n20810_o;
  wire [1:0] n20811_o;
  wire [53:0] n20812_o;
  wire n20813_o;
  wire [2:0] n20814_o;
  wire [53:0] n20815_o;
  wire n20816_o;
  wire [3:0] n20817_o;
  wire [3:0] n20818_o;
  wire [83:0] n20819_o;
  wire n20820_o;
  wire n20821_o;
  wire n20822_o;
  wire n20823_o;
  wire n20824_o;
  wire [83:0] n20825_o;
  wire [15:0] n20826_o;
  wire [83:0] n20827_o;
  wire n20828_o;
  wire [83:0] n20829_o;
  wire n20830_o;
  wire [83:0] n20831_o;
  wire n20832_o;
  wire [83:0] n20833_o;
  wire n20834_o;
  wire [83:0] n20835_o;
  wire n20836_o;
  wire [3:0] n20837_o;
  wire [83:0] n20838_o;
  wire [1:0] n20839_o;
  wire n20840_o;
  wire [31:0] n20841_o;
  wire [31:0] n20842_o;
  wire [31:0] n20843_o;
  wire [83:0] n20844_o;
  wire n20845_o;
  wire n20846_o;
  wire n20847_o;
  wire n20848_o;
  wire n20849_o;
  wire [83:0] n20850_o;
  wire [1:0] n20851_o;
  wire [83:0] n20854_o;
  wire [15:0] n20855_o;
  wire [31:0] n20856_o;
  wire [83:0] n20857_o;
  wire n20858_o;
  wire [83:0] n20859_o;
  wire n20860_o;
  wire [83:0] n20861_o;
  wire n20862_o;
  wire [83:0] n20863_o;
  wire n20864_o;
  wire [83:0] n20865_o;
  wire n20866_o;
  wire [3:0] n20867_o;
  wire [83:0] n20868_o;
  wire [63:0] n20869_o;
  wire [52:0] n20870_o;
  wire [66:0] n20871_o;
  wire [4:0] n20872_o;
  wire [4:0] n20873_o;
  wire [4:0] n20874_o;
  wire [4:0] n20875_o;
  wire [4:0] n20876_o;
  wire [4:0] n20877_o;
  wire [4:0] n20878_o;
  wire [4:0] n20879_o;
  wire [4:0] n20880_o;
  wire [52:0] n20881_o;
  wire [52:0] n20882_o;
  wire n20883_o;
  wire [63:0] n20884_o;
  wire [63:0] n20885_o;
  wire [63:0] n20886_o;
  wire [63:0] n20887_o;
  wire [63:0] n20888_o;
  wire [1:0] n20889_o;
  wire [1:0] n20890_o;
  wire [1:0] n20891_o;
  wire [1:0] n20892_o;
  wire [1:0] n20893_o;
  wire [66:0] n20894_o;
  wire [66:0] n20895_o;
  wire [52:0] n20896_o;
  wire [52:0] n20897_o;
  wire n20898_o;
  wire [64:0] n20899_o;
  wire [63:0] n20900_o;
  wire [63:0] n20901_o;
  wire [63:0] n20902_o;
  wire [63:0] n20903_o;
  wire [63:0] n20904_o;
  wire [64:0] n20905_o;
  wire [64:0] n20906_o;
  wire [1:0] n20907_o;
  wire [1:0] n20908_o;
  wire [66:0] n20909_o;
  wire [52:0] n20910_o;
  wire [52:0] n20911_o;
  wire n20912_o;
  wire [63:0] n20913_o;
  wire [63:0] n20914_o;
  wire [63:0] n20915_o;
  wire [63:0] n20916_o;
  wire [63:0] n20917_o;
  wire [1:0] n20918_o;
  wire [1:0] n20919_o;
  wire [1:0] n20920_o;
  wire [1:0] n20921_o;
  wire [1:0] n20922_o;
  wire [66:0] n20923_o;
  wire [66:0] n20924_o;
  wire [53:0] n20925_o;
  wire [4:0] n20926_o;
  wire [4:0] n20927_o;
  wire [4:0] n20928_o;
  wire [4:0] n20929_o;
  wire [4:0] n20930_o;
  wire [4:0] n20931_o;
  wire [4:0] n20932_o;
  wire [4:0] n20933_o;
  wire [4:0] n20934_o;
  wire [53:0] n20935_o;
  wire [53:0] n20936_o;
  wire n20937_o;
  wire [66:0] n20938_o;
  wire [54:0] n20939_o;
  wire [131:0] n20940_o;
  wire [54:0] n20941_o;
  wire [54:0] n20942_o;
  wire [131:0] n20943_o;
  wire [131:0] n20944_o;
  wire [187:0] n20945_o;
  wire n20946_o;
  wire [53:0] n20947_o;
  wire n20948_o;
  wire n20949_o;
  wire [1:0] n20950_o;
  wire n20952_o;
  wire [31:0] n20953_o;
  wire n20954_o;
  wire [31:0] n20955_o;
  wire [31:0] n20956_o;
  wire [31:0] n20957_o;
  wire [31:0] n20958_o;
  wire [31:0] n20959_o;
  wire [31:0] n20960_o;
  wire [31:0] n20961_o;
  wire [31:0] n20962_o;
  wire [31:0] n20963_o;
  wire [31:0] n20964_o;
  wire [63:0] n20965_o;
  wire [31:0] n20966_o;
  wire [31:0] n20967_o;
  wire [31:0] n20968_o;
  wire [31:0] n20969_o;
  wire [31:0] n20970_o;
  wire [31:0] n20971_o;
  wire [31:0] n20972_o;
  wire n20976_o;
  wire n20977_o;
  wire n20978_o;
  wire [66:0] n20979_o;
  wire [66:0] n20980_o;
  wire [66:0] n20981_o;
  wire [187:0] n20982_o;
  wire n20986_o;
  wire [187:0] n20989_o;
  wire [187:0] n20995_o;
  reg [187:0] n20996_q;
  wire [95:0] n20997_o;
  wire n20998_o;
  wire n20999_o;
  wire [31:0] n21000_o;
  wire [31:0] n21001_o;
  wire [31:0] n21002_o;
  wire [31:0] n21003_o;
  wire [63:0] n21004_o;
  wire [31:0] n21005_o;
  wire [31:0] n21006_o;
  wire [31:0] n21007_o;
  assign core_dmem_o_scu = n20612_o;
  assign core_dmem_o_simd = n20613_o;
  assign lsu_dmem_o_dat = n20615_o;
  assign lsu_dmem_o_adr = n20616_o;
  assign lsu_dmem_o_sel = n20617_o;
  assign lsu_dmem_o_we = n20618_o;
  assign lsu_dmem_o_ena = n20619_o;
  assign wait_n_o = n20625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:19:5  */
  assign n20610_o = {core_dmem_i_simd, core_dmem_i_scu};
  assign n20612_o = n20997_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:130:5  */
  assign n20613_o = n20997_o[95:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n20615_o = n20621_o[31:0];
  assign n20616_o = n20621_o[47:32];
  assign n20617_o = n20621_o[51:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:581:12  */
  assign n20618_o = n20621_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:581:12  */
  assign n20619_o = n20621_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:48:10  */
  assign r = n20996_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:48:13  */
  assign rin = n20982_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:54:31  */
  assign n20621_o = rin[55:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:55:38  */
  assign n20622_o = lsu_dmem_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:56:31  */
  assign n20623_o = rin[120:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:57:29  */
  assign n20624_o = r[56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:57:35  */
  assign n20625_o = n20624_o & wait_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:10  */
  assign n20628_o = r[185];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:18  */
  assign n20629_o = ~n20628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:22  */
  assign n20630_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:26  */
  assign n20631_o = n20630_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:72:36  */
  assign n20632_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:72:40  */
  assign n20633_o = n20632_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:73:36  */
  assign n20634_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:73:40  */
  assign n20635_o = n20634_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:74:36  */
  assign n20636_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:74:40  */
  assign n20637_o = n20636_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:36  */
  assign n20638_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:40  */
  assign n20639_o = n20638_o[51:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:61  */
  assign n20640_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:65  */
  assign n20641_o = n20640_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:82  */
  assign n20642_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:86  */
  assign n20643_o = n20642_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:68  */
  assign n20644_o = {n20641_o, n20643_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:103  */
  assign n20645_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:107  */
  assign n20646_o = n20645_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:89  */
  assign n20647_o = {n20644_o, n20646_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:124  */
  assign n20648_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:128  */
  assign n20649_o = n20648_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:110  */
  assign n20650_o = {n20647_o, n20649_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:44  */
  assign n20651_o = n20639_o & n20650_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:25  */
  assign n20652_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:30  */
  assign n20653_o = n20652_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:65  */
  assign n20654_o = n20610_o[134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:93  */
  assign n20655_o = n20610_o[135];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:69  */
  assign n20656_o = n20654_o ^ n20655_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:40  */
  assign n20657_o = n20653_o & n20656_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:79:36  */
  assign n20658_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:79:41  */
  assign n20659_o = n20658_o[79:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:80:36  */
  assign n20660_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:80:41  */
  assign n20661_o = n20660_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:45  */
  assign n20662_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:50  */
  assign n20663_o = n20662_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:45  */
  assign n20664_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:50  */
  assign n20665_o = n20664_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:45  */
  assign n20666_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:50  */
  assign n20667_o = n20666_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:45  */
  assign n20668_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:50  */
  assign n20669_o = n20668_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n20670_o = {n20663_o, n20665_o, n20667_o, n20669_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:82:36  */
  assign n20671_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:82:41  */
  assign n20672_o = n20671_o[81:80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:84:32  */
  assign n20673_o = n20610_o[134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:85:44  */
  assign n20674_o = n20610_o[85:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:87:44  */
  assign n20675_o = n20610_o[117:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:84:9  */
  assign n20676_o = n20673_o ? n20674_o : n20675_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:25  */
  assign n20677_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:30  */
  assign n20678_o = n20677_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:65  */
  assign n20679_o = n20610_o[134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:93  */
  assign n20680_o = n20610_o[135];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:69  */
  assign n20681_o = n20679_o & n20680_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:40  */
  assign n20682_o = n20678_o & n20681_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:91:36  */
  assign n20683_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:91:41  */
  assign n20684_o = n20683_o[81:80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:94:36  */
  assign n20687_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:94:41  */
  assign n20688_o = n20687_o[79:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:95:44  */
  assign n20689_o = n20610_o[85:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:96:36  */
  assign n20690_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:96:41  */
  assign n20691_o = n20690_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:45  */
  assign n20692_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:50  */
  assign n20693_o = n20692_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:45  */
  assign n20694_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:50  */
  assign n20695_o = n20694_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:45  */
  assign n20696_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:50  */
  assign n20697_o = n20696_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:45  */
  assign n20698_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:50  */
  assign n20699_o = n20698_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:47:14  */
  assign n20700_o = {n20693_o, n20695_o, n20697_o, n20699_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:98:36  */
  assign n20701_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:98:41  */
  assign n20702_o = n20701_o[63:0];
  assign n20703_o = {n20691_o, n20700_o, n20688_o, n20689_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:45:14  */
  assign n20704_o = {n20684_o, 1'b1, n20702_o};
  assign n20705_o = r[54:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n20706_o = n20682_o ? n20703_o : n20705_o;
  assign n20707_o = r[56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n20708_o = n20682_o ? 1'b0 : n20707_o;
  assign n20709_o = r[187:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n20710_o = n20682_o ? n20704_o : n20709_o;
  assign n20711_o = {n20661_o, n20670_o, n20659_o, n20676_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n20712_o = n20657_o ? n20711_o : n20706_o;
  assign n20713_o = r[56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n20714_o = n20657_o ? n20713_o : n20708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n20715_o = n20710_o[64:0];
  assign n20716_o = r[185:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n20717_o = n20657_o ? n20716_o : n20715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n20718_o = n20710_o[66:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n20719_o = n20657_o ? n20672_o : n20718_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n20720_o = {n20719_o, n20717_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n20721_o = {n20637_o, n20651_o, n20633_o, n20635_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20722_o = n20631_o ? n20721_o : n20712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n20723_o = r[56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20724_o = n20631_o ? n20723_o : n20714_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n20725_o = r[187:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20726_o = n20631_o ? n20725_o : n20720_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n20727_o = r[54:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20728_o = n20629_o ? n20722_o : n20727_o;
  assign n20729_o = r[56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20730_o = n20629_o ? n20724_o : n20729_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n20731_o = r[187:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20732_o = n20629_o ? n20726_o : n20731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n20734_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n20736_o = r[55];
  assign n20737_o = r[120:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:10  */
  assign n20738_o = r[185];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:31  */
  assign n20739_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:51  */
  assign n20742_o = lsu_dmem_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:108:53  */
  assign n20744_o = r[55:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:108:57  */
  assign n20745_o = n20744_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:108:62  */
  assign n20747_o = n20745_o + 16'b0000000000000100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:109:26  */
  assign n20748_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:109:30  */
  assign n20750_o = n20748_o + 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:110:26  */
  assign n20751_o = r[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:110:32  */
  assign n20753_o = n20751_o + 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n20754_o = n20721_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n20755_o = n20711_o[31:0];
  assign n20756_o = n20703_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n20757_o = r[33:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n20758_o = n20682_o ? n20756_o : n20757_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n20759_o = n20657_o ? n20755_o : n20758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20760_o = n20631_o ? n20754_o : n20759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:19:12  */
  assign n20761_o = r[33:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20762_o = n20629_o ? n20760_o : n20761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:19:12  */
  assign n20763_o = n20721_o[52:48];
  assign n20764_o = n20711_o[52:48];
  assign n20765_o = n20703_o[52:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n20766_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n20767_o = n20682_o ? n20765_o : n20766_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n20768_o = n20657_o ? n20764_o : n20767_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20769_o = n20631_o ? n20763_o : n20768_o;
  assign n20770_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20771_o = n20629_o ? n20769_o : n20770_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n20772_o = {n20732_o, n21004_o, n20730_o, n20736_o, n20771_o, n20747_o, n20762_o, n20750_o, n20753_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:111:45  */
  assign n20773_o = n20772_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n20777_o = n20721_o[52:48];
  assign n20778_o = n20711_o[52:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n20779_o = n20703_o[52:48];
  assign n20780_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n20781_o = n20682_o ? n20779_o : n20780_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n20782_o = n20657_o ? n20778_o : n20781_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20783_o = n20631_o ? n20777_o : n20782_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n20784_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20785_o = n20629_o ? n20783_o : n20784_o;
  assign n20786_o = {n20732_o, n21004_o, n20730_o, n20736_o, n20785_o, n20747_o, n21007_o, n20750_o, n20753_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:113:12  */
  assign n20787_o = n20786_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:113:18  */
  assign n20789_o = n20787_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:113:7  */
  assign n20791_o = n20789_o ? 1'b1 : n20730_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:117:12  */
  assign n20792_o = r[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:117:18  */
  assign n20794_o = n20792_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:123:24  */
  assign n20797_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:123:28  */
  assign n20798_o = n20797_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:124:38  */
  assign n20799_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:124:42  */
  assign n20800_o = n20799_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:125:38  */
  assign n20801_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:125:42  */
  assign n20802_o = n20801_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:126:38  */
  assign n20803_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:126:42  */
  assign n20804_o = n20803_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:38  */
  assign n20805_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:42  */
  assign n20806_o = n20805_o[51:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:63  */
  assign n20807_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:67  */
  assign n20808_o = n20807_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:84  */
  assign n20809_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:88  */
  assign n20810_o = n20809_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:70  */
  assign n20811_o = {n20808_o, n20810_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:105  */
  assign n20812_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:109  */
  assign n20813_o = n20812_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:91  */
  assign n20814_o = {n20811_o, n20813_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:126  */
  assign n20815_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:130  */
  assign n20816_o = n20815_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:112  */
  assign n20817_o = {n20814_o, n20816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:46  */
  assign n20818_o = n20806_o & n20817_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:27  */
  assign n20819_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:32  */
  assign n20820_o = n20819_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:67  */
  assign n20821_o = n20610_o[134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:95  */
  assign n20822_o = n20610_o[135];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:71  */
  assign n20823_o = n20821_o ^ n20822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:42  */
  assign n20824_o = n20820_o & n20823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:130:38  */
  assign n20825_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:130:43  */
  assign n20826_o = n20825_o[79:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:131:38  */
  assign n20827_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:131:43  */
  assign n20828_o = n20827_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:47  */
  assign n20829_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:52  */
  assign n20830_o = n20829_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:47  */
  assign n20831_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:52  */
  assign n20832_o = n20831_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:47  */
  assign n20833_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:52  */
  assign n20834_o = n20833_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:47  */
  assign n20835_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:52  */
  assign n20836_o = n20835_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n20837_o = {n20830_o, n20832_o, n20834_o, n20836_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:133:38  */
  assign n20838_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:133:43  */
  assign n20839_o = n20838_o[81:80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:135:34  */
  assign n20840_o = n20610_o[134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:136:46  */
  assign n20841_o = n20610_o[85:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:138:46  */
  assign n20842_o = n20610_o[117:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:135:11  */
  assign n20843_o = n20840_o ? n20841_o : n20842_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:27  */
  assign n20844_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:32  */
  assign n20845_o = n20844_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:67  */
  assign n20846_o = n20610_o[134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:95  */
  assign n20847_o = n20610_o[135];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:71  */
  assign n20848_o = n20846_o & n20847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:42  */
  assign n20849_o = n20845_o & n20848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:142:38  */
  assign n20850_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:142:43  */
  assign n20851_o = n20850_o[81:80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:145:38  */
  assign n20854_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:145:43  */
  assign n20855_o = n20854_o[79:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:146:46  */
  assign n20856_o = n20610_o[85:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:147:38  */
  assign n20857_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:147:43  */
  assign n20858_o = n20857_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:47  */
  assign n20859_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:52  */
  assign n20860_o = n20859_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:47  */
  assign n20861_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:52  */
  assign n20862_o = n20861_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:47  */
  assign n20863_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:52  */
  assign n20864_o = n20863_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:47  */
  assign n20865_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:52  */
  assign n20866_o = n20865_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:100:14  */
  assign n20867_o = {n20860_o, n20862_o, n20864_o, n20866_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:149:38  */
  assign n20868_o = n20610_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:149:43  */
  assign n20869_o = n20868_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20870_o = {n20858_o, n20867_o, n20855_o, n20856_o};
  assign n20871_o = {n20851_o, 1'b1, n20869_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20872_o = n20721_o[52:48];
  assign n20873_o = n20711_o[52:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:113:14  */
  assign n20874_o = n20703_o[52:48];
  assign n20875_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n20876_o = n20682_o ? n20874_o : n20875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n20877_o = n20657_o ? n20873_o : n20876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20878_o = n20631_o ? n20872_o : n20877_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n20879_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20880_o = n20629_o ? n20878_o : n20879_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:100:14  */
  assign n20881_o = {n20880_o, n20747_o, n21007_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:9  */
  assign n20882_o = n20849_o ? n20870_o : n20881_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:9  */
  assign n20883_o = n20849_o ? 1'b0 : n20791_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20884_o = r[184:121];
  assign n20885_o = n20720_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20886_o = n20631_o ? n20884_o : n20885_o;
  assign n20887_o = r[184:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20888_o = n20629_o ? n20886_o : n20887_o;
  assign n20889_o = r[187:186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n20890_o = n20720_o[66:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20891_o = n20631_o ? n20889_o : n20890_o;
  assign n20892_o = r[187:186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20893_o = n20629_o ? n20891_o : n20892_o;
  assign n20894_o = {n20893_o, 1'b0, n20888_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:9  */
  assign n20895_o = n20849_o ? n20871_o : n20894_o;
  assign n20896_o = {n20828_o, n20837_o, n20826_o, n20843_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:9  */
  assign n20897_o = n20824_o ? n20896_o : n20882_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:9  */
  assign n20898_o = n20824_o ? n20791_o : n20883_o;
  assign n20899_o = n20895_o[64:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20900_o = r[184:121];
  assign n20901_o = n20720_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20902_o = n20631_o ? n20900_o : n20901_o;
  assign n20903_o = r[184:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20904_o = n20629_o ? n20902_o : n20903_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n20905_o = {1'b0, n20904_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:9  */
  assign n20906_o = n20824_o ? n20905_o : n20899_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n20907_o = n20895_o[66:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:9  */
  assign n20908_o = n20824_o ? n20839_o : n20907_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:100:14  */
  assign n20909_o = {n20908_o, n20906_o};
  assign n20910_o = {n20804_o, n20818_o, n20800_o, n20802_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:123:9  */
  assign n20911_o = n20798_o ? n20910_o : n20897_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:123:9  */
  assign n20912_o = n20798_o ? n20791_o : n20898_o;
  assign n20913_o = r[184:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20914_o = n20720_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20915_o = n20631_o ? n20913_o : n20914_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:113:14  */
  assign n20916_o = r[184:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20917_o = n20629_o ? n20915_o : n20916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n20918_o = r[187:186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n20919_o = n20720_o[66:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20920_o = n20631_o ? n20918_o : n20919_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n20921_o = r[187:186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20922_o = n20629_o ? n20920_o : n20921_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:100:14  */
  assign n20923_o = {n20922_o, 1'b0, n20917_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:123:9  */
  assign n20924_o = n20798_o ? n20923_o : n20909_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20925_o = {n20911_o, 1'b0};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20926_o = n20721_o[52:48];
  assign n20927_o = n20711_o[52:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20928_o = n20703_o[52:48];
  assign n20929_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n20930_o = n20682_o ? n20928_o : n20929_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n20931_o = n20657_o ? n20927_o : n20930_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20932_o = n20631_o ? n20926_o : n20931_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20933_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20934_o = n20629_o ? n20932_o : n20933_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20935_o = {n20934_o, n20747_o, n21007_o, n20750_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:117:7  */
  assign n20936_o = n20794_o ? n20925_o : n20935_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:117:7  */
  assign n20937_o = n20794_o ? n20912_o : n20791_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:117:7  */
  assign n20938_o = n20794_o ? n20924_o : n20732_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20939_o = {n20936_o, n20753_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20940_o = {n20938_o, n21004_o, n20937_o};
  assign n20941_o = {n20728_o, n20734_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n20942_o = n20738_o ? n20939_o : n20941_o;
  assign n20943_o = {n20732_o, n20737_o, n20730_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n20944_o = n20738_o ? n20940_o : n20943_o;
  assign n20945_o = {n20944_o, n20736_o, n20942_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:154:42  */
  assign n20946_o = n20945_o[185];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:154:65  */
  assign n20947_o = n20610_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:154:69  */
  assign n20948_o = n20947_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:154:50  */
  assign n20949_o = n20946_o | n20948_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:156:10  */
  assign n20950_o = r[187:186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:156:14  */
  assign n20952_o = n20950_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:157:51  */
  assign n20953_o = lsu_dmem_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:158:16  */
  assign n20954_o = r[186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:159:51  */
  assign n20955_o = lsu_dmem_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:161:51  */
  assign n20956_o = lsu_dmem_i_dat[31:0];
  assign n20957_o = n20940_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:40  */
  assign n20958_o = n20943_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n20959_o = n20738_o ? n20957_o : n20958_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:158:5  */
  assign n20960_o = n20954_o ? n20955_o : n20959_o;
  assign n20961_o = n20940_o[64:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:40  */
  assign n20962_o = n20943_o[64:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n20963_o = n20738_o ? n20961_o : n20962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:158:5  */
  assign n20964_o = n20954_o ? n20963_o : n20956_o;
  assign n20965_o = {n20964_o, n20960_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:40  */
  assign n20966_o = n20965_o[31:0];
  assign n20967_o = n20940_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:40  */
  assign n20968_o = n20943_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n20969_o = n20738_o ? n20967_o : n20968_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:156:5  */
  assign n20970_o = n20952_o ? n20969_o : n20966_o;
  assign n20971_o = n20965_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:156:5  */
  assign n20972_o = n20952_o ? n20953_o : n20971_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:31:12  */
  assign n20976_o = n20940_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:31:12  */
  assign n20977_o = n20943_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n20978_o = n20738_o ? n20976_o : n20977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:31:12  */
  assign n20979_o = n20940_o[131:65];
  assign n20980_o = n20943_o[131:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n20981_o = n20738_o ? n20979_o : n20980_o;
  assign n20982_o = {n20981_o, n20972_o, n20970_o, n20978_o, n20949_o, n20942_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:172:18  */
  assign n20986_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:176:9  */
  assign n20989_o = init_i ? 188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:174:5  */
  assign n20995_o = wait_n_i ? n20989_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:174:5  */
  always @(posedge clk_i or posedge n20986_o)
    if (n20986_o)
      n20996_q <= 188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000;
    else
      n20996_q <= n20995_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:172:5  */
  assign n20997_o = {n20623_o, n20622_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:7  */
  assign n20998_o = n20739_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:7  */
  assign n20999_o = ~n20998_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:18:5  */
  assign n21000_o = n20737_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:7  */
  assign n21001_o = n20999_o ? n20742_o : n21000_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:174:5  */
  assign n21002_o = n20737_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:7  */
  assign n21003_o = n20998_o ? n20742_o : n21002_o;
  assign n21004_o = {n21003_o, n21001_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:18  */
  assign n21005_o = r[152:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:7  */
  assign n21006_o = r[184:153];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:111:31  */
  assign n21007_o = n20773_o ? n21006_o : n21005_o;
endmodule

module mem
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [154:0] mem_i_scu,
   input  [201:0] mem_i_simd,
   output [40:0] mem_o_scu,
   output [72:0] mem_o_simd,
   output [53:0] dmem_o_scu,
   output [83:0] dmem_o_simd);
  wire [40:0] n20229_o;
  wire [72:0] n20230_o;
  wire [356:0] n20231_o;
  wire [53:0] n20233_o;
  wire [83:0] n20234_o;
  wire [116:0] r;
  wire [116:0] rin;
  wire [154:0] n20242_o;
  wire [5:0] n20243_o;
  wire [154:0] n20246_o;
  wire [3:0] n20247_o;
  wire n20248_o;
  wire [154:0] n20250_o;
  wire [3:0] n20251_o;
  wire [1:0] n20252_o;
  wire [201:0] n20254_o;
  wire [5:0] n20255_o;
  wire [201:0] n20258_o;
  wire [63:0] n20259_o;
  wire [201:0] n20260_o;
  wire [3:0] n20261_o;
  wire n20262_o;
  wire [201:0] n20264_o;
  wire [3:0] n20265_o;
  wire [1:0] n20266_o;
  wire [154:0] n20268_o;
  wire n20269_o;
  wire [154:0] n20271_o;
  wire [15:0] n20272_o;
  wire [31:0] n20281_o;
  wire [154:0] n20282_o;
  wire [31:0] n20283_o;
  wire [31:0] n20284_o;
  wire [1:0] n20285_o;
  wire n20286_o;
  wire [113:0] n20287_o;
  wire [40:0] n20288_o;
  wire [2:0] n20289_o;
  wire n20290_o;
  wire [154:0] n20292_o;
  wire [5:0] n20293_o;
  wire [4:0] n20294_o;
  wire [113:0] n20295_o;
  wire [40:0] n20296_o;
  wire [5:0] n20297_o;
  wire [4:0] n20298_o;
  wire n20312_o;
  wire n20313_o;
  wire n20316_o;
  wire n20317_o;
  wire n20319_o;
  wire [154:0] n20321_o;
  wire [31:0] n20322_o;
  wire [113:0] n20323_o;
  wire [40:0] n20324_o;
  wire [2:0] n20325_o;
  wire [1:0] n20326_o;
  wire [1:0] n20327_o;
  wire [7:0] n20332_o;
  wire [31:0] n20334_o;
  wire n20336_o;
  wire [7:0] n20337_o;
  wire [31:0] n20339_o;
  wire n20341_o;
  wire [7:0] n20342_o;
  wire [31:0] n20344_o;
  wire n20346_o;
  wire [7:0] n20347_o;
  wire [31:0] n20349_o;
  wire n20351_o;
  wire [3:0] n20353_o;
  reg [31:0] n20354_o;
  wire n20356_o;
  wire [15:0] n20357_o;
  wire [31:0] n20359_o;
  wire n20361_o;
  wire [15:0] n20362_o;
  wire [31:0] n20364_o;
  wire n20366_o;
  wire [1:0] n20368_o;
  reg [31:0] n20369_o;
  wire n20371_o;
  wire [1:0] n20372_o;
  reg [31:0] n20373_o;
  wire [154:0] n20375_o;
  wire [3:0] n20376_o;
  wire [1:0] n20377_o;
  wire [7:0] n20382_o;
  wire [7:0] n20383_o;
  wire [15:0] n20384_o;
  wire [7:0] n20385_o;
  wire [23:0] n20386_o;
  wire [7:0] n20387_o;
  wire [31:0] n20388_o;
  wire n20390_o;
  wire [15:0] n20391_o;
  wire [15:0] n20392_o;
  wire [31:0] n20393_o;
  wire n20395_o;
  wire [1:0] n20396_o;
  reg [31:0] n20397_o;
  wire [154:0] n20398_o;
  wire [31:0] n20399_o;
  wire [31:0] n20401_o;
  wire [201:0] n20403_o;
  wire [63:0] n20404_o;
  wire [113:0] n20405_o;
  wire [72:0] n20406_o;
  wire [2:0] n20407_o;
  wire [1:0] n20408_o;
  wire n20415_o;
  wire n20417_o;
  wire [31:0] n20418_o;
  wire [31:0] n20419_o;
  wire [63:0] n20420_o;
  wire [31:0] n20421_o;
  wire [31:0] n20422_o;
  wire [63:0] n20423_o;
  wire [63:0] n20424_o;
  wire [63:0] n20425_o;
  wire [201:0] n20428_o;
  wire [3:0] n20429_o;
  wire [1:0] n20430_o;
  wire n20437_o;
  wire n20439_o;
  wire [31:0] n20440_o;
  wire [31:0] n20441_o;
  wire [63:0] n20442_o;
  wire [31:0] n20443_o;
  wire [31:0] n20444_o;
  wire [63:0] n20445_o;
  wire [63:0] n20446_o;
  wire [63:0] n20447_o;
  wire [113:0] n20449_o;
  wire [72:0] n20450_o;
  wire [2:0] n20451_o;
  wire n20452_o;
  wire [201:0] n20454_o;
  wire [5:0] n20455_o;
  wire [3:0] n20456_o;
  wire [113:0] n20457_o;
  wire [72:0] n20458_o;
  wire [5:0] n20459_o;
  wire [3:0] n20460_o;
  wire n20474_o;
  wire n20475_o;
  wire n20478_o;
  wire n20479_o;
  wire n20481_o;
  wire n20482_o;
  wire n20483_o;
  wire [31:0] n20484_o;
  wire [31:0] n20485_o;
  wire [31:0] n20486_o;
  wire [113:0] n20487_o;
  wire [72:0] n20488_o;
  wire [2:0] n20489_o;
  wire n20490_o;
  wire [201:0] n20492_o;
  wire [5:0] n20493_o;
  wire [3:0] n20494_o;
  wire [113:0] n20495_o;
  wire [72:0] n20496_o;
  wire [5:0] n20497_o;
  wire [3:0] n20498_o;
  wire n20512_o;
  wire n20513_o;
  wire n20516_o;
  wire n20517_o;
  wire n20519_o;
  wire n20520_o;
  wire n20521_o;
  wire [31:0] n20522_o;
  wire [31:0] n20523_o;
  wire [31:0] n20524_o;
  wire [113:0] n20525_o;
  wire [1:0] n20527_o;
  wire [154:0] n20528_o;
  wire [3:0] n20529_o;
  wire [1:0] n20530_o;
  wire n20537_o;
  wire n20540_o;
  wire n20543_o;
  wire n20546_o;
  wire [3:0] n20548_o;
  reg [3:0] n20549_o;
  wire n20551_o;
  wire n20554_o;
  wire n20557_o;
  wire [1:0] n20559_o;
  reg [3:0] n20560_o;
  wire n20562_o;
  wire [1:0] n20564_o;
  reg [3:0] n20565_o;
  wire [154:0] n20566_o;
  wire [3:0] n20567_o;
  wire n20568_o;
  wire [15:0] n20569_o;
  wire [154:0] n20570_o;
  wire [3:0] n20571_o;
  wire n20572_o;
  wire [154:0] n20573_o;
  wire [3:0] n20574_o;
  wire n20575_o;
  wire n20576_o;
  wire [63:0] n20577_o;
  wire [201:0] n20578_o;
  wire [3:0] n20579_o;
  wire n20580_o;
  wire [201:0] n20581_o;
  wire [3:0] n20582_o;
  wire [1:0] n20583_o;
  wire [15:0] n20584_o;
  wire [201:0] n20585_o;
  wire [3:0] n20586_o;
  wire n20587_o;
  wire [201:0] n20588_o;
  wire [3:0] n20589_o;
  wire n20590_o;
  wire n20591_o;
  wire [116:0] n20592_o;
  wire n20598_o;
  wire [116:0] n20601_o;
  wire [116:0] n20607_o;
  reg [116:0] n20608_q;
  wire [137:0] n20609_o;
  assign mem_o_scu = n20229_o;
  assign mem_o_simd = n20230_o;
  assign dmem_o_scu = n20233_o;
  assign dmem_o_simd = n20234_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:182:24  */
  assign n20229_o = n20525_o[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:181:24  */
  assign n20230_o = n20525_o[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:30:5  */
  assign n20231_o = {mem_i_simd, mem_i_scu};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:26:5  */
  assign n20233_o = n20609_o[53:0];
  assign n20234_o = n20609_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:36:10  */
  assign r = n20608_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:36:13  */
  assign rin = n20592_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:55:52  */
  assign n20242_o = n20231_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:55:56  */
  assign n20243_o = n20242_o[154:149];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:56:52  */
  assign n20246_o = n20231_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:56:56  */
  assign n20247_o = n20246_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:56:65  */
  assign n20248_o = n20247_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:57:52  */
  assign n20250_o = n20231_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:57:56  */
  assign n20251_o = n20250_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:57:65  */
  assign n20252_o = n20251_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:59:52  */
  assign n20254_o = n20231_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:59:57  */
  assign n20255_o = n20254_o[201:196];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:60:52  */
  assign n20258_o = n20231_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:60:57  */
  assign n20259_o = n20258_o[127:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:61:52  */
  assign n20260_o = n20231_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:61:57  */
  assign n20261_o = n20260_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:61:66  */
  assign n20262_o = n20261_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:62:52  */
  assign n20264_o = n20231_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:62:57  */
  assign n20265_o = n20264_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:62:66  */
  assign n20266_o = n20265_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:67:14  */
  assign n20268_o = n20231_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:67:18  */
  assign n20269_o = n20268_o[144];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:68:63  */
  assign n20271_o = n20231_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:68:67  */
  assign n20272_o = n20271_o[143:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:243:14  */
  assign n20281_o = {16'b0000000000000000, n20272_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:70:51  */
  assign n20282_o = n20231_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:70:55  */
  assign n20283_o = n20282_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:67:5  */
  assign n20284_o = n20269_o ? n20281_o : n20283_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:76:63  */
  assign n20285_o = n20231_o[65:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:40:12  */
  assign n20286_o = r[116];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:38  */
  assign n20287_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:42  */
  assign n20288_o = n20287_o[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:46  */
  assign n20289_o = n20288_o[40:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:59  */
  assign n20290_o = n20289_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:86  */
  assign n20292_o = n20231_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:90  */
  assign n20293_o = n20292_o[154:149];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:99  */
  assign n20294_o = n20293_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:108  */
  assign n20295_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:112  */
  assign n20296_o = n20295_o[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:116  */
  assign n20297_o = n20296_o[37:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:125  */
  assign n20298_o = n20297_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n20312_o = n20294_o == n20298_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n20313_o = 1'b1 & n20312_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n20316_o = n20313_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:68  */
  assign n20317_o = n20290_o & n20316_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:31  */
  assign n20319_o = 1'b1 & n20317_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:82:66  */
  assign n20321_o = n20231_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:82:70  */
  assign n20322_o = n20321_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:82:84  */
  assign n20323_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:82:88  */
  assign n20324_o = n20323_o[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:82:92  */
  assign n20325_o = n20324_o[40:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:82:105  */
  assign n20326_o = n20325_o[2:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:21  */
  assign n20327_o = r[115:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:50  */
  assign n20332_o = n20322_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:44  */
  assign n20334_o = {24'b000000000000000000000000, n20332_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:11  */
  assign n20336_o = n20327_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:50  */
  assign n20337_o = n20322_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:44  */
  assign n20339_o = {24'b000000000000000000000000, n20337_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:11  */
  assign n20341_o = n20327_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:646:50  */
  assign n20342_o = n20322_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:646:44  */
  assign n20344_o = {24'b000000000000000000000000, n20342_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:646:11  */
  assign n20346_o = n20327_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:647:50  */
  assign n20347_o = n20322_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:647:44  */
  assign n20349_o = {24'b000000000000000000000000, n20347_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:647:11  */
  assign n20351_o = n20327_o == 2'b11;
  assign n20353_o = {n20351_o, n20346_o, n20341_o, n20336_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:643:9  */
  always @*
    case (n20353_o)
      4'b1000: n20354_o = n20349_o;
      4'b0100: n20354_o = n20344_o;
      4'b0010: n20354_o = n20339_o;
      4'b0001: n20354_o = n20334_o;
      default: n20354_o = 32'b00000000000000000000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:642:7  */
  assign n20356_o = n20326_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:652:50  */
  assign n20357_o = n20322_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:652:44  */
  assign n20359_o = {16'b0000000000000000, n20357_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:652:11  */
  assign n20361_o = n20327_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:653:50  */
  assign n20362_o = n20322_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:653:44  */
  assign n20364_o = {16'b0000000000000000, n20362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:653:11  */
  assign n20366_o = n20327_o == 2'b10;
  assign n20368_o = {n20366_o, n20361_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:9  */
  always @*
    case (n20368_o)
      2'b10: n20369_o = n20364_o;
      2'b01: n20369_o = n20359_o;
      default: n20369_o = 32'b00000000000000000000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:650:7  */
  assign n20371_o = n20326_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:41:12  */
  assign n20372_o = {n20371_o, n20356_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:641:5  */
  always @*
    case (n20372_o)
      2'b10: n20373_o = n20369_o;
      2'b01: n20373_o = n20354_o;
      default: n20373_o = n20322_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:83:81  */
  assign n20375_o = n20231_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:83:85  */
  assign n20376_o = n20375_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:83:94  */
  assign n20377_o = n20376_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:35  */
  assign n20382_o = n20373_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:55  */
  assign n20383_o = n20373_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:49  */
  assign n20384_o = {n20382_o, n20383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:75  */
  assign n20385_o = n20373_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:69  */
  assign n20386_o = {n20384_o, n20385_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:94  */
  assign n20387_o = n20373_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:88  */
  assign n20388_o = {n20386_o, n20387_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:7  */
  assign n20390_o = n20377_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:35  */
  assign n20391_o = n20373_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:55  */
  assign n20392_o = n20373_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:49  */
  assign n20393_o = {n20391_o, n20392_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:7  */
  assign n20395_o = n20377_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n20396_o = {n20395_o, n20390_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:666:5  */
  always @*
    case (n20396_o)
      2'b10: n20397_o = n20393_o;
      2'b01: n20397_o = n20388_o;
      default: n20397_o = n20373_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:85:51  */
  assign n20398_o = n20231_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:85:55  */
  assign n20399_o = n20398_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:5  */
  assign n20401_o = n20319_o ? n20397_o : n20399_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:88:66  */
  assign n20403_o = n20231_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:88:71  */
  assign n20404_o = n20403_o[191:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:88:85  */
  assign n20405_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:88:89  */
  assign n20406_o = n20405_o[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:88:94  */
  assign n20407_o = n20406_o[72:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:88:107  */
  assign n20408_o = n20407_o[2:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:705:13  */
  assign n20415_o = n20408_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:707:16  */
  assign n20417_o = n20408_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:708:23  */
  assign n20418_o = n20404_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:708:39  */
  assign n20419_o = n20404_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:708:33  */
  assign n20420_o = {n20418_o, n20419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:710:23  */
  assign n20421_o = n20404_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:710:40  */
  assign n20422_o = n20404_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:710:34  */
  assign n20423_o = {n20421_o, n20422_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:707:5  */
  assign n20424_o = n20417_o ? n20420_o : n20423_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:705:5  */
  assign n20425_o = n20415_o ? n20404_o : n20424_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:89:77  */
  assign n20428_o = n20231_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:89:82  */
  assign n20429_o = n20428_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:89:91  */
  assign n20430_o = n20429_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:721:13  */
  assign n20437_o = n20430_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:723:16  */
  assign n20439_o = n20430_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:724:21  */
  assign n20440_o = n20425_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:724:37  */
  assign n20441_o = n20425_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:724:31  */
  assign n20442_o = {n20440_o, n20441_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:726:21  */
  assign n20443_o = n20425_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:726:38  */
  assign n20444_o = n20425_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:726:32  */
  assign n20445_o = {n20443_o, n20444_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:723:5  */
  assign n20446_o = n20439_o ? n20442_o : n20445_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:721:5  */
  assign n20447_o = n20437_o ? n20425_o : n20446_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:38  */
  assign n20449_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:42  */
  assign n20450_o = n20449_o[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:47  */
  assign n20451_o = n20450_o[72:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:60  */
  assign n20452_o = n20451_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:87  */
  assign n20454_o = n20231_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:92  */
  assign n20455_o = n20454_o[201:196];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:101  */
  assign n20456_o = n20455_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:110  */
  assign n20457_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:114  */
  assign n20458_o = n20457_o[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:119  */
  assign n20459_o = n20458_o[69:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:128  */
  assign n20460_o = n20459_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n20474_o = n20456_o == n20460_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n20475_o = 1'b1 & n20474_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n20478_o = n20475_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:69  */
  assign n20479_o = n20452_o & n20478_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:31  */
  assign n20481_o = 1'b1 & n20479_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:175  */
  assign n20482_o = r[109];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:142  */
  assign n20483_o = n20481_o & n20482_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:92:59  */
  assign n20484_o = n20447_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:94:61  */
  assign n20485_o = n20231_o[186:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:5  */
  assign n20486_o = n20483_o ? n20484_o : n20485_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:38  */
  assign n20487_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:42  */
  assign n20488_o = n20487_o[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:47  */
  assign n20489_o = n20488_o[72:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:60  */
  assign n20490_o = n20489_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:87  */
  assign n20492_o = n20231_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:92  */
  assign n20493_o = n20492_o[201:196];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:101  */
  assign n20494_o = n20493_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:110  */
  assign n20495_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:114  */
  assign n20496_o = n20495_o[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:119  */
  assign n20497_o = n20496_o[69:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:128  */
  assign n20498_o = n20497_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n20512_o = n20494_o == n20498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n20513_o = 1'b1 & n20512_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n20516_o = n20513_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:69  */
  assign n20517_o = n20490_o & n20516_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:31  */
  assign n20519_o = 1'b1 & n20517_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:175  */
  assign n20520_o = r[110];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:142  */
  assign n20521_o = n20519_o & n20520_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:98:59  */
  assign n20522_o = n20447_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:100:61  */
  assign n20523_o = n20231_o[218:187];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:5  */
  assign n20524_o = n20521_o ? n20522_o : n20523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:106:26  */
  assign n20525_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:109:59  */
  assign n20527_o = n20231_o[65:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:109:79  */
  assign n20528_o = n20231_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:109:83  */
  assign n20529_o = n20528_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:109:92  */
  assign n20530_o = n20529_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:681:11  */
  assign n20537_o = n20527_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:682:11  */
  assign n20540_o = n20527_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:683:11  */
  assign n20543_o = n20527_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:684:11  */
  assign n20546_o = n20527_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:201:14  */
  assign n20548_o = {n20546_o, n20543_o, n20540_o, n20537_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:680:9  */
  always @*
    case (n20548_o)
      4'b1000: n20549_o = 4'b0001;
      4'b0100: n20549_o = 4'b0010;
      4'b0010: n20549_o = 4'b0100;
      4'b0001: n20549_o = 4'b1000;
      default: n20549_o = 4'b0000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:679:7  */
  assign n20551_o = n20530_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:690:11  */
  assign n20554_o = n20527_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:691:11  */
  assign n20557_o = n20527_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n20559_o = {n20557_o, n20554_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:688:9  */
  always @*
    case (n20559_o)
      2'b10: n20560_o = 4'b1100;
      2'b01: n20560_o = 4'b0011;
      default: n20560_o = 4'b0000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:687:7  */
  assign n20562_o = n20530_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n20564_o = {n20562_o, n20551_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:678:5  */
  always @*
    case (n20564_o)
      2'b10: n20565_o = n20560_o;
      2'b01: n20565_o = n20549_o;
      default: n20565_o = 4'b1111;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:110:30  */
  assign n20566_o = n20231_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:110:34  */
  assign n20567_o = n20566_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:110:43  */
  assign n20568_o = n20567_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:111:42  */
  assign n20569_o = n20231_o[79:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:30  */
  assign n20570_o = n20231_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:34  */
  assign n20571_o = n20570_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:43  */
  assign n20572_o = n20571_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:61  */
  assign n20573_o = n20231_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:65  */
  assign n20574_o = n20573_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:74  */
  assign n20575_o = n20574_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:52  */
  assign n20576_o = n20572_o | n20575_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n20577_o = {n20524_o, n20486_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:115:30  */
  assign n20578_o = n20231_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:115:35  */
  assign n20579_o = n20578_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:115:44  */
  assign n20580_o = n20579_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:116:30  */
  assign n20581_o = n20231_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:116:35  */
  assign n20582_o = n20581_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:116:44  */
  assign n20583_o = n20582_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:117:42  */
  assign n20584_o = n20231_o[79:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:30  */
  assign n20585_o = n20231_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:35  */
  assign n20586_o = n20585_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:44  */
  assign n20587_o = n20586_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:62  */
  assign n20588_o = n20231_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:67  */
  assign n20589_o = n20588_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:76  */
  assign n20590_o = n20589_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:53  */
  assign n20591_o = n20587_o | n20590_o;
  assign n20592_o = {n20286_o, n20285_o, n20266_o, n20262_o, n20255_o, n20259_o, n20252_o, n20248_o, n20243_o, n20284_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:128:18  */
  assign n20598_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:132:9  */
  assign n20601_o = init_i ? 117'b000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:130:5  */
  assign n20607_o = en_i ? n20601_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:130:5  */
  always @(posedge clk_i or posedge n20598_o)
    if (n20598_o)
      n20608_q <= 117'b000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n20608_q <= n20607_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:128:5  */
  assign n20609_o = {n20591_o, n20580_o, n20583_o, n20584_o, n20577_o, n20576_o, n20568_o, n20565_o, n20569_o, n20401_o};
endmodule

module simd_execute_964b0ccc442bf614d153fd473a38aa54fffe5c92
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  stall_i,
   input  [3:0] exec_i_reg_a,
   input  [63:0] exec_i_dat_a,
   input  [3:0] exec_i_reg_b,
   input  [63:0] exec_i_dat_b,
   input  [63:0] exec_i_dat_d,
   input  [31:0] exec_i_imm,
   input  [5:0] exec_i_fwd_dec,
   input  [63:0] exec_i_fwd_dec_result,
   input  [5:0] exec_i_fwd_mem,
   input  [28:0] exec_i_ctrl_ex,
   input  [3:0] exec_i_ctrl_mem,
   input  [5:0] exec_i_ctrl_wrb,
   input  [2:0] exec_i_ctrl_mem_wrb,
   input  [63:0] exec_i_mem_result,
   input  [63:0] exec_i_alu_result,
   input  exec_i_flush,
   input  [31:0] scalar_i,
   output [63:0] exec_o_alu_result,
   output [63:0] exec_o_dat_d,
   output [3:0] exec_o_ctrl_mem,
   output [5:0] exec_o_ctrl_wrb,
   output [63:0] vec_data_o,
   output ready_o);
  wire [63:0] n11572_o;
  wire [63:0] n11573_o;
  wire [3:0] n11574_o;
  wire [5:0] n11575_o;
  wire [478:0] n11576_o;
  wire shuffle_ready;
  wire [63:0] shuffle_data;
  wire [1:0] shuffle_vwidth;
  wire [3:0] shuffle_ssss;
  wire [7:0] shuffle_vn;
  wire [63:0] shuffle_veca;
  wire [63:0] shuffle_vecb;
  wire [197:0] mul;
  wire mul_ready;
  wire [63:0] mul_data;
  wire custom_ready;
  wire [63:0] custom_data;
  wire ena;
  wire [137:0] r;
  wire [137:0] rin;
  wire shuffle_block_shufflei0_ready;
  wire [63:0] shuffle_block_shufflei0_data;
  wire shuffle_block_shuffle_start;
  wire [28:0] n11580_o;
  wire [3:0] n11581_o;
  wire n11583_o;
  wire n11584_o;
  wire n11585_o;
  wire n11586_o;
  wire n11587_o;
  wire shuffle_block_shuffle_unit_shufflei0_ready_o;
  wire [63:0] shuffle_block_shuffle_unit_shufflei0_data_o;
  wire n11592_o;
  wire [63:0] n11595_o;
  wire mac_block_muli0_ready;
  wire [63:0] mac_block_muli0_mul;
  wire mac_block_mul_start;
  wire [28:0] n11598_o;
  wire [3:0] n11599_o;
  wire n11601_o;
  wire n11602_o;
  wire n11603_o;
  wire n11604_o;
  wire n11605_o;
  wire [63:0] mac_block_mac_unit_muli0_mul_o_result;
  wire mac_block_mac_unit_muli0_ready_o;
  wire [1:0] n11607_o;
  wire n11608_o;
  wire n11609_o;
  wire n11610_o;
  wire n11611_o;
  wire [63:0] n11612_o;
  wire [63:0] n11613_o;
  wire [63:0] n11614_o;
  wire n11618_o;
  wire [63:0] n11620_o;
  wire [63:0] n11622_o;
  wire custom_block_customi0_ready;
  wire [63:0] custom_block_customi0_result;
  wire n11625_o;
  wire [63:0] n11628_o;
  wire [63:0] n11655_o;
  wire [63:0] n11657_o;
  wire n11659_o;
  wire [5:0] n11660_o;
  wire [3:0] n11661_o;
  wire [3:0] n11662_o;
  wire n11681_o;
  wire n11682_o;
  wire n11685_o;
  wire n11686_o;
  wire n11693_o;
  wire [63:0] n11694_o;
  wire [31:0] n11696_o;
  wire [63:0] n11698_o;
  wire [63:0] n11700_o;
  wire n11702_o;
  wire [5:0] n11703_o;
  wire [3:0] n11704_o;
  wire [3:0] n11705_o;
  wire n11724_o;
  wire n11725_o;
  wire n11728_o;
  wire n11729_o;
  wire n11736_o;
  wire [63:0] n11737_o;
  wire [31:0] n11739_o;
  wire [63:0] n11741_o;
  wire [63:0] n11743_o;
  wire n11745_o;
  wire [5:0] n11746_o;
  wire [3:0] n11747_o;
  wire [3:0] n11748_o;
  wire n11767_o;
  wire n11768_o;
  wire n11771_o;
  wire n11772_o;
  wire n11779_o;
  wire [63:0] n11780_o;
  wire [31:0] n11782_o;
  wire [63:0] n11784_o;
  wire [63:0] n11786_o;
  wire n11788_o;
  wire [5:0] n11789_o;
  wire [3:0] n11790_o;
  wire [3:0] n11791_o;
  wire n11810_o;
  wire n11811_o;
  wire n11814_o;
  wire n11815_o;
  wire n11822_o;
  wire [63:0] n11823_o;
  wire [31:0] n11825_o;
  wire [63:0] n11827_o;
  wire [63:0] n11830_o;
  wire n11832_o;
  wire [5:0] n11833_o;
  wire [3:0] n11834_o;
  wire [5:0] n11835_o;
  wire [3:0] n11836_o;
  wire n11855_o;
  wire n11856_o;
  wire n11859_o;
  wire n11860_o;
  wire n11867_o;
  wire [63:0] n11868_o;
  wire [31:0] n11870_o;
  wire [63:0] n11872_o;
  wire [63:0] n11875_o;
  wire n11877_o;
  wire [5:0] n11878_o;
  wire [3:0] n11879_o;
  wire [5:0] n11880_o;
  wire [3:0] n11881_o;
  wire n11900_o;
  wire n11901_o;
  wire n11904_o;
  wire n11905_o;
  wire n11912_o;
  wire [63:0] n11913_o;
  wire [31:0] n11915_o;
  wire n11916_o;
  wire [3:0] n11921_o;
  wire [5:0] n11922_o;
  wire [9:0] n11923_o;
  wire [1:0] n11924_o;
  wire [5:0] n11925_o;
  wire [1:0] n11926_o;
  wire [1:0] n11927_o;
  wire [1:0] n11928_o;
  wire [1:0] n11929_o;
  wire [1:0] n11930_o;
  wire [5:0] n11931_o;
  wire [5:0] n11932_o;
  wire [2:0] n11936_o;
  wire n11937_o;
  wire [63:0] n11938_o;
  wire [63:0] n11939_o;
  wire [63:0] n11940_o;
  wire n11942_o;
  wire [137:0] n11943_o;
  wire [5:0] n11944_o;
  wire [3:0] n11945_o;
  wire [3:0] n11946_o;
  wire n11965_o;
  wire n11966_o;
  wire n11969_o;
  wire n11970_o;
  wire [31:0] n11971_o;
  wire n11973_o;
  wire [5:0] n11974_o;
  wire [3:0] n11975_o;
  wire [3:0] n11976_o;
  wire n11995_o;
  wire n11996_o;
  wire n11999_o;
  wire n12000_o;
  wire [31:0] n12001_o;
  wire [63:0] n12002_o;
  wire [31:0] n12003_o;
  wire [31:0] n12004_o;
  wire [31:0] n12005_o;
  wire n12007_o;
  wire [137:0] n12008_o;
  wire [5:0] n12009_o;
  wire [3:0] n12010_o;
  wire [3:0] n12011_o;
  wire n12030_o;
  wire n12031_o;
  wire n12034_o;
  wire n12035_o;
  wire [31:0] n12036_o;
  wire n12038_o;
  wire [5:0] n12039_o;
  wire [3:0] n12040_o;
  wire [3:0] n12041_o;
  wire n12060_o;
  wire n12061_o;
  wire n12064_o;
  wire n12065_o;
  wire [31:0] n12066_o;
  wire [63:0] n12067_o;
  wire [31:0] n12068_o;
  wire [31:0] n12069_o;
  wire [31:0] n12070_o;
  wire n12072_o;
  wire [137:0] n12073_o;
  wire [5:0] n12074_o;
  wire [3:0] n12075_o;
  wire [3:0] n12076_o;
  wire n12095_o;
  wire n12096_o;
  wire n12099_o;
  wire n12100_o;
  wire [31:0] n12101_o;
  wire n12103_o;
  wire [5:0] n12104_o;
  wire [3:0] n12105_o;
  wire [3:0] n12106_o;
  wire n12125_o;
  wire n12126_o;
  wire n12129_o;
  wire n12130_o;
  wire [31:0] n12131_o;
  wire [63:0] n12132_o;
  wire [31:0] n12133_o;
  wire [31:0] n12134_o;
  wire [31:0] n12135_o;
  wire n12137_o;
  wire [137:0] n12138_o;
  wire [5:0] n12139_o;
  wire [3:0] n12140_o;
  wire [3:0] n12141_o;
  wire n12160_o;
  wire n12161_o;
  wire n12164_o;
  wire n12165_o;
  wire [31:0] n12166_o;
  wire n12168_o;
  wire [5:0] n12169_o;
  wire [3:0] n12170_o;
  wire [3:0] n12171_o;
  wire n12190_o;
  wire n12191_o;
  wire n12194_o;
  wire n12195_o;
  wire [31:0] n12196_o;
  wire [63:0] n12197_o;
  wire [31:0] n12198_o;
  wire [31:0] n12199_o;
  wire [31:0] n12200_o;
  wire n12202_o;
  wire [137:0] n12203_o;
  wire [5:0] n12204_o;
  wire [3:0] n12205_o;
  wire [5:0] n12206_o;
  wire [3:0] n12207_o;
  wire n12226_o;
  wire n12227_o;
  wire n12230_o;
  wire n12231_o;
  wire [31:0] n12232_o;
  wire n12234_o;
  wire [5:0] n12235_o;
  wire [3:0] n12236_o;
  wire [5:0] n12237_o;
  wire [3:0] n12238_o;
  wire n12257_o;
  wire n12258_o;
  wire n12261_o;
  wire n12262_o;
  wire [31:0] n12263_o;
  wire [63:0] n12264_o;
  wire [31:0] n12265_o;
  wire [31:0] n12266_o;
  wire [31:0] n12267_o;
  wire n12269_o;
  wire [137:0] n12270_o;
  wire [5:0] n12271_o;
  wire [3:0] n12272_o;
  wire [5:0] n12273_o;
  wire [3:0] n12274_o;
  wire n12293_o;
  wire n12294_o;
  wire n12297_o;
  wire n12298_o;
  wire [31:0] n12299_o;
  wire n12301_o;
  wire [5:0] n12302_o;
  wire [3:0] n12303_o;
  wire [5:0] n12304_o;
  wire [3:0] n12305_o;
  wire n12324_o;
  wire n12325_o;
  wire n12328_o;
  wire n12329_o;
  wire [31:0] n12330_o;
  wire [63:0] n12331_o;
  wire [31:0] n12332_o;
  wire [31:0] n12333_o;
  wire [31:0] n12334_o;
  wire [63:0] n12335_o;
  wire [28:0] n12338_o;
  wire [1:0] n12339_o;
  wire [63:0] n12345_o;
  wire n12348_o;
  wire [63:0] n12349_o;
  wire [31:0] n12350_o;
  wire [63:0] n12351_o;
  wire [31:0] n12352_o;
  wire [63:0] n12353_o;
  wire n12355_o;
  wire [63:0] n12356_o;
  wire [31:0] n12357_o;
  wire [63:0] n12358_o;
  wire [31:0] n12359_o;
  wire [63:0] n12360_o;
  wire [63:0] n12361_o;
  wire [63:0] n12362_o;
  wire [28:0] n12364_o;
  wire [1:0] n12365_o;
  wire [63:0] n12371_o;
  wire n12374_o;
  wire [63:0] n12375_o;
  wire [31:0] n12376_o;
  wire [63:0] n12377_o;
  wire [31:0] n12378_o;
  wire [63:0] n12379_o;
  wire n12381_o;
  wire [63:0] n12382_o;
  wire [31:0] n12383_o;
  wire [63:0] n12384_o;
  wire [31:0] n12385_o;
  wire [63:0] n12386_o;
  wire [63:0] n12387_o;
  wire [63:0] n12388_o;
  wire [5:0] n12390_o;
  wire [1:0] n12391_o;
  wire [63:0] n12397_o;
  wire n12400_o;
  wire [63:0] n12401_o;
  wire [31:0] n12402_o;
  wire [63:0] n12403_o;
  wire [31:0] n12404_o;
  wire [63:0] n12405_o;
  wire n12407_o;
  wire [63:0] n12408_o;
  wire [31:0] n12409_o;
  wire [63:0] n12410_o;
  wire [31:0] n12411_o;
  wire [63:0] n12412_o;
  wire [63:0] n12413_o;
  wire [63:0] n12414_o;
  wire [28:0] n12415_o;
  wire [2:0] n12416_o;
  wire n12418_o;
  wire [31:0] n12419_o;
  wire [31:0] n12420_o;
  wire [63:0] n12421_o;
  wire [63:0] n12422_o;
  wire [28:0] n12423_o;
  wire [2:0] n12424_o;
  wire n12426_o;
  wire [28:0] n12427_o;
  wire [1:0] n12428_o;
  wire n12430_o;
  localparam [15:0] n12433_o = 16'b0000000000000000;
  wire [7:0] n12434_o;
  wire [7:0] n12435_o;
  wire [7:0] n12436_o;
  wire [7:0] n12437_o;
  wire [7:0] n12438_o;
  wire [7:0] n12439_o;
  wire [7:0] n12440_o;
  wire [7:0] n12441_o;
  wire [7:0] n12442_o;
  wire [7:0] n12443_o;
  wire [7:0] n12444_o;
  wire [7:0] n12445_o;
  wire [7:0] n12446_o;
  wire [7:0] n12447_o;
  wire [7:0] n12448_o;
  wire [23:0] n12449_o;
  wire [23:0] n12450_o;
  wire [23:0] n12451_o;
  wire [23:0] n12452_o;
  wire [23:0] n12453_o;
  wire [23:0] n12454_o;
  wire [23:0] n12455_o;
  wire [7:0] n12461_o;
  wire [7:0] n12462_o;
  wire [7:0] n12463_o;
  wire [7:0] n12464_o;
  wire [7:0] n12465_o;
  wire [28:0] n12466_o;
  wire [2:0] n12467_o;
  wire n12469_o;
  wire [28:0] n12470_o;
  wire [1:0] n12471_o;
  wire n12473_o;
  localparam [15:0] n12476_o = 16'b0000000000000000;
  wire [7:0] n12477_o;
  wire [7:0] n12478_o;
  wire [7:0] n12479_o;
  wire [7:0] n12480_o;
  wire [7:0] n12481_o;
  wire [7:0] n12482_o;
  wire [7:0] n12483_o;
  wire [7:0] n12484_o;
  wire [7:0] n12485_o;
  wire [7:0] n12486_o;
  wire [7:0] n12487_o;
  wire [7:0] n12488_o;
  wire [7:0] n12489_o;
  wire [7:0] n12490_o;
  wire [7:0] n12491_o;
  wire [23:0] n12492_o;
  wire [23:0] n12493_o;
  wire [23:0] n12494_o;
  wire [23:0] n12495_o;
  wire [23:0] n12496_o;
  wire [23:0] n12497_o;
  wire [23:0] n12498_o;
  wire [7:0] n12499_o;
  wire [7:0] n12500_o;
  wire [7:0] n12501_o;
  wire [7:0] n12502_o;
  wire [7:0] n12503_o;
  wire [28:0] n12504_o;
  wire [2:0] n12505_o;
  wire n12507_o;
  wire [28:0] n12508_o;
  wire [1:0] n12509_o;
  wire n12511_o;
  wire [7:0] n12512_o;
  wire [7:0] n12513_o;
  wire [7:0] n12514_o;
  wire [7:0] n12515_o;
  wire [15:0] n12516_o;
  wire [15:0] n12517_o;
  wire [31:0] n12518_o;
  wire [31:0] n12519_o;
  wire [31:0] n12520_o;
  wire [31:0] n12521_o;
  wire [31:0] n12522_o;
  wire [31:0] n12523_o;
  wire [31:0] n12524_o;
  wire [31:0] n12525_o;
  wire [63:0] n12526_o;
  wire [31:0] n12527_o;
  wire [63:0] n12528_o;
  wire [63:0] n12529_o;
  wire [28:0] n12530_o;
  wire [2:0] n12531_o;
  wire n12533_o;
  wire [31:0] n12534_o;
  wire [31:0] n12535_o;
  wire [31:0] n12536_o;
  wire [31:0] n12537_o;
  wire [31:0] n12538_o;
  wire [31:0] n12539_o;
  wire [31:0] n12540_o;
  wire [63:0] n12541_o;
  wire [31:0] n12542_o;
  wire [31:0] n12543_o;
  wire [28:0] n12544_o;
  wire [2:0] n12545_o;
  wire n12547_o;
  wire [31:0] n12548_o;
  wire [31:0] n12549_o;
  wire [28:0] n12550_o;
  wire [2:0] n12551_o;
  wire n12553_o;
  wire [31:0] n12554_o;
  wire [31:0] n12555_o;
  wire [31:0] n12556_o;
  wire [31:0] n12557_o;
  wire [28:0] n12558_o;
  wire [2:0] n12559_o;
  wire n12561_o;
  wire [28:0] n12562_o;
  wire [1:0] n12563_o;
  wire n12565_o;
  wire [7:0] n12566_o;
  wire [7:0] n12567_o;
  wire [7:0] n12568_o;
  wire [7:0] n12569_o;
  wire [15:0] n12570_o;
  wire [15:0] n12571_o;
  wire [31:0] n12572_o;
  wire [31:0] n12573_o;
  wire [31:0] n12574_o;
  wire [31:0] n12575_o;
  wire [31:0] n12576_o;
  wire [31:0] n12577_o;
  wire [31:0] n12578_o;
  wire [31:0] n12579_o;
  wire [63:0] n12580_o;
  wire [31:0] n12581_o;
  wire [63:0] n12582_o;
  wire [63:0] n12583_o;
  wire [63:0] n12584_o;
  wire [63:0] n12585_o;
  wire [63:0] n12586_o;
  wire [63:0] n12587_o;
  wire [63:0] n12588_o;
  wire [63:0] n12589_o;
  wire [28:0] n12590_o;
  wire [2:0] n12591_o;
  wire n12593_o;
  wire [28:0] n12594_o;
  wire [1:0] n12595_o;
  wire n12597_o;
  wire [28:0] n12598_o;
  wire n12599_o;
  wire n12601_o;
  wire n12604_o;
  wire n12605_o;
  wire n12606_o;
  wire n12607_o;
  wire n12608_o;
  wire n12609_o;
  wire n12610_o;
  wire n12611_o;
  wire [3:0] n12612_o;
  wire [3:0] n12613_o;
  wire [7:0] n12614_o;
  wire [7:0] n12615_o;
  wire [7:0] n12616_o;
  wire [7:0] n12617_o;
  wire [7:0] n12618_o;
  wire [7:0] n12619_o;
  wire [7:0] n12620_o;
  wire [7:0] n12621_o;
  wire [47:0] n12622_o;
  wire [47:0] n12623_o;
  wire [47:0] n12624_o;
  wire [47:0] n12625_o;
  wire [47:0] n12626_o;
  wire [47:0] n12627_o;
  wire [47:0] n12628_o;
  wire [63:0] n12629_o;
  wire n12630_o;
  wire [7:0] n12631_o;
  wire [7:0] n12632_o;
  wire [7:0] n12633_o;
  wire [7:0] n12634_o;
  wire [7:0] n12635_o;
  wire [7:0] n12636_o;
  wire [7:0] n12637_o;
  wire [47:0] n12638_o;
  wire [47:0] n12639_o;
  wire [47:0] n12640_o;
  wire [47:0] n12641_o;
  wire [47:0] n12642_o;
  wire [47:0] n12643_o;
  wire [47:0] n12644_o;
  wire [63:0] n12645_o;
  wire n12646_o;
  wire [7:0] n12647_o;
  wire [7:0] n12648_o;
  wire [7:0] n12649_o;
  wire [7:0] n12650_o;
  wire [7:0] n12651_o;
  wire [7:0] n12652_o;
  wire [7:0] n12653_o;
  wire [47:0] n12654_o;
  wire [47:0] n12655_o;
  wire [47:0] n12656_o;
  wire [47:0] n12657_o;
  wire [47:0] n12658_o;
  wire [47:0] n12659_o;
  wire [47:0] n12660_o;
  wire [63:0] n12661_o;
  wire n12662_o;
  wire [7:0] n12663_o;
  wire [7:0] n12664_o;
  wire [7:0] n12665_o;
  wire [7:0] n12666_o;
  wire [7:0] n12667_o;
  wire [7:0] n12668_o;
  wire [7:0] n12669_o;
  wire [47:0] n12670_o;
  wire [47:0] n12671_o;
  wire [47:0] n12672_o;
  wire [47:0] n12673_o;
  wire [47:0] n12674_o;
  wire [47:0] n12675_o;
  wire [47:0] n12676_o;
  wire [63:0] n12677_o;
  wire n12678_o;
  wire [7:0] n12679_o;
  wire [7:0] n12680_o;
  wire [7:0] n12681_o;
  wire [7:0] n12682_o;
  wire [7:0] n12683_o;
  wire [7:0] n12684_o;
  wire [7:0] n12685_o;
  wire [47:0] n12686_o;
  wire [47:0] n12687_o;
  wire [47:0] n12688_o;
  wire [47:0] n12689_o;
  wire [47:0] n12690_o;
  wire [47:0] n12691_o;
  wire [47:0] n12692_o;
  wire [63:0] n12693_o;
  wire n12694_o;
  wire [7:0] n12695_o;
  wire [7:0] n12696_o;
  wire [7:0] n12697_o;
  wire [7:0] n12698_o;
  wire [7:0] n12699_o;
  wire [7:0] n12700_o;
  wire [7:0] n12701_o;
  wire [47:0] n12702_o;
  wire [47:0] n12703_o;
  wire [47:0] n12704_o;
  wire [47:0] n12705_o;
  wire [47:0] n12706_o;
  wire [47:0] n12707_o;
  wire [47:0] n12708_o;
  wire [63:0] n12709_o;
  wire n12710_o;
  wire [7:0] n12711_o;
  wire [7:0] n12712_o;
  wire [7:0] n12713_o;
  wire [7:0] n12714_o;
  wire [7:0] n12715_o;
  wire [7:0] n12716_o;
  wire [7:0] n12717_o;
  wire [47:0] n12718_o;
  wire [47:0] n12719_o;
  wire [47:0] n12720_o;
  wire [47:0] n12721_o;
  wire [47:0] n12722_o;
  wire [47:0] n12723_o;
  wire [47:0] n12724_o;
  wire [63:0] n12725_o;
  wire n12726_o;
  wire [7:0] n12727_o;
  wire [7:0] n12728_o;
  wire [7:0] n12729_o;
  wire [7:0] n12730_o;
  wire [7:0] n12731_o;
  wire [7:0] n12732_o;
  wire [7:0] n12733_o;
  wire [47:0] n12734_o;
  wire [47:0] n12735_o;
  wire [47:0] n12736_o;
  wire [47:0] n12737_o;
  wire [47:0] n12738_o;
  wire [47:0] n12739_o;
  wire [47:0] n12740_o;
  wire [63:0] n12741_o;
  wire n12742_o;
  wire [3:0] n12743_o;
  wire [3:0] n12744_o;
  wire [7:0] n12745_o;
  wire [7:0] n12746_o;
  wire [7:0] n12747_o;
  wire [28:0] n12748_o;
  wire n12749_o;
  wire n12751_o;
  wire n12753_o;
  wire n12754_o;
  wire n12755_o;
  wire n12756_o;
  wire n12757_o;
  wire n12758_o;
  wire n12759_o;
  wire n12760_o;
  wire n12761_o;
  wire n12762_o;
  wire n12763_o;
  wire n12764_o;
  wire n12765_o;
  wire n12766_o;
  wire n12767_o;
  wire n12768_o;
  wire [3:0] n12769_o;
  wire [3:0] n12770_o;
  wire [3:0] n12771_o;
  wire [3:0] n12772_o;
  wire [15:0] n12773_o;
  wire [15:0] n12774_o;
  wire [7:0] n12775_o;
  wire [7:0] n12776_o;
  wire [7:0] n12777_o;
  wire [7:0] n12778_o;
  wire [7:0] n12779_o;
  wire [7:0] n12780_o;
  wire [7:0] n12781_o;
  wire [7:0] n12782_o;
  wire [7:0] n12783_o;
  wire [7:0] n12784_o;
  wire [7:0] n12785_o;
  wire [7:0] n12786_o;
  wire [7:0] n12787_o;
  wire [7:0] n12788_o;
  wire [7:0] n12789_o;
  wire [7:0] n12790_o;
  wire [7:0] n12791_o;
  wire [7:0] n12792_o;
  wire [7:0] n12793_o;
  wire [23:0] n12794_o;
  wire [23:0] n12795_o;
  wire [23:0] n12796_o;
  wire [23:0] n12797_o;
  wire [23:0] n12798_o;
  wire [23:0] n12799_o;
  wire [23:0] n12800_o;
  wire [23:0] n12801_o;
  wire [23:0] n12802_o;
  wire [31:0] n12803_o;
  wire [31:0] n12804_o;
  wire [31:0] n12805_o;
  wire [31:0] n12806_o;
  wire [31:0] n12807_o;
  wire [31:0] n12808_o;
  wire [31:0] n12809_o;
  wire [7:0] n12810_o;
  wire [7:0] n12811_o;
  wire [7:0] n12812_o;
  wire [7:0] n12813_o;
  wire [7:0] n12814_o;
  wire [7:0] n12815_o;
  wire [7:0] n12816_o;
  wire [28:0] n12817_o;
  wire [2:0] n12818_o;
  wire [28:0] n12819_o;
  wire [1:0] n12820_o;
  wire n12822_o;
  wire [28:0] n12823_o;
  wire n12824_o;
  wire n12826_o;
  wire n12829_o;
  wire n12830_o;
  wire n12831_o;
  wire n12832_o;
  wire n12833_o;
  wire n12834_o;
  wire n12835_o;
  wire n12836_o;
  wire [3:0] n12837_o;
  wire [3:0] n12838_o;
  wire [7:0] n12839_o;
  wire [7:0] n12840_o;
  wire [7:0] n12841_o;
  wire [7:0] n12842_o;
  wire [7:0] n12843_o;
  wire [7:0] n12844_o;
  wire [7:0] n12845_o;
  wire [7:0] n12846_o;
  wire [7:0] n12847_o;
  wire [7:0] n12848_o;
  wire [7:0] n12849_o;
  wire [7:0] n12850_o;
  wire [7:0] n12851_o;
  wire [7:0] n12852_o;
  wire [47:0] n12853_o;
  wire [47:0] n12854_o;
  wire [47:0] n12855_o;
  wire [47:0] n12856_o;
  wire [47:0] n12857_o;
  wire [47:0] n12858_o;
  wire [47:0] n12859_o;
  wire [47:0] n12860_o;
  wire [47:0] n12861_o;
  wire [47:0] n12862_o;
  wire [47:0] n12863_o;
  wire [47:0] n12864_o;
  wire [47:0] n12865_o;
  wire [63:0] n12866_o;
  wire n12867_o;
  wire [7:0] n12868_o;
  wire [7:0] n12869_o;
  wire [7:0] n12870_o;
  wire [7:0] n12871_o;
  wire [7:0] n12872_o;
  wire [7:0] n12873_o;
  wire [7:0] n12874_o;
  wire [7:0] n12875_o;
  wire [7:0] n12876_o;
  wire [7:0] n12877_o;
  wire [7:0] n12878_o;
  wire [7:0] n12879_o;
  wire [7:0] n12880_o;
  wire [47:0] n12881_o;
  wire [47:0] n12882_o;
  wire [47:0] n12883_o;
  wire [47:0] n12884_o;
  wire [47:0] n12885_o;
  wire [47:0] n12886_o;
  wire [47:0] n12887_o;
  wire [47:0] n12888_o;
  wire [47:0] n12889_o;
  wire [47:0] n12890_o;
  wire [47:0] n12891_o;
  wire [47:0] n12892_o;
  wire [47:0] n12893_o;
  wire [63:0] n12894_o;
  wire n12895_o;
  wire [7:0] n12896_o;
  wire [7:0] n12897_o;
  wire [7:0] n12898_o;
  wire [7:0] n12899_o;
  wire [7:0] n12900_o;
  wire [7:0] n12901_o;
  wire [7:0] n12902_o;
  wire [7:0] n12903_o;
  wire [7:0] n12904_o;
  wire [7:0] n12905_o;
  wire [7:0] n12906_o;
  wire [7:0] n12907_o;
  wire [7:0] n12908_o;
  wire [47:0] n12909_o;
  wire [47:0] n12910_o;
  wire [47:0] n12911_o;
  wire [47:0] n12912_o;
  wire [47:0] n12913_o;
  wire [47:0] n12914_o;
  wire [47:0] n12915_o;
  wire [47:0] n12916_o;
  wire [47:0] n12917_o;
  wire [47:0] n12918_o;
  wire [47:0] n12919_o;
  wire [47:0] n12920_o;
  wire [47:0] n12921_o;
  wire [63:0] n12922_o;
  wire n12923_o;
  wire [7:0] n12924_o;
  wire [7:0] n12925_o;
  wire [7:0] n12926_o;
  wire [7:0] n12927_o;
  wire [7:0] n12928_o;
  wire [7:0] n12929_o;
  wire [7:0] n12930_o;
  wire [7:0] n12931_o;
  wire [7:0] n12932_o;
  wire [7:0] n12933_o;
  wire [7:0] n12934_o;
  wire [7:0] n12935_o;
  wire [7:0] n12936_o;
  wire [47:0] n12937_o;
  wire [47:0] n12938_o;
  wire [47:0] n12939_o;
  wire [47:0] n12940_o;
  wire [47:0] n12941_o;
  wire [47:0] n12942_o;
  wire [47:0] n12943_o;
  wire [47:0] n12944_o;
  wire [47:0] n12945_o;
  wire [47:0] n12946_o;
  wire [47:0] n12947_o;
  wire [47:0] n12948_o;
  wire [47:0] n12949_o;
  wire [63:0] n12950_o;
  wire n12951_o;
  wire [7:0] n12952_o;
  wire [7:0] n12953_o;
  wire [7:0] n12954_o;
  wire [7:0] n12955_o;
  wire [7:0] n12956_o;
  wire [7:0] n12957_o;
  wire [7:0] n12958_o;
  wire [7:0] n12959_o;
  wire [7:0] n12960_o;
  wire [7:0] n12961_o;
  wire [7:0] n12962_o;
  wire [7:0] n12963_o;
  wire [7:0] n12964_o;
  wire [47:0] n12965_o;
  wire [47:0] n12966_o;
  wire [47:0] n12967_o;
  wire [47:0] n12968_o;
  wire [47:0] n12969_o;
  wire [47:0] n12970_o;
  wire [47:0] n12971_o;
  wire [47:0] n12972_o;
  wire [47:0] n12973_o;
  wire [47:0] n12974_o;
  wire [47:0] n12975_o;
  wire [47:0] n12976_o;
  wire [47:0] n12977_o;
  wire [63:0] n12978_o;
  wire n12979_o;
  wire [7:0] n12980_o;
  wire [7:0] n12981_o;
  wire [7:0] n12982_o;
  wire [7:0] n12983_o;
  wire [7:0] n12984_o;
  wire [7:0] n12985_o;
  wire [7:0] n12986_o;
  wire [7:0] n12987_o;
  wire [7:0] n12988_o;
  wire [7:0] n12989_o;
  wire [7:0] n12990_o;
  wire [7:0] n12991_o;
  wire [7:0] n12992_o;
  wire [47:0] n12993_o;
  wire [47:0] n12994_o;
  wire [47:0] n12995_o;
  wire [47:0] n12996_o;
  wire [47:0] n12997_o;
  wire [47:0] n12998_o;
  wire [47:0] n12999_o;
  wire [47:0] n13000_o;
  wire [47:0] n13001_o;
  wire [47:0] n13002_o;
  wire [47:0] n13003_o;
  wire [47:0] n13004_o;
  wire [47:0] n13005_o;
  wire [63:0] n13006_o;
  wire n13007_o;
  wire [7:0] n13008_o;
  wire [7:0] n13009_o;
  wire [7:0] n13010_o;
  wire [7:0] n13011_o;
  wire [7:0] n13012_o;
  wire [7:0] n13013_o;
  wire [7:0] n13014_o;
  wire [7:0] n13015_o;
  wire [7:0] n13016_o;
  wire [7:0] n13017_o;
  wire [7:0] n13018_o;
  wire [7:0] n13019_o;
  wire [7:0] n13020_o;
  wire [47:0] n13021_o;
  wire [47:0] n13022_o;
  wire [47:0] n13023_o;
  wire [47:0] n13024_o;
  wire [47:0] n13025_o;
  wire [47:0] n13026_o;
  wire [47:0] n13027_o;
  wire [47:0] n13028_o;
  wire [47:0] n13029_o;
  wire [47:0] n13030_o;
  wire [47:0] n13031_o;
  wire [47:0] n13032_o;
  wire [47:0] n13033_o;
  wire [63:0] n13034_o;
  wire n13035_o;
  wire [7:0] n13036_o;
  wire [7:0] n13037_o;
  wire [7:0] n13038_o;
  wire [7:0] n13039_o;
  wire [7:0] n13040_o;
  wire [7:0] n13041_o;
  wire [7:0] n13042_o;
  wire [7:0] n13043_o;
  wire [7:0] n13044_o;
  wire [7:0] n13045_o;
  wire [7:0] n13046_o;
  wire [7:0] n13047_o;
  wire [7:0] n13048_o;
  wire [47:0] n13049_o;
  wire [47:0] n13050_o;
  wire [47:0] n13051_o;
  wire [47:0] n13052_o;
  wire [47:0] n13053_o;
  wire [47:0] n13054_o;
  wire [47:0] n13055_o;
  wire [47:0] n13056_o;
  wire [47:0] n13057_o;
  wire [47:0] n13058_o;
  wire [47:0] n13059_o;
  wire [47:0] n13060_o;
  wire [47:0] n13061_o;
  wire [63:0] n13062_o;
  wire n13063_o;
  wire [3:0] n13064_o;
  wire [3:0] n13065_o;
  wire [7:0] n13066_o;
  wire [7:0] n13067_o;
  wire [7:0] n13068_o;
  wire [28:0] n13069_o;
  wire n13070_o;
  wire n13072_o;
  wire n13074_o;
  wire n13075_o;
  wire n13076_o;
  wire n13077_o;
  wire n13078_o;
  wire n13079_o;
  wire n13080_o;
  wire n13081_o;
  wire n13082_o;
  wire n13083_o;
  wire n13084_o;
  wire n13085_o;
  wire n13086_o;
  wire n13087_o;
  wire n13088_o;
  wire n13089_o;
  wire [3:0] n13090_o;
  wire [3:0] n13091_o;
  wire [3:0] n13092_o;
  wire [3:0] n13093_o;
  wire [15:0] n13094_o;
  wire [15:0] n13095_o;
  wire [7:0] n13096_o;
  wire [7:0] n13097_o;
  wire [7:0] n13098_o;
  wire [7:0] n13099_o;
  wire [7:0] n13100_o;
  wire [7:0] n13101_o;
  wire [7:0] n13102_o;
  wire [7:0] n13103_o;
  wire [7:0] n13104_o;
  wire [7:0] n13105_o;
  wire [7:0] n13106_o;
  wire [7:0] n13107_o;
  wire [7:0] n13108_o;
  wire [7:0] n13109_o;
  wire [7:0] n13110_o;
  wire [7:0] n13111_o;
  wire [7:0] n13112_o;
  wire [7:0] n13113_o;
  wire [7:0] n13114_o;
  wire [7:0] n13115_o;
  wire [7:0] n13116_o;
  wire [7:0] n13117_o;
  wire [7:0] n13118_o;
  wire [7:0] n13119_o;
  wire [7:0] n13120_o;
  wire [7:0] n13121_o;
  wire [7:0] n13122_o;
  wire [7:0] n13123_o;
  wire [7:0] n13124_o;
  wire [7:0] n13125_o;
  wire [7:0] n13126_o;
  wire n13128_o;
  wire n13130_o;
  wire n13131_o;
  wire [7:0] n13132_o;
  wire [7:0] n13133_o;
  wire [7:0] n13134_o;
  wire [7:0] n13135_o;
  wire [7:0] n13136_o;
  wire [7:0] n13137_o;
  wire [7:0] n13138_o;
  wire [7:0] n13139_o;
  wire [7:0] n13140_o;
  wire [7:0] n13141_o;
  wire [7:0] n13142_o;
  wire [7:0] n13143_o;
  wire [7:0] n13144_o;
  reg [7:0] n13145_o;
  wire [7:0] n13146_o;
  wire [7:0] n13147_o;
  wire [7:0] n13148_o;
  wire [7:0] n13149_o;
  wire [7:0] n13150_o;
  wire [7:0] n13151_o;
  wire [7:0] n13152_o;
  wire [7:0] n13153_o;
  wire [7:0] n13154_o;
  wire [7:0] n13155_o;
  wire [7:0] n13156_o;
  wire [7:0] n13157_o;
  wire [7:0] n13158_o;
  reg [7:0] n13159_o;
  wire [7:0] n13160_o;
  wire [7:0] n13161_o;
  wire [7:0] n13162_o;
  wire [7:0] n13163_o;
  wire [7:0] n13164_o;
  wire [7:0] n13165_o;
  wire [7:0] n13166_o;
  wire [7:0] n13167_o;
  wire [7:0] n13168_o;
  wire [7:0] n13169_o;
  wire [7:0] n13170_o;
  wire [7:0] n13171_o;
  wire [7:0] n13172_o;
  reg [7:0] n13173_o;
  wire [7:0] n13187_o;
  wire [7:0] n13188_o;
  wire [7:0] n13189_o;
  wire [7:0] n13190_o;
  wire [7:0] n13191_o;
  wire [7:0] n13192_o;
  wire [7:0] n13193_o;
  wire [7:0] n13194_o;
  wire [7:0] n13195_o;
  wire [7:0] n13196_o;
  wire [7:0] n13197_o;
  wire [7:0] n13198_o;
  wire [7:0] n13199_o;
  wire [31:0] n13213_o;
  wire [31:0] n13214_o;
  wire [31:0] n13215_o;
  wire [31:0] n13216_o;
  wire [31:0] n13217_o;
  wire [31:0] n13218_o;
  wire [31:0] n13219_o;
  wire [31:0] n13220_o;
  wire [31:0] n13221_o;
  wire [31:0] n13222_o;
  wire [31:0] n13223_o;
  wire [31:0] n13224_o;
  wire [31:0] n13225_o;
  wire [63:0] n13227_o;
  wire [31:0] n13228_o;
  wire [63:0] n13229_o;
  wire [31:0] n13230_o;
  wire [28:0] n13231_o;
  wire n13232_o;
  wire [28:0] n13233_o;
  wire [1:0] n13234_o;
  wire [28:0] n13235_o;
  wire n13236_o;
  wire [28:0] n13237_o;
  wire n13238_o;
  wire n13256_o;
  wire n13262_o;
  wire [1:0] n13267_o;
  reg n13268_o;
  reg n13269_o;
  reg n13270_o;
  reg n13271_o;
  wire [3:0] n13276_o;
  wire n13277_o;
  wire n13279_o;
  wire n13282_o;
  wire n13284_o;
  wire [7:0] n13287_o;
  wire [7:0] n13288_o;
  wire [7:0] n13302_o;
  wire [7:0] n13303_o;
  wire [7:0] n13304_o;
  wire n13306_o;
  wire n13307_o;
  wire [1:0] n13308_o;
  wire n13309_o;
  wire [2:0] n13310_o;
  wire n13314_o;
  wire n13316_o;
  wire n13317_o;
  wire n13319_o;
  wire n13320_o;
  wire n13322_o;
  wire n13323_o;
  reg n13325_o;
  localparam [12:0] n13326_o = 13'b0000000000000;
  wire [3:0] n13327_o;
  wire [7:0] n13328_o;
  wire n13330_o;
  wire [12:0] n13331_o;
  wire [4:0] n13332_o;
  wire n13333_o;
  wire n13335_o;
  wire [12:0] n13336_o;
  wire [4:0] n13337_o;
  wire n13338_o;
  wire n13339_o;
  wire n13340_o;
  wire n13341_o;
  wire n13342_o;
  wire n13343_o;
  wire n13344_o;
  wire n13345_o;
  wire n13348_o;
  wire n13349_o;
  wire n13350_o;
  wire n13351_o;
  wire n13352_o;
  wire n13353_o;
  wire n13354_o;
  wire n13356_o;
  wire n13357_o;
  wire n13358_o;
  wire n13359_o;
  wire n13360_o;
  wire n13361_o;
  wire [12:0] n13362_o;
  localparam [51:0] n13363_o = 52'bX;
  wire [38:0] n13364_o;
  wire [3:0] n13365_o;
  wire n13366_o;
  wire [51:0] n13367_o;
  wire [12:0] n13368_o;
  wire [4:0] n13369_o;
  wire n13370_o;
  wire n13372_o;
  wire n13375_o;
  wire n13376_o;
  wire [7:0] n13379_o;
  wire [7:0] n13380_o;
  wire [7:0] n13394_o;
  wire [7:0] n13395_o;
  wire [7:0] n13396_o;
  wire n13398_o;
  wire n13399_o;
  wire [1:0] n13400_o;
  wire n13401_o;
  wire [2:0] n13402_o;
  wire n13406_o;
  wire n13408_o;
  wire n13409_o;
  wire n13411_o;
  wire n13412_o;
  wire n13414_o;
  wire n13415_o;
  reg n13417_o;
  localparam [12:0] n13418_o = 13'b0000000000000;
  wire [3:0] n13419_o;
  wire [7:0] n13420_o;
  wire n13422_o;
  wire [12:0] n13423_o;
  wire [4:0] n13424_o;
  wire n13425_o;
  wire n13427_o;
  wire [12:0] n13428_o;
  wire [4:0] n13429_o;
  wire n13430_o;
  wire n13431_o;
  wire n13432_o;
  wire n13433_o;
  wire n13434_o;
  wire n13435_o;
  wire n13436_o;
  wire n13437_o;
  wire n13440_o;
  wire n13441_o;
  wire n13442_o;
  wire n13443_o;
  wire n13444_o;
  wire n13445_o;
  wire n13446_o;
  wire n13448_o;
  wire n13449_o;
  wire n13450_o;
  wire n13451_o;
  wire n13452_o;
  wire n13453_o;
  wire [12:0] n13454_o;
  wire [25:0] n13455_o;
  wire [3:0] n13456_o;
  wire n13457_o;
  wire [51:0] n13458_o;
  wire [12:0] n13459_o;
  wire [4:0] n13460_o;
  wire n13461_o;
  wire n13463_o;
  wire n13466_o;
  wire n13467_o;
  wire [7:0] n13470_o;
  wire [7:0] n13471_o;
  wire [7:0] n13485_o;
  wire [7:0] n13486_o;
  wire [7:0] n13487_o;
  wire n13489_o;
  wire n13490_o;
  wire [1:0] n13491_o;
  wire n13492_o;
  wire [2:0] n13493_o;
  wire n13497_o;
  wire n13499_o;
  wire n13500_o;
  wire n13502_o;
  wire n13503_o;
  wire n13505_o;
  wire n13506_o;
  reg n13508_o;
  localparam [12:0] n13509_o = 13'b0000000000000;
  wire [3:0] n13510_o;
  wire [7:0] n13511_o;
  wire n13513_o;
  wire [12:0] n13514_o;
  wire [4:0] n13515_o;
  wire n13516_o;
  wire n13518_o;
  wire [12:0] n13519_o;
  wire [4:0] n13520_o;
  wire n13521_o;
  wire n13522_o;
  wire n13523_o;
  wire n13524_o;
  wire n13525_o;
  wire n13526_o;
  wire n13527_o;
  wire n13528_o;
  wire n13531_o;
  wire n13532_o;
  wire n13533_o;
  wire n13534_o;
  wire n13535_o;
  wire n13536_o;
  wire n13537_o;
  wire n13539_o;
  wire n13540_o;
  wire n13541_o;
  wire n13542_o;
  wire n13543_o;
  wire n13544_o;
  wire [12:0] n13545_o;
  wire [12:0] n13546_o;
  wire [3:0] n13547_o;
  wire n13548_o;
  wire [51:0] n13549_o;
  wire [12:0] n13550_o;
  wire [4:0] n13551_o;
  wire n13552_o;
  wire n13554_o;
  wire n13557_o;
  wire n13558_o;
  wire [7:0] n13561_o;
  wire [7:0] n13562_o;
  wire [7:0] n13576_o;
  wire [7:0] n13577_o;
  wire [7:0] n13578_o;
  wire n13580_o;
  wire n13581_o;
  wire [1:0] n13582_o;
  wire n13583_o;
  wire [2:0] n13584_o;
  wire n13588_o;
  wire n13590_o;
  wire n13591_o;
  wire n13593_o;
  wire n13594_o;
  wire n13596_o;
  wire n13597_o;
  reg n13599_o;
  localparam [12:0] n13600_o = 13'b0000000000000;
  wire [3:0] n13601_o;
  wire [7:0] n13602_o;
  wire n13604_o;
  wire [12:0] n13605_o;
  wire [4:0] n13606_o;
  wire n13607_o;
  wire n13609_o;
  wire [12:0] n13610_o;
  wire [4:0] n13611_o;
  wire n13612_o;
  wire n13613_o;
  wire n13614_o;
  wire n13615_o;
  wire n13616_o;
  wire n13617_o;
  wire n13618_o;
  wire n13619_o;
  wire n13622_o;
  wire n13623_o;
  wire n13624_o;
  wire n13625_o;
  wire n13626_o;
  wire n13627_o;
  wire n13628_o;
  wire n13630_o;
  wire n13631_o;
  wire n13632_o;
  wire n13633_o;
  wire n13634_o;
  wire n13635_o;
  wire [12:0] n13636_o;
  wire [51:0] n13643_o;
  wire [12:0] n13644_o;
  wire [7:0] n13645_o;
  wire [51:0] n13646_o;
  wire [12:0] n13647_o;
  wire [7:0] n13648_o;
  wire [15:0] n13649_o;
  wire [51:0] n13650_o;
  wire [12:0] n13651_o;
  wire [7:0] n13652_o;
  wire [23:0] n13653_o;
  wire [51:0] n13654_o;
  wire [12:0] n13655_o;
  wire [7:0] n13656_o;
  wire [31:0] n13657_o;
  wire n13661_o;
  wire [51:0] n13668_o;
  wire [12:0] n13669_o;
  wire [4:0] n13670_o;
  wire n13671_o;
  wire [51:0] n13673_o;
  wire [12:0] n13674_o;
  wire [4:0] n13675_o;
  wire n13676_o;
  wire [51:0] n13678_o;
  wire [12:0] n13679_o;
  wire [7:0] n13680_o;
  wire [7:0] n13681_o;
  wire [7:0] n13682_o;
  wire [51:0] n13685_o;
  wire [12:0] n13686_o;
  wire [4:0] n13687_o;
  wire n13688_o;
  wire [51:0] n13690_o;
  wire [12:0] n13691_o;
  wire [4:0] n13692_o;
  wire n13693_o;
  wire [51:0] n13695_o;
  wire [12:0] n13696_o;
  wire [7:0] n13697_o;
  wire [7:0] n13698_o;
  wire [7:0] n13699_o;
  wire [51:0] n13701_o;
  wire [12:0] n13702_o;
  wire [4:0] n13703_o;
  wire n13704_o;
  wire [51:0] n13706_o;
  wire [12:0] n13707_o;
  wire [4:0] n13708_o;
  wire n13709_o;
  wire [51:0] n13711_o;
  wire [12:0] n13712_o;
  wire [7:0] n13713_o;
  wire [7:0] n13714_o;
  wire [7:0] n13715_o;
  wire [51:0] n13717_o;
  wire [12:0] n13718_o;
  wire [4:0] n13719_o;
  wire n13720_o;
  wire [51:0] n13722_o;
  wire [12:0] n13723_o;
  wire [4:0] n13724_o;
  wire n13725_o;
  wire [51:0] n13727_o;
  wire [12:0] n13728_o;
  wire [7:0] n13729_o;
  wire [7:0] n13730_o;
  wire [7:0] n13731_o;
  wire [31:0] n13732_o;
  wire [51:0] n13739_o;
  wire [12:0] n13740_o;
  wire [4:0] n13741_o;
  wire n13742_o;
  wire [51:0] n13744_o;
  wire [12:0] n13745_o;
  wire [4:0] n13746_o;
  wire n13747_o;
  wire [51:0] n13749_o;
  wire [12:0] n13750_o;
  wire [7:0] n13751_o;
  wire [7:0] n13752_o;
  wire [7:0] n13753_o;
  wire [51:0] n13756_o;
  wire [12:0] n13757_o;
  wire [4:0] n13758_o;
  wire n13759_o;
  wire [51:0] n13761_o;
  wire [12:0] n13762_o;
  wire [4:0] n13763_o;
  wire n13764_o;
  wire [51:0] n13766_o;
  wire [12:0] n13767_o;
  wire [7:0] n13768_o;
  wire [7:0] n13769_o;
  wire [7:0] n13770_o;
  wire [51:0] n13772_o;
  wire [12:0] n13773_o;
  wire [4:0] n13774_o;
  wire n13775_o;
  wire [51:0] n13777_o;
  wire [12:0] n13778_o;
  wire [4:0] n13779_o;
  wire n13780_o;
  wire [51:0] n13782_o;
  wire [12:0] n13783_o;
  wire [7:0] n13784_o;
  wire [7:0] n13785_o;
  wire [7:0] n13786_o;
  wire [51:0] n13788_o;
  wire [12:0] n13789_o;
  wire [4:0] n13790_o;
  wire n13791_o;
  wire [51:0] n13793_o;
  wire [12:0] n13794_o;
  wire [4:0] n13795_o;
  wire n13796_o;
  wire [51:0] n13798_o;
  wire [12:0] n13799_o;
  wire [7:0] n13800_o;
  wire [7:0] n13801_o;
  wire [7:0] n13802_o;
  wire [31:0] n13803_o;
  wire [31:0] n13804_o;
  wire n13806_o;
  wire n13808_o;
  wire [51:0] n13815_o;
  wire [12:0] n13816_o;
  wire [4:0] n13817_o;
  wire n13818_o;
  wire [51:0] n13820_o;
  wire [12:0] n13821_o;
  wire [4:0] n13822_o;
  wire n13823_o;
  wire [51:0] n13825_o;
  wire [12:0] n13826_o;
  wire [7:0] n13827_o;
  wire [51:0] n13828_o;
  wire [12:0] n13829_o;
  wire [7:0] n13830_o;
  wire [15:0] n13831_o;
  wire [15:0] n13832_o;
  wire [15:0] n13833_o;
  wire [51:0] n13836_o;
  wire [12:0] n13837_o;
  wire [4:0] n13838_o;
  wire n13839_o;
  wire [51:0] n13841_o;
  wire [12:0] n13842_o;
  wire [4:0] n13843_o;
  wire n13844_o;
  wire [51:0] n13846_o;
  wire [12:0] n13847_o;
  wire [7:0] n13848_o;
  wire [51:0] n13849_o;
  wire [12:0] n13850_o;
  wire [7:0] n13851_o;
  wire [15:0] n13852_o;
  wire [15:0] n13853_o;
  wire [15:0] n13854_o;
  wire [31:0] n13855_o;
  wire [51:0] n13862_o;
  wire [12:0] n13863_o;
  wire [4:0] n13864_o;
  wire n13865_o;
  wire [51:0] n13867_o;
  wire [12:0] n13868_o;
  wire [4:0] n13869_o;
  wire n13870_o;
  wire [51:0] n13872_o;
  wire [12:0] n13873_o;
  wire [7:0] n13874_o;
  wire [51:0] n13875_o;
  wire [12:0] n13876_o;
  wire [7:0] n13877_o;
  wire [15:0] n13878_o;
  wire [15:0] n13879_o;
  wire [15:0] n13880_o;
  wire [51:0] n13883_o;
  wire [12:0] n13884_o;
  wire [4:0] n13885_o;
  wire n13886_o;
  wire [51:0] n13888_o;
  wire [12:0] n13889_o;
  wire [4:0] n13890_o;
  wire n13891_o;
  wire [51:0] n13893_o;
  wire [12:0] n13894_o;
  wire [7:0] n13895_o;
  wire [51:0] n13896_o;
  wire [12:0] n13897_o;
  wire [7:0] n13898_o;
  wire [15:0] n13899_o;
  wire [15:0] n13900_o;
  wire [15:0] n13901_o;
  wire [31:0] n13902_o;
  wire [31:0] n13903_o;
  wire n13905_o;
  wire n13907_o;
  wire [51:0] n13914_o;
  wire [12:0] n13915_o;
  wire [4:0] n13916_o;
  wire n13917_o;
  wire [51:0] n13918_o;
  wire [12:0] n13919_o;
  wire [4:0] n13920_o;
  wire n13921_o;
  wire [51:0] n13922_o;
  wire [12:0] n13923_o;
  wire [7:0] n13924_o;
  wire [51:0] n13925_o;
  wire [12:0] n13926_o;
  wire [7:0] n13927_o;
  wire [15:0] n13928_o;
  wire [51:0] n13929_o;
  wire [12:0] n13930_o;
  wire [7:0] n13931_o;
  wire [23:0] n13932_o;
  wire [51:0] n13933_o;
  wire [12:0] n13934_o;
  wire [7:0] n13935_o;
  wire [31:0] n13936_o;
  wire [31:0] n13938_o;
  wire [31:0] n13940_o;
  wire [51:0] n13948_o;
  wire [12:0] n13949_o;
  wire [4:0] n13950_o;
  wire n13951_o;
  wire [51:0] n13952_o;
  wire [12:0] n13953_o;
  wire [4:0] n13954_o;
  wire n13955_o;
  wire [51:0] n13956_o;
  wire [12:0] n13957_o;
  wire [7:0] n13958_o;
  wire [51:0] n13959_o;
  wire [12:0] n13960_o;
  wire [7:0] n13961_o;
  wire [15:0] n13962_o;
  wire [51:0] n13963_o;
  wire [12:0] n13964_o;
  wire [7:0] n13965_o;
  wire [23:0] n13966_o;
  wire [51:0] n13967_o;
  wire [12:0] n13968_o;
  wire [7:0] n13969_o;
  wire [31:0] n13970_o;
  wire [31:0] n13972_o;
  wire [31:0] n13974_o;
  wire [31:0] n13976_o;
  wire [1:0] n13977_o;
  reg [31:0] n13978_o;
  wire [31:0] n13979_o;
  wire [63:0] n13981_o;
  wire [31:0] n13982_o;
  wire [31:0] n13983_o;
  wire [28:0] n13984_o;
  wire [1:0] n13985_o;
  wire [28:0] n13986_o;
  wire n13987_o;
  wire [28:0] n13988_o;
  wire n13989_o;
  wire [28:0] n13990_o;
  wire [1:0] n13991_o;
  wire [28:0] n13992_o;
  wire n13993_o;
  wire n14029_o;
  wire n14031_o;
  wire n14032_o;
  wire n14033_o;
  wire n14034_o;
  wire n14035_o;
  wire n14037_o;
  wire n14038_o;
  wire n14039_o;
  wire n14040_o;
  wire n14041_o;
  wire n14043_o;
  wire n14044_o;
  wire n14045_o;
  wire n14046_o;
  wire n14047_o;
  wire [3:0] n14048_o;
  wire [1:0] n14049_o;
  wire n14050_o;
  reg n14051_o;
  wire n14052_o;
  reg n14053_o;
  wire n14054_o;
  reg n14055_o;
  wire n14056_o;
  reg n14057_o;
  wire n14059_o;
  wire [2:0] n14060_o;
  reg n14064_o;
  reg n14068_o;
  reg n14072_o;
  reg n14076_o;
  wire [7:0] n14081_o;
  wire [3:0] n14083_o;
  wire n14090_o;
  wire [3:0] n14091_o;
  wire [3:0] n14093_o;
  wire [3:0] n14094_o;
  wire [2:0] n14095_o;
  wire [7:0] n14096_o;
  wire [3:0] n14098_o;
  wire n14105_o;
  wire [3:0] n14106_o;
  wire [3:0] n14108_o;
  wire [3:0] n14109_o;
  wire [2:0] n14110_o;
  wire [7:0] n14111_o;
  wire [15:0] n14112_o;
  wire [3:0] n14114_o;
  wire n14121_o;
  wire [3:0] n14122_o;
  wire [3:0] n14124_o;
  wire [3:0] n14125_o;
  wire [2:0] n14126_o;
  wire [3:0] n14128_o;
  wire [7:0] n14129_o;
  wire [31:0] n14130_o;
  wire [3:0] n14132_o;
  wire n14139_o;
  wire [3:0] n14140_o;
  wire [3:0] n14142_o;
  wire [3:0] n14143_o;
  wire [2:0] n14144_o;
  wire [4:0] n14146_o;
  wire n14148_o;
  wire n14149_o;
  wire n14150_o;
  wire n14151_o;
  wire n14152_o;
  wire [7:0] n14153_o;
  wire [15:0] n14154_o;
  wire [7:0] n14155_o;
  wire [31:0] n14156_o;
  wire [31:0] n14157_o;
  wire n14159_o;
  wire [15:0] n14161_o;
  wire n14163_o;
  wire n14166_o;
  wire n14169_o;
  wire n14172_o;
  wire [15:0] n14173_o;
  wire [4:0] n14175_o;
  wire n14182_o;
  wire [4:0] n14183_o;
  wire [4:0] n14185_o;
  wire [4:0] n14186_o;
  wire [3:0] n14187_o;
  wire [15:0] n14188_o;
  wire [31:0] n14189_o;
  wire [4:0] n14191_o;
  wire n14198_o;
  wire [4:0] n14199_o;
  wire [4:0] n14201_o;
  wire [4:0] n14202_o;
  wire [3:0] n14203_o;
  wire [4:0] n14205_o;
  wire n14207_o;
  wire n14208_o;
  wire n14209_o;
  wire [15:0] n14210_o;
  wire [31:0] n14211_o;
  wire [31:0] n14212_o;
  wire n14214_o;
  wire n14217_o;
  wire n14220_o;
  wire [5:0] n14222_o;
  wire n14229_o;
  wire [5:0] n14230_o;
  wire [5:0] n14232_o;
  wire [5:0] n14233_o;
  wire [4:0] n14234_o;
  wire n14236_o;
  wire n14237_o;
  wire n14239_o;
  wire [1:0] n14241_o;
  reg [31:0] n14242_o;
  reg [4:0] n14244_o;
  reg n14246_o;
  reg [15:0] n14249_o;
  reg [3:0] n14252_o;
  reg n14255_o;
  reg [7:0] n14258_o;
  reg [2:0] n14261_o;
  reg n14264_o;
  reg [7:0] n14267_o;
  reg [2:0] n14270_o;
  reg n14273_o;
  wire n14283_o;
  wire [3:0] n14284_o;
  wire [7:0] n14286_o;
  wire [7:0] n14287_o;
  wire n14288_o;
  wire [5:0] n14289_o;
  localparam [3:0] n14290_o = 4'b0000;
  wire [1:0] n14291_o;
  wire [7:0] n14292_o;
  wire [7:0] n14293_o;
  wire n14294_o;
  wire [6:0] n14295_o;
  localparam [3:0] n14296_o = 4'b0000;
  wire n14297_o;
  wire [7:0] n14298_o;
  wire [7:0] n14299_o;
  wire n14309_o;
  wire [3:0] n14310_o;
  wire [7:0] n14312_o;
  wire [7:0] n14313_o;
  wire n14314_o;
  wire [5:0] n14315_o;
  localparam [3:0] n14316_o = 4'b0000;
  wire [1:0] n14317_o;
  wire [7:0] n14318_o;
  wire [7:0] n14319_o;
  wire n14320_o;
  wire [6:0] n14321_o;
  localparam [3:0] n14322_o = 4'b0000;
  wire n14323_o;
  wire [7:0] n14324_o;
  wire [7:0] n14325_o;
  wire n14335_o;
  wire [7:0] n14336_o;
  wire [15:0] n14338_o;
  wire [15:0] n14339_o;
  wire n14340_o;
  wire [11:0] n14341_o;
  localparam [7:0] n14342_o = 8'b00000000;
  wire [3:0] n14343_o;
  wire [15:0] n14344_o;
  wire [15:0] n14345_o;
  wire n14346_o;
  wire [13:0] n14347_o;
  localparam [7:0] n14348_o = 8'b00000000;
  wire [1:0] n14349_o;
  wire [15:0] n14350_o;
  wire [15:0] n14351_o;
  wire n14352_o;
  wire [14:0] n14353_o;
  localparam [7:0] n14354_o = 8'b00000000;
  wire n14355_o;
  wire [15:0] n14356_o;
  wire [15:0] n14357_o;
  wire n14367_o;
  wire [15:0] n14368_o;
  wire [31:0] n14370_o;
  wire [31:0] n14371_o;
  wire n14372_o;
  wire [23:0] n14373_o;
  localparam [15:0] n14374_o = 16'b0000000000000000;
  wire [7:0] n14375_o;
  wire [31:0] n14376_o;
  wire [31:0] n14377_o;
  wire n14378_o;
  wire [27:0] n14379_o;
  localparam [15:0] n14380_o = 16'b0000000000000000;
  wire [3:0] n14381_o;
  wire [31:0] n14382_o;
  wire [31:0] n14383_o;
  wire n14384_o;
  wire [29:0] n14385_o;
  localparam [15:0] n14386_o = 16'b0000000000000000;
  wire [1:0] n14387_o;
  wire [31:0] n14388_o;
  wire [31:0] n14389_o;
  wire n14390_o;
  wire [30:0] n14391_o;
  localparam [15:0] n14392_o = 16'b0000000000000000;
  wire n14393_o;
  wire [31:0] n14394_o;
  wire [31:0] n14395_o;
  wire [3:0] n14404_o;
  wire n14407_o;
  wire [3:0] n14408_o;
  wire [7:0] n14409_o;
  wire [7:0] n14410_o;
  wire n14411_o;
  wire [1:0] n14412_o;
  wire [5:0] n14413_o;
  wire [7:0] n14414_o;
  wire [7:0] n14415_o;
  wire n14416_o;
  wire n14417_o;
  wire [6:0] n14418_o;
  wire [7:0] n14419_o;
  wire [7:0] n14420_o;
  wire [3:0] n14429_o;
  wire n14432_o;
  wire [3:0] n14433_o;
  wire [7:0] n14434_o;
  wire [7:0] n14435_o;
  wire n14436_o;
  wire [1:0] n14437_o;
  wire [5:0] n14438_o;
  wire [7:0] n14439_o;
  wire [7:0] n14440_o;
  wire n14441_o;
  wire n14442_o;
  wire [6:0] n14443_o;
  wire [7:0] n14444_o;
  wire [7:0] n14445_o;
  wire [3:0] n14454_o;
  wire [3:0] n14455_o;
  wire [7:0] n14456_o;
  wire n14459_o;
  wire [7:0] n14460_o;
  wire [15:0] n14461_o;
  wire [15:0] n14462_o;
  wire n14463_o;
  wire [3:0] n14464_o;
  wire [11:0] n14465_o;
  wire [15:0] n14466_o;
  wire [15:0] n14467_o;
  wire n14468_o;
  wire [1:0] n14469_o;
  wire [13:0] n14470_o;
  wire [15:0] n14471_o;
  wire [15:0] n14472_o;
  wire n14473_o;
  wire n14474_o;
  wire [14:0] n14475_o;
  wire [15:0] n14476_o;
  wire [15:0] n14477_o;
  wire [3:0] n14486_o;
  wire [3:0] n14487_o;
  wire [3:0] n14488_o;
  wire [3:0] n14489_o;
  wire [15:0] n14490_o;
  wire n14493_o;
  wire [15:0] n14494_o;
  wire [31:0] n14495_o;
  wire [31:0] n14496_o;
  wire n14497_o;
  wire [7:0] n14498_o;
  wire [23:0] n14499_o;
  wire [31:0] n14500_o;
  wire [31:0] n14501_o;
  wire n14502_o;
  wire [3:0] n14503_o;
  wire [27:0] n14504_o;
  wire [31:0] n14505_o;
  wire [31:0] n14506_o;
  wire n14507_o;
  wire [1:0] n14508_o;
  wire [29:0] n14509_o;
  wire [31:0] n14510_o;
  wire [31:0] n14511_o;
  wire n14512_o;
  wire n14513_o;
  wire [30:0] n14514_o;
  wire [31:0] n14515_o;
  wire [31:0] n14516_o;
  wire [2:0] n14518_o;
  wire [2:0] n14521_o;
  wire [3:0] n14526_o;
  wire [3:0] n14529_o;
  wire [4:0] n14534_o;
  wire [4:0] n14537_o;
  wire [2:0] n14542_o;
  wire [2:0] n14545_o;
  wire [3:0] n14550_o;
  wire [3:0] n14553_o;
  wire [4:0] n14558_o;
  wire [4:0] n14561_o;
  wire n14567_o;
  wire [7:0] n14569_o;
  wire [7:0] n14570_o;
  wire n14576_o;
  wire n14578_o;
  wire n14580_o;
  wire n14581_o;
  wire n14582_o;
  wire n14583_o;
  wire n14584_o;
  wire n14585_o;
  wire n14586_o;
  wire n14587_o;
  wire n14588_o;
  wire n14589_o;
  wire n14590_o;
  wire n14591_o;
  wire n14592_o;
  wire n14593_o;
  wire [7:0] n14595_o;
  wire [7:0] n14596_o;
  wire n14602_o;
  wire n14604_o;
  wire n14606_o;
  wire n14607_o;
  wire n14608_o;
  wire n14609_o;
  wire n14610_o;
  wire n14611_o;
  wire n14612_o;
  wire n14613_o;
  wire n14614_o;
  wire n14615_o;
  wire n14616_o;
  wire n14617_o;
  wire n14618_o;
  wire n14619_o;
  wire [7:0] n14621_o;
  wire [7:0] n14622_o;
  wire n14628_o;
  wire n14630_o;
  wire n14632_o;
  wire n14633_o;
  wire n14634_o;
  wire n14635_o;
  wire n14636_o;
  wire n14637_o;
  wire n14638_o;
  wire n14639_o;
  wire n14640_o;
  wire n14641_o;
  wire n14642_o;
  wire n14643_o;
  wire n14644_o;
  wire n14645_o;
  wire [7:0] n14647_o;
  wire [7:0] n14648_o;
  wire n14654_o;
  wire n14656_o;
  wire n14658_o;
  wire n14659_o;
  wire n14660_o;
  wire n14661_o;
  wire n14662_o;
  wire n14663_o;
  wire n14664_o;
  wire n14665_o;
  wire n14666_o;
  wire n14667_o;
  wire n14668_o;
  wire n14669_o;
  wire n14670_o;
  wire n14671_o;
  wire n14673_o;
  wire n14674_o;
  wire n14675_o;
  wire [7:0] n14677_o;
  wire [7:0] n14678_o;
  wire n14684_o;
  wire n14686_o;
  wire n14688_o;
  wire n14689_o;
  wire n14690_o;
  wire n14691_o;
  wire n14692_o;
  wire n14693_o;
  wire n14694_o;
  wire n14695_o;
  wire n14696_o;
  wire n14697_o;
  wire n14698_o;
  wire n14699_o;
  wire n14700_o;
  wire n14701_o;
  wire [7:0] n14703_o;
  wire [7:0] n14704_o;
  wire [7:0] n14705_o;
  wire n14711_o;
  wire n14713_o;
  wire n14715_o;
  wire n14716_o;
  wire n14717_o;
  wire n14718_o;
  wire n14719_o;
  wire n14720_o;
  wire n14721_o;
  wire n14722_o;
  wire n14723_o;
  wire n14724_o;
  wire n14725_o;
  wire n14726_o;
  wire n14727_o;
  wire n14728_o;
  wire n14729_o;
  wire n14730_o;
  wire n14731_o;
  wire n14732_o;
  wire [7:0] n14734_o;
  wire [7:0] n14735_o;
  wire n14741_o;
  wire n14743_o;
  wire n14745_o;
  wire n14746_o;
  wire n14747_o;
  wire n14748_o;
  wire n14749_o;
  wire n14750_o;
  wire n14751_o;
  wire n14752_o;
  wire n14753_o;
  wire n14754_o;
  wire n14755_o;
  wire n14756_o;
  wire n14757_o;
  wire n14758_o;
  wire [7:0] n14760_o;
  wire [7:0] n14761_o;
  wire [7:0] n14762_o;
  wire n14768_o;
  wire n14770_o;
  wire n14772_o;
  wire n14773_o;
  wire n14774_o;
  wire n14775_o;
  wire n14776_o;
  wire n14777_o;
  wire n14778_o;
  wire n14779_o;
  wire n14780_o;
  wire n14781_o;
  wire n14782_o;
  wire n14783_o;
  wire n14784_o;
  wire n14785_o;
  wire n14786_o;
  wire n14787_o;
  wire n14788_o;
  wire n14789_o;
  wire [7:0] n14791_o;
  wire [7:0] n14792_o;
  wire n14798_o;
  wire n14800_o;
  wire n14802_o;
  wire n14803_o;
  wire n14804_o;
  wire n14805_o;
  wire n14806_o;
  wire n14807_o;
  wire n14808_o;
  wire n14809_o;
  wire n14810_o;
  wire n14811_o;
  wire n14812_o;
  wire n14813_o;
  wire n14814_o;
  wire n14815_o;
  wire [7:0] n14817_o;
  wire [7:0] n14818_o;
  wire [7:0] n14819_o;
  wire n14825_o;
  wire n14827_o;
  wire n14829_o;
  wire n14830_o;
  wire n14831_o;
  wire n14832_o;
  wire n14833_o;
  wire n14834_o;
  wire n14835_o;
  wire n14836_o;
  wire n14837_o;
  wire n14838_o;
  wire n14839_o;
  wire n14840_o;
  wire n14841_o;
  wire n14842_o;
  wire n14843_o;
  wire n14844_o;
  wire n14845_o;
  wire n14846_o;
  wire [7:0] n14848_o;
  wire [7:0] n14849_o;
  wire n14855_o;
  wire n14857_o;
  wire n14859_o;
  wire n14860_o;
  wire n14861_o;
  wire n14862_o;
  wire n14863_o;
  wire n14864_o;
  wire n14865_o;
  wire n14866_o;
  wire n14867_o;
  wire n14868_o;
  wire n14869_o;
  wire n14870_o;
  wire n14871_o;
  wire n14872_o;
  wire [7:0] n14874_o;
  wire [7:0] n14875_o;
  wire [7:0] n14876_o;
  wire n14882_o;
  wire n14884_o;
  wire n14886_o;
  wire n14887_o;
  wire n14888_o;
  wire n14889_o;
  wire n14890_o;
  wire n14891_o;
  wire n14892_o;
  wire n14893_o;
  wire n14894_o;
  wire n14895_o;
  wire n14896_o;
  wire n14897_o;
  wire n14898_o;
  wire n14899_o;
  wire n14900_o;
  wire n14901_o;
  wire [3:0] n14902_o;
  wire [3:0] n14904_o;
  wire [3:0] n14906_o;
  wire [3:0] n14907_o;
  wire [3:0] n14909_o;
  wire n14911_o;
  wire n14913_o;
  wire [15:0] n14915_o;
  wire [15:0] n14916_o;
  wire n14922_o;
  wire n14924_o;
  wire n14926_o;
  wire n14927_o;
  wire n14928_o;
  wire n14929_o;
  wire n14930_o;
  wire n14931_o;
  wire n14932_o;
  wire n14933_o;
  wire n14934_o;
  wire n14935_o;
  wire n14936_o;
  wire n14937_o;
  wire n14938_o;
  wire n14939_o;
  wire n14940_o;
  wire n14941_o;
  wire n14942_o;
  wire n14943_o;
  wire n14944_o;
  wire n14945_o;
  wire n14946_o;
  wire n14947_o;
  wire n14948_o;
  wire n14949_o;
  wire n14950_o;
  wire n14951_o;
  wire n14952_o;
  wire n14953_o;
  wire n14954_o;
  wire n14955_o;
  wire [15:0] n14957_o;
  wire [15:0] n14958_o;
  wire n14964_o;
  wire n14966_o;
  wire n14968_o;
  wire n14969_o;
  wire n14970_o;
  wire n14971_o;
  wire n14972_o;
  wire n14973_o;
  wire n14974_o;
  wire n14975_o;
  wire n14976_o;
  wire n14977_o;
  wire n14978_o;
  wire n14979_o;
  wire n14980_o;
  wire n14981_o;
  wire n14982_o;
  wire n14983_o;
  wire n14984_o;
  wire n14985_o;
  wire n14986_o;
  wire n14987_o;
  wire n14988_o;
  wire n14989_o;
  wire n14990_o;
  wire n14991_o;
  wire n14992_o;
  wire n14993_o;
  wire n14994_o;
  wire n14995_o;
  wire n14996_o;
  wire n14997_o;
  wire n14999_o;
  wire n15000_o;
  wire n15001_o;
  wire [15:0] n15003_o;
  wire [15:0] n15004_o;
  wire n15010_o;
  wire n15012_o;
  wire n15014_o;
  wire n15015_o;
  wire n15016_o;
  wire n15017_o;
  wire n15018_o;
  wire n15019_o;
  wire n15020_o;
  wire n15021_o;
  wire n15022_o;
  wire n15023_o;
  wire n15024_o;
  wire n15025_o;
  wire n15026_o;
  wire n15027_o;
  wire n15028_o;
  wire n15029_o;
  wire n15030_o;
  wire n15031_o;
  wire n15032_o;
  wire n15033_o;
  wire n15034_o;
  wire n15035_o;
  wire n15036_o;
  wire n15037_o;
  wire n15038_o;
  wire n15039_o;
  wire n15040_o;
  wire n15041_o;
  wire n15042_o;
  wire n15043_o;
  wire [15:0] n15045_o;
  wire [15:0] n15046_o;
  wire n15052_o;
  wire n15054_o;
  wire n15056_o;
  wire n15057_o;
  wire n15058_o;
  wire n15059_o;
  wire n15060_o;
  wire n15061_o;
  wire n15062_o;
  wire n15063_o;
  wire n15064_o;
  wire n15065_o;
  wire n15066_o;
  wire n15067_o;
  wire n15068_o;
  wire n15069_o;
  wire n15070_o;
  wire n15071_o;
  wire n15072_o;
  wire n15073_o;
  wire n15074_o;
  wire n15075_o;
  wire n15076_o;
  wire n15077_o;
  wire n15078_o;
  wire n15079_o;
  wire n15080_o;
  wire n15081_o;
  wire n15082_o;
  wire n15083_o;
  wire n15084_o;
  wire n15085_o;
  wire [15:0] n15087_o;
  wire [15:0] n15088_o;
  wire [15:0] n15089_o;
  wire n15095_o;
  wire n15097_o;
  wire n15099_o;
  wire n15100_o;
  wire n15101_o;
  wire n15102_o;
  wire n15103_o;
  wire n15104_o;
  wire n15105_o;
  wire n15106_o;
  wire n15107_o;
  wire n15108_o;
  wire n15109_o;
  wire n15110_o;
  wire n15111_o;
  wire n15112_o;
  wire n15113_o;
  wire n15114_o;
  wire n15115_o;
  wire n15116_o;
  wire n15117_o;
  wire n15118_o;
  wire n15119_o;
  wire n15120_o;
  wire n15121_o;
  wire n15122_o;
  wire n15123_o;
  wire n15124_o;
  wire n15125_o;
  wire n15126_o;
  wire n15127_o;
  wire n15128_o;
  wire n15129_o;
  wire [15:0] n15131_o;
  wire [15:0] n15132_o;
  wire [15:0] n15133_o;
  wire n15139_o;
  wire n15141_o;
  wire n15143_o;
  wire n15144_o;
  wire n15145_o;
  wire n15146_o;
  wire n15147_o;
  wire n15148_o;
  wire n15149_o;
  wire n15150_o;
  wire n15151_o;
  wire n15152_o;
  wire n15153_o;
  wire n15154_o;
  wire n15155_o;
  wire n15156_o;
  wire n15157_o;
  wire n15158_o;
  wire n15159_o;
  wire n15160_o;
  wire n15161_o;
  wire n15162_o;
  wire n15163_o;
  wire n15164_o;
  wire n15165_o;
  wire n15166_o;
  wire n15167_o;
  wire n15168_o;
  wire n15169_o;
  wire n15170_o;
  wire n15171_o;
  wire n15172_o;
  wire n15173_o;
  wire n15174_o;
  wire n15175_o;
  wire n15177_o;
  wire n15179_o;
  wire n15181_o;
  wire n15183_o;
  wire n15185_o;
  wire n15187_o;
  wire n15189_o;
  wire n15191_o;
  wire [31:0] n15193_o;
  wire n15199_o;
  wire n15201_o;
  wire n15203_o;
  wire n15204_o;
  wire n15205_o;
  wire n15206_o;
  wire n15207_o;
  wire n15208_o;
  wire n15209_o;
  wire n15210_o;
  wire n15211_o;
  wire n15212_o;
  wire n15213_o;
  wire n15214_o;
  wire n15215_o;
  wire n15216_o;
  wire n15217_o;
  wire n15218_o;
  wire n15219_o;
  wire n15220_o;
  wire n15221_o;
  wire n15222_o;
  wire n15223_o;
  wire n15224_o;
  wire n15225_o;
  wire n15226_o;
  wire n15227_o;
  wire n15228_o;
  wire n15229_o;
  wire n15230_o;
  wire n15231_o;
  wire n15232_o;
  wire n15233_o;
  wire n15234_o;
  wire n15235_o;
  wire n15236_o;
  wire n15237_o;
  wire n15238_o;
  wire n15239_o;
  wire n15240_o;
  wire n15241_o;
  wire n15242_o;
  wire n15243_o;
  wire n15244_o;
  wire n15245_o;
  wire n15246_o;
  wire n15247_o;
  wire n15248_o;
  wire n15249_o;
  wire n15250_o;
  wire n15251_o;
  wire n15252_o;
  wire n15253_o;
  wire n15254_o;
  wire n15255_o;
  wire n15256_o;
  wire n15257_o;
  wire n15258_o;
  wire n15259_o;
  wire n15260_o;
  wire n15261_o;
  wire n15262_o;
  wire n15263_o;
  wire n15264_o;
  wire n15266_o;
  wire n15267_o;
  wire n15268_o;
  wire [31:0] n15270_o;
  wire n15276_o;
  wire n15278_o;
  wire n15280_o;
  wire n15281_o;
  wire n15282_o;
  wire n15283_o;
  wire n15284_o;
  wire n15285_o;
  wire n15286_o;
  wire n15287_o;
  wire n15288_o;
  wire n15289_o;
  wire n15290_o;
  wire n15291_o;
  wire n15292_o;
  wire n15293_o;
  wire n15294_o;
  wire n15295_o;
  wire n15296_o;
  wire n15297_o;
  wire n15298_o;
  wire n15299_o;
  wire n15300_o;
  wire n15301_o;
  wire n15302_o;
  wire n15303_o;
  wire n15304_o;
  wire n15305_o;
  wire n15306_o;
  wire n15307_o;
  wire n15308_o;
  wire n15309_o;
  wire n15310_o;
  wire n15311_o;
  wire n15312_o;
  wire n15313_o;
  wire n15314_o;
  wire n15315_o;
  wire n15316_o;
  wire n15317_o;
  wire n15318_o;
  wire n15319_o;
  wire n15320_o;
  wire n15321_o;
  wire n15322_o;
  wire n15323_o;
  wire n15324_o;
  wire n15325_o;
  wire n15326_o;
  wire n15327_o;
  wire n15328_o;
  wire n15329_o;
  wire n15330_o;
  wire n15331_o;
  wire n15332_o;
  wire n15333_o;
  wire n15334_o;
  wire n15335_o;
  wire n15336_o;
  wire n15337_o;
  wire n15338_o;
  wire n15339_o;
  wire n15340_o;
  wire n15341_o;
  wire [31:0] n15343_o;
  wire [31:0] n15344_o;
  wire n15350_o;
  wire n15352_o;
  wire n15354_o;
  wire n15355_o;
  wire n15356_o;
  wire n15357_o;
  wire n15358_o;
  wire n15359_o;
  wire n15360_o;
  wire n15361_o;
  wire n15362_o;
  wire n15363_o;
  wire n15364_o;
  wire n15365_o;
  wire n15366_o;
  wire n15367_o;
  wire n15368_o;
  wire n15369_o;
  wire n15370_o;
  wire n15371_o;
  wire n15372_o;
  wire n15373_o;
  wire n15374_o;
  wire n15375_o;
  wire n15376_o;
  wire n15377_o;
  wire n15378_o;
  wire n15379_o;
  wire n15380_o;
  wire n15381_o;
  wire n15382_o;
  wire n15383_o;
  wire n15384_o;
  wire n15385_o;
  wire n15386_o;
  wire n15387_o;
  wire n15388_o;
  wire n15389_o;
  wire n15390_o;
  wire n15391_o;
  wire n15392_o;
  wire n15393_o;
  wire n15394_o;
  wire n15395_o;
  wire n15396_o;
  wire n15397_o;
  wire n15398_o;
  wire n15399_o;
  wire n15400_o;
  wire n15401_o;
  wire n15402_o;
  wire n15403_o;
  wire n15404_o;
  wire n15405_o;
  wire n15406_o;
  wire n15407_o;
  wire n15408_o;
  wire n15409_o;
  wire n15410_o;
  wire n15411_o;
  wire n15412_o;
  wire n15413_o;
  wire n15414_o;
  wire n15415_o;
  wire n15416_o;
  wire n15417_o;
  wire n15419_o;
  wire n15421_o;
  wire n15423_o;
  wire [1:0] n15424_o;
  wire n15425_o;
  reg n15427_o;
  wire n15428_o;
  reg n15430_o;
  wire n15431_o;
  reg n15433_o;
  wire n15434_o;
  reg n15435_o;
  wire n15436_o;
  reg n15438_o;
  wire n15439_o;
  reg n15441_o;
  wire n15442_o;
  reg n15444_o;
  wire n15445_o;
  reg n15446_o;
  wire [3:0] n15447_o;
  wire [3:0] n15449_o;
  wire [3:0] n15451_o;
  wire [3:0] n15453_o;
  wire [3:0] n15455_o;
  wire n15456_o;
  wire [7:0] n15457_o;
  wire [3:0] n15458_o;
  wire n15459_o;
  wire [7:0] n15460_o;
  wire [3:0] n15461_o;
  wire n15462_o;
  wire [7:0] n15463_o;
  wire [7:0] n15464_o;
  wire [7:0] n15465_o;
  wire [3:0] n15466_o;
  wire n15467_o;
  wire [7:0] n15468_o;
  wire [7:0] n15469_o;
  wire [7:0] n15470_o;
  wire n15472_o;
  wire [3:0] n15473_o;
  wire n15474_o;
  wire [15:0] n15475_o;
  wire [3:0] n15476_o;
  wire n15477_o;
  wire [15:0] n15478_o;
  wire [15:0] n15479_o;
  wire [15:0] n15480_o;
  wire n15482_o;
  wire [3:0] n15483_o;
  wire n15484_o;
  wire [31:0] n15485_o;
  wire [1:0] n15486_o;
  wire [7:0] n15487_o;
  wire [7:0] n15488_o;
  reg [7:0] n15489_o;
  wire [7:0] n15490_o;
  wire [7:0] n15491_o;
  reg [7:0] n15492_o;
  wire [7:0] n15493_o;
  wire [7:0] n15494_o;
  reg [7:0] n15495_o;
  wire [7:0] n15496_o;
  wire [7:0] n15497_o;
  reg [7:0] n15498_o;
  wire n15504_o;
  wire n15505_o;
  wire [7:0] n15507_o;
  wire n15509_o;
  wire n15510_o;
  wire n15511_o;
  wire n15512_o;
  wire [7:0] n15515_o;
  wire [7:0] n15516_o;
  wire n15517_o;
  wire n15518_o;
  wire n15519_o;
  wire [7:0] n15522_o;
  wire [7:0] n15523_o;
  wire [7:0] n15524_o;
  wire [7:0] n15525_o;
  wire n15527_o;
  wire n15528_o;
  wire [7:0] n15530_o;
  wire n15532_o;
  wire n15533_o;
  wire n15534_o;
  wire n15535_o;
  wire [7:0] n15538_o;
  wire [7:0] n15539_o;
  wire n15540_o;
  wire n15541_o;
  wire n15542_o;
  wire [7:0] n15545_o;
  wire [7:0] n15546_o;
  wire [7:0] n15547_o;
  wire [7:0] n15548_o;
  wire n15550_o;
  wire n15551_o;
  wire [7:0] n15553_o;
  wire n15555_o;
  wire n15556_o;
  wire n15557_o;
  wire n15558_o;
  wire [7:0] n15561_o;
  wire [7:0] n15562_o;
  wire n15563_o;
  wire n15564_o;
  wire n15565_o;
  wire [7:0] n15568_o;
  wire [7:0] n15569_o;
  wire [7:0] n15570_o;
  wire [7:0] n15571_o;
  wire n15573_o;
  wire n15574_o;
  wire [7:0] n15576_o;
  wire n15578_o;
  wire n15579_o;
  wire n15580_o;
  wire n15581_o;
  wire [7:0] n15584_o;
  wire [7:0] n15585_o;
  wire n15586_o;
  wire n15587_o;
  wire n15588_o;
  wire [7:0] n15591_o;
  wire [7:0] n15592_o;
  wire [7:0] n15593_o;
  wire [7:0] n15594_o;
  wire n15596_o;
  wire n15598_o;
  wire n15599_o;
  wire [15:0] n15601_o;
  wire [15:0] n15602_o;
  wire n15604_o;
  wire n15605_o;
  wire n15606_o;
  wire n15607_o;
  wire [15:0] n15610_o;
  wire [15:0] n15611_o;
  wire [15:0] n15612_o;
  wire n15613_o;
  wire n15614_o;
  wire n15615_o;
  wire [15:0] n15618_o;
  wire [15:0] n15619_o;
  wire [15:0] n15620_o;
  wire [15:0] n15621_o;
  wire [15:0] n15622_o;
  wire n15624_o;
  wire n15625_o;
  wire [15:0] n15627_o;
  wire [15:0] n15628_o;
  wire n15630_o;
  wire n15631_o;
  wire n15632_o;
  wire n15633_o;
  wire [15:0] n15636_o;
  wire [15:0] n15637_o;
  wire [15:0] n15638_o;
  wire n15639_o;
  wire n15640_o;
  wire n15641_o;
  wire [15:0] n15644_o;
  wire [15:0] n15645_o;
  wire [15:0] n15646_o;
  wire [15:0] n15647_o;
  wire [15:0] n15648_o;
  wire n15650_o;
  wire n15652_o;
  wire n15653_o;
  wire [31:0] n15655_o;
  wire [31:0] n15656_o;
  wire n15658_o;
  wire n15659_o;
  wire n15660_o;
  wire [31:0] n15663_o;
  wire n15664_o;
  wire n15665_o;
  wire n15666_o;
  wire [31:0] n15669_o;
  wire [31:0] n15670_o;
  wire [31:0] n15671_o;
  wire [31:0] n15672_o;
  wire [31:0] n15673_o;
  wire [1:0] n15674_o;
  wire [7:0] n15675_o;
  wire [7:0] n15676_o;
  reg [7:0] n15677_o;
  wire [7:0] n15678_o;
  wire [7:0] n15679_o;
  reg [7:0] n15680_o;
  wire [7:0] n15681_o;
  wire [7:0] n15682_o;
  reg [7:0] n15683_o;
  wire [7:0] n15684_o;
  wire [7:0] n15685_o;
  reg [7:0] n15686_o;
  wire [31:0] n15687_o;
  wire [31:0] n15688_o;
  wire [31:0] n15689_o;
  wire [28:0] n15690_o;
  wire [2:0] n15691_o;
  wire n15693_o;
  wire [28:0] n15694_o;
  wire [1:0] n15695_o;
  wire n15697_o;
  wire [28:0] n15698_o;
  wire n15699_o;
  wire n15701_o;
  wire [63:0] n15704_o;
  wire n15705_o;
  wire [63:0] n15706_o;
  wire n15707_o;
  wire [63:0] n15708_o;
  wire n15709_o;
  wire [63:0] n15710_o;
  wire n15711_o;
  wire [63:0] n15712_o;
  wire n15713_o;
  wire [63:0] n15714_o;
  wire n15715_o;
  wire [63:0] n15716_o;
  wire n15717_o;
  wire [63:0] n15718_o;
  wire n15719_o;
  wire [3:0] n15720_o;
  wire [3:0] n15721_o;
  wire [7:0] n15722_o;
  wire [7:0] n15723_o;
  wire [7:0] n15724_o;
  wire [7:0] n15725_o;
  wire [7:0] n15726_o;
  wire [7:0] n15727_o;
  wire [7:0] n15728_o;
  wire [7:0] n15729_o;
  wire [15:0] n15730_o;
  wire [15:0] n15731_o;
  wire [15:0] n15732_o;
  wire [15:0] n15733_o;
  wire [15:0] n15734_o;
  wire [15:0] n15735_o;
  wire [15:0] n15736_o;
  wire [63:0] n15737_o;
  wire n15738_o;
  wire [7:0] n15739_o;
  wire [7:0] n15740_o;
  wire [7:0] n15741_o;
  wire [7:0] n15742_o;
  wire [7:0] n15743_o;
  wire [7:0] n15744_o;
  wire [7:0] n15745_o;
  wire [15:0] n15746_o;
  wire [15:0] n15747_o;
  wire [15:0] n15748_o;
  wire [15:0] n15749_o;
  wire [15:0] n15750_o;
  wire [15:0] n15751_o;
  wire [15:0] n15752_o;
  wire [63:0] n15753_o;
  wire n15754_o;
  wire [7:0] n15755_o;
  wire [7:0] n15756_o;
  wire [7:0] n15757_o;
  wire [7:0] n15758_o;
  wire [7:0] n15759_o;
  wire [7:0] n15760_o;
  wire [7:0] n15761_o;
  wire [15:0] n15762_o;
  wire [15:0] n15763_o;
  wire [15:0] n15764_o;
  wire [15:0] n15765_o;
  wire [15:0] n15766_o;
  wire [15:0] n15767_o;
  wire [15:0] n15768_o;
  wire [63:0] n15769_o;
  wire n15770_o;
  wire [7:0] n15771_o;
  wire [7:0] n15772_o;
  wire [7:0] n15773_o;
  wire [7:0] n15774_o;
  wire [7:0] n15775_o;
  wire [7:0] n15776_o;
  wire [7:0] n15777_o;
  wire [15:0] n15778_o;
  wire [15:0] n15779_o;
  wire [15:0] n15780_o;
  wire [15:0] n15781_o;
  wire [15:0] n15782_o;
  wire [15:0] n15783_o;
  wire [15:0] n15784_o;
  wire [63:0] n15785_o;
  wire n15786_o;
  wire [7:0] n15787_o;
  wire [7:0] n15788_o;
  wire [7:0] n15789_o;
  wire [7:0] n15790_o;
  wire [7:0] n15791_o;
  wire [7:0] n15792_o;
  wire [7:0] n15793_o;
  wire [15:0] n15794_o;
  wire [15:0] n15795_o;
  wire [15:0] n15796_o;
  wire [15:0] n15797_o;
  wire [15:0] n15798_o;
  wire [15:0] n15799_o;
  wire [15:0] n15800_o;
  wire [63:0] n15801_o;
  wire n15802_o;
  wire [7:0] n15803_o;
  wire [7:0] n15804_o;
  wire [7:0] n15805_o;
  wire [7:0] n15806_o;
  wire [7:0] n15807_o;
  wire [7:0] n15808_o;
  wire [7:0] n15809_o;
  wire [15:0] n15810_o;
  wire [15:0] n15811_o;
  wire [15:0] n15812_o;
  wire [15:0] n15813_o;
  wire [15:0] n15814_o;
  wire [15:0] n15815_o;
  wire [15:0] n15816_o;
  wire [63:0] n15817_o;
  wire n15818_o;
  wire [7:0] n15819_o;
  wire [7:0] n15820_o;
  wire [7:0] n15821_o;
  wire [7:0] n15822_o;
  wire [7:0] n15823_o;
  wire [7:0] n15824_o;
  wire [7:0] n15825_o;
  wire [15:0] n15826_o;
  wire [15:0] n15827_o;
  wire [15:0] n15828_o;
  wire [15:0] n15829_o;
  wire [15:0] n15830_o;
  wire [15:0] n15831_o;
  wire [15:0] n15832_o;
  wire [63:0] n15833_o;
  wire n15834_o;
  wire [7:0] n15835_o;
  wire [7:0] n15836_o;
  wire [7:0] n15837_o;
  wire [7:0] n15838_o;
  wire [7:0] n15839_o;
  wire [7:0] n15840_o;
  wire [7:0] n15841_o;
  wire [15:0] n15842_o;
  wire [15:0] n15843_o;
  wire [15:0] n15844_o;
  wire [15:0] n15845_o;
  wire [15:0] n15846_o;
  wire [15:0] n15847_o;
  wire [15:0] n15848_o;
  wire [63:0] n15849_o;
  wire n15850_o;
  wire [3:0] n15851_o;
  wire [3:0] n15852_o;
  wire [7:0] n15853_o;
  wire [7:0] n15854_o;
  wire [7:0] n15855_o;
  wire [28:0] n15856_o;
  wire n15857_o;
  wire n15859_o;
  wire [63:0] n15861_o;
  wire n15862_o;
  wire [63:0] n15863_o;
  wire n15864_o;
  wire [63:0] n15865_o;
  wire n15866_o;
  wire [63:0] n15867_o;
  wire n15868_o;
  wire [63:0] n15869_o;
  wire n15870_o;
  wire [63:0] n15871_o;
  wire n15872_o;
  wire [63:0] n15873_o;
  wire n15874_o;
  wire [63:0] n15875_o;
  wire n15876_o;
  wire [63:0] n15877_o;
  wire n15878_o;
  wire [63:0] n15879_o;
  wire n15880_o;
  wire [63:0] n15881_o;
  wire n15882_o;
  wire [63:0] n15883_o;
  wire n15884_o;
  wire [63:0] n15885_o;
  wire n15886_o;
  wire [63:0] n15887_o;
  wire n15888_o;
  wire [63:0] n15889_o;
  wire n15890_o;
  wire [63:0] n15891_o;
  wire n15892_o;
  wire [3:0] n15893_o;
  wire [3:0] n15894_o;
  wire [3:0] n15895_o;
  wire [3:0] n15896_o;
  wire [15:0] n15897_o;
  wire [15:0] n15898_o;
  wire [7:0] n15899_o;
  wire [7:0] n15900_o;
  wire [7:0] n15901_o;
  wire [7:0] n15902_o;
  wire [7:0] n15903_o;
  wire [7:0] n15904_o;
  wire [7:0] n15905_o;
  wire [7:0] n15906_o;
  wire [7:0] n15907_o;
  wire [7:0] n15908_o;
  wire [7:0] n15909_o;
  wire [7:0] n15910_o;
  wire [7:0] n15911_o;
  wire [7:0] n15912_o;
  wire [7:0] n15913_o;
  wire [7:0] n15914_o;
  wire [7:0] n15915_o;
  wire [7:0] n15916_o;
  wire [7:0] n15917_o;
  wire [23:0] n15918_o;
  wire [23:0] n15919_o;
  wire [23:0] n15920_o;
  wire [23:0] n15921_o;
  wire [23:0] n15922_o;
  wire [23:0] n15923_o;
  wire [23:0] n15924_o;
  wire [23:0] n15925_o;
  wire [23:0] n15926_o;
  wire [7:0] n15927_o;
  wire [7:0] n15928_o;
  wire [7:0] n15929_o;
  wire [7:0] n15930_o;
  wire [7:0] n15931_o;
  wire [7:0] n15932_o;
  wire [7:0] n15933_o;
  wire [28:0] n15934_o;
  wire [2:0] n15935_o;
  wire [28:0] n15936_o;
  wire [1:0] n15937_o;
  wire n15939_o;
  wire [28:0] n15940_o;
  wire n15941_o;
  wire n15943_o;
  wire [63:0] n15946_o;
  wire n15947_o;
  wire [63:0] n15948_o;
  wire n15949_o;
  wire [63:0] n15950_o;
  wire n15951_o;
  wire [63:0] n15952_o;
  wire n15953_o;
  wire [63:0] n15954_o;
  wire n15955_o;
  wire [63:0] n15956_o;
  wire n15957_o;
  wire [63:0] n15958_o;
  wire n15959_o;
  wire [63:0] n15960_o;
  wire n15961_o;
  wire [3:0] n15962_o;
  wire [3:0] n15963_o;
  wire [7:0] n15964_o;
  wire [7:0] n15965_o;
  wire [7:0] n15966_o;
  wire [7:0] n15967_o;
  wire [7:0] n15968_o;
  wire [7:0] n15969_o;
  wire [7:0] n15970_o;
  wire [7:0] n15971_o;
  wire [7:0] n15972_o;
  wire [7:0] n15973_o;
  wire [7:0] n15974_o;
  wire [7:0] n15975_o;
  wire [7:0] n15976_o;
  wire [7:0] n15977_o;
  wire [15:0] n15978_o;
  wire [15:0] n15979_o;
  wire [15:0] n15980_o;
  wire [15:0] n15981_o;
  wire [15:0] n15982_o;
  wire [15:0] n15983_o;
  wire [15:0] n15984_o;
  wire [15:0] n15985_o;
  wire [15:0] n15986_o;
  wire [15:0] n15987_o;
  wire [15:0] n15988_o;
  wire [15:0] n15989_o;
  wire [15:0] n15990_o;
  wire [63:0] n15991_o;
  wire n15992_o;
  wire [7:0] n15993_o;
  wire [7:0] n15994_o;
  wire [7:0] n15995_o;
  wire [7:0] n15996_o;
  wire [7:0] n15997_o;
  wire [7:0] n15998_o;
  wire [7:0] n15999_o;
  wire [7:0] n16000_o;
  wire [7:0] n16001_o;
  wire [7:0] n16002_o;
  wire [7:0] n16003_o;
  wire [7:0] n16004_o;
  wire [7:0] n16005_o;
  wire [15:0] n16006_o;
  wire [15:0] n16007_o;
  wire [15:0] n16008_o;
  wire [15:0] n16009_o;
  wire [15:0] n16010_o;
  wire [15:0] n16011_o;
  wire [15:0] n16012_o;
  wire [15:0] n16013_o;
  wire [15:0] n16014_o;
  wire [15:0] n16015_o;
  wire [15:0] n16016_o;
  wire [15:0] n16017_o;
  wire [15:0] n16018_o;
  wire [63:0] n16019_o;
  wire n16020_o;
  wire [7:0] n16021_o;
  wire [7:0] n16022_o;
  wire [7:0] n16023_o;
  wire [7:0] n16024_o;
  wire [7:0] n16025_o;
  wire [7:0] n16026_o;
  wire [7:0] n16027_o;
  wire [7:0] n16028_o;
  wire [7:0] n16029_o;
  wire [7:0] n16030_o;
  wire [7:0] n16031_o;
  wire [7:0] n16032_o;
  wire [7:0] n16033_o;
  wire [15:0] n16034_o;
  wire [15:0] n16035_o;
  wire [15:0] n16036_o;
  wire [15:0] n16037_o;
  wire [15:0] n16038_o;
  wire [15:0] n16039_o;
  wire [15:0] n16040_o;
  wire [15:0] n16041_o;
  wire [15:0] n16042_o;
  wire [15:0] n16043_o;
  wire [15:0] n16044_o;
  wire [15:0] n16045_o;
  wire [15:0] n16046_o;
  wire [63:0] n16047_o;
  wire n16048_o;
  wire [7:0] n16049_o;
  wire [7:0] n16050_o;
  wire [7:0] n16051_o;
  wire [7:0] n16052_o;
  wire [7:0] n16053_o;
  wire [7:0] n16054_o;
  wire [7:0] n16055_o;
  wire [7:0] n16056_o;
  wire [7:0] n16057_o;
  wire [7:0] n16058_o;
  wire [7:0] n16059_o;
  wire [7:0] n16060_o;
  wire [7:0] n16061_o;
  wire [15:0] n16062_o;
  wire [15:0] n16063_o;
  wire [15:0] n16064_o;
  wire [15:0] n16065_o;
  wire [15:0] n16066_o;
  wire [15:0] n16067_o;
  wire [15:0] n16068_o;
  wire [15:0] n16069_o;
  wire [15:0] n16070_o;
  wire [15:0] n16071_o;
  wire [15:0] n16072_o;
  wire [15:0] n16073_o;
  wire [15:0] n16074_o;
  wire [63:0] n16075_o;
  wire n16076_o;
  wire [7:0] n16077_o;
  wire [7:0] n16078_o;
  wire [7:0] n16079_o;
  wire [7:0] n16080_o;
  wire [7:0] n16081_o;
  wire [7:0] n16082_o;
  wire [7:0] n16083_o;
  wire [7:0] n16084_o;
  wire [7:0] n16085_o;
  wire [7:0] n16086_o;
  wire [7:0] n16087_o;
  wire [7:0] n16088_o;
  wire [7:0] n16089_o;
  wire [15:0] n16090_o;
  wire [15:0] n16091_o;
  wire [15:0] n16092_o;
  wire [15:0] n16093_o;
  wire [15:0] n16094_o;
  wire [15:0] n16095_o;
  wire [15:0] n16096_o;
  wire [15:0] n16097_o;
  wire [15:0] n16098_o;
  wire [15:0] n16099_o;
  wire [15:0] n16100_o;
  wire [15:0] n16101_o;
  wire [15:0] n16102_o;
  wire [63:0] n16103_o;
  wire n16104_o;
  wire [7:0] n16105_o;
  wire [7:0] n16106_o;
  wire [7:0] n16107_o;
  wire [7:0] n16108_o;
  wire [7:0] n16109_o;
  wire [7:0] n16110_o;
  wire [7:0] n16111_o;
  wire [7:0] n16112_o;
  wire [7:0] n16113_o;
  wire [7:0] n16114_o;
  wire [7:0] n16115_o;
  wire [7:0] n16116_o;
  wire [7:0] n16117_o;
  wire [15:0] n16118_o;
  wire [15:0] n16119_o;
  wire [15:0] n16120_o;
  wire [15:0] n16121_o;
  wire [15:0] n16122_o;
  wire [15:0] n16123_o;
  wire [15:0] n16124_o;
  wire [15:0] n16125_o;
  wire [15:0] n16126_o;
  wire [15:0] n16127_o;
  wire [15:0] n16128_o;
  wire [15:0] n16129_o;
  wire [15:0] n16130_o;
  wire [63:0] n16131_o;
  wire n16132_o;
  wire [7:0] n16133_o;
  wire [7:0] n16134_o;
  wire [7:0] n16135_o;
  wire [7:0] n16136_o;
  wire [7:0] n16137_o;
  wire [7:0] n16138_o;
  wire [7:0] n16139_o;
  wire [7:0] n16140_o;
  wire [7:0] n16141_o;
  wire [7:0] n16142_o;
  wire [7:0] n16143_o;
  wire [7:0] n16144_o;
  wire [7:0] n16145_o;
  wire [15:0] n16146_o;
  wire [15:0] n16147_o;
  wire [15:0] n16148_o;
  wire [15:0] n16149_o;
  wire [15:0] n16150_o;
  wire [15:0] n16151_o;
  wire [15:0] n16152_o;
  wire [15:0] n16153_o;
  wire [15:0] n16154_o;
  wire [15:0] n16155_o;
  wire [15:0] n16156_o;
  wire [15:0] n16157_o;
  wire [15:0] n16158_o;
  wire [63:0] n16159_o;
  wire n16160_o;
  wire [7:0] n16161_o;
  wire [7:0] n16162_o;
  wire [7:0] n16163_o;
  wire [7:0] n16164_o;
  wire [7:0] n16165_o;
  wire [7:0] n16166_o;
  wire [7:0] n16167_o;
  wire [7:0] n16168_o;
  wire [7:0] n16169_o;
  wire [7:0] n16170_o;
  wire [7:0] n16171_o;
  wire [7:0] n16172_o;
  wire [7:0] n16173_o;
  wire [15:0] n16174_o;
  wire [15:0] n16175_o;
  wire [15:0] n16176_o;
  wire [15:0] n16177_o;
  wire [15:0] n16178_o;
  wire [15:0] n16179_o;
  wire [15:0] n16180_o;
  wire [15:0] n16181_o;
  wire [15:0] n16182_o;
  wire [15:0] n16183_o;
  wire [15:0] n16184_o;
  wire [15:0] n16185_o;
  wire [15:0] n16186_o;
  wire [63:0] n16187_o;
  wire n16188_o;
  wire [3:0] n16189_o;
  wire [3:0] n16190_o;
  wire [7:0] n16191_o;
  wire [7:0] n16192_o;
  wire [7:0] n16193_o;
  wire [28:0] n16194_o;
  wire n16195_o;
  wire n16197_o;
  wire [63:0] n16199_o;
  wire n16200_o;
  wire [63:0] n16201_o;
  wire n16202_o;
  wire [63:0] n16203_o;
  wire n16204_o;
  wire [63:0] n16205_o;
  wire n16206_o;
  wire [63:0] n16207_o;
  wire n16208_o;
  wire [63:0] n16209_o;
  wire n16210_o;
  wire [63:0] n16211_o;
  wire n16212_o;
  wire [63:0] n16213_o;
  wire n16214_o;
  wire [63:0] n16215_o;
  wire n16216_o;
  wire [63:0] n16217_o;
  wire n16218_o;
  wire [63:0] n16219_o;
  wire n16220_o;
  wire [63:0] n16221_o;
  wire n16222_o;
  wire [63:0] n16223_o;
  wire n16224_o;
  wire [63:0] n16225_o;
  wire n16226_o;
  wire [63:0] n16227_o;
  wire n16228_o;
  wire [63:0] n16229_o;
  wire n16230_o;
  wire [3:0] n16231_o;
  wire [3:0] n16232_o;
  wire [3:0] n16233_o;
  wire [3:0] n16234_o;
  wire [15:0] n16235_o;
  wire [15:0] n16236_o;
  wire [7:0] n16237_o;
  wire [7:0] n16238_o;
  wire [7:0] n16239_o;
  wire [7:0] n16240_o;
  wire [7:0] n16241_o;
  wire [7:0] n16242_o;
  wire [7:0] n16243_o;
  wire [7:0] n16244_o;
  wire [7:0] n16245_o;
  wire [7:0] n16246_o;
  wire [7:0] n16247_o;
  wire [7:0] n16248_o;
  wire [7:0] n16249_o;
  wire [7:0] n16250_o;
  wire [7:0] n16251_o;
  wire [7:0] n16252_o;
  wire [7:0] n16253_o;
  wire [7:0] n16254_o;
  wire [7:0] n16255_o;
  wire [7:0] n16256_o;
  wire [7:0] n16257_o;
  wire [7:0] n16258_o;
  wire [7:0] n16259_o;
  wire [7:0] n16260_o;
  wire [7:0] n16261_o;
  wire [7:0] n16262_o;
  wire [7:0] n16263_o;
  wire [7:0] n16264_o;
  wire [7:0] n16265_o;
  wire [7:0] n16266_o;
  wire [7:0] n16267_o;
  wire n16269_o;
  wire n16271_o;
  wire n16272_o;
  wire [7:0] n16273_o;
  wire [7:0] n16274_o;
  wire [7:0] n16275_o;
  wire [7:0] n16276_o;
  wire [7:0] n16277_o;
  wire [7:0] n16278_o;
  wire [7:0] n16279_o;
  wire [7:0] n16280_o;
  wire [7:0] n16281_o;
  wire [7:0] n16282_o;
  wire [7:0] n16283_o;
  wire [7:0] n16284_o;
  wire [7:0] n16285_o;
  reg [7:0] n16286_o;
  wire [7:0] n16287_o;
  wire [7:0] n16288_o;
  wire [7:0] n16289_o;
  wire [7:0] n16290_o;
  wire [7:0] n16291_o;
  wire [7:0] n16292_o;
  wire [7:0] n16293_o;
  wire [7:0] n16294_o;
  wire [7:0] n16295_o;
  wire [7:0] n16296_o;
  wire [7:0] n16297_o;
  wire [7:0] n16298_o;
  wire [7:0] n16299_o;
  reg [7:0] n16300_o;
  wire [7:0] n16301_o;
  wire [7:0] n16302_o;
  wire [7:0] n16303_o;
  wire [7:0] n16304_o;
  wire [7:0] n16305_o;
  wire [7:0] n16306_o;
  wire [7:0] n16307_o;
  wire [7:0] n16308_o;
  wire [7:0] n16309_o;
  wire [7:0] n16310_o;
  wire [7:0] n16311_o;
  wire [7:0] n16312_o;
  wire [7:0] n16313_o;
  reg [7:0] n16314_o;
  wire [7:0] n16328_o;
  wire [7:0] n16329_o;
  wire [7:0] n16330_o;
  wire [7:0] n16331_o;
  wire [7:0] n16332_o;
  wire [7:0] n16333_o;
  wire [7:0] n16334_o;
  wire [7:0] n16335_o;
  wire [7:0] n16336_o;
  wire [7:0] n16337_o;
  wire [7:0] n16338_o;
  wire [7:0] n16339_o;
  wire [7:0] n16340_o;
  wire [63:0] n16355_o;
  wire [31:0] n16356_o;
  wire [63:0] n16357_o;
  wire [31:0] n16358_o;
  wire [28:0] n16359_o;
  wire n16360_o;
  wire [28:0] n16361_o;
  wire [1:0] n16362_o;
  wire [28:0] n16363_o;
  wire n16364_o;
  wire [28:0] n16365_o;
  wire n16366_o;
  wire n16384_o;
  wire n16390_o;
  wire [1:0] n16395_o;
  reg n16396_o;
  reg n16397_o;
  reg n16398_o;
  reg n16399_o;
  wire [3:0] n16404_o;
  wire n16405_o;
  wire n16407_o;
  wire n16410_o;
  wire n16412_o;
  wire [7:0] n16415_o;
  wire [7:0] n16416_o;
  wire [7:0] n16430_o;
  wire [7:0] n16431_o;
  wire [7:0] n16432_o;
  wire n16434_o;
  wire n16435_o;
  wire [1:0] n16436_o;
  wire n16437_o;
  wire [2:0] n16438_o;
  wire n16442_o;
  wire n16444_o;
  wire n16445_o;
  wire n16447_o;
  wire n16448_o;
  wire n16450_o;
  wire n16451_o;
  reg n16453_o;
  localparam [12:0] n16454_o = 13'b0000000000000;
  wire [3:0] n16455_o;
  wire [7:0] n16456_o;
  wire n16458_o;
  wire [12:0] n16459_o;
  wire [4:0] n16460_o;
  wire n16461_o;
  wire n16463_o;
  wire [12:0] n16464_o;
  wire [4:0] n16465_o;
  wire n16466_o;
  wire n16467_o;
  wire n16468_o;
  wire n16469_o;
  wire n16470_o;
  wire n16471_o;
  wire n16472_o;
  wire n16473_o;
  wire n16476_o;
  wire n16477_o;
  wire n16478_o;
  wire n16479_o;
  wire n16480_o;
  wire n16481_o;
  wire n16482_o;
  wire n16484_o;
  wire n16485_o;
  wire n16486_o;
  wire n16487_o;
  wire n16488_o;
  wire n16489_o;
  wire [12:0] n16490_o;
  localparam [51:0] n16491_o = 52'bX;
  wire [38:0] n16492_o;
  wire [3:0] n16493_o;
  wire n16494_o;
  wire [51:0] n16495_o;
  wire [12:0] n16496_o;
  wire [4:0] n16497_o;
  wire n16498_o;
  wire n16500_o;
  wire n16503_o;
  wire n16504_o;
  wire [7:0] n16507_o;
  wire [7:0] n16508_o;
  wire [7:0] n16522_o;
  wire [7:0] n16523_o;
  wire [7:0] n16524_o;
  wire n16526_o;
  wire n16527_o;
  wire [1:0] n16528_o;
  wire n16529_o;
  wire [2:0] n16530_o;
  wire n16534_o;
  wire n16536_o;
  wire n16537_o;
  wire n16539_o;
  wire n16540_o;
  wire n16542_o;
  wire n16543_o;
  reg n16545_o;
  localparam [12:0] n16546_o = 13'b0000000000000;
  wire [3:0] n16547_o;
  wire [7:0] n16548_o;
  wire n16550_o;
  wire [12:0] n16551_o;
  wire [4:0] n16552_o;
  wire n16553_o;
  wire n16555_o;
  wire [12:0] n16556_o;
  wire [4:0] n16557_o;
  wire n16558_o;
  wire n16559_o;
  wire n16560_o;
  wire n16561_o;
  wire n16562_o;
  wire n16563_o;
  wire n16564_o;
  wire n16565_o;
  wire n16568_o;
  wire n16569_o;
  wire n16570_o;
  wire n16571_o;
  wire n16572_o;
  wire n16573_o;
  wire n16574_o;
  wire n16576_o;
  wire n16577_o;
  wire n16578_o;
  wire n16579_o;
  wire n16580_o;
  wire n16581_o;
  wire [12:0] n16582_o;
  wire [25:0] n16583_o;
  wire [3:0] n16584_o;
  wire n16585_o;
  wire [51:0] n16586_o;
  wire [12:0] n16587_o;
  wire [4:0] n16588_o;
  wire n16589_o;
  wire n16591_o;
  wire n16594_o;
  wire n16595_o;
  wire [7:0] n16598_o;
  wire [7:0] n16599_o;
  wire [7:0] n16613_o;
  wire [7:0] n16614_o;
  wire [7:0] n16615_o;
  wire n16617_o;
  wire n16618_o;
  wire [1:0] n16619_o;
  wire n16620_o;
  wire [2:0] n16621_o;
  wire n16625_o;
  wire n16627_o;
  wire n16628_o;
  wire n16630_o;
  wire n16631_o;
  wire n16633_o;
  wire n16634_o;
  reg n16636_o;
  localparam [12:0] n16637_o = 13'b0000000000000;
  wire [3:0] n16638_o;
  wire [7:0] n16639_o;
  wire n16641_o;
  wire [12:0] n16642_o;
  wire [4:0] n16643_o;
  wire n16644_o;
  wire n16646_o;
  wire [12:0] n16647_o;
  wire [4:0] n16648_o;
  wire n16649_o;
  wire n16650_o;
  wire n16651_o;
  wire n16652_o;
  wire n16653_o;
  wire n16654_o;
  wire n16655_o;
  wire n16656_o;
  wire n16659_o;
  wire n16660_o;
  wire n16661_o;
  wire n16662_o;
  wire n16663_o;
  wire n16664_o;
  wire n16665_o;
  wire n16667_o;
  wire n16668_o;
  wire n16669_o;
  wire n16670_o;
  wire n16671_o;
  wire n16672_o;
  wire [12:0] n16673_o;
  wire [12:0] n16674_o;
  wire [3:0] n16675_o;
  wire n16676_o;
  wire [51:0] n16677_o;
  wire [12:0] n16678_o;
  wire [4:0] n16679_o;
  wire n16680_o;
  wire n16682_o;
  wire n16685_o;
  wire n16686_o;
  wire [7:0] n16689_o;
  wire [7:0] n16690_o;
  wire [7:0] n16704_o;
  wire [7:0] n16705_o;
  wire [7:0] n16706_o;
  wire n16708_o;
  wire n16709_o;
  wire [1:0] n16710_o;
  wire n16711_o;
  wire [2:0] n16712_o;
  wire n16716_o;
  wire n16718_o;
  wire n16719_o;
  wire n16721_o;
  wire n16722_o;
  wire n16724_o;
  wire n16725_o;
  reg n16727_o;
  localparam [12:0] n16728_o = 13'b0000000000000;
  wire [3:0] n16729_o;
  wire [7:0] n16730_o;
  wire n16732_o;
  wire [12:0] n16733_o;
  wire [4:0] n16734_o;
  wire n16735_o;
  wire n16737_o;
  wire [12:0] n16738_o;
  wire [4:0] n16739_o;
  wire n16740_o;
  wire n16741_o;
  wire n16742_o;
  wire n16743_o;
  wire n16744_o;
  wire n16745_o;
  wire n16746_o;
  wire n16747_o;
  wire n16750_o;
  wire n16751_o;
  wire n16752_o;
  wire n16753_o;
  wire n16754_o;
  wire n16755_o;
  wire n16756_o;
  wire n16758_o;
  wire n16759_o;
  wire n16760_o;
  wire n16761_o;
  wire n16762_o;
  wire n16763_o;
  wire [12:0] n16764_o;
  wire [51:0] n16771_o;
  wire [12:0] n16772_o;
  wire [7:0] n16773_o;
  wire [51:0] n16774_o;
  wire [12:0] n16775_o;
  wire [7:0] n16776_o;
  wire [15:0] n16777_o;
  wire [51:0] n16778_o;
  wire [12:0] n16779_o;
  wire [7:0] n16780_o;
  wire [23:0] n16781_o;
  wire [51:0] n16782_o;
  wire [12:0] n16783_o;
  wire [7:0] n16784_o;
  wire [31:0] n16785_o;
  wire n16789_o;
  wire [51:0] n16796_o;
  wire [12:0] n16797_o;
  wire [4:0] n16798_o;
  wire n16799_o;
  wire [51:0] n16801_o;
  wire [12:0] n16802_o;
  wire [4:0] n16803_o;
  wire n16804_o;
  wire [51:0] n16806_o;
  wire [12:0] n16807_o;
  wire [7:0] n16808_o;
  wire [7:0] n16809_o;
  wire [7:0] n16810_o;
  wire [51:0] n16813_o;
  wire [12:0] n16814_o;
  wire [4:0] n16815_o;
  wire n16816_o;
  wire [51:0] n16818_o;
  wire [12:0] n16819_o;
  wire [4:0] n16820_o;
  wire n16821_o;
  wire [51:0] n16823_o;
  wire [12:0] n16824_o;
  wire [7:0] n16825_o;
  wire [7:0] n16826_o;
  wire [7:0] n16827_o;
  wire [51:0] n16829_o;
  wire [12:0] n16830_o;
  wire [4:0] n16831_o;
  wire n16832_o;
  wire [51:0] n16834_o;
  wire [12:0] n16835_o;
  wire [4:0] n16836_o;
  wire n16837_o;
  wire [51:0] n16839_o;
  wire [12:0] n16840_o;
  wire [7:0] n16841_o;
  wire [7:0] n16842_o;
  wire [7:0] n16843_o;
  wire [51:0] n16845_o;
  wire [12:0] n16846_o;
  wire [4:0] n16847_o;
  wire n16848_o;
  wire [51:0] n16850_o;
  wire [12:0] n16851_o;
  wire [4:0] n16852_o;
  wire n16853_o;
  wire [51:0] n16855_o;
  wire [12:0] n16856_o;
  wire [7:0] n16857_o;
  wire [7:0] n16858_o;
  wire [7:0] n16859_o;
  wire [31:0] n16860_o;
  wire [51:0] n16867_o;
  wire [12:0] n16868_o;
  wire [4:0] n16869_o;
  wire n16870_o;
  wire [51:0] n16872_o;
  wire [12:0] n16873_o;
  wire [4:0] n16874_o;
  wire n16875_o;
  wire [51:0] n16877_o;
  wire [12:0] n16878_o;
  wire [7:0] n16879_o;
  wire [7:0] n16880_o;
  wire [7:0] n16881_o;
  wire [51:0] n16884_o;
  wire [12:0] n16885_o;
  wire [4:0] n16886_o;
  wire n16887_o;
  wire [51:0] n16889_o;
  wire [12:0] n16890_o;
  wire [4:0] n16891_o;
  wire n16892_o;
  wire [51:0] n16894_o;
  wire [12:0] n16895_o;
  wire [7:0] n16896_o;
  wire [7:0] n16897_o;
  wire [7:0] n16898_o;
  wire [51:0] n16900_o;
  wire [12:0] n16901_o;
  wire [4:0] n16902_o;
  wire n16903_o;
  wire [51:0] n16905_o;
  wire [12:0] n16906_o;
  wire [4:0] n16907_o;
  wire n16908_o;
  wire [51:0] n16910_o;
  wire [12:0] n16911_o;
  wire [7:0] n16912_o;
  wire [7:0] n16913_o;
  wire [7:0] n16914_o;
  wire [51:0] n16916_o;
  wire [12:0] n16917_o;
  wire [4:0] n16918_o;
  wire n16919_o;
  wire [51:0] n16921_o;
  wire [12:0] n16922_o;
  wire [4:0] n16923_o;
  wire n16924_o;
  wire [51:0] n16926_o;
  wire [12:0] n16927_o;
  wire [7:0] n16928_o;
  wire [7:0] n16929_o;
  wire [7:0] n16930_o;
  wire [31:0] n16931_o;
  wire [31:0] n16932_o;
  wire n16934_o;
  wire n16936_o;
  wire [51:0] n16943_o;
  wire [12:0] n16944_o;
  wire [4:0] n16945_o;
  wire n16946_o;
  wire [51:0] n16948_o;
  wire [12:0] n16949_o;
  wire [4:0] n16950_o;
  wire n16951_o;
  wire [51:0] n16953_o;
  wire [12:0] n16954_o;
  wire [7:0] n16955_o;
  wire [51:0] n16956_o;
  wire [12:0] n16957_o;
  wire [7:0] n16958_o;
  wire [15:0] n16959_o;
  wire [15:0] n16960_o;
  wire [15:0] n16961_o;
  wire [51:0] n16964_o;
  wire [12:0] n16965_o;
  wire [4:0] n16966_o;
  wire n16967_o;
  wire [51:0] n16969_o;
  wire [12:0] n16970_o;
  wire [4:0] n16971_o;
  wire n16972_o;
  wire [51:0] n16974_o;
  wire [12:0] n16975_o;
  wire [7:0] n16976_o;
  wire [51:0] n16977_o;
  wire [12:0] n16978_o;
  wire [7:0] n16979_o;
  wire [15:0] n16980_o;
  wire [15:0] n16981_o;
  wire [15:0] n16982_o;
  wire [31:0] n16983_o;
  wire [51:0] n16990_o;
  wire [12:0] n16991_o;
  wire [4:0] n16992_o;
  wire n16993_o;
  wire [51:0] n16995_o;
  wire [12:0] n16996_o;
  wire [4:0] n16997_o;
  wire n16998_o;
  wire [51:0] n17000_o;
  wire [12:0] n17001_o;
  wire [7:0] n17002_o;
  wire [51:0] n17003_o;
  wire [12:0] n17004_o;
  wire [7:0] n17005_o;
  wire [15:0] n17006_o;
  wire [15:0] n17007_o;
  wire [15:0] n17008_o;
  wire [51:0] n17011_o;
  wire [12:0] n17012_o;
  wire [4:0] n17013_o;
  wire n17014_o;
  wire [51:0] n17016_o;
  wire [12:0] n17017_o;
  wire [4:0] n17018_o;
  wire n17019_o;
  wire [51:0] n17021_o;
  wire [12:0] n17022_o;
  wire [7:0] n17023_o;
  wire [51:0] n17024_o;
  wire [12:0] n17025_o;
  wire [7:0] n17026_o;
  wire [15:0] n17027_o;
  wire [15:0] n17028_o;
  wire [15:0] n17029_o;
  wire [31:0] n17030_o;
  wire [31:0] n17031_o;
  wire n17033_o;
  wire n17035_o;
  wire [51:0] n17042_o;
  wire [12:0] n17043_o;
  wire [4:0] n17044_o;
  wire n17045_o;
  wire [51:0] n17046_o;
  wire [12:0] n17047_o;
  wire [4:0] n17048_o;
  wire n17049_o;
  wire [51:0] n17050_o;
  wire [12:0] n17051_o;
  wire [7:0] n17052_o;
  wire [51:0] n17053_o;
  wire [12:0] n17054_o;
  wire [7:0] n17055_o;
  wire [15:0] n17056_o;
  wire [51:0] n17057_o;
  wire [12:0] n17058_o;
  wire [7:0] n17059_o;
  wire [23:0] n17060_o;
  wire [51:0] n17061_o;
  wire [12:0] n17062_o;
  wire [7:0] n17063_o;
  wire [31:0] n17064_o;
  wire [31:0] n17066_o;
  wire [31:0] n17068_o;
  wire [51:0] n17076_o;
  wire [12:0] n17077_o;
  wire [4:0] n17078_o;
  wire n17079_o;
  wire [51:0] n17080_o;
  wire [12:0] n17081_o;
  wire [4:0] n17082_o;
  wire n17083_o;
  wire [51:0] n17084_o;
  wire [12:0] n17085_o;
  wire [7:0] n17086_o;
  wire [51:0] n17087_o;
  wire [12:0] n17088_o;
  wire [7:0] n17089_o;
  wire [15:0] n17090_o;
  wire [51:0] n17091_o;
  wire [12:0] n17092_o;
  wire [7:0] n17093_o;
  wire [23:0] n17094_o;
  wire [51:0] n17095_o;
  wire [12:0] n17096_o;
  wire [7:0] n17097_o;
  wire [31:0] n17098_o;
  wire [31:0] n17100_o;
  wire [31:0] n17102_o;
  wire [31:0] n17104_o;
  wire [1:0] n17105_o;
  reg [31:0] n17106_o;
  wire [31:0] n17107_o;
  wire [63:0] n17109_o;
  wire [31:0] n17110_o;
  wire [31:0] n17111_o;
  wire [28:0] n17112_o;
  wire [1:0] n17113_o;
  wire [28:0] n17114_o;
  wire n17115_o;
  wire [28:0] n17116_o;
  wire n17117_o;
  wire [28:0] n17118_o;
  wire [1:0] n17119_o;
  wire [28:0] n17120_o;
  wire n17121_o;
  wire n17157_o;
  wire n17159_o;
  wire n17160_o;
  wire n17161_o;
  wire n17162_o;
  wire n17163_o;
  wire n17165_o;
  wire n17166_o;
  wire n17167_o;
  wire n17168_o;
  wire n17169_o;
  wire n17171_o;
  wire n17172_o;
  wire n17173_o;
  wire n17174_o;
  wire n17175_o;
  wire [3:0] n17176_o;
  wire [1:0] n17177_o;
  wire n17178_o;
  reg n17179_o;
  wire n17180_o;
  reg n17181_o;
  wire n17182_o;
  reg n17183_o;
  wire n17184_o;
  reg n17185_o;
  wire n17187_o;
  wire [2:0] n17188_o;
  reg n17192_o;
  reg n17196_o;
  reg n17200_o;
  reg n17204_o;
  wire [7:0] n17209_o;
  wire [3:0] n17211_o;
  wire n17218_o;
  wire [3:0] n17219_o;
  wire [3:0] n17221_o;
  wire [3:0] n17222_o;
  wire [2:0] n17223_o;
  wire [7:0] n17224_o;
  wire [3:0] n17226_o;
  wire n17233_o;
  wire [3:0] n17234_o;
  wire [3:0] n17236_o;
  wire [3:0] n17237_o;
  wire [2:0] n17238_o;
  wire [7:0] n17239_o;
  wire [15:0] n17240_o;
  wire [3:0] n17242_o;
  wire n17249_o;
  wire [3:0] n17250_o;
  wire [3:0] n17252_o;
  wire [3:0] n17253_o;
  wire [2:0] n17254_o;
  wire [3:0] n17256_o;
  wire [7:0] n17257_o;
  wire [31:0] n17258_o;
  wire [3:0] n17260_o;
  wire n17267_o;
  wire [3:0] n17268_o;
  wire [3:0] n17270_o;
  wire [3:0] n17271_o;
  wire [2:0] n17272_o;
  wire [4:0] n17274_o;
  wire n17276_o;
  wire n17277_o;
  wire n17278_o;
  wire n17279_o;
  wire n17280_o;
  wire [7:0] n17281_o;
  wire [15:0] n17282_o;
  wire [7:0] n17283_o;
  wire [31:0] n17284_o;
  wire [31:0] n17285_o;
  wire n17287_o;
  wire [15:0] n17289_o;
  wire n17291_o;
  wire n17294_o;
  wire n17297_o;
  wire n17300_o;
  wire [15:0] n17301_o;
  wire [4:0] n17303_o;
  wire n17310_o;
  wire [4:0] n17311_o;
  wire [4:0] n17313_o;
  wire [4:0] n17314_o;
  wire [3:0] n17315_o;
  wire [15:0] n17316_o;
  wire [31:0] n17317_o;
  wire [4:0] n17319_o;
  wire n17326_o;
  wire [4:0] n17327_o;
  wire [4:0] n17329_o;
  wire [4:0] n17330_o;
  wire [3:0] n17331_o;
  wire [4:0] n17333_o;
  wire n17335_o;
  wire n17336_o;
  wire n17337_o;
  wire [15:0] n17338_o;
  wire [31:0] n17339_o;
  wire [31:0] n17340_o;
  wire n17342_o;
  wire n17345_o;
  wire n17348_o;
  wire [5:0] n17350_o;
  wire n17357_o;
  wire [5:0] n17358_o;
  wire [5:0] n17360_o;
  wire [5:0] n17361_o;
  wire [4:0] n17362_o;
  wire n17364_o;
  wire n17365_o;
  wire n17367_o;
  wire [1:0] n17369_o;
  reg [31:0] n17370_o;
  reg [4:0] n17372_o;
  reg n17374_o;
  reg [15:0] n17377_o;
  reg [3:0] n17380_o;
  reg n17383_o;
  reg [7:0] n17386_o;
  reg [2:0] n17389_o;
  reg n17392_o;
  reg [7:0] n17395_o;
  reg [2:0] n17398_o;
  reg n17401_o;
  wire n17411_o;
  wire [3:0] n17412_o;
  wire [7:0] n17414_o;
  wire [7:0] n17415_o;
  wire n17416_o;
  wire [5:0] n17417_o;
  localparam [3:0] n17418_o = 4'b0000;
  wire [1:0] n17419_o;
  wire [7:0] n17420_o;
  wire [7:0] n17421_o;
  wire n17422_o;
  wire [6:0] n17423_o;
  localparam [3:0] n17424_o = 4'b0000;
  wire n17425_o;
  wire [7:0] n17426_o;
  wire [7:0] n17427_o;
  wire n17437_o;
  wire [3:0] n17438_o;
  wire [7:0] n17440_o;
  wire [7:0] n17441_o;
  wire n17442_o;
  wire [5:0] n17443_o;
  localparam [3:0] n17444_o = 4'b0000;
  wire [1:0] n17445_o;
  wire [7:0] n17446_o;
  wire [7:0] n17447_o;
  wire n17448_o;
  wire [6:0] n17449_o;
  localparam [3:0] n17450_o = 4'b0000;
  wire n17451_o;
  wire [7:0] n17452_o;
  wire [7:0] n17453_o;
  wire n17463_o;
  wire [7:0] n17464_o;
  wire [15:0] n17466_o;
  wire [15:0] n17467_o;
  wire n17468_o;
  wire [11:0] n17469_o;
  localparam [7:0] n17470_o = 8'b00000000;
  wire [3:0] n17471_o;
  wire [15:0] n17472_o;
  wire [15:0] n17473_o;
  wire n17474_o;
  wire [13:0] n17475_o;
  localparam [7:0] n17476_o = 8'b00000000;
  wire [1:0] n17477_o;
  wire [15:0] n17478_o;
  wire [15:0] n17479_o;
  wire n17480_o;
  wire [14:0] n17481_o;
  localparam [7:0] n17482_o = 8'b00000000;
  wire n17483_o;
  wire [15:0] n17484_o;
  wire [15:0] n17485_o;
  wire n17495_o;
  wire [15:0] n17496_o;
  wire [31:0] n17498_o;
  wire [31:0] n17499_o;
  wire n17500_o;
  wire [23:0] n17501_o;
  localparam [15:0] n17502_o = 16'b0000000000000000;
  wire [7:0] n17503_o;
  wire [31:0] n17504_o;
  wire [31:0] n17505_o;
  wire n17506_o;
  wire [27:0] n17507_o;
  localparam [15:0] n17508_o = 16'b0000000000000000;
  wire [3:0] n17509_o;
  wire [31:0] n17510_o;
  wire [31:0] n17511_o;
  wire n17512_o;
  wire [29:0] n17513_o;
  localparam [15:0] n17514_o = 16'b0000000000000000;
  wire [1:0] n17515_o;
  wire [31:0] n17516_o;
  wire [31:0] n17517_o;
  wire n17518_o;
  wire [30:0] n17519_o;
  localparam [15:0] n17520_o = 16'b0000000000000000;
  wire n17521_o;
  wire [31:0] n17522_o;
  wire [31:0] n17523_o;
  wire [3:0] n17532_o;
  wire n17535_o;
  wire [3:0] n17536_o;
  wire [7:0] n17537_o;
  wire [7:0] n17538_o;
  wire n17539_o;
  wire [1:0] n17540_o;
  wire [5:0] n17541_o;
  wire [7:0] n17542_o;
  wire [7:0] n17543_o;
  wire n17544_o;
  wire n17545_o;
  wire [6:0] n17546_o;
  wire [7:0] n17547_o;
  wire [7:0] n17548_o;
  wire [3:0] n17557_o;
  wire n17560_o;
  wire [3:0] n17561_o;
  wire [7:0] n17562_o;
  wire [7:0] n17563_o;
  wire n17564_o;
  wire [1:0] n17565_o;
  wire [5:0] n17566_o;
  wire [7:0] n17567_o;
  wire [7:0] n17568_o;
  wire n17569_o;
  wire n17570_o;
  wire [6:0] n17571_o;
  wire [7:0] n17572_o;
  wire [7:0] n17573_o;
  wire [3:0] n17582_o;
  wire [3:0] n17583_o;
  wire [7:0] n17584_o;
  wire n17587_o;
  wire [7:0] n17588_o;
  wire [15:0] n17589_o;
  wire [15:0] n17590_o;
  wire n17591_o;
  wire [3:0] n17592_o;
  wire [11:0] n17593_o;
  wire [15:0] n17594_o;
  wire [15:0] n17595_o;
  wire n17596_o;
  wire [1:0] n17597_o;
  wire [13:0] n17598_o;
  wire [15:0] n17599_o;
  wire [15:0] n17600_o;
  wire n17601_o;
  wire n17602_o;
  wire [14:0] n17603_o;
  wire [15:0] n17604_o;
  wire [15:0] n17605_o;
  wire [3:0] n17614_o;
  wire [3:0] n17615_o;
  wire [3:0] n17616_o;
  wire [3:0] n17617_o;
  wire [15:0] n17618_o;
  wire n17621_o;
  wire [15:0] n17622_o;
  wire [31:0] n17623_o;
  wire [31:0] n17624_o;
  wire n17625_o;
  wire [7:0] n17626_o;
  wire [23:0] n17627_o;
  wire [31:0] n17628_o;
  wire [31:0] n17629_o;
  wire n17630_o;
  wire [3:0] n17631_o;
  wire [27:0] n17632_o;
  wire [31:0] n17633_o;
  wire [31:0] n17634_o;
  wire n17635_o;
  wire [1:0] n17636_o;
  wire [29:0] n17637_o;
  wire [31:0] n17638_o;
  wire [31:0] n17639_o;
  wire n17640_o;
  wire n17641_o;
  wire [30:0] n17642_o;
  wire [31:0] n17643_o;
  wire [31:0] n17644_o;
  wire [2:0] n17646_o;
  wire [2:0] n17649_o;
  wire [3:0] n17654_o;
  wire [3:0] n17657_o;
  wire [4:0] n17662_o;
  wire [4:0] n17665_o;
  wire [2:0] n17670_o;
  wire [2:0] n17673_o;
  wire [3:0] n17678_o;
  wire [3:0] n17681_o;
  wire [4:0] n17686_o;
  wire [4:0] n17689_o;
  wire n17695_o;
  wire [7:0] n17697_o;
  wire [7:0] n17698_o;
  wire n17704_o;
  wire n17706_o;
  wire n17708_o;
  wire n17709_o;
  wire n17710_o;
  wire n17711_o;
  wire n17712_o;
  wire n17713_o;
  wire n17714_o;
  wire n17715_o;
  wire n17716_o;
  wire n17717_o;
  wire n17718_o;
  wire n17719_o;
  wire n17720_o;
  wire n17721_o;
  wire [7:0] n17723_o;
  wire [7:0] n17724_o;
  wire n17730_o;
  wire n17732_o;
  wire n17734_o;
  wire n17735_o;
  wire n17736_o;
  wire n17737_o;
  wire n17738_o;
  wire n17739_o;
  wire n17740_o;
  wire n17741_o;
  wire n17742_o;
  wire n17743_o;
  wire n17744_o;
  wire n17745_o;
  wire n17746_o;
  wire n17747_o;
  wire [7:0] n17749_o;
  wire [7:0] n17750_o;
  wire n17756_o;
  wire n17758_o;
  wire n17760_o;
  wire n17761_o;
  wire n17762_o;
  wire n17763_o;
  wire n17764_o;
  wire n17765_o;
  wire n17766_o;
  wire n17767_o;
  wire n17768_o;
  wire n17769_o;
  wire n17770_o;
  wire n17771_o;
  wire n17772_o;
  wire n17773_o;
  wire [7:0] n17775_o;
  wire [7:0] n17776_o;
  wire n17782_o;
  wire n17784_o;
  wire n17786_o;
  wire n17787_o;
  wire n17788_o;
  wire n17789_o;
  wire n17790_o;
  wire n17791_o;
  wire n17792_o;
  wire n17793_o;
  wire n17794_o;
  wire n17795_o;
  wire n17796_o;
  wire n17797_o;
  wire n17798_o;
  wire n17799_o;
  wire n17801_o;
  wire n17802_o;
  wire n17803_o;
  wire [7:0] n17805_o;
  wire [7:0] n17806_o;
  wire n17812_o;
  wire n17814_o;
  wire n17816_o;
  wire n17817_o;
  wire n17818_o;
  wire n17819_o;
  wire n17820_o;
  wire n17821_o;
  wire n17822_o;
  wire n17823_o;
  wire n17824_o;
  wire n17825_o;
  wire n17826_o;
  wire n17827_o;
  wire n17828_o;
  wire n17829_o;
  wire [7:0] n17831_o;
  wire [7:0] n17832_o;
  wire [7:0] n17833_o;
  wire n17839_o;
  wire n17841_o;
  wire n17843_o;
  wire n17844_o;
  wire n17845_o;
  wire n17846_o;
  wire n17847_o;
  wire n17848_o;
  wire n17849_o;
  wire n17850_o;
  wire n17851_o;
  wire n17852_o;
  wire n17853_o;
  wire n17854_o;
  wire n17855_o;
  wire n17856_o;
  wire n17857_o;
  wire n17858_o;
  wire n17859_o;
  wire n17860_o;
  wire [7:0] n17862_o;
  wire [7:0] n17863_o;
  wire n17869_o;
  wire n17871_o;
  wire n17873_o;
  wire n17874_o;
  wire n17875_o;
  wire n17876_o;
  wire n17877_o;
  wire n17878_o;
  wire n17879_o;
  wire n17880_o;
  wire n17881_o;
  wire n17882_o;
  wire n17883_o;
  wire n17884_o;
  wire n17885_o;
  wire n17886_o;
  wire [7:0] n17888_o;
  wire [7:0] n17889_o;
  wire [7:0] n17890_o;
  wire n17896_o;
  wire n17898_o;
  wire n17900_o;
  wire n17901_o;
  wire n17902_o;
  wire n17903_o;
  wire n17904_o;
  wire n17905_o;
  wire n17906_o;
  wire n17907_o;
  wire n17908_o;
  wire n17909_o;
  wire n17910_o;
  wire n17911_o;
  wire n17912_o;
  wire n17913_o;
  wire n17914_o;
  wire n17915_o;
  wire n17916_o;
  wire n17917_o;
  wire [7:0] n17919_o;
  wire [7:0] n17920_o;
  wire n17926_o;
  wire n17928_o;
  wire n17930_o;
  wire n17931_o;
  wire n17932_o;
  wire n17933_o;
  wire n17934_o;
  wire n17935_o;
  wire n17936_o;
  wire n17937_o;
  wire n17938_o;
  wire n17939_o;
  wire n17940_o;
  wire n17941_o;
  wire n17942_o;
  wire n17943_o;
  wire [7:0] n17945_o;
  wire [7:0] n17946_o;
  wire [7:0] n17947_o;
  wire n17953_o;
  wire n17955_o;
  wire n17957_o;
  wire n17958_o;
  wire n17959_o;
  wire n17960_o;
  wire n17961_o;
  wire n17962_o;
  wire n17963_o;
  wire n17964_o;
  wire n17965_o;
  wire n17966_o;
  wire n17967_o;
  wire n17968_o;
  wire n17969_o;
  wire n17970_o;
  wire n17971_o;
  wire n17972_o;
  wire n17973_o;
  wire n17974_o;
  wire [7:0] n17976_o;
  wire [7:0] n17977_o;
  wire n17983_o;
  wire n17985_o;
  wire n17987_o;
  wire n17988_o;
  wire n17989_o;
  wire n17990_o;
  wire n17991_o;
  wire n17992_o;
  wire n17993_o;
  wire n17994_o;
  wire n17995_o;
  wire n17996_o;
  wire n17997_o;
  wire n17998_o;
  wire n17999_o;
  wire n18000_o;
  wire [7:0] n18002_o;
  wire [7:0] n18003_o;
  wire [7:0] n18004_o;
  wire n18010_o;
  wire n18012_o;
  wire n18014_o;
  wire n18015_o;
  wire n18016_o;
  wire n18017_o;
  wire n18018_o;
  wire n18019_o;
  wire n18020_o;
  wire n18021_o;
  wire n18022_o;
  wire n18023_o;
  wire n18024_o;
  wire n18025_o;
  wire n18026_o;
  wire n18027_o;
  wire n18028_o;
  wire n18029_o;
  wire [3:0] n18030_o;
  wire [3:0] n18032_o;
  wire [3:0] n18034_o;
  wire [3:0] n18035_o;
  wire [3:0] n18037_o;
  wire n18039_o;
  wire n18041_o;
  wire [15:0] n18043_o;
  wire [15:0] n18044_o;
  wire n18050_o;
  wire n18052_o;
  wire n18054_o;
  wire n18055_o;
  wire n18056_o;
  wire n18057_o;
  wire n18058_o;
  wire n18059_o;
  wire n18060_o;
  wire n18061_o;
  wire n18062_o;
  wire n18063_o;
  wire n18064_o;
  wire n18065_o;
  wire n18066_o;
  wire n18067_o;
  wire n18068_o;
  wire n18069_o;
  wire n18070_o;
  wire n18071_o;
  wire n18072_o;
  wire n18073_o;
  wire n18074_o;
  wire n18075_o;
  wire n18076_o;
  wire n18077_o;
  wire n18078_o;
  wire n18079_o;
  wire n18080_o;
  wire n18081_o;
  wire n18082_o;
  wire n18083_o;
  wire [15:0] n18085_o;
  wire [15:0] n18086_o;
  wire n18092_o;
  wire n18094_o;
  wire n18096_o;
  wire n18097_o;
  wire n18098_o;
  wire n18099_o;
  wire n18100_o;
  wire n18101_o;
  wire n18102_o;
  wire n18103_o;
  wire n18104_o;
  wire n18105_o;
  wire n18106_o;
  wire n18107_o;
  wire n18108_o;
  wire n18109_o;
  wire n18110_o;
  wire n18111_o;
  wire n18112_o;
  wire n18113_o;
  wire n18114_o;
  wire n18115_o;
  wire n18116_o;
  wire n18117_o;
  wire n18118_o;
  wire n18119_o;
  wire n18120_o;
  wire n18121_o;
  wire n18122_o;
  wire n18123_o;
  wire n18124_o;
  wire n18125_o;
  wire n18127_o;
  wire n18128_o;
  wire n18129_o;
  wire [15:0] n18131_o;
  wire [15:0] n18132_o;
  wire n18138_o;
  wire n18140_o;
  wire n18142_o;
  wire n18143_o;
  wire n18144_o;
  wire n18145_o;
  wire n18146_o;
  wire n18147_o;
  wire n18148_o;
  wire n18149_o;
  wire n18150_o;
  wire n18151_o;
  wire n18152_o;
  wire n18153_o;
  wire n18154_o;
  wire n18155_o;
  wire n18156_o;
  wire n18157_o;
  wire n18158_o;
  wire n18159_o;
  wire n18160_o;
  wire n18161_o;
  wire n18162_o;
  wire n18163_o;
  wire n18164_o;
  wire n18165_o;
  wire n18166_o;
  wire n18167_o;
  wire n18168_o;
  wire n18169_o;
  wire n18170_o;
  wire n18171_o;
  wire [15:0] n18173_o;
  wire [15:0] n18174_o;
  wire n18180_o;
  wire n18182_o;
  wire n18184_o;
  wire n18185_o;
  wire n18186_o;
  wire n18187_o;
  wire n18188_o;
  wire n18189_o;
  wire n18190_o;
  wire n18191_o;
  wire n18192_o;
  wire n18193_o;
  wire n18194_o;
  wire n18195_o;
  wire n18196_o;
  wire n18197_o;
  wire n18198_o;
  wire n18199_o;
  wire n18200_o;
  wire n18201_o;
  wire n18202_o;
  wire n18203_o;
  wire n18204_o;
  wire n18205_o;
  wire n18206_o;
  wire n18207_o;
  wire n18208_o;
  wire n18209_o;
  wire n18210_o;
  wire n18211_o;
  wire n18212_o;
  wire n18213_o;
  wire [15:0] n18215_o;
  wire [15:0] n18216_o;
  wire [15:0] n18217_o;
  wire n18223_o;
  wire n18225_o;
  wire n18227_o;
  wire n18228_o;
  wire n18229_o;
  wire n18230_o;
  wire n18231_o;
  wire n18232_o;
  wire n18233_o;
  wire n18234_o;
  wire n18235_o;
  wire n18236_o;
  wire n18237_o;
  wire n18238_o;
  wire n18239_o;
  wire n18240_o;
  wire n18241_o;
  wire n18242_o;
  wire n18243_o;
  wire n18244_o;
  wire n18245_o;
  wire n18246_o;
  wire n18247_o;
  wire n18248_o;
  wire n18249_o;
  wire n18250_o;
  wire n18251_o;
  wire n18252_o;
  wire n18253_o;
  wire n18254_o;
  wire n18255_o;
  wire n18256_o;
  wire n18257_o;
  wire [15:0] n18259_o;
  wire [15:0] n18260_o;
  wire [15:0] n18261_o;
  wire n18267_o;
  wire n18269_o;
  wire n18271_o;
  wire n18272_o;
  wire n18273_o;
  wire n18274_o;
  wire n18275_o;
  wire n18276_o;
  wire n18277_o;
  wire n18278_o;
  wire n18279_o;
  wire n18280_o;
  wire n18281_o;
  wire n18282_o;
  wire n18283_o;
  wire n18284_o;
  wire n18285_o;
  wire n18286_o;
  wire n18287_o;
  wire n18288_o;
  wire n18289_o;
  wire n18290_o;
  wire n18291_o;
  wire n18292_o;
  wire n18293_o;
  wire n18294_o;
  wire n18295_o;
  wire n18296_o;
  wire n18297_o;
  wire n18298_o;
  wire n18299_o;
  wire n18300_o;
  wire n18301_o;
  wire n18302_o;
  wire n18303_o;
  wire n18305_o;
  wire n18307_o;
  wire n18309_o;
  wire n18311_o;
  wire n18313_o;
  wire n18315_o;
  wire n18317_o;
  wire n18319_o;
  wire [31:0] n18321_o;
  wire n18327_o;
  wire n18329_o;
  wire n18331_o;
  wire n18332_o;
  wire n18333_o;
  wire n18334_o;
  wire n18335_o;
  wire n18336_o;
  wire n18337_o;
  wire n18338_o;
  wire n18339_o;
  wire n18340_o;
  wire n18341_o;
  wire n18342_o;
  wire n18343_o;
  wire n18344_o;
  wire n18345_o;
  wire n18346_o;
  wire n18347_o;
  wire n18348_o;
  wire n18349_o;
  wire n18350_o;
  wire n18351_o;
  wire n18352_o;
  wire n18353_o;
  wire n18354_o;
  wire n18355_o;
  wire n18356_o;
  wire n18357_o;
  wire n18358_o;
  wire n18359_o;
  wire n18360_o;
  wire n18361_o;
  wire n18362_o;
  wire n18363_o;
  wire n18364_o;
  wire n18365_o;
  wire n18366_o;
  wire n18367_o;
  wire n18368_o;
  wire n18369_o;
  wire n18370_o;
  wire n18371_o;
  wire n18372_o;
  wire n18373_o;
  wire n18374_o;
  wire n18375_o;
  wire n18376_o;
  wire n18377_o;
  wire n18378_o;
  wire n18379_o;
  wire n18380_o;
  wire n18381_o;
  wire n18382_o;
  wire n18383_o;
  wire n18384_o;
  wire n18385_o;
  wire n18386_o;
  wire n18387_o;
  wire n18388_o;
  wire n18389_o;
  wire n18390_o;
  wire n18391_o;
  wire n18392_o;
  wire n18394_o;
  wire n18395_o;
  wire n18396_o;
  wire [31:0] n18398_o;
  wire n18404_o;
  wire n18406_o;
  wire n18408_o;
  wire n18409_o;
  wire n18410_o;
  wire n18411_o;
  wire n18412_o;
  wire n18413_o;
  wire n18414_o;
  wire n18415_o;
  wire n18416_o;
  wire n18417_o;
  wire n18418_o;
  wire n18419_o;
  wire n18420_o;
  wire n18421_o;
  wire n18422_o;
  wire n18423_o;
  wire n18424_o;
  wire n18425_o;
  wire n18426_o;
  wire n18427_o;
  wire n18428_o;
  wire n18429_o;
  wire n18430_o;
  wire n18431_o;
  wire n18432_o;
  wire n18433_o;
  wire n18434_o;
  wire n18435_o;
  wire n18436_o;
  wire n18437_o;
  wire n18438_o;
  wire n18439_o;
  wire n18440_o;
  wire n18441_o;
  wire n18442_o;
  wire n18443_o;
  wire n18444_o;
  wire n18445_o;
  wire n18446_o;
  wire n18447_o;
  wire n18448_o;
  wire n18449_o;
  wire n18450_o;
  wire n18451_o;
  wire n18452_o;
  wire n18453_o;
  wire n18454_o;
  wire n18455_o;
  wire n18456_o;
  wire n18457_o;
  wire n18458_o;
  wire n18459_o;
  wire n18460_o;
  wire n18461_o;
  wire n18462_o;
  wire n18463_o;
  wire n18464_o;
  wire n18465_o;
  wire n18466_o;
  wire n18467_o;
  wire n18468_o;
  wire n18469_o;
  wire [31:0] n18471_o;
  wire [31:0] n18472_o;
  wire n18478_o;
  wire n18480_o;
  wire n18482_o;
  wire n18483_o;
  wire n18484_o;
  wire n18485_o;
  wire n18486_o;
  wire n18487_o;
  wire n18488_o;
  wire n18489_o;
  wire n18490_o;
  wire n18491_o;
  wire n18492_o;
  wire n18493_o;
  wire n18494_o;
  wire n18495_o;
  wire n18496_o;
  wire n18497_o;
  wire n18498_o;
  wire n18499_o;
  wire n18500_o;
  wire n18501_o;
  wire n18502_o;
  wire n18503_o;
  wire n18504_o;
  wire n18505_o;
  wire n18506_o;
  wire n18507_o;
  wire n18508_o;
  wire n18509_o;
  wire n18510_o;
  wire n18511_o;
  wire n18512_o;
  wire n18513_o;
  wire n18514_o;
  wire n18515_o;
  wire n18516_o;
  wire n18517_o;
  wire n18518_o;
  wire n18519_o;
  wire n18520_o;
  wire n18521_o;
  wire n18522_o;
  wire n18523_o;
  wire n18524_o;
  wire n18525_o;
  wire n18526_o;
  wire n18527_o;
  wire n18528_o;
  wire n18529_o;
  wire n18530_o;
  wire n18531_o;
  wire n18532_o;
  wire n18533_o;
  wire n18534_o;
  wire n18535_o;
  wire n18536_o;
  wire n18537_o;
  wire n18538_o;
  wire n18539_o;
  wire n18540_o;
  wire n18541_o;
  wire n18542_o;
  wire n18543_o;
  wire n18544_o;
  wire n18545_o;
  wire n18547_o;
  wire n18549_o;
  wire n18551_o;
  wire [1:0] n18552_o;
  wire n18553_o;
  reg n18555_o;
  wire n18556_o;
  reg n18558_o;
  wire n18559_o;
  reg n18561_o;
  wire n18562_o;
  reg n18563_o;
  wire n18564_o;
  reg n18566_o;
  wire n18567_o;
  reg n18569_o;
  wire n18570_o;
  reg n18572_o;
  wire n18573_o;
  reg n18574_o;
  wire [3:0] n18575_o;
  wire [3:0] n18577_o;
  wire [3:0] n18579_o;
  wire [3:0] n18581_o;
  wire [3:0] n18583_o;
  wire n18584_o;
  wire [7:0] n18585_o;
  wire [3:0] n18586_o;
  wire n18587_o;
  wire [7:0] n18588_o;
  wire [3:0] n18589_o;
  wire n18590_o;
  wire [7:0] n18591_o;
  wire [7:0] n18592_o;
  wire [7:0] n18593_o;
  wire [3:0] n18594_o;
  wire n18595_o;
  wire [7:0] n18596_o;
  wire [7:0] n18597_o;
  wire [7:0] n18598_o;
  wire n18600_o;
  wire [3:0] n18601_o;
  wire n18602_o;
  wire [15:0] n18603_o;
  wire [3:0] n18604_o;
  wire n18605_o;
  wire [15:0] n18606_o;
  wire [15:0] n18607_o;
  wire [15:0] n18608_o;
  wire n18610_o;
  wire [3:0] n18611_o;
  wire n18612_o;
  wire [31:0] n18613_o;
  wire [1:0] n18614_o;
  wire [7:0] n18615_o;
  wire [7:0] n18616_o;
  reg [7:0] n18617_o;
  wire [7:0] n18618_o;
  wire [7:0] n18619_o;
  reg [7:0] n18620_o;
  wire [7:0] n18621_o;
  wire [7:0] n18622_o;
  reg [7:0] n18623_o;
  wire [7:0] n18624_o;
  wire [7:0] n18625_o;
  reg [7:0] n18626_o;
  wire n18632_o;
  wire n18633_o;
  wire [7:0] n18635_o;
  wire n18637_o;
  wire n18638_o;
  wire n18639_o;
  wire n18640_o;
  wire [7:0] n18643_o;
  wire [7:0] n18644_o;
  wire n18645_o;
  wire n18646_o;
  wire n18647_o;
  wire [7:0] n18650_o;
  wire [7:0] n18651_o;
  wire [7:0] n18652_o;
  wire [7:0] n18653_o;
  wire n18655_o;
  wire n18656_o;
  wire [7:0] n18658_o;
  wire n18660_o;
  wire n18661_o;
  wire n18662_o;
  wire n18663_o;
  wire [7:0] n18666_o;
  wire [7:0] n18667_o;
  wire n18668_o;
  wire n18669_o;
  wire n18670_o;
  wire [7:0] n18673_o;
  wire [7:0] n18674_o;
  wire [7:0] n18675_o;
  wire [7:0] n18676_o;
  wire n18678_o;
  wire n18679_o;
  wire [7:0] n18681_o;
  wire n18683_o;
  wire n18684_o;
  wire n18685_o;
  wire n18686_o;
  wire [7:0] n18689_o;
  wire [7:0] n18690_o;
  wire n18691_o;
  wire n18692_o;
  wire n18693_o;
  wire [7:0] n18696_o;
  wire [7:0] n18697_o;
  wire [7:0] n18698_o;
  wire [7:0] n18699_o;
  wire n18701_o;
  wire n18702_o;
  wire [7:0] n18704_o;
  wire n18706_o;
  wire n18707_o;
  wire n18708_o;
  wire n18709_o;
  wire [7:0] n18712_o;
  wire [7:0] n18713_o;
  wire n18714_o;
  wire n18715_o;
  wire n18716_o;
  wire [7:0] n18719_o;
  wire [7:0] n18720_o;
  wire [7:0] n18721_o;
  wire [7:0] n18722_o;
  wire n18724_o;
  wire n18726_o;
  wire n18727_o;
  wire [15:0] n18729_o;
  wire [15:0] n18730_o;
  wire n18732_o;
  wire n18733_o;
  wire n18734_o;
  wire n18735_o;
  wire [15:0] n18738_o;
  wire [15:0] n18739_o;
  wire [15:0] n18740_o;
  wire n18741_o;
  wire n18742_o;
  wire n18743_o;
  wire [15:0] n18746_o;
  wire [15:0] n18747_o;
  wire [15:0] n18748_o;
  wire [15:0] n18749_o;
  wire [15:0] n18750_o;
  wire n18752_o;
  wire n18753_o;
  wire [15:0] n18755_o;
  wire [15:0] n18756_o;
  wire n18758_o;
  wire n18759_o;
  wire n18760_o;
  wire n18761_o;
  wire [15:0] n18764_o;
  wire [15:0] n18765_o;
  wire [15:0] n18766_o;
  wire n18767_o;
  wire n18768_o;
  wire n18769_o;
  wire [15:0] n18772_o;
  wire [15:0] n18773_o;
  wire [15:0] n18774_o;
  wire [15:0] n18775_o;
  wire [15:0] n18776_o;
  wire n18778_o;
  wire n18780_o;
  wire n18781_o;
  wire [31:0] n18783_o;
  wire [31:0] n18784_o;
  wire n18786_o;
  wire n18787_o;
  wire n18788_o;
  wire [31:0] n18791_o;
  wire n18792_o;
  wire n18793_o;
  wire n18794_o;
  wire [31:0] n18797_o;
  wire [31:0] n18798_o;
  wire [31:0] n18799_o;
  wire [31:0] n18800_o;
  wire [31:0] n18801_o;
  wire [1:0] n18802_o;
  wire [7:0] n18803_o;
  wire [7:0] n18804_o;
  reg [7:0] n18805_o;
  wire [7:0] n18806_o;
  wire [7:0] n18807_o;
  reg [7:0] n18808_o;
  wire [7:0] n18809_o;
  wire [7:0] n18810_o;
  reg [7:0] n18811_o;
  wire [7:0] n18812_o;
  wire [7:0] n18813_o;
  reg [7:0] n18814_o;
  wire [31:0] n18815_o;
  wire [31:0] n18816_o;
  wire [31:0] n18817_o;
  wire [63:0] n18818_o;
  wire [28:0] n18819_o;
  wire [2:0] n18820_o;
  wire n18822_o;
  wire [28:0] n18823_o;
  wire [1:0] n18824_o;
  wire n18826_o;
  wire [63:0] n18827_o;
  wire [7:0] n18828_o;
  wire [63:0] n18829_o;
  wire [7:0] n18830_o;
  wire [63:0] n18831_o;
  wire [7:0] n18832_o;
  wire [63:0] n18833_o;
  wire [7:0] n18834_o;
  wire [63:0] n18835_o;
  wire [7:0] n18836_o;
  wire [63:0] n18837_o;
  wire [7:0] n18838_o;
  wire [63:0] n18839_o;
  wire [7:0] n18840_o;
  wire [63:0] n18841_o;
  wire [7:0] n18842_o;
  wire [63:0] n18843_o;
  wire [15:0] n18844_o;
  wire [63:0] n18845_o;
  wire [15:0] n18846_o;
  wire [63:0] n18847_o;
  wire [15:0] n18848_o;
  wire [63:0] n18849_o;
  wire [15:0] n18850_o;
  wire [63:0] n18851_o;
  wire [63:0] n18852_o;
  wire [63:0] n18853_o;
  wire [63:0] n18854_o;
  wire [63:0] n18855_o;
  wire [28:0] n18856_o;
  wire [2:0] n18857_o;
  wire n18859_o;
  wire [28:0] n18860_o;
  wire [1:0] n18861_o;
  wire n18863_o;
  wire [63:0] n18864_o;
  wire [7:0] n18865_o;
  wire [28:0] n18866_o;
  wire n18867_o;
  wire [63:0] n18869_o;
  wire [15:0] n18870_o;
  wire [28:0] n18871_o;
  wire n18872_o;
  wire [28:0] n18873_o;
  wire n18874_o;
  wire [7:0] n18882_o;
  wire n18884_o;
  wire [7:0] n18886_o;
  wire n18889_o;
  wire n18903_o;
  wire n18905_o;
  wire n18906_o;
  wire n18907_o;
  wire n18908_o;
  wire n18909_o;
  wire n18910_o;
  wire n18911_o;
  wire n18912_o;
  wire n18913_o;
  wire n18914_o;
  wire n18915_o;
  wire n18916_o;
  wire n18917_o;
  wire n18918_o;
  wire n18919_o;
  wire n18921_o;
  wire [7:0] n18924_o;
  wire n18925_o;
  wire n18939_o;
  wire n18941_o;
  wire n18942_o;
  wire n18943_o;
  wire n18944_o;
  wire n18945_o;
  wire n18946_o;
  wire n18947_o;
  wire n18948_o;
  wire n18949_o;
  wire n18950_o;
  wire n18951_o;
  wire n18952_o;
  wire n18953_o;
  wire n18954_o;
  wire n18955_o;
  wire n18957_o;
  wire n18960_o;
  wire [7:0] n18963_o;
  wire [7:0] n18965_o;
  wire n18979_o;
  wire n18981_o;
  wire n18982_o;
  wire n18983_o;
  wire n18984_o;
  wire n18985_o;
  wire n18986_o;
  wire n18987_o;
  wire n18988_o;
  wire n18989_o;
  wire n18990_o;
  wire n18991_o;
  wire n18992_o;
  wire n18993_o;
  wire n18994_o;
  wire n18995_o;
  wire n18997_o;
  wire n18999_o;
  wire n19001_o;
  wire [7:0] n19004_o;
  wire [7:0] n19006_o;
  wire [7:0] n19007_o;
  wire [7:0] n19008_o;
  wire [7:0] n19009_o;
  wire [63:0] n19010_o;
  wire [7:0] n19011_o;
  wire [28:0] n19012_o;
  wire n19013_o;
  wire [63:0] n19015_o;
  wire [15:0] n19016_o;
  wire [28:0] n19017_o;
  wire n19018_o;
  wire [28:0] n19019_o;
  wire n19020_o;
  wire [7:0] n19028_o;
  wire n19030_o;
  wire [7:0] n19032_o;
  wire n19035_o;
  wire n19049_o;
  wire n19051_o;
  wire n19052_o;
  wire n19053_o;
  wire n19054_o;
  wire n19055_o;
  wire n19056_o;
  wire n19057_o;
  wire n19058_o;
  wire n19059_o;
  wire n19060_o;
  wire n19061_o;
  wire n19062_o;
  wire n19063_o;
  wire n19064_o;
  wire n19065_o;
  wire n19067_o;
  wire [7:0] n19070_o;
  wire n19071_o;
  wire n19085_o;
  wire n19087_o;
  wire n19088_o;
  wire n19089_o;
  wire n19090_o;
  wire n19091_o;
  wire n19092_o;
  wire n19093_o;
  wire n19094_o;
  wire n19095_o;
  wire n19096_o;
  wire n19097_o;
  wire n19098_o;
  wire n19099_o;
  wire n19100_o;
  wire n19101_o;
  wire n19103_o;
  wire n19106_o;
  wire [7:0] n19109_o;
  wire [7:0] n19111_o;
  wire n19125_o;
  wire n19127_o;
  wire n19128_o;
  wire n19129_o;
  wire n19130_o;
  wire n19131_o;
  wire n19132_o;
  wire n19133_o;
  wire n19134_o;
  wire n19135_o;
  wire n19136_o;
  wire n19137_o;
  wire n19138_o;
  wire n19139_o;
  wire n19140_o;
  wire n19141_o;
  wire n19143_o;
  wire n19145_o;
  wire n19147_o;
  wire [7:0] n19150_o;
  wire [7:0] n19152_o;
  wire [7:0] n19153_o;
  wire [7:0] n19154_o;
  wire [7:0] n19155_o;
  wire [63:0] n19156_o;
  wire [7:0] n19157_o;
  wire [28:0] n19158_o;
  wire n19159_o;
  wire [63:0] n19161_o;
  wire [15:0] n19162_o;
  wire [28:0] n19163_o;
  wire n19164_o;
  wire [28:0] n19165_o;
  wire n19166_o;
  wire [7:0] n19174_o;
  wire n19176_o;
  wire [7:0] n19178_o;
  wire n19181_o;
  wire n19195_o;
  wire n19197_o;
  wire n19198_o;
  wire n19199_o;
  wire n19200_o;
  wire n19201_o;
  wire n19202_o;
  wire n19203_o;
  wire n19204_o;
  wire n19205_o;
  wire n19206_o;
  wire n19207_o;
  wire n19208_o;
  wire n19209_o;
  wire n19210_o;
  wire n19211_o;
  wire n19213_o;
  wire [7:0] n19216_o;
  wire n19217_o;
  wire n19231_o;
  wire n19233_o;
  wire n19234_o;
  wire n19235_o;
  wire n19236_o;
  wire n19237_o;
  wire n19238_o;
  wire n19239_o;
  wire n19240_o;
  wire n19241_o;
  wire n19242_o;
  wire n19243_o;
  wire n19244_o;
  wire n19245_o;
  wire n19246_o;
  wire n19247_o;
  wire n19249_o;
  wire n19252_o;
  wire [7:0] n19255_o;
  wire [7:0] n19257_o;
  wire n19271_o;
  wire n19273_o;
  wire n19274_o;
  wire n19275_o;
  wire n19276_o;
  wire n19277_o;
  wire n19278_o;
  wire n19279_o;
  wire n19280_o;
  wire n19281_o;
  wire n19282_o;
  wire n19283_o;
  wire n19284_o;
  wire n19285_o;
  wire n19286_o;
  wire n19287_o;
  wire n19289_o;
  wire n19291_o;
  wire n19293_o;
  wire [7:0] n19296_o;
  wire [7:0] n19298_o;
  wire [7:0] n19299_o;
  wire [7:0] n19300_o;
  wire [7:0] n19301_o;
  wire [63:0] n19302_o;
  wire [7:0] n19303_o;
  wire [28:0] n19304_o;
  wire n19305_o;
  wire [63:0] n19307_o;
  wire [15:0] n19308_o;
  wire [28:0] n19309_o;
  wire n19310_o;
  wire [28:0] n19311_o;
  wire n19312_o;
  wire [7:0] n19320_o;
  wire n19322_o;
  wire [7:0] n19324_o;
  wire n19327_o;
  wire n19341_o;
  wire n19343_o;
  wire n19344_o;
  wire n19345_o;
  wire n19346_o;
  wire n19347_o;
  wire n19348_o;
  wire n19349_o;
  wire n19350_o;
  wire n19351_o;
  wire n19352_o;
  wire n19353_o;
  wire n19354_o;
  wire n19355_o;
  wire n19356_o;
  wire n19357_o;
  wire n19359_o;
  wire [7:0] n19362_o;
  wire n19363_o;
  wire n19377_o;
  wire n19379_o;
  wire n19380_o;
  wire n19381_o;
  wire n19382_o;
  wire n19383_o;
  wire n19384_o;
  wire n19385_o;
  wire n19386_o;
  wire n19387_o;
  wire n19388_o;
  wire n19389_o;
  wire n19390_o;
  wire n19391_o;
  wire n19392_o;
  wire n19393_o;
  wire n19395_o;
  wire n19398_o;
  wire [7:0] n19401_o;
  wire [7:0] n19403_o;
  wire n19417_o;
  wire n19419_o;
  wire n19420_o;
  wire n19421_o;
  wire n19422_o;
  wire n19423_o;
  wire n19424_o;
  wire n19425_o;
  wire n19426_o;
  wire n19427_o;
  wire n19428_o;
  wire n19429_o;
  wire n19430_o;
  wire n19431_o;
  wire n19432_o;
  wire n19433_o;
  wire n19435_o;
  wire n19437_o;
  wire n19439_o;
  wire [7:0] n19442_o;
  wire [7:0] n19444_o;
  wire [7:0] n19445_o;
  wire [7:0] n19446_o;
  wire [7:0] n19447_o;
  wire [31:0] n19448_o;
  wire [63:0] n19449_o;
  wire [7:0] n19450_o;
  wire [23:0] n19451_o;
  wire [63:0] n19452_o;
  wire [7:0] n19453_o;
  wire [15:0] n19454_o;
  wire [63:0] n19455_o;
  wire [7:0] n19456_o;
  wire [7:0] n19457_o;
  wire [63:0] n19458_o;
  wire [7:0] n19459_o;
  wire [63:0] n19460_o;
  wire [15:0] n19461_o;
  wire [28:0] n19462_o;
  wire n19463_o;
  wire [63:0] n19465_o;
  wire [31:0] n19466_o;
  wire [28:0] n19467_o;
  wire n19468_o;
  wire [28:0] n19469_o;
  wire n19470_o;
  wire [15:0] n19478_o;
  wire n19480_o;
  wire [15:0] n19482_o;
  wire n19485_o;
  wire n19499_o;
  wire n19501_o;
  wire n19502_o;
  wire n19503_o;
  wire n19504_o;
  wire n19505_o;
  wire n19506_o;
  wire n19507_o;
  wire n19508_o;
  wire n19509_o;
  wire n19510_o;
  wire n19511_o;
  wire n19512_o;
  wire n19513_o;
  wire n19514_o;
  wire n19515_o;
  wire n19516_o;
  wire n19517_o;
  wire n19518_o;
  wire n19519_o;
  wire n19520_o;
  wire n19521_o;
  wire n19522_o;
  wire n19523_o;
  wire n19524_o;
  wire n19525_o;
  wire n19526_o;
  wire n19527_o;
  wire n19528_o;
  wire n19529_o;
  wire n19530_o;
  wire n19531_o;
  wire n19533_o;
  wire [15:0] n19536_o;
  wire n19537_o;
  wire n19551_o;
  wire n19553_o;
  wire n19554_o;
  wire n19555_o;
  wire n19556_o;
  wire n19557_o;
  wire n19558_o;
  wire n19559_o;
  wire n19560_o;
  wire n19561_o;
  wire n19562_o;
  wire n19563_o;
  wire n19564_o;
  wire n19565_o;
  wire n19566_o;
  wire n19567_o;
  wire n19568_o;
  wire n19569_o;
  wire n19570_o;
  wire n19571_o;
  wire n19572_o;
  wire n19573_o;
  wire n19574_o;
  wire n19575_o;
  wire n19576_o;
  wire n19577_o;
  wire n19578_o;
  wire n19579_o;
  wire n19580_o;
  wire n19581_o;
  wire n19582_o;
  wire n19583_o;
  wire n19585_o;
  wire n19588_o;
  wire [15:0] n19591_o;
  wire [15:0] n19593_o;
  wire n19607_o;
  wire n19609_o;
  wire n19610_o;
  wire n19611_o;
  wire n19612_o;
  wire n19613_o;
  wire n19614_o;
  wire n19615_o;
  wire n19616_o;
  wire n19617_o;
  wire n19618_o;
  wire n19619_o;
  wire n19620_o;
  wire n19621_o;
  wire n19622_o;
  wire n19623_o;
  wire n19624_o;
  wire n19625_o;
  wire n19626_o;
  wire n19627_o;
  wire n19628_o;
  wire n19629_o;
  wire n19630_o;
  wire n19631_o;
  wire n19632_o;
  wire n19633_o;
  wire n19634_o;
  wire n19635_o;
  wire n19636_o;
  wire n19637_o;
  wire n19638_o;
  wire n19639_o;
  wire n19641_o;
  wire n19643_o;
  wire n19645_o;
  wire [15:0] n19648_o;
  wire [15:0] n19650_o;
  wire [15:0] n19651_o;
  wire [15:0] n19652_o;
  wire [15:0] n19653_o;
  wire [63:0] n19654_o;
  wire [15:0] n19655_o;
  wire [28:0] n19656_o;
  wire n19657_o;
  wire [63:0] n19659_o;
  wire [31:0] n19660_o;
  wire [28:0] n19661_o;
  wire n19662_o;
  wire [28:0] n19663_o;
  wire n19664_o;
  wire [15:0] n19672_o;
  wire n19674_o;
  wire [15:0] n19676_o;
  wire n19679_o;
  wire n19693_o;
  wire n19695_o;
  wire n19696_o;
  wire n19697_o;
  wire n19698_o;
  wire n19699_o;
  wire n19700_o;
  wire n19701_o;
  wire n19702_o;
  wire n19703_o;
  wire n19704_o;
  wire n19705_o;
  wire n19706_o;
  wire n19707_o;
  wire n19708_o;
  wire n19709_o;
  wire n19710_o;
  wire n19711_o;
  wire n19712_o;
  wire n19713_o;
  wire n19714_o;
  wire n19715_o;
  wire n19716_o;
  wire n19717_o;
  wire n19718_o;
  wire n19719_o;
  wire n19720_o;
  wire n19721_o;
  wire n19722_o;
  wire n19723_o;
  wire n19724_o;
  wire n19725_o;
  wire n19727_o;
  wire [15:0] n19730_o;
  wire n19731_o;
  wire n19745_o;
  wire n19747_o;
  wire n19748_o;
  wire n19749_o;
  wire n19750_o;
  wire n19751_o;
  wire n19752_o;
  wire n19753_o;
  wire n19754_o;
  wire n19755_o;
  wire n19756_o;
  wire n19757_o;
  wire n19758_o;
  wire n19759_o;
  wire n19760_o;
  wire n19761_o;
  wire n19762_o;
  wire n19763_o;
  wire n19764_o;
  wire n19765_o;
  wire n19766_o;
  wire n19767_o;
  wire n19768_o;
  wire n19769_o;
  wire n19770_o;
  wire n19771_o;
  wire n19772_o;
  wire n19773_o;
  wire n19774_o;
  wire n19775_o;
  wire n19776_o;
  wire n19777_o;
  wire n19779_o;
  wire n19782_o;
  wire [15:0] n19785_o;
  wire [15:0] n19787_o;
  wire n19801_o;
  wire n19803_o;
  wire n19804_o;
  wire n19805_o;
  wire n19806_o;
  wire n19807_o;
  wire n19808_o;
  wire n19809_o;
  wire n19810_o;
  wire n19811_o;
  wire n19812_o;
  wire n19813_o;
  wire n19814_o;
  wire n19815_o;
  wire n19816_o;
  wire n19817_o;
  wire n19818_o;
  wire n19819_o;
  wire n19820_o;
  wire n19821_o;
  wire n19822_o;
  wire n19823_o;
  wire n19824_o;
  wire n19825_o;
  wire n19826_o;
  wire n19827_o;
  wire n19828_o;
  wire n19829_o;
  wire n19830_o;
  wire n19831_o;
  wire n19832_o;
  wire n19833_o;
  wire n19835_o;
  wire n19837_o;
  wire n19839_o;
  wire [15:0] n19842_o;
  wire [15:0] n19844_o;
  wire [15:0] n19845_o;
  wire [15:0] n19846_o;
  wire [15:0] n19847_o;
  wire [31:0] n19848_o;
  wire [63:0] n19849_o;
  wire [15:0] n19850_o;
  wire [15:0] n19851_o;
  wire [63:0] n19852_o;
  wire [15:0] n19853_o;
  wire [63:0] n19854_o;
  wire [63:0] n19855_o;
  wire [63:0] n19856_o;
  wire [63:0] n19857_o;
  wire [28:0] n19858_o;
  wire [3:0] n19859_o;
  wire n19861_o;
  wire [63:0] n19868_o;
  wire [31:0] n19869_o;
  wire [63:0] n19870_o;
  wire [31:0] n19871_o;
  wire [31:0] n19872_o;
  wire [63:0] n19875_o;
  wire [31:0] n19876_o;
  wire [63:0] n19877_o;
  wire [31:0] n19878_o;
  wire [31:0] n19879_o;
  wire [63:0] n19880_o;
  wire n19882_o;
  wire [63:0] n19889_o;
  wire [31:0] n19890_o;
  wire [63:0] n19891_o;
  wire [31:0] n19892_o;
  wire [31:0] n19893_o;
  wire [63:0] n19896_o;
  wire [31:0] n19897_o;
  wire [63:0] n19898_o;
  wire [31:0] n19899_o;
  wire [31:0] n19900_o;
  wire [63:0] n19901_o;
  wire n19903_o;
  wire [63:0] n19910_o;
  wire [31:0] n19911_o;
  wire [63:0] n19912_o;
  wire [31:0] n19913_o;
  wire [31:0] n19914_o;
  wire [63:0] n19917_o;
  wire [31:0] n19918_o;
  wire [63:0] n19919_o;
  wire [31:0] n19920_o;
  wire [31:0] n19921_o;
  wire [63:0] n19922_o;
  wire n19924_o;
  wire [31:0] n19933_o;
  wire [31:0] n19934_o;
  wire [31:0] n19935_o;
  wire [31:0] n19938_o;
  wire [31:0] n19939_o;
  wire [31:0] n19940_o;
  wire [63:0] n19941_o;
  wire [31:0] n19947_o;
  wire [31:0] n19948_o;
  wire [31:0] n19949_o;
  wire [31:0] n19952_o;
  wire [31:0] n19953_o;
  wire [31:0] n19954_o;
  wire [63:0] n19955_o;
  wire [31:0] n19962_o;
  wire [31:0] n19963_o;
  wire [31:0] n19966_o;
  wire [31:0] n19967_o;
  wire [63:0] n19968_o;
  wire [31:0] n19974_o;
  wire [31:0] n19975_o;
  wire [31:0] n19976_o;
  wire [31:0] n19979_o;
  wire [31:0] n19980_o;
  wire [31:0] n19981_o;
  wire [63:0] n19982_o;
  wire n19984_o;
  wire [31:0] n19993_o;
  wire [31:0] n19994_o;
  wire [31:0] n19995_o;
  wire [31:0] n19998_o;
  wire [31:0] n19999_o;
  wire [31:0] n20000_o;
  wire [63:0] n20001_o;
  wire [31:0] n20007_o;
  wire [31:0] n20008_o;
  wire [31:0] n20009_o;
  wire [31:0] n20012_o;
  wire [31:0] n20013_o;
  wire [31:0] n20014_o;
  wire [63:0] n20015_o;
  wire [31:0] n20022_o;
  wire [31:0] n20023_o;
  wire [31:0] n20026_o;
  wire [31:0] n20027_o;
  wire [63:0] n20028_o;
  wire [31:0] n20034_o;
  wire [31:0] n20035_o;
  wire [31:0] n20036_o;
  wire [31:0] n20039_o;
  wire [31:0] n20040_o;
  wire [31:0] n20041_o;
  wire [63:0] n20042_o;
  wire n20044_o;
  wire [31:0] n20053_o;
  wire [31:0] n20054_o;
  wire [31:0] n20055_o;
  wire [31:0] n20058_o;
  wire [31:0] n20059_o;
  wire [31:0] n20060_o;
  wire [63:0] n20061_o;
  wire [31:0] n20067_o;
  wire [31:0] n20068_o;
  wire [31:0] n20069_o;
  wire [31:0] n20072_o;
  wire [31:0] n20073_o;
  wire [31:0] n20074_o;
  wire [63:0] n20075_o;
  wire [31:0] n20082_o;
  wire [31:0] n20083_o;
  wire [31:0] n20086_o;
  wire [31:0] n20087_o;
  wire [63:0] n20088_o;
  wire [31:0] n20094_o;
  wire [31:0] n20095_o;
  wire [31:0] n20096_o;
  wire [31:0] n20099_o;
  wire [31:0] n20100_o;
  wire [31:0] n20101_o;
  wire [63:0] n20102_o;
  wire n20104_o;
  wire n20106_o;
  wire [31:0] n20108_o;
  wire n20116_o;
  localparam [63:0] n20120_o = 64'bX;
  wire n20124_o;
  wire [63:0] n20125_o;
  wire n20127_o;
  wire n20129_o;
  wire n20131_o;
  wire n20133_o;
  wire [12:0] n20134_o;
  reg [63:0] n20135_o;
  wire [28:0] n20136_o;
  wire [1:0] n20137_o;
  wire [28:0] n20138_o;
  wire n20139_o;
  wire [28:0] n20140_o;
  wire n20141_o;
  wire [28:0] n20142_o;
  wire n20143_o;
  wire [28:0] n20144_o;
  wire [2:0] n20145_o;
  wire n20147_o;
  wire n20150_o;
  wire [7:0] n20151_o;
  wire [3:0] n20152_o;
  wire [1:0] n20153_o;
  wire [137:0] n20154_o;
  wire [63:0] n20155_o;
  wire n20156_o;
  wire n20157_o;
  wire [137:0] n20158_o;
  wire n20179_o;
  wire n20180_o;
  wire n20181_o;
  wire n20182_o;
  wire n20183_o;
  wire n20185_o;
  wire [137:0] n20188_o;
  wire [137:0] n20194_o;
  reg [137:0] n20195_q;
  wire [197:0] n20196_o;
  wire [7:0] n20198_data; // mem_rd
  wire [15:0] n20200_data; // mem_rd
  wire [31:0] n20202_data; // mem_rd
  wire [7:0] n20204_data; // mem_rd
  wire [15:0] n20206_data; // mem_rd
  wire [31:0] n20208_data; // mem_rd
  wire [7:0] n20210_data; // mem_rd
  wire [15:0] n20212_data; // mem_rd
  wire [31:0] n20214_data; // mem_rd
  wire [7:0] n20216_data; // mem_rd
  wire [15:0] n20218_data; // mem_rd
  wire [31:0] n20220_data; // mem_rd
  wire n20221_o;
  wire n20222_o;
  wire [31:0] n20223_o;
  wire [31:0] n20224_o;
  wire [31:0] n20225_o;
  wire [31:0] n20226_o;
  wire [63:0] n20227_o;
  assign exec_o_alu_result = n11572_o;
  assign exec_o_dat_d = n11573_o;
  assign exec_o_ctrl_mem = n11574_o;
  assign exec_o_ctrl_wrb = n11575_o;
  assign vec_data_o = n20155_o;
  assign ready_o = n20157_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:75:27  */
  assign n11572_o = n20154_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:74:27  */
  assign n11573_o = n20154_o[127:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:73:27  */
  assign n11574_o = n20154_o[131:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:31:5  */
  assign n11575_o = n20154_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:29:5  */
  assign n11576_o = {exec_i_flush, exec_i_alu_result, exec_i_mem_result, exec_i_ctrl_mem_wrb, exec_i_ctrl_wrb, exec_i_ctrl_mem, exec_i_ctrl_ex, exec_i_fwd_mem, exec_i_fwd_dec_result, exec_i_fwd_dec, exec_i_imm, exec_i_dat_d, exec_i_dat_b, exec_i_reg_b, exec_i_dat_a, exec_i_reg_a};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:135:10  */
  assign shuffle_ready = n11592_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:136:10  */
  assign shuffle_data = n11595_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:138:10  */
  assign shuffle_vwidth = n20153_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:139:10  */
  assign shuffle_ssss = n20152_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:140:10  */
  assign shuffle_vn = n20151_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:141:10  */
  assign shuffle_veca = n12414_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:142:10  */
  assign shuffle_vecb = n12362_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:144:10  */
  assign mul = n20196_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:145:10  */
  assign mul_ready = n11618_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:146:10  */
  assign mul_data = n11622_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:148:10  */
  assign custom_ready = n11625_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:149:10  */
  assign custom_data = n11628_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:153:10  */
  assign ena = n20183_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:154:10  */
  assign r = n20195_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:154:13  */
  assign rin = n20158_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:161:12  */
  assign shuffle_block_shufflei0_ready = shuffle_block_shuffle_unit_shufflei0_ready_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:162:12  */
  assign shuffle_block_shufflei0_data = shuffle_block_shuffle_unit_shufflei0_data_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:163:12  */
  assign shuffle_block_shuffle_start = n11587_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:40  */
  assign n11580_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:48  */
  assign n11581_o = n11580_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:56  */
  assign n11583_o = n11581_o == 4'b1011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:79  */
  assign n11584_o = n11576_o[478];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:85  */
  assign n11585_o = ~n11584_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:68  */
  assign n11586_o = n11583_o & n11585_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:28  */
  assign n11587_o = n11586_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:169:7  */
  shuffle shuffle_block_shuffle_unit_shufflei0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(en_i),
    .start_i(shuffle_block_shuffle_start),
    .veca_i(shuffle_veca),
    .vecb_i(shuffle_vecb),
    .vn_i(shuffle_vn),
    .ssss_i(shuffle_ssss),
    .vwidth_i(shuffle_vwidth),
    .ready_o(shuffle_block_shuffle_unit_shufflei0_ready_o),
    .data_o(shuffle_block_shuffle_unit_shufflei0_data_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:186:38  */
  assign n11592_o = 1'b1 ? shuffle_block_shufflei0_ready : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:187:38  */
  assign n11595_o = 1'b1 ? shuffle_block_shufflei0_data : 64'b0000000000000000000000000000000000000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:195:12  */
  assign mac_block_muli0_ready = mac_block_mac_unit_muli0_ready_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:196:12  */
  assign mac_block_muli0_mul = mac_block_mac_unit_muli0_mul_o_result; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:197:12  */
  assign mac_block_mul_start = n11605_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:36  */
  assign n11598_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:44  */
  assign n11599_o = n11598_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:52  */
  assign n11601_o = n11599_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:74  */
  assign n11602_o = n11576_o[478];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:80  */
  assign n11603_o = ~n11602_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:63  */
  assign n11604_o = n11601_o & n11603_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:24  */
  assign n11605_o = n11604_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:203:7  */
  simd_mul mac_block_mac_unit_muli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .start_i(mac_block_mul_start),
    .mul_i_size(n11607_o),
    .mul_i_dt(n11608_o),
    .mul_i_mac(n11609_o),
    .mul_i_op(n11610_o),
    .mul_i_long(n11611_o),
    .mul_i_op_a(n11612_o),
    .mul_i_op_b(n11613_o),
    .mul_i_op_c(n11614_o),
    .mul_o_result(mac_block_mac_unit_muli0_mul_o_result),
    .ready_o(mac_block_mac_unit_muli0_ready_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:31:12  */
  assign n11607_o = mul[1:0];
  assign n11608_o = mul[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:294:14  */
  assign n11609_o = mul[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n11610_o = mul[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:293:14  */
  assign n11611_o = mul[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n11612_o = mul[69:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:30:12  */
  assign n11613_o = mul[133:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:30:12  */
  assign n11614_o = mul[197:134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:216:35  */
  assign n11618_o = 1'b1 ? mac_block_muli0_ready : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:217:28  */
  assign n11620_o = mac_block_muli0_mul[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:217:35  */
  assign n11622_o = 1'b1 ? n11620_o : 64'b0000000000000000000000000000000000000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:226:12  */
  assign custom_block_customi0_ready = 1'bX; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:227:12  */
  assign custom_block_customi0_result = 64'bX; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:249:37  */
  assign n11625_o = 1'b0 ? custom_block_customi0_ready : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:250:37  */
  assign n11628_o = 1'b0 ? custom_block_customi0_result : 64'b0000000000000000000000000000000000000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:51  */
  assign n11655_o = n11576_o[67:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:79  */
  assign n11657_o = n11576_o[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:128  */
  assign n11659_o = n11576_o[236];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:140  */
  assign n11660_o = n11576_o[237:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:148  */
  assign n11661_o = n11660_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:162  */
  assign n11662_o = n11576_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11681_o = n11661_o == n11662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11682_o = 1'b1 & n11681_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11685_o = n11682_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n11686_o = n11659_o & n11685_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:31  */
  assign n11693_o = 1'b1 & n11686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:5  */
  assign n11694_o = n11693_o ? n11657_o : n11655_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:169  */
  assign n11696_o = n11694_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:51  */
  assign n11698_o = n11576_o[67:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:79  */
  assign n11700_o = n11576_o[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:128  */
  assign n11702_o = n11576_o[237];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:140  */
  assign n11703_o = n11576_o[237:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:148  */
  assign n11704_o = n11703_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:162  */
  assign n11705_o = n11576_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11724_o = n11704_o == n11705_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11725_o = 1'b1 & n11724_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11728_o = n11725_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n11729_o = n11702_o & n11728_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:31  */
  assign n11736_o = 1'b1 & n11729_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:5  */
  assign n11737_o = n11736_o ? n11700_o : n11698_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:169  */
  assign n11739_o = n11737_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:51  */
  assign n11741_o = n11576_o[135:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:79  */
  assign n11743_o = n11576_o[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:128  */
  assign n11745_o = n11576_o[236];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:140  */
  assign n11746_o = n11576_o[237:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:148  */
  assign n11747_o = n11746_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:162  */
  assign n11748_o = n11576_o[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11767_o = n11747_o == n11748_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11768_o = 1'b1 & n11767_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11771_o = n11768_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n11772_o = n11745_o & n11771_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:31  */
  assign n11779_o = 1'b1 & n11772_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:5  */
  assign n11780_o = n11779_o ? n11743_o : n11741_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:169  */
  assign n11782_o = n11780_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:51  */
  assign n11784_o = n11576_o[135:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:79  */
  assign n11786_o = n11576_o[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:128  */
  assign n11788_o = n11576_o[237];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:140  */
  assign n11789_o = n11576_o[237:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:148  */
  assign n11790_o = n11789_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:162  */
  assign n11791_o = n11576_o[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11810_o = n11790_o == n11791_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11811_o = 1'b1 & n11810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11814_o = n11811_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n11815_o = n11788_o & n11814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:31  */
  assign n11822_o = 1'b1 & n11815_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:5  */
  assign n11823_o = n11822_o ? n11786_o : n11784_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:169  */
  assign n11825_o = n11823_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:51  */
  assign n11827_o = n11576_o[199:136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:88  */
  assign n11830_o = n11576_o[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:137  */
  assign n11832_o = n11576_o[236];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:149  */
  assign n11833_o = n11576_o[237:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:157  */
  assign n11834_o = n11833_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:171  */
  assign n11835_o = n11576_o[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:180  */
  assign n11836_o = n11835_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11855_o = n11834_o == n11836_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11856_o = 1'b1 & n11855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11859_o = n11856_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n11860_o = n11832_o & n11859_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:31  */
  assign n11867_o = 1'b1 & n11860_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:5  */
  assign n11868_o = n11867_o ? n11830_o : n11827_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:187  */
  assign n11870_o = n11868_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:51  */
  assign n11872_o = n11576_o[199:136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:88  */
  assign n11875_o = n11576_o[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:137  */
  assign n11877_o = n11576_o[237];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:149  */
  assign n11878_o = n11576_o[237:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:157  */
  assign n11879_o = n11878_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:171  */
  assign n11880_o = n11576_o[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:180  */
  assign n11881_o = n11880_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11900_o = n11879_o == n11881_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11901_o = 1'b1 & n11900_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11904_o = n11901_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n11905_o = n11877_o & n11904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:31  */
  assign n11912_o = 1'b1 & n11905_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:5  */
  assign n11913_o = n11912_o ? n11875_o : n11872_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:187  */
  assign n11915_o = n11913_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:296:15  */
  assign n11916_o = n11576_o[478];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:302:43  */
  assign n11921_o = n11576_o[340:337];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:303:43  */
  assign n11922_o = n11576_o[346:341];
  assign n11923_o = {n11922_o, n11921_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:298:5  */
  assign n11924_o = {1'b0, 1'b0};
  assign n11925_o = {2'b00, 4'b0000};
  assign n11926_o = n11923_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:296:5  */
  assign n11927_o = n11916_o ? n11924_o : n11926_o;
  assign n11928_o = n11923_o[3:2];
  assign n11929_o = r[131:130];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:296:5  */
  assign n11930_o = n11916_o ? n11929_o : n11928_o;
  assign n11931_o = n11923_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:296:5  */
  assign n11932_o = n11916_o ? n11925_o : n11931_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:309:15  */
  assign n11936_o = n11576_o[349:347];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:309:28  */
  assign n11937_o = n11936_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:310:43  */
  assign n11938_o = n11576_o[413:350];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:312:43  */
  assign n11939_o = n11576_o[477:414];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:309:5  */
  assign n11940_o = n11937_o ? n11938_o : n11939_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:318:42  */
  assign n11942_o = r[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:318:49  */
  assign n11943_o = r[137:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:318:54  */
  assign n11944_o = n11943_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:318:63  */
  assign n11945_o = n11944_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:318:77  */
  assign n11946_o = n11576_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11965_o = n11945_o == n11946_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11966_o = 1'b1 & n11965_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11969_o = n11966_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n11970_o = n11942_o & n11969_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:319:53  */
  assign n11971_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:320:44  */
  assign n11973_o = n11576_o[306];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:320:56  */
  assign n11974_o = n11576_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:320:64  */
  assign n11975_o = n11974_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:320:78  */
  assign n11976_o = n11576_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11995_o = n11975_o == n11976_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11996_o = 1'b1 & n11995_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11999_o = n11996_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12000_o = n11973_o & n11999_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:321:46  */
  assign n12001_o = n11940_o[31:0];
  assign n12002_o = {n11739_o, n11696_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:323:45  */
  assign n12003_o = n12002_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:320:5  */
  assign n12004_o = n12000_o ? n12001_o : n12003_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:318:5  */
  assign n12005_o = n11970_o ? n11971_o : n12004_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:326:42  */
  assign n12007_o = r[137];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:326:49  */
  assign n12008_o = r[137:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:326:54  */
  assign n12009_o = n12008_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:326:63  */
  assign n12010_o = n12009_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:326:77  */
  assign n12011_o = n11576_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12030_o = n12010_o == n12011_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12031_o = 1'b1 & n12030_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12034_o = n12031_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12035_o = n12007_o & n12034_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:327:53  */
  assign n12036_o = r[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:328:44  */
  assign n12038_o = n11576_o[307];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:328:56  */
  assign n12039_o = n11576_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:328:64  */
  assign n12040_o = n12039_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:328:78  */
  assign n12041_o = n11576_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12060_o = n12040_o == n12041_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12061_o = 1'b1 & n12060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12064_o = n12061_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12065_o = n12038_o & n12064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:329:46  */
  assign n12066_o = n11940_o[63:32];
  assign n12067_o = {n11739_o, n11696_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:331:45  */
  assign n12068_o = n12067_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:328:5  */
  assign n12069_o = n12065_o ? n12066_o : n12068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:326:5  */
  assign n12070_o = n12035_o ? n12036_o : n12069_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:334:42  */
  assign n12072_o = r[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:334:49  */
  assign n12073_o = r[137:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:334:54  */
  assign n12074_o = n12073_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:334:63  */
  assign n12075_o = n12074_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:334:77  */
  assign n12076_o = n11576_o[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12095_o = n12075_o == n12076_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12096_o = 1'b1 & n12095_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12099_o = n12096_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12100_o = n12072_o & n12099_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:335:53  */
  assign n12101_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:336:44  */
  assign n12103_o = n11576_o[306];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:336:56  */
  assign n12104_o = n11576_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:336:64  */
  assign n12105_o = n12104_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:336:78  */
  assign n12106_o = n11576_o[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12125_o = n12105_o == n12106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12126_o = 1'b1 & n12125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12129_o = n12126_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12130_o = n12103_o & n12129_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:337:46  */
  assign n12131_o = n11940_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:116:14  */
  assign n12132_o = {n11825_o, n11782_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:339:45  */
  assign n12133_o = n12132_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:336:5  */
  assign n12134_o = n12130_o ? n12131_o : n12133_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:334:5  */
  assign n12135_o = n12100_o ? n12101_o : n12134_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:342:42  */
  assign n12137_o = r[137];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:342:49  */
  assign n12138_o = r[137:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:342:54  */
  assign n12139_o = n12138_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:342:63  */
  assign n12140_o = n12139_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:342:77  */
  assign n12141_o = n11576_o[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12160_o = n12140_o == n12141_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12161_o = 1'b1 & n12160_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12164_o = n12161_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12165_o = n12137_o & n12164_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:343:53  */
  assign n12166_o = r[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:344:44  */
  assign n12168_o = n11576_o[307];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:344:56  */
  assign n12169_o = n11576_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:344:64  */
  assign n12170_o = n12169_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:344:78  */
  assign n12171_o = n11576_o[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12190_o = n12170_o == n12171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12191_o = 1'b1 & n12190_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12194_o = n12191_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12195_o = n12168_o & n12194_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:345:46  */
  assign n12196_o = n11940_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n12197_o = {n11825_o, n11782_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:347:45  */
  assign n12198_o = n12197_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:344:5  */
  assign n12199_o = n12195_o ? n12196_o : n12198_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:342:5  */
  assign n12200_o = n12165_o ? n12166_o : n12199_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:42  */
  assign n12202_o = r[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:49  */
  assign n12203_o = r[137:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:54  */
  assign n12204_o = n12203_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:63  */
  assign n12205_o = n12204_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:77  */
  assign n12206_o = n11576_o[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:86  */
  assign n12207_o = n12206_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12226_o = n12205_o == n12207_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12227_o = 1'b1 & n12226_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12230_o = n12227_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12231_o = n12202_o & n12230_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:351:53  */
  assign n12232_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:352:44  */
  assign n12234_o = n11576_o[306];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:352:56  */
  assign n12235_o = n11576_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:352:64  */
  assign n12236_o = n12235_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:352:78  */
  assign n12237_o = n11576_o[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:352:87  */
  assign n12238_o = n12237_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12257_o = n12236_o == n12238_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12258_o = 1'b1 & n12257_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12261_o = n12258_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12262_o = n12234_o & n12261_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:353:46  */
  assign n12263_o = n11940_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n12264_o = {n11915_o, n11870_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:355:45  */
  assign n12265_o = n12264_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:352:5  */
  assign n12266_o = n12262_o ? n12263_o : n12265_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:5  */
  assign n12267_o = n12231_o ? n12232_o : n12266_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:42  */
  assign n12269_o = r[137];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:49  */
  assign n12270_o = r[137:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:54  */
  assign n12271_o = n12270_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:63  */
  assign n12272_o = n12271_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:77  */
  assign n12273_o = n11576_o[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:86  */
  assign n12274_o = n12273_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12293_o = n12272_o == n12274_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12294_o = 1'b1 & n12293_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12297_o = n12294_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12298_o = n12269_o & n12297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:359:53  */
  assign n12299_o = r[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:360:44  */
  assign n12301_o = n11576_o[307];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:360:56  */
  assign n12302_o = n11576_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:360:64  */
  assign n12303_o = n12302_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:360:78  */
  assign n12304_o = n11576_o[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:360:87  */
  assign n12305_o = n12304_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12324_o = n12303_o == n12305_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12325_o = 1'b1 & n12324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12328_o = n12325_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12329_o = n12301_o & n12328_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:361:46  */
  assign n12330_o = n11940_o[63:32];
  assign n12331_o = {n11915_o, n11870_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:363:45  */
  assign n12332_o = n12331_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:360:5  */
  assign n12333_o = n12329_o ? n12330_o : n12332_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:5  */
  assign n12334_o = n12298_o ? n12299_o : n12333_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:130:14  */
  assign n12335_o = {n12334_o, n12267_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:371:57  */
  assign n12338_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:371:65  */
  assign n12339_o = n12338_o[8:7];
  assign n12345_o = {n12070_o, n12005_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:12  */
  assign n12348_o = n12339_o == 2'b01;
  assign n12349_o = {n12070_o, n12005_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:20  */
  assign n12350_o = n12349_o[31:0];
  assign n12351_o = {n12070_o, n12005_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:35  */
  assign n12352_o = n12351_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:30  */
  assign n12353_o = {n12350_o, n12352_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:15  */
  assign n12355_o = n12339_o == 2'b10;
  assign n12356_o = {n12070_o, n12005_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:20  */
  assign n12357_o = n12356_o[63:32];
  assign n12358_o = {n12070_o, n12005_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:36  */
  assign n12359_o = n12358_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:31  */
  assign n12360_o = {n12357_o, n12359_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12361_o = n12355_o ? n12360_o : n12345_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12362_o = n12348_o ? n12353_o : n12361_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:372:57  */
  assign n12364_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:372:65  */
  assign n12365_o = n12364_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n12371_o = {n12200_o, n12135_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:12  */
  assign n12374_o = n12365_o == 2'b01;
  assign n12375_o = {n12200_o, n12135_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:20  */
  assign n12376_o = n12375_o[31:0];
  assign n12377_o = {n12200_o, n12135_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:35  */
  assign n12378_o = n12377_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:30  */
  assign n12379_o = {n12376_o, n12378_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:15  */
  assign n12381_o = n12365_o == 2'b10;
  assign n12382_o = {n12200_o, n12135_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:20  */
  assign n12383_o = n12382_o[63:32];
  assign n12384_o = {n12200_o, n12135_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:36  */
  assign n12385_o = n12384_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:31  */
  assign n12386_o = {n12383_o, n12385_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12387_o = n12381_o ? n12386_o : n12371_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12388_o = n12374_o ? n12379_o : n12387_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:373:57  */
  assign n12390_o = n11576_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:373:65  */
  assign n12391_o = n12390_o[5:4];
  assign n12397_o = {n12334_o, n12267_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:12  */
  assign n12400_o = n12391_o == 2'b01;
  assign n12401_o = {n12334_o, n12267_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:20  */
  assign n12402_o = n12401_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:130:14  */
  assign n12403_o = {n12334_o, n12267_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:35  */
  assign n12404_o = n12403_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:30  */
  assign n12405_o = {n12402_o, n12404_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:15  */
  assign n12407_o = n12391_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n12408_o = {n12334_o, n12267_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:20  */
  assign n12409_o = n12408_o[63:32];
  assign n12410_o = {n12334_o, n12267_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:36  */
  assign n12411_o = n12410_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:31  */
  assign n12412_o = {n12409_o, n12411_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12413_o = n12407_o ? n12412_o : n12397_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12414_o = n12400_o ? n12405_o : n12413_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:381:15  */
  assign n12415_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:381:23  */
  assign n12416_o = n12415_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:381:34  */
  assign n12418_o = n12416_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:382:52  */
  assign n12419_o = n11576_o[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:382:52  */
  assign n12420_o = n11576_o[231:200];
  assign n12421_o = {n12419_o, n12420_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:381:5  */
  assign n12422_o = n12418_o ? n12421_o : n12362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:17  */
  assign n12423_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:25  */
  assign n12424_o = n12423_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:35  */
  assign n12426_o = n12424_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:19  */
  assign n12427_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:27  */
  assign n12428_o = n12427_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:32  */
  assign n12430_o = n12428_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12434_o = n12379_o[15:8];
  assign n12435_o = n12386_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12436_o = n12371_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12437_o = n12381_o ? n12435_o : n12436_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12438_o = n12374_o ? n12434_o : n12437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:9  */
  assign n12439_o = n12430_o ? 8'b00000000 : n12438_o;
  assign n12440_o = n12433_o[7:0];
  assign n12441_o = n12379_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:116:14  */
  assign n12442_o = n12386_o[23:16];
  assign n12443_o = n12371_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12444_o = n12381_o ? n12442_o : n12443_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12445_o = n12374_o ? n12441_o : n12444_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:9  */
  assign n12446_o = n12430_o ? n12445_o : n12440_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n12447_o = n12433_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:9  */
  assign n12448_o = n12430_o ? 8'b00000000 : n12447_o;
  assign n12449_o = {n12448_o, n12446_o, n12439_o};
  assign n12450_o = n12379_o[31:8];
  assign n12451_o = n12386_o[31:8];
  assign n12452_o = n12371_o[31:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12453_o = n12381_o ? n12451_o : n12452_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12454_o = n12374_o ? n12450_o : n12453_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:7  */
  assign n12455_o = n12426_o ? n12449_o : n12454_o;
  assign n12461_o = n12379_o[7:0];
  assign n12462_o = n12386_o[7:0];
  assign n12463_o = n12371_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12464_o = n12381_o ? n12462_o : n12463_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12465_o = n12374_o ? n12461_o : n12464_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:17  */
  assign n12466_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:25  */
  assign n12467_o = n12466_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:35  */
  assign n12469_o = n12467_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:19  */
  assign n12470_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:27  */
  assign n12471_o = n12470_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:32  */
  assign n12473_o = n12471_o == 2'b01;
  assign n12477_o = n12379_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n12478_o = n12386_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n12479_o = n12371_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12480_o = n12381_o ? n12478_o : n12479_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12481_o = n12374_o ? n12477_o : n12480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:9  */
  assign n12482_o = n12473_o ? 8'b00000000 : n12481_o;
  assign n12483_o = n12476_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n12484_o = n12379_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n12485_o = n12386_o[55:48];
  assign n12486_o = n12371_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12487_o = n12381_o ? n12485_o : n12486_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12488_o = n12374_o ? n12484_o : n12487_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:9  */
  assign n12489_o = n12473_o ? n12488_o : n12483_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n12490_o = n12476_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:9  */
  assign n12491_o = n12473_o ? 8'b00000000 : n12490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12492_o = {n12491_o, n12489_o, n12482_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12493_o = n12379_o[63:40];
  assign n12494_o = n12386_o[63:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12495_o = n12371_o[63:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12496_o = n12381_o ? n12494_o : n12495_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12497_o = n12374_o ? n12493_o : n12496_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:7  */
  assign n12498_o = n12469_o ? n12492_o : n12497_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n12499_o = n12379_o[39:32];
  assign n12500_o = n12386_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n12501_o = n12371_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12502_o = n12381_o ? n12500_o : n12501_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12503_o = n12374_o ? n12499_o : n12502_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:15  */
  assign n12504_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:23  */
  assign n12505_o = n12504_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:34  */
  assign n12507_o = n12505_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:403:19  */
  assign n12508_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:403:27  */
  assign n12509_o = n12508_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:403:32  */
  assign n12511_o = n12509_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:404:52  */
  assign n12512_o = n12362_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:405:52  */
  assign n12513_o = n12362_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:406:52  */
  assign n12514_o = n12362_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:407:52  */
  assign n12515_o = n12362_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:409:52  */
  assign n12516_o = n12362_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:410:52  */
  assign n12517_o = n12362_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n12518_o = {n12517_o, n12516_o};
  assign n12519_o = {n12515_o, n12514_o, n12513_o, n12512_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:403:9  */
  assign n12520_o = n12511_o ? n12519_o : n12518_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12521_o = n12353_o[63:32];
  assign n12522_o = n12360_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12523_o = n12345_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12524_o = n12355_o ? n12522_o : n12523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12525_o = n12348_o ? n12521_o : n12524_o;
  assign n12526_o = {n12525_o, n12520_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:413:45  */
  assign n12527_o = n12526_o[31:0];
  assign n12528_o = {n12527_o, n12520_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12529_o = n12507_o ? n12528_o : n12362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:15  */
  assign n12530_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:23  */
  assign n12531_o = n12530_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:34  */
  assign n12533_o = n12531_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:423:49  */
  assign n12534_o = n12388_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:423:36  */
  assign n12535_o = ~n12534_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:245:48  */
  assign n12536_o = n12379_o[63:32];
  assign n12537_o = n12386_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n12538_o = n12371_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12539_o = n12381_o ? n12537_o : n12538_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12540_o = n12374_o ? n12536_o : n12539_o;
  assign n12541_o = {n12540_o, n12535_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:423:49  */
  assign n12542_o = n12541_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:423:36  */
  assign n12543_o = ~n12542_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:18  */
  assign n12544_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:26  */
  assign n12545_o = n12544_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:37  */
  assign n12547_o = n12545_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:427:43  */
  assign n12548_o = n11576_o[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:427:43  */
  assign n12549_o = n11576_o[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:18  */
  assign n12550_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:26  */
  assign n12551_o = n12550_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:37  */
  assign n12553_o = n12551_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:431:47  */
  assign n12554_o = n11576_o[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:431:36  */
  assign n12555_o = ~n12554_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:431:47  */
  assign n12556_o = n11576_o[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:431:36  */
  assign n12557_o = ~n12556_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:18  */
  assign n12558_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:26  */
  assign n12559_o = n12558_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:37  */
  assign n12561_o = n12559_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:435:19  */
  assign n12562_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:435:27  */
  assign n12563_o = n12562_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:435:32  */
  assign n12565_o = n12563_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:436:52  */
  assign n12566_o = n12362_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:437:52  */
  assign n12567_o = n12362_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:438:52  */
  assign n12568_o = n12362_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:439:52  */
  assign n12569_o = n12362_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:441:52  */
  assign n12570_o = n12362_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:442:52  */
  assign n12571_o = n12362_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:116:14  */
  assign n12572_o = {n12571_o, n12570_o};
  assign n12573_o = {n12569_o, n12568_o, n12567_o, n12566_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:435:9  */
  assign n12574_o = n12565_o ? n12573_o : n12572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n12575_o = n12379_o[63:32];
  assign n12576_o = n12386_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n12577_o = n12371_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12578_o = n12381_o ? n12576_o : n12577_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12579_o = n12374_o ? n12575_o : n12578_o;
  assign n12580_o = {n12579_o, n12574_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:445:45  */
  assign n12581_o = n12580_o[31:0];
  assign n12582_o = {n12581_o, n12574_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12583_o = n12561_o ? n12582_o : n12388_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:579:12  */
  assign n12584_o = {n12557_o, n12555_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12585_o = n12553_o ? n12584_o : n12583_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:579:12  */
  assign n12586_o = {n12549_o, n12548_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12587_o = n12547_o ? n12586_o : n12585_o;
  assign n12588_o = {n12543_o, n12535_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12589_o = n12533_o ? n12588_o : n12587_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:17  */
  assign n12590_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:25  */
  assign n12591_o = n12590_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:35  */
  assign n12593_o = n12591_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:19  */
  assign n12594_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:27  */
  assign n12595_o = n12594_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:32  */
  assign n12597_o = n12595_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:21  */
  assign n12598_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:29  */
  assign n12599_o = n12598_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:32  */
  assign n12601_o = n12599_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n12604_o = n12529_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n12605_o = n12529_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n12606_o = n12529_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n12607_o = n12529_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n12608_o = n12529_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n12609_o = n12529_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n12610_o = n12529_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n12611_o = n12529_o[7];
  assign n12612_o = {n12604_o, n12605_o, n12606_o, n12607_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:165:14  */
  assign n12613_o = {n12608_o, n12609_o, n12610_o, n12611_o};
  assign n12614_o = {n12612_o, n12613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:164:14  */
  assign n12615_o = n12528_o[7:0];
  assign n12616_o = n12353_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:163:14  */
  assign n12617_o = n12360_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:682:3  */
  assign n12618_o = n12345_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12619_o = n12355_o ? n12617_o : n12618_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12620_o = n12348_o ? n12616_o : n12619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12621_o = n12507_o ? n12615_o : n12620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:682:3  */
  assign n12622_o = n12528_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:160:14  */
  assign n12623_o = n12353_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n12624_o = n12360_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:159:14  */
  assign n12625_o = n12345_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12626_o = n12355_o ? n12624_o : n12625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12627_o = n12348_o ? n12623_o : n12626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12628_o = n12507_o ? n12622_o : n12627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:157:14  */
  assign n12629_o = {n12628_o, n12614_o, n12621_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n12630_o = n12629_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:156:14  */
  assign n12631_o = n12528_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:150:5  */
  assign n12632_o = n12353_o[7:0];
  assign n12633_o = n12360_o[7:0];
  assign n12634_o = n12345_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12635_o = n12355_o ? n12633_o : n12634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12636_o = n12348_o ? n12632_o : n12635_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12637_o = n12507_o ? n12631_o : n12636_o;
  assign n12638_o = n12528_o[63:16];
  assign n12639_o = n12353_o[63:16];
  assign n12640_o = n12360_o[63:16];
  assign n12641_o = n12345_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12642_o = n12355_o ? n12640_o : n12641_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12643_o = n12348_o ? n12639_o : n12642_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12644_o = n12507_o ? n12638_o : n12643_o;
  assign n12645_o = {n12644_o, n12614_o, n12637_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n12646_o = n12645_o[23];
  assign n12647_o = n12528_o[7:0];
  assign n12648_o = n12353_o[7:0];
  assign n12649_o = n12360_o[7:0];
  assign n12650_o = n12345_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12651_o = n12355_o ? n12649_o : n12650_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12652_o = n12348_o ? n12648_o : n12651_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12653_o = n12507_o ? n12647_o : n12652_o;
  assign n12654_o = n12528_o[63:16];
  assign n12655_o = n12353_o[63:16];
  assign n12656_o = n12360_o[63:16];
  assign n12657_o = n12345_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12658_o = n12355_o ? n12656_o : n12657_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12659_o = n12348_o ? n12655_o : n12658_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12660_o = n12507_o ? n12654_o : n12659_o;
  assign n12661_o = {n12660_o, n12614_o, n12653_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n12662_o = n12661_o[23];
  assign n12663_o = n12528_o[7:0];
  assign n12664_o = n12353_o[7:0];
  assign n12665_o = n12360_o[7:0];
  assign n12666_o = n12345_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12667_o = n12355_o ? n12665_o : n12666_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12668_o = n12348_o ? n12664_o : n12667_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12669_o = n12507_o ? n12663_o : n12668_o;
  assign n12670_o = n12528_o[63:16];
  assign n12671_o = n12353_o[63:16];
  assign n12672_o = n12360_o[63:16];
  assign n12673_o = n12345_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12674_o = n12355_o ? n12672_o : n12673_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12675_o = n12348_o ? n12671_o : n12674_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12676_o = n12507_o ? n12670_o : n12675_o;
  assign n12677_o = {n12676_o, n12614_o, n12669_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n12678_o = n12677_o[23];
  assign n12679_o = n12528_o[7:0];
  assign n12680_o = n12353_o[7:0];
  assign n12681_o = n12360_o[7:0];
  assign n12682_o = n12345_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12683_o = n12355_o ? n12681_o : n12682_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12684_o = n12348_o ? n12680_o : n12683_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12685_o = n12507_o ? n12679_o : n12684_o;
  assign n12686_o = n12528_o[63:16];
  assign n12687_o = n12353_o[63:16];
  assign n12688_o = n12360_o[63:16];
  assign n12689_o = n12345_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12690_o = n12355_o ? n12688_o : n12689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12691_o = n12348_o ? n12687_o : n12690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12692_o = n12507_o ? n12686_o : n12691_o;
  assign n12693_o = {n12692_o, n12614_o, n12685_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n12694_o = n12693_o[23];
  assign n12695_o = n12528_o[7:0];
  assign n12696_o = n12353_o[7:0];
  assign n12697_o = n12360_o[7:0];
  assign n12698_o = n12345_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12699_o = n12355_o ? n12697_o : n12698_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12700_o = n12348_o ? n12696_o : n12699_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12701_o = n12507_o ? n12695_o : n12700_o;
  assign n12702_o = n12528_o[63:16];
  assign n12703_o = n12353_o[63:16];
  assign n12704_o = n12360_o[63:16];
  assign n12705_o = n12345_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12706_o = n12355_o ? n12704_o : n12705_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12707_o = n12348_o ? n12703_o : n12706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12708_o = n12507_o ? n12702_o : n12707_o;
  assign n12709_o = {n12708_o, n12614_o, n12701_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n12710_o = n12709_o[23];
  assign n12711_o = n12528_o[7:0];
  assign n12712_o = n12353_o[7:0];
  assign n12713_o = n12360_o[7:0];
  assign n12714_o = n12345_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12715_o = n12355_o ? n12713_o : n12714_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12716_o = n12348_o ? n12712_o : n12715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12717_o = n12507_o ? n12711_o : n12716_o;
  assign n12718_o = n12528_o[63:16];
  assign n12719_o = n12353_o[63:16];
  assign n12720_o = n12360_o[63:16];
  assign n12721_o = n12345_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12722_o = n12355_o ? n12720_o : n12721_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12723_o = n12348_o ? n12719_o : n12722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12724_o = n12507_o ? n12718_o : n12723_o;
  assign n12725_o = {n12724_o, n12614_o, n12717_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n12726_o = n12725_o[23];
  assign n12727_o = n12528_o[7:0];
  assign n12728_o = n12353_o[7:0];
  assign n12729_o = n12360_o[7:0];
  assign n12730_o = n12345_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12731_o = n12355_o ? n12729_o : n12730_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12732_o = n12348_o ? n12728_o : n12731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12733_o = n12507_o ? n12727_o : n12732_o;
  assign n12734_o = n12528_o[63:16];
  assign n12735_o = n12353_o[63:16];
  assign n12736_o = n12360_o[63:16];
  assign n12737_o = n12345_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12738_o = n12355_o ? n12736_o : n12737_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12739_o = n12348_o ? n12735_o : n12738_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12740_o = n12507_o ? n12734_o : n12739_o;
  assign n12741_o = {n12740_o, n12614_o, n12733_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n12742_o = n12741_o[23];
  assign n12743_o = {n12630_o, n12646_o, n12662_o, n12678_o};
  assign n12744_o = {n12694_o, n12710_o, n12726_o, n12742_o};
  assign n12745_o = {n12743_o, n12744_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:11  */
  assign n12746_o = n12601_o ? 8'b00000000 : n12614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:11  */
  assign n12747_o = n12601_o ? 8'b00000000 : n12745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:21  */
  assign n12748_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:29  */
  assign n12749_o = n12748_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:32  */
  assign n12751_o = n12749_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12753_o = n12529_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12754_o = n12529_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12755_o = n12529_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12756_o = n12529_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12757_o = n12529_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12758_o = n12529_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12759_o = n12529_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12760_o = n12529_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12761_o = n12529_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12762_o = n12529_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12763_o = n12529_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12764_o = n12529_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12765_o = n12529_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12766_o = n12529_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12767_o = n12529_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12768_o = n12529_o[15];
  assign n12769_o = {n12753_o, n12754_o, n12755_o, n12756_o};
  assign n12770_o = {n12757_o, n12758_o, n12759_o, n12760_o};
  assign n12771_o = {n12761_o, n12762_o, n12763_o, n12764_o};
  assign n12772_o = {n12765_o, n12766_o, n12767_o, n12768_o};
  assign n12773_o = {n12769_o, n12770_o, n12771_o, n12772_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:11  */
  assign n12774_o = n12751_o ? 16'b0000000000000000 : n12773_o;
  assign n12775_o = n12528_o[15:8];
  assign n12776_o = n12353_o[15:8];
  assign n12777_o = n12360_o[15:8];
  assign n12778_o = n12345_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12779_o = n12355_o ? n12777_o : n12778_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12780_o = n12348_o ? n12776_o : n12779_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12781_o = n12507_o ? n12775_o : n12780_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:9  */
  assign n12782_o = n12597_o ? n12746_o : n12781_o;
  assign n12783_o = n12774_o[7:0];
  assign n12784_o = n12528_o[23:16];
  assign n12785_o = n12353_o[23:16];
  assign n12786_o = n12360_o[23:16];
  assign n12787_o = n12345_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12788_o = n12355_o ? n12786_o : n12787_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12789_o = n12348_o ? n12785_o : n12788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12790_o = n12507_o ? n12784_o : n12789_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:9  */
  assign n12791_o = n12597_o ? n12790_o : n12783_o;
  assign n12792_o = n12774_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:9  */
  assign n12793_o = n12597_o ? n12747_o : n12792_o;
  assign n12794_o = {n12793_o, n12791_o, n12782_o};
  assign n12795_o = n12528_o[31:8];
  assign n12796_o = n12353_o[31:8];
  assign n12797_o = n12360_o[31:8];
  assign n12798_o = n12345_o[31:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12799_o = n12355_o ? n12797_o : n12798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12800_o = n12348_o ? n12796_o : n12799_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12801_o = n12507_o ? n12795_o : n12800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:7  */
  assign n12802_o = n12593_o ? n12794_o : n12801_o;
  assign n12803_o = n12528_o[63:32];
  assign n12804_o = n12353_o[63:32];
  assign n12805_o = n12360_o[63:32];
  assign n12806_o = n12345_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12807_o = n12355_o ? n12805_o : n12806_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12808_o = n12348_o ? n12804_o : n12807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12809_o = n12507_o ? n12803_o : n12808_o;
  assign n12810_o = n12528_o[7:0];
  assign n12811_o = n12353_o[7:0];
  assign n12812_o = n12360_o[7:0];
  assign n12813_o = n12345_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12814_o = n12355_o ? n12812_o : n12813_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12815_o = n12348_o ? n12811_o : n12814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12816_o = n12507_o ? n12810_o : n12815_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:19  */
  assign n12817_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:27  */
  assign n12818_o = n12817_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:39  */
  assign n12819_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:47  */
  assign n12820_o = n12819_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:52  */
  assign n12822_o = n12820_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:41  */
  assign n12823_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:49  */
  assign n12824_o = n12823_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:52  */
  assign n12826_o = n12824_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n12829_o = n12589_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n12830_o = n12589_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n12831_o = n12589_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n12832_o = n12589_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n12833_o = n12589_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n12834_o = n12589_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n12835_o = n12589_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n12836_o = n12589_o[7];
  assign n12837_o = {n12829_o, n12830_o, n12831_o, n12832_o};
  assign n12838_o = {n12833_o, n12834_o, n12835_o, n12836_o};
  assign n12839_o = {n12837_o, n12838_o};
  assign n12840_o = n12588_o[7:0];
  assign n12841_o = n12586_o[7:0];
  assign n12842_o = n12584_o[7:0];
  assign n12843_o = n12582_o[7:0];
  assign n12844_o = n12379_o[7:0];
  assign n12845_o = n12386_o[7:0];
  assign n12846_o = n12371_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12847_o = n12381_o ? n12845_o : n12846_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12848_o = n12374_o ? n12844_o : n12847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12849_o = n12561_o ? n12843_o : n12848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12850_o = n12553_o ? n12842_o : n12849_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12851_o = n12547_o ? n12841_o : n12850_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12852_o = n12533_o ? n12840_o : n12851_o;
  assign n12853_o = n12588_o[63:16];
  assign n12854_o = n12586_o[63:16];
  assign n12855_o = n12584_o[63:16];
  assign n12856_o = n12582_o[63:16];
  assign n12857_o = n12379_o[63:16];
  assign n12858_o = n12386_o[63:16];
  assign n12859_o = n12371_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12860_o = n12381_o ? n12858_o : n12859_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12861_o = n12374_o ? n12857_o : n12860_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12862_o = n12561_o ? n12856_o : n12861_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12863_o = n12553_o ? n12855_o : n12862_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12864_o = n12547_o ? n12854_o : n12863_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12865_o = n12533_o ? n12853_o : n12864_o;
  assign n12866_o = {n12865_o, n12839_o, n12852_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n12867_o = n12866_o[23];
  assign n12868_o = n12588_o[7:0];
  assign n12869_o = n12586_o[7:0];
  assign n12870_o = n12584_o[7:0];
  assign n12871_o = n12582_o[7:0];
  assign n12872_o = n12379_o[7:0];
  assign n12873_o = n12386_o[7:0];
  assign n12874_o = n12371_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12875_o = n12381_o ? n12873_o : n12874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12876_o = n12374_o ? n12872_o : n12875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12877_o = n12561_o ? n12871_o : n12876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12878_o = n12553_o ? n12870_o : n12877_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12879_o = n12547_o ? n12869_o : n12878_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12880_o = n12533_o ? n12868_o : n12879_o;
  assign n12881_o = n12588_o[63:16];
  assign n12882_o = n12586_o[63:16];
  assign n12883_o = n12584_o[63:16];
  assign n12884_o = n12582_o[63:16];
  assign n12885_o = n12379_o[63:16];
  assign n12886_o = n12386_o[63:16];
  assign n12887_o = n12371_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12888_o = n12381_o ? n12886_o : n12887_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12889_o = n12374_o ? n12885_o : n12888_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12890_o = n12561_o ? n12884_o : n12889_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12891_o = n12553_o ? n12883_o : n12890_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12892_o = n12547_o ? n12882_o : n12891_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12893_o = n12533_o ? n12881_o : n12892_o;
  assign n12894_o = {n12893_o, n12839_o, n12880_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n12895_o = n12894_o[23];
  assign n12896_o = n12588_o[7:0];
  assign n12897_o = n12586_o[7:0];
  assign n12898_o = n12584_o[7:0];
  assign n12899_o = n12582_o[7:0];
  assign n12900_o = n12379_o[7:0];
  assign n12901_o = n12386_o[7:0];
  assign n12902_o = n12371_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12903_o = n12381_o ? n12901_o : n12902_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12904_o = n12374_o ? n12900_o : n12903_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12905_o = n12561_o ? n12899_o : n12904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12906_o = n12553_o ? n12898_o : n12905_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12907_o = n12547_o ? n12897_o : n12906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12908_o = n12533_o ? n12896_o : n12907_o;
  assign n12909_o = n12588_o[63:16];
  assign n12910_o = n12586_o[63:16];
  assign n12911_o = n12584_o[63:16];
  assign n12912_o = n12582_o[63:16];
  assign n12913_o = n12379_o[63:16];
  assign n12914_o = n12386_o[63:16];
  assign n12915_o = n12371_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12916_o = n12381_o ? n12914_o : n12915_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12917_o = n12374_o ? n12913_o : n12916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12918_o = n12561_o ? n12912_o : n12917_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12919_o = n12553_o ? n12911_o : n12918_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12920_o = n12547_o ? n12910_o : n12919_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12921_o = n12533_o ? n12909_o : n12920_o;
  assign n12922_o = {n12921_o, n12839_o, n12908_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n12923_o = n12922_o[23];
  assign n12924_o = n12588_o[7:0];
  assign n12925_o = n12586_o[7:0];
  assign n12926_o = n12584_o[7:0];
  assign n12927_o = n12582_o[7:0];
  assign n12928_o = n12379_o[7:0];
  assign n12929_o = n12386_o[7:0];
  assign n12930_o = n12371_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12931_o = n12381_o ? n12929_o : n12930_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12932_o = n12374_o ? n12928_o : n12931_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12933_o = n12561_o ? n12927_o : n12932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12934_o = n12553_o ? n12926_o : n12933_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12935_o = n12547_o ? n12925_o : n12934_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12936_o = n12533_o ? n12924_o : n12935_o;
  assign n12937_o = n12588_o[63:16];
  assign n12938_o = n12586_o[63:16];
  assign n12939_o = n12584_o[63:16];
  assign n12940_o = n12582_o[63:16];
  assign n12941_o = n12379_o[63:16];
  assign n12942_o = n12386_o[63:16];
  assign n12943_o = n12371_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12944_o = n12381_o ? n12942_o : n12943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12945_o = n12374_o ? n12941_o : n12944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12946_o = n12561_o ? n12940_o : n12945_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12947_o = n12553_o ? n12939_o : n12946_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12948_o = n12547_o ? n12938_o : n12947_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12949_o = n12533_o ? n12937_o : n12948_o;
  assign n12950_o = {n12949_o, n12839_o, n12936_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n12951_o = n12950_o[23];
  assign n12952_o = n12588_o[7:0];
  assign n12953_o = n12586_o[7:0];
  assign n12954_o = n12584_o[7:0];
  assign n12955_o = n12582_o[7:0];
  assign n12956_o = n12379_o[7:0];
  assign n12957_o = n12386_o[7:0];
  assign n12958_o = n12371_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12959_o = n12381_o ? n12957_o : n12958_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12960_o = n12374_o ? n12956_o : n12959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12961_o = n12561_o ? n12955_o : n12960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12962_o = n12553_o ? n12954_o : n12961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12963_o = n12547_o ? n12953_o : n12962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12964_o = n12533_o ? n12952_o : n12963_o;
  assign n12965_o = n12588_o[63:16];
  assign n12966_o = n12586_o[63:16];
  assign n12967_o = n12584_o[63:16];
  assign n12968_o = n12582_o[63:16];
  assign n12969_o = n12379_o[63:16];
  assign n12970_o = n12386_o[63:16];
  assign n12971_o = n12371_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12972_o = n12381_o ? n12970_o : n12971_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12973_o = n12374_o ? n12969_o : n12972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12974_o = n12561_o ? n12968_o : n12973_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12975_o = n12553_o ? n12967_o : n12974_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12976_o = n12547_o ? n12966_o : n12975_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12977_o = n12533_o ? n12965_o : n12976_o;
  assign n12978_o = {n12977_o, n12839_o, n12964_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n12979_o = n12978_o[23];
  assign n12980_o = n12588_o[7:0];
  assign n12981_o = n12586_o[7:0];
  assign n12982_o = n12584_o[7:0];
  assign n12983_o = n12582_o[7:0];
  assign n12984_o = n12379_o[7:0];
  assign n12985_o = n12386_o[7:0];
  assign n12986_o = n12371_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12987_o = n12381_o ? n12985_o : n12986_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12988_o = n12374_o ? n12984_o : n12987_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12989_o = n12561_o ? n12983_o : n12988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12990_o = n12553_o ? n12982_o : n12989_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12991_o = n12547_o ? n12981_o : n12990_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12992_o = n12533_o ? n12980_o : n12991_o;
  assign n12993_o = n12588_o[63:16];
  assign n12994_o = n12586_o[63:16];
  assign n12995_o = n12584_o[63:16];
  assign n12996_o = n12582_o[63:16];
  assign n12997_o = n12379_o[63:16];
  assign n12998_o = n12386_o[63:16];
  assign n12999_o = n12371_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13000_o = n12381_o ? n12998_o : n12999_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13001_o = n12374_o ? n12997_o : n13000_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13002_o = n12561_o ? n12996_o : n13001_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13003_o = n12553_o ? n12995_o : n13002_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13004_o = n12547_o ? n12994_o : n13003_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13005_o = n12533_o ? n12993_o : n13004_o;
  assign n13006_o = {n13005_o, n12839_o, n12992_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n13007_o = n13006_o[23];
  assign n13008_o = n12588_o[7:0];
  assign n13009_o = n12586_o[7:0];
  assign n13010_o = n12584_o[7:0];
  assign n13011_o = n12582_o[7:0];
  assign n13012_o = n12379_o[7:0];
  assign n13013_o = n12386_o[7:0];
  assign n13014_o = n12371_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13015_o = n12381_o ? n13013_o : n13014_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13016_o = n12374_o ? n13012_o : n13015_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13017_o = n12561_o ? n13011_o : n13016_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13018_o = n12553_o ? n13010_o : n13017_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13019_o = n12547_o ? n13009_o : n13018_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13020_o = n12533_o ? n13008_o : n13019_o;
  assign n13021_o = n12588_o[63:16];
  assign n13022_o = n12586_o[63:16];
  assign n13023_o = n12584_o[63:16];
  assign n13024_o = n12582_o[63:16];
  assign n13025_o = n12379_o[63:16];
  assign n13026_o = n12386_o[63:16];
  assign n13027_o = n12371_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13028_o = n12381_o ? n13026_o : n13027_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13029_o = n12374_o ? n13025_o : n13028_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13030_o = n12561_o ? n13024_o : n13029_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13031_o = n12553_o ? n13023_o : n13030_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13032_o = n12547_o ? n13022_o : n13031_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13033_o = n12533_o ? n13021_o : n13032_o;
  assign n13034_o = {n13033_o, n12839_o, n13020_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n13035_o = n13034_o[23];
  assign n13036_o = n12588_o[7:0];
  assign n13037_o = n12586_o[7:0];
  assign n13038_o = n12584_o[7:0];
  assign n13039_o = n12582_o[7:0];
  assign n13040_o = n12379_o[7:0];
  assign n13041_o = n12386_o[7:0];
  assign n13042_o = n12371_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13043_o = n12381_o ? n13041_o : n13042_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13044_o = n12374_o ? n13040_o : n13043_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13045_o = n12561_o ? n13039_o : n13044_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13046_o = n12553_o ? n13038_o : n13045_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13047_o = n12547_o ? n13037_o : n13046_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13048_o = n12533_o ? n13036_o : n13047_o;
  assign n13049_o = n12588_o[63:16];
  assign n13050_o = n12586_o[63:16];
  assign n13051_o = n12584_o[63:16];
  assign n13052_o = n12582_o[63:16];
  assign n13053_o = n12379_o[63:16];
  assign n13054_o = n12386_o[63:16];
  assign n13055_o = n12371_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13056_o = n12381_o ? n13054_o : n13055_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13057_o = n12374_o ? n13053_o : n13056_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13058_o = n12561_o ? n13052_o : n13057_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13059_o = n12553_o ? n13051_o : n13058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13060_o = n12547_o ? n13050_o : n13059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13061_o = n12533_o ? n13049_o : n13060_o;
  assign n13062_o = {n13061_o, n12839_o, n13048_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n13063_o = n13062_o[23];
  assign n13064_o = {n12867_o, n12895_o, n12923_o, n12951_o};
  assign n13065_o = {n12979_o, n13007_o, n13035_o, n13063_o};
  assign n13066_o = {n13064_o, n13065_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:31  */
  assign n13067_o = n12826_o ? 8'b00000000 : n12839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:31  */
  assign n13068_o = n12826_o ? 8'b00000000 : n13066_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:41  */
  assign n13069_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:49  */
  assign n13070_o = n13069_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:52  */
  assign n13072_o = n13070_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13074_o = n12589_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13075_o = n12589_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13076_o = n12589_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13077_o = n12589_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13078_o = n12589_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13079_o = n12589_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13080_o = n12589_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13081_o = n12589_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13082_o = n12589_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13083_o = n12589_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13084_o = n12589_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13085_o = n12589_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13086_o = n12589_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13087_o = n12589_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13088_o = n12589_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13089_o = n12589_o[15];
  assign n13090_o = {n13074_o, n13075_o, n13076_o, n13077_o};
  assign n13091_o = {n13078_o, n13079_o, n13080_o, n13081_o};
  assign n13092_o = {n13082_o, n13083_o, n13084_o, n13085_o};
  assign n13093_o = {n13086_o, n13087_o, n13088_o, n13089_o};
  assign n13094_o = {n13090_o, n13091_o, n13092_o, n13093_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:31  */
  assign n13095_o = n13072_o ? 16'b0000000000000000 : n13094_o;
  assign n13096_o = n12588_o[15:8];
  assign n13097_o = n12586_o[15:8];
  assign n13098_o = n12584_o[15:8];
  assign n13099_o = n12582_o[15:8];
  assign n13100_o = n12379_o[15:8];
  assign n13101_o = n12386_o[15:8];
  assign n13102_o = n12371_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13103_o = n12381_o ? n13101_o : n13102_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13104_o = n12374_o ? n13100_o : n13103_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13105_o = n12561_o ? n13099_o : n13104_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13106_o = n12553_o ? n13098_o : n13105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13107_o = n12547_o ? n13097_o : n13106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13108_o = n12533_o ? n13096_o : n13107_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:29  */
  assign n13109_o = n12822_o ? n13067_o : n13108_o;
  assign n13110_o = n13095_o[7:0];
  assign n13111_o = n12588_o[23:16];
  assign n13112_o = n12586_o[23:16];
  assign n13113_o = n12584_o[23:16];
  assign n13114_o = n12582_o[23:16];
  assign n13115_o = n12379_o[23:16];
  assign n13116_o = n12386_o[23:16];
  assign n13117_o = n12371_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13118_o = n12381_o ? n13116_o : n13117_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13119_o = n12374_o ? n13115_o : n13118_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13120_o = n12561_o ? n13114_o : n13119_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13121_o = n12553_o ? n13113_o : n13120_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13122_o = n12547_o ? n13112_o : n13121_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13123_o = n12533_o ? n13111_o : n13122_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:29  */
  assign n13124_o = n12822_o ? n13123_o : n13110_o;
  assign n13125_o = n13095_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:29  */
  assign n13126_o = n12822_o ? n13068_o : n13125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:9  */
  assign n13128_o = n12818_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:19  */
  assign n13130_o = n12818_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:19  */
  assign n13131_o = n13128_o | n13130_o;
  assign n13132_o = n12588_o[15:8];
  assign n13133_o = n12586_o[15:8];
  assign n13134_o = n12584_o[15:8];
  assign n13135_o = n12582_o[15:8];
  assign n13136_o = n12379_o[15:8];
  assign n13137_o = n12386_o[15:8];
  assign n13138_o = n12371_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13139_o = n12381_o ? n13137_o : n13138_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13140_o = n12374_o ? n13136_o : n13139_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13141_o = n12561_o ? n13135_o : n13140_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13142_o = n12553_o ? n13134_o : n13141_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13143_o = n12547_o ? n13133_o : n13142_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13144_o = n12533_o ? n13132_o : n13143_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:7  */
  always @*
    case (n13131_o)
      1'b1: n13145_o = n13109_o;
      default: n13145_o = n13144_o;
    endcase
  assign n13146_o = n12588_o[23:16];
  assign n13147_o = n12586_o[23:16];
  assign n13148_o = n12584_o[23:16];
  assign n13149_o = n12582_o[23:16];
  assign n13150_o = n12379_o[23:16];
  assign n13151_o = n12386_o[23:16];
  assign n13152_o = n12371_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13153_o = n12381_o ? n13151_o : n13152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13154_o = n12374_o ? n13150_o : n13153_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13155_o = n12561_o ? n13149_o : n13154_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13156_o = n12553_o ? n13148_o : n13155_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13157_o = n12547_o ? n13147_o : n13156_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13158_o = n12533_o ? n13146_o : n13157_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:7  */
  always @*
    case (n13131_o)
      1'b1: n13159_o = n13124_o;
      default: n13159_o = n13158_o;
    endcase
  assign n13160_o = n12588_o[31:24];
  assign n13161_o = n12586_o[31:24];
  assign n13162_o = n12584_o[31:24];
  assign n13163_o = n12582_o[31:24];
  assign n13164_o = n12379_o[31:24];
  assign n13165_o = n12386_o[31:24];
  assign n13166_o = n12371_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13167_o = n12381_o ? n13165_o : n13166_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13168_o = n12374_o ? n13164_o : n13167_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13169_o = n12561_o ? n13163_o : n13168_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13170_o = n12553_o ? n13162_o : n13169_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13171_o = n12547_o ? n13161_o : n13170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13172_o = n12533_o ? n13160_o : n13171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:7  */
  always @*
    case (n13131_o)
      1'b1: n13173_o = n13126_o;
      default: n13173_o = n13172_o;
    endcase
  assign n13187_o = n12588_o[7:0];
  assign n13188_o = n12586_o[7:0];
  assign n13189_o = n12584_o[7:0];
  assign n13190_o = n12582_o[7:0];
  assign n13191_o = n12379_o[7:0];
  assign n13192_o = n12386_o[7:0];
  assign n13193_o = n12371_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13194_o = n12381_o ? n13192_o : n13193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13195_o = n12374_o ? n13191_o : n13194_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13196_o = n12561_o ? n13190_o : n13195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13197_o = n12553_o ? n13189_o : n13196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13198_o = n12547_o ? n13188_o : n13197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13199_o = n12533_o ? n13187_o : n13198_o;
  assign n13213_o = n12588_o[63:32];
  assign n13214_o = n12586_o[63:32];
  assign n13215_o = n12584_o[63:32];
  assign n13216_o = n12582_o[63:32];
  assign n13217_o = n12379_o[63:32];
  assign n13218_o = n12386_o[63:32];
  assign n13219_o = n12371_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13220_o = n12381_o ? n13218_o : n13219_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13221_o = n12374_o ? n13217_o : n13220_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13222_o = n12561_o ? n13216_o : n13221_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13223_o = n12553_o ? n13215_o : n13222_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13224_o = n12547_o ? n13214_o : n13223_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13225_o = n12533_o ? n13213_o : n13224_o;
  assign n13227_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:492:53  */
  assign n13228_o = n13227_o[31:0];
  assign n13229_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:493:53  */
  assign n13230_o = n13229_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:494:51  */
  assign n13231_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:494:59  */
  assign n13232_o = n13231_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:495:51  */
  assign n13233_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:495:59  */
  assign n13234_o = n13233_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:496:51  */
  assign n13235_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:496:59  */
  assign n13236_o = n13235_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:497:51  */
  assign n13237_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:497:59  */
  assign n13238_o = n13237_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:262:7  */
  assign n13256_o = n13234_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:267:7  */
  assign n13262_o = n13234_o == 2'b01;
  assign n13267_o = {n13262_o, n13256_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n13267_o)
      2'b10: n13268_o = 1'b0;
      2'b01: n13268_o = 1'b0;
      default: n13268_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n13267_o)
      2'b10: n13269_o = 1'b1;
      2'b01: n13269_o = 1'b0;
      default: n13269_o = 1'b1;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n13267_o)
      2'b10: n13270_o = 1'b0;
      2'b01: n13270_o = 1'b0;
      default: n13270_o = 1'b1;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n13267_o)
      2'b10: n13271_o = 1'b1;
      2'b01: n13271_o = 1'b0;
      default: n13271_o = 1'b1;
    endcase
  assign n13276_o = {n13271_o, n13270_o, n13269_o, n13268_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n13277_o = n13276_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n13279_o = n13232_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n13282_o = n13279_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n13284_o = n13277_o ? 1'b0 : n13282_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n13287_o = n13228_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n13288_o = n13230_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n13302_o = n13287_o + n13288_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n13303_o = {7'b0, n13284_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n13304_o = n13302_o + n13303_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n13306_o = n13304_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n13307_o = n13287_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n13308_o = {n13306_o, n13307_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n13309_o = n13288_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n13310_o = {n13308_o, n13309_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n13314_o = n13310_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n13316_o = n13310_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n13317_o = n13314_o | n13316_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n13319_o = n13310_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n13320_o = n13317_o | n13319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n13322_o = n13310_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n13323_o = n13320_o | n13322_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n13323_o)
      1'b1: n13325_o = 1'b1;
      default: n13325_o = 1'b0;
    endcase
  assign n13327_o = n13326_o[12:9];
  assign n13328_o = n13326_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n13330_o = n13232_o == 1'b0;
  assign n13331_o = {n13327_o, n13325_o, n13328_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n13332_o = n13331_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n13333_o = n13332_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n13335_o = n13232_o == 1'b1;
  assign n13336_o = {n13327_o, n13325_o, n13328_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n13337_o = n13336_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n13338_o = n13337_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n13339_o = ~n13338_o;
  assign n13340_o = n13326_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n13341_o = n13335_o ? n13339_o : n13340_o;
  assign n13342_o = n13326_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n13343_o = n13330_o ? n13333_o : n13342_o;
  assign n13344_o = n13326_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n13345_o = n13330_o ? n13344_o : n13341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n13348_o = n13310_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n13349_o = n13310_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n13350_o = ~n13349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n13351_o = n13348_o & n13350_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n13352_o = n13310_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n13353_o = ~n13352_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n13354_o = n13351_o & n13353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n13356_o = n13310_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n13357_o = ~n13356_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n13358_o = n13310_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n13359_o = n13357_o & n13358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n13360_o = n13310_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n13361_o = n13359_o & n13360_o;
  assign n13362_o = {n13345_o, n13343_o, n13361_o, n13354_o, n13325_o, n13304_o};
  assign n13364_o = n13363_o[51:13];
  assign n13365_o = {n13271_o, n13270_o, n13269_o, n13268_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n13366_o = n13365_o[1];
  assign n13367_o = {n13364_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:30  */
  assign n13368_o = n13367_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:36  */
  assign n13369_o = n13368_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:42  */
  assign n13370_o = n13369_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n13372_o = n13232_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n13375_o = n13372_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n13376_o = n13366_o ? n13370_o : n13375_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n13379_o = n13228_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n13380_o = n13230_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n13394_o = n13379_o + n13380_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n13395_o = {7'b0, n13376_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n13396_o = n13394_o + n13395_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n13398_o = n13396_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n13399_o = n13379_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n13400_o = {n13398_o, n13399_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n13401_o = n13380_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n13402_o = {n13400_o, n13401_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n13406_o = n13402_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n13408_o = n13402_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n13409_o = n13406_o | n13408_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n13411_o = n13402_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n13412_o = n13409_o | n13411_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n13414_o = n13402_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n13415_o = n13412_o | n13414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n13415_o)
      1'b1: n13417_o = 1'b1;
      default: n13417_o = 1'b0;
    endcase
  assign n13419_o = n13418_o[12:9];
  assign n13420_o = n13418_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n13422_o = n13232_o == 1'b0;
  assign n13423_o = {n13419_o, n13417_o, n13420_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n13424_o = n13423_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n13425_o = n13424_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n13427_o = n13232_o == 1'b1;
  assign n13428_o = {n13419_o, n13417_o, n13420_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n13429_o = n13428_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n13430_o = n13429_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n13431_o = ~n13430_o;
  assign n13432_o = n13418_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n13433_o = n13427_o ? n13431_o : n13432_o;
  assign n13434_o = n13418_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n13435_o = n13422_o ? n13425_o : n13434_o;
  assign n13436_o = n13418_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n13437_o = n13422_o ? n13436_o : n13433_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n13440_o = n13402_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n13441_o = n13402_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n13442_o = ~n13441_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n13443_o = n13440_o & n13442_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n13444_o = n13402_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n13445_o = ~n13444_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n13446_o = n13443_o & n13445_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n13448_o = n13402_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n13449_o = ~n13448_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n13450_o = n13402_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n13451_o = n13449_o & n13450_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n13452_o = n13402_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n13453_o = n13451_o & n13452_o;
  assign n13454_o = {n13437_o, n13435_o, n13453_o, n13446_o, n13417_o, n13396_o};
  assign n13455_o = n13363_o[51:26];
  assign n13456_o = {n13271_o, n13270_o, n13269_o, n13268_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n13457_o = n13456_o[2];
  assign n13458_o = {n13455_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:30  */
  assign n13459_o = n13458_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:36  */
  assign n13460_o = n13459_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:42  */
  assign n13461_o = n13460_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n13463_o = n13232_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n13466_o = n13463_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n13467_o = n13457_o ? n13461_o : n13466_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n13470_o = n13228_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n13471_o = n13230_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n13485_o = n13470_o + n13471_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n13486_o = {7'b0, n13467_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n13487_o = n13485_o + n13486_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n13489_o = n13487_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n13490_o = n13470_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n13491_o = {n13489_o, n13490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n13492_o = n13471_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n13493_o = {n13491_o, n13492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n13497_o = n13493_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n13499_o = n13493_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n13500_o = n13497_o | n13499_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n13502_o = n13493_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n13503_o = n13500_o | n13502_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n13505_o = n13493_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n13506_o = n13503_o | n13505_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n13506_o)
      1'b1: n13508_o = 1'b1;
      default: n13508_o = 1'b0;
    endcase
  assign n13510_o = n13509_o[12:9];
  assign n13511_o = n13509_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n13513_o = n13232_o == 1'b0;
  assign n13514_o = {n13510_o, n13508_o, n13511_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n13515_o = n13514_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n13516_o = n13515_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n13518_o = n13232_o == 1'b1;
  assign n13519_o = {n13510_o, n13508_o, n13511_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n13520_o = n13519_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n13521_o = n13520_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n13522_o = ~n13521_o;
  assign n13523_o = n13509_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n13524_o = n13518_o ? n13522_o : n13523_o;
  assign n13525_o = n13509_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n13526_o = n13513_o ? n13516_o : n13525_o;
  assign n13527_o = n13509_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n13528_o = n13513_o ? n13527_o : n13524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n13531_o = n13493_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n13532_o = n13493_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n13533_o = ~n13532_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n13534_o = n13531_o & n13533_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n13535_o = n13493_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n13536_o = ~n13535_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n13537_o = n13534_o & n13536_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n13539_o = n13493_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n13540_o = ~n13539_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n13541_o = n13493_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n13542_o = n13540_o & n13541_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n13543_o = n13493_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n13544_o = n13542_o & n13543_o;
  assign n13545_o = {n13528_o, n13526_o, n13544_o, n13537_o, n13508_o, n13487_o};
  assign n13546_o = n13363_o[51:39];
  assign n13547_o = {n13271_o, n13270_o, n13269_o, n13268_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n13548_o = n13547_o[3];
  assign n13549_o = {n13546_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:30  */
  assign n13550_o = n13549_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:36  */
  assign n13551_o = n13550_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:42  */
  assign n13552_o = n13551_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n13554_o = n13232_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n13557_o = n13554_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n13558_o = n13548_o ? n13552_o : n13557_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n13561_o = n13228_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n13562_o = n13230_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n13576_o = n13561_o + n13562_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n13577_o = {7'b0, n13558_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n13578_o = n13576_o + n13577_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n13580_o = n13578_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n13581_o = n13561_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n13582_o = {n13580_o, n13581_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n13583_o = n13562_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n13584_o = {n13582_o, n13583_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n13588_o = n13584_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n13590_o = n13584_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n13591_o = n13588_o | n13590_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n13593_o = n13584_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n13594_o = n13591_o | n13593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n13596_o = n13584_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n13597_o = n13594_o | n13596_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n13597_o)
      1'b1: n13599_o = 1'b1;
      default: n13599_o = 1'b0;
    endcase
  assign n13601_o = n13600_o[12:9];
  assign n13602_o = n13600_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n13604_o = n13232_o == 1'b0;
  assign n13605_o = {n13601_o, n13599_o, n13602_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n13606_o = n13605_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n13607_o = n13606_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n13609_o = n13232_o == 1'b1;
  assign n13610_o = {n13601_o, n13599_o, n13602_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n13611_o = n13610_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n13612_o = n13611_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n13613_o = ~n13612_o;
  assign n13614_o = n13600_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n13615_o = n13609_o ? n13613_o : n13614_o;
  assign n13616_o = n13600_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n13617_o = n13604_o ? n13607_o : n13616_o;
  assign n13618_o = n13600_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n13619_o = n13604_o ? n13618_o : n13615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n13622_o = n13584_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n13623_o = n13584_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n13624_o = ~n13623_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n13625_o = n13622_o & n13624_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n13626_o = n13584_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n13627_o = ~n13626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n13628_o = n13625_o & n13627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n13630_o = n13584_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n13631_o = ~n13630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n13632_o = n13584_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n13633_o = n13631_o & n13632_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n13634_o = n13584_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n13635_o = n13633_o & n13634_o;
  assign n13636_o = {n13619_o, n13617_o, n13635_o, n13628_o, n13599_o, n13578_o};
  assign n13643_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:22  */
  assign n13644_o = n13643_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:26  */
  assign n13645_o = n13644_o[7:0];
  assign n13646_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:35  */
  assign n13647_o = n13646_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:39  */
  assign n13648_o = n13647_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:30  */
  assign n13649_o = {n13645_o, n13648_o};
  assign n13650_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:48  */
  assign n13651_o = n13650_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:52  */
  assign n13652_o = n13651_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:43  */
  assign n13653_o = {n13649_o, n13652_o};
  assign n13654_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:61  */
  assign n13655_o = n13654_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:65  */
  assign n13656_o = n13655_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:56  */
  assign n13657_o = {n13653_o, n13656_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:305:31  */
  assign n13661_o = n13236_o == 1'b0;
  assign n13668_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n13669_o = n13668_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n13670_o = n13669_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n13671_o = n13670_o[3];
  assign n13673_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n13674_o = n13673_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n13675_o = n13674_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n13676_o = n13675_o[4];
  assign n13678_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n13679_o = n13678_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n13680_o = n13679_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n13681_o = n13676_o ? 8'b00000000 : n13680_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n13682_o = n13671_o ? 8'b11111111 : n13681_o;
  assign n13685_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n13686_o = n13685_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n13687_o = n13686_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n13688_o = n13687_o[3];
  assign n13690_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n13691_o = n13690_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n13692_o = n13691_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n13693_o = n13692_o[4];
  assign n13695_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n13696_o = n13695_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n13697_o = n13696_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n13698_o = n13693_o ? 8'b00000000 : n13697_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n13699_o = n13688_o ? 8'b11111111 : n13698_o;
  assign n13701_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n13702_o = n13701_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n13703_o = n13702_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n13704_o = n13703_o[3];
  assign n13706_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n13707_o = n13706_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n13708_o = n13707_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n13709_o = n13708_o[4];
  assign n13711_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n13712_o = n13711_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n13713_o = n13712_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n13714_o = n13709_o ? 8'b00000000 : n13713_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n13715_o = n13704_o ? 8'b11111111 : n13714_o;
  assign n13717_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n13718_o = n13717_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n13719_o = n13718_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n13720_o = n13719_o[3];
  assign n13722_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n13723_o = n13722_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n13724_o = n13723_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n13725_o = n13724_o[4];
  assign n13727_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n13728_o = n13727_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n13729_o = n13728_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n13730_o = n13725_o ? 8'b00000000 : n13729_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n13731_o = n13720_o ? 8'b11111111 : n13730_o;
  assign n13732_o = {n13731_o, n13715_o, n13699_o, n13682_o};
  assign n13739_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n13740_o = n13739_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n13741_o = n13740_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n13742_o = n13741_o[1];
  assign n13744_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n13745_o = n13744_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n13746_o = n13745_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n13747_o = n13746_o[2];
  assign n13749_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n13750_o = n13749_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n13751_o = n13750_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n13752_o = n13747_o ? 8'b10000000 : n13751_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n13753_o = n13742_o ? 8'b01111111 : n13752_o;
  assign n13756_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n13757_o = n13756_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n13758_o = n13757_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n13759_o = n13758_o[1];
  assign n13761_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n13762_o = n13761_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n13763_o = n13762_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n13764_o = n13763_o[2];
  assign n13766_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n13767_o = n13766_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n13768_o = n13767_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n13769_o = n13764_o ? 8'b10000000 : n13768_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n13770_o = n13759_o ? 8'b01111111 : n13769_o;
  assign n13772_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n13773_o = n13772_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n13774_o = n13773_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n13775_o = n13774_o[1];
  assign n13777_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n13778_o = n13777_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n13779_o = n13778_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n13780_o = n13779_o[2];
  assign n13782_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n13783_o = n13782_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n13784_o = n13783_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n13785_o = n13780_o ? 8'b10000000 : n13784_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n13786_o = n13775_o ? 8'b01111111 : n13785_o;
  assign n13788_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n13789_o = n13788_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n13790_o = n13789_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n13791_o = n13790_o[1];
  assign n13793_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n13794_o = n13793_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n13795_o = n13794_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n13796_o = n13795_o[2];
  assign n13798_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n13799_o = n13798_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n13800_o = n13799_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n13801_o = n13796_o ? 8'b10000000 : n13800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n13802_o = n13791_o ? 8'b01111111 : n13801_o;
  assign n13803_o = {n13802_o, n13786_o, n13770_o, n13753_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:305:25  */
  assign n13804_o = n13661_o ? n13732_o : n13803_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:305:9  */
  assign n13806_o = n13234_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:311:31  */
  assign n13808_o = n13236_o == 1'b0;
  assign n13815_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:11  */
  assign n13816_o = n13815_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:15  */
  assign n13817_o = n13816_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:21  */
  assign n13818_o = n13817_o[3];
  assign n13820_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:14  */
  assign n13821_o = n13820_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:18  */
  assign n13822_o = n13821_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:24  */
  assign n13823_o = n13822_o[4];
  assign n13825_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:37  */
  assign n13826_o = n13825_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:41  */
  assign n13827_o = n13826_o[7:0];
  assign n13828_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:50  */
  assign n13829_o = n13828_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:54  */
  assign n13830_o = n13829_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:45  */
  assign n13831_o = {n13827_o, n13830_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:5  */
  assign n13832_o = n13823_o ? 16'b0000000000000000 : n13831_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:5  */
  assign n13833_o = n13818_o ? 16'b1111111111111111 : n13832_o;
  assign n13836_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:11  */
  assign n13837_o = n13836_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:15  */
  assign n13838_o = n13837_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:21  */
  assign n13839_o = n13838_o[3];
  assign n13841_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:14  */
  assign n13842_o = n13841_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:18  */
  assign n13843_o = n13842_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:24  */
  assign n13844_o = n13843_o[4];
  assign n13846_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:38  */
  assign n13847_o = n13846_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:42  */
  assign n13848_o = n13847_o[7:0];
  assign n13849_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:51  */
  assign n13850_o = n13849_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:55  */
  assign n13851_o = n13850_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:46  */
  assign n13852_o = {n13848_o, n13851_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:5  */
  assign n13853_o = n13844_o ? 16'b0000000000000000 : n13852_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:5  */
  assign n13854_o = n13839_o ? 16'b1111111111111111 : n13853_o;
  assign n13855_o = {n13854_o, n13833_o};
  assign n13862_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:11  */
  assign n13863_o = n13862_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:15  */
  assign n13864_o = n13863_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:21  */
  assign n13865_o = n13864_o[1];
  assign n13867_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:14  */
  assign n13868_o = n13867_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:18  */
  assign n13869_o = n13868_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:24  */
  assign n13870_o = n13869_o[2];
  assign n13872_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:37  */
  assign n13873_o = n13872_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:41  */
  assign n13874_o = n13873_o[7:0];
  assign n13875_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:50  */
  assign n13876_o = n13875_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:54  */
  assign n13877_o = n13876_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:45  */
  assign n13878_o = {n13874_o, n13877_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:5  */
  assign n13879_o = n13870_o ? 16'b1000000000000000 : n13878_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:5  */
  assign n13880_o = n13865_o ? 16'b0111111111111111 : n13879_o;
  assign n13883_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:11  */
  assign n13884_o = n13883_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:15  */
  assign n13885_o = n13884_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:21  */
  assign n13886_o = n13885_o[1];
  assign n13888_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:14  */
  assign n13889_o = n13888_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:18  */
  assign n13890_o = n13889_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:24  */
  assign n13891_o = n13890_o[2];
  assign n13893_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:38  */
  assign n13894_o = n13893_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:42  */
  assign n13895_o = n13894_o[7:0];
  assign n13896_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:51  */
  assign n13897_o = n13896_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:55  */
  assign n13898_o = n13897_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:46  */
  assign n13899_o = {n13895_o, n13898_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:5  */
  assign n13900_o = n13891_o ? 16'b1000000000000000 : n13899_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:5  */
  assign n13901_o = n13886_o ? 16'b0111111111111111 : n13900_o;
  assign n13902_o = {n13901_o, n13880_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:311:25  */
  assign n13903_o = n13808_o ? n13855_o : n13902_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:311:9  */
  assign n13905_o = n13234_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:317:31  */
  assign n13907_o = n13236_o == 1'b0;
  assign n13914_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:11  */
  assign n13915_o = n13914_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:15  */
  assign n13916_o = n13915_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:21  */
  assign n13917_o = n13916_o[3];
  assign n13918_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:14  */
  assign n13919_o = n13918_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:18  */
  assign n13920_o = n13919_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:24  */
  assign n13921_o = n13920_o[4];
  assign n13922_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:24  */
  assign n13923_o = n13922_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:28  */
  assign n13924_o = n13923_o[7:0];
  assign n13925_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:37  */
  assign n13926_o = n13925_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:41  */
  assign n13927_o = n13926_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:32  */
  assign n13928_o = {n13924_o, n13927_o};
  assign n13929_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:50  */
  assign n13930_o = n13929_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:54  */
  assign n13931_o = n13930_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:45  */
  assign n13932_o = {n13928_o, n13931_o};
  assign n13933_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:63  */
  assign n13934_o = n13933_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:67  */
  assign n13935_o = n13934_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:58  */
  assign n13936_o = {n13932_o, n13935_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:5  */
  assign n13938_o = n13921_o ? 32'b00000000000000000000000000000000 : n13936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:5  */
  assign n13940_o = n13917_o ? 32'b11111111111111111111111111111111 : n13938_o;
  assign n13948_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:11  */
  assign n13949_o = n13948_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:15  */
  assign n13950_o = n13949_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:21  */
  assign n13951_o = n13950_o[1];
  assign n13952_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:14  */
  assign n13953_o = n13952_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:18  */
  assign n13954_o = n13953_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:24  */
  assign n13955_o = n13954_o[2];
  assign n13956_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:24  */
  assign n13957_o = n13956_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:28  */
  assign n13958_o = n13957_o[7:0];
  assign n13959_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:37  */
  assign n13960_o = n13959_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:41  */
  assign n13961_o = n13960_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:32  */
  assign n13962_o = {n13958_o, n13961_o};
  assign n13963_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:50  */
  assign n13964_o = n13963_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:54  */
  assign n13965_o = n13964_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:45  */
  assign n13966_o = {n13962_o, n13965_o};
  assign n13967_o = {n13636_o, n13545_o, n13454_o, n13362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:63  */
  assign n13968_o = n13967_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:67  */
  assign n13969_o = n13968_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:58  */
  assign n13970_o = {n13966_o, n13969_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:5  */
  assign n13972_o = n13955_o ? 32'b10000000000000000000000000000000 : n13970_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:5  */
  assign n13974_o = n13951_o ? 32'b01111111111111111111111111111111 : n13972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:317:25  */
  assign n13976_o = n13907_o ? n13940_o : n13974_o;
  assign n13977_o = {n13905_o, n13806_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:304:7  */
  always @*
    case (n13977_o)
      2'b10: n13978_o = n13903_o;
      2'b01: n13978_o = n13804_o;
      default: n13978_o = n13976_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:303:5  */
  assign n13979_o = n13238_o ? n13978_o : n13657_o;
  assign n13981_o = {n12498_o, n12503_o, n12455_o, n12465_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:500:53  */
  assign n13982_o = n13981_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:501:56  */
  assign n13983_o = n12422_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:502:51  */
  assign n13984_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:502:59  */
  assign n13985_o = n13984_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:503:51  */
  assign n13986_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:503:59  */
  assign n13987_o = n13986_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:504:51  */
  assign n13988_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:504:59  */
  assign n13989_o = n13988_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:505:51  */
  assign n13990_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:505:59  */
  assign n13991_o = n13990_o[19:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:506:51  */
  assign n13992_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:506:59  */
  assign n13993_o = n13992_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:174:7  */
  assign n14029_o = n13991_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:175:7  */
  assign n14031_o = n13991_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n14032_o = n13983_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n14033_o = n13983_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n14034_o = n13983_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n14035_o = n13983_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:177:28  */
  assign n14037_o = n13985_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:181:70  */
  assign n14038_o = n13983_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:182:70  */
  assign n14039_o = n13983_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:181:70  */
  assign n14040_o = n13983_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:182:70  */
  assign n14041_o = n13983_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:180:28  */
  assign n14043_o = n13985_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n14044_o = n13983_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n14045_o = n13983_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n14046_o = n13983_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n14047_o = n13983_o[5];
  assign n14048_o = {n14044_o, n14045_o, n14046_o, n14047_o};
  assign n14049_o = {n14043_o, n14037_o};
  assign n14050_o = n14048_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n14049_o)
      2'b10: n14051_o = n14038_o;
      2'b01: n14051_o = n14032_o;
      default: n14051_o = n14050_o;
    endcase
  assign n14052_o = n14048_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n14049_o)
      2'b10: n14053_o = n14039_o;
      2'b01: n14053_o = n14033_o;
      default: n14053_o = n14052_o;
    endcase
  assign n14054_o = n14048_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n14049_o)
      2'b10: n14055_o = n14040_o;
      2'b01: n14055_o = n14034_o;
      default: n14055_o = n14054_o;
    endcase
  assign n14056_o = n14048_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n14049_o)
      2'b10: n14057_o = n14041_o;
      2'b01: n14057_o = n14035_o;
      default: n14057_o = n14056_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:7  */
  assign n14059_o = n13991_o == 2'b10;
  assign n14060_o = {n14059_o, n14031_o, n14029_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n14060_o)
      3'b100: n14064_o = n14051_o;
      3'b010: n14064_o = 1'b1;
      3'b001: n14064_o = 1'b0;
      default: n14064_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n14060_o)
      3'b100: n14068_o = n14053_o;
      3'b010: n14068_o = 1'b1;
      3'b001: n14068_o = 1'b0;
      default: n14068_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n14060_o)
      3'b100: n14072_o = n14055_o;
      3'b010: n14072_o = 1'b1;
      3'b001: n14072_o = 1'b0;
      default: n14072_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n14060_o)
      3'b100: n14076_o = n14057_o;
      3'b010: n14076_o = 1'b1;
      3'b001: n14076_o = 1'b0;
      default: n14076_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:206:45  */
  assign n14081_o = n13982_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:207:54  */
  assign n14083_o = n13983_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n14090_o = n14083_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n14091_o = ~n14083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n14093_o = n14091_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n14094_o = n14090_o ? n14093_o : n14083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:207:69  */
  assign n14095_o = n14094_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:210:45  */
  assign n14096_o = n13982_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:211:54  */
  assign n14098_o = n13983_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n14105_o = n14098_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n14106_o = ~n14098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n14108_o = n14106_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n14109_o = n14105_o ? n14108_o : n14098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:211:69  */
  assign n14110_o = n14109_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:214:79  */
  assign n14111_o = n13982_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:214:58  */
  assign n14112_o = {8'b0, n14111_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:215:60  */
  assign n14114_o = n13983_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n14121_o = n14114_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n14122_o = ~n14114_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n14124_o = n14122_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n14125_o = n14121_o ? n14124_o : n14114_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:215:75  */
  assign n14126_o = n14125_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:215:44  */
  assign n14128_o = {1'b0, n14126_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:218:79  */
  assign n14129_o = n13982_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:218:58  */
  assign n14130_o = {24'b0, n14129_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:219:61  */
  assign n14132_o = n13983_o[27:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n14139_o = n14132_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n14140_o = ~n14132_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n14142_o = n14140_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n14143_o = n14139_o ? n14142_o : n14132_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:219:76  */
  assign n14144_o = n14143_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:219:45  */
  assign n14146_o = {2'b00, n14144_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:28  */
  assign n14148_o = n13987_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:223:45  */
  assign n14149_o = n13982_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:224:45  */
  assign n14150_o = n13982_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:225:45  */
  assign n14151_o = n13982_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:226:45  */
  assign n14152_o = n13982_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:227:77  */
  assign n14153_o = n13982_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:227:58  */
  assign n14154_o = {{8{n14153_o[7]}}, n14153_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:228:77  */
  assign n14155_o = n13982_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:228:58  */
  assign n14156_o = {{24{n14155_o[7]}}, n14155_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n14157_o = n14148_o ? n14156_o : n14130_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n14159_o = n14148_o ? n14152_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n14161_o = n14148_o ? n14154_o : n14112_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n14163_o = n14148_o ? n14151_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n14166_o = n14148_o ? n14149_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n14169_o = n14148_o ? n14150_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:206:7  */
  assign n14172_o = n13985_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:231:45  */
  assign n14173_o = n13982_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:232:54  */
  assign n14175_o = n13983_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n14182_o = n14175_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n14183_o = ~n14175_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n14185_o = n14183_o + 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n14186_o = n14182_o ? n14185_o : n14175_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:232:69  */
  assign n14187_o = n14186_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:235:79  */
  assign n14188_o = n13982_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:235:58  */
  assign n14189_o = {16'b0, n14188_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:236:60  */
  assign n14191_o = n13983_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n14198_o = n14191_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n14199_o = ~n14191_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n14201_o = n14199_o + 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n14202_o = n14198_o ? n14201_o : n14191_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:236:75  */
  assign n14203_o = n14202_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:236:44  */
  assign n14205_o = {1'b0, n14203_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:28  */
  assign n14207_o = n13987_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:240:45  */
  assign n14208_o = n13982_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:241:45  */
  assign n14209_o = n13982_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:242:77  */
  assign n14210_o = n13982_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:242:58  */
  assign n14211_o = {{16{n14210_o[15]}}, n14210_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:22  */
  assign n14212_o = n14207_o ? n14211_o : n14189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:22  */
  assign n14214_o = n14207_o ? n14209_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:22  */
  assign n14217_o = n14207_o ? n14208_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:231:7  */
  assign n14220_o = n13985_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:246:54  */
  assign n14222_o = n13983_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n14229_o = n14222_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n14230_o = ~n14222_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n14232_o = n14230_o + 6'b000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n14233_o = n14229_o ? n14232_o : n14222_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:246:69  */
  assign n14234_o = n14233_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:249:28  */
  assign n14236_o = n13987_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:250:45  */
  assign n14237_o = n13982_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:249:22  */
  assign n14239_o = n14236_o ? n14237_o : 1'b0;
  assign n14241_o = {n14220_o, n14172_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14241_o)
      2'b10: n14242_o = n14212_o;
      2'b01: n14242_o = n14157_o;
      default: n14242_o = n13982_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14241_o)
      2'b10: n14244_o = n14205_o;
      2'b01: n14244_o = n14146_o;
      default: n14244_o = n14234_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14241_o)
      2'b10: n14246_o = n14214_o;
      2'b01: n14246_o = n14159_o;
      default: n14246_o = n14239_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14241_o)
      2'b10: n14249_o = n14173_o;
      2'b01: n14249_o = n14161_o;
      default: n14249_o = 16'b0000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14241_o)
      2'b10: n14252_o = n14187_o;
      2'b01: n14252_o = n14128_o;
      default: n14252_o = 4'b0000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14241_o)
      2'b10: n14255_o = n14217_o;
      2'b01: n14255_o = n14163_o;
      default: n14255_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14241_o)
      2'b10: n14258_o = 8'b00000000;
      2'b01: n14258_o = n14081_o;
      default: n14258_o = 8'b00000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14241_o)
      2'b10: n14261_o = 3'b000;
      2'b01: n14261_o = n14095_o;
      default: n14261_o = 3'b000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14241_o)
      2'b10: n14264_o = 1'b0;
      2'b01: n14264_o = n14166_o;
      default: n14264_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14241_o)
      2'b10: n14267_o = 8'b00000000;
      2'b01: n14267_o = n14096_o;
      default: n14267_o = 8'b00000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14241_o)
      2'b10: n14270_o = 3'b000;
      2'b01: n14270_o = n14110_o;
      default: n14270_o = 3'b000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14241_o)
      2'b10: n14273_o = 1'b0;
      2'b01: n14273_o = n14169_o;
      default: n14273_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:13  */
  assign n14283_o = n14261_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:45  */
  assign n14284_o = n14258_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:58  */
  assign n14286_o = {n14284_o, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:5  */
  assign n14287_o = n14283_o ? n14286_o : n14258_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:13  */
  assign n14288_o = n14261_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:45  */
  assign n14289_o = n14287_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:68  */
  assign n14291_o = n14290_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:58  */
  assign n14292_o = {n14289_o, n14291_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:5  */
  assign n14293_o = n14288_o ? n14292_o : n14287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:13  */
  assign n14294_o = n14261_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:45  */
  assign n14295_o = n14293_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:68  */
  assign n14297_o = n14296_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:58  */
  assign n14298_o = {n14295_o, n14297_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:5  */
  assign n14299_o = n14294_o ? n14298_o : n14293_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:13  */
  assign n14309_o = n14270_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:45  */
  assign n14310_o = n14267_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:58  */
  assign n14312_o = {n14310_o, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:5  */
  assign n14313_o = n14309_o ? n14312_o : n14267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:13  */
  assign n14314_o = n14270_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:45  */
  assign n14315_o = n14313_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:68  */
  assign n14317_o = n14316_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:58  */
  assign n14318_o = {n14315_o, n14317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:5  */
  assign n14319_o = n14314_o ? n14318_o : n14313_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:13  */
  assign n14320_o = n14270_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:45  */
  assign n14321_o = n14319_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:68  */
  assign n14323_o = n14322_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:58  */
  assign n14324_o = {n14321_o, n14323_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:5  */
  assign n14325_o = n14320_o ? n14324_o : n14319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:13  */
  assign n14335_o = n14252_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:45  */
  assign n14336_o = n14249_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:59  */
  assign n14338_o = {n14336_o, 8'b00000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:5  */
  assign n14339_o = n14335_o ? n14338_o : n14249_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:13  */
  assign n14340_o = n14252_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:45  */
  assign n14341_o = n14339_o[11:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:69  */
  assign n14343_o = n14342_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:59  */
  assign n14344_o = {n14341_o, n14343_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:5  */
  assign n14345_o = n14340_o ? n14344_o : n14339_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:13  */
  assign n14346_o = n14252_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:45  */
  assign n14347_o = n14345_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:69  */
  assign n14349_o = n14348_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:59  */
  assign n14350_o = {n14347_o, n14349_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:5  */
  assign n14351_o = n14346_o ? n14350_o : n14345_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:13  */
  assign n14352_o = n14252_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:45  */
  assign n14353_o = n14351_o[14:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:69  */
  assign n14355_o = n14354_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:59  */
  assign n14356_o = {n14353_o, n14355_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:5  */
  assign n14357_o = n14352_o ? n14356_o : n14351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:13  */
  assign n14367_o = n14244_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:45  */
  assign n14368_o = n14242_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:59  */
  assign n14370_o = {n14368_o, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:5  */
  assign n14371_o = n14367_o ? n14370_o : n14242_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:13  */
  assign n14372_o = n14244_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:45  */
  assign n14373_o = n14371_o[23:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:69  */
  assign n14375_o = n14374_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:59  */
  assign n14376_o = {n14373_o, n14375_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:5  */
  assign n14377_o = n14372_o ? n14376_o : n14371_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:13  */
  assign n14378_o = n14244_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:45  */
  assign n14379_o = n14377_o[27:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:69  */
  assign n14381_o = n14380_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:59  */
  assign n14382_o = {n14379_o, n14381_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:5  */
  assign n14383_o = n14378_o ? n14382_o : n14377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:13  */
  assign n14384_o = n14244_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:45  */
  assign n14385_o = n14383_o[29:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:69  */
  assign n14387_o = n14386_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:59  */
  assign n14388_o = {n14385_o, n14387_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:5  */
  assign n14389_o = n14384_o ? n14388_o : n14383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:13  */
  assign n14390_o = n14244_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:45  */
  assign n14391_o = n14389_o[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:69  */
  assign n14393_o = n14392_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:59  */
  assign n14394_o = {n14391_o, n14393_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:5  */
  assign n14395_o = n14390_o ? n14394_o : n14389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:47  */
  assign n14404_o = {n14264_o, n14264_o, n14264_o, n14264_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:13  */
  assign n14407_o = n14261_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:69  */
  assign n14408_o = n14258_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:61  */
  assign n14409_o = {n14404_o, n14408_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:5  */
  assign n14410_o = n14407_o ? n14409_o : n14258_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:13  */
  assign n14411_o = n14261_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:47  */
  assign n14412_o = n14404_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:69  */
  assign n14413_o = n14410_o[7:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:61  */
  assign n14414_o = {n14412_o, n14413_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:5  */
  assign n14415_o = n14411_o ? n14414_o : n14410_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:13  */
  assign n14416_o = n14261_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:47  */
  assign n14417_o = n14404_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:69  */
  assign n14418_o = n14415_o[7:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:61  */
  assign n14419_o = {n14417_o, n14418_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:5  */
  assign n14420_o = n14416_o ? n14419_o : n14415_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:47  */
  assign n14429_o = {n14273_o, n14273_o, n14273_o, n14273_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:13  */
  assign n14432_o = n14270_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:69  */
  assign n14433_o = n14267_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:61  */
  assign n14434_o = {n14429_o, n14433_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:5  */
  assign n14435_o = n14432_o ? n14434_o : n14267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:13  */
  assign n14436_o = n14270_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:47  */
  assign n14437_o = n14429_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:69  */
  assign n14438_o = n14435_o[7:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:61  */
  assign n14439_o = {n14437_o, n14438_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:5  */
  assign n14440_o = n14436_o ? n14439_o : n14435_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:13  */
  assign n14441_o = n14270_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:47  */
  assign n14442_o = n14429_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:69  */
  assign n14443_o = n14440_o[7:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:61  */
  assign n14444_o = {n14442_o, n14443_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:5  */
  assign n14445_o = n14441_o ? n14444_o : n14440_o;
  assign n14454_o = {n14255_o, n14255_o, n14255_o, n14255_o};
  assign n14455_o = {n14255_o, n14255_o, n14255_o, n14255_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:47  */
  assign n14456_o = {n14454_o, n14455_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:13  */
  assign n14459_o = n14252_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:69  */
  assign n14460_o = n14249_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:61  */
  assign n14461_o = {n14456_o, n14460_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:5  */
  assign n14462_o = n14459_o ? n14461_o : n14249_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:13  */
  assign n14463_o = n14252_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:47  */
  assign n14464_o = n14456_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:69  */
  assign n14465_o = n14462_o[15:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:61  */
  assign n14466_o = {n14464_o, n14465_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:5  */
  assign n14467_o = n14463_o ? n14466_o : n14462_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:13  */
  assign n14468_o = n14252_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:47  */
  assign n14469_o = n14456_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:69  */
  assign n14470_o = n14467_o[15:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:61  */
  assign n14471_o = {n14469_o, n14470_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:5  */
  assign n14472_o = n14468_o ? n14471_o : n14467_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:13  */
  assign n14473_o = n14252_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:47  */
  assign n14474_o = n14456_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:69  */
  assign n14475_o = n14472_o[15:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:61  */
  assign n14476_o = {n14474_o, n14475_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:5  */
  assign n14477_o = n14473_o ? n14476_o : n14472_o;
  assign n14486_o = {n14246_o, n14246_o, n14246_o, n14246_o};
  assign n14487_o = {n14246_o, n14246_o, n14246_o, n14246_o};
  assign n14488_o = {n14246_o, n14246_o, n14246_o, n14246_o};
  assign n14489_o = {n14246_o, n14246_o, n14246_o, n14246_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:47  */
  assign n14490_o = {n14486_o, n14487_o, n14488_o, n14489_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:13  */
  assign n14493_o = n14244_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:69  */
  assign n14494_o = n14242_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:61  */
  assign n14495_o = {n14490_o, n14494_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:5  */
  assign n14496_o = n14493_o ? n14495_o : n14242_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:13  */
  assign n14497_o = n14244_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:47  */
  assign n14498_o = n14490_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:69  */
  assign n14499_o = n14496_o[31:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:61  */
  assign n14500_o = {n14498_o, n14499_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:5  */
  assign n14501_o = n14497_o ? n14500_o : n14496_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:13  */
  assign n14502_o = n14244_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:47  */
  assign n14503_o = n14490_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:69  */
  assign n14504_o = n14501_o[31:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:61  */
  assign n14505_o = {n14503_o, n14504_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:5  */
  assign n14506_o = n14502_o ? n14505_o : n14501_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:13  */
  assign n14507_o = n14244_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:47  */
  assign n14508_o = n14490_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:69  */
  assign n14509_o = n14506_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:61  */
  assign n14510_o = {n14508_o, n14509_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:5  */
  assign n14511_o = n14507_o ? n14510_o : n14506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:13  */
  assign n14512_o = n14244_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:47  */
  assign n14513_o = n14490_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:69  */
  assign n14514_o = n14511_o[31:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:61  */
  assign n14515_o = {n14513_o, n14514_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:5  */
  assign n14516_o = n14512_o ? n14515_o : n14511_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:65  */
  assign n14518_o = n13983_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:40  */
  assign n14521_o = 3'b111 - n14518_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:65  */
  assign n14526_o = n13983_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:40  */
  assign n14529_o = 4'b1111 - n14526_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:65  */
  assign n14534_o = n13983_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:40  */
  assign n14537_o = 5'b11111 - n14534_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:65  */
  assign n14542_o = n13983_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:40  */
  assign n14545_o = 3'b111 - n14542_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:65  */
  assign n14550_o = n13983_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:40  */
  assign n14553_o = 4'b1111 - n14550_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:65  */
  assign n14558_o = n13983_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:40  */
  assign n14561_o = 5'b11111 - n14558_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:287:17  */
  assign n14567_o = n13987_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n14569_o = n13982_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n14570_o = n14569_o & n20198_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14576_o = n14570_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14578_o = 1'b0 | n14576_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14580_o = n14570_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14581_o = n14578_o | n14580_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14582_o = n14570_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14583_o = n14581_o | n14582_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14584_o = n14570_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14585_o = n14583_o | n14584_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14586_o = n14570_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14587_o = n14585_o | n14586_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14588_o = n14570_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14589_o = n14587_o | n14588_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14590_o = n14570_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14591_o = n14589_o | n14590_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14592_o = n14570_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14593_o = n14591_o | n14592_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n14595_o = n13982_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n14596_o = n14595_o & n20198_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14602_o = n14596_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14604_o = 1'b0 | n14602_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14606_o = n14596_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14607_o = n14604_o | n14606_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14608_o = n14596_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14609_o = n14607_o | n14608_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14610_o = n14596_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14611_o = n14609_o | n14610_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14612_o = n14596_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14613_o = n14611_o | n14612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14614_o = n14596_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14615_o = n14613_o | n14614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14616_o = n14596_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14617_o = n14615_o | n14616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14618_o = n14596_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14619_o = n14617_o | n14618_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n14621_o = n13982_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n14622_o = n14621_o & n20198_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14628_o = n14622_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14630_o = 1'b0 | n14628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14632_o = n14622_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14633_o = n14630_o | n14632_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14634_o = n14622_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14635_o = n14633_o | n14634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14636_o = n14622_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14637_o = n14635_o | n14636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14638_o = n14622_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14639_o = n14637_o | n14638_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14640_o = n14622_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14641_o = n14639_o | n14640_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14642_o = n14622_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14643_o = n14641_o | n14642_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14644_o = n14622_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14645_o = n14643_o | n14644_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n14647_o = n13982_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n14648_o = n14647_o & n20198_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14654_o = n14648_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14656_o = 1'b0 | n14654_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14658_o = n14648_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14659_o = n14656_o | n14658_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14660_o = n14648_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14661_o = n14659_o | n14660_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14662_o = n14648_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14663_o = n14661_o | n14662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14664_o = n14648_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14665_o = n14663_o | n14664_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14666_o = n14648_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14667_o = n14665_o | n14666_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14668_o = n14648_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14669_o = n14667_o | n14668_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14670_o = n14648_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14671_o = n14669_o | n14670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:291:20  */
  assign n14673_o = n13987_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n14674_o = n13982_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n14675_o = ~n14674_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n14677_o = n13982_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n14678_o = n14677_o & n20204_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14684_o = n14678_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14686_o = 1'b0 | n14684_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14688_o = n14678_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14689_o = n14686_o | n14688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14690_o = n14678_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14691_o = n14689_o | n14690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14692_o = n14678_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14693_o = n14691_o | n14692_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14694_o = n14678_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14695_o = n14693_o | n14694_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14696_o = n14678_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14697_o = n14695_o | n14696_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14698_o = n14678_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14699_o = n14697_o | n14698_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14700_o = n14678_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14701_o = n14699_o | n14700_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n14703_o = n13982_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n14704_o = ~n20204_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n14705_o = n14703_o | n14704_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14711_o = n14705_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14713_o = 1'b1 & n14711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14715_o = n14705_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14716_o = n14713_o & n14715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14717_o = n14705_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14718_o = n14716_o & n14717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14719_o = n14705_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14720_o = n14718_o & n14719_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14721_o = n14705_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14722_o = n14720_o & n14721_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14723_o = n14705_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14724_o = n14722_o & n14723_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14725_o = n14705_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14726_o = n14724_o & n14725_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14727_o = n14705_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14728_o = n14726_o & n14727_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n14729_o = ~n14728_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n14730_o = n14675_o ? n14701_o : n14729_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n14731_o = n13982_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n14732_o = ~n14731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n14734_o = n13982_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n14735_o = n14734_o & n20204_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14741_o = n14735_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14743_o = 1'b0 | n14741_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14745_o = n14735_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14746_o = n14743_o | n14745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14747_o = n14735_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14748_o = n14746_o | n14747_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14749_o = n14735_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14750_o = n14748_o | n14749_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14751_o = n14735_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14752_o = n14750_o | n14751_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14753_o = n14735_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14754_o = n14752_o | n14753_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14755_o = n14735_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14756_o = n14754_o | n14755_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14757_o = n14735_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14758_o = n14756_o | n14757_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n14760_o = n13982_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n14761_o = ~n20204_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n14762_o = n14760_o | n14761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14768_o = n14762_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14770_o = 1'b1 & n14768_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14772_o = n14762_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14773_o = n14770_o & n14772_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14774_o = n14762_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14775_o = n14773_o & n14774_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14776_o = n14762_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14777_o = n14775_o & n14776_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14778_o = n14762_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14779_o = n14777_o & n14778_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14780_o = n14762_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14781_o = n14779_o & n14780_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14782_o = n14762_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14783_o = n14781_o & n14782_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14784_o = n14762_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14785_o = n14783_o & n14784_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n14786_o = ~n14785_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n14787_o = n14732_o ? n14758_o : n14786_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n14788_o = n13982_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n14789_o = ~n14788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n14791_o = n13982_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n14792_o = n14791_o & n20204_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14798_o = n14792_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14800_o = 1'b0 | n14798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14802_o = n14792_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14803_o = n14800_o | n14802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14804_o = n14792_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14805_o = n14803_o | n14804_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14806_o = n14792_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14807_o = n14805_o | n14806_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14808_o = n14792_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14809_o = n14807_o | n14808_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14810_o = n14792_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14811_o = n14809_o | n14810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14812_o = n14792_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14813_o = n14811_o | n14812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14814_o = n14792_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14815_o = n14813_o | n14814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n14817_o = n13982_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n14818_o = ~n20204_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n14819_o = n14817_o | n14818_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14825_o = n14819_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14827_o = 1'b1 & n14825_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14829_o = n14819_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14830_o = n14827_o & n14829_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14831_o = n14819_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14832_o = n14830_o & n14831_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14833_o = n14819_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14834_o = n14832_o & n14833_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14835_o = n14819_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14836_o = n14834_o & n14835_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14837_o = n14819_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14838_o = n14836_o & n14837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14839_o = n14819_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14840_o = n14838_o & n14839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14841_o = n14819_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14842_o = n14840_o & n14841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n14843_o = ~n14842_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n14844_o = n14789_o ? n14815_o : n14843_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n14845_o = n13982_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n14846_o = ~n14845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n14848_o = n13982_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n14849_o = n14848_o & n20204_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14855_o = n14849_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14857_o = 1'b0 | n14855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14859_o = n14849_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14860_o = n14857_o | n14859_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14861_o = n14849_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14862_o = n14860_o | n14861_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14863_o = n14849_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14864_o = n14862_o | n14863_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14865_o = n14849_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14866_o = n14864_o | n14865_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14867_o = n14849_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14868_o = n14866_o | n14867_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14869_o = n14849_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14870_o = n14868_o | n14869_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14871_o = n14849_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14872_o = n14870_o | n14871_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n14874_o = n13982_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n14875_o = ~n20204_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n14876_o = n14874_o | n14875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14882_o = n14876_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14884_o = 1'b1 & n14882_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14886_o = n14876_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14887_o = n14884_o & n14886_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14888_o = n14876_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14889_o = n14887_o & n14888_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14890_o = n14876_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14891_o = n14889_o & n14890_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14892_o = n14876_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14893_o = n14891_o & n14892_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14894_o = n14876_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14895_o = n14893_o & n14894_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14896_o = n14876_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14897_o = n14895_o & n14896_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14898_o = n14876_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14899_o = n14897_o & n14898_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n14900_o = ~n14899_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n14901_o = n14846_o ? n14872_o : n14900_o;
  assign n14902_o = {n14901_o, n14844_o, n14787_o, n14730_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:291:11  */
  assign n14904_o = n14673_o ? n14902_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:287:11  */
  assign n14906_o = n14567_o ? 4'b0000 : n14904_o;
  assign n14907_o = {n14671_o, n14645_o, n14619_o, n14593_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:287:11  */
  assign n14909_o = n14567_o ? n14907_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:286:9  */
  assign n14911_o = n13985_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:17  */
  assign n14913_o = n13987_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:302:54  */
  assign n14915_o = n13982_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:302:69  */
  assign n14916_o = n14915_o & n20200_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14922_o = n14916_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14924_o = 1'b0 | n14922_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14926_o = n14916_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14927_o = n14924_o | n14926_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14928_o = n14916_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14929_o = n14927_o | n14928_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14930_o = n14916_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14931_o = n14929_o | n14930_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14932_o = n14916_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14933_o = n14931_o | n14932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14934_o = n14916_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14935_o = n14933_o | n14934_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14936_o = n14916_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14937_o = n14935_o | n14936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14938_o = n14916_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14939_o = n14937_o | n14938_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14940_o = n14916_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14941_o = n14939_o | n14940_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14942_o = n14916_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14943_o = n14941_o | n14942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14944_o = n14916_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14945_o = n14943_o | n14944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14946_o = n14916_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14947_o = n14945_o | n14946_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14948_o = n14916_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14949_o = n14947_o | n14948_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14950_o = n14916_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14951_o = n14949_o | n14950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14952_o = n14916_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14953_o = n14951_o | n14952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14954_o = n14916_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14955_o = n14953_o | n14954_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:303:54  */
  assign n14957_o = n13982_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:303:69  */
  assign n14958_o = n14957_o & n20200_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14964_o = n14958_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14966_o = 1'b0 | n14964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14968_o = n14958_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14969_o = n14966_o | n14968_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14970_o = n14958_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14971_o = n14969_o | n14970_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14972_o = n14958_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14973_o = n14971_o | n14972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14974_o = n14958_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14975_o = n14973_o | n14974_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14976_o = n14958_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14977_o = n14975_o | n14976_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14978_o = n14958_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14979_o = n14977_o | n14978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14980_o = n14958_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14981_o = n14979_o | n14980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14982_o = n14958_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14983_o = n14981_o | n14982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14984_o = n14958_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14985_o = n14983_o | n14984_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14986_o = n14958_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14987_o = n14985_o | n14986_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14988_o = n14958_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14989_o = n14987_o | n14988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14990_o = n14958_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14991_o = n14989_o | n14990_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14992_o = n14958_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14993_o = n14991_o | n14992_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14994_o = n14958_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14995_o = n14993_o | n14994_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14996_o = n14958_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14997_o = n14995_o | n14996_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:304:20  */
  assign n14999_o = n13987_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:20  */
  assign n15000_o = n13982_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:25  */
  assign n15001_o = ~n15000_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:306:54  */
  assign n15003_o = n13982_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:306:69  */
  assign n15004_o = n15003_o & n20206_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15010_o = n15004_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15012_o = 1'b0 | n15010_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15014_o = n15004_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15015_o = n15012_o | n15014_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15016_o = n15004_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15017_o = n15015_o | n15016_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15018_o = n15004_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15019_o = n15017_o | n15018_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15020_o = n15004_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15021_o = n15019_o | n15020_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15022_o = n15004_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15023_o = n15021_o | n15022_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15024_o = n15004_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15025_o = n15023_o | n15024_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15026_o = n15004_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15027_o = n15025_o | n15026_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15028_o = n15004_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15029_o = n15027_o | n15028_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15030_o = n15004_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15031_o = n15029_o | n15030_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15032_o = n15004_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15033_o = n15031_o | n15032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15034_o = n15004_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15035_o = n15033_o | n15034_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15036_o = n15004_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15037_o = n15035_o | n15036_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15038_o = n15004_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15039_o = n15037_o | n15038_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15040_o = n15004_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15041_o = n15039_o | n15040_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15042_o = n15004_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15043_o = n15041_o | n15042_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:307:54  */
  assign n15045_o = n13982_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:307:69  */
  assign n15046_o = n15045_o & n20206_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15052_o = n15046_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15054_o = 1'b0 | n15052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15056_o = n15046_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15057_o = n15054_o | n15056_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15058_o = n15046_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15059_o = n15057_o | n15058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15060_o = n15046_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15061_o = n15059_o | n15060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15062_o = n15046_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15063_o = n15061_o | n15062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15064_o = n15046_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15065_o = n15063_o | n15064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15066_o = n15046_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15067_o = n15065_o | n15066_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15068_o = n15046_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15069_o = n15067_o | n15068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15070_o = n15046_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15071_o = n15069_o | n15070_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15072_o = n15046_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15073_o = n15071_o | n15072_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15074_o = n15046_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15075_o = n15073_o | n15074_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15076_o = n15046_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15077_o = n15075_o | n15076_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15078_o = n15046_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15079_o = n15077_o | n15078_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15080_o = n15046_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15081_o = n15079_o | n15080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15082_o = n15046_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15083_o = n15081_o | n15082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15084_o = n15046_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15085_o = n15083_o | n15084_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:59  */
  assign n15087_o = n13982_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:77  */
  assign n15088_o = ~n20206_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:74  */
  assign n15089_o = n15087_o | n15088_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15095_o = n15089_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15097_o = 1'b1 & n15095_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15099_o = n15089_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15100_o = n15097_o & n15099_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15101_o = n15089_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15102_o = n15100_o & n15101_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15103_o = n15089_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15104_o = n15102_o & n15103_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15105_o = n15089_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15106_o = n15104_o & n15105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15107_o = n15089_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15108_o = n15106_o & n15107_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15109_o = n15089_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15110_o = n15108_o & n15109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15111_o = n15089_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15112_o = n15110_o & n15111_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15113_o = n15089_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15114_o = n15112_o & n15113_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15115_o = n15089_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15116_o = n15114_o & n15115_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15117_o = n15089_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15118_o = n15116_o & n15117_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15119_o = n15089_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15120_o = n15118_o & n15119_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15121_o = n15089_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15122_o = n15120_o & n15121_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15123_o = n15089_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15124_o = n15122_o & n15123_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15125_o = n15089_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15126_o = n15124_o & n15125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15127_o = n15089_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15128_o = n15126_o & n15127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:39  */
  assign n15129_o = ~n15128_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:59  */
  assign n15131_o = n13982_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:77  */
  assign n15132_o = ~n20206_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:74  */
  assign n15133_o = n15131_o | n15132_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15139_o = n15133_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15141_o = 1'b1 & n15139_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15143_o = n15133_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15144_o = n15141_o & n15143_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15145_o = n15133_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15146_o = n15144_o & n15145_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15147_o = n15133_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15148_o = n15146_o & n15147_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15149_o = n15133_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15150_o = n15148_o & n15149_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15151_o = n15133_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15152_o = n15150_o & n15151_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15153_o = n15133_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15154_o = n15152_o & n15153_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15155_o = n15133_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15156_o = n15154_o & n15155_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15157_o = n15133_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15158_o = n15156_o & n15157_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15159_o = n15133_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15160_o = n15158_o & n15159_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15161_o = n15133_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15162_o = n15160_o & n15161_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15163_o = n15133_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15164_o = n15162_o & n15163_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15165_o = n15133_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15166_o = n15164_o & n15165_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15167_o = n15133_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15168_o = n15166_o & n15167_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15169_o = n15133_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15170_o = n15168_o & n15169_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15171_o = n15133_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15172_o = n15170_o & n15171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:39  */
  assign n15173_o = ~n15172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:12  */
  assign n15174_o = n15001_o ? n15043_o : n15129_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:12  */
  assign n15175_o = n15001_o ? n15085_o : n15173_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:304:11  */
  assign n15177_o = n14999_o ? n15174_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:304:11  */
  assign n15179_o = n14999_o ? n15175_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n15181_o = n14913_o ? 1'b0 : n15177_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n15183_o = n14913_o ? 1'b0 : n15179_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n15185_o = n14913_o ? n14955_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n15187_o = n14913_o ? n14997_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:300:9  */
  assign n15189_o = n13985_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:314:17  */
  assign n15191_o = n13987_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:315:55  */
  assign n15193_o = n13982_o & n20202_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15199_o = n15193_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15201_o = 1'b0 | n15199_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15203_o = n15193_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15204_o = n15201_o | n15203_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15205_o = n15193_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15206_o = n15204_o | n15205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15207_o = n15193_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15208_o = n15206_o | n15207_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15209_o = n15193_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15210_o = n15208_o | n15209_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15211_o = n15193_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15212_o = n15210_o | n15211_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15213_o = n15193_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15214_o = n15212_o | n15213_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15215_o = n15193_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15216_o = n15214_o | n15215_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15217_o = n15193_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15218_o = n15216_o | n15217_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15219_o = n15193_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15220_o = n15218_o | n15219_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15221_o = n15193_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15222_o = n15220_o | n15221_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15223_o = n15193_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15224_o = n15222_o | n15223_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15225_o = n15193_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15226_o = n15224_o | n15225_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15227_o = n15193_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15228_o = n15226_o | n15227_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15229_o = n15193_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15230_o = n15228_o | n15229_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15231_o = n15193_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15232_o = n15230_o | n15231_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15233_o = n15193_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15234_o = n15232_o | n15233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15235_o = n15193_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15236_o = n15234_o | n15235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15237_o = n15193_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15238_o = n15236_o | n15237_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15239_o = n15193_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15240_o = n15238_o | n15239_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15241_o = n15193_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15242_o = n15240_o | n15241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15243_o = n15193_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15244_o = n15242_o | n15243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15245_o = n15193_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15246_o = n15244_o | n15245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15247_o = n15193_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15248_o = n15246_o | n15247_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15249_o = n15193_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15250_o = n15248_o | n15249_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15251_o = n15193_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15252_o = n15250_o | n15251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15253_o = n15193_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15254_o = n15252_o | n15253_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15255_o = n15193_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15256_o = n15254_o | n15255_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15257_o = n15193_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15258_o = n15256_o | n15257_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15259_o = n15193_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15260_o = n15258_o | n15259_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15261_o = n15193_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15262_o = n15260_o | n15261_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15263_o = n15193_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15264_o = n15262_o | n15263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:316:20  */
  assign n15266_o = n13987_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:317:21  */
  assign n15267_o = n13982_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:317:26  */
  assign n15268_o = ~n15267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:318:55  */
  assign n15270_o = n13982_o & n20208_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15276_o = n15270_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15278_o = 1'b0 | n15276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15280_o = n15270_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15281_o = n15278_o | n15280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15282_o = n15270_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15283_o = n15281_o | n15282_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15284_o = n15270_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15285_o = n15283_o | n15284_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15286_o = n15270_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15287_o = n15285_o | n15286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15288_o = n15270_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15289_o = n15287_o | n15288_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15290_o = n15270_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15291_o = n15289_o | n15290_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15292_o = n15270_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15293_o = n15291_o | n15292_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15294_o = n15270_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15295_o = n15293_o | n15294_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15296_o = n15270_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15297_o = n15295_o | n15296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15298_o = n15270_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15299_o = n15297_o | n15298_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15300_o = n15270_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15301_o = n15299_o | n15300_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15302_o = n15270_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15303_o = n15301_o | n15302_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15304_o = n15270_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15305_o = n15303_o | n15304_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15306_o = n15270_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15307_o = n15305_o | n15306_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15308_o = n15270_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15309_o = n15307_o | n15308_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15310_o = n15270_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15311_o = n15309_o | n15310_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15312_o = n15270_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15313_o = n15311_o | n15312_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15314_o = n15270_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15315_o = n15313_o | n15314_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15316_o = n15270_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15317_o = n15315_o | n15316_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15318_o = n15270_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15319_o = n15317_o | n15318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15320_o = n15270_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15321_o = n15319_o | n15320_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15322_o = n15270_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15323_o = n15321_o | n15322_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15324_o = n15270_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15325_o = n15323_o | n15324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15326_o = n15270_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15327_o = n15325_o | n15326_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15328_o = n15270_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15329_o = n15327_o | n15328_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15330_o = n15270_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15331_o = n15329_o | n15330_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15332_o = n15270_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15333_o = n15331_o | n15332_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15334_o = n15270_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15335_o = n15333_o | n15334_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15336_o = n15270_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15337_o = n15335_o | n15336_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15338_o = n15270_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15339_o = n15337_o | n15338_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15340_o = n15270_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15341_o = n15339_o | n15340_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:320:63  */
  assign n15343_o = ~n20208_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:320:60  */
  assign n15344_o = n13982_o | n15343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15350_o = n15344_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15352_o = 1'b1 & n15350_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15354_o = n15344_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15355_o = n15352_o & n15354_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15356_o = n15344_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15357_o = n15355_o & n15356_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15358_o = n15344_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15359_o = n15357_o & n15358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15360_o = n15344_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15361_o = n15359_o & n15360_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15362_o = n15344_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15363_o = n15361_o & n15362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15364_o = n15344_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15365_o = n15363_o & n15364_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15366_o = n15344_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15367_o = n15365_o & n15366_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15368_o = n15344_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15369_o = n15367_o & n15368_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15370_o = n15344_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15371_o = n15369_o & n15370_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15372_o = n15344_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15373_o = n15371_o & n15372_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15374_o = n15344_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15375_o = n15373_o & n15374_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15376_o = n15344_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15377_o = n15375_o & n15376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15378_o = n15344_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15379_o = n15377_o & n15378_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15380_o = n15344_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15381_o = n15379_o & n15380_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15382_o = n15344_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15383_o = n15381_o & n15382_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15384_o = n15344_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15385_o = n15383_o & n15384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15386_o = n15344_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15387_o = n15385_o & n15386_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15388_o = n15344_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15389_o = n15387_o & n15388_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15390_o = n15344_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15391_o = n15389_o & n15390_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15392_o = n15344_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15393_o = n15391_o & n15392_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15394_o = n15344_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15395_o = n15393_o & n15394_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15396_o = n15344_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15397_o = n15395_o & n15396_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15398_o = n15344_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15399_o = n15397_o & n15398_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15400_o = n15344_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15401_o = n15399_o & n15400_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15402_o = n15344_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15403_o = n15401_o & n15402_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15404_o = n15344_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15405_o = n15403_o & n15404_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15406_o = n15344_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15407_o = n15405_o & n15406_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15408_o = n15344_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15409_o = n15407_o & n15408_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15410_o = n15344_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15411_o = n15409_o & n15410_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15412_o = n15344_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15413_o = n15411_o & n15412_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15414_o = n15344_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15415_o = n15413_o & n15414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:320:39  */
  assign n15416_o = ~n15415_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:317:13  */
  assign n15417_o = n15268_o ? n15341_o : n15416_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:316:11  */
  assign n15419_o = n15266_o ? n15417_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:314:11  */
  assign n15421_o = n15191_o ? 1'b0 : n15419_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:314:11  */
  assign n15423_o = n15191_o ? n15264_o : 1'b0;
  assign n15424_o = {n15189_o, n14911_o};
  assign n15425_o = n14906_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n15424_o)
      2'b10: n15427_o = 1'b0;
      2'b01: n15427_o = n15425_o;
      default: n15427_o = 1'b0;
    endcase
  assign n15428_o = n14906_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n15424_o)
      2'b10: n15430_o = n15181_o;
      2'b01: n15430_o = n15428_o;
      default: n15430_o = 1'b0;
    endcase
  assign n15431_o = n14906_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n15424_o)
      2'b10: n15433_o = 1'b0;
      2'b01: n15433_o = n15431_o;
      default: n15433_o = 1'b0;
    endcase
  assign n15434_o = n14906_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n15424_o)
      2'b10: n15435_o = n15183_o;
      2'b01: n15435_o = n15434_o;
      default: n15435_o = n15421_o;
    endcase
  assign n15436_o = n14909_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n15424_o)
      2'b10: n15438_o = 1'b0;
      2'b01: n15438_o = n15436_o;
      default: n15438_o = 1'b0;
    endcase
  assign n15439_o = n14909_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n15424_o)
      2'b10: n15441_o = n15185_o;
      2'b01: n15441_o = n15439_o;
      default: n15441_o = 1'b0;
    endcase
  assign n15442_o = n14909_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n15424_o)
      2'b10: n15444_o = 1'b0;
      2'b01: n15444_o = n15442_o;
      default: n15444_o = 1'b0;
    endcase
  assign n15445_o = n14909_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n15424_o)
      2'b10: n15446_o = n15187_o;
      2'b01: n15446_o = n15445_o;
      default: n15446_o = n15423_o;
    endcase
  assign n15447_o = {n15435_o, n15433_o, n15430_o, n15427_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:284:5  */
  assign n15449_o = n13993_o ? n15447_o : 4'b0000;
  assign n15451_o = {n15446_o, n15444_o, n15441_o, n15438_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:284:5  */
  assign n15453_o = n13993_o ? n15451_o : 4'b0000;
  assign n15455_o = {n14076_o, n14072_o, n14068_o, n14064_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:330:35  */
  assign n15456_o = n15455_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:330:23  */
  assign n15457_o = n15456_o ? n14420_o : n14299_o;
  assign n15458_o = {n14076_o, n14072_o, n14068_o, n14064_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:335:35  */
  assign n15459_o = n15458_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:335:23  */
  assign n15460_o = n15459_o ? n14445_o : n14325_o;
  assign n15461_o = {n14076_o, n14072_o, n14068_o, n14064_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:340:35  */
  assign n15462_o = n15461_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:341:66  */
  assign n15463_o = n14477_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:343:65  */
  assign n15464_o = n14357_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:340:23  */
  assign n15465_o = n15462_o ? n15463_o : n15464_o;
  assign n15466_o = {n14076_o, n14072_o, n14068_o, n14064_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:345:35  */
  assign n15467_o = n15466_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:346:66  */
  assign n15468_o = n14516_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:348:65  */
  assign n15469_o = n14395_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:345:23  */
  assign n15470_o = n15467_o ? n15468_o : n15469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:330:7  */
  assign n15472_o = n13985_o == 2'b00;
  assign n15473_o = {n14076_o, n14072_o, n14068_o, n14064_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:351:35  */
  assign n15474_o = n15473_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:351:23  */
  assign n15475_o = n15474_o ? n14477_o : n14357_o;
  assign n15476_o = {n14076_o, n14072_o, n14068_o, n14064_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:356:35  */
  assign n15477_o = n15476_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:357:66  */
  assign n15478_o = n14516_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:359:65  */
  assign n15479_o = n14395_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:356:23  */
  assign n15480_o = n15477_o ? n15478_o : n15479_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:351:7  */
  assign n15482_o = n13985_o == 2'b01;
  assign n15483_o = {n14076_o, n14072_o, n14068_o, n14064_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:362:35  */
  assign n15484_o = n15483_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:362:23  */
  assign n15485_o = n15484_o ? n14516_o : n14395_o;
  assign n15486_o = {n15482_o, n15472_o};
  assign n15487_o = n15475_o[7:0];
  assign n15488_o = n15485_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n15486_o)
      2'b10: n15489_o = n15487_o;
      2'b01: n15489_o = n15457_o;
      default: n15489_o = n15488_o;
    endcase
  assign n15490_o = n15475_o[15:8];
  assign n15491_o = n15485_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n15486_o)
      2'b10: n15492_o = n15490_o;
      2'b01: n15492_o = n15460_o;
      default: n15492_o = n15491_o;
    endcase
  assign n15493_o = n15480_o[7:0];
  assign n15494_o = n15485_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n15486_o)
      2'b10: n15495_o = n15493_o;
      2'b01: n15495_o = n15465_o;
      default: n15495_o = n15494_o;
    endcase
  assign n15496_o = n15480_o[15:8];
  assign n15497_o = n15485_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n15486_o)
      2'b10: n15498_o = n15496_o;
      2'b01: n15498_o = n15470_o;
      default: n15498_o = n15497_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n15504_o = n13987_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n15505_o = n15453_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n15507_o = n15505_o ? 8'b11111111 : n15489_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n15509_o = n13989_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n15510_o = n15453_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n15511_o = n13982_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n15512_o = ~n15511_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n15515_o = n15512_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n15516_o = n15510_o ? n15515_o : n15489_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n15517_o = n15449_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n15518_o = n13982_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n15519_o = ~n15518_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n15522_o = n15519_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n15523_o = n15517_o ? n15522_o : n15489_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n15524_o = n15509_o ? n15516_o : n15523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n15525_o = n15504_o ? n15507_o : n15524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n15527_o = n13987_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n15528_o = n15453_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n15530_o = n15528_o ? 8'b11111111 : n15492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n15532_o = n13989_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n15533_o = n15453_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n15534_o = n13982_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n15535_o = ~n15534_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n15538_o = n15535_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n15539_o = n15533_o ? n15538_o : n15492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n15540_o = n15449_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n15541_o = n13982_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n15542_o = ~n15541_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n15545_o = n15542_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n15546_o = n15540_o ? n15545_o : n15492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n15547_o = n15532_o ? n15539_o : n15546_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n15548_o = n15527_o ? n15530_o : n15547_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n15550_o = n13987_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n15551_o = n15453_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n15553_o = n15551_o ? 8'b11111111 : n15495_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n15555_o = n13989_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n15556_o = n15453_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n15557_o = n13982_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n15558_o = ~n15557_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n15561_o = n15558_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n15562_o = n15556_o ? n15561_o : n15495_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n15563_o = n15449_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n15564_o = n13982_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n15565_o = ~n15564_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n15568_o = n15565_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n15569_o = n15563_o ? n15568_o : n15495_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n15570_o = n15555_o ? n15562_o : n15569_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n15571_o = n15550_o ? n15553_o : n15570_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n15573_o = n13987_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n15574_o = n15453_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n15576_o = n15574_o ? 8'b11111111 : n15498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n15578_o = n13989_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n15579_o = n15453_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n15580_o = n13982_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n15581_o = ~n15580_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n15584_o = n15581_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n15585_o = n15579_o ? n15584_o : n15498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n15586_o = n15449_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n15587_o = n13982_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n15588_o = ~n15587_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n15591_o = n15588_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n15592_o = n15586_o ? n15591_o : n15498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n15593_o = n15578_o ? n15585_o : n15592_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n15594_o = n15573_o ? n15576_o : n15593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:374:9  */
  assign n15596_o = n13985_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:32  */
  assign n15598_o = n13987_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:48  */
  assign n15599_o = n15453_o[1];
  assign n15601_o = {n15492_o, n15489_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:28  */
  assign n15602_o = n15599_o ? 16'b1111111111111111 : n15601_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:38  */
  assign n15604_o = n13989_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:50  */
  assign n15605_o = n15453_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:40  */
  assign n15606_o = n13982_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:53  */
  assign n15607_o = ~n15606_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:32  */
  assign n15610_o = n15607_o ? 16'b1111111111111111 : 16'b0000000000000000;
  assign n15611_o = {n15492_o, n15489_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:30  */
  assign n15612_o = n15605_o ? n15610_o : n15611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:48  */
  assign n15613_o = n15449_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:40  */
  assign n15614_o = n13982_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:53  */
  assign n15615_o = ~n15614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:32  */
  assign n15618_o = n15615_o ? 16'b0111111111111111 : 16'b1000000000000000;
  assign n15619_o = {n15492_o, n15489_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:30  */
  assign n15620_o = n15613_o ? n15618_o : n15619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:28  */
  assign n15621_o = n15604_o ? n15612_o : n15620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:26  */
  assign n15622_o = n15598_o ? n15602_o : n15621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:32  */
  assign n15624_o = n13987_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:48  */
  assign n15625_o = n15453_o[3];
  assign n15627_o = {n15498_o, n15495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:28  */
  assign n15628_o = n15625_o ? 16'b1111111111111111 : n15627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:38  */
  assign n15630_o = n13989_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:50  */
  assign n15631_o = n15453_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:40  */
  assign n15632_o = n13982_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:53  */
  assign n15633_o = ~n15632_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:32  */
  assign n15636_o = n15633_o ? 16'b1111111111111111 : 16'b0000000000000000;
  assign n15637_o = {n15498_o, n15495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:30  */
  assign n15638_o = n15631_o ? n15636_o : n15637_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:48  */
  assign n15639_o = n15449_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:40  */
  assign n15640_o = n13982_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:53  */
  assign n15641_o = ~n15640_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:32  */
  assign n15644_o = n15641_o ? 16'b0111111111111111 : 16'b1000000000000000;
  assign n15645_o = {n15498_o, n15495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:30  */
  assign n15646_o = n15639_o ? n15644_o : n15645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:28  */
  assign n15647_o = n15630_o ? n15638_o : n15646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:26  */
  assign n15648_o = n15624_o ? n15628_o : n15647_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:400:9  */
  assign n15650_o = n13985_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:426:30  */
  assign n15652_o = n13987_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:427:46  */
  assign n15653_o = n15453_o[3];
  assign n15655_o = {n15498_o, n15495_o, n15492_o, n15489_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:427:26  */
  assign n15656_o = n15653_o ? 32'b11111111111111111111111111111111 : n15655_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:431:36  */
  assign n15658_o = n13989_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:432:36  */
  assign n15659_o = n13982_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:432:41  */
  assign n15660_o = ~n15659_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:432:28  */
  assign n15663_o = n15660_o ? 32'b11111111111111111111111111111111 : 32'b00000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:438:46  */
  assign n15664_o = n15449_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:439:38  */
  assign n15665_o = n13982_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:439:43  */
  assign n15666_o = ~n15665_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:439:30  */
  assign n15669_o = n15666_o ? 32'b01111111111111111111111111111111 : 32'b10000000000000000000000000000000;
  assign n15670_o = {n15498_o, n15495_o, n15492_o, n15489_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:438:28  */
  assign n15671_o = n15664_o ? n15669_o : n15670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:431:26  */
  assign n15672_o = n15658_o ? n15663_o : n15671_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:426:24  */
  assign n15673_o = n15652_o ? n15656_o : n15672_o;
  assign n15674_o = {n15650_o, n15596_o};
  assign n15675_o = n15622_o[7:0];
  assign n15676_o = n15673_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n15674_o)
      2'b10: n15677_o = n15675_o;
      2'b01: n15677_o = n15525_o;
      default: n15677_o = n15676_o;
    endcase
  assign n15678_o = n15622_o[15:8];
  assign n15679_o = n15673_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n15674_o)
      2'b10: n15680_o = n15678_o;
      2'b01: n15680_o = n15548_o;
      default: n15680_o = n15679_o;
    endcase
  assign n15681_o = n15648_o[7:0];
  assign n15682_o = n15673_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n15674_o)
      2'b10: n15683_o = n15681_o;
      2'b01: n15683_o = n15571_o;
      default: n15683_o = n15682_o;
    endcase
  assign n15684_o = n15648_o[15:8];
  assign n15685_o = n15673_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n15674_o)
      2'b10: n15686_o = n15684_o;
      2'b01: n15686_o = n15594_o;
      default: n15686_o = n15685_o;
    endcase
  assign n15687_o = {n15686_o, n15683_o, n15680_o, n15677_o};
  assign n15688_o = {n15498_o, n15495_o, n15492_o, n15489_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:372:5  */
  assign n15689_o = n13993_o ? n15687_o : n15688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:17  */
  assign n15690_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:25  */
  assign n15691_o = n15690_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:35  */
  assign n15693_o = n15691_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:19  */
  assign n15694_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:27  */
  assign n15695_o = n15694_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:32  */
  assign n15697_o = n15695_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:21  */
  assign n15698_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:29  */
  assign n15699_o = n15698_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:32  */
  assign n15701_o = n15699_o == 1'b0;
  assign n15704_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n15705_o = n15704_o[39];
  assign n15706_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n15707_o = n15706_o[39];
  assign n15708_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n15709_o = n15708_o[39];
  assign n15710_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n15711_o = n15710_o[39];
  assign n15712_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n15713_o = n15712_o[39];
  assign n15714_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n15715_o = n15714_o[39];
  assign n15716_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n15717_o = n15716_o[39];
  assign n15718_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n15719_o = n15718_o[39];
  assign n15720_o = {n15705_o, n15707_o, n15709_o, n15711_o};
  assign n15721_o = {n15713_o, n15715_o, n15717_o, n15719_o};
  assign n15722_o = {n15720_o, n15721_o};
  assign n15723_o = n12528_o[39:32];
  assign n15724_o = n12353_o[39:32];
  assign n15725_o = n12360_o[39:32];
  assign n15726_o = n12345_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15727_o = n12355_o ? n15725_o : n15726_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15728_o = n12348_o ? n15724_o : n15727_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15729_o = n12507_o ? n15723_o : n15728_o;
  assign n15730_o = n12528_o[63:48];
  assign n15731_o = n12353_o[63:48];
  assign n15732_o = n12360_o[63:48];
  assign n15733_o = n12345_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15734_o = n12355_o ? n15732_o : n15733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15735_o = n12348_o ? n15731_o : n15734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15736_o = n12507_o ? n15730_o : n15735_o;
  assign n15737_o = {n15736_o, n15722_o, n15729_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n15738_o = n15737_o[55];
  assign n15739_o = n12528_o[39:32];
  assign n15740_o = n12353_o[39:32];
  assign n15741_o = n12360_o[39:32];
  assign n15742_o = n12345_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15743_o = n12355_o ? n15741_o : n15742_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15744_o = n12348_o ? n15740_o : n15743_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15745_o = n12507_o ? n15739_o : n15744_o;
  assign n15746_o = n12528_o[63:48];
  assign n15747_o = n12353_o[63:48];
  assign n15748_o = n12360_o[63:48];
  assign n15749_o = n12345_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15750_o = n12355_o ? n15748_o : n15749_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15751_o = n12348_o ? n15747_o : n15750_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15752_o = n12507_o ? n15746_o : n15751_o;
  assign n15753_o = {n15752_o, n15722_o, n15745_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n15754_o = n15753_o[55];
  assign n15755_o = n12528_o[39:32];
  assign n15756_o = n12353_o[39:32];
  assign n15757_o = n12360_o[39:32];
  assign n15758_o = n12345_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15759_o = n12355_o ? n15757_o : n15758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15760_o = n12348_o ? n15756_o : n15759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15761_o = n12507_o ? n15755_o : n15760_o;
  assign n15762_o = n12528_o[63:48];
  assign n15763_o = n12353_o[63:48];
  assign n15764_o = n12360_o[63:48];
  assign n15765_o = n12345_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15766_o = n12355_o ? n15764_o : n15765_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15767_o = n12348_o ? n15763_o : n15766_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15768_o = n12507_o ? n15762_o : n15767_o;
  assign n15769_o = {n15768_o, n15722_o, n15761_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n15770_o = n15769_o[55];
  assign n15771_o = n12528_o[39:32];
  assign n15772_o = n12353_o[39:32];
  assign n15773_o = n12360_o[39:32];
  assign n15774_o = n12345_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15775_o = n12355_o ? n15773_o : n15774_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15776_o = n12348_o ? n15772_o : n15775_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15777_o = n12507_o ? n15771_o : n15776_o;
  assign n15778_o = n12528_o[63:48];
  assign n15779_o = n12353_o[63:48];
  assign n15780_o = n12360_o[63:48];
  assign n15781_o = n12345_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15782_o = n12355_o ? n15780_o : n15781_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15783_o = n12348_o ? n15779_o : n15782_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15784_o = n12507_o ? n15778_o : n15783_o;
  assign n15785_o = {n15784_o, n15722_o, n15777_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n15786_o = n15785_o[55];
  assign n15787_o = n12528_o[39:32];
  assign n15788_o = n12353_o[39:32];
  assign n15789_o = n12360_o[39:32];
  assign n15790_o = n12345_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15791_o = n12355_o ? n15789_o : n15790_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15792_o = n12348_o ? n15788_o : n15791_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15793_o = n12507_o ? n15787_o : n15792_o;
  assign n15794_o = n12528_o[63:48];
  assign n15795_o = n12353_o[63:48];
  assign n15796_o = n12360_o[63:48];
  assign n15797_o = n12345_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15798_o = n12355_o ? n15796_o : n15797_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15799_o = n12348_o ? n15795_o : n15798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15800_o = n12507_o ? n15794_o : n15799_o;
  assign n15801_o = {n15800_o, n15722_o, n15793_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n15802_o = n15801_o[55];
  assign n15803_o = n12528_o[39:32];
  assign n15804_o = n12353_o[39:32];
  assign n15805_o = n12360_o[39:32];
  assign n15806_o = n12345_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15807_o = n12355_o ? n15805_o : n15806_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15808_o = n12348_o ? n15804_o : n15807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15809_o = n12507_o ? n15803_o : n15808_o;
  assign n15810_o = n12528_o[63:48];
  assign n15811_o = n12353_o[63:48];
  assign n15812_o = n12360_o[63:48];
  assign n15813_o = n12345_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15814_o = n12355_o ? n15812_o : n15813_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15815_o = n12348_o ? n15811_o : n15814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15816_o = n12507_o ? n15810_o : n15815_o;
  assign n15817_o = {n15816_o, n15722_o, n15809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n15818_o = n15817_o[55];
  assign n15819_o = n12528_o[39:32];
  assign n15820_o = n12353_o[39:32];
  assign n15821_o = n12360_o[39:32];
  assign n15822_o = n12345_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15823_o = n12355_o ? n15821_o : n15822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15824_o = n12348_o ? n15820_o : n15823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15825_o = n12507_o ? n15819_o : n15824_o;
  assign n15826_o = n12528_o[63:48];
  assign n15827_o = n12353_o[63:48];
  assign n15828_o = n12360_o[63:48];
  assign n15829_o = n12345_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15830_o = n12355_o ? n15828_o : n15829_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15831_o = n12348_o ? n15827_o : n15830_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15832_o = n12507_o ? n15826_o : n15831_o;
  assign n15833_o = {n15832_o, n15722_o, n15825_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n15834_o = n15833_o[55];
  assign n15835_o = n12528_o[39:32];
  assign n15836_o = n12353_o[39:32];
  assign n15837_o = n12360_o[39:32];
  assign n15838_o = n12345_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15839_o = n12355_o ? n15837_o : n15838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15840_o = n12348_o ? n15836_o : n15839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15841_o = n12507_o ? n15835_o : n15840_o;
  assign n15842_o = n12528_o[63:48];
  assign n15843_o = n12353_o[63:48];
  assign n15844_o = n12360_o[63:48];
  assign n15845_o = n12345_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15846_o = n12355_o ? n15844_o : n15845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15847_o = n12348_o ? n15843_o : n15846_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15848_o = n12507_o ? n15842_o : n15847_o;
  assign n15849_o = {n15848_o, n15722_o, n15841_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n15850_o = n15849_o[55];
  assign n15851_o = {n15738_o, n15754_o, n15770_o, n15786_o};
  assign n15852_o = {n15802_o, n15818_o, n15834_o, n15850_o};
  assign n15853_o = {n15851_o, n15852_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:11  */
  assign n15854_o = n15701_o ? 8'b00000000 : n15722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:11  */
  assign n15855_o = n15701_o ? 8'b00000000 : n15853_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:21  */
  assign n15856_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:29  */
  assign n15857_o = n15856_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:32  */
  assign n15859_o = n15857_o == 1'b0;
  assign n15861_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15862_o = n15861_o[47];
  assign n15863_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15864_o = n15863_o[47];
  assign n15865_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15866_o = n15865_o[47];
  assign n15867_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15868_o = n15867_o[47];
  assign n15869_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15870_o = n15869_o[47];
  assign n15871_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15872_o = n15871_o[47];
  assign n15873_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15874_o = n15873_o[47];
  assign n15875_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15876_o = n15875_o[47];
  assign n15877_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15878_o = n15877_o[47];
  assign n15879_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15880_o = n15879_o[47];
  assign n15881_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15882_o = n15881_o[47];
  assign n15883_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15884_o = n15883_o[47];
  assign n15885_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15886_o = n15885_o[47];
  assign n15887_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15888_o = n15887_o[47];
  assign n15889_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15890_o = n15889_o[47];
  assign n15891_o = {n12809_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15892_o = n15891_o[47];
  assign n15893_o = {n15862_o, n15864_o, n15866_o, n15868_o};
  assign n15894_o = {n15870_o, n15872_o, n15874_o, n15876_o};
  assign n15895_o = {n15878_o, n15880_o, n15882_o, n15884_o};
  assign n15896_o = {n15886_o, n15888_o, n15890_o, n15892_o};
  assign n15897_o = {n15893_o, n15894_o, n15895_o, n15896_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:11  */
  assign n15898_o = n15859_o ? 16'b0000000000000000 : n15897_o;
  assign n15899_o = n12528_o[47:40];
  assign n15900_o = n12353_o[47:40];
  assign n15901_o = n12360_o[47:40];
  assign n15902_o = n12345_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15903_o = n12355_o ? n15901_o : n15902_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15904_o = n12348_o ? n15900_o : n15903_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15905_o = n12507_o ? n15899_o : n15904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:9  */
  assign n15906_o = n15697_o ? n15854_o : n15905_o;
  assign n15907_o = n15898_o[7:0];
  assign n15908_o = n12528_o[55:48];
  assign n15909_o = n12353_o[55:48];
  assign n15910_o = n12360_o[55:48];
  assign n15911_o = n12345_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15912_o = n12355_o ? n15910_o : n15911_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15913_o = n12348_o ? n15909_o : n15912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15914_o = n12507_o ? n15908_o : n15913_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:9  */
  assign n15915_o = n15697_o ? n15914_o : n15907_o;
  assign n15916_o = n15898_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:9  */
  assign n15917_o = n15697_o ? n15855_o : n15916_o;
  assign n15918_o = {n15917_o, n15915_o, n15906_o};
  assign n15919_o = n12528_o[63:40];
  assign n15920_o = n12353_o[63:40];
  assign n15921_o = n12360_o[63:40];
  assign n15922_o = n12345_o[63:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15923_o = n12355_o ? n15921_o : n15922_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15924_o = n12348_o ? n15920_o : n15923_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15925_o = n12507_o ? n15919_o : n15924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:7  */
  assign n15926_o = n15693_o ? n15918_o : n15925_o;
  assign n15927_o = n12528_o[39:32];
  assign n15928_o = n12353_o[39:32];
  assign n15929_o = n12360_o[39:32];
  assign n15930_o = n12345_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15931_o = n12355_o ? n15929_o : n15930_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15932_o = n12348_o ? n15928_o : n15931_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15933_o = n12507_o ? n15927_o : n15932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:19  */
  assign n15934_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:27  */
  assign n15935_o = n15934_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:39  */
  assign n15936_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:47  */
  assign n15937_o = n15936_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:52  */
  assign n15939_o = n15937_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:41  */
  assign n15940_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:49  */
  assign n15941_o = n15940_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:52  */
  assign n15943_o = n15941_o == 1'b0;
  assign n15946_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n15947_o = n15946_o[39];
  assign n15948_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n15949_o = n15948_o[39];
  assign n15950_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n15951_o = n15950_o[39];
  assign n15952_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n15953_o = n15952_o[39];
  assign n15954_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n15955_o = n15954_o[39];
  assign n15956_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n15957_o = n15956_o[39];
  assign n15958_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n15959_o = n15958_o[39];
  assign n15960_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n15961_o = n15960_o[39];
  assign n15962_o = {n15947_o, n15949_o, n15951_o, n15953_o};
  assign n15963_o = {n15955_o, n15957_o, n15959_o, n15961_o};
  assign n15964_o = {n15962_o, n15963_o};
  assign n15965_o = n12588_o[39:32];
  assign n15966_o = n12586_o[39:32];
  assign n15967_o = n12584_o[39:32];
  assign n15968_o = n12582_o[39:32];
  assign n15969_o = n12379_o[39:32];
  assign n15970_o = n12386_o[39:32];
  assign n15971_o = n12371_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15972_o = n12381_o ? n15970_o : n15971_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15973_o = n12374_o ? n15969_o : n15972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n15974_o = n12561_o ? n15968_o : n15973_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n15975_o = n12553_o ? n15967_o : n15974_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n15976_o = n12547_o ? n15966_o : n15975_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n15977_o = n12533_o ? n15965_o : n15976_o;
  assign n15978_o = n12588_o[63:48];
  assign n15979_o = n12586_o[63:48];
  assign n15980_o = n12584_o[63:48];
  assign n15981_o = n12582_o[63:48];
  assign n15982_o = n12379_o[63:48];
  assign n15983_o = n12386_o[63:48];
  assign n15984_o = n12371_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15985_o = n12381_o ? n15983_o : n15984_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15986_o = n12374_o ? n15982_o : n15985_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n15987_o = n12561_o ? n15981_o : n15986_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n15988_o = n12553_o ? n15980_o : n15987_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n15989_o = n12547_o ? n15979_o : n15988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n15990_o = n12533_o ? n15978_o : n15989_o;
  assign n15991_o = {n15990_o, n15964_o, n15977_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n15992_o = n15991_o[55];
  assign n15993_o = n12588_o[39:32];
  assign n15994_o = n12586_o[39:32];
  assign n15995_o = n12584_o[39:32];
  assign n15996_o = n12582_o[39:32];
  assign n15997_o = n12379_o[39:32];
  assign n15998_o = n12386_o[39:32];
  assign n15999_o = n12371_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16000_o = n12381_o ? n15998_o : n15999_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16001_o = n12374_o ? n15997_o : n16000_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16002_o = n12561_o ? n15996_o : n16001_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16003_o = n12553_o ? n15995_o : n16002_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16004_o = n12547_o ? n15994_o : n16003_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16005_o = n12533_o ? n15993_o : n16004_o;
  assign n16006_o = n12588_o[63:48];
  assign n16007_o = n12586_o[63:48];
  assign n16008_o = n12584_o[63:48];
  assign n16009_o = n12582_o[63:48];
  assign n16010_o = n12379_o[63:48];
  assign n16011_o = n12386_o[63:48];
  assign n16012_o = n12371_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16013_o = n12381_o ? n16011_o : n16012_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16014_o = n12374_o ? n16010_o : n16013_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16015_o = n12561_o ? n16009_o : n16014_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16016_o = n12553_o ? n16008_o : n16015_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16017_o = n12547_o ? n16007_o : n16016_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16018_o = n12533_o ? n16006_o : n16017_o;
  assign n16019_o = {n16018_o, n15964_o, n16005_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n16020_o = n16019_o[55];
  assign n16021_o = n12588_o[39:32];
  assign n16022_o = n12586_o[39:32];
  assign n16023_o = n12584_o[39:32];
  assign n16024_o = n12582_o[39:32];
  assign n16025_o = n12379_o[39:32];
  assign n16026_o = n12386_o[39:32];
  assign n16027_o = n12371_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16028_o = n12381_o ? n16026_o : n16027_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16029_o = n12374_o ? n16025_o : n16028_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16030_o = n12561_o ? n16024_o : n16029_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16031_o = n12553_o ? n16023_o : n16030_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16032_o = n12547_o ? n16022_o : n16031_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16033_o = n12533_o ? n16021_o : n16032_o;
  assign n16034_o = n12588_o[63:48];
  assign n16035_o = n12586_o[63:48];
  assign n16036_o = n12584_o[63:48];
  assign n16037_o = n12582_o[63:48];
  assign n16038_o = n12379_o[63:48];
  assign n16039_o = n12386_o[63:48];
  assign n16040_o = n12371_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16041_o = n12381_o ? n16039_o : n16040_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16042_o = n12374_o ? n16038_o : n16041_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16043_o = n12561_o ? n16037_o : n16042_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16044_o = n12553_o ? n16036_o : n16043_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16045_o = n12547_o ? n16035_o : n16044_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16046_o = n12533_o ? n16034_o : n16045_o;
  assign n16047_o = {n16046_o, n15964_o, n16033_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n16048_o = n16047_o[55];
  assign n16049_o = n12588_o[39:32];
  assign n16050_o = n12586_o[39:32];
  assign n16051_o = n12584_o[39:32];
  assign n16052_o = n12582_o[39:32];
  assign n16053_o = n12379_o[39:32];
  assign n16054_o = n12386_o[39:32];
  assign n16055_o = n12371_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16056_o = n12381_o ? n16054_o : n16055_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16057_o = n12374_o ? n16053_o : n16056_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16058_o = n12561_o ? n16052_o : n16057_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16059_o = n12553_o ? n16051_o : n16058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16060_o = n12547_o ? n16050_o : n16059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16061_o = n12533_o ? n16049_o : n16060_o;
  assign n16062_o = n12588_o[63:48];
  assign n16063_o = n12586_o[63:48];
  assign n16064_o = n12584_o[63:48];
  assign n16065_o = n12582_o[63:48];
  assign n16066_o = n12379_o[63:48];
  assign n16067_o = n12386_o[63:48];
  assign n16068_o = n12371_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16069_o = n12381_o ? n16067_o : n16068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16070_o = n12374_o ? n16066_o : n16069_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16071_o = n12561_o ? n16065_o : n16070_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16072_o = n12553_o ? n16064_o : n16071_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16073_o = n12547_o ? n16063_o : n16072_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16074_o = n12533_o ? n16062_o : n16073_o;
  assign n16075_o = {n16074_o, n15964_o, n16061_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n16076_o = n16075_o[55];
  assign n16077_o = n12588_o[39:32];
  assign n16078_o = n12586_o[39:32];
  assign n16079_o = n12584_o[39:32];
  assign n16080_o = n12582_o[39:32];
  assign n16081_o = n12379_o[39:32];
  assign n16082_o = n12386_o[39:32];
  assign n16083_o = n12371_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16084_o = n12381_o ? n16082_o : n16083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16085_o = n12374_o ? n16081_o : n16084_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16086_o = n12561_o ? n16080_o : n16085_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16087_o = n12553_o ? n16079_o : n16086_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16088_o = n12547_o ? n16078_o : n16087_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16089_o = n12533_o ? n16077_o : n16088_o;
  assign n16090_o = n12588_o[63:48];
  assign n16091_o = n12586_o[63:48];
  assign n16092_o = n12584_o[63:48];
  assign n16093_o = n12582_o[63:48];
  assign n16094_o = n12379_o[63:48];
  assign n16095_o = n12386_o[63:48];
  assign n16096_o = n12371_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16097_o = n12381_o ? n16095_o : n16096_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16098_o = n12374_o ? n16094_o : n16097_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16099_o = n12561_o ? n16093_o : n16098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16100_o = n12553_o ? n16092_o : n16099_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16101_o = n12547_o ? n16091_o : n16100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16102_o = n12533_o ? n16090_o : n16101_o;
  assign n16103_o = {n16102_o, n15964_o, n16089_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n16104_o = n16103_o[55];
  assign n16105_o = n12588_o[39:32];
  assign n16106_o = n12586_o[39:32];
  assign n16107_o = n12584_o[39:32];
  assign n16108_o = n12582_o[39:32];
  assign n16109_o = n12379_o[39:32];
  assign n16110_o = n12386_o[39:32];
  assign n16111_o = n12371_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16112_o = n12381_o ? n16110_o : n16111_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16113_o = n12374_o ? n16109_o : n16112_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16114_o = n12561_o ? n16108_o : n16113_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16115_o = n12553_o ? n16107_o : n16114_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16116_o = n12547_o ? n16106_o : n16115_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16117_o = n12533_o ? n16105_o : n16116_o;
  assign n16118_o = n12588_o[63:48];
  assign n16119_o = n12586_o[63:48];
  assign n16120_o = n12584_o[63:48];
  assign n16121_o = n12582_o[63:48];
  assign n16122_o = n12379_o[63:48];
  assign n16123_o = n12386_o[63:48];
  assign n16124_o = n12371_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16125_o = n12381_o ? n16123_o : n16124_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16126_o = n12374_o ? n16122_o : n16125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16127_o = n12561_o ? n16121_o : n16126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16128_o = n12553_o ? n16120_o : n16127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16129_o = n12547_o ? n16119_o : n16128_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16130_o = n12533_o ? n16118_o : n16129_o;
  assign n16131_o = {n16130_o, n15964_o, n16117_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n16132_o = n16131_o[55];
  assign n16133_o = n12588_o[39:32];
  assign n16134_o = n12586_o[39:32];
  assign n16135_o = n12584_o[39:32];
  assign n16136_o = n12582_o[39:32];
  assign n16137_o = n12379_o[39:32];
  assign n16138_o = n12386_o[39:32];
  assign n16139_o = n12371_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16140_o = n12381_o ? n16138_o : n16139_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16141_o = n12374_o ? n16137_o : n16140_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16142_o = n12561_o ? n16136_o : n16141_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16143_o = n12553_o ? n16135_o : n16142_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16144_o = n12547_o ? n16134_o : n16143_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16145_o = n12533_o ? n16133_o : n16144_o;
  assign n16146_o = n12588_o[63:48];
  assign n16147_o = n12586_o[63:48];
  assign n16148_o = n12584_o[63:48];
  assign n16149_o = n12582_o[63:48];
  assign n16150_o = n12379_o[63:48];
  assign n16151_o = n12386_o[63:48];
  assign n16152_o = n12371_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16153_o = n12381_o ? n16151_o : n16152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16154_o = n12374_o ? n16150_o : n16153_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16155_o = n12561_o ? n16149_o : n16154_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16156_o = n12553_o ? n16148_o : n16155_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16157_o = n12547_o ? n16147_o : n16156_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16158_o = n12533_o ? n16146_o : n16157_o;
  assign n16159_o = {n16158_o, n15964_o, n16145_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n16160_o = n16159_o[55];
  assign n16161_o = n12588_o[39:32];
  assign n16162_o = n12586_o[39:32];
  assign n16163_o = n12584_o[39:32];
  assign n16164_o = n12582_o[39:32];
  assign n16165_o = n12379_o[39:32];
  assign n16166_o = n12386_o[39:32];
  assign n16167_o = n12371_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16168_o = n12381_o ? n16166_o : n16167_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16169_o = n12374_o ? n16165_o : n16168_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16170_o = n12561_o ? n16164_o : n16169_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16171_o = n12553_o ? n16163_o : n16170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16172_o = n12547_o ? n16162_o : n16171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16173_o = n12533_o ? n16161_o : n16172_o;
  assign n16174_o = n12588_o[63:48];
  assign n16175_o = n12586_o[63:48];
  assign n16176_o = n12584_o[63:48];
  assign n16177_o = n12582_o[63:48];
  assign n16178_o = n12379_o[63:48];
  assign n16179_o = n12386_o[63:48];
  assign n16180_o = n12371_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16181_o = n12381_o ? n16179_o : n16180_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16182_o = n12374_o ? n16178_o : n16181_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16183_o = n12561_o ? n16177_o : n16182_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16184_o = n12553_o ? n16176_o : n16183_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16185_o = n12547_o ? n16175_o : n16184_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16186_o = n12533_o ? n16174_o : n16185_o;
  assign n16187_o = {n16186_o, n15964_o, n16173_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n16188_o = n16187_o[55];
  assign n16189_o = {n15992_o, n16020_o, n16048_o, n16076_o};
  assign n16190_o = {n16104_o, n16132_o, n16160_o, n16188_o};
  assign n16191_o = {n16189_o, n16190_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:31  */
  assign n16192_o = n15943_o ? 8'b00000000 : n15964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:31  */
  assign n16193_o = n15943_o ? 8'b00000000 : n16191_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:41  */
  assign n16194_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:49  */
  assign n16195_o = n16194_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:52  */
  assign n16197_o = n16195_o == 1'b0;
  assign n16199_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16200_o = n16199_o[47];
  assign n16201_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16202_o = n16201_o[47];
  assign n16203_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16204_o = n16203_o[47];
  assign n16205_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16206_o = n16205_o[47];
  assign n16207_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16208_o = n16207_o[47];
  assign n16209_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16210_o = n16209_o[47];
  assign n16211_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16212_o = n16211_o[47];
  assign n16213_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16214_o = n16213_o[47];
  assign n16215_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16216_o = n16215_o[47];
  assign n16217_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16218_o = n16217_o[47];
  assign n16219_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16220_o = n16219_o[47];
  assign n16221_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16222_o = n16221_o[47];
  assign n16223_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16224_o = n16223_o[47];
  assign n16225_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16226_o = n16225_o[47];
  assign n16227_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16228_o = n16227_o[47];
  assign n16229_o = {n13225_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16230_o = n16229_o[47];
  assign n16231_o = {n16200_o, n16202_o, n16204_o, n16206_o};
  assign n16232_o = {n16208_o, n16210_o, n16212_o, n16214_o};
  assign n16233_o = {n16216_o, n16218_o, n16220_o, n16222_o};
  assign n16234_o = {n16224_o, n16226_o, n16228_o, n16230_o};
  assign n16235_o = {n16231_o, n16232_o, n16233_o, n16234_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:31  */
  assign n16236_o = n16197_o ? 16'b0000000000000000 : n16235_o;
  assign n16237_o = n12588_o[47:40];
  assign n16238_o = n12586_o[47:40];
  assign n16239_o = n12584_o[47:40];
  assign n16240_o = n12582_o[47:40];
  assign n16241_o = n12379_o[47:40];
  assign n16242_o = n12386_o[47:40];
  assign n16243_o = n12371_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16244_o = n12381_o ? n16242_o : n16243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16245_o = n12374_o ? n16241_o : n16244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16246_o = n12561_o ? n16240_o : n16245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16247_o = n12553_o ? n16239_o : n16246_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16248_o = n12547_o ? n16238_o : n16247_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16249_o = n12533_o ? n16237_o : n16248_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:29  */
  assign n16250_o = n15939_o ? n16192_o : n16249_o;
  assign n16251_o = n16236_o[7:0];
  assign n16252_o = n12588_o[55:48];
  assign n16253_o = n12586_o[55:48];
  assign n16254_o = n12584_o[55:48];
  assign n16255_o = n12582_o[55:48];
  assign n16256_o = n12379_o[55:48];
  assign n16257_o = n12386_o[55:48];
  assign n16258_o = n12371_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16259_o = n12381_o ? n16257_o : n16258_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16260_o = n12374_o ? n16256_o : n16259_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16261_o = n12561_o ? n16255_o : n16260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16262_o = n12553_o ? n16254_o : n16261_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16263_o = n12547_o ? n16253_o : n16262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16264_o = n12533_o ? n16252_o : n16263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:29  */
  assign n16265_o = n15939_o ? n16264_o : n16251_o;
  assign n16266_o = n16236_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:29  */
  assign n16267_o = n15939_o ? n16193_o : n16266_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:9  */
  assign n16269_o = n15935_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:19  */
  assign n16271_o = n15935_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:19  */
  assign n16272_o = n16269_o | n16271_o;
  assign n16273_o = n12588_o[47:40];
  assign n16274_o = n12586_o[47:40];
  assign n16275_o = n12584_o[47:40];
  assign n16276_o = n12582_o[47:40];
  assign n16277_o = n12379_o[47:40];
  assign n16278_o = n12386_o[47:40];
  assign n16279_o = n12371_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16280_o = n12381_o ? n16278_o : n16279_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16281_o = n12374_o ? n16277_o : n16280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16282_o = n12561_o ? n16276_o : n16281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16283_o = n12553_o ? n16275_o : n16282_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16284_o = n12547_o ? n16274_o : n16283_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16285_o = n12533_o ? n16273_o : n16284_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:7  */
  always @*
    case (n16272_o)
      1'b1: n16286_o = n16250_o;
      default: n16286_o = n16285_o;
    endcase
  assign n16287_o = n12588_o[55:48];
  assign n16288_o = n12586_o[55:48];
  assign n16289_o = n12584_o[55:48];
  assign n16290_o = n12582_o[55:48];
  assign n16291_o = n12379_o[55:48];
  assign n16292_o = n12386_o[55:48];
  assign n16293_o = n12371_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16294_o = n12381_o ? n16292_o : n16293_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16295_o = n12374_o ? n16291_o : n16294_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16296_o = n12561_o ? n16290_o : n16295_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16297_o = n12553_o ? n16289_o : n16296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16298_o = n12547_o ? n16288_o : n16297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16299_o = n12533_o ? n16287_o : n16298_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:7  */
  always @*
    case (n16272_o)
      1'b1: n16300_o = n16265_o;
      default: n16300_o = n16299_o;
    endcase
  assign n16301_o = n12588_o[63:56];
  assign n16302_o = n12586_o[63:56];
  assign n16303_o = n12584_o[63:56];
  assign n16304_o = n12582_o[63:56];
  assign n16305_o = n12379_o[63:56];
  assign n16306_o = n12386_o[63:56];
  assign n16307_o = n12371_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16308_o = n12381_o ? n16306_o : n16307_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16309_o = n12374_o ? n16305_o : n16308_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16310_o = n12561_o ? n16304_o : n16309_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16311_o = n12553_o ? n16303_o : n16310_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16312_o = n12547_o ? n16302_o : n16311_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16313_o = n12533_o ? n16301_o : n16312_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:7  */
  always @*
    case (n16272_o)
      1'b1: n16314_o = n16267_o;
      default: n16314_o = n16313_o;
    endcase
  assign n16328_o = n12588_o[39:32];
  assign n16329_o = n12586_o[39:32];
  assign n16330_o = n12584_o[39:32];
  assign n16331_o = n12582_o[39:32];
  assign n16332_o = n12379_o[39:32];
  assign n16333_o = n12386_o[39:32];
  assign n16334_o = n12371_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16335_o = n12381_o ? n16333_o : n16334_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16336_o = n12374_o ? n16332_o : n16335_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16337_o = n12561_o ? n16331_o : n16336_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16338_o = n12553_o ? n16330_o : n16337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16339_o = n12547_o ? n16329_o : n16338_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16340_o = n12533_o ? n16328_o : n16339_o;
  assign n16355_o = {n15926_o, n15933_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:492:53  */
  assign n16356_o = n16355_o[63:32];
  assign n16357_o = {n16314_o, n16300_o, n16286_o, n16340_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:493:53  */
  assign n16358_o = n16357_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:494:51  */
  assign n16359_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:494:59  */
  assign n16360_o = n16359_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:495:51  */
  assign n16361_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:495:59  */
  assign n16362_o = n16361_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:496:51  */
  assign n16363_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:496:59  */
  assign n16364_o = n16363_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:497:51  */
  assign n16365_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:497:59  */
  assign n16366_o = n16365_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:262:7  */
  assign n16384_o = n16362_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:267:7  */
  assign n16390_o = n16362_o == 2'b01;
  assign n16395_o = {n16390_o, n16384_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n16395_o)
      2'b10: n16396_o = 1'b0;
      2'b01: n16396_o = 1'b0;
      default: n16396_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n16395_o)
      2'b10: n16397_o = 1'b1;
      2'b01: n16397_o = 1'b0;
      default: n16397_o = 1'b1;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n16395_o)
      2'b10: n16398_o = 1'b0;
      2'b01: n16398_o = 1'b0;
      default: n16398_o = 1'b1;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n16395_o)
      2'b10: n16399_o = 1'b1;
      2'b01: n16399_o = 1'b0;
      default: n16399_o = 1'b1;
    endcase
  assign n16404_o = {n16399_o, n16398_o, n16397_o, n16396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n16405_o = n16404_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n16407_o = n16360_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n16410_o = n16407_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n16412_o = n16405_o ? 1'b0 : n16410_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n16415_o = n16356_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n16416_o = n16358_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n16430_o = n16415_o + n16416_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n16431_o = {7'b0, n16412_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n16432_o = n16430_o + n16431_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n16434_o = n16432_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n16435_o = n16415_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n16436_o = {n16434_o, n16435_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n16437_o = n16416_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n16438_o = {n16436_o, n16437_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n16442_o = n16438_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n16444_o = n16438_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n16445_o = n16442_o | n16444_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n16447_o = n16438_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n16448_o = n16445_o | n16447_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n16450_o = n16438_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n16451_o = n16448_o | n16450_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n16451_o)
      1'b1: n16453_o = 1'b1;
      default: n16453_o = 1'b0;
    endcase
  assign n16455_o = n16454_o[12:9];
  assign n16456_o = n16454_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n16458_o = n16360_o == 1'b0;
  assign n16459_o = {n16455_o, n16453_o, n16456_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n16460_o = n16459_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n16461_o = n16460_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n16463_o = n16360_o == 1'b1;
  assign n16464_o = {n16455_o, n16453_o, n16456_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n16465_o = n16464_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n16466_o = n16465_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n16467_o = ~n16466_o;
  assign n16468_o = n16454_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n16469_o = n16463_o ? n16467_o : n16468_o;
  assign n16470_o = n16454_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n16471_o = n16458_o ? n16461_o : n16470_o;
  assign n16472_o = n16454_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n16473_o = n16458_o ? n16472_o : n16469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n16476_o = n16438_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n16477_o = n16438_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n16478_o = ~n16477_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n16479_o = n16476_o & n16478_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n16480_o = n16438_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n16481_o = ~n16480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n16482_o = n16479_o & n16481_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n16484_o = n16438_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n16485_o = ~n16484_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n16486_o = n16438_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n16487_o = n16485_o & n16486_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n16488_o = n16438_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n16489_o = n16487_o & n16488_o;
  assign n16490_o = {n16473_o, n16471_o, n16489_o, n16482_o, n16453_o, n16432_o};
  assign n16492_o = n16491_o[51:13];
  assign n16493_o = {n16399_o, n16398_o, n16397_o, n16396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n16494_o = n16493_o[1];
  assign n16495_o = {n16492_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:30  */
  assign n16496_o = n16495_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:36  */
  assign n16497_o = n16496_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:42  */
  assign n16498_o = n16497_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n16500_o = n16360_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n16503_o = n16500_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n16504_o = n16494_o ? n16498_o : n16503_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n16507_o = n16356_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n16508_o = n16358_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n16522_o = n16507_o + n16508_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n16523_o = {7'b0, n16504_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n16524_o = n16522_o + n16523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n16526_o = n16524_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n16527_o = n16507_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n16528_o = {n16526_o, n16527_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n16529_o = n16508_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n16530_o = {n16528_o, n16529_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n16534_o = n16530_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n16536_o = n16530_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n16537_o = n16534_o | n16536_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n16539_o = n16530_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n16540_o = n16537_o | n16539_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n16542_o = n16530_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n16543_o = n16540_o | n16542_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n16543_o)
      1'b1: n16545_o = 1'b1;
      default: n16545_o = 1'b0;
    endcase
  assign n16547_o = n16546_o[12:9];
  assign n16548_o = n16546_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n16550_o = n16360_o == 1'b0;
  assign n16551_o = {n16547_o, n16545_o, n16548_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n16552_o = n16551_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n16553_o = n16552_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n16555_o = n16360_o == 1'b1;
  assign n16556_o = {n16547_o, n16545_o, n16548_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n16557_o = n16556_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n16558_o = n16557_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n16559_o = ~n16558_o;
  assign n16560_o = n16546_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n16561_o = n16555_o ? n16559_o : n16560_o;
  assign n16562_o = n16546_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n16563_o = n16550_o ? n16553_o : n16562_o;
  assign n16564_o = n16546_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n16565_o = n16550_o ? n16564_o : n16561_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n16568_o = n16530_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n16569_o = n16530_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n16570_o = ~n16569_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n16571_o = n16568_o & n16570_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n16572_o = n16530_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n16573_o = ~n16572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n16574_o = n16571_o & n16573_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n16576_o = n16530_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n16577_o = ~n16576_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n16578_o = n16530_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n16579_o = n16577_o & n16578_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n16580_o = n16530_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n16581_o = n16579_o & n16580_o;
  assign n16582_o = {n16565_o, n16563_o, n16581_o, n16574_o, n16545_o, n16524_o};
  assign n16583_o = n16491_o[51:26];
  assign n16584_o = {n16399_o, n16398_o, n16397_o, n16396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n16585_o = n16584_o[2];
  assign n16586_o = {n16583_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:30  */
  assign n16587_o = n16586_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:36  */
  assign n16588_o = n16587_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:42  */
  assign n16589_o = n16588_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n16591_o = n16360_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n16594_o = n16591_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n16595_o = n16585_o ? n16589_o : n16594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n16598_o = n16356_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n16599_o = n16358_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n16613_o = n16598_o + n16599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n16614_o = {7'b0, n16595_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n16615_o = n16613_o + n16614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n16617_o = n16615_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n16618_o = n16598_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n16619_o = {n16617_o, n16618_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n16620_o = n16599_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n16621_o = {n16619_o, n16620_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n16625_o = n16621_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n16627_o = n16621_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n16628_o = n16625_o | n16627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n16630_o = n16621_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n16631_o = n16628_o | n16630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n16633_o = n16621_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n16634_o = n16631_o | n16633_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n16634_o)
      1'b1: n16636_o = 1'b1;
      default: n16636_o = 1'b0;
    endcase
  assign n16638_o = n16637_o[12:9];
  assign n16639_o = n16637_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n16641_o = n16360_o == 1'b0;
  assign n16642_o = {n16638_o, n16636_o, n16639_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n16643_o = n16642_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n16644_o = n16643_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n16646_o = n16360_o == 1'b1;
  assign n16647_o = {n16638_o, n16636_o, n16639_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n16648_o = n16647_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n16649_o = n16648_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n16650_o = ~n16649_o;
  assign n16651_o = n16637_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n16652_o = n16646_o ? n16650_o : n16651_o;
  assign n16653_o = n16637_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n16654_o = n16641_o ? n16644_o : n16653_o;
  assign n16655_o = n16637_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n16656_o = n16641_o ? n16655_o : n16652_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n16659_o = n16621_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n16660_o = n16621_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n16661_o = ~n16660_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n16662_o = n16659_o & n16661_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n16663_o = n16621_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n16664_o = ~n16663_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n16665_o = n16662_o & n16664_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n16667_o = n16621_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n16668_o = ~n16667_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n16669_o = n16621_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n16670_o = n16668_o & n16669_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n16671_o = n16621_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n16672_o = n16670_o & n16671_o;
  assign n16673_o = {n16656_o, n16654_o, n16672_o, n16665_o, n16636_o, n16615_o};
  assign n16674_o = n16491_o[51:39];
  assign n16675_o = {n16399_o, n16398_o, n16397_o, n16396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n16676_o = n16675_o[3];
  assign n16677_o = {n16674_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:30  */
  assign n16678_o = n16677_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:36  */
  assign n16679_o = n16678_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:42  */
  assign n16680_o = n16679_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n16682_o = n16360_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n16685_o = n16682_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n16686_o = n16676_o ? n16680_o : n16685_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n16689_o = n16356_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n16690_o = n16358_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n16704_o = n16689_o + n16690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n16705_o = {7'b0, n16686_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n16706_o = n16704_o + n16705_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n16708_o = n16706_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n16709_o = n16689_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n16710_o = {n16708_o, n16709_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n16711_o = n16690_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n16712_o = {n16710_o, n16711_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n16716_o = n16712_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n16718_o = n16712_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n16719_o = n16716_o | n16718_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n16721_o = n16712_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n16722_o = n16719_o | n16721_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n16724_o = n16712_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n16725_o = n16722_o | n16724_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n16725_o)
      1'b1: n16727_o = 1'b1;
      default: n16727_o = 1'b0;
    endcase
  assign n16729_o = n16728_o[12:9];
  assign n16730_o = n16728_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n16732_o = n16360_o == 1'b0;
  assign n16733_o = {n16729_o, n16727_o, n16730_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n16734_o = n16733_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n16735_o = n16734_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n16737_o = n16360_o == 1'b1;
  assign n16738_o = {n16729_o, n16727_o, n16730_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n16739_o = n16738_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n16740_o = n16739_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n16741_o = ~n16740_o;
  assign n16742_o = n16728_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n16743_o = n16737_o ? n16741_o : n16742_o;
  assign n16744_o = n16728_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n16745_o = n16732_o ? n16735_o : n16744_o;
  assign n16746_o = n16728_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n16747_o = n16732_o ? n16746_o : n16743_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n16750_o = n16712_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n16751_o = n16712_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n16752_o = ~n16751_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n16753_o = n16750_o & n16752_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n16754_o = n16712_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n16755_o = ~n16754_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n16756_o = n16753_o & n16755_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n16758_o = n16712_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n16759_o = ~n16758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n16760_o = n16712_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n16761_o = n16759_o & n16760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n16762_o = n16712_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n16763_o = n16761_o & n16762_o;
  assign n16764_o = {n16747_o, n16745_o, n16763_o, n16756_o, n16727_o, n16706_o};
  assign n16771_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:22  */
  assign n16772_o = n16771_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:26  */
  assign n16773_o = n16772_o[7:0];
  assign n16774_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:35  */
  assign n16775_o = n16774_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:39  */
  assign n16776_o = n16775_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:30  */
  assign n16777_o = {n16773_o, n16776_o};
  assign n16778_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:48  */
  assign n16779_o = n16778_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:52  */
  assign n16780_o = n16779_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:43  */
  assign n16781_o = {n16777_o, n16780_o};
  assign n16782_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:61  */
  assign n16783_o = n16782_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:65  */
  assign n16784_o = n16783_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:56  */
  assign n16785_o = {n16781_o, n16784_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:305:31  */
  assign n16789_o = n16364_o == 1'b0;
  assign n16796_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n16797_o = n16796_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n16798_o = n16797_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n16799_o = n16798_o[3];
  assign n16801_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n16802_o = n16801_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n16803_o = n16802_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n16804_o = n16803_o[4];
  assign n16806_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n16807_o = n16806_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n16808_o = n16807_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n16809_o = n16804_o ? 8'b00000000 : n16808_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n16810_o = n16799_o ? 8'b11111111 : n16809_o;
  assign n16813_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n16814_o = n16813_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n16815_o = n16814_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n16816_o = n16815_o[3];
  assign n16818_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n16819_o = n16818_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n16820_o = n16819_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n16821_o = n16820_o[4];
  assign n16823_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n16824_o = n16823_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n16825_o = n16824_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n16826_o = n16821_o ? 8'b00000000 : n16825_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n16827_o = n16816_o ? 8'b11111111 : n16826_o;
  assign n16829_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n16830_o = n16829_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n16831_o = n16830_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n16832_o = n16831_o[3];
  assign n16834_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n16835_o = n16834_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n16836_o = n16835_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n16837_o = n16836_o[4];
  assign n16839_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n16840_o = n16839_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n16841_o = n16840_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n16842_o = n16837_o ? 8'b00000000 : n16841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n16843_o = n16832_o ? 8'b11111111 : n16842_o;
  assign n16845_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n16846_o = n16845_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n16847_o = n16846_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n16848_o = n16847_o[3];
  assign n16850_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n16851_o = n16850_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n16852_o = n16851_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n16853_o = n16852_o[4];
  assign n16855_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n16856_o = n16855_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n16857_o = n16856_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n16858_o = n16853_o ? 8'b00000000 : n16857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n16859_o = n16848_o ? 8'b11111111 : n16858_o;
  assign n16860_o = {n16859_o, n16843_o, n16827_o, n16810_o};
  assign n16867_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n16868_o = n16867_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n16869_o = n16868_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n16870_o = n16869_o[1];
  assign n16872_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n16873_o = n16872_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n16874_o = n16873_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n16875_o = n16874_o[2];
  assign n16877_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n16878_o = n16877_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n16879_o = n16878_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n16880_o = n16875_o ? 8'b10000000 : n16879_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n16881_o = n16870_o ? 8'b01111111 : n16880_o;
  assign n16884_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n16885_o = n16884_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n16886_o = n16885_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n16887_o = n16886_o[1];
  assign n16889_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n16890_o = n16889_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n16891_o = n16890_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n16892_o = n16891_o[2];
  assign n16894_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n16895_o = n16894_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n16896_o = n16895_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n16897_o = n16892_o ? 8'b10000000 : n16896_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n16898_o = n16887_o ? 8'b01111111 : n16897_o;
  assign n16900_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n16901_o = n16900_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n16902_o = n16901_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n16903_o = n16902_o[1];
  assign n16905_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n16906_o = n16905_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n16907_o = n16906_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n16908_o = n16907_o[2];
  assign n16910_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n16911_o = n16910_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n16912_o = n16911_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n16913_o = n16908_o ? 8'b10000000 : n16912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n16914_o = n16903_o ? 8'b01111111 : n16913_o;
  assign n16916_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n16917_o = n16916_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n16918_o = n16917_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n16919_o = n16918_o[1];
  assign n16921_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n16922_o = n16921_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n16923_o = n16922_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n16924_o = n16923_o[2];
  assign n16926_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n16927_o = n16926_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n16928_o = n16927_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n16929_o = n16924_o ? 8'b10000000 : n16928_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n16930_o = n16919_o ? 8'b01111111 : n16929_o;
  assign n16931_o = {n16930_o, n16914_o, n16898_o, n16881_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:305:25  */
  assign n16932_o = n16789_o ? n16860_o : n16931_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:305:9  */
  assign n16934_o = n16362_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:311:31  */
  assign n16936_o = n16364_o == 1'b0;
  assign n16943_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:11  */
  assign n16944_o = n16943_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:15  */
  assign n16945_o = n16944_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:21  */
  assign n16946_o = n16945_o[3];
  assign n16948_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:14  */
  assign n16949_o = n16948_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:18  */
  assign n16950_o = n16949_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:24  */
  assign n16951_o = n16950_o[4];
  assign n16953_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:37  */
  assign n16954_o = n16953_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:41  */
  assign n16955_o = n16954_o[7:0];
  assign n16956_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:50  */
  assign n16957_o = n16956_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:54  */
  assign n16958_o = n16957_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:45  */
  assign n16959_o = {n16955_o, n16958_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:5  */
  assign n16960_o = n16951_o ? 16'b0000000000000000 : n16959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:5  */
  assign n16961_o = n16946_o ? 16'b1111111111111111 : n16960_o;
  assign n16964_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:11  */
  assign n16965_o = n16964_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:15  */
  assign n16966_o = n16965_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:21  */
  assign n16967_o = n16966_o[3];
  assign n16969_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:14  */
  assign n16970_o = n16969_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:18  */
  assign n16971_o = n16970_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:24  */
  assign n16972_o = n16971_o[4];
  assign n16974_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:38  */
  assign n16975_o = n16974_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:42  */
  assign n16976_o = n16975_o[7:0];
  assign n16977_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:51  */
  assign n16978_o = n16977_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:55  */
  assign n16979_o = n16978_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:46  */
  assign n16980_o = {n16976_o, n16979_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:5  */
  assign n16981_o = n16972_o ? 16'b0000000000000000 : n16980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:5  */
  assign n16982_o = n16967_o ? 16'b1111111111111111 : n16981_o;
  assign n16983_o = {n16982_o, n16961_o};
  assign n16990_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:11  */
  assign n16991_o = n16990_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:15  */
  assign n16992_o = n16991_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:21  */
  assign n16993_o = n16992_o[1];
  assign n16995_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:14  */
  assign n16996_o = n16995_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:18  */
  assign n16997_o = n16996_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:24  */
  assign n16998_o = n16997_o[2];
  assign n17000_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:37  */
  assign n17001_o = n17000_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:41  */
  assign n17002_o = n17001_o[7:0];
  assign n17003_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:50  */
  assign n17004_o = n17003_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:54  */
  assign n17005_o = n17004_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:45  */
  assign n17006_o = {n17002_o, n17005_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:5  */
  assign n17007_o = n16998_o ? 16'b1000000000000000 : n17006_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:5  */
  assign n17008_o = n16993_o ? 16'b0111111111111111 : n17007_o;
  assign n17011_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:11  */
  assign n17012_o = n17011_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:15  */
  assign n17013_o = n17012_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:21  */
  assign n17014_o = n17013_o[1];
  assign n17016_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:14  */
  assign n17017_o = n17016_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:18  */
  assign n17018_o = n17017_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:24  */
  assign n17019_o = n17018_o[2];
  assign n17021_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:38  */
  assign n17022_o = n17021_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:42  */
  assign n17023_o = n17022_o[7:0];
  assign n17024_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:51  */
  assign n17025_o = n17024_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:55  */
  assign n17026_o = n17025_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:46  */
  assign n17027_o = {n17023_o, n17026_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:5  */
  assign n17028_o = n17019_o ? 16'b1000000000000000 : n17027_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:5  */
  assign n17029_o = n17014_o ? 16'b0111111111111111 : n17028_o;
  assign n17030_o = {n17029_o, n17008_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:311:25  */
  assign n17031_o = n16936_o ? n16983_o : n17030_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:311:9  */
  assign n17033_o = n16362_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:317:31  */
  assign n17035_o = n16364_o == 1'b0;
  assign n17042_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:11  */
  assign n17043_o = n17042_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:15  */
  assign n17044_o = n17043_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:21  */
  assign n17045_o = n17044_o[3];
  assign n17046_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:14  */
  assign n17047_o = n17046_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:18  */
  assign n17048_o = n17047_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:24  */
  assign n17049_o = n17048_o[4];
  assign n17050_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:24  */
  assign n17051_o = n17050_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:28  */
  assign n17052_o = n17051_o[7:0];
  assign n17053_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:37  */
  assign n17054_o = n17053_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:41  */
  assign n17055_o = n17054_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:32  */
  assign n17056_o = {n17052_o, n17055_o};
  assign n17057_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:50  */
  assign n17058_o = n17057_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:54  */
  assign n17059_o = n17058_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:45  */
  assign n17060_o = {n17056_o, n17059_o};
  assign n17061_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:63  */
  assign n17062_o = n17061_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:67  */
  assign n17063_o = n17062_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:58  */
  assign n17064_o = {n17060_o, n17063_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:5  */
  assign n17066_o = n17049_o ? 32'b00000000000000000000000000000000 : n17064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:5  */
  assign n17068_o = n17045_o ? 32'b11111111111111111111111111111111 : n17066_o;
  assign n17076_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:11  */
  assign n17077_o = n17076_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:15  */
  assign n17078_o = n17077_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:21  */
  assign n17079_o = n17078_o[1];
  assign n17080_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:14  */
  assign n17081_o = n17080_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:18  */
  assign n17082_o = n17081_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:24  */
  assign n17083_o = n17082_o[2];
  assign n17084_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:24  */
  assign n17085_o = n17084_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:28  */
  assign n17086_o = n17085_o[7:0];
  assign n17087_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:37  */
  assign n17088_o = n17087_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:41  */
  assign n17089_o = n17088_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:32  */
  assign n17090_o = {n17086_o, n17089_o};
  assign n17091_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:50  */
  assign n17092_o = n17091_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:54  */
  assign n17093_o = n17092_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:45  */
  assign n17094_o = {n17090_o, n17093_o};
  assign n17095_o = {n16764_o, n16673_o, n16582_o, n16490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:63  */
  assign n17096_o = n17095_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:67  */
  assign n17097_o = n17096_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:58  */
  assign n17098_o = {n17094_o, n17097_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:5  */
  assign n17100_o = n17083_o ? 32'b10000000000000000000000000000000 : n17098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:5  */
  assign n17102_o = n17079_o ? 32'b01111111111111111111111111111111 : n17100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:317:25  */
  assign n17104_o = n17035_o ? n17068_o : n17102_o;
  assign n17105_o = {n17033_o, n16934_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:304:7  */
  always @*
    case (n17105_o)
      2'b10: n17106_o = n17031_o;
      2'b01: n17106_o = n16932_o;
      default: n17106_o = n17104_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:303:5  */
  assign n17107_o = n16366_o ? n17106_o : n16785_o;
  assign n17109_o = {n12498_o, n12503_o, n12455_o, n12465_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:500:53  */
  assign n17110_o = n17109_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:501:56  */
  assign n17111_o = n12422_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:502:51  */
  assign n17112_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:502:59  */
  assign n17113_o = n17112_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:503:51  */
  assign n17114_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:503:59  */
  assign n17115_o = n17114_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:504:51  */
  assign n17116_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:504:59  */
  assign n17117_o = n17116_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:505:51  */
  assign n17118_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:505:59  */
  assign n17119_o = n17118_o[19:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:506:51  */
  assign n17120_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:506:59  */
  assign n17121_o = n17120_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:174:7  */
  assign n17157_o = n17119_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:175:7  */
  assign n17159_o = n17119_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n17160_o = n17111_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n17161_o = n17111_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n17162_o = n17111_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n17163_o = n17111_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:177:28  */
  assign n17165_o = n17113_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:181:70  */
  assign n17166_o = n17111_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:182:70  */
  assign n17167_o = n17111_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:181:70  */
  assign n17168_o = n17111_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:182:70  */
  assign n17169_o = n17111_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:180:28  */
  assign n17171_o = n17113_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n17172_o = n17111_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n17173_o = n17111_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n17174_o = n17111_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n17175_o = n17111_o[5];
  assign n17176_o = {n17172_o, n17173_o, n17174_o, n17175_o};
  assign n17177_o = {n17171_o, n17165_o};
  assign n17178_o = n17176_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n17177_o)
      2'b10: n17179_o = n17166_o;
      2'b01: n17179_o = n17160_o;
      default: n17179_o = n17178_o;
    endcase
  assign n17180_o = n17176_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n17177_o)
      2'b10: n17181_o = n17167_o;
      2'b01: n17181_o = n17161_o;
      default: n17181_o = n17180_o;
    endcase
  assign n17182_o = n17176_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n17177_o)
      2'b10: n17183_o = n17168_o;
      2'b01: n17183_o = n17162_o;
      default: n17183_o = n17182_o;
    endcase
  assign n17184_o = n17176_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n17177_o)
      2'b10: n17185_o = n17169_o;
      2'b01: n17185_o = n17163_o;
      default: n17185_o = n17184_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:7  */
  assign n17187_o = n17119_o == 2'b10;
  assign n17188_o = {n17187_o, n17159_o, n17157_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n17188_o)
      3'b100: n17192_o = n17179_o;
      3'b010: n17192_o = 1'b1;
      3'b001: n17192_o = 1'b0;
      default: n17192_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n17188_o)
      3'b100: n17196_o = n17181_o;
      3'b010: n17196_o = 1'b1;
      3'b001: n17196_o = 1'b0;
      default: n17196_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n17188_o)
      3'b100: n17200_o = n17183_o;
      3'b010: n17200_o = 1'b1;
      3'b001: n17200_o = 1'b0;
      default: n17200_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n17188_o)
      3'b100: n17204_o = n17185_o;
      3'b010: n17204_o = 1'b1;
      3'b001: n17204_o = 1'b0;
      default: n17204_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:206:45  */
  assign n17209_o = n17110_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:207:54  */
  assign n17211_o = n17111_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n17218_o = n17211_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n17219_o = ~n17211_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n17221_o = n17219_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n17222_o = n17218_o ? n17221_o : n17211_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:207:69  */
  assign n17223_o = n17222_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:210:45  */
  assign n17224_o = n17110_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:211:54  */
  assign n17226_o = n17111_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n17233_o = n17226_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n17234_o = ~n17226_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n17236_o = n17234_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n17237_o = n17233_o ? n17236_o : n17226_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:211:69  */
  assign n17238_o = n17237_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:214:79  */
  assign n17239_o = n17110_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:214:58  */
  assign n17240_o = {8'b0, n17239_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:215:60  */
  assign n17242_o = n17111_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n17249_o = n17242_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n17250_o = ~n17242_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n17252_o = n17250_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n17253_o = n17249_o ? n17252_o : n17242_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:215:75  */
  assign n17254_o = n17253_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:215:44  */
  assign n17256_o = {1'b0, n17254_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:218:79  */
  assign n17257_o = n17110_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:218:58  */
  assign n17258_o = {24'b0, n17257_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:219:61  */
  assign n17260_o = n17111_o[27:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n17267_o = n17260_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n17268_o = ~n17260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n17270_o = n17268_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n17271_o = n17267_o ? n17270_o : n17260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:219:76  */
  assign n17272_o = n17271_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:219:45  */
  assign n17274_o = {2'b00, n17272_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:28  */
  assign n17276_o = n17115_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:223:45  */
  assign n17277_o = n17110_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:224:45  */
  assign n17278_o = n17110_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:225:45  */
  assign n17279_o = n17110_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:226:45  */
  assign n17280_o = n17110_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:227:77  */
  assign n17281_o = n17110_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:227:58  */
  assign n17282_o = {{8{n17281_o[7]}}, n17281_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:228:77  */
  assign n17283_o = n17110_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:228:58  */
  assign n17284_o = {{24{n17283_o[7]}}, n17283_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n17285_o = n17276_o ? n17284_o : n17258_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n17287_o = n17276_o ? n17280_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n17289_o = n17276_o ? n17282_o : n17240_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n17291_o = n17276_o ? n17279_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n17294_o = n17276_o ? n17277_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n17297_o = n17276_o ? n17278_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:206:7  */
  assign n17300_o = n17113_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:231:45  */
  assign n17301_o = n17110_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:232:54  */
  assign n17303_o = n17111_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n17310_o = n17303_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n17311_o = ~n17303_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n17313_o = n17311_o + 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n17314_o = n17310_o ? n17313_o : n17303_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:232:69  */
  assign n17315_o = n17314_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:235:79  */
  assign n17316_o = n17110_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:235:58  */
  assign n17317_o = {16'b0, n17316_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:236:60  */
  assign n17319_o = n17111_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n17326_o = n17319_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n17327_o = ~n17319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n17329_o = n17327_o + 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n17330_o = n17326_o ? n17329_o : n17319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:236:75  */
  assign n17331_o = n17330_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:236:44  */
  assign n17333_o = {1'b0, n17331_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:28  */
  assign n17335_o = n17115_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:240:45  */
  assign n17336_o = n17110_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:241:45  */
  assign n17337_o = n17110_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:242:77  */
  assign n17338_o = n17110_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:242:58  */
  assign n17339_o = {{16{n17338_o[15]}}, n17338_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:22  */
  assign n17340_o = n17335_o ? n17339_o : n17317_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:22  */
  assign n17342_o = n17335_o ? n17337_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:22  */
  assign n17345_o = n17335_o ? n17336_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:231:7  */
  assign n17348_o = n17113_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:246:54  */
  assign n17350_o = n17111_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n17357_o = n17350_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n17358_o = ~n17350_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n17360_o = n17358_o + 6'b000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n17361_o = n17357_o ? n17360_o : n17350_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:246:69  */
  assign n17362_o = n17361_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:249:28  */
  assign n17364_o = n17115_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:250:45  */
  assign n17365_o = n17110_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:249:22  */
  assign n17367_o = n17364_o ? n17365_o : 1'b0;
  assign n17369_o = {n17348_o, n17300_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17369_o)
      2'b10: n17370_o = n17340_o;
      2'b01: n17370_o = n17285_o;
      default: n17370_o = n17110_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17369_o)
      2'b10: n17372_o = n17333_o;
      2'b01: n17372_o = n17274_o;
      default: n17372_o = n17362_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17369_o)
      2'b10: n17374_o = n17342_o;
      2'b01: n17374_o = n17287_o;
      default: n17374_o = n17367_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17369_o)
      2'b10: n17377_o = n17301_o;
      2'b01: n17377_o = n17289_o;
      default: n17377_o = 16'b0000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17369_o)
      2'b10: n17380_o = n17315_o;
      2'b01: n17380_o = n17256_o;
      default: n17380_o = 4'b0000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17369_o)
      2'b10: n17383_o = n17345_o;
      2'b01: n17383_o = n17291_o;
      default: n17383_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17369_o)
      2'b10: n17386_o = 8'b00000000;
      2'b01: n17386_o = n17209_o;
      default: n17386_o = 8'b00000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17369_o)
      2'b10: n17389_o = 3'b000;
      2'b01: n17389_o = n17223_o;
      default: n17389_o = 3'b000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17369_o)
      2'b10: n17392_o = 1'b0;
      2'b01: n17392_o = n17294_o;
      default: n17392_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17369_o)
      2'b10: n17395_o = 8'b00000000;
      2'b01: n17395_o = n17224_o;
      default: n17395_o = 8'b00000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17369_o)
      2'b10: n17398_o = 3'b000;
      2'b01: n17398_o = n17238_o;
      default: n17398_o = 3'b000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17369_o)
      2'b10: n17401_o = 1'b0;
      2'b01: n17401_o = n17297_o;
      default: n17401_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:13  */
  assign n17411_o = n17389_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:45  */
  assign n17412_o = n17386_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:58  */
  assign n17414_o = {n17412_o, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:5  */
  assign n17415_o = n17411_o ? n17414_o : n17386_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:13  */
  assign n17416_o = n17389_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:45  */
  assign n17417_o = n17415_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:68  */
  assign n17419_o = n17418_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:58  */
  assign n17420_o = {n17417_o, n17419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:5  */
  assign n17421_o = n17416_o ? n17420_o : n17415_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:13  */
  assign n17422_o = n17389_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:45  */
  assign n17423_o = n17421_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:68  */
  assign n17425_o = n17424_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:58  */
  assign n17426_o = {n17423_o, n17425_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:5  */
  assign n17427_o = n17422_o ? n17426_o : n17421_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:13  */
  assign n17437_o = n17398_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:45  */
  assign n17438_o = n17395_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:58  */
  assign n17440_o = {n17438_o, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:5  */
  assign n17441_o = n17437_o ? n17440_o : n17395_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:13  */
  assign n17442_o = n17398_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:45  */
  assign n17443_o = n17441_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:68  */
  assign n17445_o = n17444_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:58  */
  assign n17446_o = {n17443_o, n17445_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:5  */
  assign n17447_o = n17442_o ? n17446_o : n17441_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:13  */
  assign n17448_o = n17398_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:45  */
  assign n17449_o = n17447_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:68  */
  assign n17451_o = n17450_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:58  */
  assign n17452_o = {n17449_o, n17451_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:5  */
  assign n17453_o = n17448_o ? n17452_o : n17447_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:13  */
  assign n17463_o = n17380_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:45  */
  assign n17464_o = n17377_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:59  */
  assign n17466_o = {n17464_o, 8'b00000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:5  */
  assign n17467_o = n17463_o ? n17466_o : n17377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:13  */
  assign n17468_o = n17380_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:45  */
  assign n17469_o = n17467_o[11:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:69  */
  assign n17471_o = n17470_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:59  */
  assign n17472_o = {n17469_o, n17471_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:5  */
  assign n17473_o = n17468_o ? n17472_o : n17467_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:13  */
  assign n17474_o = n17380_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:45  */
  assign n17475_o = n17473_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:69  */
  assign n17477_o = n17476_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:59  */
  assign n17478_o = {n17475_o, n17477_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:5  */
  assign n17479_o = n17474_o ? n17478_o : n17473_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:13  */
  assign n17480_o = n17380_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:45  */
  assign n17481_o = n17479_o[14:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:69  */
  assign n17483_o = n17482_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:59  */
  assign n17484_o = {n17481_o, n17483_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:5  */
  assign n17485_o = n17480_o ? n17484_o : n17479_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:13  */
  assign n17495_o = n17372_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:45  */
  assign n17496_o = n17370_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:59  */
  assign n17498_o = {n17496_o, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:5  */
  assign n17499_o = n17495_o ? n17498_o : n17370_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:13  */
  assign n17500_o = n17372_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:45  */
  assign n17501_o = n17499_o[23:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:69  */
  assign n17503_o = n17502_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:59  */
  assign n17504_o = {n17501_o, n17503_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:5  */
  assign n17505_o = n17500_o ? n17504_o : n17499_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:13  */
  assign n17506_o = n17372_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:45  */
  assign n17507_o = n17505_o[27:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:69  */
  assign n17509_o = n17508_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:59  */
  assign n17510_o = {n17507_o, n17509_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:5  */
  assign n17511_o = n17506_o ? n17510_o : n17505_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:13  */
  assign n17512_o = n17372_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:45  */
  assign n17513_o = n17511_o[29:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:69  */
  assign n17515_o = n17514_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:59  */
  assign n17516_o = {n17513_o, n17515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:5  */
  assign n17517_o = n17512_o ? n17516_o : n17511_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:13  */
  assign n17518_o = n17372_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:45  */
  assign n17519_o = n17517_o[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:69  */
  assign n17521_o = n17520_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:59  */
  assign n17522_o = {n17519_o, n17521_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:5  */
  assign n17523_o = n17518_o ? n17522_o : n17517_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:47  */
  assign n17532_o = {n17392_o, n17392_o, n17392_o, n17392_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:13  */
  assign n17535_o = n17389_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:69  */
  assign n17536_o = n17386_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:61  */
  assign n17537_o = {n17532_o, n17536_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:5  */
  assign n17538_o = n17535_o ? n17537_o : n17386_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:13  */
  assign n17539_o = n17389_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:47  */
  assign n17540_o = n17532_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:69  */
  assign n17541_o = n17538_o[7:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:61  */
  assign n17542_o = {n17540_o, n17541_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:5  */
  assign n17543_o = n17539_o ? n17542_o : n17538_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:13  */
  assign n17544_o = n17389_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:47  */
  assign n17545_o = n17532_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:69  */
  assign n17546_o = n17543_o[7:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:61  */
  assign n17547_o = {n17545_o, n17546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:5  */
  assign n17548_o = n17544_o ? n17547_o : n17543_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:47  */
  assign n17557_o = {n17401_o, n17401_o, n17401_o, n17401_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:13  */
  assign n17560_o = n17398_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:69  */
  assign n17561_o = n17395_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:61  */
  assign n17562_o = {n17557_o, n17561_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:5  */
  assign n17563_o = n17560_o ? n17562_o : n17395_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:13  */
  assign n17564_o = n17398_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:47  */
  assign n17565_o = n17557_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:69  */
  assign n17566_o = n17563_o[7:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:61  */
  assign n17567_o = {n17565_o, n17566_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:5  */
  assign n17568_o = n17564_o ? n17567_o : n17563_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:13  */
  assign n17569_o = n17398_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:47  */
  assign n17570_o = n17557_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:69  */
  assign n17571_o = n17568_o[7:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:61  */
  assign n17572_o = {n17570_o, n17571_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:5  */
  assign n17573_o = n17569_o ? n17572_o : n17568_o;
  assign n17582_o = {n17383_o, n17383_o, n17383_o, n17383_o};
  assign n17583_o = {n17383_o, n17383_o, n17383_o, n17383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:47  */
  assign n17584_o = {n17582_o, n17583_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:13  */
  assign n17587_o = n17380_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:69  */
  assign n17588_o = n17377_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:61  */
  assign n17589_o = {n17584_o, n17588_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:5  */
  assign n17590_o = n17587_o ? n17589_o : n17377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:13  */
  assign n17591_o = n17380_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:47  */
  assign n17592_o = n17584_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:69  */
  assign n17593_o = n17590_o[15:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:61  */
  assign n17594_o = {n17592_o, n17593_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:5  */
  assign n17595_o = n17591_o ? n17594_o : n17590_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:13  */
  assign n17596_o = n17380_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:47  */
  assign n17597_o = n17584_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:69  */
  assign n17598_o = n17595_o[15:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:61  */
  assign n17599_o = {n17597_o, n17598_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:5  */
  assign n17600_o = n17596_o ? n17599_o : n17595_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:13  */
  assign n17601_o = n17380_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:47  */
  assign n17602_o = n17584_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:69  */
  assign n17603_o = n17600_o[15:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:61  */
  assign n17604_o = {n17602_o, n17603_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:5  */
  assign n17605_o = n17601_o ? n17604_o : n17600_o;
  assign n17614_o = {n17374_o, n17374_o, n17374_o, n17374_o};
  assign n17615_o = {n17374_o, n17374_o, n17374_o, n17374_o};
  assign n17616_o = {n17374_o, n17374_o, n17374_o, n17374_o};
  assign n17617_o = {n17374_o, n17374_o, n17374_o, n17374_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:47  */
  assign n17618_o = {n17614_o, n17615_o, n17616_o, n17617_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:13  */
  assign n17621_o = n17372_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:69  */
  assign n17622_o = n17370_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:61  */
  assign n17623_o = {n17618_o, n17622_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:5  */
  assign n17624_o = n17621_o ? n17623_o : n17370_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:13  */
  assign n17625_o = n17372_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:47  */
  assign n17626_o = n17618_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:69  */
  assign n17627_o = n17624_o[31:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:61  */
  assign n17628_o = {n17626_o, n17627_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:5  */
  assign n17629_o = n17625_o ? n17628_o : n17624_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:13  */
  assign n17630_o = n17372_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:47  */
  assign n17631_o = n17618_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:69  */
  assign n17632_o = n17629_o[31:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:61  */
  assign n17633_o = {n17631_o, n17632_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:5  */
  assign n17634_o = n17630_o ? n17633_o : n17629_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:13  */
  assign n17635_o = n17372_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:47  */
  assign n17636_o = n17618_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:69  */
  assign n17637_o = n17634_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:61  */
  assign n17638_o = {n17636_o, n17637_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:5  */
  assign n17639_o = n17635_o ? n17638_o : n17634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:13  */
  assign n17640_o = n17372_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:47  */
  assign n17641_o = n17618_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:69  */
  assign n17642_o = n17639_o[31:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:61  */
  assign n17643_o = {n17641_o, n17642_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:5  */
  assign n17644_o = n17640_o ? n17643_o : n17639_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:65  */
  assign n17646_o = n17111_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:40  */
  assign n17649_o = 3'b111 - n17646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:65  */
  assign n17654_o = n17111_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:40  */
  assign n17657_o = 4'b1111 - n17654_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:65  */
  assign n17662_o = n17111_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:40  */
  assign n17665_o = 5'b11111 - n17662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:65  */
  assign n17670_o = n17111_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:40  */
  assign n17673_o = 3'b111 - n17670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:65  */
  assign n17678_o = n17111_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:40  */
  assign n17681_o = 4'b1111 - n17678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:65  */
  assign n17686_o = n17111_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:40  */
  assign n17689_o = 5'b11111 - n17686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:287:17  */
  assign n17695_o = n17115_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n17697_o = n17110_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n17698_o = n17697_o & n20210_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17704_o = n17698_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17706_o = 1'b0 | n17704_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17708_o = n17698_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17709_o = n17706_o | n17708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17710_o = n17698_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17711_o = n17709_o | n17710_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17712_o = n17698_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17713_o = n17711_o | n17712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17714_o = n17698_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17715_o = n17713_o | n17714_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17716_o = n17698_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17717_o = n17715_o | n17716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17718_o = n17698_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17719_o = n17717_o | n17718_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17720_o = n17698_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17721_o = n17719_o | n17720_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n17723_o = n17110_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n17724_o = n17723_o & n20210_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17730_o = n17724_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17732_o = 1'b0 | n17730_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17734_o = n17724_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17735_o = n17732_o | n17734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17736_o = n17724_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17737_o = n17735_o | n17736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17738_o = n17724_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17739_o = n17737_o | n17738_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17740_o = n17724_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17741_o = n17739_o | n17740_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17742_o = n17724_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17743_o = n17741_o | n17742_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17744_o = n17724_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17745_o = n17743_o | n17744_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17746_o = n17724_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17747_o = n17745_o | n17746_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n17749_o = n17110_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n17750_o = n17749_o & n20210_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17756_o = n17750_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17758_o = 1'b0 | n17756_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17760_o = n17750_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17761_o = n17758_o | n17760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17762_o = n17750_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17763_o = n17761_o | n17762_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17764_o = n17750_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17765_o = n17763_o | n17764_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17766_o = n17750_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17767_o = n17765_o | n17766_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17768_o = n17750_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17769_o = n17767_o | n17768_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17770_o = n17750_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17771_o = n17769_o | n17770_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17772_o = n17750_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17773_o = n17771_o | n17772_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n17775_o = n17110_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n17776_o = n17775_o & n20210_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17782_o = n17776_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17784_o = 1'b0 | n17782_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17786_o = n17776_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17787_o = n17784_o | n17786_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17788_o = n17776_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17789_o = n17787_o | n17788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17790_o = n17776_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17791_o = n17789_o | n17790_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17792_o = n17776_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17793_o = n17791_o | n17792_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17794_o = n17776_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17795_o = n17793_o | n17794_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17796_o = n17776_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17797_o = n17795_o | n17796_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17798_o = n17776_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17799_o = n17797_o | n17798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:291:20  */
  assign n17801_o = n17115_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n17802_o = n17110_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n17803_o = ~n17802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n17805_o = n17110_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n17806_o = n17805_o & n20216_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17812_o = n17806_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17814_o = 1'b0 | n17812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17816_o = n17806_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17817_o = n17814_o | n17816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17818_o = n17806_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17819_o = n17817_o | n17818_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17820_o = n17806_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17821_o = n17819_o | n17820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17822_o = n17806_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17823_o = n17821_o | n17822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17824_o = n17806_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17825_o = n17823_o | n17824_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17826_o = n17806_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17827_o = n17825_o | n17826_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17828_o = n17806_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17829_o = n17827_o | n17828_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n17831_o = n17110_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n17832_o = ~n20216_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n17833_o = n17831_o | n17832_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17839_o = n17833_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17841_o = 1'b1 & n17839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17843_o = n17833_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17844_o = n17841_o & n17843_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17845_o = n17833_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17846_o = n17844_o & n17845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17847_o = n17833_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17848_o = n17846_o & n17847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17849_o = n17833_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17850_o = n17848_o & n17849_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17851_o = n17833_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17852_o = n17850_o & n17851_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17853_o = n17833_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17854_o = n17852_o & n17853_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17855_o = n17833_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17856_o = n17854_o & n17855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n17857_o = ~n17856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n17858_o = n17803_o ? n17829_o : n17857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n17859_o = n17110_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n17860_o = ~n17859_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n17862_o = n17110_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n17863_o = n17862_o & n20216_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17869_o = n17863_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17871_o = 1'b0 | n17869_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17873_o = n17863_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17874_o = n17871_o | n17873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17875_o = n17863_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17876_o = n17874_o | n17875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17877_o = n17863_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17878_o = n17876_o | n17877_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17879_o = n17863_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17880_o = n17878_o | n17879_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17881_o = n17863_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17882_o = n17880_o | n17881_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17883_o = n17863_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17884_o = n17882_o | n17883_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17885_o = n17863_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17886_o = n17884_o | n17885_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n17888_o = n17110_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n17889_o = ~n20216_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n17890_o = n17888_o | n17889_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17896_o = n17890_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17898_o = 1'b1 & n17896_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17900_o = n17890_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17901_o = n17898_o & n17900_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17902_o = n17890_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17903_o = n17901_o & n17902_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17904_o = n17890_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17905_o = n17903_o & n17904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17906_o = n17890_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17907_o = n17905_o & n17906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17908_o = n17890_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17909_o = n17907_o & n17908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17910_o = n17890_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17911_o = n17909_o & n17910_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17912_o = n17890_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17913_o = n17911_o & n17912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n17914_o = ~n17913_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n17915_o = n17860_o ? n17886_o : n17914_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n17916_o = n17110_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n17917_o = ~n17916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n17919_o = n17110_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n17920_o = n17919_o & n20216_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17926_o = n17920_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17928_o = 1'b0 | n17926_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17930_o = n17920_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17931_o = n17928_o | n17930_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17932_o = n17920_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17933_o = n17931_o | n17932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17934_o = n17920_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17935_o = n17933_o | n17934_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17936_o = n17920_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17937_o = n17935_o | n17936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17938_o = n17920_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17939_o = n17937_o | n17938_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17940_o = n17920_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17941_o = n17939_o | n17940_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17942_o = n17920_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17943_o = n17941_o | n17942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n17945_o = n17110_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n17946_o = ~n20216_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n17947_o = n17945_o | n17946_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17953_o = n17947_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17955_o = 1'b1 & n17953_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17957_o = n17947_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17958_o = n17955_o & n17957_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17959_o = n17947_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17960_o = n17958_o & n17959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17961_o = n17947_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17962_o = n17960_o & n17961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17963_o = n17947_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17964_o = n17962_o & n17963_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17965_o = n17947_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17966_o = n17964_o & n17965_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17967_o = n17947_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17968_o = n17966_o & n17967_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17969_o = n17947_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17970_o = n17968_o & n17969_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n17971_o = ~n17970_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n17972_o = n17917_o ? n17943_o : n17971_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n17973_o = n17110_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n17974_o = ~n17973_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n17976_o = n17110_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n17977_o = n17976_o & n20216_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17983_o = n17977_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17985_o = 1'b0 | n17983_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17987_o = n17977_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17988_o = n17985_o | n17987_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17989_o = n17977_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17990_o = n17988_o | n17989_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17991_o = n17977_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17992_o = n17990_o | n17991_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17993_o = n17977_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17994_o = n17992_o | n17993_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17995_o = n17977_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17996_o = n17994_o | n17995_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17997_o = n17977_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17998_o = n17996_o | n17997_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17999_o = n17977_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18000_o = n17998_o | n17999_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n18002_o = n17110_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n18003_o = ~n20216_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n18004_o = n18002_o | n18003_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18010_o = n18004_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18012_o = 1'b1 & n18010_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18014_o = n18004_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18015_o = n18012_o & n18014_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18016_o = n18004_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18017_o = n18015_o & n18016_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18018_o = n18004_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18019_o = n18017_o & n18018_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18020_o = n18004_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18021_o = n18019_o & n18020_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18022_o = n18004_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18023_o = n18021_o & n18022_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18024_o = n18004_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18025_o = n18023_o & n18024_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18026_o = n18004_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18027_o = n18025_o & n18026_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n18028_o = ~n18027_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n18029_o = n17974_o ? n18000_o : n18028_o;
  assign n18030_o = {n18029_o, n17972_o, n17915_o, n17858_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:291:11  */
  assign n18032_o = n17801_o ? n18030_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:287:11  */
  assign n18034_o = n17695_o ? 4'b0000 : n18032_o;
  assign n18035_o = {n17799_o, n17773_o, n17747_o, n17721_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:287:11  */
  assign n18037_o = n17695_o ? n18035_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:286:9  */
  assign n18039_o = n17113_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:17  */
  assign n18041_o = n17115_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:302:54  */
  assign n18043_o = n17110_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:302:69  */
  assign n18044_o = n18043_o & n20212_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18050_o = n18044_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18052_o = 1'b0 | n18050_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18054_o = n18044_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18055_o = n18052_o | n18054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18056_o = n18044_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18057_o = n18055_o | n18056_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18058_o = n18044_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18059_o = n18057_o | n18058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18060_o = n18044_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18061_o = n18059_o | n18060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18062_o = n18044_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18063_o = n18061_o | n18062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18064_o = n18044_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18065_o = n18063_o | n18064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18066_o = n18044_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18067_o = n18065_o | n18066_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18068_o = n18044_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18069_o = n18067_o | n18068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18070_o = n18044_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18071_o = n18069_o | n18070_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18072_o = n18044_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18073_o = n18071_o | n18072_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18074_o = n18044_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18075_o = n18073_o | n18074_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18076_o = n18044_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18077_o = n18075_o | n18076_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18078_o = n18044_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18079_o = n18077_o | n18078_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18080_o = n18044_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18081_o = n18079_o | n18080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18082_o = n18044_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18083_o = n18081_o | n18082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:303:54  */
  assign n18085_o = n17110_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:303:69  */
  assign n18086_o = n18085_o & n20212_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18092_o = n18086_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18094_o = 1'b0 | n18092_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18096_o = n18086_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18097_o = n18094_o | n18096_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18098_o = n18086_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18099_o = n18097_o | n18098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18100_o = n18086_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18101_o = n18099_o | n18100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18102_o = n18086_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18103_o = n18101_o | n18102_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18104_o = n18086_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18105_o = n18103_o | n18104_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18106_o = n18086_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18107_o = n18105_o | n18106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18108_o = n18086_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18109_o = n18107_o | n18108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18110_o = n18086_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18111_o = n18109_o | n18110_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18112_o = n18086_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18113_o = n18111_o | n18112_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18114_o = n18086_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18115_o = n18113_o | n18114_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18116_o = n18086_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18117_o = n18115_o | n18116_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18118_o = n18086_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18119_o = n18117_o | n18118_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18120_o = n18086_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18121_o = n18119_o | n18120_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18122_o = n18086_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18123_o = n18121_o | n18122_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18124_o = n18086_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18125_o = n18123_o | n18124_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:304:20  */
  assign n18127_o = n17115_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:20  */
  assign n18128_o = n17110_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:25  */
  assign n18129_o = ~n18128_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:306:54  */
  assign n18131_o = n17110_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:306:69  */
  assign n18132_o = n18131_o & n20218_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18138_o = n18132_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18140_o = 1'b0 | n18138_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18142_o = n18132_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18143_o = n18140_o | n18142_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18144_o = n18132_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18145_o = n18143_o | n18144_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18146_o = n18132_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18147_o = n18145_o | n18146_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18148_o = n18132_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18149_o = n18147_o | n18148_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18150_o = n18132_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18151_o = n18149_o | n18150_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18152_o = n18132_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18153_o = n18151_o | n18152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18154_o = n18132_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18155_o = n18153_o | n18154_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18156_o = n18132_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18157_o = n18155_o | n18156_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18158_o = n18132_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18159_o = n18157_o | n18158_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18160_o = n18132_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18161_o = n18159_o | n18160_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18162_o = n18132_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18163_o = n18161_o | n18162_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18164_o = n18132_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18165_o = n18163_o | n18164_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18166_o = n18132_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18167_o = n18165_o | n18166_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18168_o = n18132_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18169_o = n18167_o | n18168_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18170_o = n18132_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18171_o = n18169_o | n18170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:307:54  */
  assign n18173_o = n17110_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:307:69  */
  assign n18174_o = n18173_o & n20218_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18180_o = n18174_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18182_o = 1'b0 | n18180_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18184_o = n18174_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18185_o = n18182_o | n18184_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18186_o = n18174_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18187_o = n18185_o | n18186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18188_o = n18174_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18189_o = n18187_o | n18188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18190_o = n18174_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18191_o = n18189_o | n18190_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18192_o = n18174_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18193_o = n18191_o | n18192_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18194_o = n18174_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18195_o = n18193_o | n18194_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18196_o = n18174_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18197_o = n18195_o | n18196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18198_o = n18174_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18199_o = n18197_o | n18198_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18200_o = n18174_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18201_o = n18199_o | n18200_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18202_o = n18174_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18203_o = n18201_o | n18202_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18204_o = n18174_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18205_o = n18203_o | n18204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18206_o = n18174_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18207_o = n18205_o | n18206_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18208_o = n18174_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18209_o = n18207_o | n18208_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18210_o = n18174_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18211_o = n18209_o | n18210_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18212_o = n18174_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18213_o = n18211_o | n18212_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:59  */
  assign n18215_o = n17110_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:77  */
  assign n18216_o = ~n20218_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:74  */
  assign n18217_o = n18215_o | n18216_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18223_o = n18217_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18225_o = 1'b1 & n18223_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18227_o = n18217_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18228_o = n18225_o & n18227_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18229_o = n18217_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18230_o = n18228_o & n18229_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18231_o = n18217_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18232_o = n18230_o & n18231_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18233_o = n18217_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18234_o = n18232_o & n18233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18235_o = n18217_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18236_o = n18234_o & n18235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18237_o = n18217_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18238_o = n18236_o & n18237_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18239_o = n18217_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18240_o = n18238_o & n18239_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18241_o = n18217_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18242_o = n18240_o & n18241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18243_o = n18217_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18244_o = n18242_o & n18243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18245_o = n18217_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18246_o = n18244_o & n18245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18247_o = n18217_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18248_o = n18246_o & n18247_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18249_o = n18217_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18250_o = n18248_o & n18249_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18251_o = n18217_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18252_o = n18250_o & n18251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18253_o = n18217_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18254_o = n18252_o & n18253_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18255_o = n18217_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18256_o = n18254_o & n18255_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:39  */
  assign n18257_o = ~n18256_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:59  */
  assign n18259_o = n17110_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:77  */
  assign n18260_o = ~n20218_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:74  */
  assign n18261_o = n18259_o | n18260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18267_o = n18261_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18269_o = 1'b1 & n18267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18271_o = n18261_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18272_o = n18269_o & n18271_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18273_o = n18261_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18274_o = n18272_o & n18273_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18275_o = n18261_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18276_o = n18274_o & n18275_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18277_o = n18261_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18278_o = n18276_o & n18277_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18279_o = n18261_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18280_o = n18278_o & n18279_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18281_o = n18261_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18282_o = n18280_o & n18281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18283_o = n18261_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18284_o = n18282_o & n18283_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18285_o = n18261_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18286_o = n18284_o & n18285_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18287_o = n18261_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18288_o = n18286_o & n18287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18289_o = n18261_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18290_o = n18288_o & n18289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18291_o = n18261_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18292_o = n18290_o & n18291_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18293_o = n18261_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18294_o = n18292_o & n18293_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18295_o = n18261_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18296_o = n18294_o & n18295_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18297_o = n18261_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18298_o = n18296_o & n18297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18299_o = n18261_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18300_o = n18298_o & n18299_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:39  */
  assign n18301_o = ~n18300_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:12  */
  assign n18302_o = n18129_o ? n18171_o : n18257_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:12  */
  assign n18303_o = n18129_o ? n18213_o : n18301_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:304:11  */
  assign n18305_o = n18127_o ? n18302_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:304:11  */
  assign n18307_o = n18127_o ? n18303_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n18309_o = n18041_o ? 1'b0 : n18305_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n18311_o = n18041_o ? 1'b0 : n18307_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n18313_o = n18041_o ? n18083_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n18315_o = n18041_o ? n18125_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:300:9  */
  assign n18317_o = n17113_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:314:17  */
  assign n18319_o = n17115_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:315:55  */
  assign n18321_o = n17110_o & n20214_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18327_o = n18321_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18329_o = 1'b0 | n18327_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18331_o = n18321_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18332_o = n18329_o | n18331_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18333_o = n18321_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18334_o = n18332_o | n18333_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18335_o = n18321_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18336_o = n18334_o | n18335_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18337_o = n18321_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18338_o = n18336_o | n18337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18339_o = n18321_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18340_o = n18338_o | n18339_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18341_o = n18321_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18342_o = n18340_o | n18341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18343_o = n18321_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18344_o = n18342_o | n18343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18345_o = n18321_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18346_o = n18344_o | n18345_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18347_o = n18321_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18348_o = n18346_o | n18347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18349_o = n18321_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18350_o = n18348_o | n18349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18351_o = n18321_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18352_o = n18350_o | n18351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18353_o = n18321_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18354_o = n18352_o | n18353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18355_o = n18321_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18356_o = n18354_o | n18355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18357_o = n18321_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18358_o = n18356_o | n18357_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18359_o = n18321_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18360_o = n18358_o | n18359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18361_o = n18321_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18362_o = n18360_o | n18361_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18363_o = n18321_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18364_o = n18362_o | n18363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18365_o = n18321_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18366_o = n18364_o | n18365_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18367_o = n18321_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18368_o = n18366_o | n18367_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18369_o = n18321_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18370_o = n18368_o | n18369_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18371_o = n18321_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18372_o = n18370_o | n18371_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18373_o = n18321_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18374_o = n18372_o | n18373_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18375_o = n18321_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18376_o = n18374_o | n18375_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18377_o = n18321_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18378_o = n18376_o | n18377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18379_o = n18321_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18380_o = n18378_o | n18379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18381_o = n18321_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18382_o = n18380_o | n18381_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18383_o = n18321_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18384_o = n18382_o | n18383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18385_o = n18321_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18386_o = n18384_o | n18385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18387_o = n18321_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18388_o = n18386_o | n18387_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18389_o = n18321_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18390_o = n18388_o | n18389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18391_o = n18321_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18392_o = n18390_o | n18391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:316:20  */
  assign n18394_o = n17115_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:317:21  */
  assign n18395_o = n17110_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:317:26  */
  assign n18396_o = ~n18395_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:318:55  */
  assign n18398_o = n17110_o & n20220_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18404_o = n18398_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18406_o = 1'b0 | n18404_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18408_o = n18398_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18409_o = n18406_o | n18408_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18410_o = n18398_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18411_o = n18409_o | n18410_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18412_o = n18398_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18413_o = n18411_o | n18412_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18414_o = n18398_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18415_o = n18413_o | n18414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18416_o = n18398_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18417_o = n18415_o | n18416_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18418_o = n18398_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18419_o = n18417_o | n18418_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18420_o = n18398_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18421_o = n18419_o | n18420_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18422_o = n18398_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18423_o = n18421_o | n18422_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18424_o = n18398_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18425_o = n18423_o | n18424_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18426_o = n18398_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18427_o = n18425_o | n18426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18428_o = n18398_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18429_o = n18427_o | n18428_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18430_o = n18398_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18431_o = n18429_o | n18430_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18432_o = n18398_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18433_o = n18431_o | n18432_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18434_o = n18398_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18435_o = n18433_o | n18434_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18436_o = n18398_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18437_o = n18435_o | n18436_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18438_o = n18398_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18439_o = n18437_o | n18438_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18440_o = n18398_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18441_o = n18439_o | n18440_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18442_o = n18398_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18443_o = n18441_o | n18442_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18444_o = n18398_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18445_o = n18443_o | n18444_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18446_o = n18398_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18447_o = n18445_o | n18446_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18448_o = n18398_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18449_o = n18447_o | n18448_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18450_o = n18398_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18451_o = n18449_o | n18450_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18452_o = n18398_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18453_o = n18451_o | n18452_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18454_o = n18398_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18455_o = n18453_o | n18454_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18456_o = n18398_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18457_o = n18455_o | n18456_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18458_o = n18398_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18459_o = n18457_o | n18458_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18460_o = n18398_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18461_o = n18459_o | n18460_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18462_o = n18398_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18463_o = n18461_o | n18462_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18464_o = n18398_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18465_o = n18463_o | n18464_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18466_o = n18398_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18467_o = n18465_o | n18466_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18468_o = n18398_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18469_o = n18467_o | n18468_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:320:63  */
  assign n18471_o = ~n20220_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:320:60  */
  assign n18472_o = n17110_o | n18471_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18478_o = n18472_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18480_o = 1'b1 & n18478_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18482_o = n18472_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18483_o = n18480_o & n18482_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18484_o = n18472_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18485_o = n18483_o & n18484_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18486_o = n18472_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18487_o = n18485_o & n18486_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18488_o = n18472_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18489_o = n18487_o & n18488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18490_o = n18472_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18491_o = n18489_o & n18490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18492_o = n18472_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18493_o = n18491_o & n18492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18494_o = n18472_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18495_o = n18493_o & n18494_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18496_o = n18472_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18497_o = n18495_o & n18496_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18498_o = n18472_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18499_o = n18497_o & n18498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18500_o = n18472_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18501_o = n18499_o & n18500_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18502_o = n18472_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18503_o = n18501_o & n18502_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18504_o = n18472_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18505_o = n18503_o & n18504_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18506_o = n18472_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18507_o = n18505_o & n18506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18508_o = n18472_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18509_o = n18507_o & n18508_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18510_o = n18472_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18511_o = n18509_o & n18510_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18512_o = n18472_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18513_o = n18511_o & n18512_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18514_o = n18472_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18515_o = n18513_o & n18514_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18516_o = n18472_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18517_o = n18515_o & n18516_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18518_o = n18472_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18519_o = n18517_o & n18518_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18520_o = n18472_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18521_o = n18519_o & n18520_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18522_o = n18472_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18523_o = n18521_o & n18522_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18524_o = n18472_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18525_o = n18523_o & n18524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18526_o = n18472_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18527_o = n18525_o & n18526_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18528_o = n18472_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18529_o = n18527_o & n18528_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18530_o = n18472_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18531_o = n18529_o & n18530_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18532_o = n18472_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18533_o = n18531_o & n18532_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18534_o = n18472_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18535_o = n18533_o & n18534_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18536_o = n18472_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18537_o = n18535_o & n18536_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18538_o = n18472_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18539_o = n18537_o & n18538_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18540_o = n18472_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18541_o = n18539_o & n18540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18542_o = n18472_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18543_o = n18541_o & n18542_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:320:39  */
  assign n18544_o = ~n18543_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:317:13  */
  assign n18545_o = n18396_o ? n18469_o : n18544_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:316:11  */
  assign n18547_o = n18394_o ? n18545_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:314:11  */
  assign n18549_o = n18319_o ? 1'b0 : n18547_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:314:11  */
  assign n18551_o = n18319_o ? n18392_o : 1'b0;
  assign n18552_o = {n18317_o, n18039_o};
  assign n18553_o = n18034_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n18552_o)
      2'b10: n18555_o = 1'b0;
      2'b01: n18555_o = n18553_o;
      default: n18555_o = 1'b0;
    endcase
  assign n18556_o = n18034_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n18552_o)
      2'b10: n18558_o = n18309_o;
      2'b01: n18558_o = n18556_o;
      default: n18558_o = 1'b0;
    endcase
  assign n18559_o = n18034_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n18552_o)
      2'b10: n18561_o = 1'b0;
      2'b01: n18561_o = n18559_o;
      default: n18561_o = 1'b0;
    endcase
  assign n18562_o = n18034_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n18552_o)
      2'b10: n18563_o = n18311_o;
      2'b01: n18563_o = n18562_o;
      default: n18563_o = n18549_o;
    endcase
  assign n18564_o = n18037_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n18552_o)
      2'b10: n18566_o = 1'b0;
      2'b01: n18566_o = n18564_o;
      default: n18566_o = 1'b0;
    endcase
  assign n18567_o = n18037_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n18552_o)
      2'b10: n18569_o = n18313_o;
      2'b01: n18569_o = n18567_o;
      default: n18569_o = 1'b0;
    endcase
  assign n18570_o = n18037_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n18552_o)
      2'b10: n18572_o = 1'b0;
      2'b01: n18572_o = n18570_o;
      default: n18572_o = 1'b0;
    endcase
  assign n18573_o = n18037_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n18552_o)
      2'b10: n18574_o = n18315_o;
      2'b01: n18574_o = n18573_o;
      default: n18574_o = n18551_o;
    endcase
  assign n18575_o = {n18563_o, n18561_o, n18558_o, n18555_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:284:5  */
  assign n18577_o = n17121_o ? n18575_o : 4'b0000;
  assign n18579_o = {n18574_o, n18572_o, n18569_o, n18566_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:284:5  */
  assign n18581_o = n17121_o ? n18579_o : 4'b0000;
  assign n18583_o = {n17204_o, n17200_o, n17196_o, n17192_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:330:35  */
  assign n18584_o = n18583_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:330:23  */
  assign n18585_o = n18584_o ? n17548_o : n17427_o;
  assign n18586_o = {n17204_o, n17200_o, n17196_o, n17192_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:335:35  */
  assign n18587_o = n18586_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:335:23  */
  assign n18588_o = n18587_o ? n17573_o : n17453_o;
  assign n18589_o = {n17204_o, n17200_o, n17196_o, n17192_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:340:35  */
  assign n18590_o = n18589_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:341:66  */
  assign n18591_o = n17605_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:343:65  */
  assign n18592_o = n17485_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:340:23  */
  assign n18593_o = n18590_o ? n18591_o : n18592_o;
  assign n18594_o = {n17204_o, n17200_o, n17196_o, n17192_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:345:35  */
  assign n18595_o = n18594_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:346:66  */
  assign n18596_o = n17644_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:348:65  */
  assign n18597_o = n17523_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:345:23  */
  assign n18598_o = n18595_o ? n18596_o : n18597_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:330:7  */
  assign n18600_o = n17113_o == 2'b00;
  assign n18601_o = {n17204_o, n17200_o, n17196_o, n17192_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:351:35  */
  assign n18602_o = n18601_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:351:23  */
  assign n18603_o = n18602_o ? n17605_o : n17485_o;
  assign n18604_o = {n17204_o, n17200_o, n17196_o, n17192_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:356:35  */
  assign n18605_o = n18604_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:357:66  */
  assign n18606_o = n17644_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:359:65  */
  assign n18607_o = n17523_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:356:23  */
  assign n18608_o = n18605_o ? n18606_o : n18607_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:351:7  */
  assign n18610_o = n17113_o == 2'b01;
  assign n18611_o = {n17204_o, n17200_o, n17196_o, n17192_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:362:35  */
  assign n18612_o = n18611_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:362:23  */
  assign n18613_o = n18612_o ? n17644_o : n17523_o;
  assign n18614_o = {n18610_o, n18600_o};
  assign n18615_o = n18603_o[7:0];
  assign n18616_o = n18613_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n18614_o)
      2'b10: n18617_o = n18615_o;
      2'b01: n18617_o = n18585_o;
      default: n18617_o = n18616_o;
    endcase
  assign n18618_o = n18603_o[15:8];
  assign n18619_o = n18613_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n18614_o)
      2'b10: n18620_o = n18618_o;
      2'b01: n18620_o = n18588_o;
      default: n18620_o = n18619_o;
    endcase
  assign n18621_o = n18608_o[7:0];
  assign n18622_o = n18613_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n18614_o)
      2'b10: n18623_o = n18621_o;
      2'b01: n18623_o = n18593_o;
      default: n18623_o = n18622_o;
    endcase
  assign n18624_o = n18608_o[15:8];
  assign n18625_o = n18613_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n18614_o)
      2'b10: n18626_o = n18624_o;
      2'b01: n18626_o = n18598_o;
      default: n18626_o = n18625_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n18632_o = n17115_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n18633_o = n18581_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n18635_o = n18633_o ? 8'b11111111 : n18617_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n18637_o = n17117_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n18638_o = n18581_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n18639_o = n17110_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n18640_o = ~n18639_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n18643_o = n18640_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n18644_o = n18638_o ? n18643_o : n18617_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n18645_o = n18577_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n18646_o = n17110_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n18647_o = ~n18646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n18650_o = n18647_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n18651_o = n18645_o ? n18650_o : n18617_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n18652_o = n18637_o ? n18644_o : n18651_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n18653_o = n18632_o ? n18635_o : n18652_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n18655_o = n17115_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n18656_o = n18581_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n18658_o = n18656_o ? 8'b11111111 : n18620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n18660_o = n17117_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n18661_o = n18581_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n18662_o = n17110_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n18663_o = ~n18662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n18666_o = n18663_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n18667_o = n18661_o ? n18666_o : n18620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n18668_o = n18577_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n18669_o = n17110_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n18670_o = ~n18669_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n18673_o = n18670_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n18674_o = n18668_o ? n18673_o : n18620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n18675_o = n18660_o ? n18667_o : n18674_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n18676_o = n18655_o ? n18658_o : n18675_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n18678_o = n17115_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n18679_o = n18581_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n18681_o = n18679_o ? 8'b11111111 : n18623_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n18683_o = n17117_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n18684_o = n18581_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n18685_o = n17110_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n18686_o = ~n18685_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n18689_o = n18686_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n18690_o = n18684_o ? n18689_o : n18623_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n18691_o = n18577_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n18692_o = n17110_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n18693_o = ~n18692_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n18696_o = n18693_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n18697_o = n18691_o ? n18696_o : n18623_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n18698_o = n18683_o ? n18690_o : n18697_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n18699_o = n18678_o ? n18681_o : n18698_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n18701_o = n17115_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n18702_o = n18581_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n18704_o = n18702_o ? 8'b11111111 : n18626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n18706_o = n17117_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n18707_o = n18581_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n18708_o = n17110_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n18709_o = ~n18708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n18712_o = n18709_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n18713_o = n18707_o ? n18712_o : n18626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n18714_o = n18577_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n18715_o = n17110_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n18716_o = ~n18715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n18719_o = n18716_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n18720_o = n18714_o ? n18719_o : n18626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n18721_o = n18706_o ? n18713_o : n18720_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n18722_o = n18701_o ? n18704_o : n18721_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:374:9  */
  assign n18724_o = n17113_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:32  */
  assign n18726_o = n17115_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:48  */
  assign n18727_o = n18581_o[1];
  assign n18729_o = {n18620_o, n18617_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:28  */
  assign n18730_o = n18727_o ? 16'b1111111111111111 : n18729_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:38  */
  assign n18732_o = n17117_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:50  */
  assign n18733_o = n18581_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:40  */
  assign n18734_o = n17110_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:53  */
  assign n18735_o = ~n18734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:32  */
  assign n18738_o = n18735_o ? 16'b1111111111111111 : 16'b0000000000000000;
  assign n18739_o = {n18620_o, n18617_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:30  */
  assign n18740_o = n18733_o ? n18738_o : n18739_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:48  */
  assign n18741_o = n18577_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:40  */
  assign n18742_o = n17110_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:53  */
  assign n18743_o = ~n18742_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:32  */
  assign n18746_o = n18743_o ? 16'b0111111111111111 : 16'b1000000000000000;
  assign n18747_o = {n18620_o, n18617_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:30  */
  assign n18748_o = n18741_o ? n18746_o : n18747_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:28  */
  assign n18749_o = n18732_o ? n18740_o : n18748_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:26  */
  assign n18750_o = n18726_o ? n18730_o : n18749_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:32  */
  assign n18752_o = n17115_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:48  */
  assign n18753_o = n18581_o[3];
  assign n18755_o = {n18626_o, n18623_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:28  */
  assign n18756_o = n18753_o ? 16'b1111111111111111 : n18755_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:38  */
  assign n18758_o = n17117_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:50  */
  assign n18759_o = n18581_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:40  */
  assign n18760_o = n17110_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:53  */
  assign n18761_o = ~n18760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:32  */
  assign n18764_o = n18761_o ? 16'b1111111111111111 : 16'b0000000000000000;
  assign n18765_o = {n18626_o, n18623_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:30  */
  assign n18766_o = n18759_o ? n18764_o : n18765_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:48  */
  assign n18767_o = n18577_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:40  */
  assign n18768_o = n17110_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:53  */
  assign n18769_o = ~n18768_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:32  */
  assign n18772_o = n18769_o ? 16'b0111111111111111 : 16'b1000000000000000;
  assign n18773_o = {n18626_o, n18623_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:30  */
  assign n18774_o = n18767_o ? n18772_o : n18773_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:28  */
  assign n18775_o = n18758_o ? n18766_o : n18774_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:26  */
  assign n18776_o = n18752_o ? n18756_o : n18775_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:400:9  */
  assign n18778_o = n17113_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:426:30  */
  assign n18780_o = n17115_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:427:46  */
  assign n18781_o = n18581_o[3];
  assign n18783_o = {n18626_o, n18623_o, n18620_o, n18617_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:427:26  */
  assign n18784_o = n18781_o ? 32'b11111111111111111111111111111111 : n18783_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:431:36  */
  assign n18786_o = n17117_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:432:36  */
  assign n18787_o = n17110_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:432:41  */
  assign n18788_o = ~n18787_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:432:28  */
  assign n18791_o = n18788_o ? 32'b11111111111111111111111111111111 : 32'b00000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:438:46  */
  assign n18792_o = n18577_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:439:38  */
  assign n18793_o = n17110_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:439:43  */
  assign n18794_o = ~n18793_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:439:30  */
  assign n18797_o = n18794_o ? 32'b01111111111111111111111111111111 : 32'b10000000000000000000000000000000;
  assign n18798_o = {n18626_o, n18623_o, n18620_o, n18617_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:438:28  */
  assign n18799_o = n18792_o ? n18797_o : n18798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:431:26  */
  assign n18800_o = n18786_o ? n18791_o : n18799_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:426:24  */
  assign n18801_o = n18780_o ? n18784_o : n18800_o;
  assign n18802_o = {n18778_o, n18724_o};
  assign n18803_o = n18750_o[7:0];
  assign n18804_o = n18801_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n18802_o)
      2'b10: n18805_o = n18803_o;
      2'b01: n18805_o = n18653_o;
      default: n18805_o = n18804_o;
    endcase
  assign n18806_o = n18750_o[15:8];
  assign n18807_o = n18801_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n18802_o)
      2'b10: n18808_o = n18806_o;
      2'b01: n18808_o = n18676_o;
      default: n18808_o = n18807_o;
    endcase
  assign n18809_o = n18776_o[7:0];
  assign n18810_o = n18801_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n18802_o)
      2'b10: n18811_o = n18809_o;
      2'b01: n18811_o = n18699_o;
      default: n18811_o = n18810_o;
    endcase
  assign n18812_o = n18776_o[15:8];
  assign n18813_o = n18801_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n18802_o)
      2'b10: n18814_o = n18812_o;
      2'b01: n18814_o = n18722_o;
      default: n18814_o = n18813_o;
    endcase
  assign n18815_o = {n18814_o, n18811_o, n18808_o, n18805_o};
  assign n18816_o = {n18626_o, n18623_o, n18620_o, n18617_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:372:5  */
  assign n18817_o = n17121_o ? n18815_o : n18816_o;
  assign n18818_o = {n17107_o, n13979_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:516:17  */
  assign n18819_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:516:25  */
  assign n18820_o = n18819_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:516:35  */
  assign n18822_o = n18820_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:517:19  */
  assign n18823_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:517:27  */
  assign n18824_o = n18823_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:517:32  */
  assign n18826_o = n18824_o == 2'b01;
  assign n18827_o = {n17107_o, n13979_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:518:64  */
  assign n18828_o = n18827_o[15:8];
  assign n18829_o = {n17107_o, n13979_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:519:64  */
  assign n18830_o = n18829_o[31:24];
  assign n18831_o = {n17107_o, n13979_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:520:64  */
  assign n18832_o = n18831_o[47:40];
  assign n18833_o = {n17107_o, n13979_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:521:64  */
  assign n18834_o = n18833_o[63:56];
  assign n18835_o = {n17107_o, n13979_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:522:64  */
  assign n18836_o = n18835_o[15:8];
  assign n18837_o = {n17107_o, n13979_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:523:64  */
  assign n18838_o = n18837_o[31:24];
  assign n18839_o = {n17107_o, n13979_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:524:64  */
  assign n18840_o = n18839_o[47:40];
  assign n18841_o = {n17107_o, n13979_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:525:64  */
  assign n18842_o = n18841_o[63:56];
  assign n18843_o = {n17107_o, n13979_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:527:64  */
  assign n18844_o = n18843_o[31:16];
  assign n18845_o = {n17107_o, n13979_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:528:64  */
  assign n18846_o = n18845_o[63:48];
  assign n18847_o = {n17107_o, n13979_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:529:64  */
  assign n18848_o = n18847_o[31:16];
  assign n18849_o = {n17107_o, n13979_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:530:64  */
  assign n18850_o = n18849_o[63:48];
  assign n18851_o = {n18850_o, n18848_o, n18846_o, n18844_o};
  assign n18852_o = {n18842_o, n18840_o, n18838_o, n18836_o, n18834_o, n18832_o, n18830_o, n18828_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:517:9  */
  assign n18853_o = n18826_o ? n18852_o : n18851_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:516:7  */
  assign n18854_o = n18822_o ? n18853_o : n18818_o;
  assign n18855_o = {n18817_o, n15689_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:541:17  */
  assign n18856_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:541:25  */
  assign n18857_o = n18856_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:541:35  */
  assign n18859_o = n18857_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:542:19  */
  assign n18860_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:542:27  */
  assign n18861_o = n18860_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:542:32  */
  assign n18863_o = n18861_o == 2'b01;
  assign n18864_o = {n18817_o, n15689_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:543:69  */
  assign n18865_o = n18864_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:544:21  */
  assign n18866_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:544:29  */
  assign n18867_o = n18866_o[24];
  assign n18869_o = {n18817_o, n15689_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:545:85  */
  assign n18870_o = n18869_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:545:101  */
  assign n18871_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:545:109  */
  assign n18872_o = n18871_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:545:120  */
  assign n18873_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:545:128  */
  assign n18874_o = n18873_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:70:21  */
  assign n18882_o = n18870_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:71:27  */
  assign n18884_o = n18882_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:72:21  */
  assign n18886_o = n18870_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:11  */
  assign n18889_o = n18872_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18903_o = n18882_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18905_o = 1'b0 | n18903_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18906_o = n18882_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18907_o = n18905_o | n18906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18908_o = n18882_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18909_o = n18907_o | n18908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18910_o = n18882_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18911_o = n18909_o | n18910_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18912_o = n18882_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18913_o = n18911_o | n18912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18914_o = n18882_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18915_o = n18913_o | n18914_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18916_o = n18882_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18917_o = n18915_o | n18916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18918_o = n18882_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18919_o = n18917_o | n18918_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n18921_o = 1'b1 ? n18919_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:75:7  */
  assign n18924_o = n18921_o ? 8'b11111111 : n18886_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:15  */
  assign n18925_o = ~n18884_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18939_o = n18882_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18941_o = 1'b0 | n18939_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18942_o = n18882_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18943_o = n18941_o | n18942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18944_o = n18882_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18945_o = n18943_o | n18944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18946_o = n18882_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18947_o = n18945_o | n18946_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18948_o = n18882_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18949_o = n18947_o | n18948_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18950_o = n18882_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18951_o = n18949_o | n18950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18952_o = n18882_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18953_o = n18951_o | n18952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18954_o = n18882_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18955_o = n18953_o | n18954_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n18957_o = 1'b1 ? n18955_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:21  */
  assign n18960_o = n18874_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:11  */
  assign n18963_o = n18960_o ? 8'b01111111 : 8'b11111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:80:9  */
  assign n18965_o = n18957_o ? n18963_o : n18886_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n18979_o = n18882_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n18981_o = 1'b0 & n18979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n18982_o = n18882_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n18983_o = n18981_o & n18982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n18984_o = n18882_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n18985_o = n18983_o & n18984_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n18986_o = n18882_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n18987_o = n18985_o & n18986_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n18988_o = n18882_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n18989_o = n18987_o & n18988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n18990_o = n18882_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n18991_o = n18989_o & n18990_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n18992_o = n18882_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n18993_o = n18991_o & n18992_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n18994_o = n18882_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n18995_o = n18993_o & n18994_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:204:5  */
  assign n18997_o = 1'b1 ? n18995_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:29  */
  assign n18999_o = ~n18997_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:21  */
  assign n19001_o = n18874_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:11  */
  assign n19004_o = n19001_o ? 8'b10000000 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:9  */
  assign n19006_o = n18999_o ? n19004_o : n18886_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:7  */
  assign n19007_o = n18925_o ? n18965_o : n19006_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:5  */
  assign n19008_o = n18889_o ? n18924_o : n19007_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:544:11  */
  assign n19009_o = n18867_o ? n19008_o : n18865_o;
  assign n19010_o = {n18817_o, n15689_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:548:69  */
  assign n19011_o = n19010_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:549:21  */
  assign n19012_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:549:29  */
  assign n19013_o = n19012_o[24];
  assign n19015_o = {n18817_o, n15689_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:550:85  */
  assign n19016_o = n19015_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:550:101  */
  assign n19017_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:550:109  */
  assign n19018_o = n19017_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:550:120  */
  assign n19019_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:550:128  */
  assign n19020_o = n19019_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:70:21  */
  assign n19028_o = n19016_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:71:27  */
  assign n19030_o = n19028_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:72:21  */
  assign n19032_o = n19016_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:11  */
  assign n19035_o = n19018_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19049_o = n19028_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19051_o = 1'b0 | n19049_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19052_o = n19028_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19053_o = n19051_o | n19052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19054_o = n19028_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19055_o = n19053_o | n19054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19056_o = n19028_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19057_o = n19055_o | n19056_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19058_o = n19028_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19059_o = n19057_o | n19058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19060_o = n19028_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19061_o = n19059_o | n19060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19062_o = n19028_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19063_o = n19061_o | n19062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19064_o = n19028_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19065_o = n19063_o | n19064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19067_o = 1'b1 ? n19065_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:75:7  */
  assign n19070_o = n19067_o ? 8'b11111111 : n19032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:15  */
  assign n19071_o = ~n19030_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19085_o = n19028_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19087_o = 1'b0 | n19085_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19088_o = n19028_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19089_o = n19087_o | n19088_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19090_o = n19028_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19091_o = n19089_o | n19090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19092_o = n19028_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19093_o = n19091_o | n19092_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19094_o = n19028_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19095_o = n19093_o | n19094_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19096_o = n19028_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19097_o = n19095_o | n19096_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19098_o = n19028_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19099_o = n19097_o | n19098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19100_o = n19028_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19101_o = n19099_o | n19100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19103_o = 1'b1 ? n19101_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:21  */
  assign n19106_o = n19020_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:11  */
  assign n19109_o = n19106_o ? 8'b01111111 : 8'b11111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:80:9  */
  assign n19111_o = n19103_o ? n19109_o : n19032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19125_o = n19028_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19127_o = 1'b0 & n19125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19128_o = n19028_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19129_o = n19127_o & n19128_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19130_o = n19028_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19131_o = n19129_o & n19130_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19132_o = n19028_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19133_o = n19131_o & n19132_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19134_o = n19028_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19135_o = n19133_o & n19134_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19136_o = n19028_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19137_o = n19135_o & n19136_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19138_o = n19028_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19139_o = n19137_o & n19138_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19140_o = n19028_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19141_o = n19139_o & n19140_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:204:5  */
  assign n19143_o = 1'b1 ? n19141_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:29  */
  assign n19145_o = ~n19143_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:21  */
  assign n19147_o = n19020_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:11  */
  assign n19150_o = n19147_o ? 8'b10000000 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:9  */
  assign n19152_o = n19145_o ? n19150_o : n19032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:7  */
  assign n19153_o = n19071_o ? n19111_o : n19152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:5  */
  assign n19154_o = n19035_o ? n19070_o : n19153_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:549:11  */
  assign n19155_o = n19013_o ? n19154_o : n19011_o;
  assign n19156_o = {n18817_o, n15689_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:553:69  */
  assign n19157_o = n19156_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:554:21  */
  assign n19158_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:554:29  */
  assign n19159_o = n19158_o[24];
  assign n19161_o = {n18817_o, n15689_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:555:85  */
  assign n19162_o = n19161_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:555:101  */
  assign n19163_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:555:109  */
  assign n19164_o = n19163_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:555:120  */
  assign n19165_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:555:128  */
  assign n19166_o = n19165_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:70:21  */
  assign n19174_o = n19162_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:71:27  */
  assign n19176_o = n19174_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:72:21  */
  assign n19178_o = n19162_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:11  */
  assign n19181_o = n19164_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19195_o = n19174_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19197_o = 1'b0 | n19195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19198_o = n19174_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19199_o = n19197_o | n19198_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19200_o = n19174_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19201_o = n19199_o | n19200_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19202_o = n19174_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19203_o = n19201_o | n19202_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19204_o = n19174_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19205_o = n19203_o | n19204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19206_o = n19174_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19207_o = n19205_o | n19206_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19208_o = n19174_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19209_o = n19207_o | n19208_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19210_o = n19174_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19211_o = n19209_o | n19210_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19213_o = 1'b1 ? n19211_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:75:7  */
  assign n19216_o = n19213_o ? 8'b11111111 : n19178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:15  */
  assign n19217_o = ~n19176_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19231_o = n19174_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19233_o = 1'b0 | n19231_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19234_o = n19174_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19235_o = n19233_o | n19234_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19236_o = n19174_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19237_o = n19235_o | n19236_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19238_o = n19174_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19239_o = n19237_o | n19238_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19240_o = n19174_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19241_o = n19239_o | n19240_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19242_o = n19174_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19243_o = n19241_o | n19242_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19244_o = n19174_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19245_o = n19243_o | n19244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19246_o = n19174_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19247_o = n19245_o | n19246_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19249_o = 1'b1 ? n19247_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:21  */
  assign n19252_o = n19166_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:11  */
  assign n19255_o = n19252_o ? 8'b01111111 : 8'b11111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:80:9  */
  assign n19257_o = n19249_o ? n19255_o : n19178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19271_o = n19174_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19273_o = 1'b0 & n19271_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19274_o = n19174_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19275_o = n19273_o & n19274_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19276_o = n19174_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19277_o = n19275_o & n19276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19278_o = n19174_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19279_o = n19277_o & n19278_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19280_o = n19174_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19281_o = n19279_o & n19280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19282_o = n19174_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19283_o = n19281_o & n19282_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19284_o = n19174_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19285_o = n19283_o & n19284_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19286_o = n19174_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19287_o = n19285_o & n19286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:204:5  */
  assign n19289_o = 1'b1 ? n19287_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:29  */
  assign n19291_o = ~n19289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:21  */
  assign n19293_o = n19166_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:11  */
  assign n19296_o = n19293_o ? 8'b10000000 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:9  */
  assign n19298_o = n19291_o ? n19296_o : n19178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:7  */
  assign n19299_o = n19217_o ? n19257_o : n19298_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:5  */
  assign n19300_o = n19181_o ? n19216_o : n19299_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:554:11  */
  assign n19301_o = n19159_o ? n19300_o : n19157_o;
  assign n19302_o = {n18817_o, n15689_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:558:69  */
  assign n19303_o = n19302_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:559:21  */
  assign n19304_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:559:29  */
  assign n19305_o = n19304_o[24];
  assign n19307_o = {n18817_o, n15689_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:560:85  */
  assign n19308_o = n19307_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:560:101  */
  assign n19309_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:560:109  */
  assign n19310_o = n19309_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:560:120  */
  assign n19311_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:560:128  */
  assign n19312_o = n19311_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:70:21  */
  assign n19320_o = n19308_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:71:27  */
  assign n19322_o = n19320_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:72:21  */
  assign n19324_o = n19308_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:11  */
  assign n19327_o = n19310_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19341_o = n19320_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19343_o = 1'b0 | n19341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19344_o = n19320_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19345_o = n19343_o | n19344_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19346_o = n19320_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19347_o = n19345_o | n19346_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19348_o = n19320_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19349_o = n19347_o | n19348_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19350_o = n19320_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19351_o = n19349_o | n19350_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19352_o = n19320_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19353_o = n19351_o | n19352_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19354_o = n19320_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19355_o = n19353_o | n19354_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19356_o = n19320_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19357_o = n19355_o | n19356_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19359_o = 1'b1 ? n19357_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:75:7  */
  assign n19362_o = n19359_o ? 8'b11111111 : n19324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:15  */
  assign n19363_o = ~n19322_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19377_o = n19320_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19379_o = 1'b0 | n19377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19380_o = n19320_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19381_o = n19379_o | n19380_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19382_o = n19320_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19383_o = n19381_o | n19382_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19384_o = n19320_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19385_o = n19383_o | n19384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19386_o = n19320_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19387_o = n19385_o | n19386_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19388_o = n19320_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19389_o = n19387_o | n19388_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19390_o = n19320_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19391_o = n19389_o | n19390_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19392_o = n19320_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19393_o = n19391_o | n19392_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19395_o = 1'b1 ? n19393_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:21  */
  assign n19398_o = n19312_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:11  */
  assign n19401_o = n19398_o ? 8'b01111111 : 8'b11111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:80:9  */
  assign n19403_o = n19395_o ? n19401_o : n19324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19417_o = n19320_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19419_o = 1'b0 & n19417_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19420_o = n19320_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19421_o = n19419_o & n19420_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19422_o = n19320_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19423_o = n19421_o & n19422_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19424_o = n19320_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19425_o = n19423_o & n19424_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19426_o = n19320_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19427_o = n19425_o & n19426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19428_o = n19320_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19429_o = n19427_o & n19428_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19430_o = n19320_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19431_o = n19429_o & n19430_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19432_o = n19320_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19433_o = n19431_o & n19432_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:204:5  */
  assign n19435_o = 1'b1 ? n19433_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:29  */
  assign n19437_o = ~n19435_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:21  */
  assign n19439_o = n19312_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:11  */
  assign n19442_o = n19439_o ? 8'b10000000 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:9  */
  assign n19444_o = n19437_o ? n19442_o : n19324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:7  */
  assign n19445_o = n19363_o ? n19403_o : n19444_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:5  */
  assign n19446_o = n19327_o ? n19362_o : n19445_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:559:11  */
  assign n19447_o = n19305_o ? n19446_o : n19303_o;
  assign n19448_o = n18855_o[63:32];
  assign n19449_o = {n19448_o, n19447_o, n19301_o, n19155_o, n19009_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:563:72  */
  assign n19450_o = n19449_o[7:0];
  assign n19451_o = n18855_o[63:40];
  assign n19452_o = {n19451_o, n19450_o, n19447_o, n19301_o, n19155_o, n19009_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:564:72  */
  assign n19453_o = n19452_o[15:8];
  assign n19454_o = n18855_o[63:48];
  assign n19455_o = {n19454_o, n19453_o, n19450_o, n19447_o, n19301_o, n19155_o, n19009_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:565:72  */
  assign n19456_o = n19455_o[23:16];
  assign n19457_o = n18855_o[63:56];
  assign n19458_o = {n19457_o, n19456_o, n19453_o, n19450_o, n19447_o, n19301_o, n19155_o, n19009_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:566:72  */
  assign n19459_o = n19458_o[31:24];
  assign n19460_o = {n18817_o, n15689_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:568:69  */
  assign n19461_o = n19460_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:569:21  */
  assign n19462_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:569:29  */
  assign n19463_o = n19462_o[24];
  assign n19465_o = {n18817_o, n15689_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:570:81  */
  assign n19466_o = n19465_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:570:95  */
  assign n19467_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:570:103  */
  assign n19468_o = n19467_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:570:114  */
  assign n19469_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:570:122  */
  assign n19470_o = n19469_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:107:21  */
  assign n19478_o = n19466_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:108:27  */
  assign n19480_o = n19478_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:109:21  */
  assign n19482_o = n19466_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:111:11  */
  assign n19485_o = n19468_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19499_o = n19478_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19501_o = 1'b0 | n19499_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19502_o = n19478_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19503_o = n19501_o | n19502_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19504_o = n19478_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19505_o = n19503_o | n19504_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19506_o = n19478_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19507_o = n19505_o | n19506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19508_o = n19478_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19509_o = n19507_o | n19508_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19510_o = n19478_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19511_o = n19509_o | n19510_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19512_o = n19478_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19513_o = n19511_o | n19512_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19514_o = n19478_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19515_o = n19513_o | n19514_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19516_o = n19478_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19517_o = n19515_o | n19516_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19518_o = n19478_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19519_o = n19517_o | n19518_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19520_o = n19478_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19521_o = n19519_o | n19520_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19522_o = n19478_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19523_o = n19521_o | n19522_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19524_o = n19478_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19525_o = n19523_o | n19524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19526_o = n19478_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19527_o = n19525_o | n19526_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19528_o = n19478_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19529_o = n19527_o | n19528_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19530_o = n19478_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19531_o = n19529_o | n19530_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19533_o = 1'b1 ? n19531_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:112:7  */
  assign n19536_o = n19533_o ? 16'b1111111111111111 : n19482_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:116:15  */
  assign n19537_o = ~n19480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19551_o = n19478_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19553_o = 1'b0 | n19551_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19554_o = n19478_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19555_o = n19553_o | n19554_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19556_o = n19478_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19557_o = n19555_o | n19556_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19558_o = n19478_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19559_o = n19557_o | n19558_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19560_o = n19478_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19561_o = n19559_o | n19560_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19562_o = n19478_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19563_o = n19561_o | n19562_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19564_o = n19478_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19565_o = n19563_o | n19564_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19566_o = n19478_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19567_o = n19565_o | n19566_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19568_o = n19478_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19569_o = n19567_o | n19568_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19570_o = n19478_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19571_o = n19569_o | n19570_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19572_o = n19478_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19573_o = n19571_o | n19572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19574_o = n19478_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19575_o = n19573_o | n19574_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19576_o = n19478_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19577_o = n19575_o | n19576_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19578_o = n19478_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19579_o = n19577_o | n19578_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19580_o = n19478_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19581_o = n19579_o | n19580_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19582_o = n19478_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19583_o = n19581_o | n19582_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19585_o = 1'b1 ? n19583_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:119:21  */
  assign n19588_o = n19470_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:119:11  */
  assign n19591_o = n19588_o ? 16'b0111111111111111 : 16'b1111111111111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:117:9  */
  assign n19593_o = n19585_o ? n19591_o : n19482_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19607_o = n19478_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19609_o = 1'b0 & n19607_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19610_o = n19478_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19611_o = n19609_o & n19610_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19612_o = n19478_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19613_o = n19611_o & n19612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19614_o = n19478_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19615_o = n19613_o & n19614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19616_o = n19478_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19617_o = n19615_o & n19616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19618_o = n19478_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19619_o = n19617_o & n19618_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19620_o = n19478_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19621_o = n19619_o & n19620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19622_o = n19478_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19623_o = n19621_o & n19622_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19624_o = n19478_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19625_o = n19623_o & n19624_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19626_o = n19478_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19627_o = n19625_o & n19626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19628_o = n19478_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19629_o = n19627_o & n19628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19630_o = n19478_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19631_o = n19629_o & n19630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19632_o = n19478_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19633_o = n19631_o & n19632_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19634_o = n19478_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19635_o = n19633_o & n19634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19636_o = n19478_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19637_o = n19635_o & n19636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19638_o = n19478_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19639_o = n19637_o & n19638_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:204:5  */
  assign n19641_o = 1'b1 ? n19639_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:124:29  */
  assign n19643_o = ~n19641_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:126:21  */
  assign n19645_o = n19470_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:126:11  */
  assign n19648_o = n19645_o ? 16'b1000000000000000 : 16'b0000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:124:9  */
  assign n19650_o = n19643_o ? n19648_o : n19482_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:116:7  */
  assign n19651_o = n19537_o ? n19593_o : n19650_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:111:5  */
  assign n19652_o = n19485_o ? n19536_o : n19651_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:569:11  */
  assign n19653_o = n19463_o ? n19652_o : n19461_o;
  assign n19654_o = {n18817_o, n15689_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:573:69  */
  assign n19655_o = n19654_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:574:21  */
  assign n19656_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:574:29  */
  assign n19657_o = n19656_o[24];
  assign n19659_o = {n18817_o, n15689_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:575:81  */
  assign n19660_o = n19659_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:575:95  */
  assign n19661_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:575:103  */
  assign n19662_o = n19661_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:575:114  */
  assign n19663_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:575:122  */
  assign n19664_o = n19663_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:107:21  */
  assign n19672_o = n19660_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:108:27  */
  assign n19674_o = n19672_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:109:21  */
  assign n19676_o = n19660_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:111:11  */
  assign n19679_o = n19662_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19693_o = n19672_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19695_o = 1'b0 | n19693_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19696_o = n19672_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19697_o = n19695_o | n19696_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19698_o = n19672_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19699_o = n19697_o | n19698_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19700_o = n19672_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19701_o = n19699_o | n19700_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19702_o = n19672_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19703_o = n19701_o | n19702_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19704_o = n19672_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19705_o = n19703_o | n19704_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19706_o = n19672_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19707_o = n19705_o | n19706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19708_o = n19672_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19709_o = n19707_o | n19708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19710_o = n19672_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19711_o = n19709_o | n19710_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19712_o = n19672_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19713_o = n19711_o | n19712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19714_o = n19672_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19715_o = n19713_o | n19714_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19716_o = n19672_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19717_o = n19715_o | n19716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19718_o = n19672_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19719_o = n19717_o | n19718_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19720_o = n19672_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19721_o = n19719_o | n19720_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19722_o = n19672_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19723_o = n19721_o | n19722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19724_o = n19672_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19725_o = n19723_o | n19724_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19727_o = 1'b1 ? n19725_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:112:7  */
  assign n19730_o = n19727_o ? 16'b1111111111111111 : n19676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:116:15  */
  assign n19731_o = ~n19674_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19745_o = n19672_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19747_o = 1'b0 | n19745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19748_o = n19672_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19749_o = n19747_o | n19748_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19750_o = n19672_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19751_o = n19749_o | n19750_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19752_o = n19672_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19753_o = n19751_o | n19752_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19754_o = n19672_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19755_o = n19753_o | n19754_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19756_o = n19672_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19757_o = n19755_o | n19756_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19758_o = n19672_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19759_o = n19757_o | n19758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19760_o = n19672_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19761_o = n19759_o | n19760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19762_o = n19672_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19763_o = n19761_o | n19762_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19764_o = n19672_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19765_o = n19763_o | n19764_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19766_o = n19672_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19767_o = n19765_o | n19766_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19768_o = n19672_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19769_o = n19767_o | n19768_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19770_o = n19672_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19771_o = n19769_o | n19770_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19772_o = n19672_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19773_o = n19771_o | n19772_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19774_o = n19672_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19775_o = n19773_o | n19774_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19776_o = n19672_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19777_o = n19775_o | n19776_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19779_o = 1'b1 ? n19777_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:119:21  */
  assign n19782_o = n19664_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:119:11  */
  assign n19785_o = n19782_o ? 16'b0111111111111111 : 16'b1111111111111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:117:9  */
  assign n19787_o = n19779_o ? n19785_o : n19676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19801_o = n19672_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19803_o = 1'b0 & n19801_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19804_o = n19672_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19805_o = n19803_o & n19804_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19806_o = n19672_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19807_o = n19805_o & n19806_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19808_o = n19672_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19809_o = n19807_o & n19808_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19810_o = n19672_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19811_o = n19809_o & n19810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19812_o = n19672_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19813_o = n19811_o & n19812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19814_o = n19672_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19815_o = n19813_o & n19814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19816_o = n19672_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19817_o = n19815_o & n19816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19818_o = n19672_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19819_o = n19817_o & n19818_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19820_o = n19672_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19821_o = n19819_o & n19820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19822_o = n19672_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19823_o = n19821_o & n19822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19824_o = n19672_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19825_o = n19823_o & n19824_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19826_o = n19672_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19827_o = n19825_o & n19826_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19828_o = n19672_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19829_o = n19827_o & n19828_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19830_o = n19672_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19831_o = n19829_o & n19830_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19832_o = n19672_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19833_o = n19831_o & n19832_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:204:5  */
  assign n19835_o = 1'b1 ? n19833_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:124:29  */
  assign n19837_o = ~n19835_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:126:21  */
  assign n19839_o = n19664_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:126:11  */
  assign n19842_o = n19839_o ? 16'b1000000000000000 : 16'b0000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:124:9  */
  assign n19844_o = n19837_o ? n19842_o : n19676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:116:7  */
  assign n19845_o = n19731_o ? n19787_o : n19844_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:111:5  */
  assign n19846_o = n19679_o ? n19730_o : n19845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:574:11  */
  assign n19847_o = n19657_o ? n19846_o : n19655_o;
  assign n19848_o = n18855_o[63:32];
  assign n19849_o = {n19848_o, n19847_o, n19653_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:578:72  */
  assign n19850_o = n19849_o[15:0];
  assign n19851_o = n18855_o[63:48];
  assign n19852_o = {n19851_o, n19850_o, n19847_o, n19653_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:579:72  */
  assign n19853_o = n19852_o[31:16];
  assign n19854_o = {n19853_o, n19850_o, n19847_o, n19653_o};
  assign n19855_o = {n19459_o, n19456_o, n19453_o, n19450_o, n19447_o, n19301_o, n19155_o, n19009_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:542:9  */
  assign n19856_o = n18863_o ? n19855_o : n19854_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:541:7  */
  assign n19857_o = n18859_o ? n19856_o : n18855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:587:17  */
  assign n19858_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:587:25  */
  assign n19859_o = n19858_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:588:7  */
  assign n19861_o = n19859_o == 4'b0000;
  assign n19868_o = {n15926_o, n15933_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n19869_o = n19868_o[31:0];
  assign n19870_o = {n16314_o, n16300_o, n16286_o, n16340_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n19871_o = n19870_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n19872_o = n19869_o | n19871_o;
  assign n19875_o = {n15926_o, n15933_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n19876_o = n19875_o[63:32];
  assign n19877_o = {n16314_o, n16300_o, n16286_o, n16340_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n19878_o = n19877_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n19879_o = n19876_o | n19878_o;
  assign n19880_o = {n19879_o, n19872_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:589:7  */
  assign n19882_o = n19859_o == 4'b0001;
  assign n19889_o = {n15926_o, n15933_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n19890_o = n19889_o[31:0];
  assign n19891_o = {n16314_o, n16300_o, n16286_o, n16340_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n19892_o = n19891_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n19893_o = n19890_o & n19892_o;
  assign n19896_o = {n15926_o, n15933_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n19897_o = n19896_o[63:32];
  assign n19898_o = {n16314_o, n16300_o, n16286_o, n16340_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n19899_o = n19898_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n19900_o = n19897_o & n19899_o;
  assign n19901_o = {n19900_o, n19893_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:590:7  */
  assign n19903_o = n19859_o == 4'b0010;
  assign n19910_o = {n15926_o, n15933_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:270:22  */
  assign n19911_o = n19910_o[31:0];
  assign n19912_o = {n16314_o, n16300_o, n16286_o, n16340_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:270:32  */
  assign n19913_o = n19912_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:270:26  */
  assign n19914_o = n19911_o ^ n19913_o;
  assign n19917_o = {n15926_o, n15933_o, n12802_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:270:22  */
  assign n19918_o = n19917_o[63:32];
  assign n19919_o = {n16314_o, n16300_o, n16286_o, n16340_o, n13173_o, n13159_o, n13145_o, n13199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:270:32  */
  assign n19920_o = n19919_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:270:26  */
  assign n19921_o = n19918_o ^ n19920_o;
  assign n19922_o = {n19921_o, n19914_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:591:7  */
  assign n19924_o = n19859_o == 4'b0011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n19933_o = n12414_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n19934_o = n12388_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n19935_o = n19933_o & n19934_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n19938_o = n12414_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n19939_o = n12388_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n19940_o = n19938_o & n19939_o;
  assign n19941_o = {n19940_o, n19935_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n19947_o = n19941_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n19948_o = n12362_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n19949_o = n19947_o | n19948_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n19952_o = n19941_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n19953_o = n12362_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n19954_o = n19952_o | n19953_o;
  assign n19955_o = {n19954_o, n19949_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:26  */
  assign n19962_o = n12388_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:20  */
  assign n19963_o = ~n19962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:26  */
  assign n19966_o = n12388_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:20  */
  assign n19967_o = ~n19966_o;
  assign n19968_o = {n19967_o, n19963_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n19974_o = n19955_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n19975_o = n19968_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n19976_o = n19974_o & n19975_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n19979_o = n19955_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n19980_o = n19968_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n19981_o = n19979_o & n19980_o;
  assign n19982_o = {n19981_o, n19976_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:592:7  */
  assign n19984_o = n19859_o == 4'b0110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n19993_o = n12362_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n19994_o = n12388_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n19995_o = n19993_o & n19994_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n19998_o = n12362_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n19999_o = n12388_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n20000_o = n19998_o & n19999_o;
  assign n20001_o = {n20000_o, n19995_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n20007_o = n20001_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n20008_o = n12414_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n20009_o = n20007_o | n20008_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n20012_o = n20001_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n20013_o = n12414_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n20014_o = n20012_o | n20013_o;
  assign n20015_o = {n20014_o, n20009_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:26  */
  assign n20022_o = n12388_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:20  */
  assign n20023_o = ~n20022_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:26  */
  assign n20026_o = n12388_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:20  */
  assign n20027_o = ~n20026_o;
  assign n20028_o = {n20027_o, n20023_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n20034_o = n20015_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n20035_o = n20028_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n20036_o = n20034_o & n20035_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n20039_o = n20015_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n20040_o = n20028_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n20041_o = n20039_o & n20040_o;
  assign n20042_o = {n20041_o, n20036_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:593:7  */
  assign n20044_o = n19859_o == 4'b0111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n20053_o = n12362_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n20054_o = n12414_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n20055_o = n20053_o & n20054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n20058_o = n12362_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n20059_o = n12414_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n20060_o = n20058_o & n20059_o;
  assign n20061_o = {n20060_o, n20055_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n20067_o = n20061_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n20068_o = n12388_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n20069_o = n20067_o | n20068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n20072_o = n20061_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n20073_o = n12388_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n20074_o = n20072_o | n20073_o;
  assign n20075_o = {n20074_o, n20069_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:26  */
  assign n20082_o = n12414_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:20  */
  assign n20083_o = ~n20082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:26  */
  assign n20086_o = n12414_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:20  */
  assign n20087_o = ~n20086_o;
  assign n20088_o = {n20087_o, n20083_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n20094_o = n20075_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n20095_o = n20088_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n20096_o = n20094_o & n20095_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n20099_o = n20075_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n20100_o = n20088_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n20101_o = n20099_o & n20100_o;
  assign n20102_o = {n20101_o, n20096_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:594:7  */
  assign n20104_o = n19859_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:595:7  */
  assign n20106_o = n19859_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:596:63  */
  assign n20108_o = n11576_o[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:59:47  */
  assign n20116_o = n20108_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:596:7  */
  assign n20124_o = n19859_o == 4'b1001;
  assign n20125_o = {scalar_i, scalar_i};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:597:7  */
  assign n20127_o = n19859_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:598:7  */
  assign n20129_o = n19859_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:599:7  */
  assign n20131_o = n19859_o == 4'b1011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:600:7  */
  assign n20133_o = n19859_o == 4'b1100;
  assign n20134_o = {n20133_o, n20131_o, n20129_o, n20127_o, n20124_o, n20106_o, n20104_o, n20044_o, n19984_o, n19924_o, n19903_o, n19882_o, n19861_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:587:5  */
  always @*
    case (n20134_o)
      13'b1000000000000: n20135_o = custom_data;
      13'b0100000000000: n20135_o = shuffle_data;
      13'b0010000000000: n20135_o = mul_data;
      13'b0001000000000: n20135_o = n20125_o;
      13'b0000100000000: n20135_o = n20227_o;
      13'b0000010000000: n20135_o = n19857_o;
      13'b0000001000000: n20135_o = n20102_o;
      13'b0000000100000: n20135_o = n20042_o;
      13'b0000000010000: n20135_o = n19982_o;
      13'b0000000001000: n20135_o = n19922_o;
      13'b0000000000100: n20135_o = n19901_o;
      13'b0000000000010: n20135_o = n19880_o;
      13'b0000000000001: n20135_o = n18854_o;
      default: n20135_o = n18854_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:609:30  */
  assign n20136_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:609:38  */
  assign n20137_o = n20136_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:610:30  */
  assign n20138_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:610:38  */
  assign n20139_o = n20138_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:611:30  */
  assign n20140_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:611:38  */
  assign n20141_o = n20140_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:612:30  */
  assign n20142_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:612:38  */
  assign n20143_o = n20142_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:614:15  */
  assign n20144_o = n11576_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:614:23  */
  assign n20145_o = n20144_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:614:33  */
  assign n20147_o = n20145_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:614:5  */
  assign n20150_o = n20147_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:627:33  */
  assign n20151_o = n11576_o[207:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:628:33  */
  assign n20152_o = n11576_o[211:208];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:629:33  */
  assign n20153_o = n11576_o[213:212];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:642:25  */
  assign n20154_o = r[137:0];
  assign n20155_o = {n12070_o, n12005_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:644:37  */
  assign n20156_o = shuffle_ready & mul_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:644:51  */
  assign n20157_o = n20156_o & custom_ready;
  assign n20158_o = {n11932_o, n11930_o, n11927_o, n12335_o, n20135_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:652:15  */
  assign n20179_o = en_i & shuffle_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:652:33  */
  assign n20180_o = n20179_o & mul_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:652:47  */
  assign n20181_o = n20180_o & custom_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:652:68  */
  assign n20182_o = ~stall_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:652:64  */
  assign n20183_o = n20181_o & n20182_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:656:18  */
  assign n20185_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:660:9  */
  assign n20188_o = init_i ? 138'b000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:658:5  */
  assign n20194_o = ena ? n20188_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:658:5  */
  always @(posedge clk_i or posedge n20185_o)
    if (n20185_o)
      n20195_q <= 138'b000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n20195_q <= n20194_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:656:5  */
  assign n20196_o = {n12414_o, n12388_o, n12362_o, n20150_o, n20143_o, n20141_o, n20139_o, n20137_o};
  reg [7:0] n20197[7:0] ; // memory
  initial begin
    n20197[7] = 8'b00000000;
    n20197[6] = 8'b10000000;
    n20197[5] = 8'b11000000;
    n20197[4] = 8'b11100000;
    n20197[3] = 8'b11110000;
    n20197[2] = 8'b11111000;
    n20197[1] = 8'b11111100;
    n20197[0] = 8'b11111110;
    end
  assign n20198_data = n20197[n14521_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:39  */
  reg [15:0] n20199[15:0] ; // memory
  initial begin
    n20199[15] = 16'b0000000000000000;
    n20199[14] = 16'b1000000000000000;
    n20199[13] = 16'b1100000000000000;
    n20199[12] = 16'b1110000000000000;
    n20199[11] = 16'b1111000000000000;
    n20199[10] = 16'b1111100000000000;
    n20199[9] = 16'b1111110000000000;
    n20199[8] = 16'b1111111000000000;
    n20199[7] = 16'b1111111100000000;
    n20199[6] = 16'b1111111110000000;
    n20199[5] = 16'b1111111111000000;
    n20199[4] = 16'b1111111111100000;
    n20199[3] = 16'b1111111111110000;
    n20199[2] = 16'b1111111111111000;
    n20199[1] = 16'b1111111111111100;
    n20199[0] = 16'b1111111111111110;
    end
  assign n20200_data = n20199[n14529_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:39  */
  reg [31:0] n20201[31:0] ; // memory
  initial begin
    n20201[31] = 32'b00000000000000000000000000000000;
    n20201[30] = 32'b10000000000000000000000000000000;
    n20201[29] = 32'b11000000000000000000000000000000;
    n20201[28] = 32'b11100000000000000000000000000000;
    n20201[27] = 32'b11110000000000000000000000000000;
    n20201[26] = 32'b11111000000000000000000000000000;
    n20201[25] = 32'b11111100000000000000000000000000;
    n20201[24] = 32'b11111110000000000000000000000000;
    n20201[23] = 32'b11111111000000000000000000000000;
    n20201[22] = 32'b11111111100000000000000000000000;
    n20201[21] = 32'b11111111110000000000000000000000;
    n20201[20] = 32'b11111111111000000000000000000000;
    n20201[19] = 32'b11111111111100000000000000000000;
    n20201[18] = 32'b11111111111110000000000000000000;
    n20201[17] = 32'b11111111111111000000000000000000;
    n20201[16] = 32'b11111111111111100000000000000000;
    n20201[15] = 32'b11111111111111110000000000000000;
    n20201[14] = 32'b11111111111111111000000000000000;
    n20201[13] = 32'b11111111111111111100000000000000;
    n20201[12] = 32'b11111111111111111110000000000000;
    n20201[11] = 32'b11111111111111111111000000000000;
    n20201[10] = 32'b11111111111111111111100000000000;
    n20201[9] = 32'b11111111111111111111110000000000;
    n20201[8] = 32'b11111111111111111111111000000000;
    n20201[7] = 32'b11111111111111111111111100000000;
    n20201[6] = 32'b11111111111111111111111110000000;
    n20201[5] = 32'b11111111111111111111111111000000;
    n20201[4] = 32'b11111111111111111111111111100000;
    n20201[3] = 32'b11111111111111111111111111110000;
    n20201[2] = 32'b11111111111111111111111111111000;
    n20201[1] = 32'b11111111111111111111111111111100;
    n20201[0] = 32'b11111111111111111111111111111110;
    end
  assign n20202_data = n20201[n14537_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:39  */
  reg [7:0] n20203[7:0] ; // memory
  initial begin
    n20203[7] = 8'b10000000;
    n20203[6] = 8'b11000000;
    n20203[5] = 8'b11100000;
    n20203[4] = 8'b11110000;
    n20203[3] = 8'b11111000;
    n20203[2] = 8'b11111100;
    n20203[1] = 8'b11111110;
    n20203[0] = 8'b11111111;
    end
  assign n20204_data = n20203[n14545_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:39  */
  reg [15:0] n20205[15:0] ; // memory
  initial begin
    n20205[15] = 16'b1000000000000000;
    n20205[14] = 16'b1100000000000000;
    n20205[13] = 16'b1110000000000000;
    n20205[12] = 16'b1111000000000000;
    n20205[11] = 16'b1111100000000000;
    n20205[10] = 16'b1111110000000000;
    n20205[9] = 16'b1111111000000000;
    n20205[8] = 16'b1111111100000000;
    n20205[7] = 16'b1111111110000000;
    n20205[6] = 16'b1111111111000000;
    n20205[5] = 16'b1111111111100000;
    n20205[4] = 16'b1111111111110000;
    n20205[3] = 16'b1111111111111000;
    n20205[2] = 16'b1111111111111100;
    n20205[1] = 16'b1111111111111110;
    n20205[0] = 16'b1111111111111111;
    end
  assign n20206_data = n20205[n14553_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:39  */
  reg [31:0] n20207[31:0] ; // memory
  initial begin
    n20207[31] = 32'b10000000000000000000000000000000;
    n20207[30] = 32'b11000000000000000000000000000000;
    n20207[29] = 32'b11100000000000000000000000000000;
    n20207[28] = 32'b11110000000000000000000000000000;
    n20207[27] = 32'b11111000000000000000000000000000;
    n20207[26] = 32'b11111100000000000000000000000000;
    n20207[25] = 32'b11111110000000000000000000000000;
    n20207[24] = 32'b11111111000000000000000000000000;
    n20207[23] = 32'b11111111100000000000000000000000;
    n20207[22] = 32'b11111111110000000000000000000000;
    n20207[21] = 32'b11111111111000000000000000000000;
    n20207[20] = 32'b11111111111100000000000000000000;
    n20207[19] = 32'b11111111111110000000000000000000;
    n20207[18] = 32'b11111111111111000000000000000000;
    n20207[17] = 32'b11111111111111100000000000000000;
    n20207[16] = 32'b11111111111111110000000000000000;
    n20207[15] = 32'b11111111111111111000000000000000;
    n20207[14] = 32'b11111111111111111100000000000000;
    n20207[13] = 32'b11111111111111111110000000000000;
    n20207[12] = 32'b11111111111111111111000000000000;
    n20207[11] = 32'b11111111111111111111100000000000;
    n20207[10] = 32'b11111111111111111111110000000000;
    n20207[9] = 32'b11111111111111111111111000000000;
    n20207[8] = 32'b11111111111111111111111100000000;
    n20207[7] = 32'b11111111111111111111111110000000;
    n20207[6] = 32'b11111111111111111111111111000000;
    n20207[5] = 32'b11111111111111111111111111100000;
    n20207[4] = 32'b11111111111111111111111111110000;
    n20207[3] = 32'b11111111111111111111111111111000;
    n20207[2] = 32'b11111111111111111111111111111100;
    n20207[1] = 32'b11111111111111111111111111111110;
    n20207[0] = 32'b11111111111111111111111111111111;
    end
  assign n20208_data = n20207[n14561_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:39  */
  reg [7:0] n20209[7:0] ; // memory
  initial begin
    n20209[7] = 8'b00000000;
    n20209[6] = 8'b10000000;
    n20209[5] = 8'b11000000;
    n20209[4] = 8'b11100000;
    n20209[3] = 8'b11110000;
    n20209[2] = 8'b11111000;
    n20209[1] = 8'b11111100;
    n20209[0] = 8'b11111110;
    end
  assign n20210_data = n20209[n17649_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:39  */
  reg [15:0] n20211[15:0] ; // memory
  initial begin
    n20211[15] = 16'b0000000000000000;
    n20211[14] = 16'b1000000000000000;
    n20211[13] = 16'b1100000000000000;
    n20211[12] = 16'b1110000000000000;
    n20211[11] = 16'b1111000000000000;
    n20211[10] = 16'b1111100000000000;
    n20211[9] = 16'b1111110000000000;
    n20211[8] = 16'b1111111000000000;
    n20211[7] = 16'b1111111100000000;
    n20211[6] = 16'b1111111110000000;
    n20211[5] = 16'b1111111111000000;
    n20211[4] = 16'b1111111111100000;
    n20211[3] = 16'b1111111111110000;
    n20211[2] = 16'b1111111111111000;
    n20211[1] = 16'b1111111111111100;
    n20211[0] = 16'b1111111111111110;
    end
  assign n20212_data = n20211[n17657_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:39  */
  reg [31:0] n20213[31:0] ; // memory
  initial begin
    n20213[31] = 32'b00000000000000000000000000000000;
    n20213[30] = 32'b10000000000000000000000000000000;
    n20213[29] = 32'b11000000000000000000000000000000;
    n20213[28] = 32'b11100000000000000000000000000000;
    n20213[27] = 32'b11110000000000000000000000000000;
    n20213[26] = 32'b11111000000000000000000000000000;
    n20213[25] = 32'b11111100000000000000000000000000;
    n20213[24] = 32'b11111110000000000000000000000000;
    n20213[23] = 32'b11111111000000000000000000000000;
    n20213[22] = 32'b11111111100000000000000000000000;
    n20213[21] = 32'b11111111110000000000000000000000;
    n20213[20] = 32'b11111111111000000000000000000000;
    n20213[19] = 32'b11111111111100000000000000000000;
    n20213[18] = 32'b11111111111110000000000000000000;
    n20213[17] = 32'b11111111111111000000000000000000;
    n20213[16] = 32'b11111111111111100000000000000000;
    n20213[15] = 32'b11111111111111110000000000000000;
    n20213[14] = 32'b11111111111111111000000000000000;
    n20213[13] = 32'b11111111111111111100000000000000;
    n20213[12] = 32'b11111111111111111110000000000000;
    n20213[11] = 32'b11111111111111111111000000000000;
    n20213[10] = 32'b11111111111111111111100000000000;
    n20213[9] = 32'b11111111111111111111110000000000;
    n20213[8] = 32'b11111111111111111111111000000000;
    n20213[7] = 32'b11111111111111111111111100000000;
    n20213[6] = 32'b11111111111111111111111110000000;
    n20213[5] = 32'b11111111111111111111111111000000;
    n20213[4] = 32'b11111111111111111111111111100000;
    n20213[3] = 32'b11111111111111111111111111110000;
    n20213[2] = 32'b11111111111111111111111111111000;
    n20213[1] = 32'b11111111111111111111111111111100;
    n20213[0] = 32'b11111111111111111111111111111110;
    end
  assign n20214_data = n20213[n17665_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:39  */
  reg [7:0] n20215[7:0] ; // memory
  initial begin
    n20215[7] = 8'b10000000;
    n20215[6] = 8'b11000000;
    n20215[5] = 8'b11100000;
    n20215[4] = 8'b11110000;
    n20215[3] = 8'b11111000;
    n20215[2] = 8'b11111100;
    n20215[1] = 8'b11111110;
    n20215[0] = 8'b11111111;
    end
  assign n20216_data = n20215[n17673_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:39  */
  reg [15:0] n20217[15:0] ; // memory
  initial begin
    n20217[15] = 16'b1000000000000000;
    n20217[14] = 16'b1100000000000000;
    n20217[13] = 16'b1110000000000000;
    n20217[12] = 16'b1111000000000000;
    n20217[11] = 16'b1111100000000000;
    n20217[10] = 16'b1111110000000000;
    n20217[9] = 16'b1111111000000000;
    n20217[8] = 16'b1111111100000000;
    n20217[7] = 16'b1111111110000000;
    n20217[6] = 16'b1111111111000000;
    n20217[5] = 16'b1111111111100000;
    n20217[4] = 16'b1111111111110000;
    n20217[3] = 16'b1111111111111000;
    n20217[2] = 16'b1111111111111100;
    n20217[1] = 16'b1111111111111110;
    n20217[0] = 16'b1111111111111111;
    end
  assign n20218_data = n20217[n17681_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:39  */
  reg [31:0] n20219[31:0] ; // memory
  initial begin
    n20219[31] = 32'b10000000000000000000000000000000;
    n20219[30] = 32'b11000000000000000000000000000000;
    n20219[29] = 32'b11100000000000000000000000000000;
    n20219[28] = 32'b11110000000000000000000000000000;
    n20219[27] = 32'b11111000000000000000000000000000;
    n20219[26] = 32'b11111100000000000000000000000000;
    n20219[25] = 32'b11111110000000000000000000000000;
    n20219[24] = 32'b11111111000000000000000000000000;
    n20219[23] = 32'b11111111100000000000000000000000;
    n20219[22] = 32'b11111111110000000000000000000000;
    n20219[21] = 32'b11111111111000000000000000000000;
    n20219[20] = 32'b11111111111100000000000000000000;
    n20219[19] = 32'b11111111111110000000000000000000;
    n20219[18] = 32'b11111111111111000000000000000000;
    n20219[17] = 32'b11111111111111100000000000000000;
    n20219[16] = 32'b11111111111111110000000000000000;
    n20219[15] = 32'b11111111111111111000000000000000;
    n20219[14] = 32'b11111111111111111100000000000000;
    n20219[13] = 32'b11111111111111111110000000000000;
    n20219[12] = 32'b11111111111111111111000000000000;
    n20219[11] = 32'b11111111111111111111100000000000;
    n20219[10] = 32'b11111111111111111111110000000000;
    n20219[9] = 32'b11111111111111111111111000000000;
    n20219[8] = 32'b11111111111111111111111100000000;
    n20219[7] = 32'b11111111111111111111111110000000;
    n20219[6] = 32'b11111111111111111111111111000000;
    n20219[5] = 32'b11111111111111111111111111100000;
    n20219[4] = 32'b11111111111111111111111111110000;
    n20219[3] = 32'b11111111111111111111111111111000;
    n20219[2] = 32'b11111111111111111111111111111100;
    n20219[1] = 32'b11111111111111111111111111111110;
    n20219[0] = 32'b11111111111111111111111111111111;
    end
  assign n20220_data = n20219[n17689_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:60:7  */
  assign n20221_o = n20116_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:60:7  */
  assign n20222_o = ~n20221_o;
  assign n20223_o = n20120_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:60:7  */
  assign n20224_o = n20222_o ? scalar_i : n20223_o;
  assign n20225_o = n20120_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:60:7  */
  assign n20226_o = n20221_o ? scalar_i : n20225_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:211:24  */
  assign n20227_o = {n20226_o, n20224_o};
endmodule

module execute_1_28d86c56b3bf26d236569b8dc8c3f91f32f47bc7
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  stall_i,
   input  [4:0] exec_i_reg_a,
   input  [31:0] exec_i_dat_a,
   input  [4:0] exec_i_reg_b,
   input  [31:0] exec_i_dat_b,
   input  [31:0] exec_i_dat_d,
   input  [31:0] exec_i_imm,
   input  [15:0] exec_i_pc,
   input  [5:0] exec_i_fwd_dec,
   input  [31:0] exec_i_fwd_dec_result,
   input  [5:0] exec_i_fwd_mem,
   input  [23:0] exec_i_ctrl_ex,
   input  [3:0] exec_i_ctrl_mem,
   input  [5:0] exec_i_ctrl_wrb,
   input  [2:0] exec_i_ctrl_mem_wrb,
   input  [31:0] exec_i_mem_result,
   input  [31:0] exec_i_alu_result,
   input  [63:0] dat_vec_i,
   input  [33:0] fsl_rsp_i,
   output [31:0] exec_o_alu_result,
   output [31:0] exec_o_mem_addr,
   output [31:0] exec_o_dat_d,
   output exec_o_branch,
   output [15:0] exec_o_pc,
   output exec_o_flush_id,
   output exec_o_flush_ex,
   output [3:0] exec_o_ctrl_mem,
   output [5:0] exec_o_ctrl_wrb,
   output [31:0] scalar_o,
   output fsl_sel_o,
   output fsl_req_o_blocking,
   output fsl_req_o_ctrl,
   output fsl_req_o_wr,
   output fsl_req_o_rd,
   output [31:0] fsl_req_o_data,
   output ready_o);
  wire [31:0] n10500_o;
  wire [31:0] n10501_o;
  wire [31:0] n10502_o;
  wire n10503_o;
  wire [15:0] n10504_o;
  wire n10505_o;
  wire n10506_o;
  wire [3:0] n10507_o;
  wire [5:0] n10508_o;
  wire [298:0] n10509_o;
  wire n10513_o;
  wire n10514_o;
  wire n10515_o;
  wire n10516_o;
  wire [31:0] n10517_o;
  wire [31:0] fsl_data;
  wire fsl_ready;
  wire [32:0] fsl_result;
  wire ena;
  wire [125:0] r;
  wire [125:0] rin;
  wire fsl_block_fsli0_ready;
  wire fsl_block_fsli0_sel;
  wire [32:0] fsl_block_fsli0_result;
  wire [35:0] fsl_block_fsli0_req;
  wire [31:0] fsl_block_fsl_unit_fsli0_fsl_result_o_data;
  wire fsl_block_fsl_unit_fsli0_fsl_result_o_valid;
  wire fsl_block_fsl_unit_fsli0_fsl_sel_o;
  wire fsl_block_fsl_unit_fsli0_fsl_req_o_blocking;
  wire fsl_block_fsl_unit_fsli0_fsl_req_o_ctrl;
  wire fsl_block_fsl_unit_fsli0_fsl_req_o_wr;
  wire fsl_block_fsl_unit_fsli0_fsl_req_o_rd;
  wire [31:0] fsl_block_fsl_unit_fsli0_fsl_req_o_data;
  wire fsl_block_fsl_unit_fsli0_ready_o;
  wire [23:0] n10519_o;
  wire [6:0] n10520_o;
  wire [2:0] n10521_o;
  wire n10522_o;
  wire n10523_o;
  wire n10524_o;
  wire n10525_o;
  wire [32:0] n10526_o;
  wire [35:0] n10529_o;
  wire n10533_o;
  wire [32:0] n10536_o;
  wire [124:0] n10538_o;
  wire n10539_o;
  wire n10540_o;
  wire n10542_o;
  wire n10543_o;
  wire [35:0] n10546_o;
  wire [31:0] n10565_o;
  wire [4:0] n10566_o;
  wire [31:0] n10567_o;
  wire [5:0] n10569_o;
  wire n10570_o;
  wire [5:0] n10571_o;
  wire [4:0] n10572_o;
  wire [4:0] n10573_o;
  wire n10592_o;
  wire n10593_o;
  wire n10596_o;
  wire n10597_o;
  wire n10622_o;
  wire n10625_o;
  wire n10627_o;
  wire n10628_o;
  wire n10630_o;
  wire n10632_o;
  wire [31:0] n10633_o;
  wire [31:0] n10635_o;
  wire [31:0] n10638_o;
  wire [4:0] n10639_o;
  wire [31:0] n10640_o;
  wire [5:0] n10642_o;
  wire n10643_o;
  wire [5:0] n10644_o;
  wire [4:0] n10645_o;
  wire [4:0] n10646_o;
  wire n10665_o;
  wire n10666_o;
  wire n10669_o;
  wire n10670_o;
  wire n10695_o;
  wire n10698_o;
  wire n10700_o;
  wire n10701_o;
  wire n10703_o;
  wire n10705_o;
  wire [31:0] n10706_o;
  wire [31:0] n10708_o;
  wire [31:0] n10711_o;
  wire [5:0] n10712_o;
  wire [4:0] n10713_o;
  wire [31:0] n10714_o;
  wire [5:0] n10716_o;
  wire n10717_o;
  wire [5:0] n10718_o;
  wire [4:0] n10719_o;
  wire [5:0] n10720_o;
  wire [4:0] n10721_o;
  wire n10740_o;
  wire n10741_o;
  wire n10744_o;
  wire n10745_o;
  wire n10770_o;
  wire n10773_o;
  wire n10775_o;
  wire n10776_o;
  wire n10778_o;
  wire n10780_o;
  wire [31:0] n10781_o;
  wire [31:0] n10783_o;
  wire [124:0] n10785_o;
  wire n10786_o;
  wire [3:0] n10791_o;
  wire [5:0] n10792_o;
  wire [9:0] n10793_o;
  wire [1:0] n10794_o;
  wire [5:0] n10795_o;
  wire [1:0] n10796_o;
  wire [1:0] n10797_o;
  wire [1:0] n10798_o;
  wire [1:0] n10799_o;
  wire [1:0] n10800_o;
  wire [5:0] n10801_o;
  wire [5:0] n10802_o;
  wire n10806_o;
  wire [2:0] n10807_o;
  wire n10808_o;
  wire [31:0] n10810_o;
  wire [2:0] n10811_o;
  wire [1:0] n10812_o;
  wire [1:0] n10813_o;
  wire [7:0] n10818_o;
  wire [31:0] n10820_o;
  wire n10822_o;
  wire [7:0] n10823_o;
  wire [31:0] n10825_o;
  wire n10827_o;
  wire [7:0] n10828_o;
  wire [31:0] n10830_o;
  wire n10832_o;
  wire [7:0] n10833_o;
  wire [31:0] n10835_o;
  wire n10837_o;
  wire [3:0] n10839_o;
  reg [31:0] n10840_o;
  wire n10842_o;
  wire [15:0] n10843_o;
  wire [31:0] n10845_o;
  wire n10847_o;
  wire [15:0] n10848_o;
  wire [31:0] n10850_o;
  wire n10852_o;
  wire [1:0] n10854_o;
  reg [31:0] n10855_o;
  wire n10857_o;
  wire [1:0] n10858_o;
  reg [31:0] n10859_o;
  wire [31:0] n10860_o;
  wire [31:0] n10861_o;
  wire [124:0] n10863_o;
  wire [5:0] n10864_o;
  wire n10865_o;
  wire [124:0] n10866_o;
  wire [5:0] n10867_o;
  wire [4:0] n10868_o;
  wire [4:0] n10869_o;
  wire n10888_o;
  wire n10889_o;
  wire n10892_o;
  wire n10893_o;
  wire [124:0] n10894_o;
  wire [31:0] n10895_o;
  wire [5:0] n10897_o;
  wire n10898_o;
  wire [5:0] n10899_o;
  wire [4:0] n10900_o;
  wire [4:0] n10901_o;
  wire n10920_o;
  wire n10921_o;
  wire n10924_o;
  wire n10925_o;
  wire [31:0] n10926_o;
  wire [31:0] n10927_o;
  wire [124:0] n10929_o;
  wire [5:0] n10930_o;
  wire n10931_o;
  wire [124:0] n10932_o;
  wire [5:0] n10933_o;
  wire [4:0] n10934_o;
  wire [4:0] n10935_o;
  wire n10954_o;
  wire n10955_o;
  wire n10958_o;
  wire n10959_o;
  wire [124:0] n10960_o;
  wire [31:0] n10961_o;
  wire [5:0] n10963_o;
  wire n10964_o;
  wire [5:0] n10965_o;
  wire [4:0] n10966_o;
  wire [4:0] n10967_o;
  wire n10986_o;
  wire n10987_o;
  wire n10990_o;
  wire n10991_o;
  wire [31:0] n10992_o;
  wire [31:0] n10993_o;
  wire [124:0] n10995_o;
  wire [5:0] n10996_o;
  wire n10997_o;
  wire [124:0] n10998_o;
  wire [5:0] n10999_o;
  wire [4:0] n11000_o;
  wire [5:0] n11001_o;
  wire [4:0] n11002_o;
  wire n11021_o;
  wire n11022_o;
  wire n11025_o;
  wire n11026_o;
  wire [124:0] n11028_o;
  wire [31:0] n11029_o;
  wire [3:0] n11030_o;
  wire [1:0] n11031_o;
  wire [7:0] n11036_o;
  wire [7:0] n11037_o;
  wire [15:0] n11038_o;
  wire [7:0] n11039_o;
  wire [23:0] n11040_o;
  wire [7:0] n11041_o;
  wire [31:0] n11042_o;
  wire n11044_o;
  wire [15:0] n11045_o;
  wire [15:0] n11046_o;
  wire [31:0] n11047_o;
  wire n11049_o;
  wire [1:0] n11050_o;
  reg [31:0] n11051_o;
  wire [5:0] n11053_o;
  wire n11054_o;
  wire [5:0] n11055_o;
  wire [4:0] n11056_o;
  wire [5:0] n11057_o;
  wire [4:0] n11058_o;
  wire n11077_o;
  wire n11078_o;
  wire n11081_o;
  wire n11082_o;
  wire [3:0] n11084_o;
  wire [1:0] n11085_o;
  wire [7:0] n11090_o;
  wire [7:0] n11091_o;
  wire [15:0] n11092_o;
  wire [7:0] n11093_o;
  wire [23:0] n11094_o;
  wire [7:0] n11095_o;
  wire [31:0] n11096_o;
  wire n11098_o;
  wire [15:0] n11099_o;
  wire [15:0] n11100_o;
  wire [31:0] n11101_o;
  wire n11103_o;
  wire [1:0] n11104_o;
  reg [31:0] n11105_o;
  wire [3:0] n11107_o;
  wire [1:0] n11108_o;
  wire [7:0] n11113_o;
  wire [7:0] n11114_o;
  wire [15:0] n11115_o;
  wire [7:0] n11116_o;
  wire [23:0] n11117_o;
  wire [7:0] n11118_o;
  wire [31:0] n11119_o;
  wire n11121_o;
  wire [15:0] n11122_o;
  wire [15:0] n11123_o;
  wire [31:0] n11124_o;
  wire n11126_o;
  wire [1:0] n11127_o;
  reg [31:0] n11128_o;
  wire [31:0] n11129_o;
  wire [31:0] n11130_o;
  wire [23:0] n11133_o;
  wire [1:0] n11134_o;
  wire [15:0] n11136_o;
  wire [31:0] n11145_o;
  wire n11147_o;
  wire [31:0] n11148_o;
  wire n11150_o;
  wire n11152_o;
  wire [2:0] n11153_o;
  reg [31:0] n11155_o;
  wire [23:0] n11156_o;
  wire [1:0] n11157_o;
  wire [31:0] n11158_o;
  wire n11160_o;
  wire [31:0] n11161_o;
  wire [31:0] n11162_o;
  wire n11164_o;
  wire [31:0] n11165_o;
  wire n11167_o;
  wire [2:0] n11168_o;
  reg [31:0] n11169_o;
  wire [23:0] n11170_o;
  wire [1:0] n11171_o;
  wire n11172_o;
  wire n11174_o;
  wire n11176_o;
  wire n11177_o;
  wire n11179_o;
  wire [2:0] n11180_o;
  reg n11183_o;
  wire [32:0] n11200_o;
  wire [33:0] n11202_o;
  wire [32:0] n11204_o;
  wire [33:0] n11205_o;
  wire [33:0] n11206_o;
  wire [33:0] n11208_o;
  wire [32:0] n11210_o;
  wire [23:0] n11211_o;
  wire [3:0] n11212_o;
  wire n11214_o;
  wire [31:0] n11215_o;
  wire [32:0] n11217_o;
  wire n11219_o;
  wire [31:0] n11220_o;
  wire [32:0] n11222_o;
  wire n11224_o;
  wire [31:0] n11225_o;
  wire [32:0] n11227_o;
  wire n11229_o;
  wire n11230_o;
  wire [1:0] n11231_o;
  wire [30:0] n11232_o;
  wire [32:0] n11233_o;
  wire n11235_o;
  wire [7:0] n11237_o;
  wire n11238_o;
  wire [3:0] n11244_o;
  wire [3:0] n11245_o;
  wire [3:0] n11246_o;
  wire [3:0] n11247_o;
  wire [3:0] n11248_o;
  wire [3:0] n11249_o;
  wire [15:0] n11250_o;
  wire [7:0] n11251_o;
  wire [23:0] n11252_o;
  wire [31:0] n11255_o;
  wire [32:0] n11257_o;
  wire n11259_o;
  wire [15:0] n11261_o;
  wire n11262_o;
  wire [3:0] n11268_o;
  wire [3:0] n11269_o;
  wire [3:0] n11270_o;
  wire [3:0] n11271_o;
  wire [15:0] n11272_o;
  wire [31:0] n11275_o;
  wire [32:0] n11277_o;
  wire n11279_o;
  wire [63:0] n11286_o;
  wire [63:0] n11287_o;
  wire [63:0] n11288_o;
  wire [31:0] n11290_o;
  wire [32:0] n11292_o;
  wire n11294_o;
  wire [4:0] n11296_o;
  wire n11297_o;
  wire n11298_o;
  wire n11311_o;
  wire [15:0] n11312_o;
  wire [31:0] n11314_o;
  wire [31:0] n11315_o;
  wire n11316_o;
  wire [23:0] n11317_o;
  localparam [15:0] n11318_o = 16'b0000000000000000;
  wire [7:0] n11319_o;
  wire [31:0] n11320_o;
  wire [31:0] n11321_o;
  wire n11322_o;
  wire [27:0] n11323_o;
  localparam [15:0] n11324_o = 16'b0000000000000000;
  wire [3:0] n11325_o;
  wire [31:0] n11326_o;
  wire [31:0] n11327_o;
  wire n11328_o;
  wire [29:0] n11329_o;
  localparam [15:0] n11330_o = 16'b0000000000000000;
  wire [1:0] n11331_o;
  wire [31:0] n11332_o;
  wire [31:0] n11333_o;
  wire n11334_o;
  wire [30:0] n11335_o;
  localparam [15:0] n11336_o = 16'b0000000000000000;
  wire n11337_o;
  wire [31:0] n11338_o;
  wire [31:0] n11339_o;
  wire n11341_o;
  wire [3:0] n11348_o;
  wire [3:0] n11349_o;
  wire [3:0] n11350_o;
  wire [3:0] n11351_o;
  wire [15:0] n11352_o;
  wire n11355_o;
  wire [15:0] n11356_o;
  wire [31:0] n11357_o;
  wire [31:0] n11358_o;
  wire n11359_o;
  wire [7:0] n11360_o;
  wire [23:0] n11361_o;
  wire [31:0] n11362_o;
  wire [31:0] n11363_o;
  wire n11364_o;
  wire [3:0] n11365_o;
  wire [27:0] n11366_o;
  wire [31:0] n11367_o;
  wire [31:0] n11368_o;
  wire n11369_o;
  wire [1:0] n11370_o;
  wire [29:0] n11371_o;
  wire [31:0] n11372_o;
  wire [31:0] n11373_o;
  wire n11374_o;
  wire n11375_o;
  wire [30:0] n11376_o;
  wire [31:0] n11377_o;
  wire [31:0] n11378_o;
  wire n11387_o;
  wire [15:0] n11389_o;
  wire [31:0] n11390_o;
  wire [31:0] n11391_o;
  wire n11392_o;
  localparam [15:0] n11393_o = 16'b0000000000000000;
  wire [7:0] n11394_o;
  wire [23:0] n11395_o;
  wire [31:0] n11396_o;
  wire [31:0] n11397_o;
  wire n11398_o;
  localparam [15:0] n11399_o = 16'b0000000000000000;
  wire [3:0] n11400_o;
  wire [27:0] n11401_o;
  wire [31:0] n11402_o;
  wire [31:0] n11403_o;
  wire n11404_o;
  localparam [15:0] n11405_o = 16'b0000000000000000;
  wire [1:0] n11406_o;
  wire [29:0] n11407_o;
  wire [31:0] n11408_o;
  wire [31:0] n11409_o;
  wire n11410_o;
  localparam [15:0] n11411_o = 16'b0000000000000000;
  wire n11412_o;
  wire [30:0] n11413_o;
  wire [31:0] n11414_o;
  wire [31:0] n11415_o;
  wire [31:0] n11416_o;
  wire [31:0] n11417_o;
  wire [32:0] n11419_o;
  wire n11421_o;
  wire [31:0] n11423_o;
  wire n11431_o;
  wire [32:0] n11438_o;
  wire n11440_o;
  wire n11441_o;
  wire n11442_o;
  wire [31:0] n11443_o;
  wire [32:0] n11444_o;
  wire n11446_o;
  wire [10:0] n11447_o;
  reg [32:0] n11449_o;
  wire [23:0] n11450_o;
  wire n11451_o;
  wire n11453_o;
  wire n11454_o;
  wire n11455_o;
  wire n11475_o;
  wire n11478_o;
  wire n11480_o;
  wire n11481_o;
  wire [124:0] n11482_o;
  wire n11483_o;
  wire [23:0] n11485_o;
  wire [2:0] n11486_o;
  wire n11489_o;
  wire n11491_o;
  wire n11492_o;
  wire n11494_o;
  wire n11495_o;
  wire n11497_o;
  wire n11498_o;
  wire n11499_o;
  wire n11501_o;
  wire n11502_o;
  wire n11503_o;
  wire n11504_o;
  wire n11506_o;
  wire n11507_o;
  wire n11508_o;
  wire n11510_o;
  wire [6:0] n11512_o;
  reg n11513_o;
  wire n11514_o;
  wire [23:0] n11516_o;
  wire n11517_o;
  wire n11518_o;
  wire n11519_o;
  wire n11520_o;
  wire n11521_o;
  wire n11522_o;
  wire n11523_o;
  wire n11524_o;
  wire [30:0] n11525_o;
  wire [31:0] n11526_o;
  wire [31:0] n11527_o;
  wire [31:0] n11528_o;
  wire [23:0] n11530_o;
  wire n11531_o;
  wire [31:0] n11532_o;
  wire [31:0] n11533_o;
  wire [15:0] n11534_o;
  wire [1:0] n11535_o;
  wire [125:0] n11536_o;
  wire [124:0] n11537_o;
  wire n11538_o;
  wire n11539_o;
  wire [125:0] n11540_o;
  wire [124:0] n11541_o;
  wire n11542_o;
  wire [23:0] n11543_o;
  wire n11544_o;
  wire n11545_o;
  wire n11546_o;
  wire [124:0] n11547_o;
  wire [125:0] n11548_o;
  wire n11553_o;
  wire n11554_o;
  wire n11555_o;
  wire n11557_o;
  wire [125:0] n11560_o;
  wire [125:0] n11566_o;
  reg [125:0] n11567_q;
  wire [31:0] n11568_o;
  wire [31:0] n11569_o;
  wire [31:0] n11570_o;
  assign exec_o_alu_result = n10500_o;
  assign exec_o_mem_addr = n10501_o;
  assign exec_o_dat_d = n10502_o;
  assign exec_o_branch = n10503_o;
  assign exec_o_pc = n10504_o;
  assign exec_o_flush_id = n10505_o;
  assign exec_o_flush_ex = n10506_o;
  assign exec_o_ctrl_mem = n10507_o;
  assign exec_o_ctrl_wrb = n10508_o;
  assign scalar_o = n10927_o;
  assign fsl_sel_o = n10543_o;
  assign fsl_req_o_blocking = n10513_o;
  assign fsl_req_o_ctrl = n10514_o;
  assign fsl_req_o_wr = n10515_o;
  assign fsl_req_o_rd = n10516_o;
  assign fsl_req_o_data = n10517_o;
  assign ready_o = fsl_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:146:22  */
  assign n10500_o = n11547_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:106:22  */
  assign n10501_o = n11547_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:32:5  */
  assign n10502_o = n11547_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:31:5  */
  assign n10503_o = n11547_o[96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:30:5  */
  assign n10504_o = n11547_o[112:97];
  assign n10505_o = n11547_o[113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1158:5  */
  assign n10506_o = n11547_o[114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1154:3  */
  assign n10507_o = n11547_o[118:115];
  assign n10508_o = n11547_o[124:119];
  assign n10509_o = {exec_i_alu_result, exec_i_mem_result, exec_i_ctrl_mem_wrb, exec_i_ctrl_wrb, exec_i_ctrl_mem, exec_i_ctrl_ex, exec_i_fwd_mem, exec_i_fwd_dec_result, exec_i_fwd_dec, exec_i_pc, exec_i_imm, exec_i_dat_d, exec_i_dat_b, exec_i_reg_b, exec_i_dat_a, exec_i_reg_a};
  assign n10513_o = n10546_o[0];
  assign n10514_o = n10546_o[1];
  assign n10515_o = n10546_o[2];
  assign n10516_o = n10546_o[3];
  assign n10517_o = n10546_o[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:46:10  */
  assign fsl_data = n10927_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:47:10  */
  assign fsl_ready = n10533_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:48:10  */
  assign fsl_result = n10536_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:50:10  */
  assign ena = n11555_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:52:10  */
  assign r = n11567_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:52:13  */
  assign rin = n11548_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:59:12  */
  assign fsl_block_fsli0_ready = fsl_block_fsl_unit_fsli0_ready_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:60:12  */
  assign fsl_block_fsli0_sel = fsl_block_fsl_unit_fsli0_fsl_sel_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:61:12  */
  assign fsl_block_fsli0_result = n10526_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:62:12  */
  assign fsl_block_fsli0_req = n10529_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:65:7  */
  fsl_ctrl fsl_block_fsl_unit_fsli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .fsl_ctrl_i_link(n10521_o),
    .fsl_ctrl_i_blocking(n10522_o),
    .fsl_ctrl_i_ctrl(n10523_o),
    .fsl_ctrl_i_wr(n10524_o),
    .fsl_ctrl_i_rd(n10525_o),
    .fsl_data_i(fsl_data),
    .fsl_rsp_i(fsl_rsp_i),
    .fsl_result_o_data(fsl_block_fsl_unit_fsli0_fsl_result_o_data),
    .fsl_result_o_valid(fsl_block_fsl_unit_fsli0_fsl_result_o_valid),
    .fsl_sel_o(fsl_block_fsl_unit_fsli0_fsl_sel_o),
    .fsl_req_o_blocking(fsl_block_fsl_unit_fsli0_fsl_req_o_blocking),
    .fsl_req_o_ctrl(fsl_block_fsl_unit_fsli0_fsl_req_o_ctrl),
    .fsl_req_o_wr(fsl_block_fsl_unit_fsli0_fsl_req_o_wr),
    .fsl_req_o_rd(fsl_block_fsl_unit_fsli0_fsl_req_o_rd),
    .fsl_req_o_data(fsl_block_fsl_unit_fsli0_fsl_req_o_data),
    .ready_o(fsl_block_fsl_unit_fsli0_ready_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:71:34  */
  assign n10519_o = n10509_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:71:42  */
  assign n10520_o = n10519_o[22:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n10521_o = n10520_o[2:0];
  assign n10522_o = n10520_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n10523_o = n10520_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n10524_o = n10520_o[5];
  assign n10525_o = n10520_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n10526_o = {fsl_block_fsl_unit_fsli0_fsl_result_o_valid, fsl_block_fsl_unit_fsli0_fsl_result_o_data};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:392:14  */
  assign n10529_o = {fsl_block_fsl_unit_fsli0_fsl_req_o_data, fsl_block_fsl_unit_fsli0_fsl_req_o_rd, fsl_block_fsl_unit_fsli0_fsl_req_o_wr, fsl_block_fsl_unit_fsli0_fsl_req_o_ctrl, fsl_block_fsl_unit_fsli0_fsl_req_o_blocking};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:80:32  */
  assign n10533_o = 1'b1 ? fsl_block_fsli0_ready : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:81:32  */
  assign n10536_o = 1'b1 ? fsl_block_fsli0_result : 33'b000000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:82:53  */
  assign n10538_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:82:58  */
  assign n10539_o = n10538_o[114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:82:67  */
  assign n10540_o = ~n10539_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:82:47  */
  assign n10542_o = 1'b1 & n10540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:82:32  */
  assign n10543_o = n10542_o ? fsl_block_fsli0_sel : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:83:32  */
  assign n10546_o = 1'b1 ? fsl_block_fsli0_req : 36'b000000000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:50  */
  assign n10565_o = n10509_o[36:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:64  */
  assign n10566_o = n10509_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:78  */
  assign n10567_o = n10509_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:110  */
  assign n10569_o = n10509_o[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:118  */
  assign n10570_o = n10569_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:136  */
  assign n10571_o = n10509_o[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:144  */
  assign n10572_o = n10571_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:158  */
  assign n10573_o = n10509_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10592_o = n10572_o == n10573_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10593_o = 1'b1 & n10592_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10596_o = n10593_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n10597_o = n10570_o & n10596_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n10622_o = n10566_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n10625_o = n10622_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n10627_o = 1'b1 ? n10625_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:233:12  */
  assign n10628_o = ~n10627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:600:34  */
  assign n10630_o = 1'b1 & n10628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:602:34  */
  assign n10632_o = 1'b1 & n10597_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:602:5  */
  assign n10633_o = n10632_o ? n10567_o : n10565_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:600:5  */
  assign n10635_o = n10630_o ? 32'b00000000000000000000000000000000 : n10633_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:50  */
  assign n10638_o = n10509_o[73:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:64  */
  assign n10639_o = n10509_o[41:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:78  */
  assign n10640_o = n10509_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:110  */
  assign n10642_o = n10509_o[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:118  */
  assign n10643_o = n10642_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:136  */
  assign n10644_o = n10509_o[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:144  */
  assign n10645_o = n10644_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:158  */
  assign n10646_o = n10509_o[41:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10665_o = n10645_o == n10646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10666_o = 1'b1 & n10665_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10669_o = n10666_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n10670_o = n10643_o & n10669_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n10695_o = n10639_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n10698_o = n10695_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n10700_o = 1'b1 ? n10698_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:233:12  */
  assign n10701_o = ~n10700_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:600:34  */
  assign n10703_o = 1'b1 & n10701_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:602:34  */
  assign n10705_o = 1'b1 & n10670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:602:5  */
  assign n10706_o = n10705_o ? n10640_o : n10638_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:600:5  */
  assign n10708_o = n10703_o ? 32'b00000000000000000000000000000000 : n10706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:50  */
  assign n10711_o = n10509_o[105:74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:64  */
  assign n10712_o = n10509_o[231:226];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:73  */
  assign n10713_o = n10712_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:87  */
  assign n10714_o = n10509_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:119  */
  assign n10716_o = n10509_o[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:127  */
  assign n10717_o = n10716_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:145  */
  assign n10718_o = n10509_o[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:153  */
  assign n10719_o = n10718_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:167  */
  assign n10720_o = n10509_o[231:226];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:176  */
  assign n10721_o = n10720_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10740_o = n10719_o == n10721_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10741_o = 1'b1 & n10740_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10744_o = n10741_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n10745_o = n10717_o & n10744_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n10770_o = n10713_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n10773_o = n10770_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n10775_o = 1'b1 ? n10773_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:233:12  */
  assign n10776_o = ~n10775_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:600:34  */
  assign n10778_o = 1'b1 & n10776_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:602:34  */
  assign n10780_o = 1'b1 & n10745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:602:5  */
  assign n10781_o = n10780_o ? n10714_o : n10711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:600:5  */
  assign n10783_o = n10778_o ? 32'b00000000000000000000000000000000 : n10781_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:119:10  */
  assign n10785_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:119:15  */
  assign n10786_o = n10785_o[114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:125:43  */
  assign n10791_o = n10509_o[225:222];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:126:43  */
  assign n10792_o = n10509_o[231:226];
  assign n10793_o = {n10792_o, n10791_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n10794_o = {1'b0, 1'b0};
  assign n10795_o = {1'b0, 5'b00000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n10796_o = n10793_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:119:5  */
  assign n10797_o = n10786_o ? n10794_o : n10796_o;
  assign n10798_o = n10793_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n10799_o = r[118:117];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:119:5  */
  assign n10800_o = n10786_o ? n10799_o : n10798_o;
  assign n10801_o = n10793_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:119:5  */
  assign n10802_o = n10786_o ? n10795_o : n10801_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n10806_o = r[125];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:132:15  */
  assign n10807_o = n10509_o[234:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:132:28  */
  assign n10808_o = n10807_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:133:43  */
  assign n10810_o = n10509_o[266:235];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:133:62  */
  assign n10811_o = n10509_o[234:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:133:75  */
  assign n10812_o = n10811_o[2:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:21  */
  assign n10813_o = n10509_o[268:267];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:50  */
  assign n10818_o = n10810_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:44  */
  assign n10820_o = {24'b000000000000000000000000, n10818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:11  */
  assign n10822_o = n10813_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:50  */
  assign n10823_o = n10810_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:44  */
  assign n10825_o = {24'b000000000000000000000000, n10823_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:11  */
  assign n10827_o = n10813_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:646:50  */
  assign n10828_o = n10810_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:646:44  */
  assign n10830_o = {24'b000000000000000000000000, n10828_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:646:11  */
  assign n10832_o = n10813_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:647:50  */
  assign n10833_o = n10810_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:647:44  */
  assign n10835_o = {24'b000000000000000000000000, n10833_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:647:11  */
  assign n10837_o = n10813_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:392:14  */
  assign n10839_o = {n10837_o, n10832_o, n10827_o, n10822_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:643:9  */
  always @*
    case (n10839_o)
      4'b1000: n10840_o = n10835_o;
      4'b0100: n10840_o = n10830_o;
      4'b0010: n10840_o = n10825_o;
      4'b0001: n10840_o = n10820_o;
      default: n10840_o = 32'b00000000000000000000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:642:7  */
  assign n10842_o = n10812_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:652:50  */
  assign n10843_o = n10810_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:652:44  */
  assign n10845_o = {16'b0000000000000000, n10843_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:652:11  */
  assign n10847_o = n10813_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:653:50  */
  assign n10848_o = n10810_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:653:44  */
  assign n10850_o = {16'b0000000000000000, n10848_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:653:11  */
  assign n10852_o = n10813_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:746:14  */
  assign n10854_o = {n10852_o, n10847_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:9  */
  always @*
    case (n10854_o)
      2'b10: n10855_o = n10850_o;
      2'b01: n10855_o = n10845_o;
      default: n10855_o = 32'b00000000000000000000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:650:7  */
  assign n10857_o = n10812_o == 2'b01;
  assign n10858_o = {n10857_o, n10842_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:641:5  */
  always @*
    case (n10858_o)
      2'b10: n10859_o = n10855_o;
      2'b01: n10859_o = n10840_o;
      default: n10859_o = n10810_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:135:28  */
  assign n10860_o = n10509_o[298:267];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:132:5  */
  assign n10861_o = n10808_o ? n10859_o : n10860_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:19  */
  assign n10863_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:24  */
  assign n10864_o = n10863_o[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:33  */
  assign n10865_o = n10864_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:46  */
  assign n10866_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:51  */
  assign n10867_o = n10866_o[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:60  */
  assign n10868_o = n10867_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:74  */
  assign n10869_o = n10509_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10888_o = n10868_o == n10869_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10889_o = 1'b1 & n10888_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10892_o = n10889_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n10893_o = n10865_o & n10892_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:142:38  */
  assign n10894_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:142:43  */
  assign n10895_o = n10894_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:143:27  */
  assign n10897_o = n10509_o[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:143:35  */
  assign n10898_o = n10897_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:143:53  */
  assign n10899_o = n10509_o[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:143:61  */
  assign n10900_o = n10899_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:143:75  */
  assign n10901_o = n10509_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10920_o = n10900_o == n10901_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10921_o = 1'b1 & n10920_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10924_o = n10921_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n10925_o = n10898_o & n10924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:143:5  */
  assign n10926_o = n10925_o ? n10861_o : n10635_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:5  */
  assign n10927_o = n10893_o ? n10895_o : n10926_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:19  */
  assign n10929_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:24  */
  assign n10930_o = n10929_o[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:33  */
  assign n10931_o = n10930_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:46  */
  assign n10932_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:51  */
  assign n10933_o = n10932_o[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:60  */
  assign n10934_o = n10933_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:74  */
  assign n10935_o = n10509_o[41:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10954_o = n10934_o == n10935_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10955_o = 1'b1 & n10954_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10958_o = n10955_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n10959_o = n10931_o & n10958_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:150:38  */
  assign n10960_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:150:43  */
  assign n10961_o = n10960_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:151:27  */
  assign n10963_o = n10509_o[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:151:35  */
  assign n10964_o = n10963_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:151:53  */
  assign n10965_o = n10509_o[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:151:61  */
  assign n10966_o = n10965_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:151:75  */
  assign n10967_o = n10509_o[41:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10986_o = n10966_o == n10967_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10987_o = 1'b1 & n10986_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10990_o = n10987_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n10991_o = n10964_o & n10990_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:151:5  */
  assign n10992_o = n10991_o ? n10861_o : n10708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:5  */
  assign n10993_o = n10959_o ? n10961_o : n10992_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:19  */
  assign n10995_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:24  */
  assign n10996_o = n10995_o[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:33  */
  assign n10997_o = n10996_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:46  */
  assign n10998_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:51  */
  assign n10999_o = n10998_o[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:60  */
  assign n11000_o = n10999_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:74  */
  assign n11001_o = n10509_o[231:226];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:83  */
  assign n11002_o = n11001_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11021_o = n11000_o == n11002_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11022_o = 1'b1 & n11021_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11025_o = n11022_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n11026_o = n10997_o & n11025_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:158:54  */
  assign n11028_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:158:59  */
  assign n11029_o = n11028_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:158:78  */
  assign n11030_o = n10509_o[225:222];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:158:87  */
  assign n11031_o = n11030_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:35  */
  assign n11036_o = n11029_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:55  */
  assign n11037_o = n11029_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:49  */
  assign n11038_o = {n11036_o, n11037_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:75  */
  assign n11039_o = n11029_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:69  */
  assign n11040_o = {n11038_o, n11039_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:94  */
  assign n11041_o = n11029_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:88  */
  assign n11042_o = {n11040_o, n11041_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:7  */
  assign n11044_o = n11031_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:35  */
  assign n11045_o = n11029_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:55  */
  assign n11046_o = n11029_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:49  */
  assign n11047_o = {n11045_o, n11046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:7  */
  assign n11049_o = n11031_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n11050_o = {n11049_o, n11044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:666:5  */
  always @*
    case (n11050_o)
      2'b10: n11051_o = n11047_o;
      2'b01: n11051_o = n11042_o;
      default: n11051_o = n11029_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:27  */
  assign n11053_o = n10509_o[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:35  */
  assign n11054_o = n11053_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:53  */
  assign n11055_o = n10509_o[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:61  */
  assign n11056_o = n11055_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:75  */
  assign n11057_o = n10509_o[231:226];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:84  */
  assign n11058_o = n11057_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11077_o = n11056_o == n11058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11078_o = 1'b1 & n11077_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11081_o = n11078_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n11082_o = n11054_o & n11081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:160:71  */
  assign n11084_o = n10509_o[225:222];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:160:80  */
  assign n11085_o = n11084_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:35  */
  assign n11090_o = n10861_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:55  */
  assign n11091_o = n10861_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:49  */
  assign n11092_o = {n11090_o, n11091_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:75  */
  assign n11093_o = n10861_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:69  */
  assign n11094_o = {n11092_o, n11093_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:94  */
  assign n11095_o = n10861_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:88  */
  assign n11096_o = {n11094_o, n11095_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:7  */
  assign n11098_o = n11085_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:35  */
  assign n11099_o = n10861_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:55  */
  assign n11100_o = n10861_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:49  */
  assign n11101_o = {n11099_o, n11100_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:7  */
  assign n11103_o = n11085_o == 2'b01;
  assign n11104_o = {n11103_o, n11098_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:666:5  */
  always @*
    case (n11104_o)
      2'b10: n11105_o = n11101_o;
      2'b01: n11105_o = n11096_o;
      default: n11105_o = n10861_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:162:70  */
  assign n11107_o = n10509_o[225:222];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:162:79  */
  assign n11108_o = n11107_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:35  */
  assign n11113_o = n10783_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:55  */
  assign n11114_o = n10783_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:49  */
  assign n11115_o = {n11113_o, n11114_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:75  */
  assign n11116_o = n10783_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:69  */
  assign n11117_o = {n11115_o, n11116_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:94  */
  assign n11118_o = n10783_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:88  */
  assign n11119_o = {n11117_o, n11118_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:7  */
  assign n11121_o = n11108_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:35  */
  assign n11122_o = n10783_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:55  */
  assign n11123_o = n10783_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:49  */
  assign n11124_o = {n11122_o, n11123_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:7  */
  assign n11126_o = n11108_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:21:12  */
  assign n11127_o = {n11126_o, n11121_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:666:5  */
  always @*
    case (n11127_o)
      2'b10: n11128_o = n11124_o;
      2'b01: n11128_o = n11119_o;
      default: n11128_o = n10783_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:5  */
  assign n11129_o = n11082_o ? n11105_o : n11128_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:5  */
  assign n11130_o = n11026_o ? n11051_o : n11129_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:168:17  */
  assign n11133_o = n10509_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:168:25  */
  assign n11134_o = n11133_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:169:64  */
  assign n11136_o = n10509_o[153:138];
  assign n11145_o = {16'b0000000000000000, n11136_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:169:7  */
  assign n11147_o = n11134_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:170:45  */
  assign n11148_o = ~n10927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:170:7  */
  assign n11150_o = n11134_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:171:7  */
  assign n11152_o = n11134_o == 2'b11;
  assign n11153_o = {n11152_o, n11150_o, n11147_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:168:5  */
  always @*
    case (n11153_o)
      3'b100: n11155_o = 32'b00000000000000000000000000000000;
      3'b010: n11155_o = n11148_o;
      3'b001: n11155_o = n11145_o;
      default: n11155_o = n10927_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:178:17  */
  assign n11156_o = n10509_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:178:25  */
  assign n11157_o = n11156_o[7:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:179:52  */
  assign n11158_o = n10509_o[137:106];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:179:7  */
  assign n11160_o = n11157_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:180:56  */
  assign n11161_o = n10509_o[137:106];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:180:45  */
  assign n11162_o = ~n11161_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:180:7  */
  assign n11164_o = n11157_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:181:45  */
  assign n11165_o = ~n10993_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:181:7  */
  assign n11167_o = n11157_o == 2'b01;
  assign n11168_o = {n11167_o, n11164_o, n11160_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:178:5  */
  always @*
    case (n11168_o)
      3'b100: n11169_o = n11165_o;
      3'b010: n11169_o = n11162_o;
      3'b001: n11169_o = n11158_o;
      default: n11169_o = n10993_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:188:17  */
  assign n11170_o = n10509_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:188:25  */
  assign n11171_o = n11170_o[10:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:189:38  */
  assign n11172_o = r[125];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:189:7  */
  assign n11174_o = n11171_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:190:7  */
  assign n11176_o = n11171_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:191:45  */
  assign n11177_o = n11155_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:191:7  */
  assign n11179_o = n11171_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n11180_o = {n11179_o, n11176_o, n11174_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:188:5  */
  always @*
    case (n11180_o)
      3'b100: n11183_o = n11177_o;
      3'b010: n11183_o = 1'b1;
      3'b001: n11183_o = n11172_o;
      default: n11183_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:406:41  */
  assign n11200_o = {1'b0, n11155_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:406:45  */
  assign n11202_o = {n11200_o, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:406:65  */
  assign n11204_o = {1'b0, n11169_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:406:69  */
  assign n11205_o = {n11204_o, n11183_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:406:52  */
  assign n11206_o = n11202_o + n11205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:405:5  */
  assign n11208_o = 1'b1 ? n11206_o : 34'b0000000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:408:13  */
  assign n11210_o = n11208_o[33:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:200:17  */
  assign n11211_o = n10509_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:200:25  */
  assign n11212_o = n11211_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:201:7  */
  assign n11214_o = n11212_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:202:53  */
  assign n11215_o = n11155_o | n11169_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:202:40  */
  assign n11217_o = {1'b0, n11215_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:202:7  */
  assign n11219_o = n11212_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:203:53  */
  assign n11220_o = n11155_o & n11169_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:203:40  */
  assign n11222_o = {1'b0, n11220_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:203:7  */
  assign n11224_o = n11212_o == 4'b0010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:204:53  */
  assign n11225_o = n11155_o ^ n11169_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:204:40  */
  assign n11227_o = {1'b0, n11225_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:204:7  */
  assign n11229_o = n11212_o == 4'b0011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:205:45  */
  assign n11230_o = n11155_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:205:49  */
  assign n11231_o = {n11230_o, n11183_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:205:68  */
  assign n11232_o = n11155_o[31:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:205:57  */
  assign n11233_o = {n11231_o, n11232_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:205:7  */
  assign n11235_o = n11212_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:206:63  */
  assign n11237_o = n11155_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:206:86  */
  assign n11238_o = n11155_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:215:14  */
  assign n11244_o = {n11238_o, n11238_o, n11238_o, n11238_o};
  assign n11245_o = {n11238_o, n11238_o, n11238_o, n11238_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:21:12  */
  assign n11246_o = {n11238_o, n11238_o, n11238_o, n11238_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:21:12  */
  assign n11247_o = {n11238_o, n11238_o, n11238_o, n11238_o};
  assign n11248_o = {n11238_o, n11238_o, n11238_o, n11238_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:21:12  */
  assign n11249_o = {n11238_o, n11238_o, n11238_o, n11238_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n11250_o = {n11244_o, n11245_o, n11246_o, n11247_o};
  assign n11251_o = {n11248_o, n11249_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n11252_o = {n11250_o, n11251_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n11255_o = {n11252_o, n11237_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:206:40  */
  assign n11257_o = {1'b0, n11255_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:206:7  */
  assign n11259_o = n11212_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:207:63  */
  assign n11261_o = n11155_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:207:87  */
  assign n11262_o = n11155_o[15];
  assign n11268_o = {n11262_o, n11262_o, n11262_o, n11262_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n11269_o = {n11262_o, n11262_o, n11262_o, n11262_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n11270_o = {n11262_o, n11262_o, n11262_o, n11262_o};
  assign n11271_o = {n11262_o, n11262_o, n11262_o, n11262_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n11272_o = {n11268_o, n11269_o, n11270_o, n11271_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n11275_o = {n11272_o, n11261_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:207:40  */
  assign n11277_o = {1'b0, n11275_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:207:7  */
  assign n11279_o = n11212_o == 4'b0110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:385:38  */
  assign n11286_o = {{32{n11155_o[31]}}, n11155_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:385:38  */
  assign n11287_o = {{32{n11169_o[31]}}, n11169_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:385:38  */
  assign n11288_o = n11286_o * n11287_o; // smul
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:386:13  */
  assign n11290_o = n11288_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:209:42  */
  assign n11292_o = {1'b0, n11290_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:208:7  */
  assign n11294_o = n11212_o == 4'b0111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:214:70  */
  assign n11296_o = n11169_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:214:94  */
  assign n11297_o = n10509_o[116];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:214:110  */
  assign n11298_o = n10509_o[115];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:13  */
  assign n11311_o = n11296_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:45  */
  assign n11312_o = n11155_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:59  */
  assign n11314_o = {n11312_o, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:5  */
  assign n11315_o = n11311_o ? n11314_o : n11155_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:13  */
  assign n11316_o = n11296_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:45  */
  assign n11317_o = n11315_o[23:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:69  */
  assign n11319_o = n11318_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:59  */
  assign n11320_o = {n11317_o, n11319_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:5  */
  assign n11321_o = n11316_o ? n11320_o : n11315_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:13  */
  assign n11322_o = n11296_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:45  */
  assign n11323_o = n11321_o[27:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:69  */
  assign n11325_o = n11324_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:59  */
  assign n11326_o = {n11323_o, n11325_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:5  */
  assign n11327_o = n11322_o ? n11326_o : n11321_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:13  */
  assign n11328_o = n11296_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:45  */
  assign n11329_o = n11327_o[29:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:69  */
  assign n11331_o = n11330_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:59  */
  assign n11332_o = {n11329_o, n11331_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:5  */
  assign n11333_o = n11328_o ? n11332_o : n11327_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:13  */
  assign n11334_o = n11296_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:45  */
  assign n11335_o = n11333_o[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:69  */
  assign n11337_o = n11336_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:59  */
  assign n11338_o = {n11335_o, n11337_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:5  */
  assign n11339_o = n11334_o ? n11338_o : n11333_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:282:47  */
  assign n11341_o = n11155_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n11348_o = {n11341_o, n11341_o, n11341_o, n11341_o};
  assign n11349_o = {n11341_o, n11341_o, n11341_o, n11341_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n11350_o = {n11341_o, n11341_o, n11341_o, n11341_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:215:14  */
  assign n11351_o = {n11341_o, n11341_o, n11341_o, n11341_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:47  */
  assign n11352_o = {n11348_o, n11349_o, n11350_o, n11351_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:13  */
  assign n11355_o = n11296_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:69  */
  assign n11356_o = n11155_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:61  */
  assign n11357_o = {n11352_o, n11356_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:5  */
  assign n11358_o = n11355_o ? n11357_o : n11155_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:13  */
  assign n11359_o = n11296_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:47  */
  assign n11360_o = n11352_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:69  */
  assign n11361_o = n11358_o[31:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:61  */
  assign n11362_o = {n11360_o, n11361_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:5  */
  assign n11363_o = n11359_o ? n11362_o : n11358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:13  */
  assign n11364_o = n11296_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:47  */
  assign n11365_o = n11352_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:69  */
  assign n11366_o = n11363_o[31:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:61  */
  assign n11367_o = {n11365_o, n11366_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:5  */
  assign n11368_o = n11364_o ? n11367_o : n11363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:13  */
  assign n11369_o = n11296_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:47  */
  assign n11370_o = n11352_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:69  */
  assign n11371_o = n11368_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:61  */
  assign n11372_o = {n11370_o, n11371_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:5  */
  assign n11373_o = n11369_o ? n11372_o : n11368_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:13  */
  assign n11374_o = n11296_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:47  */
  assign n11375_o = n11352_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:69  */
  assign n11376_o = n11373_o[31:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:61  */
  assign n11377_o = {n11375_o, n11376_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:5  */
  assign n11378_o = n11374_o ? n11377_o : n11373_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:13  */
  assign n11387_o = n11296_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:69  */
  assign n11389_o = n11155_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:61  */
  assign n11390_o = {16'b0000000000000000, n11389_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:5  */
  assign n11391_o = n11387_o ? n11390_o : n11155_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:13  */
  assign n11392_o = n11296_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:47  */
  assign n11394_o = n11393_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:69  */
  assign n11395_o = n11391_o[31:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:61  */
  assign n11396_o = {n11394_o, n11395_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:5  */
  assign n11397_o = n11392_o ? n11396_o : n11391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:13  */
  assign n11398_o = n11296_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:47  */
  assign n11400_o = n11399_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:69  */
  assign n11401_o = n11397_o[31:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:61  */
  assign n11402_o = {n11400_o, n11401_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:5  */
  assign n11403_o = n11398_o ? n11402_o : n11397_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:13  */
  assign n11404_o = n11296_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:47  */
  assign n11406_o = n11405_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:69  */
  assign n11407_o = n11403_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:61  */
  assign n11408_o = {n11406_o, n11407_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:5  */
  assign n11409_o = n11404_o ? n11408_o : n11403_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:13  */
  assign n11410_o = n11296_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:47  */
  assign n11412_o = n11411_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:69  */
  assign n11413_o = n11409_o[31:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:61  */
  assign n11414_o = {n11412_o, n11413_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:5  */
  assign n11415_o = n11410_o ? n11414_o : n11409_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:280:7  */
  assign n11416_o = n11298_o ? n11378_o : n11415_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:276:5  */
  assign n11417_o = n11297_o ? n11339_o : n11416_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:214:42  */
  assign n11419_o = {1'b0, n11417_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:213:7  */
  assign n11421_o = n11212_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:218:68  */
  assign n11423_o = n10509_o[137:106];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:78:40  */
  assign n11431_o = n11423_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:218:40  */
  assign n11438_o = {1'b0, n11570_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:218:7  */
  assign n11440_o = n11212_o == 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:219:51  */
  assign n11441_o = fsl_result[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:219:36  */
  assign n11442_o = ~n11441_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:219:70  */
  assign n11443_o = fsl_result[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:219:57  */
  assign n11444_o = {n11442_o, n11443_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:219:7  */
  assign n11446_o = n11212_o == 4'b1010;
  assign n11447_o = {n11446_o, n11440_o, n11421_o, n11294_o, n11279_o, n11259_o, n11235_o, n11229_o, n11224_o, n11219_o, n11214_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:200:5  */
  always @*
    case (n11447_o)
      11'b10000000000: n11449_o = n11444_o;
      11'b01000000000: n11449_o = n11438_o;
      11'b00100000000: n11449_o = n11419_o;
      11'b00010000000: n11449_o = n11292_o;
      11'b00001000000: n11449_o = n11277_o;
      11'b00000100000: n11449_o = n11257_o;
      11'b00000010000: n11449_o = n11233_o;
      11'b00000001000: n11449_o = n11227_o;
      11'b00000000100: n11449_o = n11222_o;
      11'b00000000010: n11449_o = n11217_o;
      11'b00000000001: n11449_o = n11210_o;
      default: n11449_o = 33'b000000000000000000000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:227:15  */
  assign n11450_o = n10509_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:227:23  */
  assign n11451_o = n11450_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:227:34  */
  assign n11453_o = n11451_o != 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:228:24  */
  assign n11454_o = n11449_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:227:5  */
  assign n11455_o = n11453_o ? n11454_o : n10806_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n11475_o = n10927_o == 32'b00000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n11478_o = n11475_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n11480_o = 1'b1 ? n11478_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:233:12  */
  assign n11481_o = ~n11480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:236:10  */
  assign n11482_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:236:15  */
  assign n11483_o = n11482_o[114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:240:19  */
  assign n11485_o = n10509_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:240:27  */
  assign n11486_o = n11485_o[14:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:241:9  */
  assign n11489_o = n11486_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:242:9  */
  assign n11491_o = n11486_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:243:41  */
  assign n11492_o = ~n11481_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:243:9  */
  assign n11494_o = n11486_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:244:46  */
  assign n11495_o = n10927_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:244:9  */
  assign n11497_o = n11486_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:245:46  */
  assign n11498_o = n10927_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:245:65  */
  assign n11499_o = n11498_o | n11481_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:245:9  */
  assign n11501_o = n11486_o == 3'b101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:246:51  */
  assign n11502_o = n10927_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:246:70  */
  assign n11503_o = n11502_o | n11481_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:246:41  */
  assign n11504_o = ~n11503_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:246:9  */
  assign n11506_o = n11486_o == 3'b110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:247:50  */
  assign n11507_o = n10927_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:247:41  */
  assign n11508_o = ~n11507_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:247:9  */
  assign n11510_o = n11486_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:21:12  */
  assign n11512_o = {n11510_o, n11506_o, n11501_o, n11497_o, n11494_o, n11491_o, n11489_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:240:7  */
  always @*
    case (n11512_o)
      7'b1000000: n11513_o = n11508_o;
      7'b0100000: n11513_o = n11504_o;
      7'b0010000: n11513_o = n11499_o;
      7'b0001000: n11513_o = n11495_o;
      7'b0000100: n11513_o = n11492_o;
      7'b0000010: n11513_o = n11481_o;
      7'b0000001: n11513_o = 1'b1;
      default: n11513_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:236:5  */
  assign n11514_o = n11483_o ? 1'b0 : n11513_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:16  */
  assign n11516_o = n10509_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:24  */
  assign n11517_o = n11516_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:52  */
  assign n11518_o = n11155_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:84  */
  assign n11519_o = n11169_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:71  */
  assign n11520_o = n11518_o ^ n11519_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:38  */
  assign n11521_o = ~n11520_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:34  */
  assign n11522_o = n11517_o & n11521_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:257:66  */
  assign n11523_o = n11449_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:257:56  */
  assign n11524_o = ~n11523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:257:94  */
  assign n11525_o = n11449_o[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:257:86  */
  assign n11526_o = {n11524_o, n11525_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:260:34  */
  assign n11527_o = n11449_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:5  */
  assign n11528_o = n11522_o ? n11526_o : n11527_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:266:15  */
  assign n11530_o = n10509_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:266:23  */
  assign n11531_o = n11530_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:269:34  */
  assign n11532_o = n11449_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:266:5  */
  assign n11533_o = n11531_o ? n11155_o : n11532_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:272:35  */
  assign n11534_o = n10509_o[153:138];
  assign n11535_o = r[114:113];
  assign n11536_o = {n11455_o, n10802_o, n10800_o, n10797_o, n11535_o, n11534_o, n11514_o, n11130_o, n11533_o, n11528_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:277:26  */
  assign n11537_o = n11536_o[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:277:31  */
  assign n11538_o = n11537_o[96];
  assign n11539_o = r[114];
  assign n11540_o = {n11455_o, n10802_o, n10800_o, n10797_o, n11539_o, n11538_o, n11534_o, n11514_o, n11130_o, n11533_o, n11528_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:278:26  */
  assign n11541_o = n11540_o[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:278:31  */
  assign n11542_o = n11541_o[96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:278:53  */
  assign n11543_o = n10509_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:278:61  */
  assign n11544_o = n11543_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:278:42  */
  assign n11545_o = ~n11544_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:278:38  */
  assign n11546_o = n11542_o & n11545_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:284:19  */
  assign n11547_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:130:14  */
  assign n11548_o = {n11455_o, n10802_o, n10800_o, n10797_o, n11546_o, n11538_o, n11534_o, n11514_o, n11130_o, n11533_o, n11528_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:294:15  */
  assign n11553_o = en_i & fsl_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:294:33  */
  assign n11554_o = ~stall_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:294:29  */
  assign n11555_o = n11553_o & n11554_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:298:18  */
  assign n11557_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:302:9  */
  assign n11560_o = init_i ? 126'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:300:5  */
  assign n11566_o = ena ? n11560_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:300:5  */
  always @(posedge clk_i or posedge n11557_o)
    if (n11557_o)
      n11567_q <= 126'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n11567_q <= n11566_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n11568_o = dat_vec_i[31:0];
  assign n11569_o = dat_vec_i[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:79:20  */
  assign n11570_o = n11431_o ? n11569_o : n11568_o;
endmodule

module decode_0_cdbd4beb0946c802222fa365ce64de283be56fda
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [122:0] decode_i_scu,
   input  [136:0] decode_i_simd,
   output [131:0] decode_o_scu,
   output [148:0] decode_o_simd,
   output [31:0] gprf_o_dat_a,
   output [31:0] gprf_o_dat_b,
   output [31:0] gprf_o_dat_d,
   output [63:0] vecrf_o_dat_a,
   output [63:0] vecrf_o_dat_b,
   output [63:0] vecrf_o_dat_d);
  wire [259:0] n5222_o;
  wire [131:0] n5224_o;
  wire [148:0] n5225_o;
  wire [31:0] n5227_o;
  wire [31:0] n5228_o;
  wire [31:0] n5229_o;
  wire [63:0] n5231_o;
  wire [63:0] n5232_o;
  wire [63:0] n5233_o;
  wire [53:0] gprf;
  wire [82:0] vecrf;
  wire [31:0] wb_dat_d;
  wire [63:0] wb_vec_dat_d;
  wire [349:0] r;
  wire [349:0] rin;
  wire [280:0] n5234_o;
  wire [131:0] n5235_o;
  wire [4:0] n5236_o;
  wire [280:0] n5237_o;
  wire [131:0] n5238_o;
  wire [4:0] n5239_o;
  wire [280:0] n5240_o;
  wire [131:0] n5241_o;
  wire [5:0] n5242_o;
  wire [4:0] n5243_o;
  wire [122:0] n5244_o;
  wire [5:0] n5245_o;
  wire [4:0] n5246_o;
  wire [122:0] n5247_o;
  wire [5:0] n5248_o;
  wire n5249_o;
  wire [31:0] regfile_reg_gprf0_gprf_o_dat_a;
  wire [31:0] regfile_reg_gprf0_gprf_o_dat_b;
  wire [31:0] regfile_reg_gprf0_gprf_o_dat_d;
  wire [4:0] n5250_o;
  wire [4:0] n5251_o;
  wire [4:0] n5252_o;
  wire [31:0] n5253_o;
  wire [4:0] n5254_o;
  wire n5255_o;
  wire n5256_o;
  wire [95:0] n5257_o;
  wire [280:0] n5259_o;
  wire [148:0] n5260_o;
  wire [3:0] n5261_o;
  wire [280:0] n5262_o;
  wire [148:0] n5263_o;
  wire [3:0] n5264_o;
  wire [280:0] n5265_o;
  wire [148:0] n5266_o;
  wire [5:0] n5267_o;
  wire [3:0] n5268_o;
  wire [136:0] n5269_o;
  wire [5:0] n5270_o;
  wire [3:0] n5271_o;
  wire [136:0] n5272_o;
  wire [5:0] n5273_o;
  wire [1:0] n5274_o;
  wire [63:0] vregfile_reg_vecrf0_vecrf_o_dat_a;
  wire [63:0] vregfile_reg_vecrf0_vecrf_o_dat_b;
  wire [63:0] vregfile_reg_vecrf0_vecrf_o_dat_d;
  wire [3:0] n5275_o;
  wire [3:0] n5276_o;
  wire [3:0] n5277_o;
  wire [63:0] n5278_o;
  wire [3:0] n5279_o;
  wire [1:0] n5280_o;
  wire n5281_o;
  wire [191:0] n5282_o;
  wire [122:0] n5308_o;
  wire [15:0] n5309_o;
  wire [122:0] n5312_o;
  wire [31:0] n5313_o;
  wire [2:0] n5317_o;
  wire [122:0] n5318_o;
  wire [2:0] n5319_o;
  wire n5320_o;
  wire [122:0] n5322_o;
  wire [31:0] n5323_o;
  wire [122:0] n5324_o;
  wire [2:0] n5325_o;
  wire [1:0] n5326_o;
  wire [1:0] n5327_o;
  wire [7:0] n5332_o;
  wire [31:0] n5334_o;
  wire n5336_o;
  wire [7:0] n5337_o;
  wire [31:0] n5339_o;
  wire n5341_o;
  wire [7:0] n5342_o;
  wire [31:0] n5344_o;
  wire n5346_o;
  wire [7:0] n5347_o;
  wire [31:0] n5349_o;
  wire n5351_o;
  wire [3:0] n5353_o;
  reg [31:0] n5354_o;
  wire n5356_o;
  wire [15:0] n5357_o;
  wire [31:0] n5359_o;
  wire n5361_o;
  wire [15:0] n5362_o;
  wire [31:0] n5364_o;
  wire n5366_o;
  wire [1:0] n5368_o;
  reg [31:0] n5369_o;
  wire n5371_o;
  wire [1:0] n5372_o;
  reg [31:0] n5373_o;
  wire [122:0] n5374_o;
  wire [31:0] n5375_o;
  wire [31:0] n5376_o;
  wire [136:0] n5377_o;
  wire [2:0] n5378_o;
  wire n5379_o;
  wire [136:0] n5380_o;
  wire [63:0] n5381_o;
  wire [136:0] n5382_o;
  wire [63:0] n5383_o;
  wire [63:0] n5384_o;
  wire [122:0] n5387_o;
  wire [5:0] n5388_o;
  wire [136:0] n5392_o;
  wire [5:0] n5393_o;
  wire [122:0] n5395_o;
  wire [31:0] n5396_o;
  wire [5:0] n5402_o;
  wire [4:0] n5405_o;
  wire [4:0] n5407_o;
  wire [4:0] n5409_o;
  wire [15:0] n5411_o;
  wire [36:0] n5412_o;
  wire [9:0] n5413_o;
  wire [4:0] n5414_o;
  wire [122:0] n5416_o;
  wire [31:0] n5417_o;
  wire [5:0] n5423_o;
  wire [4:0] n5426_o;
  wire [4:0] n5428_o;
  wire [4:0] n5430_o;
  wire [15:0] n5432_o;
  wire [36:0] n5433_o;
  wire [9:0] n5434_o;
  wire [4:0] n5435_o;
  wire [122:0] n5459_o;
  wire [31:0] n5460_o;
  wire [5:0] n5466_o;
  wire [4:0] n5469_o;
  wire [4:0] n5471_o;
  wire [4:0] n5473_o;
  wire [15:0] n5475_o;
  wire [36:0] n5476_o;
  wire [5:0] n5477_o;
  wire n5493_o;
  wire n5494_o;
  wire n5497_o;
  wire [1:0] n5499_o;
  wire n5515_o;
  wire n5516_o;
  wire n5519_o;
  wire n5520_o;
  wire [1:0] n5522_o;
  wire n5538_o;
  wire n5539_o;
  wire n5542_o;
  wire n5543_o;
  wire [122:0] n5545_o;
  wire [31:0] n5546_o;
  wire n5552_o;
  localparam [100:0] n5553_o = 101'bX;
  wire [3:0] n5555_o;
  wire n5557_o;
  wire [1:0] n5559_o;
  wire [3:0] n5561_o;
  wire [1:0] n5563_o;
  wire [3:0] n5565_o;
  wire n5567_o;
  wire n5570_o;
  wire [5:0] n5571_o;
  wire n5573_o;
  wire n5575_o;
  wire [2:0] n5576_o;
  wire [3:0] n5577_o;
  wire [3:0] n5578_o;
  wire [7:0] n5579_o;
  wire [3:0] n5582_o;
  wire [3:0] n5583_o;
  wire n5585_o;
  wire [1:0] n5587_o;
  wire n5589_o;
  wire [3:0] n5590_o;
  wire [4:0] n5591_o;
  wire [1:0] n5593_o;
  wire [1:0] n5595_o;
  wire [1:0] n5597_o;
  wire n5599_o;
  wire [3:0] n5600_o;
  wire [4:0] n5601_o;
  wire n5603_o;
  wire [6:0] n5604_o;
  wire [7:0] n5605_o;
  wire [7:0] n5607_o;
  wire n5608_o;
  wire n5609_o;
  wire [1:0] n5610_o;
  wire [1:0] n5611_o;
  wire [3:0] n5612_o;
  wire [1:0] n5614_o;
  wire n5616_o;
  wire n5618_o;
  wire n5620_o;
  wire [3:0] n5621_o;
  wire [4:0] n5622_o;
  wire n5624_o;
  wire [3:0] n5625_o;
  wire [4:0] n5626_o;
  wire n5628_o;
  wire [3:0] n5629_o;
  wire [4:0] n5630_o;
  wire [100:0] n5631_o;
  wire [9:0] n5632_o;
  wire [4:0] n5633_o;
  wire [122:0] n5636_o;
  wire [31:0] n5637_o;
  wire [5:0] n5643_o;
  wire [4:0] n5646_o;
  wire [4:0] n5648_o;
  wire [4:0] n5650_o;
  wire [15:0] n5652_o;
  wire [36:0] n5653_o;
  wire [5:0] n5654_o;
  wire n5670_o;
  wire n5671_o;
  wire n5674_o;
  wire [1:0] n5676_o;
  wire n5692_o;
  wire n5693_o;
  wire n5696_o;
  wire n5697_o;
  wire [122:0] n5699_o;
  wire [31:0] n5700_o;
  wire n5706_o;
  localparam [100:0] n5707_o = 101'bX;
  wire [3:0] n5709_o;
  wire n5711_o;
  wire [1:0] n5713_o;
  wire [3:0] n5715_o;
  wire [1:0] n5717_o;
  wire [3:0] n5719_o;
  wire n5721_o;
  wire n5724_o;
  wire [5:0] n5725_o;
  wire n5727_o;
  wire n5729_o;
  wire [2:0] n5730_o;
  wire [3:0] n5731_o;
  wire [3:0] n5732_o;
  wire [7:0] n5733_o;
  wire [3:0] n5736_o;
  wire [3:0] n5737_o;
  wire n5739_o;
  wire [1:0] n5741_o;
  wire n5743_o;
  wire [3:0] n5744_o;
  wire [4:0] n5745_o;
  wire [1:0] n5747_o;
  wire [1:0] n5749_o;
  wire [1:0] n5751_o;
  wire n5753_o;
  wire [3:0] n5754_o;
  wire [4:0] n5755_o;
  wire n5757_o;
  wire [6:0] n5758_o;
  wire [7:0] n5759_o;
  wire [7:0] n5761_o;
  wire n5762_o;
  wire n5763_o;
  wire [1:0] n5764_o;
  wire [1:0] n5765_o;
  wire [3:0] n5766_o;
  wire [1:0] n5768_o;
  wire n5770_o;
  wire n5772_o;
  wire n5774_o;
  wire [3:0] n5775_o;
  wire [4:0] n5776_o;
  wire n5778_o;
  wire [3:0] n5779_o;
  wire [4:0] n5780_o;
  wire n5782_o;
  wire [3:0] n5783_o;
  wire [4:0] n5784_o;
  wire [100:0] n5785_o;
  wire [9:0] n5786_o;
  wire [4:0] n5787_o;
  wire [4:0] n5788_o;
  wire [4:0] n5789_o;
  wire [122:0] n5791_o;
  wire [31:0] n5792_o;
  wire n5798_o;
  localparam [100:0] n5799_o = 101'bX;
  wire [3:0] n5801_o;
  wire n5803_o;
  wire [1:0] n5805_o;
  wire [3:0] n5807_o;
  wire [1:0] n5809_o;
  wire [3:0] n5811_o;
  wire n5813_o;
  wire n5816_o;
  wire [5:0] n5817_o;
  wire n5819_o;
  wire n5821_o;
  wire [2:0] n5822_o;
  wire [3:0] n5823_o;
  wire [3:0] n5824_o;
  wire [7:0] n5825_o;
  wire [3:0] n5828_o;
  wire [3:0] n5829_o;
  wire n5831_o;
  wire [1:0] n5833_o;
  wire n5835_o;
  wire [3:0] n5836_o;
  wire [4:0] n5837_o;
  wire [1:0] n5839_o;
  wire [1:0] n5841_o;
  wire [1:0] n5843_o;
  wire n5845_o;
  wire [3:0] n5846_o;
  wire [4:0] n5847_o;
  wire n5849_o;
  wire [6:0] n5850_o;
  wire [7:0] n5851_o;
  wire [7:0] n5853_o;
  wire n5854_o;
  wire n5855_o;
  wire [1:0] n5856_o;
  wire [1:0] n5857_o;
  wire [3:0] n5858_o;
  wire [1:0] n5860_o;
  wire n5862_o;
  wire n5864_o;
  wire n5866_o;
  wire [3:0] n5867_o;
  wire [4:0] n5868_o;
  wire n5870_o;
  wire [3:0] n5871_o;
  wire [4:0] n5872_o;
  wire n5874_o;
  wire [3:0] n5875_o;
  wire [4:0] n5876_o;
  wire [100:0] n5877_o;
  wire [9:0] n5878_o;
  wire [4:0] n5879_o;
  wire [122:0] n5881_o;
  wire [31:0] n5882_o;
  wire n5888_o;
  localparam [100:0] n5889_o = 101'bX;
  wire [3:0] n5891_o;
  wire n5893_o;
  wire [1:0] n5895_o;
  wire [3:0] n5897_o;
  wire [1:0] n5899_o;
  wire [3:0] n5901_o;
  wire n5903_o;
  wire n5906_o;
  wire [5:0] n5907_o;
  wire n5909_o;
  wire n5911_o;
  wire [2:0] n5912_o;
  wire [3:0] n5913_o;
  wire [3:0] n5914_o;
  wire [7:0] n5915_o;
  wire [3:0] n5918_o;
  wire [3:0] n5919_o;
  wire n5921_o;
  wire [1:0] n5923_o;
  wire n5925_o;
  wire [3:0] n5926_o;
  wire [4:0] n5927_o;
  wire [1:0] n5929_o;
  wire [1:0] n5931_o;
  wire [1:0] n5933_o;
  wire n5935_o;
  wire [3:0] n5936_o;
  wire [4:0] n5937_o;
  wire n5939_o;
  wire [6:0] n5940_o;
  wire [7:0] n5941_o;
  wire [7:0] n5943_o;
  wire n5944_o;
  wire n5945_o;
  wire [1:0] n5946_o;
  wire [1:0] n5947_o;
  wire [3:0] n5948_o;
  wire [1:0] n5950_o;
  wire n5952_o;
  wire n5954_o;
  wire n5956_o;
  wire [3:0] n5957_o;
  wire [4:0] n5958_o;
  wire n5960_o;
  wire [3:0] n5961_o;
  wire [4:0] n5962_o;
  wire n5964_o;
  wire [3:0] n5965_o;
  wire [4:0] n5966_o;
  wire [100:0] n5967_o;
  wire [9:0] n5968_o;
  wire [4:0] n5969_o;
  wire [122:0] n5971_o;
  wire [31:0] n5972_o;
  wire n5978_o;
  localparam [100:0] n5979_o = 101'bX;
  wire [3:0] n5981_o;
  wire n5983_o;
  wire [1:0] n5985_o;
  wire [3:0] n5987_o;
  wire [1:0] n5989_o;
  wire [3:0] n5991_o;
  wire n5993_o;
  wire n5996_o;
  wire [5:0] n5997_o;
  wire n5999_o;
  wire n6001_o;
  wire [2:0] n6002_o;
  wire [3:0] n6003_o;
  wire [3:0] n6004_o;
  wire [7:0] n6005_o;
  wire [3:0] n6008_o;
  wire [3:0] n6009_o;
  wire n6011_o;
  wire [1:0] n6013_o;
  wire n6015_o;
  wire [3:0] n6016_o;
  wire [4:0] n6017_o;
  wire [1:0] n6019_o;
  wire [1:0] n6021_o;
  wire [1:0] n6023_o;
  wire n6025_o;
  wire [3:0] n6026_o;
  wire [4:0] n6027_o;
  wire n6029_o;
  wire [6:0] n6030_o;
  wire [7:0] n6031_o;
  wire [7:0] n6033_o;
  wire n6034_o;
  wire n6035_o;
  wire [1:0] n6036_o;
  wire [1:0] n6037_o;
  wire [3:0] n6038_o;
  wire [1:0] n6040_o;
  wire n6042_o;
  wire n6044_o;
  wire n6046_o;
  wire [3:0] n6047_o;
  wire [4:0] n6048_o;
  wire n6050_o;
  wire [3:0] n6051_o;
  wire [4:0] n6052_o;
  wire n6054_o;
  wire [3:0] n6055_o;
  wire [4:0] n6056_o;
  wire [100:0] n6057_o;
  wire [4:0] n6058_o;
  wire [4:0] n6059_o;
  wire [122:0] n6060_o;
  wire n6061_o;
  wire n6062_o;
  wire [280:0] n6063_o;
  wire [131:0] n6064_o;
  wire [3:0] n6065_o;
  wire n6066_o;
  wire n6067_o;
  wire [280:0] n6069_o;
  wire [131:0] n6070_o;
  wire [5:0] n6071_o;
  wire [4:0] n6072_o;
  wire n6086_o;
  wire n6087_o;
  wire n6090_o;
  wire [280:0] n6092_o;
  wire [131:0] n6093_o;
  wire [5:0] n6094_o;
  wire [4:0] n6095_o;
  wire n6109_o;
  wire n6110_o;
  wire n6113_o;
  wire n6114_o;
  wire n6115_o;
  wire [122:0] n6117_o;
  wire n6118_o;
  wire n6119_o;
  wire [280:0] n6120_o;
  wire [148:0] n6121_o;
  wire [3:0] n6122_o;
  wire n6123_o;
  wire n6124_o;
  wire [3:0] n6126_o;
  wire [280:0] n6127_o;
  wire [148:0] n6128_o;
  wire [5:0] n6129_o;
  wire [3:0] n6130_o;
  wire n6144_o;
  wire n6145_o;
  wire n6148_o;
  wire n6150_o;
  wire [3:0] n6152_o;
  wire [280:0] n6153_o;
  wire [148:0] n6154_o;
  wire [5:0] n6155_o;
  wire [3:0] n6156_o;
  wire n6170_o;
  wire n6171_o;
  wire n6174_o;
  wire n6176_o;
  wire n6177_o;
  wire n6178_o;
  wire [122:0] n6180_o;
  wire n6181_o;
  wire n6182_o;
  wire [280:0] n6183_o;
  wire [148:0] n6184_o;
  wire [3:0] n6185_o;
  wire n6186_o;
  wire n6187_o;
  wire n6189_o;
  wire [3:0] n6191_o;
  wire [280:0] n6192_o;
  wire [148:0] n6193_o;
  wire [5:0] n6194_o;
  wire [3:0] n6195_o;
  wire n6209_o;
  wire n6210_o;
  wire n6213_o;
  wire n6214_o;
  wire [280:0] n6216_o;
  wire [131:0] n6217_o;
  wire n6218_o;
  wire [15:0] n6219_o;
  wire [31:0] n6220_o;
  wire [280:0] n6222_o;
  wire [131:0] n6223_o;
  wire n6224_o;
  wire [15:0] n6225_o;
  wire [31:0] n6226_o;
  wire [122:0] n6228_o;
  wire [15:0] n6229_o;
  wire [122:0] n6230_o;
  wire [31:0] n6231_o;
  wire n6233_o;
  wire [31:0] n6234_o;
  wire [15:0] n6235_o;
  wire n6236_o;
  wire n6237_o;
  wire n6238_o;
  wire n6239_o;
  wire [31:0] n6240_o;
  wire [15:0] n6241_o;
  wire [1:0] n6242_o;
  wire n6243_o;
  wire n6244_o;
  wire n6245_o;
  wire n6246_o;
  wire n6247_o;
  wire [31:0] n6249_o;
  wire [15:0] n6251_o;
  wire [1:0] n6252_o;
  wire n6253_o;
  wire n6254_o;
  wire n6255_o;
  wire n6256_o;
  wire n6257_o;
  wire [31:0] n6259_o;
  wire [15:0] n6261_o;
  wire [1:0] n6262_o;
  wire n6263_o;
  wire n6264_o;
  wire n6265_o;
  wire n6266_o;
  wire n6267_o;
  wire [31:0] n6272_o;
  wire [15:0] n6274_o;
  wire [5:0] n6282_o;
  wire [4:0] n6285_o;
  wire [4:0] n6287_o;
  wire [4:0] n6289_o;
  wire [15:0] n6291_o;
  wire [36:0] n6292_o;
  wire [4:0] n6293_o;
  wire [4:0] n6294_o;
  wire [5:0] n6303_o;
  wire [4:0] n6306_o;
  wire [4:0] n6308_o;
  wire [4:0] n6310_o;
  wire [15:0] n6312_o;
  wire [36:0] n6313_o;
  wire [9:0] n6314_o;
  wire [4:0] n6315_o;
  wire [5:0] n6323_o;
  wire [4:0] n6326_o;
  wire [4:0] n6328_o;
  wire [4:0] n6330_o;
  wire [15:0] n6332_o;
  wire [36:0] n6333_o;
  wire [9:0] n6334_o;
  wire [4:0] n6335_o;
  wire n6337_o;
  wire [15:0] n6338_o;
  wire [5:0] n6345_o;
  wire [4:0] n6348_o;
  wire [4:0] n6350_o;
  wire [4:0] n6352_o;
  wire [15:0] n6354_o;
  wire [36:0] n6355_o;
  wire [15:0] n6356_o;
  wire [31:0] n6357_o;
  wire [5:0] n6364_o;
  wire [4:0] n6367_o;
  wire [4:0] n6369_o;
  wire [4:0] n6371_o;
  wire [15:0] n6373_o;
  wire [36:0] n6374_o;
  wire [15:0] n6375_o;
  wire [31:0] n6376_o;
  wire [31:0] n6377_o;
  localparam [23:0] n6378_o = 24'b000000000000100000000000;
  localparam [3:0] n6380_o = 4'b0000;
  wire [5:0] n6388_o;
  wire [4:0] n6391_o;
  wire [4:0] n6393_o;
  wire [4:0] n6395_o;
  wire [15:0] n6397_o;
  wire [36:0] n6398_o;
  wire [5:0] n6399_o;
  wire n6406_o;
  localparam [100:0] n6407_o = 101'bX;
  wire [3:0] n6409_o;
  wire n6411_o;
  wire [1:0] n6413_o;
  wire [3:0] n6415_o;
  wire [1:0] n6417_o;
  wire [3:0] n6419_o;
  wire n6421_o;
  wire n6424_o;
  wire [5:0] n6425_o;
  wire n6427_o;
  wire n6429_o;
  wire [2:0] n6430_o;
  wire [3:0] n6431_o;
  wire [3:0] n6432_o;
  wire [7:0] n6433_o;
  wire [3:0] n6436_o;
  wire [3:0] n6437_o;
  wire n6439_o;
  wire [1:0] n6441_o;
  wire n6443_o;
  wire [3:0] n6444_o;
  wire [4:0] n6445_o;
  wire [1:0] n6447_o;
  wire [1:0] n6449_o;
  wire [1:0] n6451_o;
  wire n6453_o;
  wire [3:0] n6454_o;
  wire [4:0] n6455_o;
  wire n6457_o;
  wire [6:0] n6458_o;
  wire [7:0] n6459_o;
  wire [7:0] n6461_o;
  wire n6462_o;
  wire n6463_o;
  wire [1:0] n6464_o;
  wire [1:0] n6465_o;
  wire [3:0] n6466_o;
  wire [1:0] n6468_o;
  wire n6470_o;
  wire n6472_o;
  wire n6474_o;
  wire [3:0] n6475_o;
  wire [4:0] n6476_o;
  wire n6478_o;
  wire [3:0] n6479_o;
  wire [4:0] n6480_o;
  wire n6482_o;
  wire [3:0] n6483_o;
  wire [4:0] n6484_o;
  wire [100:0] n6485_o;
  wire [3:0] n6486_o;
  wire n6495_o;
  localparam [100:0] n6496_o = 101'bX;
  wire [3:0] n6498_o;
  wire n6500_o;
  wire [1:0] n6502_o;
  wire [3:0] n6504_o;
  wire [1:0] n6506_o;
  wire [3:0] n6508_o;
  wire n6510_o;
  wire n6513_o;
  wire [5:0] n6514_o;
  wire n6516_o;
  wire n6518_o;
  wire [2:0] n6519_o;
  wire [3:0] n6520_o;
  wire [3:0] n6521_o;
  wire [7:0] n6522_o;
  wire [3:0] n6525_o;
  wire [3:0] n6526_o;
  wire n6528_o;
  wire [1:0] n6530_o;
  wire n6532_o;
  wire [3:0] n6533_o;
  wire [4:0] n6534_o;
  wire [1:0] n6536_o;
  wire [1:0] n6538_o;
  wire [1:0] n6540_o;
  wire n6542_o;
  wire [3:0] n6543_o;
  wire [4:0] n6544_o;
  wire n6546_o;
  wire [6:0] n6547_o;
  wire [7:0] n6548_o;
  wire [7:0] n6550_o;
  wire n6551_o;
  wire n6552_o;
  wire [1:0] n6553_o;
  wire [1:0] n6554_o;
  wire [3:0] n6555_o;
  wire [1:0] n6557_o;
  wire n6559_o;
  wire n6561_o;
  wire n6563_o;
  wire [3:0] n6564_o;
  wire [4:0] n6565_o;
  wire n6567_o;
  wire [3:0] n6568_o;
  wire [4:0] n6569_o;
  wire n6571_o;
  wire [3:0] n6572_o;
  wire [4:0] n6573_o;
  wire [100:0] n6574_o;
  wire [3:0] n6575_o;
  wire n6583_o;
  localparam [100:0] n6584_o = 101'bX;
  wire [3:0] n6586_o;
  wire n6588_o;
  wire [1:0] n6590_o;
  wire [3:0] n6592_o;
  wire [1:0] n6594_o;
  wire [3:0] n6596_o;
  wire n6598_o;
  wire n6601_o;
  wire [5:0] n6602_o;
  wire n6604_o;
  wire n6606_o;
  wire [2:0] n6607_o;
  wire [3:0] n6608_o;
  wire [3:0] n6609_o;
  wire [7:0] n6610_o;
  wire [3:0] n6613_o;
  wire [3:0] n6614_o;
  wire n6616_o;
  wire [1:0] n6618_o;
  wire n6620_o;
  wire [3:0] n6621_o;
  wire [4:0] n6622_o;
  wire [1:0] n6624_o;
  wire [1:0] n6626_o;
  wire [1:0] n6628_o;
  wire n6630_o;
  wire [3:0] n6631_o;
  wire [4:0] n6632_o;
  wire n6634_o;
  wire [6:0] n6635_o;
  wire [7:0] n6636_o;
  wire [7:0] n6638_o;
  wire n6639_o;
  wire n6640_o;
  wire [1:0] n6641_o;
  wire [1:0] n6642_o;
  wire [3:0] n6643_o;
  wire [1:0] n6645_o;
  wire n6647_o;
  wire n6649_o;
  wire n6651_o;
  wire [3:0] n6652_o;
  wire [4:0] n6653_o;
  wire n6655_o;
  wire [3:0] n6656_o;
  wire [4:0] n6657_o;
  wire n6659_o;
  wire [3:0] n6660_o;
  wire [4:0] n6661_o;
  wire [100:0] n6662_o;
  wire [3:0] n6663_o;
  wire n6671_o;
  localparam [100:0] n6672_o = 101'bX;
  wire [3:0] n6674_o;
  wire n6676_o;
  wire [1:0] n6678_o;
  wire [3:0] n6680_o;
  wire [1:0] n6682_o;
  wire [3:0] n6684_o;
  wire n6686_o;
  wire n6689_o;
  wire [5:0] n6690_o;
  wire n6692_o;
  wire n6694_o;
  wire [2:0] n6695_o;
  wire [3:0] n6696_o;
  wire [3:0] n6697_o;
  wire [7:0] n6698_o;
  wire [3:0] n6701_o;
  wire [3:0] n6702_o;
  wire n6704_o;
  wire [1:0] n6706_o;
  wire n6708_o;
  wire [3:0] n6709_o;
  wire [4:0] n6710_o;
  wire [1:0] n6712_o;
  wire [1:0] n6714_o;
  wire [1:0] n6716_o;
  wire n6718_o;
  wire [3:0] n6719_o;
  wire [4:0] n6720_o;
  wire n6722_o;
  wire [6:0] n6723_o;
  wire [7:0] n6724_o;
  wire [7:0] n6726_o;
  wire n6727_o;
  wire n6728_o;
  wire [1:0] n6729_o;
  wire [1:0] n6730_o;
  wire [3:0] n6731_o;
  wire [1:0] n6733_o;
  wire n6735_o;
  wire n6737_o;
  wire n6739_o;
  wire [3:0] n6740_o;
  wire [4:0] n6741_o;
  wire n6743_o;
  wire [3:0] n6744_o;
  wire [4:0] n6745_o;
  wire n6747_o;
  wire [3:0] n6748_o;
  wire [4:0] n6749_o;
  wire [100:0] n6750_o;
  wire n6751_o;
  wire n6758_o;
  localparam [100:0] n6759_o = 101'bX;
  wire [3:0] n6761_o;
  wire n6763_o;
  wire [1:0] n6765_o;
  wire [3:0] n6767_o;
  wire [1:0] n6769_o;
  wire [3:0] n6771_o;
  wire n6773_o;
  wire n6776_o;
  wire [5:0] n6777_o;
  wire n6779_o;
  wire n6781_o;
  wire [2:0] n6782_o;
  wire [3:0] n6783_o;
  wire [3:0] n6784_o;
  wire [7:0] n6785_o;
  wire [3:0] n6788_o;
  wire [3:0] n6789_o;
  wire n6791_o;
  wire [1:0] n6793_o;
  wire n6795_o;
  wire [3:0] n6796_o;
  wire [4:0] n6797_o;
  wire [1:0] n6799_o;
  wire [1:0] n6801_o;
  wire [1:0] n6803_o;
  wire n6805_o;
  wire [3:0] n6806_o;
  wire [4:0] n6807_o;
  wire n6809_o;
  wire [6:0] n6810_o;
  wire [7:0] n6811_o;
  wire [7:0] n6813_o;
  wire n6814_o;
  wire n6815_o;
  wire [1:0] n6816_o;
  wire [1:0] n6817_o;
  wire [3:0] n6818_o;
  wire [1:0] n6820_o;
  wire n6822_o;
  wire n6824_o;
  wire n6826_o;
  wire [3:0] n6827_o;
  wire [4:0] n6828_o;
  wire n6830_o;
  wire [3:0] n6831_o;
  wire [4:0] n6832_o;
  wire n6834_o;
  wire [3:0] n6835_o;
  wire [4:0] n6836_o;
  wire [100:0] n6837_o;
  wire n6838_o;
  wire n6845_o;
  localparam [100:0] n6846_o = 101'bX;
  wire [3:0] n6848_o;
  wire n6850_o;
  wire [1:0] n6852_o;
  wire [3:0] n6854_o;
  wire [1:0] n6856_o;
  wire [3:0] n6858_o;
  wire n6860_o;
  wire n6863_o;
  wire [5:0] n6864_o;
  wire n6866_o;
  wire n6868_o;
  wire [2:0] n6869_o;
  wire [3:0] n6870_o;
  wire [3:0] n6871_o;
  wire [7:0] n6872_o;
  wire [3:0] n6875_o;
  wire [3:0] n6876_o;
  wire n6878_o;
  wire [1:0] n6880_o;
  wire n6882_o;
  wire [3:0] n6883_o;
  wire [4:0] n6884_o;
  wire [1:0] n6886_o;
  wire [1:0] n6888_o;
  wire [1:0] n6890_o;
  wire n6892_o;
  wire [3:0] n6893_o;
  wire [4:0] n6894_o;
  wire n6896_o;
  wire [6:0] n6897_o;
  wire [7:0] n6898_o;
  wire [7:0] n6900_o;
  wire n6901_o;
  wire n6902_o;
  wire [1:0] n6903_o;
  wire [1:0] n6904_o;
  wire [3:0] n6905_o;
  wire [1:0] n6907_o;
  wire n6909_o;
  wire n6911_o;
  wire n6913_o;
  wire [3:0] n6914_o;
  wire [4:0] n6915_o;
  wire n6917_o;
  wire [3:0] n6918_o;
  wire [4:0] n6919_o;
  wire n6921_o;
  wire [3:0] n6922_o;
  wire [4:0] n6923_o;
  wire [100:0] n6924_o;
  wire n6925_o;
  localparam [28:0] n6926_o = 29'b00000000000001011000110000000;
  wire [31:0] n6928_o;
  localparam [3:0] n6929_o = 4'b1100;
  wire n6937_o;
  localparam [100:0] n6938_o = 101'bX;
  wire [3:0] n6940_o;
  wire n6942_o;
  wire [1:0] n6944_o;
  wire [3:0] n6946_o;
  wire [1:0] n6948_o;
  wire [3:0] n6950_o;
  wire n6952_o;
  wire n6955_o;
  wire [5:0] n6956_o;
  wire n6958_o;
  wire n6960_o;
  wire [2:0] n6961_o;
  wire [3:0] n6962_o;
  wire [3:0] n6963_o;
  wire [7:0] n6964_o;
  wire [3:0] n6967_o;
  wire [3:0] n6968_o;
  wire n6970_o;
  wire [1:0] n6972_o;
  wire n6974_o;
  wire [3:0] n6975_o;
  wire [4:0] n6976_o;
  wire [1:0] n6978_o;
  wire [1:0] n6980_o;
  wire [1:0] n6982_o;
  wire n6984_o;
  wire [3:0] n6985_o;
  wire [4:0] n6986_o;
  wire n6988_o;
  wire [6:0] n6989_o;
  wire [7:0] n6990_o;
  wire [7:0] n6992_o;
  wire n6993_o;
  wire n6994_o;
  wire [1:0] n6995_o;
  wire [1:0] n6996_o;
  wire [3:0] n6997_o;
  wire [1:0] n6999_o;
  wire n7001_o;
  wire n7003_o;
  wire n7005_o;
  wire [3:0] n7006_o;
  wire [4:0] n7007_o;
  wire n7009_o;
  wire [3:0] n7010_o;
  wire [4:0] n7011_o;
  wire n7013_o;
  wire [3:0] n7014_o;
  wire [4:0] n7015_o;
  wire [100:0] n7016_o;
  wire [84:0] n7017_o;
  wire n7018_o;
  wire n7019_o;
  localparam [131:0] n7020_o = 132'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000;
  wire [122:0] n7021_o;
  wire n7022_o;
  wire [349:0] n7023_o;
  wire [280:0] n7024_o;
  wire [131:0] n7025_o;
  wire n7026_o;
  wire n7027_o;
  wire [1:0] n7038_o;
  wire n7057_o;
  wire n7060_o;
  wire n7062_o;
  wire n7063_o;
  wire n7065_o;
  wire [1:0] n7068_o;
  wire n7069_o;
  wire [1:0] n7072_o;
  wire n7089_o;
  wire n7090_o;
  wire n7093_o;
  wire n7094_o;
  wire n7095_o;
  wire n7097_o;
  wire n7098_o;
  wire [1:0] n7099_o;
  wire n7102_o;
  wire n7105_o;
  wire [1:0] n7107_o;
  reg [1:0] n7108_o;
  wire n7109_o;
  wire n7112_o;
  wire [11:0] n7114_o;
  wire [349:0] n7115_o;
  wire [280:0] n7116_o;
  wire [131:0] n7117_o;
  wire [5:0] n7118_o;
  wire [4:0] n7119_o;
  wire n7133_o;
  wire n7136_o;
  wire n7138_o;
  wire [3:0] n7140_o;
  wire n7156_o;
  wire n7157_o;
  wire n7160_o;
  wire [3:0] n7162_o;
  wire n7178_o;
  wire n7179_o;
  wire n7182_o;
  wire n7183_o;
  wire [1:0] n7184_o;
  wire n7187_o;
  wire n7190_o;
  wire [1:0] n7192_o;
  reg [3:0] n7193_o;
  wire n7194_o;
  wire [1:0] n7196_o;
  wire n7212_o;
  wire n7213_o;
  wire n7216_o;
  wire n7217_o;
  wire n7219_o;
  wire n7221_o;
  wire n7222_o;
  wire [1:0] n7224_o;
  wire n7240_o;
  wire n7241_o;
  wire n7244_o;
  wire n7245_o;
  wire [1:0] n7248_o;
  wire [1:0] n7249_o;
  wire [1:0] n7250_o;
  wire [1:0] n7252_o;
  wire [15:0] n7253_o;
  wire [349:0] n7254_o;
  wire [280:0] n7255_o;
  wire [131:0] n7256_o;
  wire [5:0] n7257_o;
  wire [4:0] n7258_o;
  wire n7272_o;
  wire n7275_o;
  wire n7277_o;
  wire n7294_o;
  wire n7295_o;
  wire n7298_o;
  wire [5:0] n7305_o;
  wire [4:0] n7308_o;
  wire [4:0] n7310_o;
  wire [4:0] n7312_o;
  wire [15:0] n7314_o;
  wire [36:0] n7315_o;
  wire [15:0] n7316_o;
  wire n7334_o;
  wire n7335_o;
  wire n7338_o;
  wire [1:0] n7340_o;
  wire n7356_o;
  wire n7357_o;
  wire n7360_o;
  wire n7361_o;
  wire [3:0] n7364_o;
  wire [1:0] n7367_o;
  wire n7370_o;
  wire n7373_o;
  wire [1:0] n7375_o;
  reg [1:0] n7376_o;
  wire [2:0] n7377_o;
  wire [3:0] n7378_o;
  wire [2:0] n7379_o;
  wire [2:0] n7380_o;
  wire [4:0] n7382_o;
  wire [11:0] n7383_o;
  wire [349:0] n7384_o;
  wire [280:0] n7385_o;
  wire [131:0] n7386_o;
  wire [5:0] n7387_o;
  wire [4:0] n7388_o;
  wire n7402_o;
  wire n7405_o;
  wire n7407_o;
  wire n7424_o;
  wire n7425_o;
  wire n7428_o;
  wire n7445_o;
  wire n7446_o;
  wire n7449_o;
  wire n7450_o;
  wire n7452_o;
  wire [1:0] n7455_o;
  wire [5:0] n7456_o;
  wire [3:0] n7457_o;
  wire [8:0] n7458_o;
  wire [349:0] n7459_o;
  wire n7460_o;
  wire [5:0] n7462_o;
  wire [3:0] n7463_o;
  wire [8:0] n7464_o;
  wire [349:0] n7465_o;
  wire [280:0] n7466_o;
  wire [131:0] n7467_o;
  wire [5:0] n7468_o;
  wire [4:0] n7469_o;
  wire n7483_o;
  wire n7486_o;
  wire n7488_o;
  wire n7489_o;
  wire [5:0] n7490_o;
  wire [3:0] n7491_o;
  wire [8:0] n7492_o;
  wire [349:0] n7493_o;
  wire n7494_o;
  wire [1:0] n7497_o;
  wire [3:0] n7498_o;
  wire [3:0] n7499_o;
  wire [8:0] n7500_o;
  wire [349:0] n7501_o;
  wire n7502_o;
  wire n7519_o;
  wire n7520_o;
  wire n7523_o;
  wire n7540_o;
  wire n7541_o;
  wire n7544_o;
  wire n7545_o;
  wire n7548_o;
  wire [1:0] n7551_o;
  wire [15:0] n7552_o;
  wire [349:0] n7553_o;
  wire [2:0] n7554_o;
  wire n7557_o;
  wire n7560_o;
  wire n7563_o;
  wire n7566_o;
  wire n7569_o;
  wire [4:0] n7571_o;
  reg [2:0] n7572_o;
  wire [3:0] n7573_o;
  wire [8:0] n7574_o;
  wire [349:0] n7575_o;
  wire n7576_o;
  wire n7593_o;
  wire n7594_o;
  wire n7597_o;
  wire [1:0] n7602_o;
  wire n7618_o;
  wire n7619_o;
  wire n7622_o;
  wire n7625_o;
  wire [1:0] n7628_o;
  wire n7630_o;
  wire n7637_o;
  wire [12:0] n7638_o;
  wire [1:0] n7639_o;
  wire [349:0] n7640_o;
  wire [280:0] n7641_o;
  wire [131:0] n7642_o;
  wire [5:0] n7643_o;
  wire [4:0] n7644_o;
  wire n7658_o;
  wire n7661_o;
  wire n7663_o;
  wire [1:0] n7664_o;
  wire [1:0] n7665_o;
  wire [1:0] n7666_o;
  wire n7667_o;
  wire [1:0] n7668_o;
  wire n7671_o;
  wire n7674_o;
  wire [1:0] n7676_o;
  reg [1:0] n7677_o;
  wire n7694_o;
  wire n7695_o;
  wire n7698_o;
  wire n7715_o;
  wire n7716_o;
  wire n7719_o;
  wire n7720_o;
  wire n7722_o;
  wire n7724_o;
  wire [1:0] n7727_o;
  wire [1:0] n7729_o;
  wire [15:0] n7730_o;
  wire [349:0] n7731_o;
  wire [280:0] n7732_o;
  wire [131:0] n7733_o;
  wire [5:0] n7734_o;
  wire [4:0] n7735_o;
  wire n7749_o;
  wire n7752_o;
  wire n7754_o;
  wire n7771_o;
  wire n7772_o;
  wire n7775_o;
  wire n7792_o;
  wire n7793_o;
  wire n7796_o;
  wire n7797_o;
  wire n7799_o;
  wire n7801_o;
  wire [1:0] n7804_o;
  wire [1:0] n7806_o;
  wire [15:0] n7807_o;
  wire [349:0] n7808_o;
  wire [280:0] n7809_o;
  wire [131:0] n7810_o;
  wire [5:0] n7811_o;
  wire [4:0] n7812_o;
  wire n7826_o;
  wire n7829_o;
  wire n7831_o;
  wire n7848_o;
  wire n7849_o;
  wire n7852_o;
  wire n7869_o;
  wire n7870_o;
  wire n7873_o;
  wire n7875_o;
  wire n7877_o;
  wire n7878_o;
  wire n7879_o;
  wire [2:0] n7880_o;
  wire [11:0] n7881_o;
  wire [2:0] n7882_o;
  wire [349:0] n7883_o;
  wire [280:0] n7884_o;
  wire [131:0] n7885_o;
  wire [23:0] n7886_o;
  wire [6:0] n7887_o;
  wire n7888_o;
  wire n7889_o;
  wire n7891_o;
  wire n7892_o;
  wire n7893_o;
  wire [6:0] n7897_o;
  wire [3:0] n7898_o;
  wire n7899_o;
  wire n7900_o;
  wire [349:0] n7901_o;
  wire [280:0] n7902_o;
  wire [131:0] n7903_o;
  wire [5:0] n7904_o;
  wire [4:0] n7905_o;
  wire n7919_o;
  wire n7922_o;
  wire n7924_o;
  wire n7925_o;
  wire n7926_o;
  wire n7927_o;
  wire n7928_o;
  wire n7929_o;
  wire [280:0] n7930_o;
  wire [131:0] n7931_o;
  wire n7932_o;
  wire n7933_o;
  wire n7935_o;
  wire n7952_o;
  wire n7953_o;
  wire n7956_o;
  wire n7963_o;
  localparam [100:0] n7964_o = 101'bX;
  wire [3:0] n7966_o;
  wire n7968_o;
  wire [1:0] n7970_o;
  wire [3:0] n7972_o;
  wire [1:0] n7974_o;
  wire [3:0] n7976_o;
  wire n7978_o;
  wire n7981_o;
  wire [5:0] n7982_o;
  wire n7984_o;
  wire n7986_o;
  wire [2:0] n7987_o;
  wire [3:0] n7988_o;
  wire [3:0] n7989_o;
  wire [7:0] n7990_o;
  wire [3:0] n7993_o;
  wire [3:0] n7994_o;
  wire n7996_o;
  wire [1:0] n7998_o;
  wire n8000_o;
  wire [3:0] n8001_o;
  wire [4:0] n8002_o;
  wire [1:0] n8004_o;
  wire [1:0] n8006_o;
  wire [1:0] n8008_o;
  wire n8010_o;
  wire [3:0] n8011_o;
  wire [4:0] n8012_o;
  wire n8014_o;
  wire [6:0] n8015_o;
  wire [7:0] n8016_o;
  wire [7:0] n8018_o;
  wire n8019_o;
  wire n8020_o;
  wire [1:0] n8021_o;
  wire [1:0] n8022_o;
  wire [3:0] n8023_o;
  wire [1:0] n8025_o;
  wire n8027_o;
  wire n8029_o;
  wire n8031_o;
  wire [3:0] n8032_o;
  wire [4:0] n8033_o;
  wire n8035_o;
  wire [3:0] n8036_o;
  wire [4:0] n8037_o;
  wire n8039_o;
  wire [3:0] n8040_o;
  wire [4:0] n8041_o;
  wire [100:0] n8042_o;
  wire n8043_o;
  wire n8044_o;
  wire n8045_o;
  wire n8047_o;
  wire n8048_o;
  wire n8049_o;
  wire [1:0] n8050_o;
  wire n8051_o;
  wire [1:0] n8052_o;
  wire n8053_o;
  wire [1:0] n8054_o;
  wire [1:0] n8055_o;
  wire [1:0] n8056_o;
  wire [1:0] n8057_o;
  wire [1:0] n8058_o;
  wire [1:0] n8059_o;
  wire [6:0] n8061_o;
  wire [3:0] n8062_o;
  wire n8078_o;
  wire n8079_o;
  wire n8082_o;
  wire [6:0] n8083_o;
  wire [1:0] n8084_o;
  wire n8087_o;
  wire n8090_o;
  wire [1:0] n8092_o;
  reg [1:0] n8093_o;
  wire n8094_o;
  wire [2:0] n8097_o;
  wire [2:0] n8098_o;
  wire n8099_o;
  wire n8100_o;
  wire [6:0] n8102_o;
  wire [3:0] n8103_o;
  wire n8119_o;
  wire n8120_o;
  wire n8123_o;
  wire [6:0] n8124_o;
  wire n8125_o;
  wire n8126_o;
  wire n8127_o;
  wire n8128_o;
  wire n8130_o;
  wire [3:0] n8132_o;
  wire n8133_o;
  wire [2:0] n8135_o;
  wire [2:0] n8136_o;
  wire [6:0] n8137_o;
  wire [1:0] n8138_o;
  wire n8141_o;
  wire n8144_o;
  wire n8147_o;
  wire [2:0] n8149_o;
  reg [3:0] n8150_o;
  wire [3:0] n8151_o;
  wire n8153_o;
  wire [6:0] n8155_o;
  wire [3:0] n8156_o;
  wire n8172_o;
  wire n8173_o;
  wire n8176_o;
  wire [6:0] n8178_o;
  wire [3:0] n8179_o;
  wire n8195_o;
  wire n8196_o;
  wire n8199_o;
  wire n8200_o;
  wire n8204_o;
  wire [1:0] n8207_o;
  wire [1:0] n8208_o;
  wire [1:0] n8209_o;
  wire [6:0] n8210_o;
  wire [1:0] n8211_o;
  wire n8214_o;
  wire n8217_o;
  wire [1:0] n8219_o;
  reg [1:0] n8220_o;
  wire n8221_o;
  wire [2:0] n8224_o;
  wire [2:0] n8225_o;
  wire n8226_o;
  wire n8227_o;
  wire [6:0] n8229_o;
  wire [3:0] n8230_o;
  wire n8246_o;
  wire n8247_o;
  wire n8250_o;
  wire [6:0] n8253_o;
  wire n8254_o;
  wire n8257_o;
  wire [1:0] n8260_o;
  wire [1:0] n8261_o;
  wire [1:0] n8262_o;
  wire [6:0] n8263_o;
  wire [1:0] n8264_o;
  wire n8267_o;
  wire n8270_o;
  wire [1:0] n8272_o;
  reg [1:0] n8273_o;
  wire [6:0] n8275_o;
  wire [3:0] n8276_o;
  wire n8292_o;
  wire n8293_o;
  wire n8296_o;
  wire [6:0] n8298_o;
  wire n8299_o;
  wire n8300_o;
  wire n8303_o;
  wire n8305_o;
  wire n8306_o;
  wire n8307_o;
  wire n8309_o;
  wire n8310_o;
  wire n8311_o;
  wire n8313_o;
  wire n8314_o;
  wire n8315_o;
  wire [6:0] n8316_o;
  wire [1:0] n8317_o;
  wire n8320_o;
  wire n8323_o;
  wire [1:0] n8325_o;
  reg [1:0] n8326_o;
  wire [280:0] n8327_o;
  wire [131:0] n8328_o;
  wire n8329_o;
  wire n8330_o;
  wire n8332_o;
  wire [6:0] n8334_o;
  wire [3:0] n8335_o;
  wire n8351_o;
  wire n8352_o;
  wire n8355_o;
  wire [6:0] n8358_o;
  wire [1:0] n8359_o;
  wire n8361_o;
  wire [1:0] n8364_o;
  wire [2:0] n8365_o;
  wire [2:0] n8366_o;
  wire [2:0] n8367_o;
  wire [2:0] n8368_o;
  wire [1:0] n8369_o;
  wire [1:0] n8370_o;
  wire [2:0] n8371_o;
  wire n8372_o;
  wire [3:0] n8373_o;
  wire [3:0] n8374_o;
  wire [2:0] n8375_o;
  wire [2:0] n8376_o;
  wire [2:0] n8377_o;
  wire [2:0] n8378_o;
  wire [1:0] n8379_o;
  wire [1:0] n8380_o;
  wire n8381_o;
  wire n8382_o;
  wire n8383_o;
  wire n8385_o;
  wire n8387_o;
  wire [6:0] n8388_o;
  wire [2:0] n8389_o;
  wire [5:0] n8390_o;
  wire n8391_o;
  wire [3:0] n8392_o;
  wire [3:0] n8393_o;
  wire [2:0] n8394_o;
  wire [2:0] n8395_o;
  wire [2:0] n8396_o;
  wire [2:0] n8397_o;
  wire [2:0] n8398_o;
  wire [2:0] n8399_o;
  wire [2:0] n8400_o;
  wire [2:0] n8401_o;
  wire [2:0] n8402_o;
  wire [2:0] n8403_o;
  wire n8404_o;
  wire n8405_o;
  wire n8406_o;
  wire n8407_o;
  wire n8408_o;
  wire n8409_o;
  wire [6:0] n8410_o;
  wire [6:0] n8411_o;
  wire [1:0] n8412_o;
  wire [3:0] n8413_o;
  wire n8414_o;
  wire [6:0] n8415_o;
  wire [6:0] n8416_o;
  wire [2:0] n8417_o;
  wire [3:0] n8418_o;
  wire [3:0] n8419_o;
  wire [1:0] n8420_o;
  wire [1:0] n8421_o;
  wire [1:0] n8422_o;
  wire n8423_o;
  wire n8424_o;
  wire n8425_o;
  wire n8426_o;
  wire n8427_o;
  wire n8428_o;
  wire n8429_o;
  wire [6:0] n8430_o;
  wire [1:0] n8431_o;
  wire n8432_o;
  wire [3:0] n8433_o;
  wire [3:0] n8434_o;
  wire [2:0] n8435_o;
  wire [2:0] n8436_o;
  wire [2:0] n8437_o;
  wire [2:0] n8438_o;
  wire [6:0] n8439_o;
  wire [6:0] n8440_o;
  wire [1:0] n8441_o;
  wire [1:0] n8442_o;
  wire [6:0] n8443_o;
  wire n8444_o;
  wire [6:0] n8445_o;
  wire [6:0] n8446_o;
  wire [2:0] n8447_o;
  wire [1:0] n8448_o;
  wire [1:0] n8449_o;
  wire [3:0] n8450_o;
  wire [3:0] n8451_o;
  wire [3:0] n8452_o;
  wire n8453_o;
  wire n8454_o;
  wire [1:0] n8455_o;
  wire [1:0] n8456_o;
  wire n8457_o;
  wire n8458_o;
  wire n8459_o;
  wire n8460_o;
  wire n8461_o;
  wire n8462_o;
  wire n8463_o;
  wire [2:0] n8465_o;
  wire n8481_o;
  wire n8482_o;
  wire n8485_o;
  wire [2:0] n8487_o;
  wire n8503_o;
  wire n8504_o;
  wire n8507_o;
  wire n8508_o;
  wire n8509_o;
  wire [2:0] n8512_o;
  wire [2:0] n8513_o;
  wire n8514_o;
  wire n8515_o;
  wire n8516_o;
  wire [6:0] n8519_o;
  wire [7:0] n8520_o;
  wire [4:0] n8521_o;
  wire [349:0] n8522_o;
  wire n8523_o;
  wire [6:0] n8524_o;
  wire [7:0] n8525_o;
  wire [4:0] n8526_o;
  wire [349:0] n8527_o;
  wire n8528_o;
  wire n8529_o;
  wire [1:0] n8530_o;
  wire [8:0] n8532_o;
  wire [7:0] n8533_o;
  wire [4:0] n8534_o;
  wire [349:0] n8535_o;
  wire n8536_o;
  wire [8:0] n8537_o;
  wire [7:0] n8538_o;
  wire [4:0] n8539_o;
  wire [349:0] n8540_o;
  wire n8541_o;
  wire n8542_o;
  wire [1:0] n8543_o;
  wire [6:0] n8544_o;
  wire [7:0] n8545_o;
  wire [4:0] n8546_o;
  wire [349:0] n8547_o;
  wire n8548_o;
  wire [6:0] n8549_o;
  wire [7:0] n8550_o;
  wire [4:0] n8551_o;
  wire [349:0] n8552_o;
  wire n8553_o;
  wire n8554_o;
  wire [1:0] n8555_o;
  wire [1:0] n8556_o;
  wire [1:0] n8557_o;
  wire [2:0] n8558_o;
  wire n8561_o;
  wire [1:0] n8564_o;
  wire [1:0] n8565_o;
  wire [1:0] n8566_o;
  wire [5:0] n8567_o;
  wire [1:0] n8568_o;
  wire n8571_o;
  wire n8574_o;
  wire [1:0] n8576_o;
  reg [1:0] n8577_o;
  wire [5:0] n8580_o;
  wire [3:0] n8581_o;
  wire n8597_o;
  wire n8598_o;
  wire n8601_o;
  wire [5:0] n8603_o;
  wire [3:0] n8604_o;
  wire n8620_o;
  wire n8621_o;
  wire n8624_o;
  wire n8625_o;
  wire n8626_o;
  wire [2:0] n8629_o;
  wire [2:0] n8630_o;
  wire n8631_o;
  wire n8632_o;
  wire [5:0] n8633_o;
  wire [1:0] n8634_o;
  wire n8637_o;
  reg [1:0] n8639_o;
  wire n8641_o;
  wire [1:0] n8642_o;
  wire [5:0] n8644_o;
  wire [3:0] n8645_o;
  wire n8661_o;
  wire n8662_o;
  wire n8665_o;
  wire [5:0] n8667_o;
  wire [3:0] n8668_o;
  wire n8684_o;
  wire n8685_o;
  wire n8688_o;
  wire n8689_o;
  wire n8693_o;
  wire [1:0] n8694_o;
  wire n8695_o;
  wire [1:0] n8696_o;
  wire n8697_o;
  wire n8698_o;
  wire n8700_o;
  wire n8701_o;
  wire n8702_o;
  wire n8704_o;
  wire n8705_o;
  wire [5:0] n8706_o;
  wire [1:0] n8707_o;
  wire n8710_o;
  wire n8713_o;
  wire [1:0] n8715_o;
  reg [1:0] n8716_o;
  wire [280:0] n8717_o;
  wire [131:0] n8718_o;
  wire n8719_o;
  wire n8720_o;
  wire n8722_o;
  wire [5:0] n8724_o;
  wire [3:0] n8725_o;
  wire n8741_o;
  wire n8742_o;
  wire n8745_o;
  wire n8748_o;
  wire [1:0] n8749_o;
  wire n8750_o;
  wire [1:0] n8751_o;
  wire n8752_o;
  wire n8753_o;
  wire n8755_o;
  wire n8756_o;
  wire [5:0] n8757_o;
  wire [1:0] n8758_o;
  wire n8761_o;
  wire n8764_o;
  wire [1:0] n8766_o;
  reg [1:0] n8767_o;
  wire [280:0] n8768_o;
  wire [131:0] n8769_o;
  wire n8770_o;
  wire n8771_o;
  wire n8773_o;
  wire [4:0] n8774_o;
  wire n8775_o;
  wire [3:0] n8776_o;
  wire [3:0] n8777_o;
  wire [1:0] n8778_o;
  wire [1:0] n8779_o;
  wire [4:0] n8780_o;
  wire [4:0] n8781_o;
  wire [2:0] n8782_o;
  wire [2:0] n8783_o;
  wire [4:0] n8784_o;
  wire [3:0] n8785_o;
  wire n8786_o;
  wire [3:0] n8787_o;
  wire [1:0] n8788_o;
  wire [4:0] n8789_o;
  wire n8790_o;
  wire n8791_o;
  wire n8792_o;
  wire [2:0] n8793_o;
  wire [2:0] n8794_o;
  wire n8795_o;
  wire n8796_o;
  wire [3:0] n8797_o;
  wire [3:0] n8798_o;
  wire n8799_o;
  wire [3:0] n8800_o;
  wire [3:0] n8801_o;
  wire [1:0] n8802_o;
  wire [1:0] n8803_o;
  wire n8805_o;
  wire [1:0] n8806_o;
  wire [1:0] n8807_o;
  wire [1:0] n8808_o;
  wire [1:0] n8809_o;
  wire [1:0] n8810_o;
  wire n8811_o;
  wire n8812_o;
  wire n8813_o;
  wire [3:0] n8814_o;
  wire n8815_o;
  wire n8816_o;
  wire [1:0] n8817_o;
  wire [9:0] n8818_o;
  wire [10:0] n8819_o;
  wire [3:0] n8820_o;
  wire n8821_o;
  wire [3:0] n8822_o;
  wire [3:0] n8823_o;
  wire [9:0] n8824_o;
  wire [9:0] n8825_o;
  wire n8826_o;
  wire n8827_o;
  wire n8828_o;
  wire [3:0] n8829_o;
  wire n8830_o;
  wire n8831_o;
  wire [1:0] n8832_o;
  wire n8833_o;
  wire n8834_o;
  wire n8835_o;
  wire n8836_o;
  wire n8837_o;
  wire n8838_o;
  wire n8839_o;
  wire [2:0] n8840_o;
  wire n8842_o;
  wire n8843_o;
  wire n8844_o;
  wire n8845_o;
  wire n8846_o;
  wire n8847_o;
  wire n8848_o;
  wire [12:0] n8850_o;
  wire [3:0] n8851_o;
  wire [12:0] n8852_o;
  wire n8853_o;
  wire [12:0] n8854_o;
  wire [7:0] n8855_o;
  wire [2:0] n8861_o;
  wire [31:0] n8863_o;
  wire n8865_o;
  wire [23:0] n8867_o;
  wire [31:0] n8869_o;
  wire n8871_o;
  wire [15:0] n8873_o;
  wire [31:0] n8875_o;
  wire n8877_o;
  wire [31:0] n8879_o;
  wire n8881_o;
  wire [15:0] n8883_o;
  wire [23:0] n8885_o;
  wire [31:0] n8886_o;
  wire n8888_o;
  wire [15:0] n8890_o;
  wire [23:0] n8891_o;
  wire [31:0] n8893_o;
  wire n8895_o;
  wire n8896_o;
  wire n8897_o;
  wire [23:0] n8899_o;
  wire [31:0] n8901_o;
  wire [15:0] n8903_o;
  wire [31:0] n8905_o;
  wire [31:0] n8906_o;
  wire n8908_o;
  wire n8909_o;
  wire n8910_o;
  wire n8911_o;
  wire n8912_o;
  wire [15:0] n8913_o;
  wire [23:0] n8914_o;
  wire [31:0] n8915_o;
  wire n8916_o;
  wire n8917_o;
  wire n8918_o;
  wire n8919_o;
  wire n8920_o;
  wire [1:0] n8921_o;
  wire n8922_o;
  wire [2:0] n8923_o;
  wire n8924_o;
  wire [3:0] n8925_o;
  wire n8926_o;
  wire [4:0] n8927_o;
  wire n8928_o;
  wire [5:0] n8929_o;
  wire n8930_o;
  wire [6:0] n8931_o;
  wire n8932_o;
  wire [7:0] n8933_o;
  wire n8934_o;
  wire [8:0] n8935_o;
  wire n8936_o;
  wire [9:0] n8937_o;
  wire n8938_o;
  wire [10:0] n8939_o;
  wire n8940_o;
  wire [11:0] n8941_o;
  wire n8942_o;
  wire [12:0] n8943_o;
  wire n8944_o;
  wire [13:0] n8945_o;
  wire n8946_o;
  wire [14:0] n8947_o;
  wire n8948_o;
  wire [15:0] n8949_o;
  wire n8950_o;
  wire [16:0] n8951_o;
  wire n8952_o;
  wire [17:0] n8953_o;
  wire n8954_o;
  wire [18:0] n8955_o;
  wire n8956_o;
  wire [19:0] n8957_o;
  wire n8958_o;
  wire [20:0] n8959_o;
  wire n8960_o;
  wire [21:0] n8961_o;
  wire n8962_o;
  wire [22:0] n8963_o;
  wire n8964_o;
  wire [23:0] n8965_o;
  wire n8966_o;
  wire [24:0] n8967_o;
  wire n8968_o;
  wire [25:0] n8969_o;
  wire n8970_o;
  wire [26:0] n8971_o;
  wire n8972_o;
  wire [27:0] n8973_o;
  wire n8974_o;
  wire [28:0] n8975_o;
  wire n8976_o;
  wire [29:0] n8977_o;
  wire n8978_o;
  wire [30:0] n8979_o;
  wire n8980_o;
  wire [31:0] n8981_o;
  wire [31:0] n8983_o;
  wire [31:0] n8984_o;
  wire n8986_o;
  wire [7:0] n8987_o;
  reg [31:0] n8989_o;
  wire n8992_o;
  wire n8993_o;
  wire n8994_o;
  wire [1:0] n8995_o;
  wire [1:0] n8996_o;
  wire n8997_o;
  wire n8998_o;
  wire n8999_o;
  wire n9000_o;
  wire n9001_o;
  wire n9002_o;
  wire n9003_o;
  wire n9004_o;
  wire n9005_o;
  wire n9006_o;
  wire n9007_o;
  wire [12:0] n9009_o;
  wire n9010_o;
  wire n9011_o;
  wire [3:0] n9016_o;
  wire [2:0] n9017_o;
  wire n9018_o;
  wire n9019_o;
  wire n9020_o;
  wire n9021_o;
  wire n9022_o;
  wire n9023_o;
  wire n9024_o;
  wire n9025_o;
  wire n9026_o;
  wire n9027_o;
  wire n9028_o;
  wire n9029_o;
  wire n9030_o;
  wire n9031_o;
  wire n9032_o;
  wire n9033_o;
  wire n9034_o;
  wire [12:0] n9037_o;
  wire n9038_o;
  wire n9039_o;
  wire [2:0] n9042_o;
  wire [6:0] n9043_o;
  wire [6:0] n9044_o;
  wire [6:0] n9045_o;
  wire [2:0] n9046_o;
  wire [2:0] n9047_o;
  wire [6:0] n9048_o;
  wire [6:0] n9049_o;
  wire [2:0] n9050_o;
  wire n9051_o;
  wire n9052_o;
  wire n9053_o;
  wire n9055_o;
  wire n9056_o;
  wire n9057_o;
  wire [1:0] n9058_o;
  wire n9059_o;
  wire [1:0] n9060_o;
  wire [1:0] n9061_o;
  wire [1:0] n9062_o;
  wire [1:0] n9063_o;
  wire [2:0] n9064_o;
  wire n9066_o;
  wire [2:0] n9069_o;
  wire [31:0] n9078_o;
  wire [1:0] n9079_o;
  wire n9081_o;
  wire [3:0] n9084_o;
  wire [31:0] n9093_o;
  wire [4:0] n9096_o;
  wire [31:0] n9105_o;
  wire [31:0] n9106_o;
  wire [1:0] n9107_o;
  wire [31:0] n9108_o;
  wire [1:0] n9109_o;
  wire [11:0] n9112_o;
  wire [3:0] n9113_o;
  wire n9129_o;
  wire n9130_o;
  wire n9133_o;
  wire [11:0] n9135_o;
  wire [3:0] n9136_o;
  wire n9152_o;
  wire n9153_o;
  wire n9156_o;
  wire n9157_o;
  wire [11:0] n9159_o;
  wire [3:0] n9160_o;
  wire n9176_o;
  wire n9177_o;
  wire n9180_o;
  wire n9181_o;
  wire n9184_o;
  wire [2:0] n9186_o;
  wire [2:0] n9187_o;
  wire n9188_o;
  wire n9189_o;
  wire n9190_o;
  wire n9194_o;
  wire n9196_o;
  wire n9197_o;
  wire n9198_o;
  wire n9199_o;
  wire n9201_o;
  wire [1:0] n9202_o;
  wire [1:0] n9203_o;
  wire [1:0] n9204_o;
  wire n9205_o;
  wire n9206_o;
  wire [11:0] n9208_o;
  wire [3:0] n9209_o;
  wire n9225_o;
  wire n9226_o;
  wire n9229_o;
  wire [2:0] n9233_o;
  wire n9249_o;
  wire n9250_o;
  wire n9253_o;
  wire n9259_o;
  wire n9261_o;
  wire n9262_o;
  wire n9263_o;
  wire n9264_o;
  wire n9266_o;
  wire [11:0] n9268_o;
  wire [3:0] n9269_o;
  wire n9285_o;
  wire n9286_o;
  wire n9289_o;
  wire [11:0] n9290_o;
  wire n9291_o;
  wire n9292_o;
  wire n9293_o;
  wire [11:0] n9294_o;
  wire n9295_o;
  wire n9296_o;
  wire n9297_o;
  wire [3:0] n9304_o;
  wire [3:0] n9305_o;
  wire [3:0] n9306_o;
  wire [3:0] n9307_o;
  wire [3:0] n9308_o;
  wire [2:0] n9309_o;
  wire [2:0] n9310_o;
  wire [1:0] n9311_o;
  wire [3:0] n9312_o;
  wire [3:0] n9313_o;
  wire [3:0] n9314_o;
  wire [2:0] n9315_o;
  wire [2:0] n9316_o;
  wire n9317_o;
  wire n9318_o;
  wire [1:0] n9319_o;
  wire [3:0] n9320_o;
  wire [3:0] n9321_o;
  wire [1:0] n9322_o;
  wire [1:0] n9323_o;
  wire [1:0] n9324_o;
  wire [1:0] n9325_o;
  wire [1:0] n9326_o;
  wire [3:0] n9327_o;
  wire [3:0] n9328_o;
  wire [1:0] n9329_o;
  wire [3:0] n9330_o;
  wire [3:0] n9331_o;
  wire [3:0] n9332_o;
  wire [3:0] n9333_o;
  wire [3:0] n9334_o;
  wire [3:0] n9335_o;
  wire [1:0] n9336_o;
  wire [38:0] n9350_o;
  wire [7:0] n9351_o;
  wire [6:0] n9352_o;
  wire [38:0] n9353_o;
  wire [38:0] n9354_o;
  wire [7:0] n9355_o;
  wire [7:0] n9356_o;
  wire [3:0] n9357_o;
  wire [3:0] n9358_o;
  wire [1:0] n9359_o;
  wire [38:0] n9360_o;
  wire [38:0] n9361_o;
  wire [2:0] n9362_o;
  wire [2:0] n9363_o;
  wire [7:0] n9364_o;
  wire [7:0] n9365_o;
  wire [3:0] n9366_o;
  wire [3:0] n9367_o;
  wire [1:0] n9368_o;
  wire [10:0] n9369_o;
  wire [6:0] n9370_o;
  wire [38:0] n9371_o;
  wire [38:0] n9372_o;
  wire [10:0] n9373_o;
  wire [10:0] n9374_o;
  wire [3:0] n9375_o;
  wire [3:0] n9376_o;
  wire [1:0] n9377_o;
  wire [10:0] n9378_o;
  wire n9379_o;
  wire [31:0] n9380_o;
  wire [31:0] n9381_o;
  wire [3:0] n9382_o;
  wire [3:0] n9383_o;
  wire [2:0] n9384_o;
  wire [2:0] n9385_o;
  wire [2:0] n9386_o;
  wire [1:0] n9387_o;
  wire [1:0] n9388_o;
  wire [1:0] n9389_o;
  wire [8:0] n9390_o;
  wire [8:0] n9391_o;
  wire [8:0] n9392_o;
  wire [1:0] n9393_o;
  wire [1:0] n9394_o;
  wire [1:0] n9395_o;
  wire n9396_o;
  wire n9397_o;
  wire n9398_o;
  wire [2:0] n9399_o;
  wire [2:0] n9400_o;
  wire [2:0] n9401_o;
  wire n9402_o;
  wire n9403_o;
  wire n9404_o;
  wire n9405_o;
  wire n9406_o;
  wire [1:0] n9407_o;
  wire [57:0] n9408_o;
  wire [20:0] n9409_o;
  wire n9410_o;
  wire [31:0] n9411_o;
  wire [31:0] n9412_o;
  wire [20:0] n9413_o;
  wire [20:0] n9414_o;
  wire [2:0] n9415_o;
  wire [2:0] n9416_o;
  wire [2:0] n9417_o;
  wire [1:0] n9418_o;
  wire [1:0] n9419_o;
  wire [1:0] n9420_o;
  wire [1:0] n9421_o;
  wire n9423_o;
  wire [11:0] n9425_o;
  wire [4:0] n9426_o;
  wire [6:0] n9428_o;
  wire [31:0] n9437_o;
  wire n9445_o;
  localparam [100:0] n9446_o = 101'bX;
  wire [3:0] n9448_o;
  wire n9450_o;
  wire [1:0] n9452_o;
  wire [3:0] n9454_o;
  wire [1:0] n9456_o;
  wire [3:0] n9458_o;
  wire n9460_o;
  wire n9463_o;
  wire [5:0] n9464_o;
  wire n9466_o;
  wire n9468_o;
  wire [2:0] n9469_o;
  wire [3:0] n9470_o;
  wire [3:0] n9471_o;
  wire [7:0] n9472_o;
  wire [3:0] n9475_o;
  wire [3:0] n9476_o;
  wire n9478_o;
  wire [1:0] n9480_o;
  wire n9482_o;
  wire [3:0] n9483_o;
  wire [4:0] n9484_o;
  wire [1:0] n9486_o;
  wire [1:0] n9488_o;
  wire [1:0] n9490_o;
  wire n9492_o;
  wire [3:0] n9493_o;
  wire [4:0] n9494_o;
  wire n9496_o;
  wire [6:0] n9497_o;
  wire [7:0] n9498_o;
  wire [7:0] n9500_o;
  wire n9501_o;
  wire n9502_o;
  wire [1:0] n9503_o;
  wire [1:0] n9504_o;
  wire [3:0] n9505_o;
  wire [1:0] n9507_o;
  wire n9509_o;
  wire n9511_o;
  wire n9513_o;
  wire [3:0] n9514_o;
  wire [4:0] n9515_o;
  wire n9517_o;
  wire [3:0] n9518_o;
  wire [4:0] n9519_o;
  wire n9521_o;
  wire [3:0] n9522_o;
  wire [4:0] n9523_o;
  wire [100:0] n9524_o;
  wire [9:0] n9525_o;
  wire [4:0] n9526_o;
  wire n9529_o;
  wire n9530_o;
  wire n9531_o;
  wire [1:0] n9533_o;
  wire [11:0] n9534_o;
  wire n9535_o;
  wire n9542_o;
  localparam [100:0] n9543_o = 101'bX;
  wire [3:0] n9545_o;
  wire n9547_o;
  wire [1:0] n9549_o;
  wire [3:0] n9551_o;
  wire [1:0] n9553_o;
  wire [3:0] n9555_o;
  wire n9557_o;
  wire n9560_o;
  wire [5:0] n9561_o;
  wire n9563_o;
  wire n9565_o;
  wire [2:0] n9566_o;
  wire [3:0] n9567_o;
  wire [3:0] n9568_o;
  wire [7:0] n9569_o;
  wire [3:0] n9572_o;
  wire [3:0] n9573_o;
  wire n9575_o;
  wire [1:0] n9577_o;
  wire n9579_o;
  wire [3:0] n9580_o;
  wire [4:0] n9581_o;
  wire [1:0] n9583_o;
  wire [1:0] n9585_o;
  wire [1:0] n9587_o;
  wire n9589_o;
  wire [3:0] n9590_o;
  wire [4:0] n9591_o;
  wire n9593_o;
  wire [6:0] n9594_o;
  wire [7:0] n9595_o;
  wire [7:0] n9597_o;
  wire n9598_o;
  wire n9599_o;
  wire [1:0] n9600_o;
  wire [1:0] n9601_o;
  wire [3:0] n9602_o;
  wire [1:0] n9604_o;
  wire n9606_o;
  wire n9608_o;
  wire n9610_o;
  wire [3:0] n9611_o;
  wire [4:0] n9612_o;
  wire n9614_o;
  wire [3:0] n9615_o;
  wire [4:0] n9616_o;
  wire n9618_o;
  wire [3:0] n9619_o;
  wire [4:0] n9620_o;
  wire [100:0] n9621_o;
  wire [9:0] n9622_o;
  wire [4:0] n9623_o;
  wire [14:0] n9625_o;
  wire [349:0] n9626_o;
  wire [280:0] n9627_o;
  wire [131:0] n9628_o;
  wire [5:0] n9629_o;
  wire [4:0] n9630_o;
  wire n9644_o;
  wire n9647_o;
  wire n9649_o;
  wire [5:0] n9650_o;
  wire [5:0] n9651_o;
  wire [5:0] n9652_o;
  wire n9653_o;
  wire n9657_o;
  wire n9658_o;
  wire n9659_o;
  wire [1:0] n9660_o;
  wire n9661_o;
  wire [1:0] n9662_o;
  wire [1:0] n9663_o;
  wire [1:0] n9664_o;
  wire [1:0] n9665_o;
  wire n9668_o;
  wire n9669_o;
  wire n9670_o;
  wire [1:0] n9671_o;
  wire [1:0] n9672_o;
  wire [1:0] n9673_o;
  wire [3:0] n9674_o;
  wire [3:0] n9675_o;
  wire [3:0] n9676_o;
  wire [1:0] n9677_o;
  wire [1:0] n9678_o;
  wire n9680_o;
  wire [18:0] n9682_o;
  wire [1:0] n9683_o;
  wire n9699_o;
  wire n9700_o;
  wire n9703_o;
  wire [18:0] n9705_o;
  wire [4:0] n9706_o;
  wire [31:0] n9715_o;
  wire n9724_o;
  localparam [100:0] n9725_o = 101'bX;
  wire [3:0] n9727_o;
  wire n9729_o;
  wire [1:0] n9731_o;
  wire [3:0] n9733_o;
  wire [1:0] n9735_o;
  wire [3:0] n9737_o;
  wire n9739_o;
  wire n9742_o;
  wire [5:0] n9743_o;
  wire n9745_o;
  wire n9747_o;
  wire [2:0] n9748_o;
  wire [3:0] n9749_o;
  wire [3:0] n9750_o;
  wire [7:0] n9751_o;
  wire [3:0] n9754_o;
  wire [3:0] n9755_o;
  wire n9757_o;
  wire [1:0] n9759_o;
  wire n9761_o;
  wire [3:0] n9762_o;
  wire [4:0] n9763_o;
  wire [1:0] n9765_o;
  wire [1:0] n9767_o;
  wire [1:0] n9769_o;
  wire n9771_o;
  wire [3:0] n9772_o;
  wire [4:0] n9773_o;
  wire n9775_o;
  wire [6:0] n9776_o;
  wire [7:0] n9777_o;
  wire [7:0] n9779_o;
  wire n9780_o;
  wire n9781_o;
  wire [1:0] n9782_o;
  wire [1:0] n9783_o;
  wire [3:0] n9784_o;
  wire [1:0] n9786_o;
  wire n9788_o;
  wire n9790_o;
  wire n9792_o;
  wire [3:0] n9793_o;
  wire [4:0] n9794_o;
  wire n9796_o;
  wire [3:0] n9797_o;
  wire [4:0] n9798_o;
  wire n9800_o;
  wire [3:0] n9801_o;
  wire [4:0] n9802_o;
  wire [100:0] n9803_o;
  wire [9:0] n9804_o;
  wire [4:0] n9805_o;
  wire n9806_o;
  wire n9808_o;
  wire n9809_o;
  wire n9810_o;
  wire [1:0] n9811_o;
  wire n9812_o;
  wire [1:0] n9813_o;
  wire [1:0] n9814_o;
  wire [1:0] n9815_o;
  wire [1:0] n9816_o;
  wire [3:0] n9817_o;
  wire n9819_o;
  wire n9820_o;
  wire [18:0] n9822_o;
  wire [1:0] n9823_o;
  wire n9839_o;
  wire n9840_o;
  wire n9843_o;
  wire n9851_o;
  localparam [100:0] n9852_o = 101'bX;
  wire [3:0] n9854_o;
  wire n9856_o;
  wire [1:0] n9858_o;
  wire [3:0] n9860_o;
  wire [1:0] n9862_o;
  wire [3:0] n9864_o;
  wire n9866_o;
  wire n9869_o;
  wire [5:0] n9870_o;
  wire n9872_o;
  wire n9874_o;
  wire [2:0] n9875_o;
  wire [3:0] n9876_o;
  wire [3:0] n9877_o;
  wire [7:0] n9878_o;
  wire [3:0] n9881_o;
  wire [3:0] n9882_o;
  wire n9884_o;
  wire [1:0] n9886_o;
  wire n9888_o;
  wire [3:0] n9889_o;
  wire [4:0] n9890_o;
  wire [1:0] n9892_o;
  wire [1:0] n9894_o;
  wire [1:0] n9896_o;
  wire n9898_o;
  wire [3:0] n9899_o;
  wire [4:0] n9900_o;
  wire n9902_o;
  wire [6:0] n9903_o;
  wire [7:0] n9904_o;
  wire [7:0] n9906_o;
  wire n9907_o;
  wire n9908_o;
  wire [1:0] n9909_o;
  wire [1:0] n9910_o;
  wire [3:0] n9911_o;
  wire [1:0] n9913_o;
  wire n9915_o;
  wire n9917_o;
  wire n9919_o;
  wire [3:0] n9920_o;
  wire [4:0] n9921_o;
  wire n9923_o;
  wire [3:0] n9924_o;
  wire [4:0] n9925_o;
  wire n9927_o;
  wire [3:0] n9928_o;
  wire [4:0] n9929_o;
  wire [100:0] n9930_o;
  wire [4:0] n9931_o;
  wire [4:0] n9932_o;
  wire [19:0] n9934_o;
  wire [349:0] n9935_o;
  wire [280:0] n9936_o;
  wire [131:0] n9937_o;
  wire [5:0] n9938_o;
  wire [4:0] n9939_o;
  wire n9953_o;
  wire n9956_o;
  wire n9958_o;
  wire [18:0] n9960_o;
  wire [4:0] n9961_o;
  wire [31:0] n9970_o;
  wire [18:0] n9972_o;
  wire [1:0] n9973_o;
  wire n9989_o;
  wire n9990_o;
  wire n9993_o;
  wire [13:0] n9995_o;
  wire [1:0] n9996_o;
  wire [13:0] n9997_o;
  wire [3:0] n9998_o;
  wire [5:0] n9999_o;
  wire [13:0] n10000_o;
  wire [7:0] n10001_o;
  wire [13:0] n10002_o;
  wire [31:0] n10011_o;
  wire [280:0] n10014_o;
  wire [131:0] n10015_o;
  wire n10016_o;
  wire n10017_o;
  wire n10019_o;
  wire [35:0] n10020_o;
  wire n10021_o;
  wire [3:0] n10022_o;
  wire [35:0] n10023_o;
  wire [35:0] n10024_o;
  wire [1:0] n10025_o;
  wire [5:0] n10026_o;
  wire [31:0] n10027_o;
  wire n10028_o;
  wire [3:0] n10029_o;
  wire [3:0] n10030_o;
  wire [5:0] n10031_o;
  wire [5:0] n10032_o;
  wire [3:0] n10033_o;
  wire [35:0] n10034_o;
  wire [35:0] n10035_o;
  wire [1:0] n10036_o;
  wire [4:0] n10037_o;
  wire [35:0] n10038_o;
  wire [4:0] n10039_o;
  wire [31:0] n10040_o;
  wire [3:0] n10041_o;
  wire [4:0] n10042_o;
  wire [4:0] n10043_o;
  wire [5:0] n10044_o;
  wire [5:0] n10045_o;
  wire [35:0] n10046_o;
  wire n10048_o;
  wire [1:0] n10049_o;
  wire n10050_o;
  wire [31:0] n10051_o;
  wire [3:0] n10052_o;
  wire [4:0] n10053_o;
  wire [4:0] n10054_o;
  wire [5:0] n10055_o;
  wire [5:0] n10056_o;
  wire [3:0] n10057_o;
  wire [35:0] n10058_o;
  wire [35:0] n10059_o;
  wire n10061_o;
  wire [1:0] n10062_o;
  wire [7:0] n10063_o;
  wire [4:0] n10064_o;
  wire [31:0] n10065_o;
  wire n10066_o;
  wire n10067_o;
  wire [3:0] n10068_o;
  wire [3:0] n10069_o;
  wire [3:0] n10070_o;
  wire [3:0] n10071_o;
  wire [3:0] n10072_o;
  wire [3:0] n10073_o;
  wire n10074_o;
  wire n10075_o;
  wire [5:0] n10076_o;
  wire [3:0] n10077_o;
  wire [35:0] n10078_o;
  wire [35:0] n10079_o;
  wire [1:0] n10080_o;
  wire [1:0] n10081_o;
  wire [3:0] n10082_o;
  wire [1:0] n10083_o;
  wire [8:0] n10084_o;
  wire [57:0] n10085_o;
  wire [4:0] n10086_o;
  wire [31:0] n10087_o;
  wire n10088_o;
  wire n10089_o;
  wire [7:0] n10090_o;
  wire [7:0] n10091_o;
  wire [7:0] n10092_o;
  wire n10093_o;
  wire n10094_o;
  wire [5:0] n10095_o;
  wire [5:0] n10096_o;
  wire [35:0] n10097_o;
  wire [35:0] n10098_o;
  wire [7:0] n10099_o;
  wire [7:0] n10100_o;
  wire [7:0] n10101_o;
  wire [1:0] n10102_o;
  wire [1:0] n10103_o;
  wire [11:0] n10104_o;
  wire [11:0] n10105_o;
  wire [11:0] n10106_o;
  wire [3:0] n10107_o;
  wire [1:0] n10108_o;
  wire [8:0] n10109_o;
  wire [57:0] n10110_o;
  wire [4:0] n10111_o;
  wire [31:0] n10112_o;
  wire [7:0] n10113_o;
  wire [8:0] n10114_o;
  wire [8:0] n10115_o;
  wire n10116_o;
  wire n10117_o;
  wire [5:0] n10118_o;
  wire [5:0] n10119_o;
  wire [25:0] n10120_o;
  wire [57:0] n10121_o;
  wire [57:0] n10122_o;
  wire [3:0] n10123_o;
  wire [1:0] n10124_o;
  wire [4:0] n10125_o;
  wire [6:0] n10126_o;
  wire [4:0] n10127_o;
  wire [31:0] n10128_o;
  wire [4:0] n10129_o;
  wire [4:0] n10130_o;
  wire [3:0] n10131_o;
  wire [3:0] n10132_o;
  wire [3:0] n10133_o;
  wire n10134_o;
  wire n10135_o;
  wire [6:0] n10136_o;
  wire [6:0] n10137_o;
  wire n10138_o;
  wire n10139_o;
  wire [4:0] n10140_o;
  wire [4:0] n10141_o;
  wire n10142_o;
  wire n10143_o;
  wire [25:0] n10144_o;
  wire [57:0] n10145_o;
  wire [57:0] n10146_o;
  wire [3:0] n10147_o;
  wire [1:0] n10148_o;
  wire [8:0] n10149_o;
  wire [7:0] n10150_o;
  wire [5:0] n10151_o;
  wire [4:0] n10152_o;
  wire [31:0] n10153_o;
  wire [7:0] n10154_o;
  wire [8:0] n10155_o;
  wire [8:0] n10156_o;
  wire n10157_o;
  wire n10158_o;
  wire [7:0] n10159_o;
  wire [7:0] n10160_o;
  wire [5:0] n10161_o;
  wire [5:0] n10162_o;
  wire [25:0] n10163_o;
  wire [57:0] n10164_o;
  wire [57:0] n10165_o;
  wire [3:0] n10166_o;
  wire [1:0] n10167_o;
  wire [4:0] n10168_o;
  wire [31:0] n10169_o;
  wire n10170_o;
  wire n10171_o;
  wire [3:0] n10172_o;
  wire [3:0] n10173_o;
  wire [1:0] n10174_o;
  wire [1:0] n10175_o;
  wire [1:0] n10176_o;
  wire [1:0] n10177_o;
  wire [1:0] n10178_o;
  wire n10179_o;
  wire n10180_o;
  wire [7:0] n10181_o;
  wire [7:0] n10182_o;
  wire [4:0] n10183_o;
  wire [4:0] n10184_o;
  wire n10185_o;
  wire n10186_o;
  wire [25:0] n10187_o;
  wire [57:0] n10188_o;
  wire [57:0] n10189_o;
  wire [3:0] n10190_o;
  wire [1:0] n10191_o;
  wire [8:0] n10192_o;
  wire [5:0] n10193_o;
  wire [4:0] n10194_o;
  wire [31:0] n10195_o;
  wire n10196_o;
  wire n10197_o;
  wire [3:0] n10198_o;
  wire [3:0] n10199_o;
  wire [1:0] n10200_o;
  wire [1:0] n10201_o;
  wire [1:0] n10202_o;
  wire [1:0] n10203_o;
  wire [1:0] n10204_o;
  wire n10205_o;
  wire n10206_o;
  wire [7:0] n10207_o;
  wire [7:0] n10208_o;
  wire [4:0] n10209_o;
  wire [4:0] n10210_o;
  wire n10211_o;
  wire n10212_o;
  wire [25:0] n10213_o;
  wire [57:0] n10214_o;
  wire [57:0] n10215_o;
  wire [3:0] n10216_o;
  wire [1:0] n10217_o;
  wire [8:0] n10218_o;
  wire [5:0] n10219_o;
  wire [7:0] n10220_o;
  wire [3:0] n10221_o;
  wire [4:0] n10222_o;
  wire [31:0] n10223_o;
  wire n10224_o;
  wire n10225_o;
  wire [7:0] n10226_o;
  wire [7:0] n10227_o;
  wire [1:0] n10228_o;
  wire [1:0] n10229_o;
  wire n10230_o;
  wire n10231_o;
  wire [7:0] n10232_o;
  wire [7:0] n10233_o;
  wire [3:0] n10234_o;
  wire [4:0] n10235_o;
  wire [4:0] n10236_o;
  wire n10237_o;
  wire n10238_o;
  wire [25:0] n10239_o;
  wire [57:0] n10240_o;
  wire [57:0] n10241_o;
  wire [3:0] n10242_o;
  wire [1:0] n10243_o;
  wire [8:0] n10244_o;
  wire [2:0] n10245_o;
  wire [17:0] n10246_o;
  wire [3:0] n10247_o;
  wire [4:0] n10248_o;
  wire [31:0] n10249_o;
  wire [6:0] n10250_o;
  wire [5:0] n10251_o;
  wire [6:0] n10252_o;
  wire [6:0] n10253_o;
  wire [1:0] n10254_o;
  wire [1:0] n10255_o;
  wire [2:0] n10256_o;
  wire [2:0] n10257_o;
  wire [3:0] n10258_o;
  wire [3:0] n10259_o;
  wire [7:0] n10260_o;
  wire [17:0] n10261_o;
  wire [17:0] n10262_o;
  wire [25:0] n10263_o;
  wire [57:0] n10264_o;
  wire [57:0] n10265_o;
  wire [3:0] n10266_o;
  wire [1:0] n10267_o;
  wire [8:0] n10268_o;
  wire [24:0] n10269_o;
  wire [7:0] n10270_o;
  wire [3:0] n10271_o;
  wire [4:0] n10272_o;
  wire [31:0] n10273_o;
  wire n10274_o;
  wire n10275_o;
  wire [7:0] n10276_o;
  wire [7:0] n10277_o;
  wire [2:0] n10278_o;
  wire [2:0] n10279_o;
  wire [2:0] n10280_o;
  wire [3:0] n10281_o;
  wire [3:0] n10282_o;
  wire [17:0] n10283_o;
  wire [7:0] n10284_o;
  wire [17:0] n10285_o;
  wire [17:0] n10286_o;
  wire [25:0] n10287_o;
  wire [57:0] n10288_o;
  wire [57:0] n10289_o;
  wire [3:0] n10290_o;
  wire [1:0] n10291_o;
  wire [8:0] n10292_o;
  wire [24:0] n10293_o;
  wire [3:0] n10294_o;
  wire [3:0] n10295_o;
  wire [4:0] n10296_o;
  wire [31:0] n10297_o;
  wire [4:0] n10298_o;
  wire [3:0] n10299_o;
  wire [4:0] n10300_o;
  wire [4:0] n10301_o;
  wire [3:0] n10302_o;
  wire [3:0] n10303_o;
  wire [2:0] n10304_o;
  wire [2:0] n10305_o;
  wire [2:0] n10306_o;
  wire [3:0] n10307_o;
  wire [3:0] n10308_o;
  wire [16:0] n10309_o;
  wire [7:0] n10310_o;
  wire [16:0] n10311_o;
  wire [16:0] n10312_o;
  wire n10313_o;
  wire n10314_o;
  wire [25:0] n10315_o;
  wire [57:0] n10316_o;
  wire [57:0] n10317_o;
  wire [3:0] n10318_o;
  wire [1:0] n10319_o;
  wire [8:0] n10320_o;
  wire [24:0] n10321_o;
  wire [4:0] n10322_o;
  wire [31:0] n10323_o;
  wire n10324_o;
  wire n10325_o;
  wire [3:0] n10326_o;
  wire [3:0] n10327_o;
  wire [3:0] n10328_o;
  wire [3:0] n10329_o;
  wire [3:0] n10330_o;
  wire [2:0] n10331_o;
  wire [2:0] n10332_o;
  wire [20:0] n10333_o;
  wire [11:0] n10334_o;
  wire [20:0] n10335_o;
  wire [20:0] n10336_o;
  wire n10337_o;
  wire n10338_o;
  wire [25:0] n10339_o;
  wire [57:0] n10340_o;
  wire [57:0] n10341_o;
  wire [3:0] n10342_o;
  wire [1:0] n10343_o;
  wire [8:0] n10344_o;
  wire [24:0] n10345_o;
  wire [16:0] n10346_o;
  wire [4:0] n10347_o;
  wire [31:0] n10348_o;
  wire [7:0] n10349_o;
  wire [8:0] n10350_o;
  wire [8:0] n10351_o;
  wire [14:0] n10352_o;
  wire [24:0] n10353_o;
  wire [24:0] n10354_o;
  wire [25:0] n10355_o;
  wire [57:0] n10356_o;
  wire [57:0] n10357_o;
  wire [3:0] n10358_o;
  wire [1:0] n10359_o;
  wire [16:0] n10360_o;
  wire [16:0] n10361_o;
  wire [4:0] n10362_o;
  wire [31:0] n10363_o;
  wire n10364_o;
  wire n10365_o;
  wire [3:0] n10366_o;
  wire [3:0] n10367_o;
  wire [1:0] n10368_o;
  wire [1:0] n10369_o;
  wire [1:0] n10370_o;
  wire [1:0] n10371_o;
  wire [1:0] n10372_o;
  wire [23:0] n10373_o;
  wire [14:0] n10374_o;
  wire [23:0] n10375_o;
  wire [23:0] n10376_o;
  wire n10377_o;
  wire n10378_o;
  wire [25:0] n10379_o;
  wire [57:0] n10380_o;
  wire [57:0] n10381_o;
  wire [3:0] n10382_o;
  wire [1:0] n10383_o;
  wire [16:0] n10384_o;
  wire [16:0] n10385_o;
  wire [8:0] n10386_o;
  wire [24:0] n10387_o;
  wire [11:0] n10388_o;
  wire [4:0] n10389_o;
  wire [31:0] n10390_o;
  wire n10391_o;
  wire n10392_o;
  wire [7:0] n10393_o;
  wire [7:0] n10394_o;
  wire [7:0] n10395_o;
  wire n10396_o;
  wire n10397_o;
  wire n10398_o;
  wire [2:0] n10399_o;
  wire [2:0] n10400_o;
  wire [2:0] n10401_o;
  wire [20:0] n10402_o;
  wire [11:0] n10403_o;
  wire [20:0] n10404_o;
  wire [20:0] n10405_o;
  wire n10406_o;
  wire n10407_o;
  wire [25:0] n10408_o;
  wire [57:0] n10409_o;
  wire [57:0] n10410_o;
  wire [3:0] n10411_o;
  wire [1:0] n10412_o;
  wire [16:0] n10413_o;
  wire [16:0] n10414_o;
  wire [34:0] n10415_o;
  wire [57:0] n10416_o;
  wire [39:0] n10417_o;
  wire [4:0] n10418_o;
  wire [4:0] n10419_o;
  wire [4:0] n10420_o;
  wire [4:0] n10421_o;
  wire [31:0] n10422_o;
  wire [31:0] n10423_o;
  wire [15:0] n10424_o;
  wire [15:0] n10425_o;
  wire [28:0] n10426_o;
  wire [28:0] n10427_o;
  wire [28:0] n10428_o;
  wire [4:0] n10429_o;
  wire [4:0] n10430_o;
  wire n10431_o;
  wire n10432_o;
  wire [7:0] n10433_o;
  wire [7:0] n10434_o;
  wire [7:0] n10435_o;
  wire [31:0] n10436_o;
  wire [31:0] n10437_o;
  wire [31:0] n10438_o;
  wire [25:0] n10439_o;
  wire [25:0] n10440_o;
  wire [25:0] n10441_o;
  wire [3:0] n10442_o;
  wire [3:0] n10443_o;
  wire [1:0] n10444_o;
  wire [16:0] n10445_o;
  wire [16:0] n10446_o;
  wire [57:0] n10447_o;
  wire [34:0] n10448_o;
  wire [65:0] n10449_o;
  wire [9:0] n10450_o;
  wire [57:0] n10451_o;
  wire [57:0] n10452_o;
  wire n10453_o;
  wire n10454_o;
  wire [34:0] n10455_o;
  wire [34:0] n10456_o;
  wire [37:0] n10457_o;
  wire [37:0] n10458_o;
  wire [37:0] n10459_o;
  wire [25:0] n10460_o;
  wire [65:0] n10461_o;
  wire [65:0] n10462_o;
  wire [9:0] n10463_o;
  wire [9:0] n10464_o;
  wire [16:0] n10465_o;
  wire [16:0] n10466_o;
  wire [2:0] n10467_o;
  wire [349:0] n10468_o;
  wire [280:0] n10469_o;
  wire [131:0] n10470_o;
  wire n10471_o;
  wire [47:0] n10472_o;
  wire [47:0] n10473_o;
  wire [47:0] n10474_o;
  wire [280:0] n10475_o;
  wire [349:0] n10476_o;
  wire n10486_o;
  wire [349:0] n10489_o;
  wire [349:0] n10495_o;
  reg [349:0] n10496_q;
  wire [53:0] n10497_o;
  wire [82:0] n10498_o;
  assign decode_o_scu = n5224_o;
  assign decode_o_simd = n5225_o;
  assign gprf_o_dat_a = n5227_o;
  assign gprf_o_dat_b = n5228_o;
  assign gprf_o_dat_d = n5229_o;
  assign vecrf_o_dat_a = n5231_o;
  assign vecrf_o_dat_b = n5232_o;
  assign vecrf_o_dat_d = n5233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:674:27  */
  assign n5222_o = {decode_i_simd, decode_i_scu};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:16:5  */
  assign n5224_o = n10475_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:657:21  */
  assign n5225_o = n10475_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:65:3  */
  assign n5227_o = n5257_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:673:27  */
  assign n5228_o = n5257_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:677:27  */
  assign n5229_o = n5257_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:41:14  */
  assign n5231_o = n5282_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:713:22  */
  assign n5232_o = n5282_o[127:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:40:14  */
  assign n5233_o = n5282_o[191:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:65:10  */
  assign gprf = n10497_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:66:10  */
  assign vecrf = n10498_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:68:10  */
  assign wb_dat_d = n5376_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:69:10  */
  assign wb_vec_dat_d = n5384_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:70:10  */
  assign r = n10496_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:70:13  */
  assign rin = n10476_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:77:21  */
  assign n5234_o = rin[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:77:28  */
  assign n5235_o = n5234_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:77:32  */
  assign n5236_o = n5235_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:78:21  */
  assign n5237_o = rin[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:78:28  */
  assign n5238_o = n5237_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:78:32  */
  assign n5239_o = n5238_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:79:21  */
  assign n5240_o = rin[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:79:28  */
  assign n5241_o = n5240_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:79:32  */
  assign n5242_o = n5241_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:79:41  */
  assign n5243_o = n5242_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:81:26  */
  assign n5244_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:81:30  */
  assign n5245_o = n5244_o[54:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:81:39  */
  assign n5246_o = n5245_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:82:26  */
  assign n5247_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:82:30  */
  assign n5248_o = n5247_o[54:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:82:39  */
  assign n5249_o = n5248_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:98:5  */
  gprf_register_32_5 regfile_reg_gprf0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .gprf_i_adr_a(n5250_o),
    .gprf_i_adr_b(n5251_o),
    .gprf_i_adr_d(n5252_o),
    .gprf_i_dat_w(n5253_o),
    .gprf_i_adr_w(n5254_o),
    .gprf_i_wre(n5255_o),
    .gprf_i_ena(n5256_o),
    .gprf_o_dat_a(regfile_reg_gprf0_gprf_o_dat_a),
    .gprf_o_dat_b(regfile_reg_gprf0_gprf_o_dat_b),
    .gprf_o_dat_d(regfile_reg_gprf0_gprf_o_dat_d));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n5250_o = gprf[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n5251_o = gprf[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n5252_o = gprf[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n5253_o = gprf[46:15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n5254_o = gprf[51:47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n5255_o = gprf[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n5256_o = gprf[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n5257_o = {regfile_reg_gprf0_gprf_o_dat_d, regfile_reg_gprf0_gprf_o_dat_b, regfile_reg_gprf0_gprf_o_dat_a};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:115:22  */
  assign n5259_o = rin[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:115:29  */
  assign n5260_o = n5259_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:115:34  */
  assign n5261_o = n5260_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:116:22  */
  assign n5262_o = rin[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:116:29  */
  assign n5263_o = n5262_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:116:34  */
  assign n5264_o = n5263_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:117:22  */
  assign n5265_o = rin[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:117:29  */
  assign n5266_o = n5265_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:117:34  */
  assign n5267_o = n5266_o[78:73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:117:43  */
  assign n5268_o = n5267_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:119:27  */
  assign n5269_o = n5222_o[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:119:32  */
  assign n5270_o = n5269_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:119:41  */
  assign n5271_o = n5270_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:120:27  */
  assign n5272_o = n5222_o[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:120:32  */
  assign n5273_o = n5272_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:120:41  */
  assign n5274_o = n5273_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:137:5  */
  vecrf_register_32_2_4 vregfile_reg_vecrf0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .vecrf_i_adr_a(n5275_o),
    .vecrf_i_adr_b(n5276_o),
    .vecrf_i_adr_d(n5277_o),
    .vecrf_i_dat_w(n5278_o),
    .vecrf_i_adr_w(n5279_o),
    .vecrf_i_wre(n5280_o),
    .vecrf_i_ena(n5281_o),
    .vecrf_o_dat_a(vregfile_reg_vecrf0_vecrf_o_dat_a),
    .vecrf_o_dat_b(vregfile_reg_vecrf0_vecrf_o_dat_b),
    .vecrf_o_dat_d(vregfile_reg_vecrf0_vecrf_o_dat_d));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:163:5  */
  assign n5275_o = vecrf[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:162:5  */
  assign n5276_o = vecrf[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:158:5  */
  assign n5277_o = vecrf[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:157:5  */
  assign n5278_o = vecrf[75:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:156:5  */
  assign n5279_o = vecrf[79:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:155:5  */
  assign n5280_o = vecrf[81:80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:154:5  */
  assign n5281_o = vecrf[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:152:5  */
  assign n5282_o = {vregfile_reg_vecrf0_vecrf_o_dat_d, vregfile_reg_vecrf0_vecrf_o_dat_b, vregfile_reg_vecrf0_vecrf_o_dat_a};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:197:46  */
  assign n5308_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:197:50  */
  assign n5309_o = n5308_o[16:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:198:46  */
  assign n5312_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:198:50  */
  assign n5313_o = n5312_o[48:17];
  assign n5317_o = r[332:330];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:209:17  */
  assign n5318_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:209:21  */
  assign n5319_o = n5318_o[57:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:209:34  */
  assign n5320_o = n5319_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:210:61  */
  assign n5322_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:210:65  */
  assign n5323_o = n5322_o[89:58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:210:86  */
  assign n5324_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:210:90  */
  assign n5325_o = n5324_o[57:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:210:103  */
  assign n5326_o = n5325_o[2:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:21  */
  assign n5327_o = n5222_o[91:90];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:50  */
  assign n5332_o = n5323_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:44  */
  assign n5334_o = {24'b000000000000000000000000, n5332_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:11  */
  assign n5336_o = n5327_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:50  */
  assign n5337_o = n5323_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:44  */
  assign n5339_o = {24'b000000000000000000000000, n5337_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:11  */
  assign n5341_o = n5327_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:646:50  */
  assign n5342_o = n5323_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:646:44  */
  assign n5344_o = {24'b000000000000000000000000, n5342_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:646:11  */
  assign n5346_o = n5327_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:647:50  */
  assign n5347_o = n5323_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:647:44  */
  assign n5349_o = {24'b000000000000000000000000, n5347_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:647:11  */
  assign n5351_o = n5327_o == 2'b11;
  assign n5353_o = {n5351_o, n5346_o, n5341_o, n5336_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:643:9  */
  always @*
    case (n5353_o)
      4'b1000: n5354_o = n5349_o;
      4'b0100: n5354_o = n5344_o;
      4'b0010: n5354_o = n5339_o;
      4'b0001: n5354_o = n5334_o;
      default: n5354_o = 32'b00000000000000000000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:642:7  */
  assign n5356_o = n5326_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:652:50  */
  assign n5357_o = n5323_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:652:44  */
  assign n5359_o = {16'b0000000000000000, n5357_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:652:11  */
  assign n5361_o = n5327_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:653:50  */
  assign n5362_o = n5323_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:653:44  */
  assign n5364_o = {16'b0000000000000000, n5362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:653:11  */
  assign n5366_o = n5327_o == 2'b10;
  assign n5368_o = {n5366_o, n5361_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:9  */
  always @*
    case (n5368_o)
      2'b10: n5369_o = n5364_o;
      2'b01: n5369_o = n5359_o;
      default: n5369_o = 32'b00000000000000000000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:650:7  */
  assign n5371_o = n5326_o == 2'b01;
  assign n5372_o = {n5371_o, n5356_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:641:5  */
  always @*
    case (n5372_o)
      2'b10: n5373_o = n5369_o;
      2'b01: n5373_o = n5354_o;
      default: n5373_o = n5323_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:212:46  */
  assign n5374_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:212:50  */
  assign n5375_o = n5374_o[121:90];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:209:5  */
  assign n5376_o = n5320_o ? n5373_o : n5375_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:215:17  */
  assign n5377_o = n5222_o[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:215:22  */
  assign n5378_o = n5377_o[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:215:35  */
  assign n5379_o = n5378_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:216:46  */
  assign n5380_o = n5222_o[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:216:51  */
  assign n5381_o = n5380_o[72:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:218:46  */
  assign n5382_o = n5222_o[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:218:51  */
  assign n5383_o = n5382_o[136:73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:215:5  */
  assign n5384_o = n5379_o ? n5381_o : n5383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:226:51  */
  assign n5387_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:226:55  */
  assign n5388_o = n5387_o[54:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:229:51  */
  assign n5392_o = n5222_o[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:229:56  */
  assign n5393_o = n5392_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:243:38  */
  assign n5395_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:243:42  */
  assign n5396_o = n5395_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n5402_o = n5396_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n5405_o = n5396_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n5407_o = n5396_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n5409_o = n5396_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n5411_o = n5396_o[15:0];
  assign n5412_o = {n5411_o, n5409_o, n5407_o, n5405_o, n5402_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:243:48  */
  assign n5413_o = n5412_o[20:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:243:55  */
  assign n5414_o = n5413_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:244:38  */
  assign n5416_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:244:42  */
  assign n5417_o = n5416_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n5423_o = n5417_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n5426_o = n5417_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n5428_o = n5417_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n5430_o = n5417_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n5432_o = n5417_o[15:0];
  assign n5433_o = {n5432_o, n5430_o, n5428_o, n5426_o, n5423_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:244:48  */
  assign n5434_o = n5433_o[20:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:244:55  */
  assign n5435_o = n5434_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:247:35  */
  assign n5459_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:247:39  */
  assign n5460_o = n5459_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n5466_o = n5460_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n5469_o = n5460_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n5471_o = n5460_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n5473_o = n5460_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n5475_o = n5460_o[15:0];
  assign n5476_o = {n5475_o, n5473_o, n5471_o, n5469_o, n5466_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:247:45  */
  assign n5477_o = n5476_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n5493_o = n5477_o == 6'b010111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n5494_o = 1'b1 & n5493_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n5497_o = n5494_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:248:34  */
  assign n5499_o = n5222_o[42:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n5515_o = n5499_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n5516_o = 1'b1 & n5515_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n5519_o = n5516_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:247:63  */
  assign n5520_o = n5497_o & n5519_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:249:34  */
  assign n5522_o = n5222_o[26:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n5538_o = n5522_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n5539_o = 1'b1 & n5538_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n5542_o = n5539_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:248:70  */
  assign n5543_o = n5520_o & n5542_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:250:39  */
  assign n5545_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:250:43  */
  assign n5546_o = n5545_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n5552_o = n5546_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n5555_o = n5546_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n5557_o = n5546_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n5559_o = n5546_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n5561_o = n5546_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n5563_o = n5546_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n5565_o = n5546_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n5567_o = n5546_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n5570_o = n5546_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n5571_o = n5546_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n5573_o = n5546_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n5575_o = n5546_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n5576_o = n5546_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n5577_o = {n5575_o, n5576_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n5578_o = n5546_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n5579_o = {n5577_o, n5578_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n5582_o = n5546_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n5583_o = n5546_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n5585_o = n5546_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n5587_o = n5546_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n5589_o = n5546_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n5590_o = n5546_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n5591_o = {n5589_o, n5590_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n5593_o = n5546_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n5595_o = n5546_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n5597_o = n5546_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n5599_o = n5546_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n5600_o = n5546_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n5601_o = {n5599_o, n5600_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n5603_o = n5546_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n5604_o = n5546_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n5605_o = {n5603_o, n5604_o};
  assign n5607_o = n5553_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n5608_o = n5546_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n5609_o = n5546_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n5610_o = {n5608_o, n5609_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n5611_o = n5546_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n5612_o = {n5610_o, n5611_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n5614_o = n5546_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n5616_o = n5546_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n5618_o = n5546_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n5620_o = n5546_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n5621_o = n5546_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n5622_o = {n5620_o, n5621_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n5624_o = n5546_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n5625_o = n5546_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n5626_o = {n5624_o, n5625_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n5628_o = n5546_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n5629_o = n5546_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n5630_o = {n5628_o, n5629_o};
  assign n5631_o = {n5630_o, n5626_o, n5622_o, n5618_o, n5616_o, n5614_o, n5612_o, n5605_o, n5607_o, n5601_o, n5597_o, n5595_o, n5593_o, n5591_o, n5587_o, n5585_o, n5583_o, n5579_o, n5582_o, n5573_o, n5571_o, n5567_o, n5570_o, n5565_o, n5563_o, n5561_o, n5559_o, n5557_o, n5555_o, n5552_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:250:49  */
  assign n5632_o = n5631_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:250:56  */
  assign n5633_o = n5632_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:251:38  */
  assign n5636_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:251:42  */
  assign n5637_o = n5636_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n5643_o = n5637_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n5646_o = n5637_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n5648_o = n5637_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n5650_o = n5637_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n5652_o = n5637_o[15:0];
  assign n5653_o = {n5652_o, n5650_o, n5648_o, n5646_o, n5643_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:251:48  */
  assign n5654_o = n5653_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n5670_o = n5654_o == 6'b010111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n5671_o = 1'b1 & n5670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n5674_o = n5671_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:252:37  */
  assign n5676_o = n5222_o[42:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n5692_o = n5676_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n5693_o = 1'b1 & n5692_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n5696_o = n5693_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:251:66  */
  assign n5697_o = n5674_o & n5696_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:253:39  */
  assign n5699_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:253:43  */
  assign n5700_o = n5699_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n5706_o = n5700_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n5709_o = n5700_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n5711_o = n5700_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n5713_o = n5700_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n5715_o = n5700_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n5717_o = n5700_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n5719_o = n5700_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n5721_o = n5700_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n5724_o = n5700_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n5725_o = n5700_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n5727_o = n5700_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n5729_o = n5700_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n5730_o = n5700_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n5731_o = {n5729_o, n5730_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n5732_o = n5700_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n5733_o = {n5731_o, n5732_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n5736_o = n5700_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n5737_o = n5700_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n5739_o = n5700_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n5741_o = n5700_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n5743_o = n5700_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n5744_o = n5700_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n5745_o = {n5743_o, n5744_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n5747_o = n5700_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n5749_o = n5700_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n5751_o = n5700_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n5753_o = n5700_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n5754_o = n5700_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n5755_o = {n5753_o, n5754_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n5757_o = n5700_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n5758_o = n5700_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n5759_o = {n5757_o, n5758_o};
  assign n5761_o = n5707_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n5762_o = n5700_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n5763_o = n5700_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n5764_o = {n5762_o, n5763_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n5765_o = n5700_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n5766_o = {n5764_o, n5765_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n5768_o = n5700_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n5770_o = n5700_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n5772_o = n5700_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n5774_o = n5700_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n5775_o = n5700_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n5776_o = {n5774_o, n5775_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n5778_o = n5700_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n5779_o = n5700_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n5780_o = {n5778_o, n5779_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n5782_o = n5700_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n5783_o = n5700_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n5784_o = {n5782_o, n5783_o};
  assign n5785_o = {n5784_o, n5780_o, n5776_o, n5772_o, n5770_o, n5768_o, n5766_o, n5759_o, n5761_o, n5755_o, n5751_o, n5749_o, n5747_o, n5745_o, n5741_o, n5739_o, n5737_o, n5733_o, n5736_o, n5727_o, n5725_o, n5721_o, n5724_o, n5719_o, n5717_o, n5715_o, n5713_o, n5711_o, n5709_o, n5706_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:253:49  */
  assign n5786_o = n5785_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:253:56  */
  assign n5787_o = n5786_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:251:5  */
  assign n5788_o = n5697_o ? n5787_o : n5414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:247:5  */
  assign n5789_o = n5543_o ? n5633_o : n5788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:256:39  */
  assign n5791_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:256:43  */
  assign n5792_o = n5791_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n5798_o = n5792_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n5801_o = n5792_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n5803_o = n5792_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n5805_o = n5792_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n5807_o = n5792_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n5809_o = n5792_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n5811_o = n5792_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n5813_o = n5792_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n5816_o = n5792_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n5817_o = n5792_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n5819_o = n5792_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n5821_o = n5792_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n5822_o = n5792_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n5823_o = {n5821_o, n5822_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n5824_o = n5792_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n5825_o = {n5823_o, n5824_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n5828_o = n5792_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n5829_o = n5792_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n5831_o = n5792_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n5833_o = n5792_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n5835_o = n5792_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n5836_o = n5792_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n5837_o = {n5835_o, n5836_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n5839_o = n5792_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n5841_o = n5792_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n5843_o = n5792_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n5845_o = n5792_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n5846_o = n5792_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n5847_o = {n5845_o, n5846_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n5849_o = n5792_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n5850_o = n5792_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n5851_o = {n5849_o, n5850_o};
  assign n5853_o = n5799_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n5854_o = n5792_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n5855_o = n5792_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n5856_o = {n5854_o, n5855_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n5857_o = n5792_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n5858_o = {n5856_o, n5857_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n5860_o = n5792_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n5862_o = n5792_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n5864_o = n5792_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n5866_o = n5792_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n5867_o = n5792_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n5868_o = {n5866_o, n5867_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n5870_o = n5792_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n5871_o = n5792_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n5872_o = {n5870_o, n5871_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n5874_o = n5792_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n5875_o = n5792_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n5876_o = {n5874_o, n5875_o};
  assign n5877_o = {n5876_o, n5872_o, n5868_o, n5864_o, n5862_o, n5860_o, n5858_o, n5851_o, n5853_o, n5847_o, n5843_o, n5841_o, n5839_o, n5837_o, n5833_o, n5831_o, n5829_o, n5825_o, n5828_o, n5819_o, n5817_o, n5813_o, n5816_o, n5811_o, n5809_o, n5807_o, n5805_o, n5803_o, n5801_o, n5798_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:256:49  */
  assign n5878_o = n5877_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:256:56  */
  assign n5879_o = n5878_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:257:39  */
  assign n5881_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:257:43  */
  assign n5882_o = n5881_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n5888_o = n5882_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n5891_o = n5882_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n5893_o = n5882_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n5895_o = n5882_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n5897_o = n5882_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n5899_o = n5882_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n5901_o = n5882_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n5903_o = n5882_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n5906_o = n5882_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n5907_o = n5882_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n5909_o = n5882_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n5911_o = n5882_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n5912_o = n5882_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n5913_o = {n5911_o, n5912_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n5914_o = n5882_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n5915_o = {n5913_o, n5914_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n5918_o = n5882_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n5919_o = n5882_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n5921_o = n5882_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n5923_o = n5882_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n5925_o = n5882_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n5926_o = n5882_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n5927_o = {n5925_o, n5926_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n5929_o = n5882_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n5931_o = n5882_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n5933_o = n5882_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n5935_o = n5882_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n5936_o = n5882_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n5937_o = {n5935_o, n5936_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n5939_o = n5882_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n5940_o = n5882_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n5941_o = {n5939_o, n5940_o};
  assign n5943_o = n5889_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n5944_o = n5882_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n5945_o = n5882_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n5946_o = {n5944_o, n5945_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n5947_o = n5882_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n5948_o = {n5946_o, n5947_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n5950_o = n5882_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n5952_o = n5882_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n5954_o = n5882_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n5956_o = n5882_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n5957_o = n5882_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n5958_o = {n5956_o, n5957_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n5960_o = n5882_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n5961_o = n5882_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n5962_o = {n5960_o, n5961_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n5964_o = n5882_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n5965_o = n5882_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n5966_o = {n5964_o, n5965_o};
  assign n5967_o = {n5966_o, n5962_o, n5958_o, n5954_o, n5952_o, n5950_o, n5948_o, n5941_o, n5943_o, n5937_o, n5933_o, n5931_o, n5929_o, n5927_o, n5923_o, n5921_o, n5919_o, n5915_o, n5918_o, n5909_o, n5907_o, n5903_o, n5906_o, n5901_o, n5899_o, n5897_o, n5895_o, n5893_o, n5891_o, n5888_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:257:49  */
  assign n5968_o = n5967_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:257:56  */
  assign n5969_o = n5968_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:258:39  */
  assign n5971_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:258:43  */
  assign n5972_o = n5971_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n5978_o = n5972_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n5981_o = n5972_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n5983_o = n5972_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n5985_o = n5972_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n5987_o = n5972_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n5989_o = n5972_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n5991_o = n5972_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n5993_o = n5972_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n5996_o = n5972_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n5997_o = n5972_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n5999_o = n5972_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n6001_o = n5972_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n6002_o = n5972_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n6003_o = {n6001_o, n6002_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n6004_o = n5972_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n6005_o = {n6003_o, n6004_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n6008_o = n5972_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n6009_o = n5972_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n6011_o = n5972_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n6013_o = n5972_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n6015_o = n5972_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n6016_o = n5972_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n6017_o = {n6015_o, n6016_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n6019_o = n5972_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n6021_o = n5972_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n6023_o = n5972_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n6025_o = n5972_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n6026_o = n5972_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n6027_o = {n6025_o, n6026_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n6029_o = n5972_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n6030_o = n5972_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n6031_o = {n6029_o, n6030_o};
  assign n6033_o = n5979_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n6034_o = n5972_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n6035_o = n5972_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n6036_o = {n6034_o, n6035_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n6037_o = n5972_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n6038_o = {n6036_o, n6037_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n6040_o = n5972_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n6042_o = n5972_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n6044_o = n5972_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n6046_o = n5972_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n6047_o = n5972_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n6048_o = {n6046_o, n6047_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n6050_o = n5972_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n6051_o = n5972_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n6052_o = {n6050_o, n6051_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n6054_o = n5972_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n6055_o = n5972_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n6056_o = {n6054_o, n6055_o};
  assign n6057_o = {n6056_o, n6052_o, n6048_o, n6044_o, n6042_o, n6040_o, n6038_o, n6031_o, n6033_o, n6027_o, n6023_o, n6021_o, n6019_o, n6017_o, n6013_o, n6011_o, n6009_o, n6005_o, n6008_o, n5999_o, n5997_o, n5993_o, n5996_o, n5991_o, n5989_o, n5987_o, n5985_o, n5983_o, n5981_o, n5978_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:258:49  */
  assign n6058_o = n6057_o[90:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:258:56  */
  assign n6059_o = n6058_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:22  */
  assign n6060_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:26  */
  assign n6061_o = n6060_o[122];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:9  */
  assign n6062_o = ~n6061_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:41  */
  assign n6063_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:48  */
  assign n6064_o = n6063_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:52  */
  assign n6065_o = n6064_o[87:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:61  */
  assign n6066_o = n6065_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:35  */
  assign n6067_o = n6062_o & n6066_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:92  */
  assign n6069_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:99  */
  assign n6070_o = n6069_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:103  */
  assign n6071_o = n6070_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:112  */
  assign n6072_o = n6071_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n6086_o = n5789_o == n6072_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n6087_o = 1'b1 & n6086_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n6090_o = n6087_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:139  */
  assign n6092_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:146  */
  assign n6093_o = n6092_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:150  */
  assign n6094_o = n6093_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:159  */
  assign n6095_o = n6094_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n6109_o = n5435_o == n6095_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n6110_o = 1'b1 & n6109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n6113_o = n6110_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:119  */
  assign n6114_o = n6090_o | n6113_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:70  */
  assign n6115_o = n6067_o & n6114_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:25  */
  assign n6117_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:29  */
  assign n6118_o = n6117_o[122];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:12  */
  assign n6119_o = ~n6118_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:44  */
  assign n6120_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:51  */
  assign n6121_o = n6120_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:56  */
  assign n6122_o = n6121_o[72:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:65  */
  assign n6123_o = n6122_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:38  */
  assign n6124_o = n6119_o & n6123_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:46  */
  assign n6126_o = n5879_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:75  */
  assign n6127_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:82  */
  assign n6128_o = n6127_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:87  */
  assign n6129_o = n6128_o[78:73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:96  */
  assign n6130_o = n6129_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n6144_o = n6126_o == n6130_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n6145_o = 1'b1 & n6144_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n6148_o = n6145_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:25  */
  assign n6150_o = 1'b1 & n6148_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:276:46  */
  assign n6152_o = n5969_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:276:75  */
  assign n6153_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:276:82  */
  assign n6154_o = n6153_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:276:87  */
  assign n6155_o = n6154_o[78:73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:276:96  */
  assign n6156_o = n6155_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n6170_o = n6152_o == n6156_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n6171_o = 1'b1 & n6170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n6174_o = n6171_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:276:25  */
  assign n6176_o = 1'b1 & n6174_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:104  */
  assign n6177_o = n6150_o | n6176_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:74  */
  assign n6178_o = n6124_o & n6177_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:25  */
  assign n6180_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:29  */
  assign n6181_o = n6180_o[122];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:12  */
  assign n6182_o = ~n6181_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:44  */
  assign n6183_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:51  */
  assign n6184_o = n6183_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:56  */
  assign n6185_o = n6184_o[72:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:65  */
  assign n6186_o = n6185_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:38  */
  assign n6187_o = n6182_o & n6186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:74  */
  assign n6189_o = n6187_o & 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:112  */
  assign n6191_o = n6059_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:141  */
  assign n6192_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:148  */
  assign n6193_o = n6192_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:153  */
  assign n6194_o = n6193_o[78:73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:162  */
  assign n6195_o = n6194_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n6209_o = n6191_o == n6195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n6210_o = 1'b1 & n6209_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n6213_o = n6210_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:91  */
  assign n6214_o = n6189_o & n6213_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:13  */
  assign n6216_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:20  */
  assign n6217_o = n6216_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:24  */
  assign n6218_o = n6217_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:289:34  */
  assign n6219_o = r[296:281];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:290:34  */
  assign n6220_o = r[328:297];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:292:13  */
  assign n6222_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:292:20  */
  assign n6223_o = n6222_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:292:24  */
  assign n6224_o = n6223_o[58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:293:34  */
  assign n6225_o = r[296:281];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:294:34  */
  assign n6226_o = r[328:297];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:297:41  */
  assign n6228_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:297:45  */
  assign n6229_o = n6228_o[16:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:298:41  */
  assign n6230_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:298:45  */
  assign n6231_o = n6230_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:292:5  */
  assign n6233_o = n6224_o ? 1'b0 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:292:5  */
  assign n6234_o = n6224_o ? n6226_o : n6231_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:292:5  */
  assign n6235_o = n6224_o ? n6225_o : n6229_o;
  assign n6236_o = r[58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:5  */
  assign n6237_o = n6218_o ? n6236_o : n6233_o;
  assign n6238_o = r[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:5  */
  assign n6239_o = n6218_o ? 1'b0 : n6238_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:5  */
  assign n6240_o = n6218_o ? n6220_o : n6234_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:5  */
  assign n6241_o = n6218_o ? n6219_o : n6235_o;
  assign n6242_o = {n6239_o, n6237_o};
  assign n6243_o = n6242_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:5  */
  assign n6244_o = n6214_o ? 1'b1 : n6243_o;
  assign n6245_o = n6242_o[1];
  assign n6246_o = r[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:5  */
  assign n6247_o = n6214_o ? n6246_o : n6245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:5  */
  assign n6249_o = n6214_o ? 32'b00000000000000000000000000000000 : n6240_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:5  */
  assign n6251_o = n6214_o ? 16'b0000000000000000 : n6241_o;
  assign n6252_o = {n6247_o, n6244_o};
  assign n6253_o = n6252_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:5  */
  assign n6254_o = n6178_o ? 1'b1 : n6253_o;
  assign n6255_o = n6252_o[1];
  assign n6256_o = r[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:5  */
  assign n6257_o = n6178_o ? n6256_o : n6255_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:5  */
  assign n6259_o = n6178_o ? 32'b00000000000000000000000000000000 : n6249_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:5  */
  assign n6261_o = n6178_o ? 16'b0000000000000000 : n6251_o;
  assign n6262_o = {n6257_o, n6254_o};
  assign n6263_o = n6262_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:5  */
  assign n6264_o = n6115_o ? 1'b1 : n6263_o;
  assign n6265_o = n6262_o[1];
  assign n6266_o = r[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:5  */
  assign n6267_o = n6115_o ? n6266_o : n6265_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:5  */
  assign n6272_o = n6115_o ? 32'b00000000000000000000000000000000 : n6259_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:5  */
  assign n6274_o = n6115_o ? 16'b0000000000000000 : n6261_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n6282_o = n6272_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n6285_o = n6272_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n6287_o = n6272_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n6289_o = n6272_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n6291_o = n6272_o[15:0];
  assign n6292_o = {n6291_o, n6289_o, n6287_o, n6285_o, n6282_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:306:62  */
  assign n6293_o = n6292_o[10:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:306:69  */
  assign n6294_o = n6293_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n6303_o = n6272_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n6306_o = n6272_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n6308_o = n6272_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n6310_o = n6272_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n6312_o = n6272_o[15:0];
  assign n6313_o = {n6312_o, n6310_o, n6308_o, n6306_o, n6303_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:307:62  */
  assign n6314_o = n6313_o[20:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:307:69  */
  assign n6315_o = n6314_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n6323_o = n6272_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n6326_o = n6272_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n6328_o = n6272_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n6330_o = n6272_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n6332_o = n6272_o[15:0];
  assign n6333_o = {n6332_o, n6330_o, n6328_o, n6326_o, n6323_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:308:62  */
  assign n6334_o = n6333_o[20:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:308:69  */
  assign n6335_o = n6334_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:310:10  */
  assign n6337_o = r[349];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:311:42  */
  assign n6338_o = r[348:333];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n6345_o = n6272_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n6348_o = n6272_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n6350_o = n6272_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n6352_o = n6272_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n6354_o = n6272_o[15:0];
  assign n6355_o = {n6354_o, n6352_o, n6350_o, n6348_o, n6345_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:311:76  */
  assign n6356_o = n6355_o[36:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:311:52  */
  assign n6357_o = {n6338_o, n6356_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n6364_o = n6272_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n6367_o = n6272_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n6369_o = n6272_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n6371_o = n6272_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n6373_o = n6272_o[15:0];
  assign n6374_o = {n6373_o, n6371_o, n6369_o, n6367_o, n6364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:313:94  */
  assign n6375_o = n6374_o[36:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:313:58  */
  assign n6376_o = {{16{n6375_o[15]}}, n6375_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:310:5  */
  assign n6377_o = n6337_o ? n6357_o : n6376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n6388_o = n6272_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n6391_o = n6272_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n6393_o = n6272_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n6395_o = n6272_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n6397_o = n6272_o[15:0];
  assign n6398_o = {n6397_o, n6395_o, n6393_o, n6391_o, n6388_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:320:62  */
  assign n6399_o = n6398_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n6406_o = n6272_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n6409_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n6411_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n6413_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n6415_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n6417_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n6419_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n6421_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n6424_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n6425_o = n6272_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n6427_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n6429_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n6430_o = n6272_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n6431_o = {n6429_o, n6430_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n6432_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n6433_o = {n6431_o, n6432_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n6436_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n6437_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n6439_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n6441_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n6443_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n6444_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n6445_o = {n6443_o, n6444_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n6447_o = n6272_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n6449_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n6451_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n6453_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n6454_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n6455_o = {n6453_o, n6454_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n6457_o = n6272_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n6458_o = n6272_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n6459_o = {n6457_o, n6458_o};
  assign n6461_o = n6407_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n6462_o = n6272_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n6463_o = n6272_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n6464_o = {n6462_o, n6463_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n6465_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n6466_o = {n6464_o, n6465_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n6468_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n6470_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n6472_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n6474_o = n6272_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n6475_o = n6272_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n6476_o = {n6474_o, n6475_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n6478_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n6479_o = n6272_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n6480_o = {n6478_o, n6479_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n6482_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n6483_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n6484_o = {n6482_o, n6483_o};
  assign n6485_o = {n6484_o, n6480_o, n6476_o, n6472_o, n6470_o, n6468_o, n6466_o, n6459_o, n6461_o, n6455_o, n6451_o, n6449_o, n6447_o, n6445_o, n6441_o, n6439_o, n6437_o, n6433_o, n6436_o, n6427_o, n6425_o, n6421_o, n6424_o, n6419_o, n6417_o, n6415_o, n6413_o, n6411_o, n6409_o, n6406_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:325:76  */
  assign n6486_o = n6485_o[90:87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n6495_o = n6272_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n6498_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n6500_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n6502_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n6504_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n6506_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n6508_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n6510_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n6513_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n6514_o = n6272_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n6516_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n6518_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n6519_o = n6272_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n6520_o = {n6518_o, n6519_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n6521_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n6522_o = {n6520_o, n6521_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n6525_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n6526_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n6528_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n6530_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n6532_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n6533_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n6534_o = {n6532_o, n6533_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n6536_o = n6272_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n6538_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n6540_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n6542_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n6543_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n6544_o = {n6542_o, n6543_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n6546_o = n6272_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n6547_o = n6272_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n6548_o = {n6546_o, n6547_o};
  assign n6550_o = n6496_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n6551_o = n6272_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n6552_o = n6272_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n6553_o = {n6551_o, n6552_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n6554_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n6555_o = {n6553_o, n6554_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n6557_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n6559_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n6561_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n6563_o = n6272_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n6564_o = n6272_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n6565_o = {n6563_o, n6564_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n6567_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n6568_o = n6272_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n6569_o = {n6567_o, n6568_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n6571_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n6572_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n6573_o = {n6571_o, n6572_o};
  assign n6574_o = {n6573_o, n6569_o, n6565_o, n6561_o, n6559_o, n6557_o, n6555_o, n6548_o, n6550_o, n6544_o, n6540_o, n6538_o, n6536_o, n6534_o, n6530_o, n6528_o, n6526_o, n6522_o, n6525_o, n6516_o, n6514_o, n6510_o, n6513_o, n6508_o, n6506_o, n6504_o, n6502_o, n6500_o, n6498_o, n6495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:326:76  */
  assign n6575_o = n6574_o[95:92];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n6583_o = n6272_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n6586_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n6588_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n6590_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n6592_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n6594_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n6596_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n6598_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n6601_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n6602_o = n6272_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n6604_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n6606_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n6607_o = n6272_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n6608_o = {n6606_o, n6607_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n6609_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n6610_o = {n6608_o, n6609_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n6613_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n6614_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n6616_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n6618_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n6620_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n6621_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n6622_o = {n6620_o, n6621_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n6624_o = n6272_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n6626_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n6628_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n6630_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n6631_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n6632_o = {n6630_o, n6631_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n6634_o = n6272_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n6635_o = n6272_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n6636_o = {n6634_o, n6635_o};
  assign n6638_o = n6584_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n6639_o = n6272_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n6640_o = n6272_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n6641_o = {n6639_o, n6640_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n6642_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n6643_o = {n6641_o, n6642_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n6645_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n6647_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n6649_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n6651_o = n6272_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n6652_o = n6272_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n6653_o = {n6651_o, n6652_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n6655_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n6656_o = n6272_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n6657_o = {n6655_o, n6656_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n6659_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n6660_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n6661_o = {n6659_o, n6660_o};
  assign n6662_o = {n6661_o, n6657_o, n6653_o, n6649_o, n6647_o, n6645_o, n6643_o, n6636_o, n6638_o, n6632_o, n6628_o, n6626_o, n6624_o, n6622_o, n6618_o, n6616_o, n6614_o, n6610_o, n6613_o, n6604_o, n6602_o, n6598_o, n6601_o, n6596_o, n6594_o, n6592_o, n6590_o, n6588_o, n6586_o, n6583_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:327:76  */
  assign n6663_o = n6662_o[100:97];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n6671_o = n6272_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n6674_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n6676_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n6678_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n6680_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n6682_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n6684_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n6686_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n6689_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n6690_o = n6272_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n6692_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n6694_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n6695_o = n6272_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n6696_o = {n6694_o, n6695_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n6697_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n6698_o = {n6696_o, n6697_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n6701_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n6702_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n6704_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n6706_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n6708_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n6709_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n6710_o = {n6708_o, n6709_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n6712_o = n6272_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n6714_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n6716_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n6718_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n6719_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n6720_o = {n6718_o, n6719_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n6722_o = n6272_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n6723_o = n6272_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n6724_o = {n6722_o, n6723_o};
  assign n6726_o = n6672_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n6727_o = n6272_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n6728_o = n6272_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n6729_o = {n6727_o, n6728_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n6730_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n6731_o = {n6729_o, n6730_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n6733_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n6735_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n6737_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n6739_o = n6272_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n6740_o = n6272_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n6741_o = {n6739_o, n6740_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n6743_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n6744_o = n6272_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n6745_o = {n6743_o, n6744_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n6747_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n6748_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n6749_o = {n6747_o, n6748_o};
  assign n6750_o = {n6749_o, n6745_o, n6741_o, n6737_o, n6735_o, n6733_o, n6731_o, n6724_o, n6726_o, n6720_o, n6716_o, n6714_o, n6712_o, n6710_o, n6706_o, n6704_o, n6702_o, n6698_o, n6701_o, n6692_o, n6690_o, n6686_o, n6689_o, n6684_o, n6682_o, n6680_o, n6678_o, n6676_o, n6674_o, n6671_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:329:76  */
  assign n6751_o = n6750_o[91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n6758_o = n6272_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n6761_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n6763_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n6765_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n6767_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n6769_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n6771_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n6773_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n6776_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n6777_o = n6272_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n6779_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n6781_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n6782_o = n6272_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n6783_o = {n6781_o, n6782_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n6784_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n6785_o = {n6783_o, n6784_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n6788_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n6789_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n6791_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n6793_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n6795_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n6796_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n6797_o = {n6795_o, n6796_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n6799_o = n6272_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n6801_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n6803_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n6805_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n6806_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n6807_o = {n6805_o, n6806_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n6809_o = n6272_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n6810_o = n6272_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n6811_o = {n6809_o, n6810_o};
  assign n6813_o = n6759_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n6814_o = n6272_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n6815_o = n6272_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n6816_o = {n6814_o, n6815_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n6817_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n6818_o = {n6816_o, n6817_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n6820_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n6822_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n6824_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n6826_o = n6272_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n6827_o = n6272_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n6828_o = {n6826_o, n6827_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n6830_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n6831_o = n6272_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n6832_o = {n6830_o, n6831_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n6834_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n6835_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n6836_o = {n6834_o, n6835_o};
  assign n6837_o = {n6836_o, n6832_o, n6828_o, n6824_o, n6822_o, n6820_o, n6818_o, n6811_o, n6813_o, n6807_o, n6803_o, n6801_o, n6799_o, n6797_o, n6793_o, n6791_o, n6789_o, n6785_o, n6788_o, n6779_o, n6777_o, n6773_o, n6776_o, n6771_o, n6769_o, n6767_o, n6765_o, n6763_o, n6761_o, n6758_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:330:76  */
  assign n6838_o = n6837_o[96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n6845_o = n6272_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n6848_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n6850_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n6852_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n6854_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n6856_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n6858_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n6860_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n6863_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n6864_o = n6272_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n6866_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n6868_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n6869_o = n6272_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n6870_o = {n6868_o, n6869_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n6871_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n6872_o = {n6870_o, n6871_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n6875_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n6876_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n6878_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n6880_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n6882_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n6883_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n6884_o = {n6882_o, n6883_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n6886_o = n6272_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n6888_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n6890_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n6892_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n6893_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n6894_o = {n6892_o, n6893_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n6896_o = n6272_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n6897_o = n6272_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n6898_o = {n6896_o, n6897_o};
  assign n6900_o = n6846_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n6901_o = n6272_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n6902_o = n6272_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n6903_o = {n6901_o, n6902_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n6904_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n6905_o = {n6903_o, n6904_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n6907_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n6909_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n6911_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n6913_o = n6272_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n6914_o = n6272_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n6915_o = {n6913_o, n6914_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n6917_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n6918_o = n6272_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n6919_o = {n6917_o, n6918_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n6921_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n6922_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n6923_o = {n6921_o, n6922_o};
  assign n6924_o = {n6923_o, n6919_o, n6915_o, n6911_o, n6909_o, n6907_o, n6905_o, n6898_o, n6900_o, n6894_o, n6890_o, n6888_o, n6886_o, n6884_o, n6880_o, n6878_o, n6876_o, n6872_o, n6875_o, n6866_o, n6864_o, n6860_o, n6863_o, n6858_o, n6856_o, n6854_o, n6852_o, n6850_o, n6848_o, n6845_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:331:76  */
  assign n6925_o = n6924_o[86];
  assign n6928_o = r[171:140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n6937_o = n6272_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n6940_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n6942_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n6944_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n6946_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n6948_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n6950_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n6952_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n6955_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n6956_o = n6272_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n6958_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n6960_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n6961_o = n6272_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n6962_o = {n6960_o, n6961_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n6963_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n6964_o = {n6962_o, n6963_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n6967_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n6968_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n6970_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n6972_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n6974_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n6975_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n6976_o = {n6974_o, n6975_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n6978_o = n6272_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n6980_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n6982_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n6984_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n6985_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n6986_o = {n6984_o, n6985_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n6988_o = n6272_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n6989_o = n6272_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n6990_o = {n6988_o, n6989_o};
  assign n6992_o = n6938_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n6993_o = n6272_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n6994_o = n6272_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n6995_o = {n6993_o, n6994_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n6996_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n6997_o = {n6995_o, n6996_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n6999_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n7001_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n7003_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n7005_o = n6272_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n7006_o = n6272_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n7007_o = {n7005_o, n7006_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n7009_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n7010_o = n6272_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n7011_o = {n7009_o, n7010_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n7013_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n7014_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n7015_o = {n7013_o, n7014_o};
  assign n7016_o = {n7015_o, n7011_o, n7007_o, n7003_o, n7001_o, n6999_o, n6997_o, n6990_o, n6992_o, n6986_o, n6982_o, n6980_o, n6978_o, n6976_o, n6972_o, n6970_o, n6968_o, n6964_o, n6967_o, n6958_o, n6956_o, n6952_o, n6955_o, n6950_o, n6948_o, n6946_o, n6944_o, n6942_o, n6940_o, n6937_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:337:64  */
  assign n7017_o = n7016_o[85:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:10  */
  assign n7018_o = r[329];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:16  */
  assign n7019_o = ~n7018_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:20  */
  assign n7021_o = n5222_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:24  */
  assign n7022_o = n7021_o[122];
  assign n7023_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, 29'b00000000000001011000110000000, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, 4'b0000, 24'b000000000000100000000000, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:44  */
  assign n7024_o = n7023_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:51  */
  assign n7025_o = n7024_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:55  */
  assign n7026_o = n7025_o[58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:39  */
  assign n7027_o = n7022_o | n7026_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:25  */
  assign n7038_o = n6399_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n7057_o = n7038_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n7060_o = n7057_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n7062_o = 1'b1 ? n7060_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:233:12  */
  assign n7063_o = ~n7062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:382:16  */
  assign n7065_o = n6399_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:382:7  */
  assign n7068_o = n7065_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:389:16  */
  assign n7069_o = n6399_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:389:7  */
  assign n7072_o = n7069_o ? 2'b10 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7089_o = n6399_o == 6'b000101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7090_o = 1'b1 & n7089_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7093_o = n7090_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:395:52  */
  assign n7094_o = n6272_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:395:37  */
  assign n7095_o = n7093_o & n7094_o;
  assign n7097_o = n6378_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:395:7  */
  assign n7098_o = n7095_o ? 1'b1 : n7097_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:400:18  */
  assign n7099_o = n6399_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:401:9  */
  assign n7102_o = n7099_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:402:9  */
  assign n7105_o = n7099_o == 2'b01;
  assign n7107_o = {n7105_o, n7102_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:400:7  */
  always @*
    case (n7107_o)
      2'b10: n7108_o = 2'b01;
      2'b01: n7108_o = 2'b00;
      default: n7108_o = 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:407:16  */
  assign n7109_o = n6399_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:407:7  */
  assign n7112_o = n7109_o ? 1'b1 : 1'b0;
  assign n7114_o = n6378_o[23:12];
  assign n7115_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, 29'b00000000000001011000110000000, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, 4'b0000, n7114_o, n7112_o, n7108_o, n7098_o, n7072_o, n7068_o, 4'b0000, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:414:58  */
  assign n7116_o = n7115_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:414:65  */
  assign n7117_o = n7116_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:414:69  */
  assign n7118_o = n7117_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:414:78  */
  assign n7119_o = n7118_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n7133_o = n7119_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n7136_o = n7133_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n7138_o = 1'b1 ? n7136_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:26  */
  assign n7140_o = n6399_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7156_o = n7140_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7157_o = 1'b1 & n7156_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7160_o = n7157_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:65  */
  assign n7162_o = n6399_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7178_o = n7162_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7179_o = 1'b1 & n7178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7182_o = n7179_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:48  */
  assign n7183_o = n7160_o | n7182_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:421:18  */
  assign n7184_o = n6399_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:422:9  */
  assign n7187_o = n7184_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:423:9  */
  assign n7190_o = n7184_o == 2'b10;
  assign n7192_o = {n7190_o, n7187_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:421:7  */
  always @*
    case (n7192_o)
      2'b10: n7193_o = 4'b0011;
      2'b01: n7193_o = 4'b0001;
      default: n7193_o = 4'b0010;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:427:16  */
  assign n7194_o = n6399_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:427:44  */
  assign n7196_o = n6399_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7212_o = n7196_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7213_o = 1'b1 & n7212_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7216_o = n7213_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:427:26  */
  assign n7217_o = n7194_o & n7216_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:429:19  */
  assign n7219_o = n6399_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:431:19  */
  assign n7221_o = n6399_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:431:23  */
  assign n7222_o = ~n7221_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:431:47  */
  assign n7224_o = n6399_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7240_o = n7224_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7241_o = 1'b1 & n7240_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7244_o = n7241_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:431:29  */
  assign n7245_o = n7222_o & n7244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:431:7  */
  assign n7248_o = n7245_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:429:7  */
  assign n7249_o = n7219_o ? 2'b10 : n7248_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:427:7  */
  assign n7250_o = n7217_o ? 2'b11 : n7249_o;
  assign n7252_o = n6378_o[5:4];
  assign n7253_o = n6378_o[23:8];
  assign n7254_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, 29'b00000000000001011000110000000, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, 4'b0000, n7253_o, n7250_o, n7252_o, n7193_o, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:438:56  */
  assign n7255_o = n7254_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:438:63  */
  assign n7256_o = n7255_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:438:67  */
  assign n7257_o = n7256_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:438:76  */
  assign n7258_o = n7257_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n7272_o = n7258_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n7275_o = n7272_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n7277_o = 1'b1 ? n7275_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7294_o = n6399_o == 6'b101100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7295_o = 1'b1 & n7294_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7298_o = n7295_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n7305_o = n6272_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n7308_o = n6272_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n7310_o = n6272_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n7312_o = n6272_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n7314_o = n6272_o[15:0];
  assign n7315_o = {n7314_o, n7312_o, n7310_o, n7308_o, n7305_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:444:47  */
  assign n7316_o = n7315_o[36:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7334_o = n6399_o == 6'b100100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7335_o = 1'b1 & n7334_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7338_o = n7335_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:453:29  */
  assign n7340_o = n6272_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7356_o = n7340_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7357_o = 1'b1 & n7356_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7360_o = n7357_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:454:23  */
  assign n7361_o = n6272_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:454:9  */
  assign n7364_o = n7361_o ? 4'b0110 : 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:463:25  */
  assign n7367_o = n6272_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:464:11  */
  assign n7370_o = n7367_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:465:11  */
  assign n7373_o = n7367_o == 2'b01;
  assign n7375_o = {n7373_o, n7370_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:463:9  */
  always @*
    case (n7375_o)
      2'b10: n7376_o = 2'b10;
      2'b01: n7376_o = 2'b00;
      default: n7376_o = 2'b11;
    endcase
  assign n7377_o = {1'b0, n7376_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:453:7  */
  assign n7378_o = n7360_o ? n7364_o : 4'b0100;
  assign n7379_o = n6378_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:453:7  */
  assign n7380_o = n7360_o ? n7379_o : n7377_o;
  assign n7382_o = n6378_o[8:4];
  assign n7383_o = n6378_o[23:12];
  assign n7384_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, 29'b00000000000001011000110000000, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, 4'b0000, n7383_o, n7380_o, n7382_o, n7378_o, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:471:56  */
  assign n7385_o = n7384_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:471:63  */
  assign n7386_o = n7385_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:471:67  */
  assign n7387_o = n7386_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:471:76  */
  assign n7388_o = n7387_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n7402_o = n7388_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n7405_o = n7402_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n7407_o = 1'b1 ? n7405_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7424_o = n6399_o == 6'b100110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7425_o = 1'b1 & n7424_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7428_o = n7425_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7445_o = n6399_o == 6'b101110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7446_o = 1'b1 & n7445_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7449_o = n7446_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:38  */
  assign n7450_o = n7428_o | n7449_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:479:16  */
  assign n7452_o = n6399_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:479:7  */
  assign n7455_o = n7452_o ? 2'b10 : 2'b00;
  assign n7456_o = n6378_o[5:0];
  assign n7457_o = n6378_o[11:8];
  assign n7458_o = n6378_o[23:15];
  assign n7459_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, 29'b00000000000001011000110000000, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, 4'b0000, n7458_o, 3'b001, n7457_o, n7455_o, n7456_o, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:486:28  */
  assign n7460_o = n7459_o[2];
  assign n7462_o = n6378_o[5:0];
  assign n7463_o = n6378_o[11:8];
  assign n7464_o = n6378_o[23:15];
  assign n7465_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, 29'b00000000000001011000110000000, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, 4'b0000, n7464_o, 3'b001, n7463_o, n7455_o, n7462_o, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:488:58  */
  assign n7466_o = n7465_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:488:65  */
  assign n7467_o = n7466_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:488:69  */
  assign n7468_o = n7467_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:488:78  */
  assign n7469_o = n7468_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n7483_o = n7469_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n7486_o = n7483_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n7488_o = 1'b1 ? n7486_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:486:7  */
  assign n7489_o = n7460_o ? n7488_o : 1'b0;
  assign n7490_o = n6378_o[5:0];
  assign n7491_o = n6378_o[11:8];
  assign n7492_o = n6378_o[23:15];
  assign n7493_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, 29'b00000000000001011000110000000, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, n7489_o, n6294_o, 4'b0000, n7492_o, 3'b001, n7491_o, n7455_o, n7490_o, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:491:28  */
  assign n7494_o = n7493_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:491:7  */
  assign n7497_o = n7494_o ? 2'b11 : 2'b10;
  assign n7498_o = n6378_o[3:0];
  assign n7499_o = n6378_o[11:8];
  assign n7500_o = n6378_o[23:15];
  assign n7501_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, 29'b00000000000001011000110000000, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, n7489_o, n6294_o, 4'b0000, n7500_o, 3'b001, n7499_o, n7455_o, n7497_o, n7498_o, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:502:55  */
  assign n7502_o = n7501_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7519_o = n6399_o == 6'b100111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7520_o = 1'b1 & n7519_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7523_o = n7520_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7540_o = n6399_o == 6'b101111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7541_o = 1'b1 & n7540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7544_o = n7541_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:38  */
  assign n7545_o = n7523_o | n7544_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:511:16  */
  assign n7548_o = n6399_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:511:7  */
  assign n7551_o = n7548_o ? 2'b10 : 2'b00;
  assign n7552_o = n6378_o[23:8];
  assign n7553_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, 29'b00000000000001011000110000000, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, 4'b0000, n7552_o, n7551_o, 2'b10, 4'b0000, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:517:39  */
  assign n7554_o = n7553_o[90:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:518:9  */
  assign n7557_o = n7554_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:519:9  */
  assign n7560_o = n7554_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:520:9  */
  assign n7563_o = n7554_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:521:9  */
  assign n7566_o = n7554_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:522:9  */
  assign n7569_o = n7554_o == 3'b100;
  assign n7571_o = {n7569_o, n7566_o, n7563_o, n7560_o, n7557_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:517:7  */
  always @*
    case (n7571_o)
      5'b10000: n7572_o = 3'b110;
      5'b01000: n7572_o = 3'b101;
      5'b00100: n7572_o = 3'b100;
      5'b00010: n7572_o = 3'b011;
      5'b00001: n7572_o = 3'b010;
      default: n7572_o = 3'b111;
    endcase
  assign n7573_o = n6378_o[11:8];
  assign n7574_o = n6378_o[23:15];
  assign n7575_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, 29'b00000000000001011000110000000, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, 4'b0000, n7574_o, n7572_o, n7573_o, n7551_o, 2'b10, 4'b0000, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:531:64  */
  assign n7576_o = n7575_o[92];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7593_o = n6399_o == 6'b101101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7594_o = 1'b1 & n7593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7597_o = n7594_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:25  */
  assign n7602_o = n6399_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7618_o = n7602_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7619_o = 1'b1 & n7618_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7622_o = n7619_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:555:16  */
  assign n7625_o = n6399_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:555:7  */
  assign n7628_o = n7625_o ? 2'b10 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:563:16  */
  assign n7630_o = n6399_o[2];
  assign n7637_o = n6378_o[8];
  assign n7638_o = n6378_o[23:11];
  assign n7639_o = n6380_o[3:2];
  assign n7640_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, 29'b00000000000001011000110000000, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, n7639_o, 1'b1, 1'b0, n7638_o, 2'b00, n7637_o, n7628_o, 2'b00, 4'b0000, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:572:58  */
  assign n7641_o = n7640_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:572:65  */
  assign n7642_o = n7641_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:572:69  */
  assign n7643_o = n7642_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:572:78  */
  assign n7644_o = n7643_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n7658_o = n7644_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n7661_o = n7658_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n7663_o = 1'b1 ? n7661_o : 1'b0;
  assign n7664_o = {1'b1, 1'b0};
  assign n7665_o = {1'b0, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:563:7  */
  assign n7666_o = n7630_o ? n7665_o : n7664_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:563:7  */
  assign n7667_o = n7630_o ? 1'b0 : n7663_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:575:18  */
  assign n7668_o = n6399_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:576:9  */
  assign n7671_o = n7668_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:577:9  */
  assign n7674_o = n7668_o == 2'b01;
  assign n7676_o = {n7674_o, n7671_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:575:7  */
  always @*
    case (n7676_o)
      2'b10: n7677_o = 2'b01;
      2'b01: n7677_o = 2'b10;
      default: n7677_o = 2'b00;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7694_o = n6399_o == 6'b010000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7695_o = 1'b1 & n7694_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7698_o = n7695_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7715_o = n6399_o == 6'b011000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7716_o = 1'b1 & n7715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7719_o = n7716_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:62  */
  assign n7720_o = n7698_o | n7719_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:31  */
  assign n7722_o = 1'b1 & n7720_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:587:16  */
  assign n7724_o = n6399_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:587:7  */
  assign n7727_o = n7724_o ? 2'b10 : 2'b00;
  assign n7729_o = n6378_o[5:4];
  assign n7730_o = n6378_o[23:8];
  assign n7731_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, 29'b00000000000001011000110000000, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, 4'b0000, n7730_o, n7727_o, n7729_o, 4'b0111, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:593:57  */
  assign n7732_o = n7731_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:593:64  */
  assign n7733_o = n7732_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:593:68  */
  assign n7734_o = n7733_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:593:77  */
  assign n7735_o = n7734_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n7749_o = n7735_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n7752_o = n7749_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n7754_o = 1'b1 ? n7752_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7771_o = n6399_o == 6'b010001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7772_o = 1'b1 & n7771_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7775_o = n7772_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7792_o = n6399_o == 6'b011001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7793_o = 1'b1 & n7792_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7796_o = n7793_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:62  */
  assign n7797_o = n7775_o | n7796_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:31  */
  assign n7799_o = 1'b1 & n7797_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:601:16  */
  assign n7801_o = n6399_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:601:7  */
  assign n7804_o = n7801_o ? 2'b10 : 2'b00;
  assign n7806_o = n6378_o[5:4];
  assign n7807_o = n6378_o[23:8];
  assign n7808_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, 29'b00000000000001011000110000000, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, 4'b0000, n7807_o, n7804_o, n7806_o, 4'b1000, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:607:57  */
  assign n7809_o = n7808_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:607:64  */
  assign n7810_o = n7809_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:607:68  */
  assign n7811_o = n7810_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:607:77  */
  assign n7812_o = n7811_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n7826_o = n7812_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n7829_o = n7826_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n7831_o = 1'b1 ? n7829_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7848_o = n6399_o == 6'b100101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7849_o = 1'b1 & n7848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7852_o = n7849_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7869_o = n6399_o == 6'b011011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7870_o = 1'b1 & n7869_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7873_o = n7870_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:28  */
  assign n7875_o = 1'b1 & n7873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:621:60  */
  assign n7877_o = n6272_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:621:45  */
  assign n7878_o = ~n7877_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:622:56  */
  assign n7879_o = n6272_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:623:56  */
  assign n7880_o = n6272_o[2:0];
  assign n7881_o = n6378_o[15:4];
  assign n7882_o = n6378_o[23:21];
  assign n7883_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, 29'b00000000000001011000110000000, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, 4'b0000, n7882_o, n7879_o, n7878_o, n7880_o, n7881_o, 4'b1010, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:12  */
  assign n7884_o = n7883_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:19  */
  assign n7885_o = n7884_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:23  */
  assign n7886_o = n7885_o[83:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:31  */
  assign n7887_o = n7886_o[22:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:35  */
  assign n7888_o = n7887_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:44  */
  assign n7889_o = ~n7888_o;
  assign n7891_o = n6378_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:7  */
  assign n7892_o = n7889_o ? 1'b0 : n7891_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:629:21  */
  assign n7893_o = n6272_o[15];
  assign n7897_o = n6378_o[10:4];
  assign n7898_o = n6378_o[15:12];
  assign n7899_o = n6378_o[21];
  assign n7900_o = n6378_o[23];
  assign n7901_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, 29'b00000000000001011000110000000, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, 4'b0000, n7900_o, 1'b1, n7899_o, n7879_o, n7878_o, n7880_o, n7898_o, n7892_o, n7897_o, 4'b1010, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:633:59  */
  assign n7902_o = n7901_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:633:66  */
  assign n7903_o = n7902_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:633:70  */
  assign n7904_o = n7903_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:633:79  */
  assign n7905_o = n7904_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n7919_o = n7905_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n7922_o = n7919_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n7924_o = 1'b1 ? n7922_o : 1'b0;
  assign n7925_o = n6378_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:629:7  */
  assign n7926_o = n7893_o ? 1'b1 : n7925_o;
  assign n7927_o = n6378_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:629:7  */
  assign n7928_o = n7893_o ? n7927_o : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:629:7  */
  assign n7929_o = n7893_o ? 1'b0 : n7924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:636:12  */
  assign n7930_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:636:19  */
  assign n7931_o = n7930_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:636:23  */
  assign n7932_o = n7931_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:636:29  */
  assign n7933_o = ~n7932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:636:7  */
  assign n7935_o = n7933_o ? 1'b1 : n6267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7952_o = n6399_o == 6'b010111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7953_o = 1'b1 & n7952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7956_o = n7953_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n7963_o = n6272_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n7966_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n7968_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n7970_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n7972_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n7974_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n7976_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n7978_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n7981_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n7982_o = n6272_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n7984_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n7986_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n7987_o = n6272_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n7988_o = {n7986_o, n7987_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n7989_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n7990_o = {n7988_o, n7989_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n7993_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n7994_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n7996_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n7998_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n8000_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n8001_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n8002_o = {n8000_o, n8001_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n8004_o = n6272_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n8006_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n8008_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n8010_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n8011_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n8012_o = {n8010_o, n8011_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n8014_o = n6272_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n8015_o = n6272_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n8016_o = {n8014_o, n8015_o};
  assign n8018_o = n7964_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n8019_o = n6272_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n8020_o = n6272_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n8021_o = {n8019_o, n8020_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n8022_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n8023_o = {n8021_o, n8022_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n8025_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n8027_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n8029_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n8031_o = n6272_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n8032_o = n6272_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n8033_o = {n8031_o, n8032_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n8035_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n8036_o = n6272_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n8037_o = {n8035_o, n8036_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n8039_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n8040_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n8041_o = {n8039_o, n8040_o};
  assign n8042_o = {n8041_o, n8037_o, n8033_o, n8029_o, n8027_o, n8025_o, n8023_o, n8016_o, n8018_o, n8012_o, n8008_o, n8006_o, n8004_o, n8002_o, n7998_o, n7996_o, n7994_o, n7990_o, n7993_o, n7984_o, n7982_o, n7978_o, n7981_o, n7976_o, n7974_o, n7972_o, n7970_o, n7968_o, n7966_o, n7963_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:33  */
  assign n8043_o = n8042_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:23  */
  assign n8044_o = n6272_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:28  */
  assign n8045_o = ~n8044_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:648:25  */
  assign n8047_o = n7017_o[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:648:27  */
  assign n8048_o = ~n8047_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:649:77  */
  assign n8049_o = ~n6925_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:649:75  */
  assign n8050_o = {n6925_o, n8049_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:650:77  */
  assign n8051_o = ~n6751_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:650:75  */
  assign n8052_o = {n6751_o, n8051_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:651:77  */
  assign n8053_o = ~n6838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:651:75  */
  assign n8054_o = {n6838_o, n8053_o};
  assign n8055_o = n6926_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:648:11  */
  assign n8056_o = n8048_o ? n8052_o : n8055_o;
  assign n8057_o = n6926_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:648:11  */
  assign n8058_o = n8048_o ? n8054_o : n8057_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:648:11  */
  assign n8059_o = n8048_o ? n8050_o : 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:33  */
  assign n8061_o = n7017_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:40  */
  assign n8062_o = n8061_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8078_o = n8062_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8079_o = 1'b1 & n8078_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8082_o = n8079_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:658:29  */
  assign n8083_o = n7017_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:658:36  */
  assign n8084_o = n8083_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:659:15  */
  assign n8087_o = n8084_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:660:15  */
  assign n8090_o = n8084_o == 2'b01;
  assign n8092_o = {n8090_o, n8087_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:658:13  */
  always @*
    case (n8092_o)
      2'b10: n8093_o = 2'b01;
      2'b01: n8093_o = 2'b00;
      default: n8093_o = 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:664:27  */
  assign n8094_o = n7017_o[83];
  assign n8097_o = n6926_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:664:13  */
  assign n8098_o = n8094_o ? 3'b001 : n8097_o;
  assign n8099_o = n6926_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:664:13  */
  assign n8100_o = n8094_o ? 1'b1 : n8099_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:37  */
  assign n8102_o = n7017_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:44  */
  assign n8103_o = n8102_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8119_o = n8103_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8120_o = 1'b1 & n8119_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8123_o = n8120_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:70  */
  assign n8124_o = n7017_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:77  */
  assign n8125_o = n8124_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:55  */
  assign n8126_o = n8123_o & n8125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:673:27  */
  assign n8127_o = n7017_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:673:29  */
  assign n8128_o = ~n8127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:675:37  */
  assign n8130_o = n7017_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:675:15  */
  assign n8132_o = n8130_o ? 4'b0001 : 4'b0010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:678:37  */
  assign n8133_o = n7017_o[5];
  assign n8135_o = n6926_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:673:13  */
  assign n8136_o = n8153_o ? 3'b001 : n8135_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:682:31  */
  assign n8137_o = n7017_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:682:38  */
  assign n8138_o = n8137_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:683:17  */
  assign n8141_o = n8138_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:684:17  */
  assign n8144_o = n8138_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:685:17  */
  assign n8147_o = n8138_o == 2'b10;
  assign n8149_o = {n8147_o, n8144_o, n8141_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:682:15  */
  always @*
    case (n8149_o)
      3'b100: n8150_o = 4'b0111;
      3'b010: n8150_o = 4'b1000;
      3'b001: n8150_o = 4'b0011;
      default: n8150_o = 4'b0110;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:673:13  */
  assign n8151_o = n8128_o ? n8132_o : n8150_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:673:13  */
  assign n8153_o = n8128_o & n8133_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:37  */
  assign n8155_o = n7017_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:44  */
  assign n8156_o = n8155_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8172_o = n8156_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8173_o = 1'b1 & n8172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8176_o = n8173_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:77  */
  assign n8178_o = n7017_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:84  */
  assign n8179_o = n8178_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8195_o = n8179_o == 4'b0010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8196_o = 1'b1 & n8195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8199_o = n8196_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:55  */
  assign n8200_o = n8176_o | n8199_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:698:27  */
  assign n8204_o = n7017_o[83];
  assign n8207_o = {1'b0, 1'b0};
  assign n8208_o = {1'b1, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:698:13  */
  assign n8209_o = n8204_o ? n8207_o : n8208_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:703:29  */
  assign n8210_o = n7017_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:703:36  */
  assign n8211_o = n8210_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:704:15  */
  assign n8214_o = n8211_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:705:15  */
  assign n8217_o = n8211_o == 2'b01;
  assign n8219_o = {n8217_o, n8214_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:703:13  */
  always @*
    case (n8219_o)
      2'b10: n8220_o = 2'b01;
      2'b01: n8220_o = 2'b00;
      default: n8220_o = 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:709:35  */
  assign n8221_o = n7017_o[1];
  assign n8224_o = n6926_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:709:13  */
  assign n8225_o = n8221_o ? 3'b001 : n8224_o;
  assign n8226_o = n6926_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:709:13  */
  assign n8227_o = n8221_o ? 1'b1 : n8226_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:36  */
  assign n8229_o = n7017_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:43  */
  assign n8230_o = n8229_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8246_o = n8230_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8247_o = 1'b1 & n8246_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8250_o = n8247_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:720:71  */
  assign n8253_o = n7017_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:720:78  */
  assign n8254_o = n8253_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:724:27  */
  assign n8257_o = n7017_o[83];
  assign n8260_o = {1'b0, 1'b0};
  assign n8261_o = {1'b1, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:724:13  */
  assign n8262_o = n8257_o ? n8260_o : n8261_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:729:29  */
  assign n8263_o = n7017_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:729:36  */
  assign n8264_o = n8263_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:730:15  */
  assign n8267_o = n8264_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:731:15  */
  assign n8270_o = n8264_o == 2'b01;
  assign n8272_o = {n8270_o, n8267_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:729:13  */
  always @*
    case (n8272_o)
      2'b10: n8273_o = 2'b01;
      2'b01: n8273_o = 2'b00;
      default: n8273_o = 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:36  */
  assign n8275_o = n7017_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:43  */
  assign n8276_o = n8275_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8292_o = n8276_o == 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8293_o = 1'b1 & n8292_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8296_o = n8293_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:741:27  */
  assign n8298_o = n7017_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:741:34  */
  assign n8299_o = n8298_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:741:36  */
  assign n8300_o = ~n8299_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:745:29  */
  assign n8303_o = n7017_o[83];
  assign n8305_o = n6926_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8306_o = n8385_o ? 1'b1 : n8305_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:749:29  */
  assign n8307_o = n7017_o[83];
  assign n8309_o = n6926_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:749:15  */
  assign n8310_o = n8307_o ? 1'b0 : n8309_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:741:13  */
  assign n8311_o = n8300_o ? 1'b1 : n8310_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:741:13  */
  assign n8313_o = n8300_o & n8303_o;
  assign n8314_o = n6926_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8315_o = n8387_o ? 1'b1 : n8314_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:754:29  */
  assign n8316_o = n7017_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:754:36  */
  assign n8317_o = n8316_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:755:15  */
  assign n8320_o = n8317_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:756:15  */
  assign n8323_o = n8317_o == 2'b01;
  assign n8325_o = {n8323_o, n8320_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:754:13  */
  always @*
    case (n8325_o)
      2'b10: n8326_o = 2'b01;
      2'b01: n8326_o = 2'b00;
      default: n8326_o = 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:760:18  */
  assign n8327_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:760:25  */
  assign n8328_o = n8327_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:760:29  */
  assign n8329_o = n8328_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:760:35  */
  assign n8330_o = ~n8329_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8332_o = n8372_o ? 1'b1 : n6267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:764:36  */
  assign n8334_o = n7017_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:764:43  */
  assign n8335_o = n8334_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8351_o = n8335_o == 4'b1011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8352_o = 1'b1 & n8351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8355_o = n8352_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:771:27  */
  assign n8358_o = n7017_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:771:34  */
  assign n8359_o = n8358_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:771:36  */
  assign n8361_o = n8359_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:771:13  */
  assign n8364_o = n8361_o ? 2'b00 : 2'b01;
  assign n8365_o = n6926_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:764:11  */
  assign n8366_o = n8355_o ? 3'b001 : n8365_o;
  assign n8367_o = n6926_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:764:11  */
  assign n8368_o = n8355_o ? 3'b100 : n8367_o;
  assign n8369_o = n6926_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:764:11  */
  assign n8370_o = n8355_o ? n8364_o : n8369_o;
  assign n8371_o = {n8311_o, n8326_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8372_o = n8296_o & n8330_o;
  assign n8373_o = n6926_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8374_o = n8296_o ? 4'b0101 : n8373_o;
  assign n8375_o = n6926_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8376_o = n8296_o ? n8375_o : n8366_o;
  assign n8377_o = n6926_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8378_o = n8296_o ? n8377_o : n8368_o;
  assign n8379_o = n8371_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8380_o = n8296_o ? n8379_o : n8370_o;
  assign n8381_o = n8371_o[2];
  assign n8382_o = n6926_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8383_o = n8296_o ? n8381_o : n8382_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8385_o = n8296_o & n8313_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8387_o = n8296_o & n8300_o;
  assign n8388_o = {n8376_o, n8374_o};
  assign n8389_o = {n8383_o, n8380_o};
  assign n8390_o = {2'b10, n8262_o, n8273_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n8391_o = n8250_o ? n6267_o : n8332_o;
  assign n8392_o = n8388_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n8393_o = n8250_o ? 4'b0100 : n8392_o;
  assign n8394_o = n8388_o[6:4];
  assign n8395_o = n6926_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n8396_o = n8250_o ? n8395_o : n8394_o;
  assign n8397_o = n6926_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n8398_o = n8250_o ? n8397_o : n8378_o;
  assign n8399_o = n8390_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n8400_o = n8250_o ? n8399_o : n8389_o;
  assign n8401_o = n8390_o[5:3];
  assign n8402_o = n6926_o[19:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n8403_o = n8250_o ? n8401_o : n8402_o;
  assign n8404_o = n6926_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n8405_o = n8250_o ? n8404_o : n8306_o;
  assign n8406_o = n6926_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n8407_o = n8250_o ? n8254_o : n8406_o;
  assign n8408_o = n6926_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n8409_o = n8250_o ? n8408_o : n8315_o;
  assign n8410_o = {n8396_o, n8393_o};
  assign n8411_o = {n8405_o, n8403_o, n8400_o};
  assign n8412_o = {n8409_o, n8407_o};
  assign n8413_o = {n8209_o, n8220_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n8414_o = n8200_o ? n6267_o : n8391_o;
  assign n8415_o = n6926_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n8416_o = n8200_o ? n8415_o : n8410_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n8417_o = n8200_o ? n8225_o : n8398_o;
  assign n8418_o = n8411_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n8419_o = n8200_o ? n8413_o : n8418_o;
  assign n8420_o = n8411_o[5:4];
  assign n8421_o = n6926_o[19:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n8422_o = n8200_o ? n8421_o : n8420_o;
  assign n8423_o = n8411_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n8424_o = n8200_o ? n8227_o : n8423_o;
  assign n8425_o = n8412_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n8426_o = n8200_o ? 1'b1 : n8425_o;
  assign n8427_o = n8412_o[1];
  assign n8428_o = n6926_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n8429_o = n8200_o ? n8428_o : n8427_o;
  assign n8430_o = {n8424_o, n8422_o, n8419_o};
  assign n8431_o = {n8429_o, n8426_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:11  */
  assign n8432_o = n8126_o ? n6267_o : n8414_o;
  assign n8433_o = n8416_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:11  */
  assign n8434_o = n8126_o ? n8151_o : n8433_o;
  assign n8435_o = n8416_o[6:4];
  assign n8436_o = n6926_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:11  */
  assign n8437_o = n8126_o ? n8436_o : n8435_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:11  */
  assign n8438_o = n8126_o ? n8136_o : n8417_o;
  assign n8439_o = n6926_o[20:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:11  */
  assign n8440_o = n8126_o ? n8439_o : n8430_o;
  assign n8441_o = n6926_o[25:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:11  */
  assign n8442_o = n8126_o ? n8441_o : n8431_o;
  assign n8443_o = {n8437_o, n8434_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n8444_o = n8082_o ? n6267_o : n8432_o;
  assign n8445_o = n6926_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n8446_o = n8082_o ? n8445_o : n8443_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n8447_o = n8082_o ? n8098_o : n8438_o;
  assign n8448_o = n8440_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n8449_o = n8082_o ? n8093_o : n8448_o;
  assign n8450_o = n8440_o[5:2];
  assign n8451_o = n6926_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n8452_o = n8082_o ? n8451_o : n8450_o;
  assign n8453_o = n8440_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n8454_o = n8082_o ? n8100_o : n8453_o;
  assign n8455_o = n6926_o[25:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n8456_o = n8082_o ? n8455_o : n8442_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:26  */
  assign n8457_o = n6272_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:52  */
  assign n8458_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:56  */
  assign n8459_o = ~n8458_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:37  */
  assign n8460_o = n8457_o & n8459_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:77  */
  assign n8461_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:81  */
  assign n8462_o = ~n8461_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:62  */
  assign n8463_o = n8460_o & n8462_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:42  */
  assign n8465_o = n7017_o[10:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8481_o = n8465_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8482_o = 1'b1 & n8481_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8485_o = n8482_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:93  */
  assign n8487_o = n7017_o[10:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8503_o = n8487_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8504_o = 1'b1 & n8503_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8507_o = n8504_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:63  */
  assign n8508_o = n8485_o | n8507_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:798:35  */
  assign n8509_o = n7017_o[8];
  assign n8512_o = n6926_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:798:13  */
  assign n8513_o = n8509_o ? 3'b001 : n8512_o;
  assign n8514_o = n6926_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:798:13  */
  assign n8515_o = n8509_o ? 1'b1 : n8514_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:803:35  */
  assign n8516_o = n7017_o[7];
  assign n8519_o = n6926_o[6:0];
  assign n8520_o = n6926_o[19:12];
  assign n8521_o = n6926_o[28:24];
  assign n8522_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, n8521_o, 3'b011, n8515_o, n8520_o, n8513_o, 2'b11, n8519_o, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, 4'b0000, 24'b000000000000100000000000, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:806:79  */
  assign n8523_o = n8522_o[136];
  assign n8524_o = n6926_o[6:0];
  assign n8525_o = n6926_o[19:12];
  assign n8526_o = n6926_o[28:24];
  assign n8527_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, n8526_o, 3'b011, n8515_o, n8525_o, n8513_o, 2'b11, n8524_o, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, 4'b0000, 24'b000000000000100000000000, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:806:108  */
  assign n8528_o = n8527_o[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:806:85  */
  assign n8529_o = ~n8528_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:806:83  */
  assign n8530_o = {n8523_o, n8529_o};
  assign n8532_o = n6926_o[8:0];
  assign n8533_o = n6926_o[19:12];
  assign n8534_o = n6926_o[28:24];
  assign n8535_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, n8534_o, 3'b100, n8515_o, n8533_o, n8513_o, n8532_o, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, 4'b0000, 24'b000000000000100000000000, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:809:79  */
  assign n8536_o = n8535_o[132];
  assign n8537_o = n6926_o[8:0];
  assign n8538_o = n6926_o[19:12];
  assign n8539_o = n6926_o[28:24];
  assign n8540_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, n8539_o, 3'b100, n8515_o, n8538_o, n8513_o, n8537_o, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, 4'b0000, 24'b000000000000100000000000, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:809:108  */
  assign n8541_o = n8540_o[132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:809:85  */
  assign n8542_o = ~n8541_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:809:83  */
  assign n8543_o = {n8536_o, n8542_o};
  assign n8544_o = n6926_o[6:0];
  assign n8545_o = n6926_o[19:12];
  assign n8546_o = n6926_o[28:24];
  assign n8547_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, n8546_o, 3'b100, n8515_o, n8545_o, n8513_o, n8543_o, n8544_o, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, 4'b0000, 24'b000000000000100000000000, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:810:79  */
  assign n8548_o = n8547_o[136];
  assign n8549_o = n6926_o[6:0];
  assign n8550_o = n6926_o[19:12];
  assign n8551_o = n6926_o[28:24];
  assign n8552_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, n8551_o, 3'b100, n8515_o, n8550_o, n8513_o, n8543_o, n8549_o, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n6294_o, 4'b0000, 24'b000000000000100000000000, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:810:108  */
  assign n8553_o = n8552_o[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:810:85  */
  assign n8554_o = ~n8553_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:810:83  */
  assign n8555_o = {n8548_o, n8554_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:803:13  */
  assign n8556_o = n8516_o ? 2'b11 : n8543_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:803:13  */
  assign n8557_o = n8516_o ? n8530_o : n8555_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:803:13  */
  assign n8558_o = n8516_o ? 3'b011 : 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:816:27  */
  assign n8561_o = n7017_o[83];
  assign n8564_o = {1'b0, 1'b0};
  assign n8565_o = {1'b1, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:816:13  */
  assign n8566_o = n8561_o ? n8564_o : n8565_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:821:29  */
  assign n8567_o = n7017_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:821:36  */
  assign n8568_o = n8567_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:822:15  */
  assign n8571_o = n8568_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:823:15  */
  assign n8574_o = n8568_o == 2'b01;
  assign n8576_o = {n8574_o, n8571_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:821:13  */
  always @*
    case (n8576_o)
      2'b10: n8577_o = 2'b01;
      2'b01: n8577_o = 2'b00;
      default: n8577_o = 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:37  */
  assign n8580_o = n7017_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:44  */
  assign n8581_o = n8580_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8597_o = n8581_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8598_o = 1'b1 & n8597_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8601_o = n8598_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:78  */
  assign n8603_o = n7017_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:85  */
  assign n8604_o = n8603_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8620_o = n8604_o == 4'b0110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8621_o = 1'b1 & n8620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8624_o = n8621_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:55  */
  assign n8625_o = n8601_o | n8624_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:833:35  */
  assign n8626_o = n7017_o[8];
  assign n8629_o = n6926_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8630_o = n8805_o ? 3'b001 : n8629_o;
  assign n8631_o = n6926_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:833:13  */
  assign n8632_o = n8626_o ? 1'b1 : n8631_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:838:29  */
  assign n8633_o = n7017_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:838:36  */
  assign n8634_o = n8633_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:839:15  */
  assign n8637_o = n8634_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:838:13  */
  always @*
    case (n8637_o)
      1'b1: n8639_o = 2'b01;
      default: n8639_o = 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:844:77  */
  assign n8641_o = ~n6925_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:844:75  */
  assign n8642_o = {n6925_o, n8641_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:37  */
  assign n8644_o = n7017_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:44  */
  assign n8645_o = n8644_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8661_o = n8645_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8662_o = 1'b1 & n8661_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8665_o = n8662_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:78  */
  assign n8667_o = n7017_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:85  */
  assign n8668_o = n8667_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8684_o = n8668_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8685_o = 1'b1 & n8684_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8688_o = n8685_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:55  */
  assign n8689_o = n8665_o | n8688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:854:77  */
  assign n8693_o = ~n6751_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:854:75  */
  assign n8694_o = {n6751_o, n8693_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:855:77  */
  assign n8695_o = ~n6838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:855:75  */
  assign n8696_o = {n6838_o, n8695_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:857:27  */
  assign n8697_o = n7017_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:857:29  */
  assign n8698_o = ~n8697_o;
  assign n8700_o = n6926_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:857:13  */
  assign n8701_o = n8698_o ? 1'b1 : n8700_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:861:35  */
  assign n8702_o = n7017_o[8];
  assign n8704_o = n6926_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:861:13  */
  assign n8705_o = n8702_o ? 1'b1 : n8704_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:865:29  */
  assign n8706_o = n7017_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:865:36  */
  assign n8707_o = n8706_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:866:15  */
  assign n8710_o = n8707_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:867:15  */
  assign n8713_o = n8707_o == 2'b01;
  assign n8715_o = {n8713_o, n8710_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:865:13  */
  always @*
    case (n8715_o)
      2'b10: n8716_o = 2'b01;
      2'b01: n8716_o = 2'b00;
      default: n8716_o = 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:871:18  */
  assign n8717_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:871:25  */
  assign n8718_o = n8717_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:871:29  */
  assign n8719_o = n8718_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:871:35  */
  assign n8720_o = ~n8719_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:871:13  */
  assign n8722_o = n8720_o ? 1'b1 : n6267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:36  */
  assign n8724_o = n7017_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:43  */
  assign n8725_o = n8724_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8741_o = n8725_o == 4'b1100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8742_o = 1'b1 & n8741_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8745_o = n8742_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:882:77  */
  assign n8748_o = ~n6751_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:882:75  */
  assign n8749_o = {n6751_o, n8748_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:883:77  */
  assign n8750_o = ~n6838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:883:75  */
  assign n8751_o = {n6838_o, n8750_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:885:27  */
  assign n8752_o = n7017_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:885:29  */
  assign n8753_o = ~n8752_o;
  assign n8755_o = n6926_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:885:13  */
  assign n8756_o = n8753_o ? 1'b1 : n8755_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:889:29  */
  assign n8757_o = n7017_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:889:36  */
  assign n8758_o = n8757_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:890:15  */
  assign n8761_o = n8758_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:891:15  */
  assign n8764_o = n8758_o == 2'b01;
  assign n8766_o = {n8764_o, n8761_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:889:13  */
  always @*
    case (n8766_o)
      2'b10: n8767_o = 2'b01;
      2'b01: n8767_o = 2'b00;
      default: n8767_o = 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:895:18  */
  assign n8768_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:895:25  */
  assign n8769_o = n8768_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:895:29  */
  assign n8770_o = n8769_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:895:35  */
  assign n8771_o = ~n8770_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:11  */
  assign n8773_o = n8775_o ? 1'b1 : n6267_o;
  assign n8774_o = {n8756_o, n8767_o, n8751_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:11  */
  assign n8775_o = n8745_o & n8771_o;
  assign n8776_o = n6926_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:11  */
  assign n8777_o = n8745_o ? 4'b0101 : n8776_o;
  assign n8778_o = n6926_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:11  */
  assign n8779_o = n8745_o ? n8749_o : n8778_o;
  assign n8780_o = n6926_o[16:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:11  */
  assign n8781_o = n8745_o ? n8774_o : n8780_o;
  assign n8782_o = n6926_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:11  */
  assign n8783_o = n8745_o ? 3'b100 : n8782_o;
  assign n8784_o = {n8701_o, n8716_o, n8696_o};
  assign n8785_o = {3'b100, n8705_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n8786_o = n8689_o ? n8722_o : n8773_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n8787_o = n8689_o ? 4'b0101 : n8777_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n8788_o = n8689_o ? n8694_o : n8779_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n8789_o = n8689_o ? n8784_o : n8781_o;
  assign n8790_o = n8785_o[0];
  assign n8791_o = n6926_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n8792_o = n8689_o ? n8790_o : n8791_o;
  assign n8793_o = n8785_o[3:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n8794_o = n8689_o ? n8793_o : n8783_o;
  assign n8795_o = n6926_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n8796_o = n8689_o ? 1'b1 : n8795_o;
  assign n8797_o = {n8794_o, n8792_o};
  assign n8798_o = {3'b001, n8632_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8799_o = n8625_o ? n6267_o : n8786_o;
  assign n8800_o = n6926_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8801_o = n8625_o ? n8800_o : n8787_o;
  assign n8802_o = n6926_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8803_o = n8625_o ? n8802_o : n8788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8805_o = n8625_o & n8626_o;
  assign n8806_o = n8789_o[1:0];
  assign n8807_o = n6926_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8808_o = n8625_o ? n8807_o : n8806_o;
  assign n8809_o = n8789_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8810_o = n8625_o ? n8639_o : n8809_o;
  assign n8811_o = n8789_o[4];
  assign n8812_o = n6926_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8813_o = n8625_o ? n8812_o : n8811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8814_o = n8625_o ? n8798_o : n8797_o;
  assign n8815_o = n6926_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8816_o = n8625_o ? n8815_o : n8796_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8817_o = n8625_o ? n8642_o : 2'b00;
  assign n8818_o = {n8813_o, n8810_o, n8808_o, n8630_o, n8803_o};
  assign n8819_o = {n8566_o, n8577_o, n8557_o, n8513_o, n8556_o};
  assign n8820_o = {n8558_o, n8515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n8821_o = n8508_o ? n6267_o : n8799_o;
  assign n8822_o = n6926_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n8823_o = n8508_o ? n8822_o : n8801_o;
  assign n8824_o = n8819_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n8825_o = n8508_o ? n8824_o : n8818_o;
  assign n8826_o = n8819_o[10];
  assign n8827_o = n6926_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n8828_o = n8508_o ? n8826_o : n8827_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n8829_o = n8508_o ? n8820_o : n8814_o;
  assign n8830_o = n6926_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n8831_o = n8508_o ? n8830_o : n8816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n8832_o = n8508_o ? 2'b11 : n8817_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:26  */
  assign n8833_o = n6272_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:52  */
  assign n8834_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:37  */
  assign n8835_o = n8833_o & n8834_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:77  */
  assign n8836_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:81  */
  assign n8837_o = ~n8836_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:62  */
  assign n8838_o = n8835_o & n8837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:26  */
  assign n8839_o = n6272_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:52  */
  assign n8840_o = n6272_o[21:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:67  */
  assign n8842_o = n8840_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:37  */
  assign n8843_o = n8839_o & n8842_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:90  */
  assign n8844_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:94  */
  assign n8845_o = ~n8844_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:75  */
  assign n8846_o = n8843_o & n8845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:115  */
  assign n8847_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:100  */
  assign n8848_o = n8846_o & n8847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:910:82  */
  assign n8850_o = n7017_o[37:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:910:89  */
  assign n8851_o = n8850_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:910:107  */
  assign n8852_o = n7017_o[37:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:910:114  */
  assign n8853_o = n8852_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:910:129  */
  assign n8854_o = n7017_o[37:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:910:136  */
  assign n8855_o = n8854_o[12:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:749:15  */
  assign n8861_o = n8851_o[3:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:750:44  */
  assign n8863_o = {24'b000000000000000000000000, n8855_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:750:7  */
  assign n8865_o = n8861_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:751:44  */
  assign n8867_o = {16'b0000000000000000, n8855_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:751:51  */
  assign n8869_o = {n8867_o, 8'b00000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:751:7  */
  assign n8871_o = n8861_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:752:44  */
  assign n8873_o = {8'b00000000, n8855_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:752:51  */
  assign n8875_o = {n8873_o, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:752:7  */
  assign n8877_o = n8861_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:753:39  */
  assign n8879_o = {n8855_o, 24'b000000000000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:753:7  */
  assign n8881_o = n8861_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:754:40  */
  assign n8883_o = {8'b00000000, n8855_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:754:47  */
  assign n8885_o = {n8883_o, 8'b00000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:754:55  */
  assign n8886_o = {n8885_o, n8855_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:754:7  */
  assign n8888_o = n8861_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:755:39  */
  assign n8890_o = {n8855_o, 8'b00000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:755:47  */
  assign n8891_o = {n8890_o, n8855_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:755:54  */
  assign n8893_o = {n8891_o, 8'b00000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:755:7  */
  assign n8895_o = n8861_o == 3'b101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:756:30  */
  assign n8896_o = n8851_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:756:34  */
  assign n8897_o = ~n8896_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:757:42  */
  assign n8899_o = {16'b0000000000000000, n8855_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:757:49  */
  assign n8901_o = {n8899_o, 8'b00010001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:759:40  */
  assign n8903_o = {8'b00010001, n8855_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:759:47  */
  assign n8905_o = {n8903_o, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:756:22  */
  assign n8906_o = n8897_o ? n8901_o : n8905_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:756:7  */
  assign n8908_o = n8861_o == 3'b110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:30  */
  assign n8909_o = n8851_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:34  */
  assign n8910_o = ~n8909_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:47  */
  assign n8911_o = ~n8853_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:40  */
  assign n8912_o = n8910_o & n8911_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:762:39  */
  assign n8913_o = {n8855_o, n8855_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:762:46  */
  assign n8914_o = {n8913_o, n8855_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:762:53  */
  assign n8915_o = {n8914_o, n8855_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:763:33  */
  assign n8916_o = n8851_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:763:37  */
  assign n8917_o = ~n8916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:763:43  */
  assign n8918_o = n8917_o & n8853_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:764:38  */
  assign n8919_o = n8855_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:764:48  */
  assign n8920_o = n8855_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:764:42  */
  assign n8921_o = {n8919_o, n8920_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:764:58  */
  assign n8922_o = n8855_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:764:52  */
  assign n8923_o = {n8921_o, n8922_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:764:68  */
  assign n8924_o = n8855_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:764:62  */
  assign n8925_o = {n8923_o, n8924_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:765:38  */
  assign n8926_o = n8855_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:764:72  */
  assign n8927_o = {n8925_o, n8926_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:765:48  */
  assign n8928_o = n8855_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:765:42  */
  assign n8929_o = {n8927_o, n8928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:765:58  */
  assign n8930_o = n8855_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:765:52  */
  assign n8931_o = {n8929_o, n8930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:765:68  */
  assign n8932_o = n8855_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:765:62  */
  assign n8933_o = {n8931_o, n8932_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:766:38  */
  assign n8934_o = n8855_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:765:72  */
  assign n8935_o = {n8933_o, n8934_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:766:48  */
  assign n8936_o = n8855_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:766:42  */
  assign n8937_o = {n8935_o, n8936_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:766:58  */
  assign n8938_o = n8855_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:766:52  */
  assign n8939_o = {n8937_o, n8938_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:766:68  */
  assign n8940_o = n8855_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:766:62  */
  assign n8941_o = {n8939_o, n8940_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:767:38  */
  assign n8942_o = n8855_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:766:72  */
  assign n8943_o = {n8941_o, n8942_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:767:48  */
  assign n8944_o = n8855_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:767:42  */
  assign n8945_o = {n8943_o, n8944_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:767:58  */
  assign n8946_o = n8855_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:767:52  */
  assign n8947_o = {n8945_o, n8946_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:767:68  */
  assign n8948_o = n8855_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:767:62  */
  assign n8949_o = {n8947_o, n8948_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:768:38  */
  assign n8950_o = n8855_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:767:72  */
  assign n8951_o = {n8949_o, n8950_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:768:48  */
  assign n8952_o = n8855_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:768:42  */
  assign n8953_o = {n8951_o, n8952_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:768:58  */
  assign n8954_o = n8855_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:768:52  */
  assign n8955_o = {n8953_o, n8954_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:768:68  */
  assign n8956_o = n8855_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:768:62  */
  assign n8957_o = {n8955_o, n8956_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:769:38  */
  assign n8958_o = n8855_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:768:72  */
  assign n8959_o = {n8957_o, n8958_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:769:48  */
  assign n8960_o = n8855_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:769:42  */
  assign n8961_o = {n8959_o, n8960_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:769:58  */
  assign n8962_o = n8855_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:769:52  */
  assign n8963_o = {n8961_o, n8962_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:769:68  */
  assign n8964_o = n8855_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:769:62  */
  assign n8965_o = {n8963_o, n8964_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:770:38  */
  assign n8966_o = n8855_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:769:72  */
  assign n8967_o = {n8965_o, n8966_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:770:48  */
  assign n8968_o = n8855_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:770:42  */
  assign n8969_o = {n8967_o, n8968_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:770:58  */
  assign n8970_o = n8855_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:770:52  */
  assign n8971_o = {n8969_o, n8970_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:770:68  */
  assign n8972_o = n8855_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:770:62  */
  assign n8973_o = {n8971_o, n8972_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:771:38  */
  assign n8974_o = n8855_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:770:72  */
  assign n8975_o = {n8973_o, n8974_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:771:48  */
  assign n8976_o = n8855_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:771:42  */
  assign n8977_o = {n8975_o, n8976_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:771:58  */
  assign n8978_o = n8855_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:771:52  */
  assign n8979_o = {n8977_o, n8978_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:771:68  */
  assign n8980_o = n8855_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:771:62  */
  assign n8981_o = {n8979_o, n8980_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:763:22  */
  assign n8983_o = n8918_o ? n8981_o : 32'b00000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:22  */
  assign n8984_o = n8912_o ? n8915_o : n8983_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:7  */
  assign n8986_o = n8861_o == 3'b111;
  assign n8987_o = {n8986_o, n8908_o, n8895_o, n8888_o, n8881_o, n8877_o, n8871_o, n8865_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:749:5  */
  always @*
    case (n8987_o)
      8'b10000000: n8989_o = n8984_o;
      8'b01000000: n8989_o = n8906_o;
      8'b00100000: n8989_o = n8893_o;
      8'b00010000: n8989_o = n8886_o;
      8'b00001000: n8989_o = n8879_o;
      8'b00000100: n8989_o = n8875_o;
      8'b00000010: n8989_o = n8869_o;
      8'b00000001: n8989_o = n8863_o;
      default: n8989_o = 32'b00000000000000000000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:913:25  */
  assign n8992_o = n7017_o[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:913:27  */
  assign n8993_o = ~n8992_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:914:77  */
  assign n8994_o = ~n6925_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:914:75  */
  assign n8995_o = {n6925_o, n8994_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:913:11  */
  assign n8996_o = n8993_o ? n8995_o : 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:38  */
  assign n8997_o = n7017_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:42  */
  assign n8998_o = ~n8997_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:75  */
  assign n8999_o = n7017_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:48  */
  assign n9000_o = n8998_o & n8999_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:918:38  */
  assign n9001_o = n7017_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:918:75  */
  assign n9002_o = n7017_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:918:79  */
  assign n9003_o = ~n9002_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:918:48  */
  assign n9004_o = n9001_o & n9003_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:918:113  */
  assign n9005_o = n7017_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:918:86  */
  assign n9006_o = n9004_o & n9005_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:86  */
  assign n9007_o = n9000_o | n9006_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:923:27  */
  assign n9009_o = n7017_o[37:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:923:34  */
  assign n9010_o = n9009_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:923:37  */
  assign n9011_o = ~n9010_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:923:13  */
  assign n9016_o = n9011_o ? 4'b0001 : 4'b0010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:923:13  */
  assign n9017_o = n9011_o ? 3'b010 : 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:41  */
  assign n9018_o = n7017_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:44  */
  assign n9019_o = ~n9018_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:76  */
  assign n9020_o = n7017_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:80  */
  assign n9021_o = ~n9020_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:49  */
  assign n9022_o = n9019_o & n9021_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:41  */
  assign n9023_o = n7017_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:76  */
  assign n9024_o = n7017_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:80  */
  assign n9025_o = ~n9024_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:49  */
  assign n9026_o = n9023_o & n9025_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:114  */
  assign n9027_o = n7017_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:118  */
  assign n9028_o = ~n9027_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:87  */
  assign n9029_o = n9026_o & n9028_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:87  */
  assign n9030_o = n9022_o | n9029_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:933:41  */
  assign n9031_o = n7017_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:933:76  */
  assign n9032_o = n7017_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:933:49  */
  assign n9033_o = n9031_o & n9032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:125  */
  assign n9034_o = n9030_o | n9033_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:939:27  */
  assign n9037_o = n7017_o[37:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:939:34  */
  assign n9038_o = n9037_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:939:37  */
  assign n9039_o = ~n9038_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:939:13  */
  assign n9042_o = n9039_o ? 3'b010 : 3'b011;
  assign n9043_o = {3'b011, 4'b0001};
  assign n9044_o = n6926_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:11  */
  assign n9045_o = n9034_o ? n9043_o : n9044_o;
  assign n9046_o = n6926_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:11  */
  assign n9047_o = n9034_o ? n9042_o : n9046_o;
  assign n9048_o = {3'b100, n9016_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:11  */
  assign n9049_o = n9007_o ? n9048_o : n9045_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:11  */
  assign n9050_o = n9007_o ? n9017_o : n9047_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:26  */
  assign n9051_o = n6272_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:52  */
  assign n9052_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:37  */
  assign n9053_o = n9051_o & n9052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:952:25  */
  assign n9055_o = n7017_o[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:952:27  */
  assign n9056_o = ~n9055_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:953:77  */
  assign n9057_o = ~n6925_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:953:75  */
  assign n9058_o = {n6925_o, n9057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:954:77  */
  assign n9059_o = ~n6838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:954:75  */
  assign n9060_o = {n6838_o, n9059_o};
  assign n9061_o = n6926_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:952:11  */
  assign n9062_o = n9056_o ? n9060_o : n9061_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:952:11  */
  assign n9063_o = n9056_o ? n9058_o : 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:957:36  */
  assign n9064_o = n7017_o[24:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:957:49  */
  assign n9066_o = n9064_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:959:94  */
  assign n9069_o = n7017_o[21:19];
  assign n9078_o = {29'b00000000000000000000000000000, n9069_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:960:39  */
  assign n9079_o = n7017_o[24:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:960:52  */
  assign n9081_o = n9079_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:962:94  */
  assign n9084_o = n7017_o[22:19];
  assign n9093_o = {28'b0000000000000000000000000000, n9084_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:965:94  */
  assign n9096_o = n7017_o[23:19];
  assign n9105_o = {27'b000000000000000000000000000, n9096_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:960:11  */
  assign n9106_o = n9081_o ? n9093_o : n9105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:960:11  */
  assign n9107_o = n9081_o ? 2'b01 : 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:957:11  */
  assign n9108_o = n9066_o ? n9078_o : n9106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:957:11  */
  assign n9109_o = n9066_o ? 2'b00 : n9107_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:34  */
  assign n9112_o = n7017_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:41  */
  assign n9113_o = n9112_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9129_o = n9113_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9130_o = 1'b1 & n9129_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9133_o = n9130_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:74  */
  assign n9135_o = n7017_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:81  */
  assign n9136_o = n9135_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9152_o = n9136_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9153_o = 1'b1 & n9152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9156_o = n9153_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:52  */
  assign n9157_o = n9133_o | n9156_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:114  */
  assign n9159_o = n7017_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:121  */
  assign n9160_o = n9159_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9176_o = n9160_o == 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9177_o = 1'b1 & n9176_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9180_o = n9177_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:92  */
  assign n9181_o = n9157_o | n9180_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:977:35  */
  assign n9184_o = n7017_o[16];
  assign n9186_o = n6926_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:977:13  */
  assign n9187_o = n9184_o ? 3'b010 : n9186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:981:27  */
  assign n9188_o = n7017_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:981:57  */
  assign n9189_o = n7017_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:981:35  */
  assign n9190_o = n9188_o | n9189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:986:29  */
  assign n9194_o = n7017_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:986:15  */
  assign n9196_o = n9194_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:989:29  */
  assign n9197_o = n7017_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:989:60  */
  assign n9198_o = n7017_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:989:37  */
  assign n9199_o = n9197_o & n9198_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:989:15  */
  assign n9201_o = n9199_o ? 1'b0 : 1'b1;
  assign n9202_o = {n9196_o, n9201_o};
  assign n9203_o = n6926_o[17:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:981:13  */
  assign n9204_o = n9190_o ? n9202_o : n9203_o;
  assign n9205_o = n6926_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:981:13  */
  assign n9206_o = n9190_o ? 1'b1 : n9205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:36  */
  assign n9208_o = n7017_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:43  */
  assign n9209_o = n9208_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9225_o = n9209_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9226_o = 1'b1 & n9225_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9229_o = n9226_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1001:44  */
  assign n9233_o = n7017_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9249_o = n9233_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9250_o = 1'b1 & n9249_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9253_o = n9250_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1012:27  */
  assign n9259_o = n7017_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1012:13  */
  assign n9261_o = n9259_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1015:27  */
  assign n9262_o = n7017_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1015:58  */
  assign n9263_o = n7017_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1015:35  */
  assign n9264_o = n9262_o & n9263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1015:13  */
  assign n9266_o = n9264_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:37  */
  assign n9268_o = n7017_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:44  */
  assign n9269_o = n9268_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9285_o = n9269_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9286_o = 1'b1 & n9285_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9289_o = n9286_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:74  */
  assign n9290_o = n7017_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:81  */
  assign n9291_o = n9290_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:59  */
  assign n9292_o = ~n9291_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:55  */
  assign n9293_o = n9289_o & n9292_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:102  */
  assign n9294_o = n7017_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:109  */
  assign n9295_o = n9294_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:87  */
  assign n9296_o = ~n9295_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:83  */
  assign n9297_o = n9293_o & n9296_o;
  assign n9304_o = {2'b00, 1'b0, 1'b0};
  assign n9305_o = n6926_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:11  */
  assign n9306_o = n9297_o ? 4'b0100 : n9305_o;
  assign n9307_o = n6926_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:11  */
  assign n9308_o = n9297_o ? n9304_o : n9307_o;
  assign n9309_o = n6926_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:11  */
  assign n9310_o = n9297_o ? 3'b100 : n9309_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:11  */
  assign n9311_o = n9297_o ? 2'b11 : n9063_o;
  assign n9312_o = {2'b00, n9261_o, n9266_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1001:11  */
  assign n9313_o = n9253_o ? 4'b0100 : n9306_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1001:11  */
  assign n9314_o = n9253_o ? n9312_o : n9308_o;
  assign n9315_o = n6926_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1001:11  */
  assign n9316_o = n9253_o ? n9315_o : n9310_o;
  assign n9317_o = n6926_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1001:11  */
  assign n9318_o = n9253_o ? 1'b1 : n9317_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1001:11  */
  assign n9319_o = n9253_o ? n9063_o : n9311_o;
  assign n9320_o = {n9318_o, n9316_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:11  */
  assign n9321_o = n9229_o ? 4'b0100 : n9313_o;
  assign n9322_o = n9314_o[1:0];
  assign n9323_o = n6926_o[17:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:11  */
  assign n9324_o = n9229_o ? n9323_o : n9322_o;
  assign n9325_o = n9314_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:11  */
  assign n9326_o = n9229_o ? 2'b00 : n9325_o;
  assign n9327_o = n6926_o[24:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:11  */
  assign n9328_o = n9229_o ? n9327_o : n9320_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:11  */
  assign n9329_o = n9229_o ? n9063_o : n9319_o;
  assign n9330_o = {n9326_o, n9324_o};
  assign n9331_o = {2'b01, n9204_o};
  assign n9332_o = {n9206_o, n9187_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:11  */
  assign n9333_o = n9181_o ? 4'b0100 : n9321_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:11  */
  assign n9334_o = n9181_o ? n9331_o : n9330_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:11  */
  assign n9335_o = n9181_o ? n9332_o : n9328_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:11  */
  assign n9336_o = n9181_o ? n9063_o : n9329_o;
  assign n9350_o = {3'b010, n9333_o, n9108_o};
  assign n9351_o = {n9334_o, n9109_o, n9062_o};
  assign n9352_o = n6926_o[6:0];
  assign n9353_o = {n9352_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:9  */
  assign n9354_o = n9053_o ? n9350_o : n9353_o;
  assign n9355_o = n6926_o[19:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:9  */
  assign n9356_o = n9053_o ? n9351_o : n9355_o;
  assign n9357_o = n6926_o[24:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:9  */
  assign n9358_o = n9053_o ? n9335_o : n9357_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:9  */
  assign n9359_o = n9053_o ? n9336_o : 2'b00;
  assign n9360_o = {n9049_o, n8989_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:9  */
  assign n9361_o = n8848_o ? n9360_o : n9354_o;
  assign n9362_o = n6926_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:9  */
  assign n9363_o = n8848_o ? n9050_o : n9362_o;
  assign n9364_o = n6926_o[19:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:9  */
  assign n9365_o = n8848_o ? n9364_o : n9356_o;
  assign n9366_o = n6926_o[24:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:9  */
  assign n9367_o = n8848_o ? n9366_o : n9358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:9  */
  assign n9368_o = n8848_o ? n8996_o : n9359_o;
  assign n9369_o = {n9365_o, n9363_o};
  assign n9370_o = n6926_o[6:0];
  assign n9371_o = {n9370_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:9  */
  assign n9372_o = n8838_o ? n9371_o : n9361_o;
  assign n9373_o = n6926_o[19:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:9  */
  assign n9374_o = n8838_o ? n9373_o : n9369_o;
  assign n9375_o = n6926_o[24:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:9  */
  assign n9376_o = n8838_o ? n9375_o : n9367_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:9  */
  assign n9377_o = n8838_o ? 2'b00 : n9368_o;
  assign n9378_o = {n8828_o, n8825_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9379_o = n8463_o ? n8821_o : n6267_o;
  assign n9380_o = n9372_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9381_o = n8463_o ? n6928_o : n9380_o;
  assign n9382_o = n9372_o[35:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9383_o = n8463_o ? n8823_o : n9382_o;
  assign n9384_o = n9372_o[38:36];
  assign n9385_o = n6926_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9386_o = n8463_o ? n9385_o : n9384_o;
  assign n9387_o = n9378_o[1:0];
  assign n9388_o = n6926_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9389_o = n8463_o ? n9387_o : n9388_o;
  assign n9390_o = n9374_o[8:0];
  assign n9391_o = n9378_o[10:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9392_o = n8463_o ? n9391_o : n9390_o;
  assign n9393_o = n9374_o[10:9];
  assign n9394_o = n6926_o[19:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9395_o = n8463_o ? n9394_o : n9393_o;
  assign n9396_o = n8829_o[0];
  assign n9397_o = n6926_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9398_o = n8463_o ? n9396_o : n9397_o;
  assign n9399_o = n9376_o[2:0];
  assign n9400_o = n8829_o[3:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9401_o = n8463_o ? n9400_o : n9399_o;
  assign n9402_o = n9376_o[3];
  assign n9403_o = n6926_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9404_o = n8463_o ? n9403_o : n9402_o;
  assign n9405_o = n6926_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9406_o = n8463_o ? n8831_o : n9405_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9407_o = n8463_o ? n8832_o : n9377_o;
  assign n9408_o = {n9406_o, n9404_o, n9401_o, n9398_o, n9395_o, n9392_o, n9389_o, n9386_o, n9383_o, n9381_o};
  assign n9409_o = {n8454_o, n8452_o, n8449_o, n8058_o, n8447_o, n8056_o, n8446_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:9  */
  assign n9410_o = n8045_o ? n8444_o : n9379_o;
  assign n9411_o = n9408_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:9  */
  assign n9412_o = n8045_o ? n6928_o : n9411_o;
  assign n9413_o = n9408_o[52:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:9  */
  assign n9414_o = n8045_o ? n9409_o : n9413_o;
  assign n9415_o = n9408_o[55:53];
  assign n9416_o = n6926_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:9  */
  assign n9417_o = n8045_o ? n9416_o : n9415_o;
  assign n9418_o = n9408_o[57:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:9  */
  assign n9419_o = n8045_o ? n8456_o : n9418_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:9  */
  assign n9420_o = n8045_o ? n8059_o : n9407_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:24  */
  assign n9421_o = n6272_o[25:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:39  */
  assign n9423_o = n9421_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1045:83  */
  assign n9425_o = n7017_o[49:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1045:89  */
  assign n9426_o = n9425_o[11:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1045:94  */
  assign n9428_o = {n9426_o, 2'b00};
  assign n9437_o = {25'b0000000000000000000000000, n9428_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n9445_o = n6272_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n9448_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n9450_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n9452_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n9454_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n9456_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n9458_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n9460_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n9463_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n9464_o = n6272_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n9466_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n9468_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n9469_o = n6272_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n9470_o = {n9468_o, n9469_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n9471_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n9472_o = {n9470_o, n9471_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n9475_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n9476_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n9478_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n9480_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n9482_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n9483_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n9484_o = {n9482_o, n9483_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n9486_o = n6272_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n9488_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n9490_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n9492_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n9493_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n9494_o = {n9492_o, n9493_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n9496_o = n6272_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n9497_o = n6272_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n9498_o = {n9496_o, n9497_o};
  assign n9500_o = n9446_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n9501_o = n6272_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n9502_o = n6272_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n9503_o = {n9501_o, n9502_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n9504_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n9505_o = {n9503_o, n9504_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n9507_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n9509_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n9511_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n9513_o = n6272_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n9514_o = n6272_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n9515_o = {n9513_o, n9514_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n9517_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n9518_o = n6272_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n9519_o = {n9517_o, n9518_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n9521_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n9522_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n9523_o = {n9521_o, n9522_o};
  assign n9524_o = {n9523_o, n9519_o, n9515_o, n9511_o, n9509_o, n9507_o, n9505_o, n9498_o, n9500_o, n9494_o, n9490_o, n9488_o, n9486_o, n9484_o, n9480_o, n9478_o, n9476_o, n9472_o, n9475_o, n9466_o, n9464_o, n9460_o, n9463_o, n9458_o, n9456_o, n9454_o, n9452_o, n9450_o, n9448_o, n9445_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1047:83  */
  assign n9525_o = n9524_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1047:90  */
  assign n9526_o = n9525_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1050:78  */
  assign n9529_o = n7017_o[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1052:30  */
  assign n9530_o = n7017_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1052:34  */
  assign n9531_o = ~n9530_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1052:9  */
  assign n9533_o = n9531_o ? 2'b11 : 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1056:23  */
  assign n9534_o = n7017_o[49:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1056:29  */
  assign n9535_o = n9534_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n9542_o = n6272_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n9545_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n9547_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n9549_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n9551_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n9553_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n9555_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n9557_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n9560_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n9561_o = n6272_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n9563_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n9565_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n9566_o = n6272_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n9567_o = {n9565_o, n9566_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n9568_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n9569_o = {n9567_o, n9568_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n9572_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n9573_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n9575_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n9577_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n9579_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n9580_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n9581_o = {n9579_o, n9580_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n9583_o = n6272_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n9585_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n9587_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n9589_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n9590_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n9591_o = {n9589_o, n9590_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n9593_o = n6272_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n9594_o = n6272_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n9595_o = {n9593_o, n9594_o};
  assign n9597_o = n9543_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n9598_o = n6272_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n9599_o = n6272_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n9600_o = {n9598_o, n9599_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n9601_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n9602_o = {n9600_o, n9601_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n9604_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n9606_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n9608_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n9610_o = n6272_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n9611_o = n6272_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n9612_o = {n9610_o, n9611_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n9614_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n9615_o = n6272_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n9616_o = {n9614_o, n9615_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n9618_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n9619_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n9620_o = {n9618_o, n9619_o};
  assign n9621_o = {n9620_o, n9616_o, n9612_o, n9608_o, n9606_o, n9604_o, n9602_o, n9595_o, n9597_o, n9591_o, n9587_o, n9585_o, n9583_o, n9581_o, n9577_o, n9575_o, n9573_o, n9569_o, n9572_o, n9563_o, n9561_o, n9557_o, n9560_o, n9555_o, n9553_o, n9551_o, n9549_o, n9547_o, n9545_o, n9542_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1057:83  */
  assign n9622_o = n9621_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1057:90  */
  assign n9623_o = n9622_o[4:0];
  assign n9625_o = n6378_o[22:8];
  assign n9626_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, 29'b00000000000001011000110000000, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n9623_o, 4'b0000, n9529_o, n9625_o, n9533_o, 2'b00, 4'b0000, n6267_o, n6264_o, n6274_o, n9437_o, n6335_o, n9526_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1058:74  */
  assign n9627_o = n9626_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1058:81  */
  assign n9628_o = n9627_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1058:85  */
  assign n9629_o = n9628_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1058:94  */
  assign n9630_o = n9629_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n9644_o = n9630_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n9647_o = n9644_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n9649_o = 1'b1 ? n9647_o : 1'b0;
  assign n9650_o = {n9649_o, n9623_o};
  assign n9651_o = {1'b0, n6294_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1056:9  */
  assign n9652_o = n9535_o ? n9650_o : n9651_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1061:30  */
  assign n9653_o = n7017_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1067:25  */
  assign n9657_o = n7017_o[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1067:27  */
  assign n9658_o = ~n9657_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1068:77  */
  assign n9659_o = ~n6925_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1068:75  */
  assign n9660_o = {n6925_o, n9659_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1069:77  */
  assign n9661_o = ~n6925_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1069:75  */
  assign n9662_o = {n6925_o, n9661_o};
  assign n9663_o = n6929_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1067:11  */
  assign n9664_o = n9658_o ? n9662_o : n9663_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1067:11  */
  assign n9665_o = n9658_o ? n9660_o : 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1076:25  */
  assign n9668_o = n7017_o[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1076:27  */
  assign n9669_o = ~n9668_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1077:77  */
  assign n9670_o = ~n6925_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1077:75  */
  assign n9671_o = {n6925_o, n9670_o};
  assign n9672_o = n6929_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1076:11  */
  assign n9673_o = n9669_o ? n9671_o : n9672_o;
  assign n9674_o = {n9673_o, 1'b0, 1'b1};
  assign n9675_o = {n9664_o, 1'b1, 1'b0};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1061:9  */
  assign n9676_o = n9653_o ? n9675_o : n9674_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1061:9  */
  assign n9677_o = n9653_o ? n9665_o : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:24  */
  assign n9678_o = n6272_o[25:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:39  */
  assign n9680_o = n9678_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:31  */
  assign n9682_o = n7017_o[68:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:38  */
  assign n9683_o = n9682_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9699_o = n9683_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9700_o = 1'b1 & n9699_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9703_o = n9700_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1089:83  */
  assign n9705_o = n7017_o[68:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1089:90  */
  assign n9706_o = n9705_o[10:6];
  assign n9715_o = {27'b000000000000000000000000000, n9706_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n9724_o = n6272_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n9727_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n9729_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n9731_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n9733_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n9735_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n9737_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n9739_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n9742_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n9743_o = n6272_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n9745_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n9747_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n9748_o = n6272_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n9749_o = {n9747_o, n9748_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n9750_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n9751_o = {n9749_o, n9750_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n9754_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n9755_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n9757_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n9759_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n9761_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n9762_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n9763_o = {n9761_o, n9762_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n9765_o = n6272_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n9767_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n9769_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n9771_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n9772_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n9773_o = {n9771_o, n9772_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n9775_o = n6272_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n9776_o = n6272_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n9777_o = {n9775_o, n9776_o};
  assign n9779_o = n9725_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n9780_o = n6272_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n9781_o = n6272_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n9782_o = {n9780_o, n9781_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n9783_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n9784_o = {n9782_o, n9783_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n9786_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n9788_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n9790_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n9792_o = n6272_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n9793_o = n6272_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n9794_o = {n9792_o, n9793_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n9796_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n9797_o = n6272_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n9798_o = {n9796_o, n9797_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n9800_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n9801_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n9802_o = {n9800_o, n9801_o};
  assign n9803_o = {n9802_o, n9798_o, n9794_o, n9790_o, n9788_o, n9786_o, n9784_o, n9777_o, n9779_o, n9773_o, n9769_o, n9767_o, n9765_o, n9763_o, n9759_o, n9757_o, n9755_o, n9751_o, n9754_o, n9745_o, n9743_o, n9739_o, n9742_o, n9737_o, n9735_o, n9733_o, n9731_o, n9729_o, n9727_o, n9724_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1092:83  */
  assign n9804_o = n9803_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1092:90  */
  assign n9805_o = n9804_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1094:37  */
  assign n9806_o = n7017_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1097:27  */
  assign n9808_o = n7017_o[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1097:29  */
  assign n9809_o = ~n9808_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1098:77  */
  assign n9810_o = ~n6925_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1098:75  */
  assign n9811_o = {n6925_o, n9810_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1099:77  */
  assign n9812_o = ~n6838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1099:75  */
  assign n9813_o = {n6838_o, n9812_o};
  assign n9814_o = n6926_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n9815_o = n10061_o ? n9813_o : n9814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1094:11  */
  assign n9816_o = n9820_o ? n9811_o : 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1094:11  */
  assign n9817_o = n9806_o ? 4'b1010 : 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1094:11  */
  assign n9819_o = n9806_o & n9809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1094:11  */
  assign n9820_o = n9806_o & n9809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:34  */
  assign n9822_o = n7017_o[68:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:41  */
  assign n9823_o = n9822_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9839_o = n9823_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9840_o = 1'b1 & n9839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9843_o = n9840_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n9851_o = n6272_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n9854_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n9856_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n9858_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n9860_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n9862_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n9864_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n9866_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n9869_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n9870_o = n6272_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n9872_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n9874_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n9875_o = n6272_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n9876_o = {n9874_o, n9875_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n9877_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n9878_o = {n9876_o, n9877_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n9881_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n9882_o = n6272_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n9884_o = n6272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n9886_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n9888_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n9889_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n9890_o = {n9888_o, n9889_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n9892_o = n6272_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n9894_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n9896_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n9898_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n9899_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n9900_o = {n9898_o, n9899_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n9902_o = n6272_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n9903_o = n6272_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n9904_o = {n9902_o, n9903_o};
  assign n9906_o = n9852_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n9907_o = n6272_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n9908_o = n6272_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n9909_o = {n9907_o, n9908_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n9910_o = n6272_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n9911_o = {n9909_o, n9910_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n9913_o = n6272_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n9915_o = n6272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n9917_o = n6272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n9919_o = n6272_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n9920_o = n6272_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n9921_o = {n9919_o, n9920_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n9923_o = n6272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n9924_o = n6272_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n9925_o = {n9923_o, n9924_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n9927_o = n6272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n9928_o = n6272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n9929_o = {n9927_o, n9928_o};
  assign n9930_o = {n9929_o, n9925_o, n9921_o, n9917_o, n9915_o, n9913_o, n9911_o, n9904_o, n9906_o, n9900_o, n9896_o, n9894_o, n9892_o, n9890_o, n9886_o, n9884_o, n9882_o, n9878_o, n9881_o, n9872_o, n9870_o, n9866_o, n9869_o, n9864_o, n9862_o, n9860_o, n9858_o, n9856_o, n9854_o, n9851_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1108:83  */
  assign n9931_o = n9930_o[90:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1108:90  */
  assign n9932_o = n9931_o[4:0];
  assign n9934_o = n6378_o[23:4];
  assign n9935_o = {1'b0, 16'b0000000000000000, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, 2'b00, n6486_o, 4'b1100, 29'b00000000000001011000110000000, n6928_o, n6663_o, n6575_o, n5388_o, n5376_o, 1'b0, n9932_o, 4'b0000, n9934_o, 4'b1001, n6267_o, n6264_o, n6274_o, n6377_o, n6335_o, n6315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1109:74  */
  assign n9936_o = n9935_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1109:81  */
  assign n9937_o = n9936_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1109:85  */
  assign n9938_o = n9937_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1109:94  */
  assign n9939_o = n9938_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n9953_o = n9939_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n9956_o = n9953_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n9958_o = 1'b1 ? n9956_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1110:83  */
  assign n9960_o = n7017_o[68:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1110:90  */
  assign n9961_o = n9960_o[10:6];
  assign n9970_o = {27'b000000000000000000000000000, n9961_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1112:34  */
  assign n9972_o = n7017_o[68:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1112:41  */
  assign n9973_o = n9972_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9989_o = n9973_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9990_o = 1'b1 & n9989_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9993_o = n9990_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1116:83  */
  assign n9995_o = n7017_o[82:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1116:92  */
  assign n9996_o = n9995_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1116:112  */
  assign n9997_o = n7017_o[82:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1116:121  */
  assign n9998_o = n9997_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1116:99  */
  assign n9999_o = {n9996_o, n9998_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1117:83  */
  assign n10000_o = n7017_o[82:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1117:92  */
  assign n10001_o = n10000_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1116:126  */
  assign n10002_o = {n9999_o, n10001_o};
  assign n10011_o = {18'b000000000000000000, n10002_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1121:16  */
  assign n10014_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1121:23  */
  assign n10015_o = n10014_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1121:27  */
  assign n10016_o = n10015_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1121:33  */
  assign n10017_o = ~n10016_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1112:9  */
  assign n10019_o = n10021_o ? 1'b1 : n6267_o;
  assign n10020_o = {4'b1011, n10011_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1112:9  */
  assign n10021_o = n9993_o & n10017_o;
  assign n10022_o = n6926_o[3:0];
  assign n10023_o = {n10022_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1112:9  */
  assign n10024_o = n9993_o ? n10020_o : n10023_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1112:9  */
  assign n10025_o = n9993_o ? 2'b11 : 2'b00;
  assign n10026_o = {n9958_o, n9932_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:9  */
  assign n10027_o = n9843_o ? n9970_o : n6377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:9  */
  assign n10028_o = n9843_o ? n6267_o : n10019_o;
  assign n10029_o = n6378_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:9  */
  assign n10030_o = n9843_o ? 4'b1001 : n10029_o;
  assign n10031_o = {1'b0, n6294_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:9  */
  assign n10032_o = n9843_o ? n10026_o : n10031_o;
  assign n10033_o = n6926_o[3:0];
  assign n10034_o = {n10033_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:9  */
  assign n10035_o = n9843_o ? n10034_o : n10024_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:9  */
  assign n10036_o = n9843_o ? 2'b00 : n10025_o;
  assign n10037_o = {n10030_o, n10028_o};
  assign n10038_o = {n9817_o, n9715_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n10039_o = n10050_o ? n9805_o : n6315_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:9  */
  assign n10040_o = n9703_o ? n6377_o : n10027_o;
  assign n10041_o = n6378_o[3:0];
  assign n10042_o = {n10041_o, n6267_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:9  */
  assign n10043_o = n9703_o ? n10042_o : n10037_o;
  assign n10044_o = {1'b0, n6294_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:9  */
  assign n10045_o = n9703_o ? n10044_o : n10032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:9  */
  assign n10046_o = n9703_o ? n10038_o : n10035_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:9  */
  assign n10048_o = n9703_o & n9819_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:9  */
  assign n10049_o = n9703_o ? n9816_o : n10036_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n10050_o = n9680_o & n9703_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n10051_o = n9680_o ? n10040_o : n6377_o;
  assign n10052_o = n6378_o[3:0];
  assign n10053_o = {n10052_o, n6267_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n10054_o = n9680_o ? n10043_o : n10053_o;
  assign n10055_o = {1'b0, n6294_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n10056_o = n9680_o ? n10045_o : n10055_o;
  assign n10057_o = n6926_o[3:0];
  assign n10058_o = {n10057_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n10059_o = n9680_o ? n10046_o : n10058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n10061_o = n9680_o & n10048_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n10062_o = n9680_o ? n10049_o : 2'b00;
  assign n10063_o = {n9533_o, 2'b00, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10064_o = n9423_o ? n9526_o : n10039_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10065_o = n9423_o ? n9437_o : n10051_o;
  assign n10066_o = n10054_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10067_o = n9423_o ? n6267_o : n10066_o;
  assign n10068_o = n10054_o[4:1];
  assign n10069_o = n10063_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10070_o = n9423_o ? n10069_o : n10068_o;
  assign n10071_o = n10063_o[7:4];
  assign n10072_o = n6378_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10073_o = n9423_o ? n10071_o : n10072_o;
  assign n10074_o = n6378_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10075_o = n9423_o ? n9529_o : n10074_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10076_o = n9423_o ? n9652_o : n10056_o;
  assign n10077_o = n6926_o[3:0];
  assign n10078_o = {n10077_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10079_o = n9423_o ? n10078_o : n10059_o;
  assign n10080_o = n6926_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10081_o = n9423_o ? n10080_o : n9815_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10082_o = n9423_o ? n9676_o : 4'b1100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10083_o = n9423_o ? n9677_o : n10062_o;
  assign n10084_o = {n10073_o, n10070_o, n10067_o};
  assign n10085_o = {n9419_o, n9417_o, n9414_o, n9412_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10086_o = n8043_o ? n6315_o : n10064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10087_o = n8043_o ? n6377_o : n10065_o;
  assign n10088_o = n10084_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10089_o = n8043_o ? n9410_o : n10088_o;
  assign n10090_o = n10084_o[8:1];
  assign n10091_o = n6378_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10092_o = n8043_o ? n10091_o : n10090_o;
  assign n10093_o = n6378_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10094_o = n8043_o ? n10093_o : n10075_o;
  assign n10095_o = {1'b0, n6294_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10096_o = n8043_o ? n10095_o : n10076_o;
  assign n10097_o = n10085_o[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10098_o = n8043_o ? n10097_o : n10079_o;
  assign n10099_o = n10085_o[43:36];
  assign n10100_o = n6926_o[11:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10101_o = n8043_o ? n10099_o : n10100_o;
  assign n10102_o = n10085_o[45:44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10103_o = n8043_o ? n10102_o : n10081_o;
  assign n10104_o = n10085_o[57:46];
  assign n10105_o = n6926_o[25:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10106_o = n8043_o ? n10104_o : n10105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10107_o = n8043_o ? 4'b1100 : n10082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10108_o = n8043_o ? n9420_o : n10083_o;
  assign n10109_o = {n10092_o, n10089_o};
  assign n10110_o = {n10106_o, n10103_o, n10101_o, n10098_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n10111_o = n7956_o ? n10086_o : n6315_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n10112_o = n7956_o ? n10087_o : n6377_o;
  assign n10113_o = n6378_o[7:0];
  assign n10114_o = {n10113_o, n6267_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n10115_o = n7956_o ? n10109_o : n10114_o;
  assign n10116_o = n6378_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n10117_o = n7956_o ? n10094_o : n10116_o;
  assign n10118_o = {1'b0, n6294_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n10119_o = n7956_o ? n10096_o : n10118_o;
  assign n10120_o = n6926_o[25:0];
  assign n10121_o = {n10120_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n10122_o = n7956_o ? n10110_o : n10121_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n10123_o = n7956_o ? n10107_o : 4'b1100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n10124_o = n7956_o ? n10108_o : 2'b00;
  assign n10125_o = {4'b1010, n7935_o};
  assign n10126_o = {n7928_o, n7926_o, n7879_o, n7878_o, n7880_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10127_o = n7875_o ? n6315_o : n10111_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10128_o = n7875_o ? n6377_o : n10112_o;
  assign n10129_o = n10115_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10130_o = n7875_o ? n10125_o : n10129_o;
  assign n10131_o = n10115_o[8:5];
  assign n10132_o = n6378_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10133_o = n7875_o ? n10132_o : n10131_o;
  assign n10134_o = n6378_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10135_o = n7875_o ? n7892_o : n10134_o;
  assign n10136_o = n6378_o[22:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10137_o = n7875_o ? n10126_o : n10136_o;
  assign n10138_o = n6378_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10139_o = n7875_o ? n10138_o : n10117_o;
  assign n10140_o = n10119_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10141_o = n7875_o ? n6294_o : n10140_o;
  assign n10142_o = n10119_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10143_o = n7875_o ? n7929_o : n10142_o;
  assign n10144_o = n6926_o[25:0];
  assign n10145_o = {n10144_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10146_o = n7875_o ? n10145_o : n10122_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10147_o = n7875_o ? 4'b1100 : n10123_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10148_o = n7875_o ? 2'b00 : n10124_o;
  assign n10149_o = {n10133_o, n10130_o};
  assign n10150_o = {n10139_o, n10137_o};
  assign n10151_o = {n10143_o, n10141_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n10152_o = n7852_o ? n6315_o : n10127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n10153_o = n7852_o ? n6377_o : n10128_o;
  assign n10154_o = n6378_o[7:0];
  assign n10155_o = {n10154_o, n6267_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n10156_o = n7852_o ? n10155_o : n10149_o;
  assign n10157_o = n6378_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n10158_o = n7852_o ? n10157_o : n10135_o;
  assign n10159_o = n6378_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n10160_o = n7852_o ? n10159_o : n10150_o;
  assign n10161_o = {1'b0, n6294_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n10162_o = n7852_o ? n10161_o : n10151_o;
  assign n10163_o = n6926_o[25:0];
  assign n10164_o = {n10163_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n10165_o = n7852_o ? n10164_o : n10146_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n10166_o = n7852_o ? 4'b1100 : n10147_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n10167_o = n7852_o ? 2'b00 : n10148_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10168_o = n7799_o ? n6315_o : n10152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10169_o = n7799_o ? n6377_o : n10153_o;
  assign n10170_o = n10156_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10171_o = n7799_o ? n6267_o : n10170_o;
  assign n10172_o = n10156_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10173_o = n7799_o ? 4'b1000 : n10172_o;
  assign n10174_o = n10156_o[6:5];
  assign n10175_o = n6378_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10176_o = n7799_o ? n10175_o : n10174_o;
  assign n10177_o = n10156_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10178_o = n7799_o ? n7804_o : n10177_o;
  assign n10179_o = n6378_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10180_o = n7799_o ? n10179_o : n10158_o;
  assign n10181_o = n6378_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10182_o = n7799_o ? n10181_o : n10160_o;
  assign n10183_o = n10162_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10184_o = n7799_o ? n6294_o : n10183_o;
  assign n10185_o = n10162_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10186_o = n7799_o ? n7831_o : n10185_o;
  assign n10187_o = n6926_o[25:0];
  assign n10188_o = {n10187_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10189_o = n7799_o ? n10188_o : n10165_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10190_o = n7799_o ? 4'b1100 : n10166_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10191_o = n7799_o ? 2'b00 : n10167_o;
  assign n10192_o = {n10178_o, n10176_o, n10173_o, n10171_o};
  assign n10193_o = {n10186_o, n10184_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10194_o = n7722_o ? n6315_o : n10168_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10195_o = n7722_o ? n6377_o : n10169_o;
  assign n10196_o = n10192_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10197_o = n7722_o ? n6267_o : n10196_o;
  assign n10198_o = n10192_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10199_o = n7722_o ? 4'b0111 : n10198_o;
  assign n10200_o = n10192_o[6:5];
  assign n10201_o = n6378_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10202_o = n7722_o ? n10201_o : n10200_o;
  assign n10203_o = n10192_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10204_o = n7722_o ? n7727_o : n10203_o;
  assign n10205_o = n6378_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10206_o = n7722_o ? n10205_o : n10180_o;
  assign n10207_o = n6378_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10208_o = n7722_o ? n10207_o : n10182_o;
  assign n10209_o = n10193_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10210_o = n7722_o ? n6294_o : n10209_o;
  assign n10211_o = n10193_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10212_o = n7722_o ? n7754_o : n10211_o;
  assign n10213_o = n6926_o[25:0];
  assign n10214_o = {n10213_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10215_o = n7722_o ? n10214_o : n10189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10216_o = n7722_o ? 4'b1100 : n10190_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10217_o = n7722_o ? 2'b00 : n10191_o;
  assign n10218_o = {n10204_o, n10202_o, n10199_o, n10197_o};
  assign n10219_o = {n10212_o, n10210_o};
  assign n10220_o = {n7628_o, 2'b00, 4'b0000};
  assign n10221_o = {n7677_o, n7666_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10222_o = n7622_o ? n6315_o : n10194_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10223_o = n7622_o ? n6377_o : n10195_o;
  assign n10224_o = n10218_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10225_o = n7622_o ? n6267_o : n10224_o;
  assign n10226_o = n10218_o[8:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10227_o = n7622_o ? n10220_o : n10226_o;
  assign n10228_o = n6378_o[10:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10229_o = n7622_o ? 2'b00 : n10228_o;
  assign n10230_o = n6378_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10231_o = n7622_o ? n10230_o : n10206_o;
  assign n10232_o = n6378_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10233_o = n7622_o ? n10232_o : n10208_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10234_o = n7622_o ? n10221_o : 4'b0000;
  assign n10235_o = n10219_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10236_o = n7622_o ? n6294_o : n10235_o;
  assign n10237_o = n10219_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10238_o = n7622_o ? n7667_o : n10237_o;
  assign n10239_o = n6926_o[25:0];
  assign n10240_o = {n10239_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10241_o = n7622_o ? n10240_o : n10215_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10242_o = n7622_o ? 4'b1100 : n10216_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10243_o = n7622_o ? 2'b00 : n10217_o;
  assign n10244_o = {n10227_o, n10225_o};
  assign n10245_o = {n10231_o, n10229_o};
  assign n10246_o = {n10238_o, n10236_o, n10234_o, n10233_o};
  assign n10247_o = {1'b1, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10248_o = n7597_o ? n6315_o : n10222_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10249_o = n7597_o ? n6377_o : n10223_o;
  assign n10250_o = n10244_o[6:0];
  assign n10251_o = n6378_o[5:0];
  assign n10252_o = {n10251_o, n6267_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10253_o = n7597_o ? n10252_o : n10250_o;
  assign n10254_o = n10244_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10255_o = n7597_o ? 2'b10 : n10254_o;
  assign n10256_o = n6378_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10257_o = n7597_o ? n10256_o : n10245_o;
  assign n10258_o = n6378_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10259_o = n7597_o ? n10247_o : n10258_o;
  assign n10260_o = n6378_o[23:16];
  assign n10261_o = {1'b0, n6294_o, 4'b0000, n10260_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10262_o = n7597_o ? n10261_o : n10246_o;
  assign n10263_o = n6926_o[25:0];
  assign n10264_o = {n10263_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10265_o = n7597_o ? n10264_o : n10241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10266_o = n7597_o ? 4'b1100 : n10242_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10267_o = n7597_o ? 2'b00 : n10243_o;
  assign n10268_o = {n10255_o, n10253_o};
  assign n10269_o = {n10262_o, n10259_o, n10257_o};
  assign n10270_o = {n7551_o, 2'b10, 4'b0000};
  assign n10271_o = {n7576_o, n7572_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10272_o = n7545_o ? n6315_o : n10248_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10273_o = n7545_o ? n6377_o : n10249_o;
  assign n10274_o = n10268_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10275_o = n7545_o ? n6267_o : n10274_o;
  assign n10276_o = n10268_o[8:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10277_o = n7545_o ? n10270_o : n10276_o;
  assign n10278_o = n10269_o[2:0];
  assign n10279_o = n6378_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10280_o = n7545_o ? n10279_o : n10278_o;
  assign n10281_o = n10269_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10282_o = n7545_o ? n10271_o : n10281_o;
  assign n10283_o = n10269_o[24:7];
  assign n10284_o = n6378_o[23:16];
  assign n10285_o = {1'b0, n6294_o, 4'b0000, n10284_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10286_o = n7545_o ? n10285_o : n10283_o;
  assign n10287_o = n6926_o[25:0];
  assign n10288_o = {n10287_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10289_o = n7545_o ? n10288_o : n10265_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10290_o = n7545_o ? 4'b1100 : n10266_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10291_o = n7545_o ? 2'b00 : n10267_o;
  assign n10292_o = {n10277_o, n10275_o};
  assign n10293_o = {n10286_o, n10282_o, n10280_o};
  assign n10294_o = {n7455_o, n7497_o};
  assign n10295_o = {n7502_o, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10296_o = n7450_o ? n6315_o : n10272_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10297_o = n7450_o ? n6377_o : n10273_o;
  assign n10298_o = n10292_o[4:0];
  assign n10299_o = n6378_o[3:0];
  assign n10300_o = {n10299_o, n6267_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10301_o = n7450_o ? n10300_o : n10298_o;
  assign n10302_o = n10292_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10303_o = n7450_o ? n10294_o : n10302_o;
  assign n10304_o = n10293_o[2:0];
  assign n10305_o = n6378_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10306_o = n7450_o ? n10305_o : n10304_o;
  assign n10307_o = n10293_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10308_o = n7450_o ? n10295_o : n10307_o;
  assign n10309_o = n10293_o[23:7];
  assign n10310_o = n6378_o[23:16];
  assign n10311_o = {n6294_o, 4'b0000, n10310_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10312_o = n7450_o ? n10311_o : n10309_o;
  assign n10313_o = n10293_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10314_o = n7450_o ? n7489_o : n10313_o;
  assign n10315_o = n6926_o[25:0];
  assign n10316_o = {n10315_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10317_o = n7450_o ? n10316_o : n10289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10318_o = n7450_o ? 4'b1100 : n10290_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10319_o = n7450_o ? 2'b00 : n10291_o;
  assign n10320_o = {n10303_o, n10301_o};
  assign n10321_o = {n10314_o, n10312_o, n10308_o, n10306_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10322_o = n7338_o ? n6315_o : n10296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10323_o = n7338_o ? n6377_o : n10297_o;
  assign n10324_o = n10320_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10325_o = n7338_o ? n6267_o : n10324_o;
  assign n10326_o = n10320_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10327_o = n7338_o ? n7378_o : n10326_o;
  assign n10328_o = n10320_o[8:5];
  assign n10329_o = n6378_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10330_o = n7338_o ? n10329_o : n10328_o;
  assign n10331_o = n10321_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10332_o = n7338_o ? n7380_o : n10331_o;
  assign n10333_o = n10321_o[23:3];
  assign n10334_o = n6378_o[23:12];
  assign n10335_o = {n6294_o, 4'b0000, n10334_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10336_o = n7338_o ? n10335_o : n10333_o;
  assign n10337_o = n10321_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10338_o = n7338_o ? n7407_o : n10337_o;
  assign n10339_o = n6926_o[25:0];
  assign n10340_o = {n10339_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10341_o = n7338_o ? n10340_o : n10317_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10342_o = n7338_o ? 4'b1100 : n10318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10343_o = n7338_o ? 2'b00 : n10319_o;
  assign n10344_o = {n10330_o, n10327_o, n10325_o};
  assign n10345_o = {n10338_o, n10336_o, n10332_o};
  assign n10346_o = {1'b1, n7316_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n10347_o = n7298_o ? n6315_o : n10322_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n10348_o = n7298_o ? n6377_o : n10323_o;
  assign n10349_o = n6378_o[7:0];
  assign n10350_o = {n10349_o, n6267_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n10351_o = n7298_o ? n10350_o : n10344_o;
  assign n10352_o = n6378_o[23:9];
  assign n10353_o = {1'b0, n6294_o, 4'b0000, n10352_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n10354_o = n7298_o ? n10353_o : n10345_o;
  assign n10355_o = n6926_o[25:0];
  assign n10356_o = {n10355_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n10357_o = n7298_o ? n10356_o : n10341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n10358_o = n7298_o ? 4'b1100 : n10342_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n10359_o = n7298_o ? 2'b00 : n10343_o;
  assign n10360_o = {1'b0, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n10361_o = n7298_o ? n10346_o : n10360_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10362_o = n7183_o ? n6315_o : n10347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10363_o = n7183_o ? n6377_o : n10348_o;
  assign n10364_o = n10351_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10365_o = n7183_o ? n6267_o : n10364_o;
  assign n10366_o = n10351_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10367_o = n7183_o ? n7193_o : n10366_o;
  assign n10368_o = n10351_o[6:5];
  assign n10369_o = n6378_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10370_o = n7183_o ? n10369_o : n10368_o;
  assign n10371_o = n10351_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10372_o = n7183_o ? n7250_o : n10371_o;
  assign n10373_o = n10354_o[23:0];
  assign n10374_o = n6378_o[23:9];
  assign n10375_o = {n6294_o, 4'b0000, n10374_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10376_o = n7183_o ? n10375_o : n10373_o;
  assign n10377_o = n10354_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10378_o = n7183_o ? n7277_o : n10377_o;
  assign n10379_o = n6926_o[25:0];
  assign n10380_o = {n10379_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10381_o = n7183_o ? n10380_o : n10357_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10382_o = n7183_o ? 4'b1100 : n10358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10383_o = n7183_o ? 2'b00 : n10359_o;
  assign n10384_o = {1'b0, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10385_o = n7183_o ? n10384_o : n10361_o;
  assign n10386_o = {n10372_o, n10370_o, n10367_o, n10365_o};
  assign n10387_o = {n10378_o, n10376_o};
  assign n10388_o = {n7112_o, n7108_o, n7098_o, n7072_o, n7068_o, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10389_o = n7063_o ? n6315_o : n10362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10390_o = n7063_o ? n6377_o : n10363_o;
  assign n10391_o = n10386_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10392_o = n7063_o ? n6267_o : n10391_o;
  assign n10393_o = n10386_o[8:1];
  assign n10394_o = n10388_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10395_o = n7063_o ? n10394_o : n10393_o;
  assign n10396_o = n10388_o[8];
  assign n10397_o = n6378_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10398_o = n7063_o ? n10396_o : n10397_o;
  assign n10399_o = n10387_o[2:0];
  assign n10400_o = n10388_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10401_o = n7063_o ? n10400_o : n10399_o;
  assign n10402_o = n10387_o[23:3];
  assign n10403_o = n6378_o[23:12];
  assign n10404_o = {n6294_o, 4'b0000, n10403_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10405_o = n7063_o ? n10404_o : n10402_o;
  assign n10406_o = n10387_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10407_o = n7063_o ? n7138_o : n10406_o;
  assign n10408_o = n6926_o[25:0];
  assign n10409_o = {n10408_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10410_o = n7063_o ? n10409_o : n10381_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10411_o = n7063_o ? 4'b1100 : n10382_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10412_o = n7063_o ? 2'b00 : n10383_o;
  assign n10413_o = {1'b0, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10414_o = n7063_o ? n10413_o : n10385_o;
  assign n10415_o = {n10407_o, n10405_o, n10401_o, n10398_o, n10395_o, n10392_o};
  assign n10416_o = {16'b0000000000000000, 32'b00000000000000000000000000000000, 5'b00000, 5'b00000};
  assign n10417_o = {32'b00000000000000000000000000000000, 4'b0000, 4'b0000};
  assign n10418_o = n10416_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10419_o = n7027_o ? n10418_o : n10389_o;
  assign n10420_o = n10416_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10421_o = n7027_o ? n10420_o : n6335_o;
  assign n10422_o = n10416_o[41:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10423_o = n7027_o ? n10422_o : n10390_o;
  assign n10424_o = n10416_o[57:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10425_o = n7027_o ? n10424_o : n6274_o;
  assign n10426_o = n10415_o[28:0];
  assign n10427_o = {4'b0000, 24'b000000000000100000000000, n6267_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10428_o = n7027_o ? n10427_o : n10426_o;
  assign n10429_o = n10415_o[33:29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10430_o = n7027_o ? 5'b00000 : n10429_o;
  assign n10431_o = n10415_o[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10432_o = n7027_o ? 1'b0 : n10431_o;
  assign n10433_o = n10417_o[7:0];
  assign n10434_o = {n6663_o, n6575_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10435_o = n7027_o ? n10433_o : n10434_o;
  assign n10436_o = n10410_o[31:0];
  assign n10437_o = n10417_o[39:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10438_o = n7027_o ? n10437_o : n10436_o;
  assign n10439_o = n10410_o[57:32];
  assign n10440_o = n6926_o[25:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10441_o = n7027_o ? n10440_o : n10439_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10442_o = n7027_o ? 4'b1100 : n10411_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10443_o = n7027_o ? 4'b0000 : n6486_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10444_o = n7027_o ? 2'b00 : n10412_o;
  assign n10445_o = {1'b0, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10446_o = n7027_o ? n10445_o : n10414_o;
  assign n10447_o = {n10425_o, n10423_o, n10421_o, n10419_o};
  assign n10448_o = {n10432_o, n10430_o, n10428_o};
  assign n10449_o = {n10441_o, n10438_o, n10435_o};
  assign n10450_o = {n10444_o, n10443_o, n10442_o};
  assign n10451_o = n7020_o[57:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n10452_o = n7019_o ? n10451_o : n10447_o;
  assign n10453_o = n7020_o[58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n10454_o = n7019_o ? n10453_o : n6264_o;
  assign n10455_o = n7020_o[93:59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n10456_o = n7019_o ? n10455_o : n10448_o;
  assign n10457_o = n7020_o[131:94];
  assign n10458_o = {n5388_o, n5376_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n10459_o = n7019_o ? n10457_o : n10458_o;
  assign n10460_o = n6926_o[25:0];
  assign n10461_o = {n10460_o, n6928_o, n6663_o, n6575_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n10462_o = n7019_o ? n10461_o : n10449_o;
  assign n10463_o = {2'b00, n6486_o, 4'b1100};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n10464_o = n7019_o ? n10463_o : n10450_o;
  assign n10465_o = {1'b0, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n10466_o = n7019_o ? n10465_o : n10446_o;
  assign n10467_o = n6926_o[28:26];
  assign n10468_o = {n10466_o, n5317_o, 1'b1, n5313_o, n5309_o, n5393_o, n5384_o, n10464_o, n10467_o, n10462_o, n10459_o, n10456_o, n10454_o, n10452_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1135:10  */
  assign n10469_o = n10468_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1135:17  */
  assign n10470_o = n10469_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1135:21  */
  assign n10471_o = n10470_o[59];
  assign n10472_o = {n6272_o, n6274_o};
  assign n10473_o = {n5313_o, n5309_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1135:5  */
  assign n10474_o = n10471_o ? n10472_o : n10473_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1146:19  */
  assign n10475_o = r[280:0];
  assign n10476_o = {n10466_o, n5317_o, 1'b1, n10474_o, n5393_o, n5384_o, n10464_o, n10467_o, n10462_o, n10459_o, n10456_o, n10454_o, n10452_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1156:18  */
  assign n10486_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1160:9  */
  assign n10489_o = init_i ? 350'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000010110001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1158:5  */
  assign n10495_o = en_i ? n10489_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1158:5  */
  always @(posedge clk_i or posedge n10486_o)
    if (n10486_o)
      n10496_q <= 350'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000010110001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n10496_q <= n10495_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1156:5  */
  assign n10497_o = {en_i, n5249_o, n5246_o, wb_dat_d, n5243_o, n5239_o, n5236_o};
  assign n10498_o = {en_i, n5274_o, n5271_o, wb_vec_dat_d, n5268_o, n5264_o, n5261_o};
endmodule

module fetch
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  fetch_i_hazard,
   input  fetch_i_stall,
   input  fetch_i_branch,
   input  [15:0] fetch_i_branch_target,
   output [15:0] fetch_o_pc,
   output [15:0] imem_o_adr,
   output imem_o_ena);
  wire [18:0] n5182_o;
  wire [15:0] n5184_o;
  wire [15:0] n5186_o;
  wire n5187_o;
  wire [15:0] r;
  wire [15:0] rin;
  wire n5191_o;
  wire n5192_o;
  wire n5193_o;
  wire [15:0] n5194_o;
  wire n5195_o;
  wire [15:0] n5196_o;
  wire [13:0] n5197_o;
  wire [13:0] n5199_o;
  wire [15:0] n5201_o;
  wire [15:0] n5202_o;
  wire [15:0] n5203_o;
  wire [15:0] n5204_o;
  wire n5210_o;
  wire [15:0] n5213_o;
  wire [15:0] n5219_o;
  reg [15:0] n5220_q;
  wire [16:0] n5221_o;
  assign fetch_o_pc = n5184_o;
  assign imem_o_adr = n5186_o;
  assign imem_o_ena = n5187_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:726:22  */
  assign n5182_o = {fetch_i_branch_target, fetch_i_branch, fetch_i_stall, fetch_i_hazard};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:724:22  */
  assign n5184_o = n5204_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:720:22  */
  assign n5186_o = n5221_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:719:22  */
  assign n5187_o = n5221_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:30:10  */
  assign r = n5220_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:30:13  */
  assign rin = n5203_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:45:16  */
  assign n5191_o = n5182_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:45:40  */
  assign n5192_o = n5182_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:45:29  */
  assign n5193_o = n5191_o | n5192_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:46:19  */
  assign n5194_o = r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:47:19  */
  assign n5195_o = n5182_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:48:34  */
  assign n5196_o = n5182_o[18:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:50:22  */
  assign n5197_o = r[15:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:50:43  */
  assign n5199_o = n5197_o + 14'b00000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:50:48  */
  assign n5201_o = {n5199_o, 2'b00};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:47:5  */
  assign n5202_o = n5195_o ? n5196_o : n5201_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:45:5  */
  assign n5203_o = n5193_o ? n5194_o : n5202_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:56:41  */
  assign n5204_o = r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:67:18  */
  assign n5210_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:71:9  */
  assign n5213_o = init_i ? 16'b1111111111111111 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:69:5  */
  assign n5219_o = en_i ? n5213_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:69:5  */
  always @(posedge clk_i or posedge n5210_o)
    if (n5210_o)
      n5220_q <= 16'b1111111111111111;
    else
      n5220_q <= n5219_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:67:5  */
  assign n5221_o = {en_i, n5203_o};
endmodule

module hibi_wrapper_r1_16_32_5_6_0_8_8_8_8_0_1_1_8192_0_0_3_3_40_0_0_3_6_0_0_1_1_0_0_0_0
  (input  bus_clk,
   input  agent_clk,
   input  bus_sync_clk,
   input  agent_sync_clk,
   input  rst_n,
   input  bus_av_in,
   input  [31:0] bus_data_in,
   input  [4:0] bus_comm_in,
   input  bus_full_in,
   input  bus_lock_in,
   input  agent_av_in,
   input  [31:0] agent_data_in,
   input  [4:0] agent_comm_in,
   input  agent_we_in,
   input  agent_msg_av_in,
   input  [31:0] agent_msg_data_in,
   input  [4:0] agent_msg_comm_in,
   input  agent_msg_we_in,
   input  agent_msg_re_in,
   input  agent_re_in,
   output agent_full_out,
   output agent_one_p_out,
   output bus_av_out,
   output [31:0] bus_data_out,
   output [4:0] bus_comm_out,
   output bus_lock_out,
   output bus_full_out,
   output agent_av_out,
   output [31:0] agent_data_out,
   output [4:0] agent_comm_out,
   output agent_empty_out,
   output agent_one_d_out,
   output agent_msg_av_out,
   output [31:0] agent_msg_data_out,
   output [4:0] agent_msg_comm_out,
   output agent_msg_empty_out,
   output agent_msg_one_d_out,
   output agent_msg_full_out,
   output agent_msg_one_p_out);
  wire av_fifo_tx;
  wire [31:0] data_fifo_tx;
  wire [4:0] comm_fifo_tx;
  wire re_tx_fifo;
  wire empty_fifo_tx;
  wire one_d_fifo_tx;
  wire av_0_rx_fifo;
  wire [31:0] data_0_rx_fifo;
  wire [4:0] comm_0_rx_fifo;
  wire we_0_rx_fifo;
  wire full_0_fifo_rx;
  wire one_0_p_fifo_rx;
  wire av_1_rx_fifo;
  wire [31:0] data_1_rx_fifo;
  wire [4:0] comm_1_rx_fifo;
  wire we_1_rx_fifo;
  wire full_1_fifo_rx;
  wire one_1_p_fifo_rx;
  wire cfg_rd_rdy_tx_rx;
  wire [4:0] cfg_addr_rx_tx;
  wire [31:0] cfg_data_rx_tx;
  wire [15:0] cfg_ret_addr_rx_tx;
  wire cfg_re_rx_tx;
  wire cfg_we_rx_tx;
  wire tx_unit_n5049;
  wire [31:0] tx_unit_n5050;
  wire [4:0] tx_unit_n5051;
  wire tx_unit_n5052;
  wire tx_unit_n5053;
  wire tx_unit_n5054;
  wire tx_unit_av_out;
  wire [31:0] tx_unit_data_out;
  wire [4:0] tx_unit_comm_out;
  wire tx_unit_lock_out;
  wire tx_unit_cfg_rd_rdy_out;
  wire tx_unit_re_out;
  wire tx_fifo_mux_n5067;
  wire tx_fifo_mux_n5068;
  wire tx_fifo_mux_n5069;
  wire tx_fifo_mux_n5070;
  wire tx_fifo_mux_n5071;
  wire [31:0] tx_fifo_mux_n5072;
  wire [4:0] tx_fifo_mux_n5073;
  wire tx_fifo_mux_n5074;
  wire tx_fifo_mux_n5075;
  wire tx_fifo_mux_full_0_out;
  wire tx_fifo_mux_one_p_0_out;
  wire tx_fifo_mux_full_1_out;
  wire tx_fifo_mux_one_p_1_out;
  wire tx_fifo_mux_av_out;
  wire [31:0] tx_fifo_mux_data_out;
  wire [4:0] tx_fifo_mux_comm_out;
  wire tx_fifo_mux_empty_out;
  wire tx_fifo_mux_one_d_out;
  wire tx_fifo_mux_debug_out;
  wire rx_unit_n5096;
  wire [31:0] rx_unit_n5097;
  wire [4:0] rx_unit_n5098;
  wire rx_unit_n5099;
  wire rx_unit_n5100;
  wire [31:0] rx_unit_n5101;
  wire [4:0] rx_unit_n5102;
  wire rx_unit_n5103;
  wire rx_unit_n5104;
  wire rx_unit_n5105;
  wire [31:0] rx_unit_n5106;
  wire [4:0] rx_unit_n5107;
  wire [15:0] rx_unit_n5108;
  wire rx_unit_n5109;
  wire rx_unit_av_0_out;
  wire [31:0] rx_unit_data_0_out;
  wire [4:0] rx_unit_comm_0_out;
  wire rx_unit_we_0_out;
  wire rx_unit_av_1_out;
  wire [31:0] rx_unit_data_1_out;
  wire [4:0] rx_unit_comm_1_out;
  wire rx_unit_we_1_out;
  wire rx_unit_cfg_we_out;
  wire rx_unit_cfg_re_out;
  wire [31:0] rx_unit_cfg_data_out;
  wire [4:0] rx_unit_cfg_addr_out;
  wire [15:0] rx_unit_cfg_ret_addr_out;
  wire rx_unit_full_out;
  wire rx_fifo_mux_n5138;
  wire rx_fifo_mux_n5139;
  wire rx_fifo_mux_n5140;
  wire rx_fifo_mux_n5141;
  wire rx_fifo_mux_n5142;
  wire [31:0] rx_fifo_mux_n5143;
  wire [4:0] rx_fifo_mux_n5144;
  wire rx_fifo_mux_n5145;
  wire rx_fifo_mux_n5146;
  wire rx_fifo_mux_n5147;
  wire [31:0] rx_fifo_mux_n5148;
  wire [4:0] rx_fifo_mux_n5149;
  wire rx_fifo_mux_n5150;
  wire rx_fifo_mux_n5151;
  wire rx_fifo_mux_one_p_0_out;
  wire rx_fifo_mux_full_0_out;
  wire rx_fifo_mux_one_p_1_out;
  wire rx_fifo_mux_full_1_out;
  wire rx_fifo_mux_av_0_out;
  wire [31:0] rx_fifo_mux_data_0_out;
  wire [4:0] rx_fifo_mux_comm_0_out;
  wire rx_fifo_mux_empty_0_out;
  wire rx_fifo_mux_one_d_0_out;
  wire rx_fifo_mux_av_1_out;
  wire [31:0] rx_fifo_mux_data_1_out;
  wire [4:0] rx_fifo_mux_comm_1_out;
  wire rx_fifo_mux_empty_1_out;
  wire rx_fifo_mux_debug_out;
  wire rx_fifo_mux_one_d_1_out;
  assign agent_full_out = tx_fifo_mux_n5069;
  assign agent_one_p_out = tx_fifo_mux_n5070;
  assign bus_av_out = tx_unit_n5049;
  assign bus_data_out = tx_unit_n5050;
  assign bus_comm_out = tx_unit_n5051;
  assign bus_lock_out = tx_unit_n5052;
  assign bus_full_out = rx_unit_n5109;
  assign agent_av_out = rx_fifo_mux_n5147;
  assign agent_data_out = rx_fifo_mux_n5148;
  assign agent_comm_out = rx_fifo_mux_n5149;
  assign agent_empty_out = rx_fifo_mux_n5150;
  assign agent_one_d_out = rx_fifo_mux_n5151;
  assign agent_msg_av_out = rx_fifo_mux_n5142;
  assign agent_msg_data_out = rx_fifo_mux_n5143;
  assign agent_msg_comm_out = rx_fifo_mux_n5144;
  assign agent_msg_empty_out = rx_fifo_mux_n5145;
  assign agent_msg_one_d_out = rx_fifo_mux_n5146;
  assign agent_msg_full_out = tx_fifo_mux_n5068;
  assign agent_msg_one_p_out = tx_fifo_mux_n5067;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:457:10  */
  assign av_fifo_tx = tx_fifo_mux_n5071; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:458:10  */
  assign data_fifo_tx = tx_fifo_mux_n5072; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:459:10  */
  assign comm_fifo_tx = tx_fifo_mux_n5073; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:460:10  */
  assign re_tx_fifo = tx_unit_n5054; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:461:10  */
  assign empty_fifo_tx = tx_fifo_mux_n5074; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:462:10  */
  assign one_d_fifo_tx = tx_fifo_mux_n5075; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:465:10  */
  assign av_0_rx_fifo = rx_unit_n5096; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:466:10  */
  assign data_0_rx_fifo = rx_unit_n5097; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:467:10  */
  assign comm_0_rx_fifo = rx_unit_n5098; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:468:10  */
  assign we_0_rx_fifo = rx_unit_n5099; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:469:10  */
  assign full_0_fifo_rx = rx_fifo_mux_n5139; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:470:10  */
  assign one_0_p_fifo_rx = rx_fifo_mux_n5138; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:472:10  */
  assign av_1_rx_fifo = rx_unit_n5100; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:473:10  */
  assign data_1_rx_fifo = rx_unit_n5101; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:474:10  */
  assign comm_1_rx_fifo = rx_unit_n5102; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:475:10  */
  assign we_1_rx_fifo = rx_unit_n5103; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:476:10  */
  assign full_1_fifo_rx = rx_fifo_mux_n5141; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:477:10  */
  assign one_1_p_fifo_rx = rx_fifo_mux_n5140; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:480:10  */
  assign cfg_rd_rdy_tx_rx = tx_unit_n5053; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:483:10  */
  assign cfg_addr_rx_tx = rx_unit_n5107; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:484:10  */
  assign cfg_data_rx_tx = rx_unit_n5106; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:486:10  */
  assign cfg_ret_addr_rx_tx = rx_unit_n5108; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:487:10  */
  assign cfg_re_rx_tx = rx_unit_n5105; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:488:10  */
  assign cfg_we_rx_tx = rx_unit_n5104; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:553:19  */
  assign tx_unit_n5049 = tx_unit_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:551:19  */
  assign tx_unit_n5050 = tx_unit_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:552:19  */
  assign tx_unit_n5051 = tx_unit_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:554:19  */
  assign tx_unit_n5052 = tx_unit_lock_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:557:25  */
  assign tx_unit_n5053 = tx_unit_cfg_rd_rdy_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:564:17  */
  assign tx_unit_n5054 = tx_unit_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:497:3  */
  transmitter_3_8192_6_32_16_5_6_5_3_0_40_0_3_1_0_0_1_0_0_0_0 tx_unit (
    .clk(bus_clk),
    .rst_n(rst_n),
    .lock_in(bus_lock_in),
    .full_in(bus_full_in),
    .cfg_data_in(cfg_data_rx_tx),
    .cfg_addr_in(cfg_addr_rx_tx),
    .cfg_ret_addr_in(cfg_ret_addr_rx_tx),
    .cfg_re_in(cfg_re_rx_tx),
    .cfg_we_in(cfg_we_rx_tx),
    .av_in(av_fifo_tx),
    .data_in(data_fifo_tx),
    .comm_in(comm_fifo_tx),
    .empty_in(empty_fifo_tx),
    .one_d_in(one_d_fifo_tx),
    .av_out(tx_unit_av_out),
    .data_out(tx_unit_data_out),
    .comm_out(tx_unit_comm_out),
    .lock_out(tx_unit_lock_out),
    .cfg_rd_rdy_out(tx_unit_cfg_rd_rdy_out),
    .re_out(tx_unit_re_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:604:22  */
  assign tx_fifo_mux_n5067 = tx_fifo_mux_one_p_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:605:22  */
  assign tx_fifo_mux_n5068 = tx_fifo_mux_full_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:612:22  */
  assign tx_fifo_mux_n5069 = tx_fifo_mux_full_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:611:22  */
  assign tx_fifo_mux_n5070 = tx_fifo_mux_one_p_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:617:20  */
  assign tx_fifo_mux_n5071 = tx_fifo_mux_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:615:20  */
  assign tx_fifo_mux_n5072 = tx_fifo_mux_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:616:20  */
  assign tx_fifo_mux_n5073 = tx_fifo_mux_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:618:20  */
  assign tx_fifo_mux_n5074 = tx_fifo_mux_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:619:20  */
  assign tx_fifo_mux_n5075 = tx_fifo_mux_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  double_fifo_mux_rd_0_1_1_8_8_32_0_5_0 tx_fifo_mux (
    .clk_re(bus_clk),
    .clk_we(agent_clk),
    .clk_re_pls(bus_sync_clk),
    .clk_we_pls(agent_sync_clk),
    .rst_n(rst_n),
    .av_0_in(agent_msg_av_in),
    .data_0_in(agent_msg_data_in),
    .comm_0_in(agent_msg_comm_in),
    .we_0_in(agent_msg_we_in),
    .av_1_in(agent_av_in),
    .data_1_in(agent_data_in),
    .comm_1_in(agent_comm_in),
    .we_1_in(agent_we_in),
    .re_in(re_tx_fifo),
    .full_0_out(tx_fifo_mux_full_0_out),
    .one_p_0_out(tx_fifo_mux_one_p_0_out),
    .full_1_out(tx_fifo_mux_full_1_out),
    .one_p_1_out(tx_fifo_mux_one_p_1_out),
    .av_out(tx_fifo_mux_av_out),
    .data_out(tx_fifo_mux_data_out),
    .comm_out(tx_fifo_mux_comm_out),
    .empty_out(tx_fifo_mux_empty_out),
    .one_d_out(tx_fifo_mux_one_d_out),
    .debug_out());
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:657:21  */
  assign rx_unit_n5096 = rx_unit_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:658:21  */
  assign rx_unit_n5097 = rx_unit_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:659:21  */
  assign rx_unit_n5098 = rx_unit_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:660:21  */
  assign rx_unit_n5099 = rx_unit_we_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:664:21  */
  assign rx_unit_n5100 = rx_unit_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:665:21  */
  assign rx_unit_n5101 = rx_unit_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:666:21  */
  assign rx_unit_n5102 = rx_unit_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:667:21  */
  assign rx_unit_n5103 = rx_unit_we_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:675:27  */
  assign rx_unit_n5104 = rx_unit_cfg_we_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:676:27  */
  assign rx_unit_n5105 = rx_unit_cfg_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:673:27  */
  assign rx_unit_n5106 = rx_unit_cfg_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:672:27  */
  assign rx_unit_n5107 = rx_unit_cfg_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:674:27  */
  assign rx_unit_n5108 = rx_unit_cfg_ret_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:677:27  */
  assign rx_unit_n5109 = rx_unit_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:627:3  */
  receiver_3_0_0_8192_0_6_32_16_5_0_0_0_0 rx_unit (
    .clk(bus_clk),
    .rst_n(rst_n),
    .av_in(bus_av_in),
    .data_in(bus_data_in),
    .comm_in(bus_comm_in),
    .cfg_rd_rdy_in(cfg_rd_rdy_tx_rx),
    .full_0_in(full_0_fifo_rx),
    .one_p_0_in(one_0_p_fifo_rx),
    .full_1_in(full_1_fifo_rx),
    .one_p_1_in(one_1_p_fifo_rx),
    .bus_full_in(bus_full_in),
    .av_0_out(rx_unit_av_0_out),
    .data_0_out(rx_unit_data_0_out),
    .comm_0_out(rx_unit_comm_0_out),
    .we_0_out(rx_unit_we_0_out),
    .av_1_out(rx_unit_av_1_out),
    .data_1_out(rx_unit_data_1_out),
    .comm_1_out(rx_unit_comm_1_out),
    .we_1_out(rx_unit_we_1_out),
    .cfg_we_out(rx_unit_cfg_we_out),
    .cfg_re_out(rx_unit_cfg_re_out),
    .cfg_data_out(rx_unit_cfg_data_out),
    .cfg_addr_out(rx_unit_cfg_addr_out),
    .cfg_ret_addr_out(rx_unit_cfg_ret_addr_out),
    .full_out(rx_unit_full_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:706:22  */
  assign rx_fifo_mux_n5138 = rx_fifo_mux_one_p_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:705:22  */
  assign rx_fifo_mux_n5139 = rx_fifo_mux_full_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:713:22  */
  assign rx_fifo_mux_n5140 = rx_fifo_mux_one_p_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:712:22  */
  assign rx_fifo_mux_n5141 = rx_fifo_mux_full_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:716:22  */
  assign rx_fifo_mux_n5142 = rx_fifo_mux_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:717:22  */
  assign rx_fifo_mux_n5143 = rx_fifo_mux_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:718:22  */
  assign rx_fifo_mux_n5144 = rx_fifo_mux_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:719:22  */
  assign rx_fifo_mux_n5145 = rx_fifo_mux_empty_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:720:22  */
  assign rx_fifo_mux_n5146 = rx_fifo_mux_one_d_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:723:22  */
  assign rx_fifo_mux_n5147 = rx_fifo_mux_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:724:22  */
  assign rx_fifo_mux_n5148 = rx_fifo_mux_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:725:22  */
  assign rx_fifo_mux_n5149 = rx_fifo_mux_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:726:22  */
  assign rx_fifo_mux_n5150 = rx_fifo_mux_empty_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:727:22  */
  assign rx_fifo_mux_n5151 = rx_fifo_mux_one_d_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:682:3  */
  double_fifo_demux_wr_0_1_1_8_8_32_0_5 rx_fifo_mux (
    .clk_re(agent_clk),
    .clk_we(bus_clk),
    .clk_re_pls(agent_sync_clk),
    .clk_we_pls(bus_sync_clk),
    .rst_n(rst_n),
    .av_0_in(av_0_rx_fifo),
    .data_0_in(data_0_rx_fifo),
    .comm_0_in(comm_0_rx_fifo),
    .we_0_in(we_0_rx_fifo),
    .av_1_in(av_1_rx_fifo),
    .data_1_in(data_1_rx_fifo),
    .comm_1_in(comm_1_rx_fifo),
    .we_1_in(we_1_rx_fifo),
    .re_0_in(agent_msg_re_in),
    .re_1_in(agent_re_in),
    .one_p_0_out(rx_fifo_mux_one_p_0_out),
    .full_0_out(rx_fifo_mux_full_0_out),
    .one_p_1_out(rx_fifo_mux_one_p_1_out),
    .full_1_out(rx_fifo_mux_full_1_out),
    .av_0_out(rx_fifo_mux_av_0_out),
    .data_0_out(rx_fifo_mux_data_0_out),
    .comm_0_out(rx_fifo_mux_comm_0_out),
    .empty_0_out(rx_fifo_mux_empty_0_out),
    .one_d_0_out(rx_fifo_mux_one_d_0_out),
    .av_1_out(rx_fifo_mux_av_1_out),
    .data_1_out(rx_fifo_mux_data_1_out),
    .comm_1_out(rx_fifo_mux_comm_1_out),
    .empty_1_out(rx_fifo_mux_empty_1_out),
    .debug_out(),
    .one_d_1_out(rx_fifo_mux_one_d_1_out));
endmodule

module hibi_wrapper_r1_16_32_5_6_0_8_8_8_8_0_1_1_4096_0_0_3_2_40_0_0_2_6_0_0_1_1_0_0_0_0
  (input  bus_clk,
   input  agent_clk,
   input  bus_sync_clk,
   input  agent_sync_clk,
   input  rst_n,
   input  bus_av_in,
   input  [31:0] bus_data_in,
   input  [4:0] bus_comm_in,
   input  bus_full_in,
   input  bus_lock_in,
   input  agent_av_in,
   input  [31:0] agent_data_in,
   input  [4:0] agent_comm_in,
   input  agent_we_in,
   input  agent_msg_av_in,
   input  [31:0] agent_msg_data_in,
   input  [4:0] agent_msg_comm_in,
   input  agent_msg_we_in,
   input  agent_msg_re_in,
   input  agent_re_in,
   output agent_full_out,
   output agent_one_p_out,
   output bus_av_out,
   output [31:0] bus_data_out,
   output [4:0] bus_comm_out,
   output bus_lock_out,
   output bus_full_out,
   output agent_av_out,
   output [31:0] agent_data_out,
   output [4:0] agent_comm_out,
   output agent_empty_out,
   output agent_one_d_out,
   output agent_msg_av_out,
   output [31:0] agent_msg_data_out,
   output [4:0] agent_msg_comm_out,
   output agent_msg_empty_out,
   output agent_msg_one_d_out,
   output agent_msg_full_out,
   output agent_msg_one_p_out);
  wire av_fifo_tx;
  wire [31:0] data_fifo_tx;
  wire [4:0] comm_fifo_tx;
  wire re_tx_fifo;
  wire empty_fifo_tx;
  wire one_d_fifo_tx;
  wire av_0_rx_fifo;
  wire [31:0] data_0_rx_fifo;
  wire [4:0] comm_0_rx_fifo;
  wire we_0_rx_fifo;
  wire full_0_fifo_rx;
  wire one_0_p_fifo_rx;
  wire av_1_rx_fifo;
  wire [31:0] data_1_rx_fifo;
  wire [4:0] comm_1_rx_fifo;
  wire we_1_rx_fifo;
  wire full_1_fifo_rx;
  wire one_1_p_fifo_rx;
  wire cfg_rd_rdy_tx_rx;
  wire [4:0] cfg_addr_rx_tx;
  wire [31:0] cfg_data_rx_tx;
  wire [15:0] cfg_ret_addr_rx_tx;
  wire cfg_re_rx_tx;
  wire cfg_we_rx_tx;
  wire tx_unit_n4894;
  wire [31:0] tx_unit_n4895;
  wire [4:0] tx_unit_n4896;
  wire tx_unit_n4897;
  wire tx_unit_n4898;
  wire tx_unit_n4899;
  wire tx_unit_av_out;
  wire [31:0] tx_unit_data_out;
  wire [4:0] tx_unit_comm_out;
  wire tx_unit_lock_out;
  wire tx_unit_cfg_rd_rdy_out;
  wire tx_unit_re_out;
  wire tx_fifo_mux_n4912;
  wire tx_fifo_mux_n4913;
  wire tx_fifo_mux_n4914;
  wire tx_fifo_mux_n4915;
  wire tx_fifo_mux_n4916;
  wire [31:0] tx_fifo_mux_n4917;
  wire [4:0] tx_fifo_mux_n4918;
  wire tx_fifo_mux_n4919;
  wire tx_fifo_mux_n4920;
  wire tx_fifo_mux_full_0_out;
  wire tx_fifo_mux_one_p_0_out;
  wire tx_fifo_mux_full_1_out;
  wire tx_fifo_mux_one_p_1_out;
  wire tx_fifo_mux_av_out;
  wire [31:0] tx_fifo_mux_data_out;
  wire [4:0] tx_fifo_mux_comm_out;
  wire tx_fifo_mux_empty_out;
  wire tx_fifo_mux_one_d_out;
  wire tx_fifo_mux_debug_out;
  wire rx_unit_n4941;
  wire [31:0] rx_unit_n4942;
  wire [4:0] rx_unit_n4943;
  wire rx_unit_n4944;
  wire rx_unit_n4945;
  wire [31:0] rx_unit_n4946;
  wire [4:0] rx_unit_n4947;
  wire rx_unit_n4948;
  wire rx_unit_n4949;
  wire rx_unit_n4950;
  wire [31:0] rx_unit_n4951;
  wire [4:0] rx_unit_n4952;
  wire [15:0] rx_unit_n4953;
  wire rx_unit_n4954;
  wire rx_unit_av_0_out;
  wire [31:0] rx_unit_data_0_out;
  wire [4:0] rx_unit_comm_0_out;
  wire rx_unit_we_0_out;
  wire rx_unit_av_1_out;
  wire [31:0] rx_unit_data_1_out;
  wire [4:0] rx_unit_comm_1_out;
  wire rx_unit_we_1_out;
  wire rx_unit_cfg_we_out;
  wire rx_unit_cfg_re_out;
  wire [31:0] rx_unit_cfg_data_out;
  wire [4:0] rx_unit_cfg_addr_out;
  wire [15:0] rx_unit_cfg_ret_addr_out;
  wire rx_unit_full_out;
  wire rx_fifo_mux_n4983;
  wire rx_fifo_mux_n4984;
  wire rx_fifo_mux_n4985;
  wire rx_fifo_mux_n4986;
  wire rx_fifo_mux_n4987;
  wire [31:0] rx_fifo_mux_n4988;
  wire [4:0] rx_fifo_mux_n4989;
  wire rx_fifo_mux_n4990;
  wire rx_fifo_mux_n4991;
  wire rx_fifo_mux_n4992;
  wire [31:0] rx_fifo_mux_n4993;
  wire [4:0] rx_fifo_mux_n4994;
  wire rx_fifo_mux_n4995;
  wire rx_fifo_mux_n4996;
  wire rx_fifo_mux_one_p_0_out;
  wire rx_fifo_mux_full_0_out;
  wire rx_fifo_mux_one_p_1_out;
  wire rx_fifo_mux_full_1_out;
  wire rx_fifo_mux_av_0_out;
  wire [31:0] rx_fifo_mux_data_0_out;
  wire [4:0] rx_fifo_mux_comm_0_out;
  wire rx_fifo_mux_empty_0_out;
  wire rx_fifo_mux_one_d_0_out;
  wire rx_fifo_mux_av_1_out;
  wire [31:0] rx_fifo_mux_data_1_out;
  wire [4:0] rx_fifo_mux_comm_1_out;
  wire rx_fifo_mux_empty_1_out;
  wire rx_fifo_mux_debug_out;
  wire rx_fifo_mux_one_d_1_out;
  assign agent_full_out = tx_fifo_mux_n4914;
  assign agent_one_p_out = tx_fifo_mux_n4915;
  assign bus_av_out = tx_unit_n4894;
  assign bus_data_out = tx_unit_n4895;
  assign bus_comm_out = tx_unit_n4896;
  assign bus_lock_out = tx_unit_n4897;
  assign bus_full_out = rx_unit_n4954;
  assign agent_av_out = rx_fifo_mux_n4992;
  assign agent_data_out = rx_fifo_mux_n4993;
  assign agent_comm_out = rx_fifo_mux_n4994;
  assign agent_empty_out = rx_fifo_mux_n4995;
  assign agent_one_d_out = rx_fifo_mux_n4996;
  assign agent_msg_av_out = rx_fifo_mux_n4987;
  assign agent_msg_data_out = rx_fifo_mux_n4988;
  assign agent_msg_comm_out = rx_fifo_mux_n4989;
  assign agent_msg_empty_out = rx_fifo_mux_n4990;
  assign agent_msg_one_d_out = rx_fifo_mux_n4991;
  assign agent_msg_full_out = tx_fifo_mux_n4913;
  assign agent_msg_one_p_out = tx_fifo_mux_n4912;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:457:10  */
  assign av_fifo_tx = tx_fifo_mux_n4916; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:458:10  */
  assign data_fifo_tx = tx_fifo_mux_n4917; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:459:10  */
  assign comm_fifo_tx = tx_fifo_mux_n4918; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:460:10  */
  assign re_tx_fifo = tx_unit_n4899; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:461:10  */
  assign empty_fifo_tx = tx_fifo_mux_n4919; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:462:10  */
  assign one_d_fifo_tx = tx_fifo_mux_n4920; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:465:10  */
  assign av_0_rx_fifo = rx_unit_n4941; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:466:10  */
  assign data_0_rx_fifo = rx_unit_n4942; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:467:10  */
  assign comm_0_rx_fifo = rx_unit_n4943; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:468:10  */
  assign we_0_rx_fifo = rx_unit_n4944; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:469:10  */
  assign full_0_fifo_rx = rx_fifo_mux_n4984; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:470:10  */
  assign one_0_p_fifo_rx = rx_fifo_mux_n4983; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:472:10  */
  assign av_1_rx_fifo = rx_unit_n4945; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:473:10  */
  assign data_1_rx_fifo = rx_unit_n4946; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:474:10  */
  assign comm_1_rx_fifo = rx_unit_n4947; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:475:10  */
  assign we_1_rx_fifo = rx_unit_n4948; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:476:10  */
  assign full_1_fifo_rx = rx_fifo_mux_n4986; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:477:10  */
  assign one_1_p_fifo_rx = rx_fifo_mux_n4985; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:480:10  */
  assign cfg_rd_rdy_tx_rx = tx_unit_n4898; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:483:10  */
  assign cfg_addr_rx_tx = rx_unit_n4952; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:484:10  */
  assign cfg_data_rx_tx = rx_unit_n4951; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:486:10  */
  assign cfg_ret_addr_rx_tx = rx_unit_n4953; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:487:10  */
  assign cfg_re_rx_tx = rx_unit_n4950; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:488:10  */
  assign cfg_we_rx_tx = rx_unit_n4949; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:553:19  */
  assign tx_unit_n4894 = tx_unit_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:551:19  */
  assign tx_unit_n4895 = tx_unit_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:552:19  */
  assign tx_unit_n4896 = tx_unit_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:554:19  */
  assign tx_unit_n4897 = tx_unit_lock_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:557:25  */
  assign tx_unit_n4898 = tx_unit_cfg_rd_rdy_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:564:17  */
  assign tx_unit_n4899 = tx_unit_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:497:3  */
  transmitter_2_4096_6_32_16_5_6_5_2_0_40_0_3_1_0_0_1_0_0_0_0 tx_unit (
    .clk(bus_clk),
    .rst_n(rst_n),
    .lock_in(bus_lock_in),
    .full_in(bus_full_in),
    .cfg_data_in(cfg_data_rx_tx),
    .cfg_addr_in(cfg_addr_rx_tx),
    .cfg_ret_addr_in(cfg_ret_addr_rx_tx),
    .cfg_re_in(cfg_re_rx_tx),
    .cfg_we_in(cfg_we_rx_tx),
    .av_in(av_fifo_tx),
    .data_in(data_fifo_tx),
    .comm_in(comm_fifo_tx),
    .empty_in(empty_fifo_tx),
    .one_d_in(one_d_fifo_tx),
    .av_out(tx_unit_av_out),
    .data_out(tx_unit_data_out),
    .comm_out(tx_unit_comm_out),
    .lock_out(tx_unit_lock_out),
    .cfg_rd_rdy_out(tx_unit_cfg_rd_rdy_out),
    .re_out(tx_unit_re_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:604:22  */
  assign tx_fifo_mux_n4912 = tx_fifo_mux_one_p_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:605:22  */
  assign tx_fifo_mux_n4913 = tx_fifo_mux_full_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:612:22  */
  assign tx_fifo_mux_n4914 = tx_fifo_mux_full_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:611:22  */
  assign tx_fifo_mux_n4915 = tx_fifo_mux_one_p_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:617:20  */
  assign tx_fifo_mux_n4916 = tx_fifo_mux_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:615:20  */
  assign tx_fifo_mux_n4917 = tx_fifo_mux_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:616:20  */
  assign tx_fifo_mux_n4918 = tx_fifo_mux_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:618:20  */
  assign tx_fifo_mux_n4919 = tx_fifo_mux_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:619:20  */
  assign tx_fifo_mux_n4920 = tx_fifo_mux_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  double_fifo_mux_rd_0_1_1_8_8_32_0_5_0 tx_fifo_mux (
    .clk_re(bus_clk),
    .clk_we(agent_clk),
    .clk_re_pls(bus_sync_clk),
    .clk_we_pls(agent_sync_clk),
    .rst_n(rst_n),
    .av_0_in(agent_msg_av_in),
    .data_0_in(agent_msg_data_in),
    .comm_0_in(agent_msg_comm_in),
    .we_0_in(agent_msg_we_in),
    .av_1_in(agent_av_in),
    .data_1_in(agent_data_in),
    .comm_1_in(agent_comm_in),
    .we_1_in(agent_we_in),
    .re_in(re_tx_fifo),
    .full_0_out(tx_fifo_mux_full_0_out),
    .one_p_0_out(tx_fifo_mux_one_p_0_out),
    .full_1_out(tx_fifo_mux_full_1_out),
    .one_p_1_out(tx_fifo_mux_one_p_1_out),
    .av_out(tx_fifo_mux_av_out),
    .data_out(tx_fifo_mux_data_out),
    .comm_out(tx_fifo_mux_comm_out),
    .empty_out(tx_fifo_mux_empty_out),
    .one_d_out(tx_fifo_mux_one_d_out),
    .debug_out());
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:657:21  */
  assign rx_unit_n4941 = rx_unit_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:658:21  */
  assign rx_unit_n4942 = rx_unit_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:659:21  */
  assign rx_unit_n4943 = rx_unit_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:660:21  */
  assign rx_unit_n4944 = rx_unit_we_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:664:21  */
  assign rx_unit_n4945 = rx_unit_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:665:21  */
  assign rx_unit_n4946 = rx_unit_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:666:21  */
  assign rx_unit_n4947 = rx_unit_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:667:21  */
  assign rx_unit_n4948 = rx_unit_we_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:675:27  */
  assign rx_unit_n4949 = rx_unit_cfg_we_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:676:27  */
  assign rx_unit_n4950 = rx_unit_cfg_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:673:27  */
  assign rx_unit_n4951 = rx_unit_cfg_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:672:27  */
  assign rx_unit_n4952 = rx_unit_cfg_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:674:27  */
  assign rx_unit_n4953 = rx_unit_cfg_ret_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:677:27  */
  assign rx_unit_n4954 = rx_unit_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:627:3  */
  receiver_2_0_0_4096_0_6_32_16_5_0_0_0_0 rx_unit (
    .clk(bus_clk),
    .rst_n(rst_n),
    .av_in(bus_av_in),
    .data_in(bus_data_in),
    .comm_in(bus_comm_in),
    .cfg_rd_rdy_in(cfg_rd_rdy_tx_rx),
    .full_0_in(full_0_fifo_rx),
    .one_p_0_in(one_0_p_fifo_rx),
    .full_1_in(full_1_fifo_rx),
    .one_p_1_in(one_1_p_fifo_rx),
    .bus_full_in(bus_full_in),
    .av_0_out(rx_unit_av_0_out),
    .data_0_out(rx_unit_data_0_out),
    .comm_0_out(rx_unit_comm_0_out),
    .we_0_out(rx_unit_we_0_out),
    .av_1_out(rx_unit_av_1_out),
    .data_1_out(rx_unit_data_1_out),
    .comm_1_out(rx_unit_comm_1_out),
    .we_1_out(rx_unit_we_1_out),
    .cfg_we_out(rx_unit_cfg_we_out),
    .cfg_re_out(rx_unit_cfg_re_out),
    .cfg_data_out(rx_unit_cfg_data_out),
    .cfg_addr_out(rx_unit_cfg_addr_out),
    .cfg_ret_addr_out(rx_unit_cfg_ret_addr_out),
    .full_out(rx_unit_full_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:706:22  */
  assign rx_fifo_mux_n4983 = rx_fifo_mux_one_p_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:705:22  */
  assign rx_fifo_mux_n4984 = rx_fifo_mux_full_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:713:22  */
  assign rx_fifo_mux_n4985 = rx_fifo_mux_one_p_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:712:22  */
  assign rx_fifo_mux_n4986 = rx_fifo_mux_full_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:716:22  */
  assign rx_fifo_mux_n4987 = rx_fifo_mux_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:717:22  */
  assign rx_fifo_mux_n4988 = rx_fifo_mux_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:718:22  */
  assign rx_fifo_mux_n4989 = rx_fifo_mux_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:719:22  */
  assign rx_fifo_mux_n4990 = rx_fifo_mux_empty_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:720:22  */
  assign rx_fifo_mux_n4991 = rx_fifo_mux_one_d_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:723:22  */
  assign rx_fifo_mux_n4992 = rx_fifo_mux_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:724:22  */
  assign rx_fifo_mux_n4993 = rx_fifo_mux_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:725:22  */
  assign rx_fifo_mux_n4994 = rx_fifo_mux_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:726:22  */
  assign rx_fifo_mux_n4995 = rx_fifo_mux_empty_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:727:22  */
  assign rx_fifo_mux_n4996 = rx_fifo_mux_one_d_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:682:3  */
  double_fifo_demux_wr_0_1_1_8_8_32_0_5 rx_fifo_mux (
    .clk_re(agent_clk),
    .clk_we(bus_clk),
    .clk_re_pls(agent_sync_clk),
    .clk_we_pls(bus_sync_clk),
    .rst_n(rst_n),
    .av_0_in(av_0_rx_fifo),
    .data_0_in(data_0_rx_fifo),
    .comm_0_in(comm_0_rx_fifo),
    .we_0_in(we_0_rx_fifo),
    .av_1_in(av_1_rx_fifo),
    .data_1_in(data_1_rx_fifo),
    .comm_1_in(comm_1_rx_fifo),
    .we_1_in(we_1_rx_fifo),
    .re_0_in(agent_msg_re_in),
    .re_1_in(agent_re_in),
    .one_p_0_out(rx_fifo_mux_one_p_0_out),
    .full_0_out(rx_fifo_mux_full_0_out),
    .one_p_1_out(rx_fifo_mux_one_p_1_out),
    .full_1_out(rx_fifo_mux_full_1_out),
    .av_0_out(rx_fifo_mux_av_0_out),
    .data_0_out(rx_fifo_mux_data_0_out),
    .comm_0_out(rx_fifo_mux_comm_0_out),
    .empty_0_out(rx_fifo_mux_empty_0_out),
    .one_d_0_out(rx_fifo_mux_one_d_0_out),
    .av_1_out(rx_fifo_mux_av_1_out),
    .data_1_out(rx_fifo_mux_data_1_out),
    .comm_1_out(rx_fifo_mux_comm_1_out),
    .empty_1_out(rx_fifo_mux_empty_1_out),
    .debug_out(),
    .one_d_1_out(rx_fifo_mux_one_d_1_out));
endmodule

module hibi_wrapper_r1_16_32_5_6_0_8_8_8_8_0_1_1_0_0_0_3_1_40_0_0_1_6_0_0_1_1_0_0_0_0
  (input  bus_clk,
   input  agent_clk,
   input  bus_sync_clk,
   input  agent_sync_clk,
   input  rst_n,
   input  bus_av_in,
   input  [31:0] bus_data_in,
   input  [4:0] bus_comm_in,
   input  bus_full_in,
   input  bus_lock_in,
   input  agent_av_in,
   input  [31:0] agent_data_in,
   input  [4:0] agent_comm_in,
   input  agent_we_in,
   input  agent_msg_av_in,
   input  [31:0] agent_msg_data_in,
   input  [4:0] agent_msg_comm_in,
   input  agent_msg_we_in,
   input  agent_msg_re_in,
   input  agent_re_in,
   output agent_full_out,
   output agent_one_p_out,
   output bus_av_out,
   output [31:0] bus_data_out,
   output [4:0] bus_comm_out,
   output bus_lock_out,
   output bus_full_out,
   output agent_av_out,
   output [31:0] agent_data_out,
   output [4:0] agent_comm_out,
   output agent_empty_out,
   output agent_one_d_out,
   output agent_msg_av_out,
   output [31:0] agent_msg_data_out,
   output [4:0] agent_msg_comm_out,
   output agent_msg_empty_out,
   output agent_msg_one_d_out,
   output agent_msg_full_out,
   output agent_msg_one_p_out);
  wire av_fifo_tx;
  wire [31:0] data_fifo_tx;
  wire [4:0] comm_fifo_tx;
  wire re_tx_fifo;
  wire empty_fifo_tx;
  wire one_d_fifo_tx;
  wire av_0_rx_fifo;
  wire [31:0] data_0_rx_fifo;
  wire [4:0] comm_0_rx_fifo;
  wire we_0_rx_fifo;
  wire full_0_fifo_rx;
  wire one_0_p_fifo_rx;
  wire av_1_rx_fifo;
  wire [31:0] data_1_rx_fifo;
  wire [4:0] comm_1_rx_fifo;
  wire we_1_rx_fifo;
  wire full_1_fifo_rx;
  wire one_1_p_fifo_rx;
  wire cfg_rd_rdy_tx_rx;
  wire [4:0] cfg_addr_rx_tx;
  wire [31:0] cfg_data_rx_tx;
  wire [15:0] cfg_ret_addr_rx_tx;
  wire cfg_re_rx_tx;
  wire cfg_we_rx_tx;
  wire tx_unit_n4739;
  wire [31:0] tx_unit_n4740;
  wire [4:0] tx_unit_n4741;
  wire tx_unit_n4742;
  wire tx_unit_n4743;
  wire tx_unit_n4744;
  wire tx_unit_av_out;
  wire [31:0] tx_unit_data_out;
  wire [4:0] tx_unit_comm_out;
  wire tx_unit_lock_out;
  wire tx_unit_cfg_rd_rdy_out;
  wire tx_unit_re_out;
  wire tx_fifo_mux_n4757;
  wire tx_fifo_mux_n4758;
  wire tx_fifo_mux_n4759;
  wire tx_fifo_mux_n4760;
  wire tx_fifo_mux_n4761;
  wire [31:0] tx_fifo_mux_n4762;
  wire [4:0] tx_fifo_mux_n4763;
  wire tx_fifo_mux_n4764;
  wire tx_fifo_mux_n4765;
  wire tx_fifo_mux_full_0_out;
  wire tx_fifo_mux_one_p_0_out;
  wire tx_fifo_mux_full_1_out;
  wire tx_fifo_mux_one_p_1_out;
  wire tx_fifo_mux_av_out;
  wire [31:0] tx_fifo_mux_data_out;
  wire [4:0] tx_fifo_mux_comm_out;
  wire tx_fifo_mux_empty_out;
  wire tx_fifo_mux_one_d_out;
  wire tx_fifo_mux_debug_out;
  wire rx_unit_n4786;
  wire [31:0] rx_unit_n4787;
  wire [4:0] rx_unit_n4788;
  wire rx_unit_n4789;
  wire rx_unit_n4790;
  wire [31:0] rx_unit_n4791;
  wire [4:0] rx_unit_n4792;
  wire rx_unit_n4793;
  wire rx_unit_n4794;
  wire rx_unit_n4795;
  wire [31:0] rx_unit_n4796;
  wire [4:0] rx_unit_n4797;
  wire [15:0] rx_unit_n4798;
  wire rx_unit_n4799;
  wire rx_unit_av_0_out;
  wire [31:0] rx_unit_data_0_out;
  wire [4:0] rx_unit_comm_0_out;
  wire rx_unit_we_0_out;
  wire rx_unit_av_1_out;
  wire [31:0] rx_unit_data_1_out;
  wire [4:0] rx_unit_comm_1_out;
  wire rx_unit_we_1_out;
  wire rx_unit_cfg_we_out;
  wire rx_unit_cfg_re_out;
  wire [31:0] rx_unit_cfg_data_out;
  wire [4:0] rx_unit_cfg_addr_out;
  wire [15:0] rx_unit_cfg_ret_addr_out;
  wire rx_unit_full_out;
  wire rx_fifo_mux_n4828;
  wire rx_fifo_mux_n4829;
  wire rx_fifo_mux_n4830;
  wire rx_fifo_mux_n4831;
  wire rx_fifo_mux_n4832;
  wire [31:0] rx_fifo_mux_n4833;
  wire [4:0] rx_fifo_mux_n4834;
  wire rx_fifo_mux_n4835;
  wire rx_fifo_mux_n4836;
  wire rx_fifo_mux_n4837;
  wire [31:0] rx_fifo_mux_n4838;
  wire [4:0] rx_fifo_mux_n4839;
  wire rx_fifo_mux_n4840;
  wire rx_fifo_mux_n4841;
  wire rx_fifo_mux_one_p_0_out;
  wire rx_fifo_mux_full_0_out;
  wire rx_fifo_mux_one_p_1_out;
  wire rx_fifo_mux_full_1_out;
  wire rx_fifo_mux_av_0_out;
  wire [31:0] rx_fifo_mux_data_0_out;
  wire [4:0] rx_fifo_mux_comm_0_out;
  wire rx_fifo_mux_empty_0_out;
  wire rx_fifo_mux_one_d_0_out;
  wire rx_fifo_mux_av_1_out;
  wire [31:0] rx_fifo_mux_data_1_out;
  wire [4:0] rx_fifo_mux_comm_1_out;
  wire rx_fifo_mux_empty_1_out;
  wire rx_fifo_mux_debug_out;
  wire rx_fifo_mux_one_d_1_out;
  assign agent_full_out = tx_fifo_mux_n4759;
  assign agent_one_p_out = tx_fifo_mux_n4760;
  assign bus_av_out = tx_unit_n4739;
  assign bus_data_out = tx_unit_n4740;
  assign bus_comm_out = tx_unit_n4741;
  assign bus_lock_out = tx_unit_n4742;
  assign bus_full_out = rx_unit_n4799;
  assign agent_av_out = rx_fifo_mux_n4837;
  assign agent_data_out = rx_fifo_mux_n4838;
  assign agent_comm_out = rx_fifo_mux_n4839;
  assign agent_empty_out = rx_fifo_mux_n4840;
  assign agent_one_d_out = rx_fifo_mux_n4841;
  assign agent_msg_av_out = rx_fifo_mux_n4832;
  assign agent_msg_data_out = rx_fifo_mux_n4833;
  assign agent_msg_comm_out = rx_fifo_mux_n4834;
  assign agent_msg_empty_out = rx_fifo_mux_n4835;
  assign agent_msg_one_d_out = rx_fifo_mux_n4836;
  assign agent_msg_full_out = tx_fifo_mux_n4758;
  assign agent_msg_one_p_out = tx_fifo_mux_n4757;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:457:10  */
  assign av_fifo_tx = tx_fifo_mux_n4761; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:458:10  */
  assign data_fifo_tx = tx_fifo_mux_n4762; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:459:10  */
  assign comm_fifo_tx = tx_fifo_mux_n4763; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:460:10  */
  assign re_tx_fifo = tx_unit_n4744; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:461:10  */
  assign empty_fifo_tx = tx_fifo_mux_n4764; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:462:10  */
  assign one_d_fifo_tx = tx_fifo_mux_n4765; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:465:10  */
  assign av_0_rx_fifo = rx_unit_n4786; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:466:10  */
  assign data_0_rx_fifo = rx_unit_n4787; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:467:10  */
  assign comm_0_rx_fifo = rx_unit_n4788; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:468:10  */
  assign we_0_rx_fifo = rx_unit_n4789; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:469:10  */
  assign full_0_fifo_rx = rx_fifo_mux_n4829; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:470:10  */
  assign one_0_p_fifo_rx = rx_fifo_mux_n4828; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:472:10  */
  assign av_1_rx_fifo = rx_unit_n4790; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:473:10  */
  assign data_1_rx_fifo = rx_unit_n4791; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:474:10  */
  assign comm_1_rx_fifo = rx_unit_n4792; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:475:10  */
  assign we_1_rx_fifo = rx_unit_n4793; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:476:10  */
  assign full_1_fifo_rx = rx_fifo_mux_n4831; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:477:10  */
  assign one_1_p_fifo_rx = rx_fifo_mux_n4830; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:480:10  */
  assign cfg_rd_rdy_tx_rx = tx_unit_n4743; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:483:10  */
  assign cfg_addr_rx_tx = rx_unit_n4797; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:484:10  */
  assign cfg_data_rx_tx = rx_unit_n4796; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:486:10  */
  assign cfg_ret_addr_rx_tx = rx_unit_n4798; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:487:10  */
  assign cfg_re_rx_tx = rx_unit_n4795; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:488:10  */
  assign cfg_we_rx_tx = rx_unit_n4794; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:553:19  */
  assign tx_unit_n4739 = tx_unit_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:551:19  */
  assign tx_unit_n4740 = tx_unit_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:552:19  */
  assign tx_unit_n4741 = tx_unit_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:554:19  */
  assign tx_unit_n4742 = tx_unit_lock_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:557:25  */
  assign tx_unit_n4743 = tx_unit_cfg_rd_rdy_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:564:17  */
  assign tx_unit_n4744 = tx_unit_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:497:3  */
  transmitter_1_0_6_32_16_5_6_5_1_0_40_0_3_1_0_0_1_0_0_0_0 tx_unit (
    .clk(bus_clk),
    .rst_n(rst_n),
    .lock_in(bus_lock_in),
    .full_in(bus_full_in),
    .cfg_data_in(cfg_data_rx_tx),
    .cfg_addr_in(cfg_addr_rx_tx),
    .cfg_ret_addr_in(cfg_ret_addr_rx_tx),
    .cfg_re_in(cfg_re_rx_tx),
    .cfg_we_in(cfg_we_rx_tx),
    .av_in(av_fifo_tx),
    .data_in(data_fifo_tx),
    .comm_in(comm_fifo_tx),
    .empty_in(empty_fifo_tx),
    .one_d_in(one_d_fifo_tx),
    .av_out(tx_unit_av_out),
    .data_out(tx_unit_data_out),
    .comm_out(tx_unit_comm_out),
    .lock_out(tx_unit_lock_out),
    .cfg_rd_rdy_out(tx_unit_cfg_rd_rdy_out),
    .re_out(tx_unit_re_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:604:22  */
  assign tx_fifo_mux_n4757 = tx_fifo_mux_one_p_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:605:22  */
  assign tx_fifo_mux_n4758 = tx_fifo_mux_full_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:612:22  */
  assign tx_fifo_mux_n4759 = tx_fifo_mux_full_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:611:22  */
  assign tx_fifo_mux_n4760 = tx_fifo_mux_one_p_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:617:20  */
  assign tx_fifo_mux_n4761 = tx_fifo_mux_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:615:20  */
  assign tx_fifo_mux_n4762 = tx_fifo_mux_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:616:20  */
  assign tx_fifo_mux_n4763 = tx_fifo_mux_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:618:20  */
  assign tx_fifo_mux_n4764 = tx_fifo_mux_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:619:20  */
  assign tx_fifo_mux_n4765 = tx_fifo_mux_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  double_fifo_mux_rd_0_1_1_8_8_32_0_5_0 tx_fifo_mux (
    .clk_re(bus_clk),
    .clk_we(agent_clk),
    .clk_re_pls(bus_sync_clk),
    .clk_we_pls(agent_sync_clk),
    .rst_n(rst_n),
    .av_0_in(agent_msg_av_in),
    .data_0_in(agent_msg_data_in),
    .comm_0_in(agent_msg_comm_in),
    .we_0_in(agent_msg_we_in),
    .av_1_in(agent_av_in),
    .data_1_in(agent_data_in),
    .comm_1_in(agent_comm_in),
    .we_1_in(agent_we_in),
    .re_in(re_tx_fifo),
    .full_0_out(tx_fifo_mux_full_0_out),
    .one_p_0_out(tx_fifo_mux_one_p_0_out),
    .full_1_out(tx_fifo_mux_full_1_out),
    .one_p_1_out(tx_fifo_mux_one_p_1_out),
    .av_out(tx_fifo_mux_av_out),
    .data_out(tx_fifo_mux_data_out),
    .comm_out(tx_fifo_mux_comm_out),
    .empty_out(tx_fifo_mux_empty_out),
    .one_d_out(tx_fifo_mux_one_d_out),
    .debug_out());
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:657:21  */
  assign rx_unit_n4786 = rx_unit_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:658:21  */
  assign rx_unit_n4787 = rx_unit_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:659:21  */
  assign rx_unit_n4788 = rx_unit_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:660:21  */
  assign rx_unit_n4789 = rx_unit_we_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:664:21  */
  assign rx_unit_n4790 = rx_unit_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:665:21  */
  assign rx_unit_n4791 = rx_unit_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:666:21  */
  assign rx_unit_n4792 = rx_unit_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:667:21  */
  assign rx_unit_n4793 = rx_unit_we_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:675:27  */
  assign rx_unit_n4794 = rx_unit_cfg_we_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:676:27  */
  assign rx_unit_n4795 = rx_unit_cfg_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:673:27  */
  assign rx_unit_n4796 = rx_unit_cfg_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:672:27  */
  assign rx_unit_n4797 = rx_unit_cfg_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:674:27  */
  assign rx_unit_n4798 = rx_unit_cfg_ret_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:677:27  */
  assign rx_unit_n4799 = rx_unit_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:627:3  */
  receiver_1_0_0_0_0_6_32_16_5_0_0_0_0 rx_unit (
    .clk(bus_clk),
    .rst_n(rst_n),
    .av_in(bus_av_in),
    .data_in(bus_data_in),
    .comm_in(bus_comm_in),
    .cfg_rd_rdy_in(cfg_rd_rdy_tx_rx),
    .full_0_in(full_0_fifo_rx),
    .one_p_0_in(one_0_p_fifo_rx),
    .full_1_in(full_1_fifo_rx),
    .one_p_1_in(one_1_p_fifo_rx),
    .bus_full_in(bus_full_in),
    .av_0_out(rx_unit_av_0_out),
    .data_0_out(rx_unit_data_0_out),
    .comm_0_out(rx_unit_comm_0_out),
    .we_0_out(rx_unit_we_0_out),
    .av_1_out(rx_unit_av_1_out),
    .data_1_out(rx_unit_data_1_out),
    .comm_1_out(rx_unit_comm_1_out),
    .we_1_out(rx_unit_we_1_out),
    .cfg_we_out(rx_unit_cfg_we_out),
    .cfg_re_out(rx_unit_cfg_re_out),
    .cfg_data_out(rx_unit_cfg_data_out),
    .cfg_addr_out(rx_unit_cfg_addr_out),
    .cfg_ret_addr_out(rx_unit_cfg_ret_addr_out),
    .full_out(rx_unit_full_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:706:22  */
  assign rx_fifo_mux_n4828 = rx_fifo_mux_one_p_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:705:22  */
  assign rx_fifo_mux_n4829 = rx_fifo_mux_full_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:713:22  */
  assign rx_fifo_mux_n4830 = rx_fifo_mux_one_p_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:712:22  */
  assign rx_fifo_mux_n4831 = rx_fifo_mux_full_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:716:22  */
  assign rx_fifo_mux_n4832 = rx_fifo_mux_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:717:22  */
  assign rx_fifo_mux_n4833 = rx_fifo_mux_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:718:22  */
  assign rx_fifo_mux_n4834 = rx_fifo_mux_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:719:22  */
  assign rx_fifo_mux_n4835 = rx_fifo_mux_empty_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:720:22  */
  assign rx_fifo_mux_n4836 = rx_fifo_mux_one_d_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:723:22  */
  assign rx_fifo_mux_n4837 = rx_fifo_mux_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:724:22  */
  assign rx_fifo_mux_n4838 = rx_fifo_mux_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:725:22  */
  assign rx_fifo_mux_n4839 = rx_fifo_mux_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:726:22  */
  assign rx_fifo_mux_n4840 = rx_fifo_mux_empty_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:727:22  */
  assign rx_fifo_mux_n4841 = rx_fifo_mux_one_d_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:682:3  */
  double_fifo_demux_wr_0_1_1_8_8_32_0_5 rx_fifo_mux (
    .clk_re(agent_clk),
    .clk_we(bus_clk),
    .clk_re_pls(agent_sync_clk),
    .clk_we_pls(bus_sync_clk),
    .rst_n(rst_n),
    .av_0_in(av_0_rx_fifo),
    .data_0_in(data_0_rx_fifo),
    .comm_0_in(comm_0_rx_fifo),
    .we_0_in(we_0_rx_fifo),
    .av_1_in(av_1_rx_fifo),
    .data_1_in(data_1_rx_fifo),
    .comm_1_in(comm_1_rx_fifo),
    .we_1_in(we_1_rx_fifo),
    .re_0_in(agent_msg_re_in),
    .re_1_in(agent_re_in),
    .one_p_0_out(rx_fifo_mux_one_p_0_out),
    .full_0_out(rx_fifo_mux_full_0_out),
    .one_p_1_out(rx_fifo_mux_one_p_1_out),
    .full_1_out(rx_fifo_mux_full_1_out),
    .av_0_out(rx_fifo_mux_av_0_out),
    .data_0_out(rx_fifo_mux_data_0_out),
    .comm_0_out(rx_fifo_mux_comm_0_out),
    .empty_0_out(rx_fifo_mux_empty_0_out),
    .one_d_0_out(rx_fifo_mux_one_d_0_out),
    .av_1_out(rx_fifo_mux_av_1_out),
    .data_1_out(rx_fifo_mux_data_1_out),
    .comm_1_out(rx_fifo_mux_comm_1_out),
    .empty_1_out(rx_fifo_mux_empty_1_out),
    .debug_out(),
    .one_d_1_out(rx_fifo_mux_one_d_1_out));
endmodule

module hibi_mem_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [8:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re,
   output [3:0] status_o);
  wire [8:0] n4473_o;
  wire n4474_o;
  wire n4475_o;
  wire [31:0] n4476_o;
  wire n4478_o;
  wire [31:0] n4479_o;
  wire [4:0] n4480_o;
  wire n4481_o;
  wire [1:0] n4482_o;
  wire n4484_o;
  wire [39:0] n4485_o;
  wire n4487_o;
  wire [31:0] n4488_o;
  wire [4:0] n4489_o;
  wire n4490_o;
  wire [1:0] n4491_o;
  wire n4493_o;
  wire [39:0] n4494_o;
  wire [22:0] regifi0_gif_rsp;
  wire [226:0] regifi0_reg2logic;
  wire [28:0] ctrli0_gif_req;
  wire [3:0] logic2reg;
  wire [15:0] chain_mask;
  wire [3:0] chain_trigger;
  wire [3:0] chain_start;
  wire [3:0] chain_busy;
  wire [3:0] chaini0_start;
  wire [3:0] chaini0_trigger;
  wire dma_en;
  wire dma_init;
  wire [167:0] dma_cfg;
  wire [3:0] dma_ctrl;
  wire [3:0] dmai0_status;
  wire [21:0] regifi0_gif_rsp_o_rdata;
  wire regifi0_gif_rsp_o_ack;
  wire [2:0] regifi0_reg2logic_o_hibi_dma_ctrl;
  wire [1:0] regifi0_reg2logic_o_hibi_dma_status;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg0;
  wire [10:0] regifi0_reg2logic_o_hibi_dma_mem_addr0;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr0;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask0;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg1;
  wire [10:0] regifi0_reg2logic_o_hibi_dma_mem_addr1;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr1;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask1;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg2;
  wire [10:0] regifi0_reg2logic_o_hibi_dma_mem_addr2;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr2;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask2;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg3;
  wire [10:0] regifi0_reg2logic_o_hibi_dma_mem_addr3;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr3;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask3;
  wire [4:0] n4496_o;
  wire [21:0] n4497_o;
  wire n4498_o;
  wire n4499_o;
  wire [22:0] n4500_o;
  wire [3:0] n4502_o;
  wire [226:0] n4503_o;
  wire [5:0] n4505_o;
  wire [3:0] n4506_o;
  wire [3:0] n4507_o;
  wire [5:0] n4508_o;
  wire [1:0] n4509_o;
  wire n4510_o;
  wire [5:0] n4511_o;
  wire [3:0] n4512_o;
  wire n4513_o;
  wire n4514_o;
  wire n4515_o;
  wire n4516_o;
  wire [5:0] n4517_o;
  wire [3:0] n4518_o;
  wire [3:0] n4519_o;
  wire [5:0] n4520_o;
  wire [1:0] n4521_o;
  wire n4522_o;
  wire [5:0] n4523_o;
  wire [3:0] n4524_o;
  wire n4525_o;
  wire n4526_o;
  wire n4527_o;
  wire n4528_o;
  wire [5:0] n4529_o;
  wire [3:0] n4530_o;
  wire [3:0] n4531_o;
  wire [5:0] n4532_o;
  wire [1:0] n4533_o;
  wire n4534_o;
  wire [5:0] n4535_o;
  wire [3:0] n4536_o;
  wire n4537_o;
  wire n4538_o;
  wire n4539_o;
  wire n4540_o;
  wire [5:0] n4541_o;
  wire [3:0] n4542_o;
  wire [3:0] n4543_o;
  wire [5:0] n4544_o;
  wire [1:0] n4545_o;
  wire n4546_o;
  wire [5:0] n4547_o;
  wire [3:0] n4548_o;
  wire n4549_o;
  wire n4550_o;
  wire n4551_o;
  wire n4552_o;
  wire n4553_o;
  wire chaini0_n1_trigi0_trigger_o;
  wire chaini0_n1_trigi0_start_o;
  wire n4554_o;
  wire n4555_o;
  wire [3:0] n4556_o;
  wire n4559_o;
  wire chaini0_n2_trigi0_trigger_o;
  wire chaini0_n2_trigi0_start_o;
  wire n4560_o;
  wire n4561_o;
  wire [3:0] n4562_o;
  wire n4565_o;
  wire chaini0_n3_trigi0_trigger_o;
  wire chaini0_n3_trigi0_start_o;
  wire n4566_o;
  wire n4567_o;
  wire [3:0] n4568_o;
  wire n4571_o;
  wire chaini0_n4_trigi0_trigger_o;
  wire chaini0_n4_trigi0_start_o;
  wire n4572_o;
  wire n4573_o;
  wire [3:0] n4574_o;
  wire [3:0] dmai0_status_o;
  wire [8:0] dmai0_mem_req_o_adr;
  wire dmai0_mem_req_o_we;
  wire dmai0_mem_req_o_ena;
  wire [31:0] dmai0_mem_req_o_dat;
  wire dmai0_agent_txreq_o_av;
  wire [31:0] dmai0_agent_txreq_o_data;
  wire [4:0] dmai0_agent_txreq_o_comm;
  wire dmai0_agent_txreq_o_we;
  wire dmai0_agent_rxreq_o_re;
  wire [42:0] n4578_o;
  wire [31:0] n4580_o;
  wire [38:0] n4581_o;
  wire n4583_o;
  wire n4584_o;
  wire n4586_o;
  wire [31:0] n4587_o;
  wire [4:0] n4588_o;
  wire n4589_o;
  wire n4590_o;
  wire [4:0] ctrli0_gif_req_o_addr;
  wire [21:0] ctrli0_gif_req_o_wdata;
  wire ctrli0_gif_req_o_wr;
  wire ctrli0_gif_req_o_rd;
  wire ctrli0_agent_msg_txreq_o_av;
  wire [31:0] ctrli0_agent_msg_txreq_o_data;
  wire [4:0] ctrli0_agent_msg_txreq_o_comm;
  wire ctrli0_agent_msg_txreq_o_we;
  wire ctrli0_agent_msg_rxreq_o_re;
  wire [28:0] n4591_o;
  wire [21:0] n4593_o;
  wire n4594_o;
  wire [38:0] n4595_o;
  wire n4597_o;
  wire n4598_o;
  wire n4600_o;
  wire [31:0] n4601_o;
  wire [4:0] n4602_o;
  wire n4603_o;
  wire n4604_o;
  wire n4605_o;
  wire n4606_o;
  wire n4607_o;
  wire [17:0] n4608_o;
  wire [15:0] n4609_o;
  wire [15:0] n4610_o;
  wire [10:0] n4611_o;
  wire [8:0] n4612_o;
  wire [8:0] n4613_o;
  wire [18:0] n4614_o;
  wire [16:0] n4615_o;
  wire [9:0] n4616_o;
  wire [18:0] n4617_o;
  wire [16:0] n4618_o;
  wire n4619_o;
  wire [18:0] n4620_o;
  wire [16:0] n4621_o;
  wire n4622_o;
  wire [18:0] n4623_o;
  wire [16:0] n4624_o;
  wire [4:0] n4625_o;
  wire n4626_o;
  wire n4627_o;
  wire n4628_o;
  wire [17:0] n4629_o;
  wire [15:0] n4630_o;
  wire [15:0] n4631_o;
  wire [10:0] n4632_o;
  wire [8:0] n4633_o;
  wire [8:0] n4634_o;
  wire [18:0] n4635_o;
  wire [16:0] n4636_o;
  wire [9:0] n4637_o;
  wire [18:0] n4638_o;
  wire [16:0] n4639_o;
  wire n4640_o;
  wire [18:0] n4641_o;
  wire [16:0] n4642_o;
  wire n4643_o;
  wire [18:0] n4644_o;
  wire [16:0] n4645_o;
  wire [4:0] n4646_o;
  wire n4647_o;
  wire n4648_o;
  wire n4649_o;
  wire [17:0] n4650_o;
  wire [15:0] n4651_o;
  wire [15:0] n4652_o;
  wire [10:0] n4653_o;
  wire [8:0] n4654_o;
  wire [8:0] n4655_o;
  wire [18:0] n4656_o;
  wire [16:0] n4657_o;
  wire [9:0] n4658_o;
  wire [18:0] n4659_o;
  wire [16:0] n4660_o;
  wire n4661_o;
  wire [18:0] n4662_o;
  wire [16:0] n4663_o;
  wire n4664_o;
  wire [18:0] n4665_o;
  wire [16:0] n4666_o;
  wire [4:0] n4667_o;
  wire n4668_o;
  wire n4669_o;
  wire n4670_o;
  wire [17:0] n4671_o;
  wire [15:0] n4672_o;
  wire [15:0] n4673_o;
  wire [10:0] n4674_o;
  wire [8:0] n4675_o;
  wire [8:0] n4676_o;
  wire [18:0] n4677_o;
  wire [16:0] n4678_o;
  wire [9:0] n4679_o;
  wire [18:0] n4680_o;
  wire [16:0] n4681_o;
  wire n4682_o;
  wire [18:0] n4683_o;
  wire [16:0] n4684_o;
  wire n4685_o;
  wire [18:0] n4686_o;
  wire [16:0] n4687_o;
  wire [4:0] n4688_o;
  wire n4690_o;
  wire [2:0] n4692_o;
  wire n4693_o;
  wire n4694_o;
  reg n4699_q;
  wire [2:0] n4701_o;
  wire n4702_o;
  wire n4703_o;
  wire n4704_o;
  wire n4705_o;
  wire n4706_o;
  wire [3:0] n4708_o;
  wire [15:0] n4709_o;
  wire [3:0] n4710_o;
  wire [3:0] n4711_o;
  wire [3:0] n4712_o;
  wire [3:0] n4713_o;
  wire [3:0] n4714_o;
  wire [167:0] n4715_o;
  wire [3:0] n4716_o;
  assign mem_req_o_adr = n4473_o;
  assign mem_req_o_we = n4474_o;
  assign mem_req_o_ena = n4475_o;
  assign mem_req_o_dat = n4476_o;
  assign agent_txreq_o_av = n4478_o;
  assign agent_txreq_o_data = n4479_o;
  assign agent_txreq_o_comm = n4480_o;
  assign agent_txreq_o_we = n4481_o;
  assign agent_rxreq_o_re = n4484_o;
  assign agent_msg_txreq_o_av = n4487_o;
  assign agent_msg_txreq_o_data = n4488_o;
  assign agent_msg_txreq_o_comm = n4489_o;
  assign agent_msg_txreq_o_we = n4490_o;
  assign agent_msg_rxreq_o_re = n4493_o;
  assign status_o = dmai0_status;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:107:14  */
  assign n4473_o = n4578_o[8:0];
  assign n4474_o = n4578_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:83:12  */
  assign n4475_o = n4578_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4476_o = n4578_o[42:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:95:14  */
  assign n4478_o = n4581_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:73:5  */
  assign n4479_o = n4581_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:70:14  */
  assign n4480_o = n4581_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:84:12  */
  assign n4481_o = n4581_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4482_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:107:14  */
  assign n4484_o = dmai0_agent_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4485_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n4487_o = n4595_o[0];
  assign n4488_o = n4595_o[32:1];
  assign n4489_o = n4595_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:36:14  */
  assign n4490_o = n4595_o[38];
  assign n4491_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  assign n4493_o = ctrli0_agent_msg_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:34:12  */
  assign n4494_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:60:10  */
  assign regifi0_gif_rsp = n4500_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:61:10  */
  assign regifi0_reg2logic = n4503_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:63:10  */
  assign ctrli0_gif_req = n4591_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:64:10  */
  assign logic2reg = n4708_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:67:10  */
  assign chain_mask = n4709_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:68:10  */
  assign chain_trigger = n4710_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:69:10  */
  assign chain_start = n4711_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:70:10  */
  assign chain_busy = n4712_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:71:10  */
  assign chaini0_start = n4713_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:72:10  */
  assign chaini0_trigger = n4714_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:74:10  */
  assign dma_en = n4699_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:75:10  */
  assign dma_init = n4706_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:76:10  */
  assign dma_cfg = n4715_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:77:10  */
  assign dma_ctrl = n4716_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:79:10  */
  assign dmai0_status = dmai0_status_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:85:3  */
  hibi_mem_regfile regifi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .gif_req_i_addr(n4496_o),
    .gif_req_i_wdata(n4497_o),
    .gif_req_i_wr(n4498_o),
    .gif_req_i_rd(n4499_o),
    .logic2reg_i_hibi_dma_status(n4502_o),
    .gif_rsp_o_rdata(regifi0_gif_rsp_o_rdata),
    .gif_rsp_o_ack(regifi0_gif_rsp_o_ack),
    .reg2logic_o_hibi_dma_ctrl(regifi0_reg2logic_o_hibi_dma_ctrl),
    .reg2logic_o_hibi_dma_status(regifi0_reg2logic_o_hibi_dma_status),
    .reg2logic_o_hibi_dma_trigger(regifi0_reg2logic_o_hibi_dma_trigger),
    .reg2logic_o_hibi_dma_cfg0(regifi0_reg2logic_o_hibi_dma_cfg0),
    .reg2logic_o_hibi_dma_mem_addr0(regifi0_reg2logic_o_hibi_dma_mem_addr0),
    .reg2logic_o_hibi_dma_hibi_addr0(regifi0_reg2logic_o_hibi_dma_hibi_addr0),
    .reg2logic_o_hibi_dma_trigger_mask0(regifi0_reg2logic_o_hibi_dma_trigger_mask0),
    .reg2logic_o_hibi_dma_cfg1(regifi0_reg2logic_o_hibi_dma_cfg1),
    .reg2logic_o_hibi_dma_mem_addr1(regifi0_reg2logic_o_hibi_dma_mem_addr1),
    .reg2logic_o_hibi_dma_hibi_addr1(regifi0_reg2logic_o_hibi_dma_hibi_addr1),
    .reg2logic_o_hibi_dma_trigger_mask1(regifi0_reg2logic_o_hibi_dma_trigger_mask1),
    .reg2logic_o_hibi_dma_cfg2(regifi0_reg2logic_o_hibi_dma_cfg2),
    .reg2logic_o_hibi_dma_mem_addr2(regifi0_reg2logic_o_hibi_dma_mem_addr2),
    .reg2logic_o_hibi_dma_hibi_addr2(regifi0_reg2logic_o_hibi_dma_hibi_addr2),
    .reg2logic_o_hibi_dma_trigger_mask2(regifi0_reg2logic_o_hibi_dma_trigger_mask2),
    .reg2logic_o_hibi_dma_cfg3(regifi0_reg2logic_o_hibi_dma_cfg3),
    .reg2logic_o_hibi_dma_mem_addr3(regifi0_reg2logic_o_hibi_dma_mem_addr3),
    .reg2logic_o_hibi_dma_hibi_addr3(regifi0_reg2logic_o_hibi_dma_hibi_addr3),
    .reg2logic_o_hibi_dma_trigger_mask3(regifi0_reg2logic_o_hibi_dma_trigger_mask3));
  assign n4496_o = ctrli0_gif_req[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n4497_o = ctrli0_gif_req[26:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:36:14  */
  assign n4498_o = ctrli0_gif_req[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n4499_o = ctrli0_gif_req[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:35:14  */
  assign n4500_o = {regifi0_gif_rsp_o_ack, regifi0_gif_rsp_o_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:34:12  */
  assign n4502_o = logic2reg[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:34:12  */
  assign n4503_o = {regifi0_reg2logic_o_hibi_dma_trigger_mask3, regifi0_reg2logic_o_hibi_dma_hibi_addr3, regifi0_reg2logic_o_hibi_dma_mem_addr3, regifi0_reg2logic_o_hibi_dma_cfg3, regifi0_reg2logic_o_hibi_dma_trigger_mask2, regifi0_reg2logic_o_hibi_dma_hibi_addr2, regifi0_reg2logic_o_hibi_dma_mem_addr2, regifi0_reg2logic_o_hibi_dma_cfg2, regifi0_reg2logic_o_hibi_dma_trigger_mask1, regifi0_reg2logic_o_hibi_dma_hibi_addr1, regifi0_reg2logic_o_hibi_dma_mem_addr1, regifi0_reg2logic_o_hibi_dma_cfg1, regifi0_reg2logic_o_hibi_dma_trigger_mask0, regifi0_reg2logic_o_hibi_dma_hibi_addr0, regifi0_reg2logic_o_hibi_dma_mem_addr0, regifi0_reg2logic_o_hibi_dma_cfg0, regifi0_reg2logic_o_hibi_dma_trigger, regifi0_reg2logic_o_hibi_dma_status, regifi0_reg2logic_o_hibi_dma_ctrl};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:98:41  */
  assign n4505_o = regifi0_reg2logic[64:59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:98:64  */
  assign n4506_o = n4505_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:98:67  */
  assign n4507_o = n4506_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:41  */
  assign n4508_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:58  */
  assign n4509_o = n4508_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:60  */
  assign n4510_o = n4509_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:85  */
  assign n4511_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:102  */
  assign n4512_o = n4511_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:105  */
  assign n4513_o = n4512_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:63  */
  assign n4514_o = n4510_o & n4513_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:100:35  */
  assign n4515_o = dmai0_status[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:100:39  */
  assign n4516_o = n4515_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:102:41  */
  assign n4517_o = regifi0_reg2logic[118:113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:102:64  */
  assign n4518_o = n4517_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:102:67  */
  assign n4519_o = n4518_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:41  */
  assign n4520_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:58  */
  assign n4521_o = n4520_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:60  */
  assign n4522_o = n4521_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:85  */
  assign n4523_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:102  */
  assign n4524_o = n4523_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:105  */
  assign n4525_o = n4524_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:63  */
  assign n4526_o = n4522_o & n4525_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:104:35  */
  assign n4527_o = dmai0_status[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:104:39  */
  assign n4528_o = n4527_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:106:41  */
  assign n4529_o = regifi0_reg2logic[172:167];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:106:64  */
  assign n4530_o = n4529_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:106:67  */
  assign n4531_o = n4530_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:41  */
  assign n4532_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:58  */
  assign n4533_o = n4532_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:60  */
  assign n4534_o = n4533_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:85  */
  assign n4535_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:102  */
  assign n4536_o = n4535_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:105  */
  assign n4537_o = n4536_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:63  */
  assign n4538_o = n4534_o & n4537_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:108:35  */
  assign n4539_o = dmai0_status[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:108:39  */
  assign n4540_o = n4539_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:110:41  */
  assign n4541_o = regifi0_reg2logic[226:221];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:110:64  */
  assign n4542_o = n4541_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:110:67  */
  assign n4543_o = n4542_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:41  */
  assign n4544_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:58  */
  assign n4545_o = n4544_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:60  */
  assign n4546_o = n4545_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:85  */
  assign n4547_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:102  */
  assign n4548_o = n4547_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:105  */
  assign n4549_o = n4548_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:63  */
  assign n4550_o = n4546_o & n4549_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:112:35  */
  assign n4551_o = dmai0_status[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:112:39  */
  assign n4552_o = n4551_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:115:40  */
  assign n4553_o = chaini0_trigger[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:117:5  */
  hibi_mem_trigger_4 chaini0_n1_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n4554_o),
    .busy_i(n4555_o),
    .trigger_i(chain_trigger),
    .mask_i(n4556_o),
    .trigger_o(chaini0_n1_trigi0_trigger_o),
    .start_o(chaini0_n1_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:126:33  */
  assign n4554_o = chain_start[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:127:32  */
  assign n4555_o = chain_busy[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:129:32  */
  assign n4556_o = chain_mask[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:115:40  */
  assign n4559_o = chaini0_trigger[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:117:5  */
  hibi_mem_trigger_4 chaini0_n2_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n4560_o),
    .busy_i(n4561_o),
    .trigger_i(chain_trigger),
    .mask_i(n4562_o),
    .trigger_o(chaini0_n2_trigi0_trigger_o),
    .start_o(chaini0_n2_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:126:33  */
  assign n4560_o = chain_start[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:127:32  */
  assign n4561_o = chain_busy[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:129:32  */
  assign n4562_o = chain_mask[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:115:40  */
  assign n4565_o = chaini0_trigger[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:117:5  */
  hibi_mem_trigger_4 chaini0_n3_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n4566_o),
    .busy_i(n4567_o),
    .trigger_i(chain_trigger),
    .mask_i(n4568_o),
    .trigger_o(chaini0_n3_trigi0_trigger_o),
    .start_o(chaini0_n3_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:126:33  */
  assign n4566_o = chain_start[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:127:32  */
  assign n4567_o = chain_busy[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:129:32  */
  assign n4568_o = chain_mask[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:115:40  */
  assign n4571_o = chaini0_trigger[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:117:5  */
  hibi_mem_trigger_4 chaini0_n4_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n4572_o),
    .busy_i(n4573_o),
    .trigger_i(chain_trigger),
    .mask_i(n4574_o),
    .trigger_o(chaini0_n4_trigi0_trigger_o),
    .start_o(chaini0_n4_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:126:33  */
  assign n4572_o = chain_start[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:127:32  */
  assign n4573_o = chain_busy[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:129:32  */
  assign n4574_o = chain_mask[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:140:3  */
  hibi_mem_core_3 dmai0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .ctrl_i(dma_ctrl),
    .cfg_i(dma_cfg),
    .mem_rsp_i_dat(n4580_o),
    .mem_wait_i(mem_wait_i),
    .agent_txrsp_i_full(n4583_o),
    .agent_txrsp_i_almost_full(n4584_o),
    .agent_rxrsp_i_av(n4586_o),
    .agent_rxrsp_i_data(n4587_o),
    .agent_rxrsp_i_comm(n4588_o),
    .agent_rxrsp_i_empty(n4589_o),
    .agent_rxrsp_i_almost_empty(n4590_o),
    .status_o(dmai0_status_o),
    .mem_req_o_adr(dmai0_mem_req_o_adr),
    .mem_req_o_we(dmai0_mem_req_o_we),
    .mem_req_o_ena(dmai0_mem_req_o_ena),
    .mem_req_o_dat(dmai0_mem_req_o_dat),
    .agent_txreq_o_av(dmai0_agent_txreq_o_av),
    .agent_txreq_o_data(dmai0_agent_txreq_o_data),
    .agent_txreq_o_comm(dmai0_agent_txreq_o_comm),
    .agent_txreq_o_we(dmai0_agent_txreq_o_we),
    .agent_rxreq_o_re(dmai0_agent_rxreq_o_re));
  assign n4578_o = {dmai0_mem_req_o_dat, dmai0_mem_req_o_ena, dmai0_mem_req_o_we, dmai0_mem_req_o_adr};
  assign n4580_o = mem_rsp_i_dat[31:0];
  assign n4581_o = {dmai0_agent_txreq_o_we, dmai0_agent_txreq_o_comm, dmai0_agent_txreq_o_data, dmai0_agent_txreq_o_av};
  assign n4583_o = n4482_o[0];
  assign n4584_o = n4482_o[1];
  assign n4586_o = n4485_o[0];
  assign n4587_o = n4485_o[32:1];
  assign n4588_o = n4485_o[37:33];
  assign n4589_o = n4485_o[38];
  assign n4590_o = n4485_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:164:3  */
  hibi_mem_ctrl ctrli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(en_i),
    .gif_rsp_i_rdata(n4593_o),
    .gif_rsp_i_ack(n4594_o),
    .agent_msg_txrsp_i_full(n4597_o),
    .agent_msg_txrsp_i_almost_full(n4598_o),
    .agent_msg_rxrsp_i_av(n4600_o),
    .agent_msg_rxrsp_i_data(n4601_o),
    .agent_msg_rxrsp_i_comm(n4602_o),
    .agent_msg_rxrsp_i_empty(n4603_o),
    .agent_msg_rxrsp_i_almost_empty(n4604_o),
    .gif_req_o_addr(ctrli0_gif_req_o_addr),
    .gif_req_o_wdata(ctrli0_gif_req_o_wdata),
    .gif_req_o_wr(ctrli0_gif_req_o_wr),
    .gif_req_o_rd(ctrli0_gif_req_o_rd),
    .agent_msg_txreq_o_av(ctrli0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(ctrli0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(ctrli0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(ctrli0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(ctrli0_agent_msg_rxreq_o_re));
  assign n4591_o = {ctrli0_gif_req_o_rd, ctrli0_gif_req_o_wr, ctrli0_gif_req_o_wdata, ctrli0_gif_req_o_addr};
  assign n4593_o = regifi0_gif_rsp[21:0];
  assign n4594_o = regifi0_gif_rsp[22];
  assign n4595_o = {ctrli0_agent_msg_txreq_o_we, ctrli0_agent_msg_txreq_o_comm, ctrli0_agent_msg_txreq_o_data, ctrli0_agent_msg_txreq_o_av};
  assign n4597_o = n4491_o[0];
  assign n4598_o = n4491_o[1];
  assign n4600_o = n4494_o[0];
  assign n4601_o = n4494_o[32:1];
  assign n4602_o = n4494_o[37:33];
  assign n4603_o = n4494_o[38];
  assign n4604_o = n4494_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:181:53  */
  assign n4605_o = dmai0_status[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:181:57  */
  assign n4606_o = n4605_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:182:54  */
  assign n4607_o = chaini0_start[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:183:59  */
  assign n4608_o = regifi0_reg2logic[58:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:183:79  */
  assign n4609_o = n4608_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:183:82  */
  assign n4610_o = n4609_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:184:59  */
  assign n4611_o = regifi0_reg2logic[40:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:184:78  */
  assign n4612_o = n4611_o[10:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:184:81  */
  assign n4613_o = n4612_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:185:59  */
  assign n4614_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:185:73  */
  assign n4615_o = n4614_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:185:76  */
  assign n4616_o = n4615_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:186:59  */
  assign n4617_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:186:73  */
  assign n4618_o = n4617_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:186:76  */
  assign n4619_o = n4618_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:187:59  */
  assign n4620_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:187:73  */
  assign n4621_o = n4620_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:187:76  */
  assign n4622_o = n4621_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:188:59  */
  assign n4623_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:188:73  */
  assign n4624_o = n4623_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:188:76  */
  assign n4625_o = n4624_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:190:53  */
  assign n4626_o = dmai0_status[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:190:57  */
  assign n4627_o = n4626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:191:54  */
  assign n4628_o = chaini0_start[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:192:59  */
  assign n4629_o = regifi0_reg2logic[112:95];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:192:79  */
  assign n4630_o = n4629_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:192:82  */
  assign n4631_o = n4630_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:193:59  */
  assign n4632_o = regifi0_reg2logic[94:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:193:78  */
  assign n4633_o = n4632_o[10:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:193:81  */
  assign n4634_o = n4633_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:194:59  */
  assign n4635_o = regifi0_reg2logic[83:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:194:73  */
  assign n4636_o = n4635_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:194:76  */
  assign n4637_o = n4636_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:195:59  */
  assign n4638_o = regifi0_reg2logic[83:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:195:73  */
  assign n4639_o = n4638_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:195:76  */
  assign n4640_o = n4639_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:196:59  */
  assign n4641_o = regifi0_reg2logic[83:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:196:73  */
  assign n4642_o = n4641_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:196:76  */
  assign n4643_o = n4642_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:197:59  */
  assign n4644_o = regifi0_reg2logic[83:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:197:73  */
  assign n4645_o = n4644_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:197:76  */
  assign n4646_o = n4645_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:199:53  */
  assign n4647_o = dmai0_status[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:199:57  */
  assign n4648_o = n4647_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:200:54  */
  assign n4649_o = chaini0_start[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:201:59  */
  assign n4650_o = regifi0_reg2logic[166:149];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:201:79  */
  assign n4651_o = n4650_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:201:82  */
  assign n4652_o = n4651_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:202:59  */
  assign n4653_o = regifi0_reg2logic[148:138];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:202:78  */
  assign n4654_o = n4653_o[10:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:202:81  */
  assign n4655_o = n4654_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:203:59  */
  assign n4656_o = regifi0_reg2logic[137:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:203:73  */
  assign n4657_o = n4656_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:203:76  */
  assign n4658_o = n4657_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:204:59  */
  assign n4659_o = regifi0_reg2logic[137:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:204:73  */
  assign n4660_o = n4659_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:204:76  */
  assign n4661_o = n4660_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:205:59  */
  assign n4662_o = regifi0_reg2logic[137:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:205:73  */
  assign n4663_o = n4662_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:205:76  */
  assign n4664_o = n4663_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:206:59  */
  assign n4665_o = regifi0_reg2logic[137:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:206:73  */
  assign n4666_o = n4665_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:206:76  */
  assign n4667_o = n4666_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:208:53  */
  assign n4668_o = dmai0_status[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:208:57  */
  assign n4669_o = n4668_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:209:54  */
  assign n4670_o = chaini0_start[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:210:59  */
  assign n4671_o = regifi0_reg2logic[220:203];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:210:79  */
  assign n4672_o = n4671_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:210:82  */
  assign n4673_o = n4672_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:211:59  */
  assign n4674_o = regifi0_reg2logic[202:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:211:78  */
  assign n4675_o = n4674_o[10:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:211:81  */
  assign n4676_o = n4675_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:212:59  */
  assign n4677_o = regifi0_reg2logic[191:173];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:212:73  */
  assign n4678_o = n4677_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:212:76  */
  assign n4679_o = n4678_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:213:59  */
  assign n4680_o = regifi0_reg2logic[191:173];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:213:73  */
  assign n4681_o = n4680_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:213:76  */
  assign n4682_o = n4681_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:214:59  */
  assign n4683_o = regifi0_reg2logic[191:173];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:214:73  */
  assign n4684_o = n4683_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:214:76  */
  assign n4685_o = n4684_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:215:59  */
  assign n4686_o = regifi0_reg2logic[191:173];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:215:73  */
  assign n4687_o = n4686_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:215:76  */
  assign n4688_o = n4687_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:222:18  */
  assign n4690_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:225:35  */
  assign n4692_o = regifi0_reg2logic[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:225:49  */
  assign n4693_o = n4692_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:225:52  */
  assign n4694_o = n4693_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:224:5  */
  always @(posedge clk_i or posedge n4690_o)
    if (n4690_o)
      n4699_q <= 1'b0;
    else
      n4699_q <= n4694_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:229:59  */
  assign n4701_o = regifi0_reg2logic[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:229:73  */
  assign n4702_o = n4701_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:229:76  */
  assign n4703_o = n4702_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:229:79  */
  assign n4704_o = ~n4703_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:229:37  */
  assign n4705_o = dma_en & n4704_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:229:19  */
  assign n4706_o = n4705_o ? 1'b1 : 1'b0;
  assign n4708_o = {n4669_o, n4648_o, n4627_o, n4606_o};
  assign n4709_o = {n4507_o, n4519_o, n4531_o, n4543_o};
  assign n4710_o = {n4571_o, n4565_o, n4559_o, n4553_o};
  assign n4711_o = {n4550_o, n4538_o, n4526_o, n4514_o};
  assign n4712_o = {n4552_o, n4540_o, n4528_o, n4516_o};
  assign n4713_o = {chaini0_n4_trigi0_start_o, chaini0_n3_trigi0_start_o, chaini0_n2_trigi0_start_o, chaini0_n1_trigi0_start_o};
  assign n4714_o = {chaini0_n4_trigi0_trigger_o, chaini0_n3_trigi0_trigger_o, chaini0_n2_trigi0_trigger_o, chaini0_n1_trigi0_trigger_o};
  assign n4715_o = {n4625_o, n4622_o, n4619_o, n4616_o, n4613_o, n4610_o, n4646_o, n4643_o, n4640_o, n4637_o, n4634_o, n4631_o, n4667_o, n4664_o, n4661_o, n4658_o, n4655_o, n4652_o, n4688_o, n4685_o, n4682_o, n4679_o, n4676_o, n4673_o};
  assign n4716_o = {n4607_o, n4628_o, n4649_o, n4670_o};
endmodule

module dual_port_buffer_32_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [2:0] port_a_req_i_adr,
   input  port_a_req_i_we,
   input  port_a_req_i_ena,
   input  [31:0] port_a_req_i_dat,
   input  [2:0] port_b_req_i_adr,
   input  port_b_req_i_we,
   input  port_b_req_i_ena,
   input  [31:0] port_b_req_i_dat,
   output [31:0] port_a_rsp_o_dat,
   output [31:0] port_b_rsp_o_dat);
  wire [36:0] n4294_o;
  wire [31:0] n4296_o;
  wire [36:0] n4297_o;
  wire [31:0] n4299_o;
  wire [319:0] r;
  wire [319:0] rin;
  wire n4302_o;
  wire n4303_o;
  wire [2:0] n4304_o;
  wire [2:0] n4307_o;
  wire [31:0] n4309_o;
  wire [255:0] n4310_o;
  wire [2:0] n4312_o;
  wire [2:0] n4315_o;
  wire [255:0] n4318_o;
  wire [255:0] n4319_o;
  wire [31:0] n4320_o;
  wire [31:0] n4321_o;
  wire [287:0] n4322_o;
  wire [31:0] n4325_o;
  wire n4326_o;
  wire n4327_o;
  wire [2:0] n4328_o;
  wire [2:0] n4331_o;
  wire [31:0] n4333_o;
  wire [255:0] n4334_o;
  wire [255:0] n4335_o;
  wire [255:0] n4336_o;
  wire [2:0] n4338_o;
  wire [2:0] n4341_o;
  wire [255:0] n4344_o;
  wire [255:0] n4345_o;
  wire [255:0] n4346_o;
  wire [255:0] n4347_o;
  wire [31:0] n4348_o;
  wire [255:0] n4349_o;
  wire [255:0] n4350_o;
  wire [255:0] n4351_o;
  wire [255:0] n4352_o;
  wire [31:0] n4353_o;
  wire [31:0] n4354_o;
  wire [31:0] n4355_o;
  wire [31:0] n4356_o;
  wire [31:0] n4357_o;
  wire [31:0] n4358_o;
  wire [319:0] n4359_o;
  wire n4363_o;
  wire [319:0] n4366_o;
  wire [319:0] n4372_o;
  reg [319:0] n4373_q;
  wire n4374_o;
  wire n4375_o;
  wire n4376_o;
  wire n4377_o;
  wire n4378_o;
  wire n4379_o;
  wire n4380_o;
  wire n4381_o;
  wire n4382_o;
  wire n4383_o;
  wire n4384_o;
  wire n4385_o;
  wire n4386_o;
  wire n4387_o;
  wire n4388_o;
  wire n4389_o;
  wire n4390_o;
  wire n4391_o;
  wire [31:0] n4392_o;
  wire [31:0] n4393_o;
  wire [31:0] n4394_o;
  wire [31:0] n4395_o;
  wire [31:0] n4396_o;
  wire [31:0] n4397_o;
  wire [31:0] n4398_o;
  wire [31:0] n4399_o;
  wire [31:0] n4400_o;
  wire [31:0] n4401_o;
  wire [31:0] n4402_o;
  wire [31:0] n4403_o;
  wire [31:0] n4404_o;
  wire [31:0] n4405_o;
  wire [31:0] n4406_o;
  wire [31:0] n4407_o;
  wire [255:0] n4408_o;
  wire [31:0] n4409_o;
  wire [31:0] n4410_o;
  wire [31:0] n4411_o;
  wire [31:0] n4412_o;
  wire [31:0] n4413_o;
  wire [31:0] n4414_o;
  wire [31:0] n4415_o;
  wire [31:0] n4416_o;
  wire [1:0] n4417_o;
  reg [31:0] n4418_o;
  wire [1:0] n4419_o;
  reg [31:0] n4420_o;
  wire n4421_o;
  wire [31:0] n4422_o;
  wire n4423_o;
  wire n4424_o;
  wire n4425_o;
  wire n4426_o;
  wire n4427_o;
  wire n4428_o;
  wire n4429_o;
  wire n4430_o;
  wire n4431_o;
  wire n4432_o;
  wire n4433_o;
  wire n4434_o;
  wire n4435_o;
  wire n4436_o;
  wire n4437_o;
  wire n4438_o;
  wire n4439_o;
  wire n4440_o;
  wire [31:0] n4441_o;
  wire [31:0] n4442_o;
  wire [31:0] n4443_o;
  wire [31:0] n4444_o;
  wire [31:0] n4445_o;
  wire [31:0] n4446_o;
  wire [31:0] n4447_o;
  wire [31:0] n4448_o;
  wire [31:0] n4449_o;
  wire [31:0] n4450_o;
  wire [31:0] n4451_o;
  wire [31:0] n4452_o;
  wire [31:0] n4453_o;
  wire [31:0] n4454_o;
  wire [31:0] n4455_o;
  wire [31:0] n4456_o;
  wire [255:0] n4457_o;
  wire [31:0] n4458_o;
  wire [31:0] n4459_o;
  wire [31:0] n4460_o;
  wire [31:0] n4461_o;
  wire [31:0] n4462_o;
  wire [31:0] n4463_o;
  wire [31:0] n4464_o;
  wire [31:0] n4465_o;
  wire [1:0] n4466_o;
  reg [31:0] n4467_o;
  wire [1:0] n4468_o;
  reg [31:0] n4469_o;
  wire n4470_o;
  wire [31:0] n4471_o;
  assign port_a_rsp_o_dat = n4296_o;
  assign port_b_rsp_o_dat = n4299_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:49:14  */
  assign n4294_o = {port_a_req_i_dat, port_a_req_i_ena, port_a_req_i_we, port_a_req_i_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/rtl/reg.vhd:24:3  */
  assign n4296_o = n4357_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/rtl/reg.vhd:26:5  */
  assign n4297_o = {port_b_req_i_dat, port_b_req_i_ena, port_b_req_i_we, port_b_req_i_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:100:22  */
  assign n4299_o = n4358_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:43:10  */
  assign r = n4373_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:43:13  */
  assign rin = n4359_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:58:21  */
  assign n4302_o = n4294_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:23  */
  assign n4303_o = n4294_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:48  */
  assign n4304_o = n4294_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:15  */
  assign n4307_o = 3'b111 - n4304_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:71  */
  assign n4309_o = n4294_o[36:5];
  assign n4310_o = r[255:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:66  */
  assign n4312_o = n4294_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:33  */
  assign n4315_o = 3'b111 - n4312_o;
  assign n4318_o = r[255:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4319_o = n4303_o ? n4408_o : n4318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4320_o = r[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4321_o = n4303_o ? n4320_o : n4422_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4322_o = {n4321_o, n4319_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4325_o = r[319:288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:66:21  */
  assign n4326_o = n4297_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:67:23  */
  assign n4327_o = n4297_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:48  */
  assign n4328_o = n4297_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:15  */
  assign n4331_o = 3'b111 - n4328_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:71  */
  assign n4333_o = n4297_o[36:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4334_o = n4322_o[255:0];
  assign n4335_o = r[255:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:58:5  */
  assign n4336_o = n4302_o ? n4334_o : n4335_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:66  */
  assign n4338_o = n4297_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:33  */
  assign n4341_o = 3'b111 - n4338_o;
  assign n4344_o = n4322_o[255:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:73:5  */
  assign n4345_o = r[255:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:58:5  */
  assign n4346_o = n4302_o ? n4344_o : n4345_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:67:7  */
  assign n4347_o = n4327_o ? n4457_o : n4346_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:67:7  */
  assign n4348_o = n4327_o ? n4325_o : n4471_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4349_o = n4322_o[255:0];
  assign n4350_o = r[255:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:58:5  */
  assign n4351_o = n4302_o ? n4349_o : n4350_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:66:5  */
  assign n4352_o = n4326_o ? n4347_o : n4351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:66:5  */
  assign n4353_o = n4326_o ? n4348_o : n4325_o;
  assign n4354_o = n4322_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4355_o = r[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:58:5  */
  assign n4356_o = n4302_o ? n4354_o : n4355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:77:27  */
  assign n4357_o = r[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:78:27  */
  assign n4358_o = r[319:288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4359_o = {n4353_o, n4356_o, n4352_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:88:18  */
  assign n4363_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:92:9  */
  assign n4366_o = init_i ? 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:90:5  */
  assign n4372_o = en_i ? n4366_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:90:5  */
  always @(posedge clk_i or posedge n4363_o)
    if (n4363_o)
      n4373_q <= 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n4373_q <= n4372_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4374_o = n4307_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4375_o = ~n4374_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4376_o = n4307_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4377_o = ~n4376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4378_o = n4375_o & n4377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4379_o = n4375_o & n4376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4380_o = n4374_o & n4377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4381_o = n4374_o & n4376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4382_o = n4307_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4383_o = ~n4382_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4384_o = n4378_o & n4383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4385_o = n4378_o & n4382_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4386_o = n4379_o & n4383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4387_o = n4379_o & n4382_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4388_o = n4380_o & n4383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4389_o = n4380_o & n4382_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4390_o = n4381_o & n4383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4391_o = n4381_o & n4382_o;
  assign n4392_o = n4310_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4393_o = n4384_o ? n4309_o : n4392_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4394_o = n4310_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4395_o = n4385_o ? n4309_o : n4394_o;
  assign n4396_o = n4310_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4397_o = n4386_o ? n4309_o : n4396_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:70:14  */
  assign n4398_o = n4310_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4399_o = n4387_o ? n4309_o : n4398_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4400_o = n4310_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4401_o = n4388_o ? n4309_o : n4400_o;
  assign n4402_o = n4310_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4403_o = n4389_o ? n4309_o : n4402_o;
  assign n4404_o = n4310_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4405_o = n4390_o ? n4309_o : n4404_o;
  assign n4406_o = n4310_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4407_o = n4391_o ? n4309_o : n4406_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4408_o = {n4407_o, n4405_o, n4403_o, n4401_o, n4399_o, n4397_o, n4395_o, n4393_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:15  */
  assign n4409_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4410_o = r[63:32];
  assign n4411_o = r[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4412_o = r[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4413_o = r[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4414_o = r[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4415_o = r[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4416_o = r[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4417_o = n4315_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4417_o)
      2'b00: n4418_o = n4409_o;
      2'b01: n4418_o = n4410_o;
      2'b10: n4418_o = n4411_o;
      2'b11: n4418_o = n4412_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4419_o = n4315_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4419_o)
      2'b00: n4420_o = n4413_o;
      2'b01: n4420_o = n4414_o;
      2'b10: n4420_o = n4415_o;
      2'b11: n4420_o = n4416_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4421_o = n4315_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4422_o = n4421_o ? n4420_o : n4418_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4423_o = n4331_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4424_o = ~n4423_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4425_o = n4331_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4426_o = ~n4425_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4427_o = n4424_o & n4426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4428_o = n4424_o & n4425_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4429_o = n4423_o & n4426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4430_o = n4423_o & n4425_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4431_o = n4331_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4432_o = ~n4431_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4433_o = n4427_o & n4432_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4434_o = n4427_o & n4431_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4435_o = n4428_o & n4432_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4436_o = n4428_o & n4431_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4437_o = n4429_o & n4432_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4438_o = n4429_o & n4431_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4439_o = n4430_o & n4432_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4440_o = n4430_o & n4431_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4441_o = n4336_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4442_o = n4433_o ? n4333_o : n4441_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:55:14  */
  assign n4443_o = n4336_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4444_o = n4434_o ? n4333_o : n4443_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4445_o = n4336_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4446_o = n4435_o ? n4333_o : n4445_o;
  assign n4447_o = n4336_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4448_o = n4436_o ? n4333_o : n4447_o;
  assign n4449_o = n4336_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4450_o = n4437_o ? n4333_o : n4449_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:107:14  */
  assign n4451_o = n4336_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4452_o = n4438_o ? n4333_o : n4451_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4453_o = n4336_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4454_o = n4439_o ? n4333_o : n4453_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4455_o = n4336_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4456_o = n4440_o ? n4333_o : n4455_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4457_o = {n4456_o, n4454_o, n4452_o, n4450_o, n4448_o, n4446_o, n4444_o, n4442_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:15  */
  assign n4458_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4459_o = r[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4460_o = r[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4461_o = r[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4462_o = r[159:128];
  assign n4463_o = r[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4464_o = r[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:84:12  */
  assign n4465_o = r[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n4466_o = n4341_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n4466_o)
      2'b00: n4467_o = n4458_o;
      2'b01: n4467_o = n4459_o;
      2'b10: n4467_o = n4460_o;
      2'b11: n4467_o = n4461_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n4468_o = n4341_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n4468_o)
      2'b00: n4469_o = n4462_o;
      2'b01: n4469_o = n4463_o;
      2'b10: n4469_o = n4464_o;
      2'b11: n4469_o = n4465_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n4470_o = n4341_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n4471_o = n4470_o ? n4469_o : n4467_o;
endmodule

module reg_df9e7e9f6dc5365fbccfc282fe99c2f758d7dd4a
  (input  clk_i,
   input  reset_i,
   input  en_i,
   input  init_i,
   input  d_i,
   output d_o);
  wire n4283_o;
  wire n4286_o;
  wire n4292_o;
  reg n4293_q;
  assign d_o = n4293_q;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/rtl/reg.vhd:26:16  */
  assign n4283_o = ~reset_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/rtl/reg.vhd:30:9  */
  assign n4286_o = init_i ? 1'b0 : d_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/rtl/reg.vhd:28:5  */
  assign n4292_o = en_i ? n4286_o : n4293_q;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/rtl/reg.vhd:28:5  */
  always @(posedge clk_i or posedge n4283_o)
    if (n4283_o)
      n4293_q <= 1'b0;
    else
      n4293_q <= n4292_o;
endmodule

module wb2gif_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e
  (input  wb_clk_i,
   input  wb_reset_i,
   input  en_i,
   input  init_i,
   input  [4:0] wb_req_i_adr,
   input  [31:0] wb_req_i_dat,
   input  wb_req_i_we,
   input  [3:0] wb_req_i_sel,
   input  wb_req_i_stb,
   input  wb_req_i_cyc,
   input  [65:0] gif_rsp_i,
   output [31:0] wb_rsp_o_data,
   output wb_rsp_o_ack,
   output [75:0] gif_req_o);
  wire [43:0] n4185_o;
  wire [31:0] n4187_o;
  wire n4188_o;
  wire r;
  wire rin;
  wire n4196_o;
  wire n4199_o;
  wire n4201_o;
  wire n4202_o;
  wire n4203_o;
  wire n4204_o;
  wire n4206_o;
  wire n4209_o;
  wire n4210_o;
  wire n4212_o;
  wire n4214_o;
  wire n4217_o;
  wire n4219_o;
  wire n4222_o;
  wire n4223_o;
  wire n4225_o;
  wire n4226_o;
  wire n4228_o;
  wire n4231_o;
  wire [3:0] n4233_o;
  wire [31:0] n4234_o;
  wire [3:0] n4235_o;
  wire [31:0] n4236_o;
  wire n4237_o;
  wire n4238_o;
  wire n4239_o;
  wire n4240_o;
  wire n4241_o;
  wire n4242_o;
  wire n4243_o;
  wire n4244_o;
  wire n4245_o;
  wire n4246_o;
  wire n4247_o;
  wire n4248_o;
  wire n4249_o;
  wire n4250_o;
  wire n4251_o;
  wire n4252_o;
  wire n4254_o;
  wire [31:0] n4257_o;
  wire n4262_o;
  wire n4265_o;
  wire n4271_o;
  reg n4272_q;
  wire [32:0] n4273_o;
  wire [75:0] n4274_o;
  wire [32:0] n4275_o;
  wire [32:0] n4276_o;
  wire [32:0] n4277_o;
  wire [32:0] n4278_o;
  wire [32:0] n4279_o;
  wire [32:0] n4280_o;
  assign wb_rsp_o_data = n4187_o;
  assign wb_rsp_o_ack = n4188_o;
  assign gif_req_o = n4274_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:190:24  */
  assign n4185_o = {wb_req_i_cyc, wb_req_i_stb, wb_req_i_sel, wb_req_i_we, wb_req_i_dat, wb_req_i_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:174:29  */
  assign n4187_o = n4273_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:172:29  */
  assign n4188_o = n4273_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:38:10  */
  assign r = n4272_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:38:13  */
  assign rin = n4226_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:57:40  */
  assign n4196_o = n4185_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:59:10  */
  assign n4199_o = r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:59:16  */
  assign n4201_o = n4199_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:60:19  */
  assign n4202_o = n4185_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:60:42  */
  assign n4203_o = n4185_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:60:29  */
  assign n4204_o = n4202_o & n4203_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:60:7  */
  assign n4206_o = n4204_o ? 1'b1 : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:60:7  */
  assign n4209_o = n4204_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:64:13  */
  assign n4210_o = r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:64:19  */
  assign n4212_o = n4210_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:65:20  */
  assign n4214_o = 1'b1 - n4196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:65:29  */
  assign n4217_o = n4277_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:64:5  */
  assign n4219_o = n4223_o ? 1'b0 : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:65:7  */
  assign n4222_o = n4217_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:64:5  */
  assign n4223_o = n4212_o & n4217_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:64:5  */
  assign n4225_o = n4212_o ? n4222_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:59:5  */
  assign n4226_o = n4201_o ? n4206_o : n4219_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:59:5  */
  assign n4228_o = n4201_o ? n4209_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:59:5  */
  assign n4231_o = n4201_o ? 1'b0 : n4225_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:79:73  */
  assign n4233_o = n4185_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:80:70  */
  assign n4234_o = n4185_o[36:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:82:73  */
  assign n4235_o = n4185_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:83:70  */
  assign n4236_o = n4185_o[36:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:85:51  */
  assign n4237_o = n4185_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:85:34  */
  assign n4238_o = n4228_o & n4237_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:85:58  */
  assign n4239_o = ~n4196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:85:54  */
  assign n4240_o = n4238_o & n4239_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:86:51  */
  assign n4241_o = n4185_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:86:38  */
  assign n4242_o = ~n4241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:86:34  */
  assign n4243_o = n4228_o & n4242_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:86:58  */
  assign n4244_o = ~n4196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:86:54  */
  assign n4245_o = n4243_o & n4244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:87:51  */
  assign n4246_o = n4185_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:87:34  */
  assign n4247_o = n4228_o & n4246_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:87:54  */
  assign n4248_o = n4247_o & n4196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:88:51  */
  assign n4249_o = n4185_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:88:38  */
  assign n4250_o = ~n4249_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:88:34  */
  assign n4251_o = n4228_o & n4250_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:88:54  */
  assign n4252_o = n4251_o & n4196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:90:68  */
  assign n4254_o = 1'b1 - n4196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:90:77  */
  assign n4257_o = n4280_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:101:19  */
  assign n4262_o = ~wb_reset_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:105:9  */
  assign n4265_o = init_i ? 1'b0 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:103:5  */
  assign n4271_o = en_i ? n4265_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:103:5  */
  always @(posedge wb_clk_i or posedge n4262_o)
    if (n4262_o)
      n4272_q <= 1'b0;
    else
      n4272_q <= n4271_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:101:5  */
  assign n4273_o = {n4231_o, n4257_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4274_o = {n4245_o, n4240_o, n4234_o, n4233_o, n4252_o, n4248_o, n4236_o, n4235_o};
  assign n4275_o = gif_rsp_i[32:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4276_o = gif_rsp_i[65:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:65:19  */
  assign n4277_o = n4214_o ? n4276_o : n4275_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:65:20  */
  assign n4278_o = gif_rsp_i[32:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:65:19  */
  assign n4279_o = gif_rsp_i[65:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:90:67  */
  assign n4280_o = n4254_o ? n4279_o : n4278_o;
endmodule

module hibi_wishbone_bridge_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [3:0] ext_gif_req_i_addr,
   input  [31:0] ext_gif_req_i_wdata,
   input  ext_gif_req_i_wr,
   input  ext_gif_req_i_rd,
   input  [15:0] gpio_i_xr,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [31:0] ext_gif_rsp_o_rdata,
   output ext_gif_rsp_o_ack,
   output [1:0] gpio_o_c,
   output [15:0] gpio_o_xw,
   output [1:0] gpio_dir_o_c,
   output [15:0] gpio_dir_o_rw,
   output [2:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re,
   output [1:0] status_o);
  wire [37:0] n3989_o;
  wire [31:0] n3991_o;
  wire n3992_o;
  wire [1:0] n3994_o;
  wire [15:0] n3995_o;
  wire [1:0] n3997_o;
  wire [15:0] n3998_o;
  wire [2:0] n4000_o;
  wire n4001_o;
  wire n4002_o;
  wire [31:0] n4003_o;
  wire n4005_o;
  wire [31:0] n4006_o;
  wire [4:0] n4007_o;
  wire n4008_o;
  wire [1:0] n4009_o;
  wire n4011_o;
  wire [39:0] n4012_o;
  wire n4014_o;
  wire [31:0] n4015_o;
  wire [4:0] n4016_o;
  wire n4017_o;
  wire [1:0] n4018_o;
  wire n4020_o;
  wire [39:0] n4021_o;
  wire [32:0] regifi0_gif_rsp;
  wire [136:0] regifi0_reg2logic;
  wire [37:0] ctrli0_gif_req;
  wire [17:0] logic2reg;
  wire [32:0] muxi0_m0_gif_rsp;
  wire [37:0] muxi0_gif_req;
  wire [3:0] chain_mask;
  wire [1:0] chain_trigger;
  wire [1:0] chain_start;
  wire [1:0] chain_busy;
  wire [1:0] chaini0_start;
  wire [1:0] chaini0_trigger;
  wire dma_en;
  wire dma_init;
  wire [71:0] dma_cfg;
  wire [1:0] dma_ctrl;
  wire [1:0] dmai0_status;
  wire [31:0] regifi0_gif_rsp_o_rdata;
  wire regifi0_gif_rsp_o_ack;
  wire [2:0] regifi0_reg2logic_o_hibi_dma_ctrl;
  wire [1:0] regifi0_reg2logic_o_hibi_dma_status;
  wire [3:0] regifi0_reg2logic_o_hibi_dma_trigger;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg0;
  wire [4:0] regifi0_reg2logic_o_hibi_dma_mem_addr0;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr0;
  wire [3:0] regifi0_reg2logic_o_hibi_dma_trigger_mask0;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg1;
  wire [4:0] regifi0_reg2logic_o_hibi_dma_mem_addr1;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr1;
  wire [3:0] regifi0_reg2logic_o_hibi_dma_trigger_mask1;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_gpio;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_gpio_dir;
  wire [3:0] n4023_o;
  wire [31:0] n4024_o;
  wire n4025_o;
  wire n4026_o;
  wire [32:0] n4027_o;
  wire [1:0] n4029_o;
  wire [15:0] n4030_o;
  wire [136:0] n4031_o;
  wire [3:0] n4033_o;
  wire [1:0] n4034_o;
  wire [1:0] n4035_o;
  wire [3:0] n4036_o;
  wire [1:0] n4037_o;
  wire n4038_o;
  wire [3:0] n4039_o;
  wire [1:0] n4040_o;
  wire n4041_o;
  wire n4042_o;
  wire n4043_o;
  wire n4044_o;
  wire [3:0] n4045_o;
  wire [1:0] n4046_o;
  wire [1:0] n4047_o;
  wire [3:0] n4048_o;
  wire [1:0] n4049_o;
  wire n4050_o;
  wire [3:0] n4051_o;
  wire [1:0] n4052_o;
  wire n4053_o;
  wire n4054_o;
  wire n4055_o;
  wire n4056_o;
  wire n4057_o;
  wire chaini0_n1_trigi0_trigger_o;
  wire chaini0_n1_trigi0_start_o;
  wire n4058_o;
  wire n4059_o;
  wire [1:0] n4060_o;
  wire n4063_o;
  wire chaini0_n2_trigi0_trigger_o;
  wire chaini0_n2_trigi0_start_o;
  wire n4064_o;
  wire n4065_o;
  wire [1:0] n4066_o;
  wire [1:0] dmai0_status_o;
  wire [2:0] dmai0_mem_req_o_adr;
  wire dmai0_mem_req_o_we;
  wire dmai0_mem_req_o_ena;
  wire [31:0] dmai0_mem_req_o_dat;
  wire dmai0_agent_txreq_o_av;
  wire [31:0] dmai0_agent_txreq_o_data;
  wire [4:0] dmai0_agent_txreq_o_comm;
  wire dmai0_agent_txreq_o_we;
  wire dmai0_agent_rxreq_o_re;
  wire [36:0] n4070_o;
  wire [31:0] n4072_o;
  wire [38:0] n4073_o;
  wire n4075_o;
  wire n4076_o;
  wire n4078_o;
  wire [31:0] n4079_o;
  wire [4:0] n4080_o;
  wire n4081_o;
  wire n4082_o;
  wire [3:0] ctrli0_gif_req_o_addr;
  wire [31:0] ctrli0_gif_req_o_wdata;
  wire ctrli0_gif_req_o_wr;
  wire ctrli0_gif_req_o_rd;
  wire ctrli0_agent_msg_txreq_o_av;
  wire [31:0] ctrli0_agent_msg_txreq_o_data;
  wire [4:0] ctrli0_agent_msg_txreq_o_comm;
  wire ctrli0_agent_msg_txreq_o_we;
  wire ctrli0_agent_msg_rxreq_o_re;
  wire [37:0] n4083_o;
  wire [31:0] n4085_o;
  wire n4086_o;
  wire [38:0] n4087_o;
  wire n4089_o;
  wire n4090_o;
  wire n4092_o;
  wire [31:0] n4093_o;
  wire [4:0] n4094_o;
  wire n4095_o;
  wire n4096_o;
  wire [31:0] muxi0_m0_gif_rsp_o_rdata;
  wire muxi0_m0_gif_rsp_o_ack;
  wire [31:0] muxi0_m1_gif_rsp_o_rdata;
  wire muxi0_m1_gif_rsp_o_ack;
  wire [3:0] muxi0_mux_gif_req_o_addr;
  wire [31:0] muxi0_mux_gif_req_o_wdata;
  wire muxi0_mux_gif_req_o_wr;
  wire muxi0_mux_gif_req_o_rd;
  wire [3:0] n4097_o;
  wire [31:0] n4098_o;
  wire n4099_o;
  wire n4100_o;
  wire [32:0] n4101_o;
  wire [3:0] n4103_o;
  wire [31:0] n4104_o;
  wire n4105_o;
  wire n4106_o;
  wire [32:0] n4107_o;
  wire [37:0] n4109_o;
  wire [31:0] n4111_o;
  wire n4112_o;
  wire n4113_o;
  wire n4114_o;
  wire n4115_o;
  wire [17:0] n4116_o;
  wire [15:0] n4117_o;
  wire [15:0] n4118_o;
  wire [4:0] n4119_o;
  wire [2:0] n4120_o;
  wire [2:0] n4121_o;
  wire [18:0] n4122_o;
  wire [16:0] n4123_o;
  wire [9:0] n4124_o;
  wire [18:0] n4125_o;
  wire [16:0] n4126_o;
  wire n4127_o;
  wire [18:0] n4128_o;
  wire [16:0] n4129_o;
  wire n4130_o;
  wire [18:0] n4131_o;
  wire [16:0] n4132_o;
  wire [4:0] n4133_o;
  wire n4134_o;
  wire n4135_o;
  wire n4136_o;
  wire [17:0] n4137_o;
  wire [15:0] n4138_o;
  wire [15:0] n4139_o;
  wire [4:0] n4140_o;
  wire [2:0] n4141_o;
  wire [2:0] n4142_o;
  wire [18:0] n4143_o;
  wire [16:0] n4144_o;
  wire [9:0] n4145_o;
  wire [18:0] n4146_o;
  wire [16:0] n4147_o;
  wire n4148_o;
  wire [18:0] n4149_o;
  wire [16:0] n4150_o;
  wire n4151_o;
  wire [18:0] n4152_o;
  wire [16:0] n4153_o;
  wire [4:0] n4154_o;
  wire [17:0] n4155_o;
  wire [17:0] n4156_o;
  wire n4158_o;
  wire [2:0] n4160_o;
  wire n4161_o;
  wire n4162_o;
  reg n4167_q;
  wire [2:0] n4169_o;
  wire n4170_o;
  wire n4171_o;
  wire n4172_o;
  wire n4173_o;
  wire n4174_o;
  wire [17:0] n4176_o;
  wire [3:0] n4177_o;
  wire [1:0] n4178_o;
  wire [1:0] n4179_o;
  wire [1:0] n4180_o;
  wire [1:0] n4181_o;
  wire [1:0] n4182_o;
  wire [71:0] n4183_o;
  wire [1:0] n4184_o;
  assign ext_gif_rsp_o_rdata = n3991_o;
  assign ext_gif_rsp_o_ack = n3992_o;
  assign gpio_o_c = n3994_o;
  assign gpio_o_xw = n3995_o;
  assign gpio_dir_o_c = n3997_o;
  assign gpio_dir_o_rw = n3998_o;
  assign mem_req_o_adr = n4000_o;
  assign mem_req_o_we = n4001_o;
  assign mem_req_o_ena = n4002_o;
  assign mem_req_o_dat = n4003_o;
  assign agent_txreq_o_av = n4005_o;
  assign agent_txreq_o_data = n4006_o;
  assign agent_txreq_o_comm = n4007_o;
  assign agent_txreq_o_we = n4008_o;
  assign agent_rxreq_o_re = n4011_o;
  assign agent_msg_txreq_o_av = n4014_o;
  assign agent_msg_txreq_o_data = n4015_o;
  assign agent_msg_txreq_o_comm = n4016_o;
  assign agent_msg_txreq_o_we = n4017_o;
  assign agent_msg_rxreq_o_re = n4020_o;
  assign status_o = dmai0_status;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:20:5  */
  assign n3989_o = {ext_gif_req_i_rd, ext_gif_req_i_wr, ext_gif_req_i_wdata, ext_gif_req_i_addr};
  assign n3991_o = n4107_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3992_o = n4107_o[32];
  assign n3994_o = n4155_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3995_o = n4155_o[17:2];
  assign n3997_o = n4156_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3998_o = n4156_o[17:2];
  assign n4000_o = n4070_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n4001_o = n4070_o[3];
  assign n4002_o = n4070_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:94:5  */
  assign n4003_o = n4070_o[36:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n4005_o = n4073_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:86:14  */
  assign n4006_o = n4073_o[32:1];
  assign n4007_o = n4073_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n4008_o = n4073_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n4009_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n4011_o = dmai0_agent_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:94:5  */
  assign n4012_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n4014_o = n4087_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:86:14  */
  assign n4015_o = n4087_o[32:1];
  assign n4016_o = n4087_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n4017_o = n4087_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n4018_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n4020_o = ctrli0_agent_msg_rxreq_o_re;
  assign n4021_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:65:10  */
  assign regifi0_gif_rsp = n4027_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:66:10  */
  assign regifi0_reg2logic = n4031_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:68:10  */
  assign ctrli0_gif_req = n4083_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:69:10  */
  assign logic2reg = n4176_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:71:10  */
  assign muxi0_m0_gif_rsp = n4101_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:72:10  */
  assign muxi0_gif_req = n4109_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:75:10  */
  assign chain_mask = n4177_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:76:10  */
  assign chain_trigger = n4178_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:77:10  */
  assign chain_start = n4179_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:78:10  */
  assign chain_busy = n4180_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:79:10  */
  assign chaini0_start = n4181_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:80:10  */
  assign chaini0_trigger = n4182_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:82:10  */
  assign dma_en = n4167_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:83:10  */
  assign dma_init = n4174_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:84:10  */
  assign dma_cfg = n4183_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:85:10  */
  assign dma_ctrl = n4184_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:87:10  */
  assign dmai0_status = dmai0_status_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:93:3  */
  hibi_wishbone_bridge_regfile regifi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .gif_req_i_addr(n4023_o),
    .gif_req_i_wdata(n4024_o),
    .gif_req_i_wr(n4025_o),
    .gif_req_i_rd(n4026_o),
    .logic2reg_i_hibi_dma_status(n4029_o),
    .logic2reg_i_hibi_dma_gpio(n4030_o),
    .gif_rsp_o_rdata(regifi0_gif_rsp_o_rdata),
    .gif_rsp_o_ack(regifi0_gif_rsp_o_ack),
    .reg2logic_o_hibi_dma_ctrl(regifi0_reg2logic_o_hibi_dma_ctrl),
    .reg2logic_o_hibi_dma_status(regifi0_reg2logic_o_hibi_dma_status),
    .reg2logic_o_hibi_dma_trigger(regifi0_reg2logic_o_hibi_dma_trigger),
    .reg2logic_o_hibi_dma_cfg0(regifi0_reg2logic_o_hibi_dma_cfg0),
    .reg2logic_o_hibi_dma_mem_addr0(regifi0_reg2logic_o_hibi_dma_mem_addr0),
    .reg2logic_o_hibi_dma_hibi_addr0(regifi0_reg2logic_o_hibi_dma_hibi_addr0),
    .reg2logic_o_hibi_dma_trigger_mask0(regifi0_reg2logic_o_hibi_dma_trigger_mask0),
    .reg2logic_o_hibi_dma_cfg1(regifi0_reg2logic_o_hibi_dma_cfg1),
    .reg2logic_o_hibi_dma_mem_addr1(regifi0_reg2logic_o_hibi_dma_mem_addr1),
    .reg2logic_o_hibi_dma_hibi_addr1(regifi0_reg2logic_o_hibi_dma_hibi_addr1),
    .reg2logic_o_hibi_dma_trigger_mask1(regifi0_reg2logic_o_hibi_dma_trigger_mask1),
    .reg2logic_o_hibi_dma_gpio(regifi0_reg2logic_o_hibi_dma_gpio),
    .reg2logic_o_hibi_dma_gpio_dir(regifi0_reg2logic_o_hibi_dma_gpio_dir));
  assign n4023_o = muxi0_gif_req[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:73:5  */
  assign n4024_o = muxi0_gif_req[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:70:14  */
  assign n4025_o = muxi0_gif_req[36];
  assign n4026_o = muxi0_gif_req[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4027_o = {regifi0_gif_rsp_o_ack, regifi0_gif_rsp_o_rdata};
  assign n4029_o = logic2reg[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4030_o = logic2reg[17:2];
  assign n4031_o = {regifi0_reg2logic_o_hibi_dma_gpio_dir, regifi0_reg2logic_o_hibi_dma_gpio, regifi0_reg2logic_o_hibi_dma_trigger_mask1, regifi0_reg2logic_o_hibi_dma_hibi_addr1, regifi0_reg2logic_o_hibi_dma_mem_addr1, regifi0_reg2logic_o_hibi_dma_cfg1, regifi0_reg2logic_o_hibi_dma_trigger_mask0, regifi0_reg2logic_o_hibi_dma_hibi_addr0, regifi0_reg2logic_o_hibi_dma_mem_addr0, regifi0_reg2logic_o_hibi_dma_cfg0, regifi0_reg2logic_o_hibi_dma_trigger, regifi0_reg2logic_o_hibi_dma_status, regifi0_reg2logic_o_hibi_dma_ctrl};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:106:41  */
  assign n4033_o = regifi0_reg2logic[54:51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:106:64  */
  assign n4034_o = n4033_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:106:67  */
  assign n4035_o = n4034_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:41  */
  assign n4036_o = regifi0_reg2logic[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:58  */
  assign n4037_o = n4036_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:60  */
  assign n4038_o = n4037_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:85  */
  assign n4039_o = regifi0_reg2logic[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:102  */
  assign n4040_o = n4039_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:105  */
  assign n4041_o = n4040_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:63  */
  assign n4042_o = n4038_o & n4041_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:108:35  */
  assign n4043_o = dmai0_status[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:108:39  */
  assign n4044_o = n4043_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:110:41  */
  assign n4045_o = regifi0_reg2logic[100:97];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:110:64  */
  assign n4046_o = n4045_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:110:67  */
  assign n4047_o = n4046_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:41  */
  assign n4048_o = regifi0_reg2logic[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:58  */
  assign n4049_o = n4048_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:60  */
  assign n4050_o = n4049_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:85  */
  assign n4051_o = regifi0_reg2logic[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:102  */
  assign n4052_o = n4051_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:105  */
  assign n4053_o = n4052_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:63  */
  assign n4054_o = n4050_o & n4053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:112:35  */
  assign n4055_o = dmai0_status[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:112:39  */
  assign n4056_o = n4055_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:115:40  */
  assign n4057_o = chaini0_trigger[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:117:5  */
  hibi_wishbone_bridge_trigger_2 chaini0_n1_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n4058_o),
    .busy_i(n4059_o),
    .trigger_i(chain_trigger),
    .mask_i(n4060_o),
    .trigger_o(chaini0_n1_trigi0_trigger_o),
    .start_o(chaini0_n1_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:126:33  */
  assign n4058_o = chain_start[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:127:32  */
  assign n4059_o = chain_busy[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:129:32  */
  assign n4060_o = chain_mask[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:115:40  */
  assign n4063_o = chaini0_trigger[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:117:5  */
  hibi_wishbone_bridge_trigger_2 chaini0_n2_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n4064_o),
    .busy_i(n4065_o),
    .trigger_i(chain_trigger),
    .mask_i(n4066_o),
    .trigger_o(chaini0_n2_trigi0_trigger_o),
    .start_o(chaini0_n2_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:126:33  */
  assign n4064_o = chain_start[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:127:32  */
  assign n4065_o = chain_busy[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:129:32  */
  assign n4066_o = chain_mask[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:140:3  */
  hibi_wishbone_bridge_core_3 dmai0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .ctrl_i(dma_ctrl),
    .cfg_i(dma_cfg),
    .mem_rsp_i_dat(n4072_o),
    .mem_wait_i(mem_wait_i),
    .agent_txrsp_i_full(n4075_o),
    .agent_txrsp_i_almost_full(n4076_o),
    .agent_rxrsp_i_av(n4078_o),
    .agent_rxrsp_i_data(n4079_o),
    .agent_rxrsp_i_comm(n4080_o),
    .agent_rxrsp_i_empty(n4081_o),
    .agent_rxrsp_i_almost_empty(n4082_o),
    .status_o(dmai0_status_o),
    .mem_req_o_adr(dmai0_mem_req_o_adr),
    .mem_req_o_we(dmai0_mem_req_o_we),
    .mem_req_o_ena(dmai0_mem_req_o_ena),
    .mem_req_o_dat(dmai0_mem_req_o_dat),
    .agent_txreq_o_av(dmai0_agent_txreq_o_av),
    .agent_txreq_o_data(dmai0_agent_txreq_o_data),
    .agent_txreq_o_comm(dmai0_agent_txreq_o_comm),
    .agent_txreq_o_we(dmai0_agent_txreq_o_we),
    .agent_rxreq_o_re(dmai0_agent_rxreq_o_re));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4070_o = {dmai0_mem_req_o_dat, dmai0_mem_req_o_ena, dmai0_mem_req_o_we, dmai0_mem_req_o_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4072_o = mem_rsp_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4073_o = {dmai0_agent_txreq_o_we, dmai0_agent_txreq_o_comm, dmai0_agent_txreq_o_data, dmai0_agent_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4075_o = n4009_o[0];
  assign n4076_o = n4009_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4078_o = n4012_o[0];
  assign n4079_o = n4012_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4080_o = n4012_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4081_o = n4012_o[38];
  assign n4082_o = n4012_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:164:3  */
  hibi_wishbone_bridge_ctrl ctrli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(en_i),
    .gif_rsp_i_rdata(n4085_o),
    .gif_rsp_i_ack(n4086_o),
    .agent_msg_txrsp_i_full(n4089_o),
    .agent_msg_txrsp_i_almost_full(n4090_o),
    .agent_msg_rxrsp_i_av(n4092_o),
    .agent_msg_rxrsp_i_data(n4093_o),
    .agent_msg_rxrsp_i_comm(n4094_o),
    .agent_msg_rxrsp_i_empty(n4095_o),
    .agent_msg_rxrsp_i_almost_empty(n4096_o),
    .gif_req_o_addr(ctrli0_gif_req_o_addr),
    .gif_req_o_wdata(ctrli0_gif_req_o_wdata),
    .gif_req_o_wr(ctrli0_gif_req_o_wr),
    .gif_req_o_rd(ctrli0_gif_req_o_rd),
    .agent_msg_txreq_o_av(ctrli0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(ctrli0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(ctrli0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(ctrli0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(ctrli0_agent_msg_rxreq_o_re));
  assign n4083_o = {ctrli0_gif_req_o_rd, ctrli0_gif_req_o_wr, ctrli0_gif_req_o_wdata, ctrli0_gif_req_o_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4085_o = muxi0_m0_gif_rsp[31:0];
  assign n4086_o = muxi0_m0_gif_rsp[32];
  assign n4087_o = {ctrli0_agent_msg_txreq_o_we, ctrli0_agent_msg_txreq_o_comm, ctrli0_agent_msg_txreq_o_data, ctrli0_agent_msg_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:70:14  */
  assign n4089_o = n4018_o[0];
  assign n4090_o = n4018_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4092_o = n4021_o[0];
  assign n4093_o = n4021_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4094_o = n4021_o[37:33];
  assign n4095_o = n4021_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:55:14  */
  assign n4096_o = n4021_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:181:3  */
  hibi_wishbone_bridge_gif_mux muxi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .m0_gif_req_i_addr(n4097_o),
    .m0_gif_req_i_wdata(n4098_o),
    .m0_gif_req_i_wr(n4099_o),
    .m0_gif_req_i_rd(n4100_o),
    .m1_gif_req_i_addr(n4103_o),
    .m1_gif_req_i_wdata(n4104_o),
    .m1_gif_req_i_wr(n4105_o),
    .m1_gif_req_i_rd(n4106_o),
    .mux_gif_rsp_i_rdata(n4111_o),
    .mux_gif_rsp_i_ack(n4112_o),
    .m0_gif_rsp_o_rdata(muxi0_m0_gif_rsp_o_rdata),
    .m0_gif_rsp_o_ack(muxi0_m0_gif_rsp_o_ack),
    .m1_gif_rsp_o_rdata(muxi0_m1_gif_rsp_o_rdata),
    .m1_gif_rsp_o_ack(muxi0_m1_gif_rsp_o_ack),
    .mux_gif_req_o_addr(muxi0_mux_gif_req_o_addr),
    .mux_gif_req_o_wdata(muxi0_mux_gif_req_o_wdata),
    .mux_gif_req_o_wr(muxi0_mux_gif_req_o_wr),
    .mux_gif_req_o_rd(muxi0_mux_gif_req_o_rd));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4097_o = ctrli0_gif_req[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4098_o = ctrli0_gif_req[35:4];
  assign n4099_o = ctrli0_gif_req[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4100_o = ctrli0_gif_req[37];
  assign n4101_o = {muxi0_m0_gif_rsp_o_ack, muxi0_m0_gif_rsp_o_rdata};
  assign n4103_o = n3989_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4104_o = n3989_o[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4105_o = n3989_o[36];
  assign n4106_o = n3989_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4107_o = {muxi0_m1_gif_rsp_o_ack, muxi0_m1_gif_rsp_o_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4109_o = {muxi0_mux_gif_req_o_rd, muxi0_mux_gif_req_o_wr, muxi0_mux_gif_req_o_wdata, muxi0_mux_gif_req_o_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4111_o = regifi0_gif_rsp[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4112_o = regifi0_gif_rsp[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:198:53  */
  assign n4113_o = dmai0_status[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:198:57  */
  assign n4114_o = n4113_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:199:54  */
  assign n4115_o = chaini0_start[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:200:59  */
  assign n4116_o = regifi0_reg2logic[50:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:200:79  */
  assign n4117_o = n4116_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:200:82  */
  assign n4118_o = n4117_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:201:59  */
  assign n4119_o = regifi0_reg2logic[32:28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:201:78  */
  assign n4120_o = n4119_o[4:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:201:81  */
  assign n4121_o = n4120_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:202:59  */
  assign n4122_o = regifi0_reg2logic[27:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:202:73  */
  assign n4123_o = n4122_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:202:76  */
  assign n4124_o = n4123_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:203:59  */
  assign n4125_o = regifi0_reg2logic[27:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:203:73  */
  assign n4126_o = n4125_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:203:76  */
  assign n4127_o = n4126_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:204:59  */
  assign n4128_o = regifi0_reg2logic[27:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:204:73  */
  assign n4129_o = n4128_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:204:76  */
  assign n4130_o = n4129_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:205:59  */
  assign n4131_o = regifi0_reg2logic[27:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:205:73  */
  assign n4132_o = n4131_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:205:76  */
  assign n4133_o = n4132_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:207:53  */
  assign n4134_o = dmai0_status[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:207:57  */
  assign n4135_o = n4134_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:208:54  */
  assign n4136_o = chaini0_start[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:209:59  */
  assign n4137_o = regifi0_reg2logic[96:79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:209:79  */
  assign n4138_o = n4137_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:209:82  */
  assign n4139_o = n4138_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:210:59  */
  assign n4140_o = regifi0_reg2logic[78:74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:210:78  */
  assign n4141_o = n4140_o[4:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:210:81  */
  assign n4142_o = n4141_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:211:59  */
  assign n4143_o = regifi0_reg2logic[73:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:211:73  */
  assign n4144_o = n4143_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:211:76  */
  assign n4145_o = n4144_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:212:59  */
  assign n4146_o = regifi0_reg2logic[73:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:212:73  */
  assign n4147_o = n4146_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:212:76  */
  assign n4148_o = n4147_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:213:59  */
  assign n4149_o = regifi0_reg2logic[73:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:213:73  */
  assign n4150_o = n4149_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:213:76  */
  assign n4151_o = n4150_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:214:59  */
  assign n4152_o = regifi0_reg2logic[73:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:214:73  */
  assign n4153_o = n4152_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:214:76  */
  assign n4154_o = n4153_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:216:48  */
  assign n4155_o = regifi0_reg2logic[118:101];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:217:48  */
  assign n4156_o = regifi0_reg2logic[136:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:225:18  */
  assign n4158_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:228:35  */
  assign n4160_o = regifi0_reg2logic[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:228:49  */
  assign n4161_o = n4160_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:228:52  */
  assign n4162_o = n4161_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:227:5  */
  always @(posedge clk_i or posedge n4158_o)
    if (n4158_o)
      n4167_q <= 1'b0;
    else
      n4167_q <= n4162_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:232:59  */
  assign n4169_o = regifi0_reg2logic[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:232:73  */
  assign n4170_o = n4169_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:232:76  */
  assign n4171_o = n4170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:232:79  */
  assign n4172_o = ~n4171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:232:37  */
  assign n4173_o = dma_en & n4172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:232:19  */
  assign n4174_o = n4173_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4176_o = {gpio_i_xr, n4135_o, n4114_o};
  assign n4177_o = {n4035_o, n4047_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4178_o = {n4063_o, n4057_o};
  assign n4179_o = {n4054_o, n4042_o};
  assign n4180_o = {n4056_o, n4044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4181_o = {chaini0_n2_trigi0_start_o, chaini0_n1_trigi0_start_o};
  assign n4182_o = {chaini0_n2_trigi0_trigger_o, chaini0_n1_trigi0_trigger_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4183_o = {n4133_o, n4130_o, n4127_o, n4124_o, n4121_o, n4118_o, n4154_o, n4151_o, n4148_o, n4145_o, n4142_o, n4139_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4184_o = {n4115_o, n4136_o};
endmodule

module sp_sync_mem_9_32_71f8e7976e4cbc4561c9d62fb283e7f788202acb
  (input  clk_i,
   input  [3:0] we_i,
   input  en_i,
   input  [8:0] addr_i,
   input  [31:0] di_i,
   output [31:0] do_o);
  wire [8:0] sky130_wrap_addr0;
  wire [31:0] sky130_wrap_din0;
  wire [31:0] sky130_wrap_dout0;
  wire [3:0] sky130_wrap_wmask0;
  wire sky130_wrap_web0;
  wire sky130_wrap_csb0;
  wire n3977_o;
  wire n3978_o;
  wire n3979_o;
  wire n3980_o;
  wire n3981_o;
  wire n3982_o;
  wire n3983_o;
  wire n3984_o;
  wire n3985_o;
  wire [31:0] sky130_wrap_memi0_dout0;
  wire [31:0] sky130_wrap_memi0_dout1;
  localparam n3987_o = 1'b1;
  localparam [8:0] n3988_o = 9'b000000000;
  assign do_o = sky130_wrap_dout0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:85:12  */
  assign sky130_wrap_addr0 = addr_i; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:86:12  */
  assign sky130_wrap_din0 = di_i; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:87:12  */
  assign sky130_wrap_dout0 = sky130_wrap_memi0_dout0; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:88:12  */
  assign sky130_wrap_wmask0 = we_i; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:89:12  */
  assign sky130_wrap_web0 = n3984_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:90:12  */
  assign sky130_wrap_csb0 = n3985_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:24  */
  assign n3977_o = we_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:35  */
  assign n3978_o = we_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:28  */
  assign n3979_o = n3977_o | n3978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:46  */
  assign n3980_o = we_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:39  */
  assign n3981_o = n3979_o | n3980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:57  */
  assign n3982_o = we_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:50  */
  assign n3983_o = n3981_o | n3982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:15  */
  assign n3984_o = ~n3983_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:101:15  */
  assign n3985_o = ~en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:104:5  */
  sky130_sram_2kbyte_1rw1r_32x512_8 sky130_wrap_memi0 (
    .clk0(clk_i),
    .csb0(sky130_wrap_csb0),
    .web0(sky130_wrap_web0),
    .wmask0(sky130_wrap_wmask0),
    .addr0(sky130_wrap_addr0),
    .din0(sky130_wrap_din0),
    .clk1(clk_i),
    .csb1(n3987_o),
    .addr1(n3988_o),
    .dout0(sky130_wrap_memi0_dout0),
    .dout1());
endmodule

module xbar_9_3_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [161:0] xbar_mst_req_i,
   input  [95:0] xbar_slv_rsp_i,
   output [95:0] xbar_mst_rsp_o,
   output [161:0] xbar_slv_req_o,
   output wait_req_o);
  wire [282:0] r;
  wire [282:0] rin;
  wire n2313_o;
  wire n2314_o;
  wire [53:0] n2315_o;
  wire n2316_o;
  wire [53:0] n2317_o;
  wire [21:0] n2318_o;
  wire n2319_o;
  wire n2320_o;
  wire [53:0] n2321_o;
  wire [21:0] n2322_o;
  wire n2323_o;
  wire n2324_o;
  wire n2325_o;
  wire [53:0] n2326_o;
  wire [53:0] n2327_o;
  wire [53:0] n2328_o;
  wire [53:0] n2329_o;
  wire [117:0] n2330_o;
  wire n2332_o;
  wire n2333_o;
  wire [53:0] n2334_o;
  wire n2335_o;
  wire [53:0] n2336_o;
  wire [21:0] n2337_o;
  wire n2338_o;
  wire n2339_o;
  wire [53:0] n2340_o;
  wire [21:0] n2341_o;
  wire n2342_o;
  wire n2343_o;
  wire n2344_o;
  wire [53:0] n2345_o;
  wire [53:0] n2346_o;
  wire [53:0] n2347_o;
  wire [53:0] n2348_o;
  wire n2350_o;
  wire n2351_o;
  wire [53:0] n2352_o;
  wire n2353_o;
  wire [53:0] n2354_o;
  wire [21:0] n2355_o;
  wire n2356_o;
  wire n2357_o;
  wire [53:0] n2358_o;
  wire [21:0] n2359_o;
  wire n2360_o;
  wire n2361_o;
  wire n2362_o;
  wire [53:0] n2363_o;
  wire [53:0] n2364_o;
  wire [53:0] n2365_o;
  wire [53:0] n2366_o;
  wire [2:0] n2367_o;
  wire [282:0] n2368_o;
  wire [161:0] n2369_o;
  wire [53:0] n2370_o;
  wire [21:0] n2371_o;
  wire n2372_o;
  wire [53:0] n2374_o;
  wire [21:0] n2375_o;
  wire [15:0] n2376_o;
  wire [1:0] n2385_o;
  wire n2388_o;
  wire n2391_o;
  wire n2395_o;
  wire n2398_o;
  wire n2401_o;
  wire n2404_o;
  wire [2:0] n2405_o;
  wire [2:0] n2407_o;
  localparam [8:0] n2408_o = 9'b000000000;
  wire [5:0] n2409_o;
  wire [8:0] n2410_o;
  wire n2411_o;
  wire [8:0] n2412_o;
  wire n2413_o;
  wire [8:0] n2414_o;
  wire n2415_o;
  wire [53:0] n2416_o;
  wire [21:0] n2417_o;
  wire n2418_o;
  wire [53:0] n2420_o;
  wire [21:0] n2421_o;
  wire [15:0] n2422_o;
  wire [1:0] n2431_o;
  wire n2434_o;
  wire n2437_o;
  wire n2441_o;
  wire n2444_o;
  wire n2447_o;
  wire n2450_o;
  wire [2:0] n2451_o;
  wire [2:0] n2452_o;
  wire [2:0] n2453_o;
  wire [2:0] n2454_o;
  wire [8:0] n2455_o;
  wire n2456_o;
  wire [8:0] n2457_o;
  wire n2458_o;
  wire [8:0] n2459_o;
  wire n2460_o;
  wire [53:0] n2461_o;
  wire [21:0] n2462_o;
  wire n2463_o;
  wire [53:0] n2465_o;
  wire [21:0] n2466_o;
  wire [15:0] n2467_o;
  wire [1:0] n2476_o;
  wire n2479_o;
  wire n2482_o;
  wire n2486_o;
  wire n2489_o;
  wire n2492_o;
  wire n2495_o;
  wire [2:0] n2496_o;
  wire [2:0] n2497_o;
  wire [8:0] n2498_o;
  wire n2499_o;
  wire [8:0] n2500_o;
  wire n2501_o;
  wire [8:0] n2502_o;
  wire n2503_o;
  wire [282:0] n2504_o;
  wire n2505_o;
  wire [8:0] n2507_o;
  wire [2:0] n2508_o;
  wire n2515_o;
  wire n2522_o;
  localparam [2:0] n2523_o = 3'b000;
  wire n2527_o;
  wire n2529_o;
  wire n2531_o;
  wire n2532_o;
  wire n2536_o;
  wire n2539_o;
  wire n2540_o;
  wire n2543_o;
  wire n2544_o;
  wire n2545_o;
  wire n2546_o;
  wire n2548_o;
  wire n2554_o;
  wire n2557_o;
  wire [2:0] n2559_o;
  wire [8:0] n2561_o;
  wire [2:0] n2562_o;
  wire n2569_o;
  wire [2:0] n2572_o;
  wire n2574_o;
  wire [2:0] n2576_o;
  wire [2:0] n2577_o;
  wire n2578_o;
  wire [2:0] n2580_o;
  wire [2:0] n2581_o;
  wire n2583_o;
  wire [8:0] n2585_o;
  wire [2:0] n2586_o;
  wire [1:0] n2587_o;
  wire [114:0] n2588_o;
  wire [282:0] n2589_o;
  wire [2:0] n2590_o;
  wire [2:0] n2591_o;
  wire [2:0] n2592_o;
  wire n2594_o;
  wire n2595_o;
  wire n2596_o;
  wire n2597_o;
  wire [2:0] n2598_o;
  wire [2:0] n2599_o;
  wire n2601_o;
  wire [2:0] n2603_o;
  wire n2610_o;
  wire [2:0] n2613_o;
  wire n2615_o;
  wire [2:0] n2617_o;
  wire [2:0] n2618_o;
  wire n2619_o;
  wire [2:0] n2621_o;
  wire [2:0] n2622_o;
  wire n2624_o;
  wire [2:0] n2626_o;
  wire n2633_o;
  wire n2640_o;
  localparam [2:0] n2641_o = 3'b000;
  wire n2645_o;
  wire n2647_o;
  wire n2649_o;
  wire n2650_o;
  wire n2654_o;
  wire n2657_o;
  wire n2658_o;
  wire n2661_o;
  wire n2662_o;
  wire n2663_o;
  wire n2664_o;
  wire n2666_o;
  wire n2672_o;
  wire n2675_o;
  wire [2:0] n2677_o;
  wire [2:0] n2678_o;
  wire [114:0] n2679_o;
  wire [282:0] n2680_o;
  wire [2:0] n2681_o;
  wire [2:0] n2682_o;
  wire [2:0] n2683_o;
  wire [2:0] n2685_o;
  wire n2692_o;
  wire [2:0] n2695_o;
  wire n2697_o;
  wire [2:0] n2699_o;
  wire [2:0] n2700_o;
  wire n2701_o;
  wire [2:0] n2703_o;
  wire [2:0] n2704_o;
  wire n2706_o;
  wire n2708_o;
  wire n2709_o;
  wire [8:0] n2712_o;
  wire [2:0] n2713_o;
  wire n2720_o;
  wire n2727_o;
  localparam [2:0] n2728_o = 3'b000;
  wire n2732_o;
  wire n2734_o;
  wire n2736_o;
  wire n2737_o;
  wire n2741_o;
  wire n2744_o;
  wire n2745_o;
  wire n2748_o;
  wire n2749_o;
  wire n2750_o;
  wire n2751_o;
  wire n2753_o;
  wire n2759_o;
  wire n2762_o;
  wire [2:0] n2764_o;
  wire [8:0] n2766_o;
  wire [2:0] n2767_o;
  wire n2774_o;
  wire [2:0] n2777_o;
  wire n2779_o;
  wire [2:0] n2781_o;
  wire [2:0] n2782_o;
  wire n2783_o;
  wire [2:0] n2785_o;
  wire [2:0] n2786_o;
  wire n2788_o;
  wire [8:0] n2791_o;
  wire [2:0] n2792_o;
  wire n2799_o;
  wire n2806_o;
  localparam [2:0] n2807_o = 3'b000;
  wire n2811_o;
  wire n2813_o;
  wire n2815_o;
  wire n2816_o;
  wire n2820_o;
  wire n2823_o;
  wire n2824_o;
  wire n2827_o;
  wire n2828_o;
  wire n2829_o;
  wire n2830_o;
  wire n2832_o;
  wire n2838_o;
  wire n2841_o;
  wire [2:0] n2843_o;
  wire [8:0] n2844_o;
  wire [2:0] n2845_o;
  wire [1:0] n2846_o;
  wire [114:0] n2847_o;
  wire [282:0] n2848_o;
  wire [2:0] n2849_o;
  wire [2:0] n2850_o;
  wire [2:0] n2851_o;
  wire n2853_o;
  wire n2854_o;
  wire n2855_o;
  wire [2:0] n2856_o;
  wire [2:0] n2857_o;
  wire [2:0] n2858_o;
  wire n2859_o;
  wire n2860_o;
  wire n2861_o;
  wire [2:0] n2862_o;
  wire [2:0] n2863_o;
  wire n2865_o;
  wire [1:0] n2867_o;
  reg n2868_o;
  wire n2869_o;
  reg n2870_o;
  wire [2:0] n2871_o;
  reg [2:0] n2872_o;
  wire [2:0] n2873_o;
  reg [2:0] n2874_o;
  wire [1:0] n2875_o;
  wire [95:0] n2877_o;
  wire [8:0] n2879_o;
  wire [5:0] n2880_o;
  wire [282:0] n2881_o;
  wire n2882_o;
  wire [8:0] n2884_o;
  wire [2:0] n2885_o;
  wire n2892_o;
  wire n2899_o;
  localparam [2:0] n2900_o = 3'b000;
  wire n2904_o;
  wire n2906_o;
  wire n2908_o;
  wire n2909_o;
  wire n2913_o;
  wire n2916_o;
  wire n2917_o;
  wire n2920_o;
  wire n2921_o;
  wire n2922_o;
  wire n2923_o;
  wire n2925_o;
  wire n2931_o;
  wire n2934_o;
  wire [2:0] n2936_o;
  wire [8:0] n2938_o;
  wire [2:0] n2939_o;
  wire n2946_o;
  wire [2:0] n2949_o;
  wire n2951_o;
  wire [2:0] n2953_o;
  wire [2:0] n2954_o;
  wire n2955_o;
  wire [2:0] n2957_o;
  wire [2:0] n2958_o;
  wire n2960_o;
  wire [8:0] n2962_o;
  wire [2:0] n2963_o;
  wire n2964_o;
  wire [2:0] n2965_o;
  wire [282:0] n2966_o;
  wire [2:0] n2967_o;
  wire [2:0] n2968_o;
  wire [2:0] n2969_o;
  wire n2971_o;
  wire n2972_o;
  wire n2973_o;
  wire n2974_o;
  wire [2:0] n2975_o;
  wire [2:0] n2976_o;
  wire n2978_o;
  wire [2:0] n2980_o;
  wire n2987_o;
  wire [2:0] n2990_o;
  wire n2992_o;
  wire [2:0] n2994_o;
  wire [2:0] n2995_o;
  wire n2996_o;
  wire [2:0] n2998_o;
  wire [2:0] n2999_o;
  wire n3001_o;
  wire [2:0] n3003_o;
  wire n3010_o;
  wire n3017_o;
  localparam [2:0] n3018_o = 3'b000;
  wire n3022_o;
  wire n3024_o;
  wire n3026_o;
  wire n3027_o;
  wire n3031_o;
  wire n3034_o;
  wire n3035_o;
  wire n3038_o;
  wire n3039_o;
  wire n3040_o;
  wire n3041_o;
  wire n3043_o;
  wire n3049_o;
  wire n3052_o;
  wire [2:0] n3054_o;
  wire [2:0] n3055_o;
  wire [2:0] n3056_o;
  wire [282:0] n3057_o;
  wire [2:0] n3058_o;
  wire [2:0] n3059_o;
  wire [2:0] n3060_o;
  wire [2:0] n3062_o;
  wire n3069_o;
  wire [2:0] n3072_o;
  wire n3074_o;
  wire [2:0] n3076_o;
  wire [2:0] n3077_o;
  wire n3078_o;
  wire [2:0] n3080_o;
  wire [2:0] n3081_o;
  wire n3083_o;
  wire n3085_o;
  wire n3086_o;
  wire [8:0] n3089_o;
  wire [2:0] n3090_o;
  wire n3097_o;
  wire n3104_o;
  localparam [2:0] n3105_o = 3'b000;
  wire n3109_o;
  wire n3111_o;
  wire n3113_o;
  wire n3114_o;
  wire n3118_o;
  wire n3121_o;
  wire n3122_o;
  wire n3125_o;
  wire n3126_o;
  wire n3127_o;
  wire n3128_o;
  wire n3130_o;
  wire n3136_o;
  wire n3139_o;
  wire [2:0] n3141_o;
  wire [8:0] n3143_o;
  wire [2:0] n3144_o;
  wire n3151_o;
  wire [2:0] n3154_o;
  wire n3156_o;
  wire [2:0] n3158_o;
  wire [2:0] n3159_o;
  wire n3160_o;
  wire [2:0] n3162_o;
  wire [2:0] n3163_o;
  wire n3165_o;
  wire [8:0] n3168_o;
  wire [2:0] n3169_o;
  wire n3176_o;
  wire n3183_o;
  localparam [2:0] n3184_o = 3'b000;
  wire n3188_o;
  wire n3190_o;
  wire n3192_o;
  wire n3193_o;
  wire n3197_o;
  wire n3200_o;
  wire n3201_o;
  wire n3204_o;
  wire n3205_o;
  wire n3206_o;
  wire n3207_o;
  wire n3209_o;
  wire n3215_o;
  wire n3218_o;
  wire [2:0] n3220_o;
  wire [8:0] n3221_o;
  wire [2:0] n3222_o;
  wire n3223_o;
  wire [2:0] n3224_o;
  wire [282:0] n3225_o;
  wire [2:0] n3226_o;
  wire [2:0] n3227_o;
  wire [2:0] n3228_o;
  wire n3230_o;
  wire n3231_o;
  wire n3232_o;
  wire [2:0] n3233_o;
  wire [2:0] n3234_o;
  wire [2:0] n3235_o;
  wire n3236_o;
  wire n3237_o;
  wire n3238_o;
  wire [2:0] n3239_o;
  wire [2:0] n3240_o;
  wire n3242_o;
  wire [1:0] n3244_o;
  reg n3245_o;
  wire n3246_o;
  reg n3247_o;
  wire [2:0] n3248_o;
  reg [2:0] n3249_o;
  wire [2:0] n3250_o;
  reg [2:0] n3251_o;
  wire n3252_o;
  wire [4:0] n3254_o;
  wire [2:0] n3255_o;
  wire [282:0] n3256_o;
  wire n3257_o;
  wire [8:0] n3259_o;
  wire [2:0] n3260_o;
  wire n3267_o;
  wire n3274_o;
  localparam [2:0] n3275_o = 3'b000;
  wire n3279_o;
  wire n3281_o;
  wire n3283_o;
  wire n3284_o;
  wire n3288_o;
  wire n3291_o;
  wire n3292_o;
  wire n3295_o;
  wire n3296_o;
  wire n3297_o;
  wire n3298_o;
  wire n3300_o;
  wire n3306_o;
  wire n3309_o;
  wire [2:0] n3311_o;
  wire [8:0] n3313_o;
  wire [2:0] n3314_o;
  wire n3321_o;
  wire [2:0] n3324_o;
  wire n3326_o;
  wire [2:0] n3328_o;
  wire [2:0] n3329_o;
  wire n3330_o;
  wire [2:0] n3332_o;
  wire [2:0] n3333_o;
  wire n3335_o;
  wire [8:0] n3337_o;
  wire [2:0] n3338_o;
  wire [282:0] n3339_o;
  wire [2:0] n3340_o;
  wire [2:0] n3341_o;
  wire [2:0] n3342_o;
  wire n3344_o;
  wire n3345_o;
  wire n3346_o;
  wire [2:0] n3347_o;
  wire [2:0] n3348_o;
  wire n3350_o;
  wire [2:0] n3352_o;
  wire n3359_o;
  wire [2:0] n3362_o;
  wire n3364_o;
  wire [2:0] n3366_o;
  wire [2:0] n3367_o;
  wire n3368_o;
  wire [2:0] n3370_o;
  wire [2:0] n3371_o;
  wire n3373_o;
  wire [2:0] n3375_o;
  wire n3382_o;
  wire n3389_o;
  localparam [2:0] n3390_o = 3'b000;
  wire n3394_o;
  wire n3396_o;
  wire n3398_o;
  wire n3399_o;
  wire n3403_o;
  wire n3406_o;
  wire n3407_o;
  wire n3410_o;
  wire n3411_o;
  wire n3412_o;
  wire n3413_o;
  wire n3415_o;
  wire n3421_o;
  wire n3424_o;
  wire [2:0] n3426_o;
  wire [2:0] n3427_o;
  wire [282:0] n3428_o;
  wire [2:0] n3429_o;
  wire [2:0] n3430_o;
  wire [2:0] n3431_o;
  wire [2:0] n3433_o;
  wire n3440_o;
  wire [2:0] n3443_o;
  wire n3445_o;
  wire [2:0] n3447_o;
  wire [2:0] n3448_o;
  wire n3449_o;
  wire [2:0] n3451_o;
  wire [2:0] n3452_o;
  wire n3454_o;
  wire n3456_o;
  wire n3457_o;
  wire [8:0] n3460_o;
  wire [2:0] n3461_o;
  wire n3468_o;
  wire n3475_o;
  localparam [2:0] n3476_o = 3'b000;
  wire n3480_o;
  wire n3482_o;
  wire n3484_o;
  wire n3485_o;
  wire n3489_o;
  wire n3492_o;
  wire n3493_o;
  wire n3496_o;
  wire n3497_o;
  wire n3498_o;
  wire n3499_o;
  wire n3501_o;
  wire n3507_o;
  wire n3510_o;
  wire [2:0] n3512_o;
  wire [8:0] n3514_o;
  wire [2:0] n3515_o;
  wire n3522_o;
  wire [2:0] n3525_o;
  wire n3527_o;
  wire [2:0] n3529_o;
  wire [2:0] n3530_o;
  wire n3531_o;
  wire [2:0] n3533_o;
  wire [2:0] n3534_o;
  wire n3536_o;
  wire [8:0] n3539_o;
  wire [2:0] n3540_o;
  wire n3547_o;
  wire n3554_o;
  localparam [2:0] n3555_o = 3'b000;
  wire n3559_o;
  wire n3561_o;
  wire n3563_o;
  wire n3564_o;
  wire n3568_o;
  wire n3571_o;
  wire n3572_o;
  wire n3575_o;
  wire n3576_o;
  wire n3577_o;
  wire n3578_o;
  wire n3580_o;
  wire n3586_o;
  wire n3589_o;
  wire [2:0] n3591_o;
  wire [8:0] n3592_o;
  wire [2:0] n3593_o;
  wire [282:0] n3594_o;
  wire [2:0] n3595_o;
  wire [2:0] n3596_o;
  wire [2:0] n3597_o;
  wire n3599_o;
  wire n3600_o;
  wire n3601_o;
  wire [2:0] n3602_o;
  wire [2:0] n3603_o;
  wire [2:0] n3604_o;
  wire n3605_o;
  wire n3606_o;
  wire [2:0] n3607_o;
  wire [2:0] n3608_o;
  wire n3610_o;
  wire [1:0] n3612_o;
  reg n3613_o;
  wire n3614_o;
  reg n3615_o;
  wire [2:0] n3616_o;
  reg [2:0] n3617_o;
  reg [2:0] n3618_o;
  wire n3620_o;
  wire [282:0] n3622_o;
  wire [2:0] n3623_o;
  wire n3630_o;
  wire [1:0] n3633_o;
  wire n3635_o;
  wire [1:0] n3637_o;
  wire [1:0] n3640_o;
  wire [282:0] n3644_o;
  wire [2:0] n3645_o;
  wire n3652_o;
  wire [1:0] n3655_o;
  wire n3657_o;
  wire [1:0] n3659_o;
  wire [1:0] n3662_o;
  wire [8:0] n3664_o;
  wire n3667_o;
  wire n3669_o;
  wire n3670_o;
  wire [31:0] n3671_o;
  wire [282:0] n3674_o;
  wire [2:0] n3675_o;
  wire n3682_o;
  wire [1:0] n3685_o;
  wire n3687_o;
  wire [1:0] n3689_o;
  wire [1:0] n3692_o;
  wire [15:0] n3695_o;
  wire [4:0] n3696_o;
  wire [282:0] n3698_o;
  wire [2:0] n3699_o;
  wire n3706_o;
  wire [1:0] n3709_o;
  wire n3711_o;
  wire [1:0] n3713_o;
  wire [1:0] n3716_o;
  wire [282:0] n3720_o;
  wire [2:0] n3721_o;
  wire n3728_o;
  wire [1:0] n3731_o;
  wire n3733_o;
  wire [1:0] n3735_o;
  wire [1:0] n3738_o;
  wire [8:0] n3740_o;
  wire n3743_o;
  wire n3745_o;
  wire n3746_o;
  wire [31:0] n3747_o;
  wire [282:0] n3750_o;
  wire [2:0] n3751_o;
  wire n3758_o;
  wire [1:0] n3761_o;
  wire n3763_o;
  wire [1:0] n3765_o;
  wire [1:0] n3768_o;
  wire [15:0] n3771_o;
  wire [4:0] n3772_o;
  wire [282:0] n3774_o;
  wire [2:0] n3775_o;
  wire n3782_o;
  wire [1:0] n3785_o;
  wire n3787_o;
  wire [1:0] n3789_o;
  wire [1:0] n3792_o;
  wire [282:0] n3796_o;
  wire [2:0] n3797_o;
  wire n3804_o;
  wire [1:0] n3807_o;
  wire n3809_o;
  wire [1:0] n3811_o;
  wire [1:0] n3814_o;
  wire [8:0] n3816_o;
  wire n3819_o;
  wire n3821_o;
  wire n3822_o;
  wire [31:0] n3823_o;
  wire [282:0] n3826_o;
  wire [2:0] n3827_o;
  wire n3834_o;
  wire [1:0] n3837_o;
  wire n3839_o;
  wire [1:0] n3841_o;
  wire [1:0] n3844_o;
  wire [15:0] n3847_o;
  wire [4:0] n3848_o;
  wire n3849_o;
  wire [31:0] n3850_o;
  wire [31:0] n3851_o;
  wire [31:0] n3852_o;
  wire n3854_o;
  wire [31:0] n3855_o;
  wire [31:0] n3856_o;
  wire n3857_o;
  wire [31:0] n3858_o;
  wire [31:0] n3859_o;
  wire n3860_o;
  wire [31:0] n3861_o;
  wire [31:0] n3862_o;
  wire [31:0] n3863_o;
  wire [31:0] n3864_o;
  wire n3865_o;
  wire [31:0] n3866_o;
  wire [31:0] n3867_o;
  wire n3868_o;
  wire [31:0] n3869_o;
  wire [31:0] n3870_o;
  wire n3871_o;
  wire [31:0] n3872_o;
  wire [31:0] n3873_o;
  wire n3874_o;
  wire [31:0] n3875_o;
  wire [31:0] n3876_o;
  wire n3877_o;
  wire [31:0] n3878_o;
  wire [31:0] n3879_o;
  wire [282:0] n3880_o;
  wire [95:0] n3881_o;
  wire n3882_o;
  wire [95:0] n3883_o;
  wire [95:0] n3884_o;
  wire [282:0] n3886_o;
  wire [2:0] n3887_o;
  wire n3889_o;
  wire n3891_o;
  wire n3892_o;
  wire [161:0] n3893_o;
  wire [282:0] n3894_o;
  wire n3902_o;
  wire [282:0] n3905_o;
  wire [282:0] n3911_o;
  reg [282:0] n3912_q;
  wire [53:0] n3913_o;
  wire [53:0] n3914_o;
  wire [53:0] n3915_o;
  wire n3916_o;
  wire [53:0] n3917_o;
  wire n3918_o;
  wire [53:0] n3919_o;
  wire n3920_o;
  wire n3921_o;
  wire n3922_o;
  wire n3923_o;
  wire n3924_o;
  wire n3925_o;
  wire n3926_o;
  wire [8:0] n3927_o;
  wire [8:0] n3928_o;
  wire [8:0] n3929_o;
  wire n3930_o;
  wire [8:0] n3931_o;
  wire n3932_o;
  wire [8:0] n3933_o;
  wire [53:0] n3934_o;
  wire [53:0] n3935_o;
  wire [53:0] n3936_o;
  wire n3937_o;
  wire [53:0] n3938_o;
  wire n3939_o;
  wire [53:0] n3940_o;
  wire n3941_o;
  wire n3942_o;
  wire n3943_o;
  wire n3944_o;
  wire n3945_o;
  wire n3946_o;
  wire n3947_o;
  wire [8:0] n3948_o;
  wire [8:0] n3949_o;
  wire [8:0] n3950_o;
  wire n3951_o;
  wire [8:0] n3952_o;
  wire n3953_o;
  wire [8:0] n3954_o;
  wire [53:0] n3955_o;
  wire [53:0] n3956_o;
  wire [53:0] n3957_o;
  wire n3958_o;
  wire [53:0] n3959_o;
  wire n3960_o;
  wire [53:0] n3961_o;
  wire n3962_o;
  wire n3963_o;
  wire n3964_o;
  wire n3965_o;
  wire n3966_o;
  wire n3967_o;
  wire n3968_o;
  wire [8:0] n3969_o;
  wire [8:0] n3970_o;
  wire [8:0] n3971_o;
  wire n3972_o;
  wire [8:0] n3973_o;
  wire n3974_o;
  wire [8:0] n3975_o;
  assign xbar_mst_rsp_o = n3884_o;
  assign xbar_slv_req_o = n3893_o;
  assign wait_req_o = n3892_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:126:10  */
  assign r = n3912_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:126:13  */
  assign rin = n3894_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:12  */
  assign n2313_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:21  */
  assign n2314_o = ~n2313_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:147:41  */
  assign n2315_o = xbar_mst_req_i[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:15  */
  assign n2316_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:48  */
  assign n2317_o = xbar_mst_req_i[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:52  */
  assign n2318_o = n2317_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:57  */
  assign n2319_o = n2318_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:30  */
  assign n2320_o = n2316_o & n2319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:81  */
  assign n2321_o = r[164:111];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:85  */
  assign n2322_o = n2321_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:90  */
  assign n2323_o = n2322_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:93  */
  assign n2324_o = ~n2323_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:66  */
  assign n2325_o = n2320_o & n2324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:149:41  */
  assign n2326_o = xbar_mst_req_i[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2327_o = r[164:111];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:7  */
  assign n2328_o = n2325_o ? n2326_o : n2327_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:7  */
  assign n2329_o = n2314_o ? n2315_o : n2328_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2330_o = r[282:165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:12  */
  assign n2332_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:21  */
  assign n2333_o = ~n2332_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:147:41  */
  assign n2334_o = xbar_mst_req_i[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:15  */
  assign n2335_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:48  */
  assign n2336_o = xbar_mst_req_i[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:52  */
  assign n2337_o = n2336_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:57  */
  assign n2338_o = n2337_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:30  */
  assign n2339_o = n2335_o & n2338_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:81  */
  assign n2340_o = r[110:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:85  */
  assign n2341_o = n2340_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:90  */
  assign n2342_o = n2341_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:93  */
  assign n2343_o = ~n2342_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:66  */
  assign n2344_o = n2339_o & n2343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:149:41  */
  assign n2345_o = xbar_mst_req_i[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2346_o = r[110:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:7  */
  assign n2347_o = n2344_o ? n2345_o : n2346_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:7  */
  assign n2348_o = n2333_o ? n2334_o : n2347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:12  */
  assign n2350_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:21  */
  assign n2351_o = ~n2350_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:147:41  */
  assign n2352_o = xbar_mst_req_i[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:15  */
  assign n2353_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:48  */
  assign n2354_o = xbar_mst_req_i[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:52  */
  assign n2355_o = n2354_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:57  */
  assign n2356_o = n2355_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:30  */
  assign n2357_o = n2353_o & n2356_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:81  */
  assign n2358_o = r[56:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:85  */
  assign n2359_o = n2358_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:90  */
  assign n2360_o = n2359_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:93  */
  assign n2361_o = ~n2360_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:66  */
  assign n2362_o = n2357_o & n2361_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:149:41  */
  assign n2363_o = xbar_mst_req_i[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2364_o = r[56:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:7  */
  assign n2365_o = n2362_o ? n2363_o : n2364_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:7  */
  assign n2366_o = n2351_o ? n2352_o : n2365_o;
  assign n2367_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2368_o = {n2330_o, n2329_o, n2348_o, n2366_o, n2367_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:153:27  */
  assign n2369_o = n2368_o[164:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:26  */
  assign n2370_o = n2369_o[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:30  */
  assign n2371_o = n2370_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:35  */
  assign n2372_o = n2371_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:54  */
  assign n2374_o = n2369_o[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:58  */
  assign n2375_o = n2374_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:63  */
  assign n2376_o = n2375_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:38:28  */
  assign n2385_o = n2376_o[10:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2388_o = n2385_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2391_o = n2388_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2395_o = n2385_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2398_o = n2395_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2401_o = n2385_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2404_o = n2401_o ? 1'b1 : 1'b0;
  assign n2405_o = {n2404_o, n2398_o, n2391_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:7  */
  assign n2407_o = n2372_o ? n2405_o : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2409_o = n2408_o[5:0];
  assign n2410_o = {n2407_o, n2409_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2411_o = n2410_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2412_o = {n2407_o, n2409_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2413_o = n2412_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2414_o = {n2407_o, n2409_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2415_o = n2414_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:26  */
  assign n2416_o = n2369_o[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:30  */
  assign n2417_o = n2416_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:35  */
  assign n2418_o = n2417_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:54  */
  assign n2420_o = n2369_o[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:58  */
  assign n2421_o = n2420_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:63  */
  assign n2422_o = n2421_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:38:28  */
  assign n2431_o = n2422_o[10:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2434_o = n2431_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2437_o = n2434_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2441_o = n2431_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2444_o = n2441_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2447_o = n2431_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2450_o = n2447_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2451_o = {n2450_o, n2444_o, n2437_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2452_o = n2408_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:7  */
  assign n2453_o = n2418_o ? n2451_o : n2452_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2454_o = n2408_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2455_o = {n2407_o, n2453_o, n2454_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2456_o = n2455_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2457_o = {n2407_o, n2453_o, n2454_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2458_o = n2457_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2459_o = {n2407_o, n2453_o, n2454_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2460_o = n2459_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:26  */
  assign n2461_o = n2369_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:30  */
  assign n2462_o = n2461_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:35  */
  assign n2463_o = n2462_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:54  */
  assign n2465_o = n2369_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:58  */
  assign n2466_o = n2465_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:63  */
  assign n2467_o = n2466_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:38:28  */
  assign n2476_o = n2467_o[10:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2479_o = n2476_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2482_o = n2479_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2486_o = n2476_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2489_o = n2486_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2492_o = n2476_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2495_o = n2492_o ? 1'b1 : 1'b0;
  assign n2496_o = {n2495_o, n2489_o, n2482_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:7  */
  assign n2497_o = n2463_o ? n2496_o : n2454_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:95:14  */
  assign n2498_o = {n2407_o, n2453_o, n2497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2499_o = n2498_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:83:12  */
  assign n2500_o = {n2407_o, n2453_o, n2497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2501_o = n2500_o[1];
  assign n2502_o = {n2407_o, n2453_o, n2497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2503_o = n2502_o[2];
  assign n2504_o = {n2330_o, n2329_o, n2348_o, n2366_o, n2367_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:19  */
  assign n2505_o = n2504_o[2];
  assign n2507_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:175:66  */
  assign n2508_o = n2507_o[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2515_o = n2508_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2522_o = n2515_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2527_o = n2515_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2529_o = n2508_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:84:12  */
  assign n2531_o = n2523_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2532_o = n2543_o ? 1'b1 : n2531_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2536_o = n2545_o ? 1'b0 : n2527_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2539_o = n2529_o & n2527_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2540_o = n2529_o & n2527_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2543_o = n2527_o & n2539_o;
  assign n2544_o = n2523_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2545_o = n2527_o & n2540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2546_o = n2508_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2548_o = n2557_o ? 1'b1 : n2544_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2554_o = n2546_o & n2536_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2557_o = n2536_o & n2554_o;
  assign n2559_o = {n2548_o, n2532_o, n2522_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:83:12  */
  assign n2561_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:48  */
  assign n2562_o = n2561_o[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2569_o = n2562_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2572_o = n2569_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2574_o = n2562_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2576_o = n2572_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2577_o = n2574_o ? n2576_o : n2572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2578_o = n2562_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2580_o = n2577_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2581_o = n2578_o ? n2580_o : n2577_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:53  */
  assign n2583_o = $unsigned(n2581_o) > $unsigned(3'b001);
  assign n2585_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:58  */
  assign n2586_o = n2585_o[8:6];
  assign n2587_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:84:12  */
  assign n2588_o = r[279:165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:84:12  */
  assign n2589_o = {n2559_o, n2588_o, n2329_o, n2348_o, n2366_o, 1'b1, n2587_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:80  */
  assign n2590_o = n2589_o[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:66  */
  assign n2591_o = ~n2590_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:62  */
  assign n2592_o = n2586_o & n2591_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:95:14  */
  assign n2594_o = r[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n2595_o = n2583_o ? 1'b1 : n2594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:83:12  */
  assign n2596_o = r[261];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n2597_o = n2583_o ? 1'b1 : n2596_o;
  assign n2598_o = r[273:271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n2599_o = n2583_o ? n2592_o : n2598_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:175:9  */
  assign n2601_o = n2505_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:50  */
  assign n2603_o = r[273:271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2610_o = n2603_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2613_o = n2610_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2615_o = n2603_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2617_o = n2613_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2618_o = n2615_o ? n2617_o : n2613_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2619_o = n2603_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2621_o = n2618_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2622_o = n2619_o ? n2621_o : n2618_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:55  */
  assign n2624_o = n2622_o != 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:183:68  */
  assign n2626_o = r[273:271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2633_o = n2626_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2640_o = n2633_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2645_o = n2633_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2647_o = n2626_o[1];
  assign n2649_o = n2641_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2650_o = n2661_o ? 1'b1 : n2649_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2654_o = n2663_o ? 1'b0 : n2645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2657_o = n2647_o & n2645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2658_o = n2647_o & n2645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2661_o = n2645_o & n2657_o;
  assign n2662_o = n2641_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2663_o = n2645_o & n2658_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2664_o = n2626_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2666_o = n2675_o ? 1'b1 : n2662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2672_o = n2664_o & n2654_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2675_o = n2654_o & n2672_o;
  assign n2677_o = {n2666_o, n2650_o, n2640_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:60  */
  assign n2678_o = r[273:271];
  assign n2679_o = r[279:165];
  assign n2680_o = {n2677_o, n2679_o, n2329_o, n2348_o, n2366_o, n2367_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:82  */
  assign n2681_o = n2680_o[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:68  */
  assign n2682_o = ~n2681_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:64  */
  assign n2683_o = n2678_o & n2682_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:52  */
  assign n2685_o = r[273:271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2692_o = n2685_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2695_o = n2692_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2697_o = n2685_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2699_o = n2695_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2700_o = n2697_o ? n2699_o : n2695_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2701_o = n2685_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2703_o = n2700_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2704_o = n2701_o ? n2703_o : n2700_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:57  */
  assign n2706_o = n2704_o == 3'b001;
  assign n2708_o = r[261];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:28  */
  assign n2709_o = n2706_o ? 1'b0 : n2708_o;
  assign n2712_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:190:66  */
  assign n2713_o = n2712_o[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2720_o = n2713_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2727_o = n2720_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2732_o = n2720_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2734_o = n2713_o[1];
  assign n2736_o = n2728_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2737_o = n2748_o ? 1'b1 : n2736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2741_o = n2750_o ? 1'b0 : n2732_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2744_o = n2734_o & n2732_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2745_o = n2734_o & n2732_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2748_o = n2732_o & n2744_o;
  assign n2749_o = n2728_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2750_o = n2732_o & n2745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2751_o = n2713_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2753_o = n2762_o ? 1'b1 : n2749_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2759_o = n2751_o & n2741_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2762_o = n2741_o & n2759_o;
  assign n2764_o = {n2753_o, n2737_o, n2727_o};
  assign n2766_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:50  */
  assign n2767_o = n2766_o[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2774_o = n2767_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2777_o = n2774_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2779_o = n2767_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2781_o = n2777_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2782_o = n2779_o ? n2781_o : n2777_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2783_o = n2767_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2785_o = n2782_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2786_o = n2783_o ? n2785_o : n2782_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:55  */
  assign n2788_o = $unsigned(n2786_o) > $unsigned(3'b001);
  assign n2791_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:193:66  */
  assign n2792_o = n2791_o[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2799_o = n2792_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2806_o = n2799_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2811_o = n2799_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2813_o = n2792_o[1];
  assign n2815_o = n2807_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2816_o = n2827_o ? 1'b1 : n2815_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2820_o = n2829_o ? 1'b0 : n2811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2823_o = n2813_o & n2811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2824_o = n2813_o & n2811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2827_o = n2811_o & n2823_o;
  assign n2828_o = n2807_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2829_o = n2811_o & n2824_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2830_o = n2792_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2832_o = n2841_o ? 1'b1 : n2828_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2838_o = n2830_o & n2820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2841_o = n2820_o & n2838_o;
  assign n2843_o = {n2832_o, n2816_o, n2806_o};
  assign n2844_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:58  */
  assign n2845_o = n2844_o[8:6];
  assign n2846_o = r[1:0];
  assign n2847_o = r[279:165];
  assign n2848_o = {n2843_o, n2847_o, n2329_o, n2348_o, n2366_o, 1'b1, n2846_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:80  */
  assign n2849_o = n2848_o[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:66  */
  assign n2850_o = ~n2849_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:62  */
  assign n2851_o = n2845_o & n2850_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n2853_o = n2788_o ? 1'b1 : 1'b0;
  assign n2854_o = r[261];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n2855_o = n2788_o ? 1'b1 : n2854_o;
  assign n2856_o = r[273:271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n2857_o = n2788_o ? n2851_o : n2856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n2858_o = n2788_o ? n2843_o : n2764_o;
  assign n2859_o = r[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n2860_o = n2624_o ? n2859_o : n2853_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n2861_o = n2624_o ? n2709_o : n2855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n2862_o = n2624_o ? n2683_o : n2857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n2863_o = n2624_o ? n2677_o : n2858_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:9  */
  assign n2865_o = n2505_o == 1'b1;
  assign n2867_o = {n2865_o, n2601_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n2867_o)
      2'b10: n2868_o = n2860_o;
      2'b01: n2868_o = n2595_o;
      default: n2868_o = 1'b0;
    endcase
  assign n2869_o = r[261];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n2867_o)
      2'b10: n2870_o = n2861_o;
      2'b01: n2870_o = n2597_o;
      default: n2870_o = n2869_o;
    endcase
  assign n2871_o = r[273:271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n2867_o)
      2'b10: n2872_o = n2862_o;
      2'b01: n2872_o = n2599_o;
      default: n2872_o = n2871_o;
    endcase
  assign n2873_o = r[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n2867_o)
      2'b10: n2874_o = n2863_o;
      2'b01: n2874_o = n2559_o;
      default: n2874_o = n2873_o;
    endcase
  assign n2875_o = r[1:0];
  assign n2877_o = r[260:165];
  assign n2879_o = r[270:262];
  assign n2880_o = r[279:274];
  assign n2881_o = {n2874_o, n2880_o, n2872_o, n2879_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n2875_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:19  */
  assign n2882_o = n2881_o[1];
  assign n2884_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:175:66  */
  assign n2885_o = n2884_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2892_o = n2885_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2899_o = n2892_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2904_o = n2892_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2906_o = n2885_o[1];
  assign n2908_o = n2900_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2909_o = n2920_o ? 1'b1 : n2908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2913_o = n2922_o ? 1'b0 : n2904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2916_o = n2906_o & n2904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2917_o = n2906_o & n2904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2920_o = n2904_o & n2916_o;
  assign n2921_o = n2900_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2922_o = n2904_o & n2917_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2923_o = n2885_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2925_o = n2934_o ? 1'b1 : n2921_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2931_o = n2923_o & n2913_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2934_o = n2913_o & n2931_o;
  assign n2936_o = {n2925_o, n2909_o, n2899_o};
  assign n2938_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:48  */
  assign n2939_o = n2938_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2946_o = n2939_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2949_o = n2946_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2951_o = n2939_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2953_o = n2949_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2954_o = n2951_o ? n2953_o : n2949_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2955_o = n2939_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2957_o = n2954_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2958_o = n2955_o ? n2957_o : n2954_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:53  */
  assign n2960_o = $unsigned(n2958_o) > $unsigned(3'b001);
  assign n2962_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:58  */
  assign n2963_o = n2962_o[5:3];
  assign n2964_o = r[0];
  assign n2965_o = r[276:274];
  assign n2966_o = {n2874_o, n2936_o, n2965_o, n2872_o, n2879_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, 1'b1, n2964_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:80  */
  assign n2967_o = n2966_o[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:66  */
  assign n2968_o = ~n2967_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:62  */
  assign n2969_o = n2963_o & n2968_o;
  assign n2971_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n2972_o = n2960_o ? 1'b1 : n2971_o;
  assign n2973_o = r[262];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n2974_o = n2960_o ? 1'b1 : n2973_o;
  assign n2975_o = r[270:268];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n2976_o = n2960_o ? n2969_o : n2975_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:175:9  */
  assign n2978_o = n2882_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:50  */
  assign n2980_o = r[270:268];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2987_o = n2980_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2990_o = n2987_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2992_o = n2980_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2994_o = n2990_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2995_o = n2992_o ? n2994_o : n2990_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2996_o = n2980_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2998_o = n2995_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2999_o = n2996_o ? n2998_o : n2995_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:55  */
  assign n3001_o = n2999_o != 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:183:68  */
  assign n3003_o = r[270:268];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3010_o = n3003_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3017_o = n3010_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3022_o = n3010_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3024_o = n3003_o[1];
  assign n3026_o = n3018_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3027_o = n3038_o ? 1'b1 : n3026_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3031_o = n3040_o ? 1'b0 : n3022_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3034_o = n3024_o & n3022_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3035_o = n3024_o & n3022_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3038_o = n3022_o & n3034_o;
  assign n3039_o = n3018_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3040_o = n3022_o & n3035_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3041_o = n3003_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3043_o = n3052_o ? 1'b1 : n3039_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3049_o = n3041_o & n3031_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3052_o = n3031_o & n3049_o;
  assign n3054_o = {n3043_o, n3027_o, n3017_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:60  */
  assign n3055_o = r[270:268];
  assign n3056_o = r[276:274];
  assign n3057_o = {n2874_o, n3054_o, n3056_o, n2872_o, n2879_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n2875_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:82  */
  assign n3058_o = n3057_o[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:68  */
  assign n3059_o = ~n3058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:64  */
  assign n3060_o = n3055_o & n3059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:52  */
  assign n3062_o = r[270:268];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3069_o = n3062_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3072_o = n3069_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3074_o = n3062_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3076_o = n3072_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3077_o = n3074_o ? n3076_o : n3072_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3078_o = n3062_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3080_o = n3077_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3081_o = n3078_o ? n3080_o : n3077_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:57  */
  assign n3083_o = n3081_o == 3'b001;
  assign n3085_o = r[262];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:28  */
  assign n3086_o = n3083_o ? 1'b0 : n3085_o;
  assign n3089_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:190:66  */
  assign n3090_o = n3089_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3097_o = n3090_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3104_o = n3097_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3109_o = n3097_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3111_o = n3090_o[1];
  assign n3113_o = n3105_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3114_o = n3125_o ? 1'b1 : n3113_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3118_o = n3127_o ? 1'b0 : n3109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3121_o = n3111_o & n3109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3122_o = n3111_o & n3109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3125_o = n3109_o & n3121_o;
  assign n3126_o = n3105_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3127_o = n3109_o & n3122_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3128_o = n3090_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3130_o = n3139_o ? 1'b1 : n3126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3136_o = n3128_o & n3118_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3139_o = n3118_o & n3136_o;
  assign n3141_o = {n3130_o, n3114_o, n3104_o};
  assign n3143_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:50  */
  assign n3144_o = n3143_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3151_o = n3144_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3154_o = n3151_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3156_o = n3144_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3158_o = n3154_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3159_o = n3156_o ? n3158_o : n3154_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3160_o = n3144_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3162_o = n3159_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3163_o = n3160_o ? n3162_o : n3159_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:55  */
  assign n3165_o = $unsigned(n3163_o) > $unsigned(3'b001);
  assign n3168_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:193:66  */
  assign n3169_o = n3168_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3176_o = n3169_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3183_o = n3176_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3188_o = n3176_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3190_o = n3169_o[1];
  assign n3192_o = n3184_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3193_o = n3204_o ? 1'b1 : n3192_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3197_o = n3206_o ? 1'b0 : n3188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3200_o = n3190_o & n3188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3201_o = n3190_o & n3188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3204_o = n3188_o & n3200_o;
  assign n3205_o = n3184_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3206_o = n3188_o & n3201_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3207_o = n3169_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3209_o = n3218_o ? 1'b1 : n3205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3215_o = n3207_o & n3197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3218_o = n3197_o & n3215_o;
  assign n3220_o = {n3209_o, n3193_o, n3183_o};
  assign n3221_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:58  */
  assign n3222_o = n3221_o[5:3];
  assign n3223_o = r[0];
  assign n3224_o = r[276:274];
  assign n3225_o = {n2874_o, n3220_o, n3224_o, n2872_o, n2879_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, 1'b1, n3223_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:80  */
  assign n3226_o = n3225_o[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:66  */
  assign n3227_o = ~n3226_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:62  */
  assign n3228_o = n3222_o & n3227_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3230_o = n3165_o ? 1'b1 : 1'b0;
  assign n3231_o = r[262];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3232_o = n3165_o ? 1'b1 : n3231_o;
  assign n3233_o = r[270:268];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3234_o = n3165_o ? n3228_o : n3233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3235_o = n3165_o ? n3220_o : n3141_o;
  assign n3236_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3237_o = n3001_o ? n3236_o : n3230_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3238_o = n3001_o ? n3086_o : n3232_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3239_o = n3001_o ? n3060_o : n3234_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3240_o = n3001_o ? n3054_o : n3235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:9  */
  assign n3242_o = n2882_o == 1'b1;
  assign n3244_o = {n3242_o, n2978_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3244_o)
      2'b10: n3245_o = n3237_o;
      2'b01: n3245_o = n2972_o;
      default: n3245_o = 1'b0;
    endcase
  assign n3246_o = r[262];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3244_o)
      2'b10: n3247_o = n3238_o;
      2'b01: n3247_o = n2974_o;
      default: n3247_o = n3246_o;
    endcase
  assign n3248_o = r[270:268];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3244_o)
      2'b10: n3249_o = n3239_o;
      2'b01: n3249_o = n2976_o;
      default: n3249_o = n3248_o;
    endcase
  assign n3250_o = r[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3244_o)
      2'b10: n3251_o = n3240_o;
      2'b01: n3251_o = n2936_o;
      default: n3251_o = n3250_o;
    endcase
  assign n3252_o = r[0];
  assign n3254_o = r[267:263];
  assign n3255_o = r[276:274];
  assign n3256_o = {n2874_o, n3251_o, n3255_o, n2872_o, n3249_o, n3254_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3252_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:19  */
  assign n3257_o = n3256_o[0];
  assign n3259_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:175:66  */
  assign n3260_o = n3259_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3267_o = n3260_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3274_o = n3267_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3279_o = n3267_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3281_o = n3260_o[1];
  assign n3283_o = n3275_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3284_o = n3295_o ? 1'b1 : n3283_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3288_o = n3297_o ? 1'b0 : n3279_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3291_o = n3281_o & n3279_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3292_o = n3281_o & n3279_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3295_o = n3279_o & n3291_o;
  assign n3296_o = n3275_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3297_o = n3279_o & n3292_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3298_o = n3260_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3300_o = n3309_o ? 1'b1 : n3296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3306_o = n3298_o & n3288_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3309_o = n3288_o & n3306_o;
  assign n3311_o = {n3300_o, n3284_o, n3274_o};
  assign n3313_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:48  */
  assign n3314_o = n3313_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3321_o = n3314_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3324_o = n3321_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3326_o = n3314_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3328_o = n3324_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3329_o = n3326_o ? n3328_o : n3324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3330_o = n3314_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3332_o = n3329_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3333_o = n3330_o ? n3332_o : n3329_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:53  */
  assign n3335_o = $unsigned(n3333_o) > $unsigned(3'b001);
  assign n3337_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:58  */
  assign n3338_o = n3337_o[2:0];
  assign n3339_o = {n2874_o, n3251_o, n3311_o, n2872_o, n3249_o, n3254_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:80  */
  assign n3340_o = n3339_o[276:274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:66  */
  assign n3341_o = ~n3340_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:62  */
  assign n3342_o = n3338_o & n3341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n3344_o = n3335_o ? 1'b1 : n3252_o;
  assign n3345_o = r[263];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n3346_o = n3335_o ? 1'b1 : n3345_o;
  assign n3347_o = r[267:265];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n3348_o = n3335_o ? n3342_o : n3347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:175:9  */
  assign n3350_o = n3257_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:50  */
  assign n3352_o = r[267:265];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3359_o = n3352_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3362_o = n3359_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3364_o = n3352_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3366_o = n3362_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3367_o = n3364_o ? n3366_o : n3362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3368_o = n3352_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3370_o = n3367_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3371_o = n3368_o ? n3370_o : n3367_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:55  */
  assign n3373_o = n3371_o != 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:183:68  */
  assign n3375_o = r[267:265];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3382_o = n3375_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3389_o = n3382_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3394_o = n3382_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3396_o = n3375_o[1];
  assign n3398_o = n3390_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3399_o = n3410_o ? 1'b1 : n3398_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3403_o = n3412_o ? 1'b0 : n3394_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3406_o = n3396_o & n3394_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3407_o = n3396_o & n3394_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3410_o = n3394_o & n3406_o;
  assign n3411_o = n3390_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3412_o = n3394_o & n3407_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3413_o = n3375_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3415_o = n3424_o ? 1'b1 : n3411_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3421_o = n3413_o & n3403_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3424_o = n3403_o & n3421_o;
  assign n3426_o = {n3415_o, n3399_o, n3389_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:60  */
  assign n3427_o = r[267:265];
  assign n3428_o = {n2874_o, n3251_o, n3426_o, n2872_o, n3249_o, n3254_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3252_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:82  */
  assign n3429_o = n3428_o[276:274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:68  */
  assign n3430_o = ~n3429_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:64  */
  assign n3431_o = n3427_o & n3430_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:52  */
  assign n3433_o = r[267:265];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3440_o = n3433_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3443_o = n3440_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3445_o = n3433_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3447_o = n3443_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3448_o = n3445_o ? n3447_o : n3443_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3449_o = n3433_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3451_o = n3448_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3452_o = n3449_o ? n3451_o : n3448_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:57  */
  assign n3454_o = n3452_o == 3'b001;
  assign n3456_o = r[263];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:28  */
  assign n3457_o = n3454_o ? 1'b0 : n3456_o;
  assign n3460_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:190:66  */
  assign n3461_o = n3460_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3468_o = n3461_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3475_o = n3468_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3480_o = n3468_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3482_o = n3461_o[1];
  assign n3484_o = n3476_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3485_o = n3496_o ? 1'b1 : n3484_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3489_o = n3498_o ? 1'b0 : n3480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3492_o = n3482_o & n3480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3493_o = n3482_o & n3480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3496_o = n3480_o & n3492_o;
  assign n3497_o = n3476_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3498_o = n3480_o & n3493_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3499_o = n3461_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3501_o = n3510_o ? 1'b1 : n3497_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3507_o = n3499_o & n3489_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3510_o = n3489_o & n3507_o;
  assign n3512_o = {n3501_o, n3485_o, n3475_o};
  assign n3514_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:50  */
  assign n3515_o = n3514_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3522_o = n3515_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3525_o = n3522_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3527_o = n3515_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3529_o = n3525_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3530_o = n3527_o ? n3529_o : n3525_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3531_o = n3515_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3533_o = n3530_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3534_o = n3531_o ? n3533_o : n3530_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:55  */
  assign n3536_o = $unsigned(n3534_o) > $unsigned(3'b001);
  assign n3539_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:193:66  */
  assign n3540_o = n3539_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3547_o = n3540_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3554_o = n3547_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3559_o = n3547_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3561_o = n3540_o[1];
  assign n3563_o = n3555_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3564_o = n3575_o ? 1'b1 : n3563_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3568_o = n3577_o ? 1'b0 : n3559_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3571_o = n3561_o & n3559_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3572_o = n3561_o & n3559_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3575_o = n3559_o & n3571_o;
  assign n3576_o = n3555_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3577_o = n3559_o & n3572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3578_o = n3540_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3580_o = n3589_o ? 1'b1 : n3576_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3586_o = n3578_o & n3568_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3589_o = n3568_o & n3586_o;
  assign n3591_o = {n3580_o, n3564_o, n3554_o};
  assign n3592_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:58  */
  assign n3593_o = n3592_o[2:0];
  assign n3594_o = {n2874_o, n3251_o, n3591_o, n2872_o, n3249_o, n3254_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:80  */
  assign n3595_o = n3594_o[276:274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:66  */
  assign n3596_o = ~n3595_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:62  */
  assign n3597_o = n3593_o & n3596_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3599_o = n3536_o ? 1'b1 : 1'b0;
  assign n3600_o = r[263];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3601_o = n3536_o ? 1'b1 : n3600_o;
  assign n3602_o = r[267:265];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3603_o = n3536_o ? n3597_o : n3602_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3604_o = n3536_o ? n3591_o : n3512_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3605_o = n3373_o ? n3252_o : n3599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3606_o = n3373_o ? n3457_o : n3601_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3607_o = n3373_o ? n3431_o : n3603_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3608_o = n3373_o ? n3426_o : n3604_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:9  */
  assign n3610_o = n3257_o == 1'b1;
  assign n3612_o = {n3610_o, n3350_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3612_o)
      2'b10: n3613_o = n3605_o;
      2'b01: n3613_o = n3344_o;
      default: n3613_o = 1'b0;
    endcase
  assign n3614_o = r[263];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3612_o)
      2'b10: n3615_o = n3606_o;
      2'b01: n3615_o = n3346_o;
      default: n3615_o = n3614_o;
    endcase
  assign n3616_o = r[267:265];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3612_o)
      2'b10: n3617_o = n3607_o;
      2'b01: n3617_o = n3348_o;
      default: n3617_o = n3616_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3612_o)
      2'b10: n3618_o = n3608_o;
      2'b01: n3618_o = n3311_o;
      default: n3618_o = n3255_o;
    endcase
  assign n3620_o = r[264];
  assign n3622_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:74  */
  assign n3623_o = n3622_o[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3630_o = n3623_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3633_o = n3630_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3635_o = n3623_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3637_o = n3635_o ? 2'b10 : n3633_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:57  */
  assign n3640_o = 2'b10 - n3637_o;
  assign n3644_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:35  */
  assign n3645_o = n3644_o[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3652_o = n3645_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3655_o = n3652_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3657_o = n3645_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3659_o = n3657_o ? 2'b10 : n3655_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:18  */
  assign n3662_o = 2'b10 - n3659_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3664_o = {n2407_o, n2453_o, n2497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:44  */
  assign n3667_o = n3926_o != 1'b1;
  assign n3669_o = n3919_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:7  */
  assign n3670_o = n3667_o ? 1'b0 : n3669_o;
  assign n3671_o = n3919_o[53:22];
  assign n3674_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:108  */
  assign n3675_o = n3674_o[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3682_o = n3675_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3685_o = n3682_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3687_o = n3675_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3689_o = n3687_o ? 2'b10 : n3685_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:91  */
  assign n3692_o = 2'b10 - n3689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:58  */
  assign n3695_o = {7'b0, n3933_o};  //  uext
  assign n3696_o = n3919_o[20:16];
  assign n3698_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:74  */
  assign n3699_o = n3698_o[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3706_o = n3699_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3709_o = n3706_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3711_o = n3699_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3713_o = n3711_o ? 2'b10 : n3709_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:57  */
  assign n3716_o = 2'b10 - n3713_o;
  assign n3720_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:35  */
  assign n3721_o = n3720_o[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3728_o = n3721_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3731_o = n3728_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3733_o = n3721_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3735_o = n3733_o ? 2'b10 : n3731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:18  */
  assign n3738_o = 2'b10 - n3735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3740_o = {n2407_o, n2453_o, n2497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:44  */
  assign n3743_o = n3947_o != 1'b1;
  assign n3745_o = n3940_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:7  */
  assign n3746_o = n3743_o ? 1'b0 : n3745_o;
  assign n3747_o = n3940_o[53:22];
  assign n3750_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:108  */
  assign n3751_o = n3750_o[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3758_o = n3751_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3761_o = n3758_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3763_o = n3751_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3765_o = n3763_o ? 2'b10 : n3761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:91  */
  assign n3768_o = 2'b10 - n3765_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:58  */
  assign n3771_o = {7'b0, n3954_o};  //  uext
  assign n3772_o = n3940_o[20:16];
  assign n3774_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:74  */
  assign n3775_o = n3774_o[276:274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3782_o = n3775_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3785_o = n3782_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3787_o = n3775_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3789_o = n3787_o ? 2'b10 : n3785_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:57  */
  assign n3792_o = 2'b10 - n3789_o;
  assign n3796_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:35  */
  assign n3797_o = n3796_o[276:274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3804_o = n3797_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3807_o = n3804_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3809_o = n3797_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3811_o = n3809_o ? 2'b10 : n3807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:18  */
  assign n3814_o = 2'b10 - n3811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3816_o = {n2407_o, n2453_o, n2497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:44  */
  assign n3819_o = n3968_o != 1'b1;
  assign n3821_o = n3961_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:7  */
  assign n3822_o = n3819_o ? 1'b0 : n3821_o;
  assign n3823_o = n3961_o[53:22];
  assign n3826_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:108  */
  assign n3827_o = n3826_o[276:274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3834_o = n3827_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3837_o = n3834_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3839_o = n3827_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3841_o = n3839_o ? 2'b10 : n3837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:91  */
  assign n3844_o = 2'b10 - n3841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:58  */
  assign n3847_o = {7'b0, n3975_o};  //  uext
  assign n3848_o = n3961_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3849_o = r[280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3850_o = xbar_slv_rsp_i[95:64];
  assign n3851_o = r[260:229];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3852_o = n3849_o ? n3850_o : n3851_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3854_o = r[277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3855_o = xbar_slv_rsp_i[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3856_o = n3854_o ? n3855_o : n3852_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3857_o = r[274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3858_o = xbar_slv_rsp_i[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3859_o = n3857_o ? n3858_o : n3856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3860_o = r[281];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3861_o = xbar_slv_rsp_i[95:64];
  assign n3862_o = r[228:197];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3863_o = n3860_o ? n3861_o : n3862_o;
  assign n3864_o = r[196:165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3865_o = r[278];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3866_o = xbar_slv_rsp_i[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3867_o = n3865_o ? n3866_o : n3863_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3868_o = r[275];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3869_o = xbar_slv_rsp_i[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3870_o = n3868_o ? n3869_o : n3867_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3871_o = r[282];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3872_o = xbar_slv_rsp_i[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3873_o = n3871_o ? n3872_o : n3864_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3874_o = r[279];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3875_o = xbar_slv_rsp_i[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3876_o = n3874_o ? n3875_o : n3873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3877_o = r[276];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3878_o = xbar_slv_rsp_i[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3879_o = n3877_o ? n3878_o : n3876_o;
  assign n3880_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n3859_o, n3870_o, n3879_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:228:31  */
  assign n3881_o = n3880_o[260:165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:229:10  */
  assign n3882_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:230:31  */
  assign n3883_o = r[260:165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:229:5  */
  assign n3884_o = n3882_o ? n3883_o : n3881_o;
  assign n3886_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, 1'b0, n3615_o, n3247_o, n2870_o, n3859_o, n3870_o, n3879_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:237:19  */
  assign n3887_o = n3886_o[263:261];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:237:33  */
  assign n3889_o = n3887_o != 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:237:5  */
  assign n3891_o = n3889_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:244:25  */
  assign n3892_o = r[264];
  assign n3893_o = {n3671_o, n3670_o, n3696_o, n3695_o, n3747_o, n3746_o, n3772_o, n3771_o, n3823_o, n3822_o, n3848_o, n3847_o};
  assign n3894_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3891_o, n3615_o, n3247_o, n2870_o, n3859_o, n3870_o, n3879_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:256:18  */
  assign n3902_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:260:9  */
  assign n3905_o = init_i ? 283'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:258:5  */
  assign n3911_o = en_i ? n3905_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:258:5  */
  always @(posedge clk_i or posedge n3902_o)
    if (n3902_o)
      n3912_q <= 283'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n3912_q <= n3911_o;
  assign n3913_o = n2369_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:26:5  */
  assign n3914_o = n2369_o[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:25:5  */
  assign n3915_o = n2369_o[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:23:5  */
  assign n3916_o = n3640_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3917_o = n3916_o ? n3914_o : n3913_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:258:5  */
  assign n3918_o = n3640_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3919_o = n3918_o ? n3915_o : n3917_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:57  */
  assign n3920_o = n3664_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3921_o = n3664_o[3];
  assign n3922_o = n3664_o[6];
  assign n3923_o = n3662_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3924_o = n3923_o ? n3921_o : n3920_o;
  assign n3925_o = n3662_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3926_o = n3925_o ? n3922_o : n3924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:18  */
  assign n3927_o = n2369_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3928_o = n2369_o[62:54];
  assign n3929_o = n2369_o[116:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:94:5  */
  assign n3930_o = n3692_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3931_o = n3930_o ? n3928_o : n3927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3932_o = n3692_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3933_o = n3932_o ? n3929_o : n3931_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:91  */
  assign n3934_o = n2369_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3935_o = n2369_o[107:54];
  assign n3936_o = n2369_o[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3937_o = n3716_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3938_o = n3937_o ? n3935_o : n3934_o;
  assign n3939_o = n3716_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3940_o = n3939_o ? n3936_o : n3938_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:57  */
  assign n3941_o = n3740_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3942_o = n3740_o[4];
  assign n3943_o = n3740_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:94:5  */
  assign n3944_o = n3738_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3945_o = n3944_o ? n3942_o : n3941_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3946_o = n3738_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3947_o = n3946_o ? n3943_o : n3945_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:18  */
  assign n3948_o = n2369_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3949_o = n2369_o[62:54];
  assign n3950_o = n2369_o[116:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3951_o = n3768_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3952_o = n3951_o ? n3949_o : n3948_o;
  assign n3953_o = n3768_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3954_o = n3953_o ? n3950_o : n3952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:91  */
  assign n3955_o = n2369_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3956_o = n2369_o[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:94:5  */
  assign n3957_o = n2369_o[161:108];
  assign n3958_o = n3792_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3959_o = n3958_o ? n3956_o : n3955_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:86:14  */
  assign n3960_o = n3792_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3961_o = n3960_o ? n3957_o : n3959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:57  */
  assign n3962_o = n3816_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3963_o = n3816_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3964_o = n3816_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3965_o = n3814_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3966_o = n3965_o ? n3963_o : n3962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3967_o = n3814_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3968_o = n3967_o ? n3964_o : n3966_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:18  */
  assign n3969_o = n2369_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3970_o = n2369_o[62:54];
  assign n3971_o = n2369_o[116:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3972_o = n3844_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3973_o = n3972_o ? n3970_o : n3969_o;
  assign n3974_o = n3844_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3975_o = n3974_o ? n3971_o : n3973_o;
endmodule

module hibi_dma_wrapper_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [15:0] gpio_i,
   input  fsl_sel_i,
   input  fsl_req_i_blocking,
   input  fsl_req_i_ctrl,
   input  fsl_req_i_wr,
   input  fsl_req_i_rd,
   input  [31:0] fsl_req_i_data,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [31:0] fsl_rsp_o_rdata,
   output fsl_rsp_o_valid,
   output fsl_rsp_o_wait_req,
   output [15:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire [35:0] n2112_o;
  wire [31:0] n2114_o;
  wire n2115_o;
  wire n2116_o;
  wire [15:0] n2118_o;
  wire n2119_o;
  wire n2120_o;
  wire [31:0] n2121_o;
  wire n2123_o;
  wire [31:0] n2124_o;
  wire [4:0] n2125_o;
  wire n2126_o;
  wire [1:0] n2127_o;
  wire n2129_o;
  wire [39:0] n2130_o;
  wire n2132_o;
  wire [31:0] n2133_o;
  wire [4:0] n2134_o;
  wire n2135_o;
  wire [1:0] n2136_o;
  wire n2138_o;
  wire [39:0] n2139_o;
  wire [3:0] dmai0_status;
  wire [22:0] dmai0_gif_rsp;
  wire [28:0] fsli0_gif_req;
  wire [17:0] dmai0_gpio;
  wire [17:0] dmai0_gpio_dir;
  wire [15:0] gpioi0_gpio;
  wire [21:0] dmai0_ext_gif_rsp_o_rdata;
  wire dmai0_ext_gif_rsp_o_ack;
  wire [1:0] dmai0_gpio_o_c;
  wire [15:0] dmai0_gpio_o_xw;
  wire [1:0] dmai0_gpio_dir_o_c;
  wire [15:0] dmai0_gpio_dir_o_rw;
  wire [15:0] dmai0_mem_req_o_adr;
  wire dmai0_mem_req_o_we;
  wire dmai0_mem_req_o_ena;
  wire [31:0] dmai0_mem_req_o_dat;
  wire dmai0_agent_txreq_o_av;
  wire [31:0] dmai0_agent_txreq_o_data;
  wire [4:0] dmai0_agent_txreq_o_comm;
  wire dmai0_agent_txreq_o_we;
  wire dmai0_agent_rxreq_o_re;
  wire dmai0_agent_msg_txreq_o_av;
  wire [31:0] dmai0_agent_msg_txreq_o_data;
  wire [4:0] dmai0_agent_msg_txreq_o_comm;
  wire dmai0_agent_msg_txreq_o_we;
  wire dmai0_agent_msg_rxreq_o_re;
  wire [3:0] dmai0_status_o;
  wire [4:0] n2140_o;
  wire [21:0] n2141_o;
  wire n2142_o;
  wire n2143_o;
  wire [22:0] n2144_o;
  wire [17:0] n2146_o;
  wire [15:0] n2148_o;
  wire [17:0] n2149_o;
  wire [49:0] n2151_o;
  wire [31:0] n2153_o;
  wire [38:0] n2154_o;
  wire n2156_o;
  wire n2157_o;
  wire n2159_o;
  wire [31:0] n2160_o;
  wire [4:0] n2161_o;
  wire n2162_o;
  wire n2163_o;
  wire [38:0] n2164_o;
  wire n2166_o;
  wire n2167_o;
  wire n2169_o;
  wire [31:0] n2170_o;
  wire [4:0] n2171_o;
  wire n2172_o;
  wire n2173_o;
  wire [31:0] fsli0_fsl_rsp_o_rdata;
  wire fsli0_fsl_rsp_o_valid;
  wire fsli0_fsl_rsp_o_wait_req;
  wire [4:0] fsli0_gif_req_o_addr;
  wire [21:0] fsli0_gif_req_o_wdata;
  wire fsli0_gif_req_o_wr;
  wire fsli0_gif_req_o_rd;
  wire n2175_o;
  wire n2176_o;
  wire n2177_o;
  wire n2178_o;
  wire [31:0] n2179_o;
  wire [33:0] n2180_o;
  wire [28:0] n2182_o;
  wire [21:0] n2184_o;
  wire n2185_o;
  wire [15:0] gpioi0_r;
  wire [15:0] gpioi0_rin;
  wire [1:0] n2188_o;
  wire n2189_o;
  wire [15:0] n2190_o;
  wire [15:0] n2191_o;
  wire [15:0] n2192_o;
  wire n2193_o;
  wire [15:0] n2194_o;
  wire n2195_o;
  wire n2196_o;
  wire n2197_o;
  wire [15:0] n2198_o;
  wire n2199_o;
  wire [15:0] n2200_o;
  wire n2201_o;
  wire n2202_o;
  wire n2203_o;
  wire [15:0] n2204_o;
  wire n2205_o;
  wire [15:0] n2206_o;
  wire n2207_o;
  wire n2208_o;
  wire n2209_o;
  wire [15:0] n2210_o;
  wire n2211_o;
  wire [15:0] n2212_o;
  wire n2213_o;
  wire n2214_o;
  wire n2215_o;
  wire [15:0] n2216_o;
  wire n2217_o;
  wire [15:0] n2218_o;
  wire n2219_o;
  wire n2220_o;
  wire n2221_o;
  wire [15:0] n2222_o;
  wire n2223_o;
  wire [15:0] n2224_o;
  wire n2225_o;
  wire n2226_o;
  wire n2227_o;
  wire [15:0] n2228_o;
  wire n2229_o;
  wire [15:0] n2230_o;
  wire n2231_o;
  wire n2232_o;
  wire n2233_o;
  wire [15:0] n2234_o;
  wire n2235_o;
  wire [15:0] n2236_o;
  wire n2237_o;
  wire n2238_o;
  wire n2239_o;
  wire [15:0] n2240_o;
  wire n2241_o;
  wire [15:0] n2242_o;
  wire n2243_o;
  wire n2244_o;
  wire n2245_o;
  wire [15:0] n2246_o;
  wire n2247_o;
  wire [15:0] n2248_o;
  wire n2249_o;
  wire n2250_o;
  wire n2251_o;
  wire [15:0] n2252_o;
  wire n2253_o;
  wire [15:0] n2254_o;
  wire n2255_o;
  wire n2256_o;
  wire n2257_o;
  wire [15:0] n2258_o;
  wire n2259_o;
  wire [15:0] n2260_o;
  wire n2261_o;
  wire n2262_o;
  wire n2263_o;
  wire [15:0] n2264_o;
  wire n2265_o;
  wire [15:0] n2266_o;
  wire n2267_o;
  wire n2268_o;
  wire n2269_o;
  wire [15:0] n2270_o;
  wire n2271_o;
  wire [15:0] n2272_o;
  wire n2273_o;
  wire n2274_o;
  wire n2275_o;
  wire [15:0] n2276_o;
  wire n2277_o;
  wire [15:0] n2278_o;
  wire n2279_o;
  wire n2280_o;
  wire n2281_o;
  wire [15:0] n2282_o;
  wire n2283_o;
  wire [15:0] n2284_o;
  wire n2285_o;
  wire n2286_o;
  wire n2287_o;
  wire n2291_o;
  wire [15:0] n2294_o;
  wire [15:0] n2300_o;
  reg [15:0] n2301_q;
  wire [15:0] n2302_o;
  assign fsl_rsp_o_rdata = n2114_o;
  assign fsl_rsp_o_valid = n2115_o;
  assign fsl_rsp_o_wait_req = n2116_o;
  assign mem_req_o_adr = n2118_o;
  assign mem_req_o_we = n2119_o;
  assign mem_req_o_ena = n2120_o;
  assign mem_req_o_dat = n2121_o;
  assign agent_txreq_o_av = n2123_o;
  assign agent_txreq_o_data = n2124_o;
  assign agent_txreq_o_comm = n2125_o;
  assign agent_txreq_o_we = n2126_o;
  assign agent_rxreq_o_re = n2129_o;
  assign agent_msg_txreq_o_av = n2132_o;
  assign agent_msg_txreq_o_data = n2133_o;
  assign agent_msg_txreq_o_comm = n2134_o;
  assign agent_msg_txreq_o_we = n2135_o;
  assign agent_msg_rxreq_o_re = n2138_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:276:26  */
  assign n2112_o = {fsl_req_i_data, fsl_req_i_rd, fsl_req_i_wr, fsl_req_i_ctrl, fsl_req_i_blocking};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:256:21  */
  assign n2114_o = n2180_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:254:21  */
  assign n2115_o = n2180_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:227:24  */
  assign n2116_o = n2180_o[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:223:24  */
  assign n2118_o = n2151_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:184:26  */
  assign n2119_o = n2151_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:182:26  */
  assign n2120_o = n2151_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:181:26  */
  assign n2121_o = n2151_o[49:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:177:26  */
  assign n2123_o = n2154_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:138:26  */
  assign n2124_o = n2154_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:137:26  */
  assign n2125_o = n2154_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:136:26  */
  assign n2126_o = n2154_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:98:26  */
  assign n2127_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:38:5  */
  assign n2129_o = dmai0_agent_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:37:5  */
  assign n2130_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:33:5  */
  assign n2132_o = n2164_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2133_o = n2164_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2134_o = n2164_o[37:33];
  assign n2135_o = n2164_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2136_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2138_o = dmai0_agent_msg_rxreq_o_re;
  assign n2139_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:43:10  */
  assign dmai0_status = dmai0_status_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:44:10  */
  assign dmai0_gif_rsp = n2144_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:45:10  */
  assign fsli0_gif_req = n2182_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:46:10  */
  assign dmai0_gpio = n2146_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:47:10  */
  assign dmai0_gpio_dir = n2149_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:48:10  */
  assign gpioi0_gpio = n2302_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:54:3  */
  hibi_dma_3 dmai0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .ext_gif_req_i_addr(n2140_o),
    .ext_gif_req_i_wdata(n2141_o),
    .ext_gif_req_i_wr(n2142_o),
    .ext_gif_req_i_rd(n2143_o),
    .gpio_i_xr(n2148_o),
    .mem_rsp_i_dat(n2153_o),
    .mem_wait_i(mem_wait_i),
    .agent_txrsp_i_full(n2156_o),
    .agent_txrsp_i_almost_full(n2157_o),
    .agent_rxrsp_i_av(n2159_o),
    .agent_rxrsp_i_data(n2160_o),
    .agent_rxrsp_i_comm(n2161_o),
    .agent_rxrsp_i_empty(n2162_o),
    .agent_rxrsp_i_almost_empty(n2163_o),
    .agent_msg_txrsp_i_full(n2166_o),
    .agent_msg_txrsp_i_almost_full(n2167_o),
    .agent_msg_rxrsp_i_av(n2169_o),
    .agent_msg_rxrsp_i_data(n2170_o),
    .agent_msg_rxrsp_i_comm(n2171_o),
    .agent_msg_rxrsp_i_empty(n2172_o),
    .agent_msg_rxrsp_i_almost_empty(n2173_o),
    .ext_gif_rsp_o_rdata(dmai0_ext_gif_rsp_o_rdata),
    .ext_gif_rsp_o_ack(dmai0_ext_gif_rsp_o_ack),
    .gpio_o_c(dmai0_gpio_o_c),
    .gpio_o_xw(dmai0_gpio_o_xw),
    .gpio_dir_o_c(dmai0_gpio_dir_o_c),
    .gpio_dir_o_rw(dmai0_gpio_dir_o_rw),
    .mem_req_o_adr(dmai0_mem_req_o_adr),
    .mem_req_o_we(dmai0_mem_req_o_we),
    .mem_req_o_ena(dmai0_mem_req_o_ena),
    .mem_req_o_dat(dmai0_mem_req_o_dat),
    .agent_txreq_o_av(dmai0_agent_txreq_o_av),
    .agent_txreq_o_data(dmai0_agent_txreq_o_data),
    .agent_txreq_o_comm(dmai0_agent_txreq_o_comm),
    .agent_txreq_o_we(dmai0_agent_txreq_o_we),
    .agent_rxreq_o_re(dmai0_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(dmai0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(dmai0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(dmai0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(dmai0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(dmai0_agent_msg_rxreq_o_re),
    .status_o(dmai0_status_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2140_o = fsli0_gif_req[4:0];
  assign n2141_o = fsli0_gif_req[26:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2142_o = fsli0_gif_req[27];
  assign n2143_o = fsli0_gif_req[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2144_o = {dmai0_ext_gif_rsp_o_ack, dmai0_ext_gif_rsp_o_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2146_o = {dmai0_gpio_o_xw, dmai0_gpio_o_c};
  assign n2148_o = gpioi0_gpio[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2149_o = {dmai0_gpio_dir_o_rw, dmai0_gpio_dir_o_c};
  assign n2151_o = {dmai0_mem_req_o_dat, dmai0_mem_req_o_ena, dmai0_mem_req_o_we, dmai0_mem_req_o_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2153_o = mem_rsp_i_dat[31:0];
  assign n2154_o = {dmai0_agent_txreq_o_we, dmai0_agent_txreq_o_comm, dmai0_agent_txreq_o_data, dmai0_agent_txreq_o_av};
  assign n2156_o = n2127_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2157_o = n2127_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2159_o = n2130_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2160_o = n2130_o[32:1];
  assign n2161_o = n2130_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2162_o = n2130_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2163_o = n2130_o[39];
  assign n2164_o = {dmai0_agent_msg_txreq_o_we, dmai0_agent_msg_txreq_o_comm, dmai0_agent_msg_txreq_o_data, dmai0_agent_msg_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2166_o = n2136_o[0];
  assign n2167_o = n2136_o[1];
  assign n2169_o = n2139_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2170_o = n2139_o[32:1];
  assign n2171_o = n2139_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2172_o = n2139_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2173_o = n2139_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:85:3  */
  hibi_dma_fsl fsli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .sel_i(fsl_sel_i),
    .fsl_req_i_blocking(n2175_o),
    .fsl_req_i_ctrl(n2176_o),
    .fsl_req_i_wr(n2177_o),
    .fsl_req_i_rd(n2178_o),
    .fsl_req_i_data(n2179_o),
    .gif_rsp_i_rdata(n2184_o),
    .gif_rsp_i_ack(n2185_o),
    .dma_status_i(dmai0_status),
    .fsl_rsp_o_rdata(fsli0_fsl_rsp_o_rdata),
    .fsl_rsp_o_valid(fsli0_fsl_rsp_o_valid),
    .fsl_rsp_o_wait_req(fsli0_fsl_rsp_o_wait_req),
    .gif_req_o_addr(fsli0_gif_req_o_addr),
    .gif_req_o_wdata(fsli0_gif_req_o_wdata),
    .gif_req_o_wr(fsli0_gif_req_o_wr),
    .gif_req_o_rd(fsli0_gif_req_o_rd));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2175_o = n2112_o[0];
  assign n2176_o = n2112_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2177_o = n2112_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2178_o = n2112_o[3];
  assign n2179_o = n2112_o[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2180_o = {fsli0_fsl_rsp_o_wait_req, fsli0_fsl_rsp_o_valid, fsli0_fsl_rsp_o_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2182_o = {fsli0_gif_req_o_rd, fsli0_gif_req_o_wr, fsli0_gif_req_o_wdata, fsli0_gif_req_o_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2184_o = dmai0_gif_rsp[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2185_o = dmai0_gif_rsp[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:113:14  */
  assign gpioi0_r = n2301_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:113:17  */
  assign gpioi0_rin = n2191_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:121:23  */
  assign n2188_o = dmai0_gpio[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:121:25  */
  assign n2189_o = n2188_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:122:32  */
  assign n2190_o = dmai0_gpio[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:121:9  */
  assign n2191_o = n2189_o ? n2190_o : gpioi0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:125:36  */
  assign n2192_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:125:41  */
  assign n2193_o = n2192_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:125:68  */
  assign n2194_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:125:71  */
  assign n2195_o = n2194_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:125:48  */
  assign n2196_o = n2195_o ? n2193_o : n2197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:125:95  */
  assign n2197_o = gpio_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:126:36  */
  assign n2198_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:126:41  */
  assign n2199_o = n2198_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:126:68  */
  assign n2200_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:126:71  */
  assign n2201_o = n2200_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:126:48  */
  assign n2202_o = n2201_o ? n2199_o : n2203_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:126:95  */
  assign n2203_o = gpio_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:127:36  */
  assign n2204_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:127:41  */
  assign n2205_o = n2204_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:127:68  */
  assign n2206_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:127:71  */
  assign n2207_o = n2206_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:127:48  */
  assign n2208_o = n2207_o ? n2205_o : n2209_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:127:95  */
  assign n2209_o = gpio_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:128:36  */
  assign n2210_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:128:41  */
  assign n2211_o = n2210_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:128:68  */
  assign n2212_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:128:71  */
  assign n2213_o = n2212_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:128:48  */
  assign n2214_o = n2213_o ? n2211_o : n2215_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:128:95  */
  assign n2215_o = gpio_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:130:36  */
  assign n2216_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:130:41  */
  assign n2217_o = n2216_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:130:68  */
  assign n2218_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:130:71  */
  assign n2219_o = n2218_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:130:48  */
  assign n2220_o = n2219_o ? n2217_o : n2221_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:130:95  */
  assign n2221_o = gpio_i[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:131:36  */
  assign n2222_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:131:41  */
  assign n2223_o = n2222_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:131:68  */
  assign n2224_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:131:71  */
  assign n2225_o = n2224_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:131:48  */
  assign n2226_o = n2225_o ? n2223_o : n2227_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:131:95  */
  assign n2227_o = gpio_i[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:132:36  */
  assign n2228_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:132:41  */
  assign n2229_o = n2228_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:132:68  */
  assign n2230_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:132:71  */
  assign n2231_o = n2230_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:132:48  */
  assign n2232_o = n2231_o ? n2229_o : n2233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:132:95  */
  assign n2233_o = gpio_i[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:133:36  */
  assign n2234_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:133:41  */
  assign n2235_o = n2234_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:133:68  */
  assign n2236_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:133:71  */
  assign n2237_o = n2236_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:133:48  */
  assign n2238_o = n2237_o ? n2235_o : n2239_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:133:95  */
  assign n2239_o = gpio_i[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:135:36  */
  assign n2240_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:135:41  */
  assign n2241_o = n2240_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:135:68  */
  assign n2242_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:135:71  */
  assign n2243_o = n2242_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:135:48  */
  assign n2244_o = n2243_o ? n2241_o : n2245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:135:95  */
  assign n2245_o = gpio_i[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:136:36  */
  assign n2246_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:136:41  */
  assign n2247_o = n2246_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:136:68  */
  assign n2248_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:136:71  */
  assign n2249_o = n2248_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:136:48  */
  assign n2250_o = n2249_o ? n2247_o : n2251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:136:95  */
  assign n2251_o = gpio_i[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:137:36  */
  assign n2252_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:137:41  */
  assign n2253_o = n2252_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:137:68  */
  assign n2254_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:137:71  */
  assign n2255_o = n2254_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:137:48  */
  assign n2256_o = n2255_o ? n2253_o : n2257_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:137:95  */
  assign n2257_o = gpio_i[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:138:36  */
  assign n2258_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:138:41  */
  assign n2259_o = n2258_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:138:68  */
  assign n2260_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:138:71  */
  assign n2261_o = n2260_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:138:48  */
  assign n2262_o = n2261_o ? n2259_o : n2263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:138:95  */
  assign n2263_o = gpio_i[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:140:36  */
  assign n2264_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:140:41  */
  assign n2265_o = n2264_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:140:68  */
  assign n2266_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:140:71  */
  assign n2267_o = n2266_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:140:48  */
  assign n2268_o = n2267_o ? n2265_o : n2269_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:140:95  */
  assign n2269_o = gpio_i[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:141:36  */
  assign n2270_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:141:41  */
  assign n2271_o = n2270_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:141:68  */
  assign n2272_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:141:71  */
  assign n2273_o = n2272_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:141:48  */
  assign n2274_o = n2273_o ? n2271_o : n2275_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:141:95  */
  assign n2275_o = gpio_i[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:142:36  */
  assign n2276_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:142:41  */
  assign n2277_o = n2276_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:142:68  */
  assign n2278_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:142:71  */
  assign n2279_o = n2278_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:142:48  */
  assign n2280_o = n2279_o ? n2277_o : n2281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:142:95  */
  assign n2281_o = gpio_i[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:143:36  */
  assign n2282_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:143:41  */
  assign n2283_o = n2282_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:143:68  */
  assign n2284_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:143:71  */
  assign n2285_o = n2284_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:143:48  */
  assign n2286_o = n2285_o ? n2283_o : n2287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:143:95  */
  assign n2287_o = gpio_i[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:151:22  */
  assign n2291_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:155:13  */
  assign n2294_o = init_i ? 16'b0000000000000000 : gpioi0_rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:153:9  */
  assign n2300_o = en_i ? n2294_o : gpioi0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:153:9  */
  always @(posedge clk_i or posedge n2291_o)
    if (n2291_o)
      n2301_q <= 16'b0000000000000000;
    else
      n2301_q <= n2300_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:151:9  */
  assign n2302_o = {n2286_o, n2280_o, n2274_o, n2268_o, n2262_o, n2256_o, n2250_o, n2244_o, n2238_o, n2232_o, n2226_o, n2220_o, n2214_o, n2208_o, n2202_o, n2196_o};
endmodule

module core_0_1_b853642463464a22d7f07599b9b0772d2c008fde
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  irq_i,
   input  wait_n_i,
   input  [31:0] imem_i_dat,
   input  [31:0] dmem_i_scu,
   input  [63:0] dmem_i_simd,
   input  [33:0] fsl_rsp_i,
   output [15:0] imem_o_adr,
   output imem_o_ena,
   output [53:0] dmem_o_scu,
   output [83:0] dmem_o_simd,
   output fsl_sel_o,
   output fsl_req_o_blocking,
   output fsl_req_o_ctrl,
   output fsl_req_o_wr,
   output fsl_req_o_rd,
   output [31:0] fsl_req_o_data);
  wire [15:0] n1904_o;
  wire n1905_o;
  wire [53:0] n1907_o;
  wire [83:0] n1908_o;
  wire [95:0] n1909_o;
  wire n1912_o;
  wire n1913_o;
  wire n1914_o;
  wire n1915_o;
  wire [31:0] n1916_o;
  wire [18:0] fetch;
  wire [15:0] fetchi0_fetch;
  wire [259:0] decode;
  wire [280:0] decodei0_decode;
  wire [95:0] decodei0_gprf;
  wire [191:0] decodei0_vecrf;
  wire [298:0] exec;
  wire [124:0] execi0_exec;
  wire [31:0] execi0_scalar;
  wire execi0_ready;
  wire [478:0] simd_exec;
  wire [137:0] simd_execi0_exec;
  wire simd_execi0_ready;
  wire [63:0] simd_execi0_vec_data;
  wire [356:0] mem;
  wire [113:0] memi0_mem;
  wire [137:0] memi0_dmem;
  wire [95:0] dmem;
  wire wait_n;
  wire ena;
  wire simd_exec_ena;
  wire scu_exec_ena;
  wire n1917_o;
  wire n1918_o;
  wire n1919_o;
  wire n1920_o;
  wire [131:0] n1921_o;
  wire n1922_o;
  wire [131:0] n1923_o;
  wire n1924_o;
  wire n1925_o;
  wire [15:0] n1926_o;
  wire [15:0] fetchi0_fetch_o_pc;
  wire [15:0] fetchi0_imem_o_adr;
  wire fetchi0_imem_o_ena;
  wire n1927_o;
  wire n1928_o;
  wire n1929_o;
  wire [15:0] n1930_o;
  wire [16:0] n1932_o;
  wire [15:0] n1934_o;
  wire [31:0] n1935_o;
  wire [40:0] n1936_o;
  wire [5:0] n1937_o;
  wire [40:0] n1938_o;
  wire [2:0] n1939_o;
  wire [31:0] n1940_o;
  wire [31:0] n1941_o;
  wire [40:0] n1942_o;
  wire [31:0] n1943_o;
  wire n1944_o;
  wire [72:0] n1945_o;
  wire [5:0] n1946_o;
  wire [72:0] n1947_o;
  wire [2:0] n1948_o;
  wire [63:0] n1949_o;
  wire [63:0] n1950_o;
  wire [72:0] n1951_o;
  wire [63:0] n1952_o;
  wire [131:0] decodei0_decode_o_scu;
  wire [148:0] decodei0_decode_o_simd;
  wire [31:0] decodei0_gprf_o_dat_a;
  wire [31:0] decodei0_gprf_o_dat_b;
  wire [31:0] decodei0_gprf_o_dat_d;
  wire [63:0] decodei0_vecrf_o_dat_a;
  wire [63:0] decodei0_vecrf_o_dat_b;
  wire [63:0] decodei0_vecrf_o_dat_d;
  wire [122:0] n1953_o;
  wire [136:0] n1954_o;
  wire [280:0] n1955_o;
  wire [95:0] n1957_o;
  wire [191:0] n1959_o;
  wire [131:0] n1961_o;
  wire [5:0] n1962_o;
  wire [131:0] n1963_o;
  wire [31:0] n1964_o;
  wire [31:0] n1965_o;
  wire [31:0] n1966_o;
  wire [31:0] n1967_o;
  wire [131:0] n1968_o;
  wire [4:0] n1969_o;
  wire [131:0] n1970_o;
  wire [4:0] n1971_o;
  wire [131:0] n1972_o;
  wire [31:0] n1973_o;
  wire [131:0] n1974_o;
  wire [15:0] n1975_o;
  wire [131:0] n1976_o;
  wire [5:0] n1977_o;
  wire [131:0] n1978_o;
  wire [3:0] n1979_o;
  wire [131:0] n1980_o;
  wire [23:0] n1981_o;
  wire [40:0] n1982_o;
  wire [5:0] n1983_o;
  wire [31:0] n1984_o;
  wire [31:0] n1985_o;
  wire [40:0] n1986_o;
  wire [31:0] n1987_o;
  wire [40:0] n1988_o;
  wire [2:0] n1989_o;
  wire [31:0] execi0_exec_o_alu_result;
  wire [31:0] execi0_exec_o_mem_addr;
  wire [31:0] execi0_exec_o_dat_d;
  wire execi0_exec_o_branch;
  wire [15:0] execi0_exec_o_pc;
  wire execi0_exec_o_flush_id;
  wire execi0_exec_o_flush_ex;
  wire [3:0] execi0_exec_o_ctrl_mem;
  wire [5:0] execi0_exec_o_ctrl_wrb;
  wire [31:0] execi0_scalar_o;
  wire execi0_fsl_sel_o;
  wire execi0_fsl_req_o_blocking;
  wire execi0_fsl_req_o_ctrl;
  wire execi0_fsl_req_o_wr;
  wire execi0_fsl_req_o_rd;
  wire [31:0] execi0_fsl_req_o_data;
  wire execi0_ready_o;
  wire [131:0] n1990_o;
  wire n1991_o;
  wire [124:0] n1992_o;
  wire [4:0] n1994_o;
  wire [31:0] n1995_o;
  wire [4:0] n1996_o;
  wire [31:0] n1997_o;
  wire [31:0] n1998_o;
  wire [31:0] n1999_o;
  wire [15:0] n2000_o;
  wire [5:0] n2001_o;
  wire [31:0] n2002_o;
  wire [5:0] n2003_o;
  wire [23:0] n2004_o;
  wire [3:0] n2005_o;
  wire [5:0] n2006_o;
  wire [2:0] n2007_o;
  wire [31:0] n2008_o;
  wire [31:0] n2009_o;
  wire [35:0] n2012_o;
  wire [148:0] n2015_o;
  wire [5:0] n2016_o;
  wire [148:0] n2017_o;
  wire [63:0] n2018_o;
  wire [63:0] n2019_o;
  wire [63:0] n2020_o;
  wire [63:0] n2021_o;
  wire [148:0] n2022_o;
  wire [3:0] n2023_o;
  wire [148:0] n2024_o;
  wire [3:0] n2025_o;
  wire [148:0] n2026_o;
  wire [31:0] n2027_o;
  wire [148:0] n2028_o;
  wire [5:0] n2029_o;
  wire [148:0] n2030_o;
  wire [3:0] n2031_o;
  wire [148:0] n2032_o;
  wire [28:0] n2033_o;
  wire n2034_o;
  wire [72:0] n2035_o;
  wire [5:0] n2036_o;
  wire [63:0] n2037_o;
  wire [63:0] n2038_o;
  wire [72:0] n2039_o;
  wire [63:0] n2040_o;
  wire [72:0] n2041_o;
  wire [2:0] n2042_o;
  wire [63:0] simd_execi0_exec_o_alu_result;
  wire [63:0] simd_execi0_exec_o_dat_d;
  wire [3:0] simd_execi0_exec_o_ctrl_mem;
  wire [5:0] simd_execi0_exec_o_ctrl_wrb;
  wire [63:0] simd_execi0_vec_data_o;
  wire simd_execi0_ready_o;
  wire [131:0] n2043_o;
  wire n2044_o;
  wire [137:0] n2045_o;
  wire [3:0] n2047_o;
  wire [63:0] n2048_o;
  wire [3:0] n2049_o;
  wire [63:0] n2050_o;
  wire [63:0] n2051_o;
  wire [31:0] n2052_o;
  wire [5:0] n2053_o;
  wire [63:0] n2054_o;
  wire [5:0] n2055_o;
  wire [28:0] n2056_o;
  wire [3:0] n2057_o;
  wire [5:0] n2058_o;
  wire [2:0] n2059_o;
  wire [63:0] n2060_o;
  wire [63:0] n2061_o;
  wire n2062_o;
  wire [31:0] n2065_o;
  wire [31:0] n2066_o;
  wire [15:0] n2067_o;
  wire n2068_o;
  wire [31:0] n2069_o;
  wire [5:0] n2070_o;
  wire [3:0] n2071_o;
  wire [31:0] n2072_o;
  wire [31:0] n2073_o;
  wire [63:0] n2074_o;
  wire [63:0] n2075_o;
  wire [5:0] n2076_o;
  wire [3:0] n2077_o;
  wire [63:0] n2078_o;
  wire [63:0] n2079_o;
  wire [40:0] memi0_mem_o_scu;
  wire [72:0] memi0_mem_o_simd;
  wire [53:0] memi0_dmem_o_scu;
  wire [83:0] memi0_dmem_o_simd;
  wire [113:0] n2080_o;
  wire [154:0] n2082_o;
  wire [201:0] n2083_o;
  wire [137:0] n2084_o;
  wire lsu_block0_lsui0_wait_n;
  wire [53:0] lsu_block0_lsui0_lsu_dmem;
  wire [95:0] lsu_block0_lsui0_core_dmem;
  wire [31:0] lsu_block0_lsu_gen0_lsui0_core_dmem_o_scu;
  wire [63:0] lsu_block0_lsu_gen0_lsui0_core_dmem_o_simd;
  wire [31:0] lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_dat;
  wire [15:0] lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_adr;
  wire [3:0] lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_sel;
  wire lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_we;
  wire lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_ena;
  wire lsu_block0_lsu_gen0_lsui0_wait_n_o;
  wire [53:0] n2086_o;
  wire [83:0] n2087_o;
  wire [95:0] n2088_o;
  wire [53:0] n2090_o;
  wire [31:0] n2092_o;
  wire [31:0] n2093_o;
  wire [53:0] n2096_o;
  wire [53:0] n2097_o;
  wire [83:0] n2100_o;
  wire [83:0] n2101_o;
  wire [95:0] n2103_o;
  wire n2105_o;
  wire [18:0] n2106_o;
  wire [259:0] n2107_o;
  wire [298:0] n2108_o;
  wire [478:0] n2109_o;
  wire [356:0] n2110_o;
  wire [137:0] n2111_o;
  assign imem_o_adr = n1904_o;
  assign imem_o_ena = n1905_o;
  assign dmem_o_scu = n1907_o;
  assign dmem_o_simd = n1908_o;
  assign fsl_sel_o = execi0_fsl_sel_o;
  assign fsl_req_o_blocking = n1912_o;
  assign fsl_req_o_ctrl = n1913_o;
  assign fsl_req_o_wr = n1914_o;
  assign fsl_req_o_rd = n1915_o;
  assign fsl_req_o_data = n1916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:177:31  */
  assign n1904_o = n1932_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:176:31  */
  assign n1905_o = n1932_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:172:31  */
  assign n1907_o = n2111_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:173:31  */
  assign n1908_o = n2111_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:169:31  */
  assign n1909_o = {dmem_i_simd, dmem_i_scu};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:164:31  */
  assign n1912_o = n2012_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:165:31  */
  assign n1913_o = n2012_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:159:31  */
  assign n1914_o = n2012_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:160:31  */
  assign n1915_o = n2012_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:157:31  */
  assign n1916_o = n2012_o[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:45:10  */
  assign fetch = n2106_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:46:10  */
  assign fetchi0_fetch = fetchi0_fetch_o_pc; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:48:10  */
  assign decode = n2107_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:49:10  */
  assign decodei0_decode = n1955_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:50:10  */
  assign decodei0_gprf = n1957_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:51:10  */
  assign decodei0_vecrf = n1959_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:53:10  */
  assign exec = n2108_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:54:10  */
  assign execi0_exec = n1992_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:55:10  */
  assign execi0_scalar = execi0_scalar_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:56:10  */
  assign execi0_ready = execi0_ready_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:58:10  */
  assign simd_exec = n2109_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:59:10  */
  assign simd_execi0_exec = n2045_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:60:10  */
  assign simd_execi0_ready = simd_execi0_ready_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:61:10  */
  assign simd_execi0_vec_data = simd_execi0_vec_data_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:63:10  */
  assign mem = n2110_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:64:10  */
  assign memi0_mem = n2080_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:65:10  */
  assign memi0_dmem = n2084_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:67:10  */
  assign dmem = n2103_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:68:10  */
  assign wait_n = n2105_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:70:10  */
  assign ena = n1918_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:71:10  */
  assign simd_exec_ena = n1919_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:72:10  */
  assign scu_exec_ena = n1920_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:78:28  */
  assign n1917_o = wait_n & simd_execi0_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:78:50  */
  assign n1918_o = n1917_o & execi0_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:79:28  */
  assign n1919_o = wait_n & execi0_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:80:28  */
  assign n1920_o = wait_n & simd_execi0_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:85:42  */
  assign n1921_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:85:46  */
  assign n1922_o = n1921_o[58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:86:42  */
  assign n1923_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:86:46  */
  assign n1924_o = n1923_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:87:38  */
  assign n1925_o = execi0_exec[96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:88:48  */
  assign n1926_o = execi0_exec[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:90:3  */
  fetch fetchi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(ena),
    .fetch_i_hazard(n1927_o),
    .fetch_i_stall(n1928_o),
    .fetch_i_branch(n1929_o),
    .fetch_i_branch_target(n1930_o),
    .fetch_o_pc(fetchi0_fetch_o_pc),
    .imem_o_adr(fetchi0_imem_o_adr),
    .imem_o_ena(fetchi0_imem_o_ena));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:164:31  */
  assign n1927_o = fetch[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:165:31  */
  assign n1928_o = fetch[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:159:31  */
  assign n1929_o = fetch[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:160:31  */
  assign n1930_o = fetch[18:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:158:31  */
  assign n1932_o = {fetchi0_imem_o_ena, fetchi0_imem_o_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:105:45  */
  assign n1934_o = fetchi0_fetch[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:106:38  */
  assign n1935_o = imem_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:107:41  */
  assign n1936_o = memi0_mem[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:107:45  */
  assign n1937_o = n1936_o[37:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:108:41  */
  assign n1938_o = memi0_mem[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:108:45  */
  assign n1939_o = n1938_o[40:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:109:36  */
  assign n1940_o = dmem[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:109:40  */
  assign n1941_o = n1940_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:110:41  */
  assign n1942_o = memi0_mem[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:110:45  */
  assign n1943_o = n1942_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:111:43  */
  assign n1944_o = execi0_exec[113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:113:41  */
  assign n1945_o = memi0_mem[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:113:46  */
  assign n1946_o = n1945_o[69:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:114:41  */
  assign n1947_o = memi0_mem[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:114:46  */
  assign n1948_o = n1947_o[72:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:115:36  */
  assign n1949_o = dmem[95:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:115:41  */
  assign n1950_o = n1949_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:116:41  */
  assign n1951_o = memi0_mem[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:116:46  */
  assign n1952_o = n1951_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:118:3  */
  decode_0_cdbd4beb0946c802222fa365ce64de283be56fda decodei0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(ena),
    .decode_i_scu(n1953_o),
    .decode_i_simd(n1954_o),
    .decode_o_scu(decodei0_decode_o_scu),
    .decode_o_simd(decodei0_decode_o_simd),
    .gprf_o_dat_a(decodei0_gprf_o_dat_a),
    .gprf_o_dat_b(decodei0_gprf_o_dat_b),
    .gprf_o_dat_d(decodei0_gprf_o_dat_d),
    .vecrf_o_dat_a(decodei0_vecrf_o_dat_a),
    .vecrf_o_dat_b(decodei0_vecrf_o_dat_b),
    .vecrf_o_dat_d(decodei0_vecrf_o_dat_d));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n1953_o = decode[122:0];
  assign n1954_o = decode[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n1955_o = {decodei0_decode_o_simd, decodei0_decode_o_scu};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n1957_o = {decodei0_gprf_o_dat_d, decodei0_gprf_o_dat_b, decodei0_gprf_o_dat_a};
  assign n1959_o = {decodei0_vecrf_o_dat_d, decodei0_vecrf_o_dat_b, decodei0_vecrf_o_dat_a};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:144:42  */
  assign n1961_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:144:46  */
  assign n1962_o = n1961_o[131:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:145:42  */
  assign n1963_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:145:46  */
  assign n1964_o = n1963_o[125:94];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:147:40  */
  assign n1965_o = decodei0_gprf[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:148:40  */
  assign n1966_o = decodei0_gprf[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:149:40  */
  assign n1967_o = decodei0_gprf[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:150:42  */
  assign n1968_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:150:46  */
  assign n1969_o = n1968_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:151:42  */
  assign n1970_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:151:46  */
  assign n1971_o = n1970_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:153:42  */
  assign n1972_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:153:46  */
  assign n1973_o = n1972_o[41:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:154:42  */
  assign n1974_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:154:46  */
  assign n1975_o = n1974_o[57:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:155:42  */
  assign n1976_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:155:46  */
  assign n1977_o = n1976_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:156:42  */
  assign n1978_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:156:46  */
  assign n1979_o = n1978_o[87:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:157:42  */
  assign n1980_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:157:46  */
  assign n1981_o = n1980_o[83:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:159:36  */
  assign n1982_o = memi0_mem[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:159:40  */
  assign n1983_o = n1982_o[37:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:160:31  */
  assign n1984_o = dmem[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:160:35  */
  assign n1985_o = n1984_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:161:36  */
  assign n1986_o = memi0_mem[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:161:40  */
  assign n1987_o = n1986_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:162:36  */
  assign n1988_o = memi0_mem[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:162:40  */
  assign n1989_o = n1988_o[40:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:164:3  */
  execute_1_28d86c56b3bf26d236569b8dc8c3f91f32f47bc7 execi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(scu_exec_ena),
    .stall_i(n1991_o),
    .exec_i_reg_a(n1994_o),
    .exec_i_dat_a(n1995_o),
    .exec_i_reg_b(n1996_o),
    .exec_i_dat_b(n1997_o),
    .exec_i_dat_d(n1998_o),
    .exec_i_imm(n1999_o),
    .exec_i_pc(n2000_o),
    .exec_i_fwd_dec(n2001_o),
    .exec_i_fwd_dec_result(n2002_o),
    .exec_i_fwd_mem(n2003_o),
    .exec_i_ctrl_ex(n2004_o),
    .exec_i_ctrl_mem(n2005_o),
    .exec_i_ctrl_wrb(n2006_o),
    .exec_i_ctrl_mem_wrb(n2007_o),
    .exec_i_mem_result(n2008_o),
    .exec_i_alu_result(n2009_o),
    .dat_vec_i(simd_execi0_vec_data),
    .fsl_rsp_i(fsl_rsp_i),
    .exec_o_alu_result(execi0_exec_o_alu_result),
    .exec_o_mem_addr(execi0_exec_o_mem_addr),
    .exec_o_dat_d(execi0_exec_o_dat_d),
    .exec_o_branch(execi0_exec_o_branch),
    .exec_o_pc(execi0_exec_o_pc),
    .exec_o_flush_id(execi0_exec_o_flush_id),
    .exec_o_flush_ex(execi0_exec_o_flush_ex),
    .exec_o_ctrl_mem(execi0_exec_o_ctrl_mem),
    .exec_o_ctrl_wrb(execi0_exec_o_ctrl_wrb),
    .scalar_o(execi0_scalar_o),
    .fsl_sel_o(execi0_fsl_sel_o),
    .fsl_req_o_blocking(execi0_fsl_req_o_blocking),
    .fsl_req_o_ctrl(execi0_fsl_req_o_ctrl),
    .fsl_req_o_wr(execi0_fsl_req_o_wr),
    .fsl_req_o_rd(execi0_fsl_req_o_rd),
    .fsl_req_o_data(execi0_fsl_req_o_data),
    .ready_o(execi0_ready_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:176:42  */
  assign n1990_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:176:46  */
  assign n1991_o = n1990_o[59];
  assign n1992_o = {execi0_exec_o_ctrl_wrb, execi0_exec_o_ctrl_mem, execi0_exec_o_flush_ex, execi0_exec_o_flush_id, execi0_exec_o_pc, execi0_exec_o_branch, execi0_exec_o_dat_d, execi0_exec_o_mem_addr, execi0_exec_o_alu_result};
  assign n1994_o = exec[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n1995_o = exec[36:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n1996_o = exec[41:37];
  assign n1997_o = exec[73:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n1998_o = exec[105:74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n1999_o = exec[137:106];
  assign n2000_o = exec[153:138];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2001_o = exec[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2002_o = exec[191:160];
  assign n2003_o = exec[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2004_o = exec[221:198];
  assign n2005_o = exec[225:222];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2006_o = exec[231:226];
  assign n2007_o = exec[234:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2008_o = exec[266:235];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2009_o = exec[298:267];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2012_o = {execi0_fsl_req_o_data, execi0_fsl_req_o_rd, execi0_fsl_req_o_wr, execi0_fsl_req_o_ctrl, execi0_fsl_req_o_blocking};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:190:47  */
  assign n2015_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:190:52  */
  assign n2016_o = n2015_o[148:143];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:191:47  */
  assign n2017_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:191:52  */
  assign n2018_o = n2017_o[142:79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:193:46  */
  assign n2019_o = decodei0_vecrf[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:194:46  */
  assign n2020_o = decodei0_vecrf[127:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:195:46  */
  assign n2021_o = decodei0_vecrf[191:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:196:47  */
  assign n2022_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:196:52  */
  assign n2023_o = n2022_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:197:47  */
  assign n2024_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:197:52  */
  assign n2025_o = n2024_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:199:47  */
  assign n2026_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:199:52  */
  assign n2027_o = n2026_o[39:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:200:47  */
  assign n2028_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:200:52  */
  assign n2029_o = n2028_o[78:73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:201:47  */
  assign n2030_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:201:52  */
  assign n2031_o = n2030_o[72:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:202:47  */
  assign n2032_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:202:52  */
  assign n2033_o = n2032_o[68:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:203:43  */
  assign n2034_o = execi0_exec[114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:205:41  */
  assign n2035_o = memi0_mem[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:205:46  */
  assign n2036_o = n2035_o[69:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:206:36  */
  assign n2037_o = dmem[95:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:206:41  */
  assign n2038_o = n2037_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:207:41  */
  assign n2039_o = memi0_mem[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:207:46  */
  assign n2040_o = n2039_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:208:41  */
  assign n2041_o = memi0_mem[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:208:46  */
  assign n2042_o = n2041_o[72:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:210:3  */
  simd_execute_964b0ccc442bf614d153fd473a38aa54fffe5c92 simd_execi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(simd_exec_ena),
    .stall_i(n2044_o),
    .exec_i_reg_a(n2047_o),
    .exec_i_dat_a(n2048_o),
    .exec_i_reg_b(n2049_o),
    .exec_i_dat_b(n2050_o),
    .exec_i_dat_d(n2051_o),
    .exec_i_imm(n2052_o),
    .exec_i_fwd_dec(n2053_o),
    .exec_i_fwd_dec_result(n2054_o),
    .exec_i_fwd_mem(n2055_o),
    .exec_i_ctrl_ex(n2056_o),
    .exec_i_ctrl_mem(n2057_o),
    .exec_i_ctrl_wrb(n2058_o),
    .exec_i_ctrl_mem_wrb(n2059_o),
    .exec_i_mem_result(n2060_o),
    .exec_i_alu_result(n2061_o),
    .exec_i_flush(n2062_o),
    .scalar_i(execi0_scalar),
    .exec_o_alu_result(simd_execi0_exec_o_alu_result),
    .exec_o_dat_d(simd_execi0_exec_o_dat_d),
    .exec_o_ctrl_mem(simd_execi0_exec_o_ctrl_mem),
    .exec_o_ctrl_wrb(simd_execi0_exec_o_ctrl_wrb),
    .vec_data_o(simd_execi0_vec_data_o),
    .ready_o(simd_execi0_ready_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:222:40  */
  assign n2043_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:222:44  */
  assign n2044_o = n2043_o[59];
  assign n2045_o = {simd_execi0_exec_o_ctrl_wrb, simd_execi0_exec_o_ctrl_mem, simd_execi0_exec_o_dat_d, simd_execi0_exec_o_alu_result};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2047_o = simd_exec[3:0];
  assign n2048_o = simd_exec[67:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2049_o = simd_exec[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2050_o = simd_exec[135:72];
  assign n2051_o = simd_exec[199:136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2052_o = simd_exec[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2053_o = simd_exec[237:232];
  assign n2054_o = simd_exec[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2055_o = simd_exec[307:302];
  assign n2056_o = simd_exec[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2057_o = simd_exec[340:337];
  assign n2058_o = simd_exec[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2059_o = simd_exec[349:347];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2060_o = simd_exec[413:350];
  assign n2061_o = simd_exec[477:414];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2062_o = simd_exec[478];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:233:38  */
  assign n2065_o = execi0_exec[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:234:38  */
  assign n2066_o = execi0_exec[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:235:38  */
  assign n2067_o = execi0_exec[112:97];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:236:38  */
  assign n2068_o = execi0_exec[96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:237:38  */
  assign n2069_o = execi0_exec[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:238:38  */
  assign n2070_o = execi0_exec[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:239:38  */
  assign n2071_o = execi0_exec[118:115];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:240:31  */
  assign n2072_o = dmem[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:240:35  */
  assign n2073_o = n2072_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:242:43  */
  assign n2074_o = simd_execi0_exec[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:243:43  */
  assign n2075_o = simd_execi0_exec[127:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:244:43  */
  assign n2076_o = simd_execi0_exec[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:245:43  */
  assign n2077_o = simd_execi0_exec[131:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:246:31  */
  assign n2078_o = dmem[95:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:246:36  */
  assign n2079_o = n2078_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:248:3  */
  mem memi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(ena),
    .mem_i_scu(n2082_o),
    .mem_i_simd(n2083_o),
    .mem_o_scu(memi0_mem_o_scu),
    .mem_o_simd(memi0_mem_o_simd),
    .dmem_o_scu(memi0_dmem_o_scu),
    .dmem_o_simd(memi0_dmem_o_simd));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2080_o = {memi0_mem_o_simd, memi0_mem_o_scu};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2082_o = mem[154:0];
  assign n2083_o = mem[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2084_o = {memi0_dmem_o_simd, memi0_dmem_o_scu};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:263:12  */
  assign lsu_block0_lsui0_wait_n = lsu_block0_lsu_gen0_lsui0_wait_n_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:264:12  */
  assign lsu_block0_lsui0_lsu_dmem = n2090_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:265:12  */
  assign lsu_block0_lsui0_core_dmem = n2088_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:268:7  */
  lsu lsu_block0_lsu_gen0_lsui0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .wait_n_i(wait_n_i),
    .core_dmem_i_scu(n2086_o),
    .core_dmem_i_simd(n2087_o),
    .lsu_dmem_i_dat(n2093_o),
    .core_dmem_o_scu(lsu_block0_lsu_gen0_lsui0_core_dmem_o_scu),
    .core_dmem_o_simd(lsu_block0_lsu_gen0_lsui0_core_dmem_o_simd),
    .lsu_dmem_o_dat(lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_dat),
    .lsu_dmem_o_adr(lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_adr),
    .lsu_dmem_o_sel(lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_sel),
    .lsu_dmem_o_we(lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_we),
    .lsu_dmem_o_ena(lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_ena),
    .wait_n_o(lsu_block0_lsu_gen0_lsui0_wait_n_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2086_o = memi0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2087_o = memi0_dmem[137:54];
  assign n2088_o = {lsu_block0_lsu_gen0_lsui0_core_dmem_o_simd, lsu_block0_lsu_gen0_lsui0_core_dmem_o_scu};
  assign n2090_o = {lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_ena, lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_we, lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_sel, lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_adr, lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_dat};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:277:33  */
  assign n2092_o = n1909_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2093_o = n2092_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:281:40  */
  assign n2096_o = 1'b1 ? lsu_block0_lsui0_lsu_dmem : n2097_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:281:71  */
  assign n2097_o = memi0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:282:40  */
  assign n2100_o = 1'b1 ? 84'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : n2101_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:282:71  */
  assign n2101_o = memi0_dmem[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:283:40  */
  assign n2103_o = 1'b1 ? lsu_block0_lsui0_core_dmem : n1909_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:284:40  */
  assign n2105_o = 1'b1 ? lsu_block0_lsui0_wait_n : wait_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2106_o = {n1926_o, n1925_o, n1924_o, n1922_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2107_o = {n1952_o, n1950_o, n1948_o, n1946_o, n1944_o, n1943_o, n1941_o, n1939_o, n1937_o, n1935_o, n1934_o, irq_i};
  assign n2108_o = {n1987_o, n1985_o, n1989_o, n1977_o, n1979_o, n1981_o, n1983_o, n1964_o, n1962_o, n1975_o, n1973_o, n1967_o, n1966_o, n1971_o, n1965_o, n1969_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2109_o = {n2034_o, n2040_o, n2038_o, n2042_o, n2029_o, n2031_o, n2033_o, n2036_o, n2018_o, n2016_o, n2027_o, n2021_o, n2020_o, n2025_o, n2019_o, n2023_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2110_o = {n2076_o, n2077_o, n2079_o, n2074_o, n2075_o, n2070_o, n2071_o, n2068_o, n2067_o, n2073_o, n2066_o, n2065_o, n2069_o};
  assign n2111_o = {n2100_o, n2096_o};
endmodule

module hibi_seg_r1_6_16_32_5_6_1_1_0_0_8_8_8_8_40_1_0_0_1_0_0_0_3_0
  (input  clk_i,
   input  reset_n_i,
   input  [116:0] agent_txreq_i,
   input  [2:0] agent_rxreq_i,
   input  [116:0] agent_msg_txreq_i,
   input  [2:0] agent_msg_rxreq_i,
   output [5:0] agent_txrsp_o,
   output [119:0] agent_rxrsp_o,
   output [5:0] agent_msg_txrsp_o,
   output [119:0] agent_msg_rxrsp_o);
  wire [14:0] wrapi0_agent_comm;
  wire [95:0] wrapi0_agent_data;
  wire [2:0] wrapi0_agent_full;
  wire [2:0] wrapi0_agent_almost_full;
  wire [2:0] wrapi0_agent_empty;
  wire [2:0] wrapi0_agent_almost_empty;
  wire [2:0] wrapi0_agent_av;
  wire [14:0] wrapi0_agent_msg_comm;
  wire [95:0] wrapi0_agent_msg_data;
  wire [2:0] wrapi0_agent_msg_full;
  wire [2:0] wrapi0_agent_msg_almost_full;
  wire [2:0] wrapi0_agent_msg_empty;
  wire [2:0] wrapi0_agent_msg_almost_empty;
  wire [2:0] wrapi0_agent_msg_av;
  wire [14:0] wrapi0_bus_comm;
  wire [95:0] wrapi0_bus_data;
  wire [2:0] wrapi0_bus_av;
  wire [2:0] wrapi0_bus_full;
  wire [2:0] wrapi0_bus_lock;
  wire [4:0] busi0_comm;
  wire [31:0] busi0_data;
  wire busi0_av;
  wire busi0_full;
  wire busi0_lock;
  wire wrap_gen0_n1_wrapi0_agent_full_out;
  wire wrap_gen0_n1_wrapi0_agent_one_p_out;
  wire wrap_gen0_n1_wrapi0_bus_av_out;
  wire [31:0] wrap_gen0_n1_wrapi0_bus_data_out;
  wire [4:0] wrap_gen0_n1_wrapi0_bus_comm_out;
  wire wrap_gen0_n1_wrapi0_bus_lock_out;
  wire wrap_gen0_n1_wrapi0_bus_full_out;
  wire wrap_gen0_n1_wrapi0_agent_av_out;
  wire [31:0] wrap_gen0_n1_wrapi0_agent_data_out;
  wire [4:0] wrap_gen0_n1_wrapi0_agent_comm_out;
  wire wrap_gen0_n1_wrapi0_agent_empty_out;
  wire wrap_gen0_n1_wrapi0_agent_one_d_out;
  wire wrap_gen0_n1_wrapi0_agent_msg_av_out;
  wire [31:0] wrap_gen0_n1_wrapi0_agent_msg_data_out;
  wire [4:0] wrap_gen0_n1_wrapi0_agent_msg_comm_out;
  wire wrap_gen0_n1_wrapi0_agent_msg_empty_out;
  wire wrap_gen0_n1_wrapi0_agent_msg_one_d_out;
  wire wrap_gen0_n1_wrapi0_agent_msg_full_out;
  wire wrap_gen0_n1_wrapi0_agent_msg_one_p_out;
  wire [38:0] n521_o;
  wire n522_o;
  wire [38:0] n523_o;
  wire [31:0] n524_o;
  wire [38:0] n525_o;
  wire [4:0] n526_o;
  wire [38:0] n527_o;
  wire n528_o;
  wire [38:0] n531_o;
  wire n532_o;
  wire [38:0] n533_o;
  wire [31:0] n534_o;
  wire [38:0] n535_o;
  wire [4:0] n536_o;
  wire [38:0] n537_o;
  wire n538_o;
  wire n539_o;
  wire n540_o;
  wire n551_o;
  wire n552_o;
  wire n561_o;
  wire n562_o;
  wire [1:0] n570_o;
  wire n572_o;
  wire [31:0] n573_o;
  wire [4:0] n574_o;
  wire n575_o;
  wire n576_o;
  wire [39:0] n587_o;
  wire n589_o;
  wire n590_o;
  wire [1:0] n598_o;
  wire n600_o;
  wire [31:0] n601_o;
  wire [4:0] n602_o;
  wire n603_o;
  wire n604_o;
  wire [39:0] n615_o;
  wire wrap_gen0_n2_wrapi0_agent_full_out;
  wire wrap_gen0_n2_wrapi0_agent_one_p_out;
  wire wrap_gen0_n2_wrapi0_bus_av_out;
  wire [31:0] wrap_gen0_n2_wrapi0_bus_data_out;
  wire [4:0] wrap_gen0_n2_wrapi0_bus_comm_out;
  wire wrap_gen0_n2_wrapi0_bus_lock_out;
  wire wrap_gen0_n2_wrapi0_bus_full_out;
  wire wrap_gen0_n2_wrapi0_agent_av_out;
  wire [31:0] wrap_gen0_n2_wrapi0_agent_data_out;
  wire [4:0] wrap_gen0_n2_wrapi0_agent_comm_out;
  wire wrap_gen0_n2_wrapi0_agent_empty_out;
  wire wrap_gen0_n2_wrapi0_agent_one_d_out;
  wire wrap_gen0_n2_wrapi0_agent_msg_av_out;
  wire [31:0] wrap_gen0_n2_wrapi0_agent_msg_data_out;
  wire [4:0] wrap_gen0_n2_wrapi0_agent_msg_comm_out;
  wire wrap_gen0_n2_wrapi0_agent_msg_empty_out;
  wire wrap_gen0_n2_wrapi0_agent_msg_one_d_out;
  wire wrap_gen0_n2_wrapi0_agent_msg_full_out;
  wire wrap_gen0_n2_wrapi0_agent_msg_one_p_out;
  wire [38:0] n616_o;
  wire n617_o;
  wire [38:0] n618_o;
  wire [31:0] n619_o;
  wire [38:0] n620_o;
  wire [4:0] n621_o;
  wire [38:0] n622_o;
  wire n623_o;
  wire [38:0] n626_o;
  wire n627_o;
  wire [38:0] n628_o;
  wire [31:0] n629_o;
  wire [38:0] n630_o;
  wire [4:0] n631_o;
  wire [38:0] n632_o;
  wire n633_o;
  wire n634_o;
  wire n635_o;
  wire n646_o;
  wire n647_o;
  wire n656_o;
  wire n657_o;
  wire [1:0] n665_o;
  wire n667_o;
  wire [31:0] n668_o;
  wire [4:0] n669_o;
  wire n670_o;
  wire n671_o;
  wire [39:0] n682_o;
  wire n684_o;
  wire n685_o;
  wire [1:0] n693_o;
  wire n695_o;
  wire [31:0] n696_o;
  wire [4:0] n697_o;
  wire n698_o;
  wire n699_o;
  wire [39:0] n710_o;
  wire wrap_gen0_n3_wrapi0_agent_full_out;
  wire wrap_gen0_n3_wrapi0_agent_one_p_out;
  wire wrap_gen0_n3_wrapi0_bus_av_out;
  wire [31:0] wrap_gen0_n3_wrapi0_bus_data_out;
  wire [4:0] wrap_gen0_n3_wrapi0_bus_comm_out;
  wire wrap_gen0_n3_wrapi0_bus_lock_out;
  wire wrap_gen0_n3_wrapi0_bus_full_out;
  wire wrap_gen0_n3_wrapi0_agent_av_out;
  wire [31:0] wrap_gen0_n3_wrapi0_agent_data_out;
  wire [4:0] wrap_gen0_n3_wrapi0_agent_comm_out;
  wire wrap_gen0_n3_wrapi0_agent_empty_out;
  wire wrap_gen0_n3_wrapi0_agent_one_d_out;
  wire wrap_gen0_n3_wrapi0_agent_msg_av_out;
  wire [31:0] wrap_gen0_n3_wrapi0_agent_msg_data_out;
  wire [4:0] wrap_gen0_n3_wrapi0_agent_msg_comm_out;
  wire wrap_gen0_n3_wrapi0_agent_msg_empty_out;
  wire wrap_gen0_n3_wrapi0_agent_msg_one_d_out;
  wire wrap_gen0_n3_wrapi0_agent_msg_full_out;
  wire wrap_gen0_n3_wrapi0_agent_msg_one_p_out;
  wire [38:0] n711_o;
  wire n712_o;
  wire [38:0] n713_o;
  wire [31:0] n714_o;
  wire [38:0] n715_o;
  wire [4:0] n716_o;
  wire [38:0] n717_o;
  wire n718_o;
  wire [38:0] n721_o;
  wire n722_o;
  wire [38:0] n723_o;
  wire [31:0] n724_o;
  wire [38:0] n725_o;
  wire [4:0] n726_o;
  wire [38:0] n727_o;
  wire n728_o;
  wire n729_o;
  wire n730_o;
  wire n741_o;
  wire n742_o;
  wire n751_o;
  wire n752_o;
  wire [1:0] n760_o;
  wire n762_o;
  wire [31:0] n763_o;
  wire [4:0] n764_o;
  wire n765_o;
  wire n766_o;
  wire [39:0] n777_o;
  wire n779_o;
  wire n780_o;
  wire [1:0] n788_o;
  wire n790_o;
  wire [31:0] n791_o;
  wire [4:0] n792_o;
  wire n793_o;
  wire n794_o;
  wire [39:0] n805_o;
  wire [95:0] busi0_trnsp_bus_data;
  wire [14:0] busi0_trnsp_bus_comm;
  wire n806_o;
  wire n807_o;
  wire n808_o;
  wire n809_o;
  wire n810_o;
  wire n811_o;
  wire n812_o;
  wire n813_o;
  wire n814_o;
  wire n815_o;
  wire n816_o;
  wire n817_o;
  wire n818_o;
  wire n819_o;
  wire n820_o;
  wire n821_o;
  wire n822_o;
  wire n823_o;
  wire n824_o;
  wire n825_o;
  wire n826_o;
  wire n827_o;
  wire n828_o;
  wire n829_o;
  wire n830_o;
  wire n831_o;
  wire n832_o;
  wire n833_o;
  wire n834_o;
  wire n835_o;
  wire n836_o;
  wire n837_o;
  wire n838_o;
  wire n839_o;
  wire n840_o;
  wire n841_o;
  wire n842_o;
  wire n843_o;
  wire n844_o;
  wire n845_o;
  wire n846_o;
  wire n847_o;
  wire n848_o;
  wire n849_o;
  wire n850_o;
  wire n851_o;
  wire n852_o;
  wire n853_o;
  wire n854_o;
  wire n855_o;
  wire n856_o;
  wire n857_o;
  wire n858_o;
  wire n859_o;
  wire n860_o;
  wire n861_o;
  wire n862_o;
  wire n863_o;
  wire n864_o;
  wire n865_o;
  wire n866_o;
  wire n867_o;
  wire n868_o;
  wire n869_o;
  wire n870_o;
  wire n871_o;
  wire n872_o;
  wire n873_o;
  wire n874_o;
  wire n875_o;
  wire n876_o;
  wire n877_o;
  wire n878_o;
  wire n879_o;
  wire n880_o;
  wire n881_o;
  wire n882_o;
  wire n883_o;
  wire n884_o;
  wire n885_o;
  wire n886_o;
  wire n887_o;
  wire n888_o;
  wire n889_o;
  wire n890_o;
  wire n891_o;
  wire n892_o;
  wire n893_o;
  wire n894_o;
  wire n895_o;
  wire n896_o;
  wire n897_o;
  wire n898_o;
  wire n899_o;
  wire n900_o;
  wire n901_o;
  wire n902_o;
  wire n903_o;
  wire n904_o;
  wire n905_o;
  wire n906_o;
  wire n907_o;
  wire n908_o;
  wire n909_o;
  wire n910_o;
  wire n911_o;
  wire n912_o;
  wire n913_o;
  wire n914_o;
  wire n915_o;
  wire n916_o;
  wire [2:0] n918_o;
  wire n931_o;
  wire n933_o;
  wire n934_o;
  wire n935_o;
  wire n936_o;
  wire n937_o;
  wire n939_o;
  wire [2:0] n942_o;
  wire n955_o;
  wire n957_o;
  wire n958_o;
  wire n959_o;
  wire n960_o;
  wire n961_o;
  wire n963_o;
  wire [2:0] n966_o;
  wire n979_o;
  wire n981_o;
  wire n982_o;
  wire n983_o;
  wire n984_o;
  wire n985_o;
  wire n987_o;
  wire [2:0] n990_o;
  wire n1003_o;
  wire n1005_o;
  wire n1006_o;
  wire n1007_o;
  wire n1008_o;
  wire n1009_o;
  wire n1011_o;
  wire [2:0] n1014_o;
  wire n1027_o;
  wire n1029_o;
  wire n1030_o;
  wire n1031_o;
  wire n1032_o;
  wire n1033_o;
  wire n1035_o;
  wire [2:0] n1038_o;
  wire n1051_o;
  wire n1053_o;
  wire n1054_o;
  wire n1055_o;
  wire n1056_o;
  wire n1057_o;
  wire n1059_o;
  wire [2:0] n1062_o;
  wire n1075_o;
  wire n1077_o;
  wire n1078_o;
  wire n1079_o;
  wire n1080_o;
  wire n1081_o;
  wire n1083_o;
  wire [2:0] n1086_o;
  wire n1099_o;
  wire n1101_o;
  wire n1102_o;
  wire n1103_o;
  wire n1104_o;
  wire n1105_o;
  wire n1107_o;
  wire [2:0] n1110_o;
  wire n1123_o;
  wire n1125_o;
  wire n1126_o;
  wire n1127_o;
  wire n1128_o;
  wire n1129_o;
  wire n1131_o;
  wire [2:0] n1134_o;
  wire n1147_o;
  wire n1149_o;
  wire n1150_o;
  wire n1151_o;
  wire n1152_o;
  wire n1153_o;
  wire n1155_o;
  wire [2:0] n1158_o;
  wire n1171_o;
  wire n1173_o;
  wire n1174_o;
  wire n1175_o;
  wire n1176_o;
  wire n1177_o;
  wire n1179_o;
  wire [2:0] n1182_o;
  wire n1195_o;
  wire n1197_o;
  wire n1198_o;
  wire n1199_o;
  wire n1200_o;
  wire n1201_o;
  wire n1203_o;
  wire [2:0] n1206_o;
  wire n1219_o;
  wire n1221_o;
  wire n1222_o;
  wire n1223_o;
  wire n1224_o;
  wire n1225_o;
  wire n1227_o;
  wire [2:0] n1230_o;
  wire n1243_o;
  wire n1245_o;
  wire n1246_o;
  wire n1247_o;
  wire n1248_o;
  wire n1249_o;
  wire n1251_o;
  wire [2:0] n1254_o;
  wire n1267_o;
  wire n1269_o;
  wire n1270_o;
  wire n1271_o;
  wire n1272_o;
  wire n1273_o;
  wire n1275_o;
  wire [2:0] n1278_o;
  wire n1291_o;
  wire n1293_o;
  wire n1294_o;
  wire n1295_o;
  wire n1296_o;
  wire n1297_o;
  wire n1299_o;
  wire [2:0] n1302_o;
  wire n1315_o;
  wire n1317_o;
  wire n1318_o;
  wire n1319_o;
  wire n1320_o;
  wire n1321_o;
  wire n1323_o;
  wire [2:0] n1326_o;
  wire n1339_o;
  wire n1341_o;
  wire n1342_o;
  wire n1343_o;
  wire n1344_o;
  wire n1345_o;
  wire n1347_o;
  wire [2:0] n1350_o;
  wire n1363_o;
  wire n1365_o;
  wire n1366_o;
  wire n1367_o;
  wire n1368_o;
  wire n1369_o;
  wire n1371_o;
  wire [2:0] n1374_o;
  wire n1387_o;
  wire n1389_o;
  wire n1390_o;
  wire n1391_o;
  wire n1392_o;
  wire n1393_o;
  wire n1395_o;
  wire [2:0] n1398_o;
  wire n1411_o;
  wire n1413_o;
  wire n1414_o;
  wire n1415_o;
  wire n1416_o;
  wire n1417_o;
  wire n1419_o;
  wire [2:0] n1422_o;
  wire n1435_o;
  wire n1437_o;
  wire n1438_o;
  wire n1439_o;
  wire n1440_o;
  wire n1441_o;
  wire n1443_o;
  wire [2:0] n1446_o;
  wire n1459_o;
  wire n1461_o;
  wire n1462_o;
  wire n1463_o;
  wire n1464_o;
  wire n1465_o;
  wire n1467_o;
  wire [2:0] n1470_o;
  wire n1483_o;
  wire n1485_o;
  wire n1486_o;
  wire n1487_o;
  wire n1488_o;
  wire n1489_o;
  wire n1491_o;
  wire [2:0] n1494_o;
  wire n1507_o;
  wire n1509_o;
  wire n1510_o;
  wire n1511_o;
  wire n1512_o;
  wire n1513_o;
  wire n1515_o;
  wire [2:0] n1518_o;
  wire n1531_o;
  wire n1533_o;
  wire n1534_o;
  wire n1535_o;
  wire n1536_o;
  wire n1537_o;
  wire n1539_o;
  wire [2:0] n1542_o;
  wire n1555_o;
  wire n1557_o;
  wire n1558_o;
  wire n1559_o;
  wire n1560_o;
  wire n1561_o;
  wire n1563_o;
  wire [2:0] n1566_o;
  wire n1579_o;
  wire n1581_o;
  wire n1582_o;
  wire n1583_o;
  wire n1584_o;
  wire n1585_o;
  wire n1587_o;
  wire [2:0] n1590_o;
  wire n1603_o;
  wire n1605_o;
  wire n1606_o;
  wire n1607_o;
  wire n1608_o;
  wire n1609_o;
  wire n1611_o;
  wire [2:0] n1614_o;
  wire n1627_o;
  wire n1629_o;
  wire n1630_o;
  wire n1631_o;
  wire n1632_o;
  wire n1633_o;
  wire n1635_o;
  wire [2:0] n1638_o;
  wire n1651_o;
  wire n1653_o;
  wire n1654_o;
  wire n1655_o;
  wire n1656_o;
  wire n1657_o;
  wire n1659_o;
  wire [2:0] n1662_o;
  wire n1675_o;
  wire n1677_o;
  wire n1678_o;
  wire n1679_o;
  wire n1680_o;
  wire n1681_o;
  wire n1683_o;
  wire [2:0] n1686_o;
  wire n1699_o;
  wire n1701_o;
  wire n1702_o;
  wire n1703_o;
  wire n1704_o;
  wire n1705_o;
  wire n1707_o;
  wire [2:0] n1710_o;
  wire n1723_o;
  wire n1725_o;
  wire n1726_o;
  wire n1727_o;
  wire n1728_o;
  wire n1729_o;
  wire n1731_o;
  wire [2:0] n1734_o;
  wire n1747_o;
  wire n1749_o;
  wire n1750_o;
  wire n1751_o;
  wire n1752_o;
  wire n1753_o;
  wire n1755_o;
  wire [2:0] n1758_o;
  wire n1771_o;
  wire n1773_o;
  wire n1774_o;
  wire n1775_o;
  wire n1776_o;
  wire n1777_o;
  wire n1779_o;
  wire [2:0] n1782_o;
  wire n1795_o;
  wire n1797_o;
  wire n1798_o;
  wire n1799_o;
  wire n1800_o;
  wire n1801_o;
  wire n1803_o;
  wire n1818_o;
  wire n1820_o;
  wire n1821_o;
  wire n1822_o;
  wire n1823_o;
  wire n1824_o;
  wire n1826_o;
  wire n1841_o;
  wire n1843_o;
  wire n1844_o;
  wire n1845_o;
  wire n1846_o;
  wire n1847_o;
  wire n1849_o;
  wire n1864_o;
  wire n1866_o;
  wire n1867_o;
  wire n1868_o;
  wire n1869_o;
  wire n1870_o;
  wire n1872_o;
  wire [95:0] n1874_o;
  wire [14:0] n1875_o;
  wire [14:0] n1876_o;
  wire [95:0] n1877_o;
  wire [2:0] n1879_o;
  wire [2:0] n1880_o;
  wire [2:0] n1881_o;
  wire [2:0] n1882_o;
  wire [2:0] n1883_o;
  wire [14:0] n1884_o;
  wire [95:0] n1885_o;
  wire [2:0] n1887_o;
  wire [2:0] n1888_o;
  wire [2:0] n1889_o;
  wire [2:0] n1890_o;
  wire [2:0] n1891_o;
  wire [14:0] n1892_o;
  wire [95:0] n1893_o;
  wire [2:0] n1894_o;
  wire [2:0] n1895_o;
  wire [2:0] n1896_o;
  wire [4:0] n1897_o;
  wire [31:0] n1898_o;
  wire [5:0] n1899_o;
  wire [119:0] n1900_o;
  wire [5:0] n1901_o;
  wire [119:0] n1902_o;
  assign agent_txrsp_o = n1899_o;
  assign agent_rxrsp_o = n1900_o;
  assign agent_msg_txrsp_o = n1901_o;
  assign agent_msg_rxrsp_o = n1902_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:63:10  */
  assign wrapi0_agent_comm = n1876_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:64:10  */
  assign wrapi0_agent_data = n1877_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:66:10  */
  assign wrapi0_agent_full = n1879_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:67:10  */
  assign wrapi0_agent_almost_full = n1880_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:68:10  */
  assign wrapi0_agent_empty = n1881_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:69:10  */
  assign wrapi0_agent_almost_empty = n1882_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:70:10  */
  assign wrapi0_agent_av = n1883_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:71:10  */
  assign wrapi0_agent_msg_comm = n1884_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:72:10  */
  assign wrapi0_agent_msg_data = n1885_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:74:10  */
  assign wrapi0_agent_msg_full = n1887_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:75:10  */
  assign wrapi0_agent_msg_almost_full = n1888_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:76:10  */
  assign wrapi0_agent_msg_empty = n1889_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:77:10  */
  assign wrapi0_agent_msg_almost_empty = n1890_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:78:10  */
  assign wrapi0_agent_msg_av = n1891_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:83:10  */
  assign wrapi0_bus_comm = n1892_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:84:10  */
  assign wrapi0_bus_data = n1893_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:85:10  */
  assign wrapi0_bus_av = n1894_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:86:10  */
  assign wrapi0_bus_full = n1895_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:87:10  */
  assign wrapi0_bus_lock = n1896_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:92:10  */
  assign busi0_comm = n1897_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:93:10  */
  assign busi0_data = n1898_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:94:10  */
  assign busi0_av = n1826_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:95:10  */
  assign busi0_full = n1872_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:96:10  */
  assign busi0_lock = n1849_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:103:4  */
  hibi_wrapper_r1_16_32_5_6_0_8_8_8_8_0_1_1_0_0_0_3_1_40_0_0_1_6_0_0_1_1_0_0_0_0 wrap_gen0_n1_wrapi0 (
    .bus_clk(clk_i),
    .agent_clk(clk_i),
    .bus_sync_clk(clk_i),
    .agent_sync_clk(clk_i),
    .rst_n(reset_n_i),
    .bus_av_in(busi0_av),
    .bus_data_in(busi0_data),
    .bus_comm_in(busi0_comm),
    .bus_full_in(busi0_full),
    .bus_lock_in(busi0_lock),
    .agent_av_in(n522_o),
    .agent_data_in(n524_o),
    .agent_comm_in(n526_o),
    .agent_we_in(n528_o),
    .agent_msg_av_in(n532_o),
    .agent_msg_data_in(n534_o),
    .agent_msg_comm_in(n536_o),
    .agent_msg_we_in(n538_o),
    .agent_msg_re_in(n540_o),
    .agent_re_in(n552_o),
    .agent_full_out(wrap_gen0_n1_wrapi0_agent_full_out),
    .agent_one_p_out(wrap_gen0_n1_wrapi0_agent_one_p_out),
    .bus_av_out(wrap_gen0_n1_wrapi0_bus_av_out),
    .bus_data_out(wrap_gen0_n1_wrapi0_bus_data_out),
    .bus_comm_out(wrap_gen0_n1_wrapi0_bus_comm_out),
    .bus_lock_out(wrap_gen0_n1_wrapi0_bus_lock_out),
    .bus_full_out(wrap_gen0_n1_wrapi0_bus_full_out),
    .agent_av_out(wrap_gen0_n1_wrapi0_agent_av_out),
    .agent_data_out(wrap_gen0_n1_wrapi0_agent_data_out),
    .agent_comm_out(wrap_gen0_n1_wrapi0_agent_comm_out),
    .agent_empty_out(wrap_gen0_n1_wrapi0_agent_empty_out),
    .agent_one_d_out(wrap_gen0_n1_wrapi0_agent_one_d_out),
    .agent_msg_av_out(wrap_gen0_n1_wrapi0_agent_msg_av_out),
    .agent_msg_data_out(wrap_gen0_n1_wrapi0_agent_msg_data_out),
    .agent_msg_comm_out(wrap_gen0_n1_wrapi0_agent_msg_comm_out),
    .agent_msg_empty_out(wrap_gen0_n1_wrapi0_agent_msg_empty_out),
    .agent_msg_one_d_out(wrap_gen0_n1_wrapi0_agent_msg_one_d_out),
    .agent_msg_full_out(wrap_gen0_n1_wrapi0_agent_msg_full_out),
    .agent_msg_one_p_out(wrap_gen0_n1_wrapi0_agent_msg_one_p_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:147:54  */
  assign n521_o = agent_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:147:58  */
  assign n522_o = n521_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:146:61  */
  assign n523_o = agent_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:146:65  */
  assign n524_o = n523_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:145:61  */
  assign n525_o = agent_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:145:65  */
  assign n526_o = n525_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:148:54  */
  assign n527_o = agent_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:148:58  */
  assign n528_o = n527_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:153:58  */
  assign n531_o = agent_msg_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:153:62  */
  assign n532_o = n531_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:152:65  */
  assign n533_o = agent_msg_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:152:69  */
  assign n534_o = n533_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:151:65  */
  assign n535_o = agent_msg_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:151:69  */
  assign n536_o = n535_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:154:58  */
  assign n537_o = agent_msg_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:154:62  */
  assign n538_o = n537_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:155:58  */
  assign n539_o = agent_msg_rxreq_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:155:62  */
  assign n540_o = n539_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:149:54  */
  assign n551_o = agent_rxreq_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:149:58  */
  assign n552_o = n551_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:185:57  */
  assign n561_o = wrapi0_agent_full[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:185:86  */
  assign n562_o = wrapi0_agent_almost_full[0];
  assign n570_o = {n562_o, n561_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:186:55  */
  assign n572_o = wrapi0_agent_av[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:186:77  */
  assign n573_o = wrapi0_agent_data[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:187:57  */
  assign n574_o = wrapi0_agent_comm[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:187:80  */
  assign n575_o = wrapi0_agent_empty[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:188:65  */
  assign n576_o = wrapi0_agent_almost_empty[0];
  assign n587_o = {n576_o, n575_o, n574_o, n573_o, n572_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:190:61  */
  assign n589_o = wrapi0_agent_msg_full[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:190:94  */
  assign n590_o = wrapi0_agent_msg_almost_full[0];
  assign n598_o = {n590_o, n589_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:191:59  */
  assign n600_o = wrapi0_agent_msg_av[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:191:85  */
  assign n601_o = wrapi0_agent_msg_data[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:192:61  */
  assign n602_o = wrapi0_agent_msg_comm[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:192:88  */
  assign n603_o = wrapi0_agent_msg_empty[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:193:69  */
  assign n604_o = wrapi0_agent_msg_almost_empty[0];
  assign n615_o = {n604_o, n603_o, n602_o, n601_o, n600_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:103:4  */
  hibi_wrapper_r1_16_32_5_6_0_8_8_8_8_0_1_1_4096_0_0_3_2_40_0_0_2_6_0_0_1_1_0_0_0_0 wrap_gen0_n2_wrapi0 (
    .bus_clk(clk_i),
    .agent_clk(clk_i),
    .bus_sync_clk(clk_i),
    .agent_sync_clk(clk_i),
    .rst_n(reset_n_i),
    .bus_av_in(busi0_av),
    .bus_data_in(busi0_data),
    .bus_comm_in(busi0_comm),
    .bus_full_in(busi0_full),
    .bus_lock_in(busi0_lock),
    .agent_av_in(n617_o),
    .agent_data_in(n619_o),
    .agent_comm_in(n621_o),
    .agent_we_in(n623_o),
    .agent_msg_av_in(n627_o),
    .agent_msg_data_in(n629_o),
    .agent_msg_comm_in(n631_o),
    .agent_msg_we_in(n633_o),
    .agent_msg_re_in(n635_o),
    .agent_re_in(n647_o),
    .agent_full_out(wrap_gen0_n2_wrapi0_agent_full_out),
    .agent_one_p_out(wrap_gen0_n2_wrapi0_agent_one_p_out),
    .bus_av_out(wrap_gen0_n2_wrapi0_bus_av_out),
    .bus_data_out(wrap_gen0_n2_wrapi0_bus_data_out),
    .bus_comm_out(wrap_gen0_n2_wrapi0_bus_comm_out),
    .bus_lock_out(wrap_gen0_n2_wrapi0_bus_lock_out),
    .bus_full_out(wrap_gen0_n2_wrapi0_bus_full_out),
    .agent_av_out(wrap_gen0_n2_wrapi0_agent_av_out),
    .agent_data_out(wrap_gen0_n2_wrapi0_agent_data_out),
    .agent_comm_out(wrap_gen0_n2_wrapi0_agent_comm_out),
    .agent_empty_out(wrap_gen0_n2_wrapi0_agent_empty_out),
    .agent_one_d_out(wrap_gen0_n2_wrapi0_agent_one_d_out),
    .agent_msg_av_out(wrap_gen0_n2_wrapi0_agent_msg_av_out),
    .agent_msg_data_out(wrap_gen0_n2_wrapi0_agent_msg_data_out),
    .agent_msg_comm_out(wrap_gen0_n2_wrapi0_agent_msg_comm_out),
    .agent_msg_empty_out(wrap_gen0_n2_wrapi0_agent_msg_empty_out),
    .agent_msg_one_d_out(wrap_gen0_n2_wrapi0_agent_msg_one_d_out),
    .agent_msg_full_out(wrap_gen0_n2_wrapi0_agent_msg_full_out),
    .agent_msg_one_p_out(wrap_gen0_n2_wrapi0_agent_msg_one_p_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:147:54  */
  assign n616_o = agent_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:147:58  */
  assign n617_o = n616_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:146:61  */
  assign n618_o = agent_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:146:65  */
  assign n619_o = n618_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:145:61  */
  assign n620_o = agent_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:145:65  */
  assign n621_o = n620_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:148:54  */
  assign n622_o = agent_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:148:58  */
  assign n623_o = n622_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:153:58  */
  assign n626_o = agent_msg_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:153:62  */
  assign n627_o = n626_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:152:65  */
  assign n628_o = agent_msg_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:152:69  */
  assign n629_o = n628_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:151:65  */
  assign n630_o = agent_msg_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:151:69  */
  assign n631_o = n630_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:154:58  */
  assign n632_o = agent_msg_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:154:62  */
  assign n633_o = n632_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:155:58  */
  assign n634_o = agent_msg_rxreq_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:155:62  */
  assign n635_o = n634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:149:54  */
  assign n646_o = agent_rxreq_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:149:58  */
  assign n647_o = n646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:185:57  */
  assign n656_o = wrapi0_agent_full[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:185:86  */
  assign n657_o = wrapi0_agent_almost_full[1];
  assign n665_o = {n657_o, n656_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:186:55  */
  assign n667_o = wrapi0_agent_av[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:186:77  */
  assign n668_o = wrapi0_agent_data[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:187:57  */
  assign n669_o = wrapi0_agent_comm[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:187:80  */
  assign n670_o = wrapi0_agent_empty[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:188:65  */
  assign n671_o = wrapi0_agent_almost_empty[1];
  assign n682_o = {n671_o, n670_o, n669_o, n668_o, n667_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:190:61  */
  assign n684_o = wrapi0_agent_msg_full[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:190:94  */
  assign n685_o = wrapi0_agent_msg_almost_full[1];
  assign n693_o = {n685_o, n684_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:191:59  */
  assign n695_o = wrapi0_agent_msg_av[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:191:85  */
  assign n696_o = wrapi0_agent_msg_data[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:192:61  */
  assign n697_o = wrapi0_agent_msg_comm[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:192:88  */
  assign n698_o = wrapi0_agent_msg_empty[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:193:69  */
  assign n699_o = wrapi0_agent_msg_almost_empty[1];
  assign n710_o = {n699_o, n698_o, n697_o, n696_o, n695_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:103:4  */
  hibi_wrapper_r1_16_32_5_6_0_8_8_8_8_0_1_1_8192_0_0_3_3_40_0_0_3_6_0_0_1_1_0_0_0_0 wrap_gen0_n3_wrapi0 (
    .bus_clk(clk_i),
    .agent_clk(clk_i),
    .bus_sync_clk(clk_i),
    .agent_sync_clk(clk_i),
    .rst_n(reset_n_i),
    .bus_av_in(busi0_av),
    .bus_data_in(busi0_data),
    .bus_comm_in(busi0_comm),
    .bus_full_in(busi0_full),
    .bus_lock_in(busi0_lock),
    .agent_av_in(n712_o),
    .agent_data_in(n714_o),
    .agent_comm_in(n716_o),
    .agent_we_in(n718_o),
    .agent_msg_av_in(n722_o),
    .agent_msg_data_in(n724_o),
    .agent_msg_comm_in(n726_o),
    .agent_msg_we_in(n728_o),
    .agent_msg_re_in(n730_o),
    .agent_re_in(n742_o),
    .agent_full_out(wrap_gen0_n3_wrapi0_agent_full_out),
    .agent_one_p_out(wrap_gen0_n3_wrapi0_agent_one_p_out),
    .bus_av_out(wrap_gen0_n3_wrapi0_bus_av_out),
    .bus_data_out(wrap_gen0_n3_wrapi0_bus_data_out),
    .bus_comm_out(wrap_gen0_n3_wrapi0_bus_comm_out),
    .bus_lock_out(wrap_gen0_n3_wrapi0_bus_lock_out),
    .bus_full_out(wrap_gen0_n3_wrapi0_bus_full_out),
    .agent_av_out(wrap_gen0_n3_wrapi0_agent_av_out),
    .agent_data_out(wrap_gen0_n3_wrapi0_agent_data_out),
    .agent_comm_out(wrap_gen0_n3_wrapi0_agent_comm_out),
    .agent_empty_out(wrap_gen0_n3_wrapi0_agent_empty_out),
    .agent_one_d_out(wrap_gen0_n3_wrapi0_agent_one_d_out),
    .agent_msg_av_out(wrap_gen0_n3_wrapi0_agent_msg_av_out),
    .agent_msg_data_out(wrap_gen0_n3_wrapi0_agent_msg_data_out),
    .agent_msg_comm_out(wrap_gen0_n3_wrapi0_agent_msg_comm_out),
    .agent_msg_empty_out(wrap_gen0_n3_wrapi0_agent_msg_empty_out),
    .agent_msg_one_d_out(wrap_gen0_n3_wrapi0_agent_msg_one_d_out),
    .agent_msg_full_out(wrap_gen0_n3_wrapi0_agent_msg_full_out),
    .agent_msg_one_p_out(wrap_gen0_n3_wrapi0_agent_msg_one_p_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:147:54  */
  assign n711_o = agent_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:147:58  */
  assign n712_o = n711_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:146:61  */
  assign n713_o = agent_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:146:65  */
  assign n714_o = n713_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:145:61  */
  assign n715_o = agent_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:145:65  */
  assign n716_o = n715_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:148:54  */
  assign n717_o = agent_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:148:58  */
  assign n718_o = n717_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:153:58  */
  assign n721_o = agent_msg_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:153:62  */
  assign n722_o = n721_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:152:65  */
  assign n723_o = agent_msg_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:152:69  */
  assign n724_o = n723_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:151:65  */
  assign n725_o = agent_msg_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:151:69  */
  assign n726_o = n725_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:154:58  */
  assign n727_o = agent_msg_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:154:62  */
  assign n728_o = n727_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:155:58  */
  assign n729_o = agent_msg_rxreq_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:155:62  */
  assign n730_o = n729_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:149:54  */
  assign n741_o = agent_rxreq_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:149:58  */
  assign n742_o = n741_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:185:57  */
  assign n751_o = wrapi0_agent_full[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:185:86  */
  assign n752_o = wrapi0_agent_almost_full[2];
  assign n760_o = {n752_o, n751_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:186:55  */
  assign n762_o = wrapi0_agent_av[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:186:77  */
  assign n763_o = wrapi0_agent_data[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:187:57  */
  assign n764_o = wrapi0_agent_comm[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:187:80  */
  assign n765_o = wrapi0_agent_empty[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:188:65  */
  assign n766_o = wrapi0_agent_almost_empty[2];
  assign n777_o = {n766_o, n765_o, n764_o, n763_o, n762_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:190:61  */
  assign n779_o = wrapi0_agent_msg_full[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:190:94  */
  assign n780_o = wrapi0_agent_msg_almost_full[2];
  assign n788_o = {n780_o, n779_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:191:59  */
  assign n790_o = wrapi0_agent_msg_av[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:191:85  */
  assign n791_o = wrapi0_agent_msg_data[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:192:61  */
  assign n792_o = wrapi0_agent_msg_comm[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:192:88  */
  assign n793_o = wrapi0_agent_msg_empty[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:193:69  */
  assign n794_o = wrapi0_agent_msg_almost_empty[2];
  assign n805_o = {n794_o, n793_o, n792_o, n791_o, n790_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:204:12  */
  assign busi0_trnsp_bus_data = n1874_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:205:12  */
  assign busi0_trnsp_bus_comm = n1875_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n806_o = wrapi0_bus_data[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n807_o = wrapi0_bus_data[65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n808_o = wrapi0_bus_data[66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n809_o = wrapi0_bus_data[67];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n810_o = wrapi0_bus_data[68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n811_o = wrapi0_bus_data[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n812_o = wrapi0_bus_data[70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n813_o = wrapi0_bus_data[71];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n814_o = wrapi0_bus_data[72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n815_o = wrapi0_bus_data[73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n816_o = wrapi0_bus_data[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n817_o = wrapi0_bus_data[75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n818_o = wrapi0_bus_data[76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n819_o = wrapi0_bus_data[77];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n820_o = wrapi0_bus_data[78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n821_o = wrapi0_bus_data[79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n822_o = wrapi0_bus_data[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n823_o = wrapi0_bus_data[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n824_o = wrapi0_bus_data[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n825_o = wrapi0_bus_data[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n826_o = wrapi0_bus_data[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n827_o = wrapi0_bus_data[85];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n828_o = wrapi0_bus_data[86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n829_o = wrapi0_bus_data[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n830_o = wrapi0_bus_data[88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n831_o = wrapi0_bus_data[89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n832_o = wrapi0_bus_data[90];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n833_o = wrapi0_bus_data[91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n834_o = wrapi0_bus_data[92];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n835_o = wrapi0_bus_data[93];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n836_o = wrapi0_bus_data[94];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n837_o = wrapi0_bus_data[95];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n838_o = wrapi0_bus_comm[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n839_o = wrapi0_bus_comm[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n840_o = wrapi0_bus_comm[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n841_o = wrapi0_bus_comm[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n842_o = wrapi0_bus_comm[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n843_o = wrapi0_bus_data[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n844_o = wrapi0_bus_data[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n845_o = wrapi0_bus_data[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n846_o = wrapi0_bus_data[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n847_o = wrapi0_bus_data[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n848_o = wrapi0_bus_data[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n849_o = wrapi0_bus_data[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n850_o = wrapi0_bus_data[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n851_o = wrapi0_bus_data[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n852_o = wrapi0_bus_data[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n853_o = wrapi0_bus_data[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n854_o = wrapi0_bus_data[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n855_o = wrapi0_bus_data[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n856_o = wrapi0_bus_data[45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n857_o = wrapi0_bus_data[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n858_o = wrapi0_bus_data[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n859_o = wrapi0_bus_data[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n860_o = wrapi0_bus_data[49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n861_o = wrapi0_bus_data[50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n862_o = wrapi0_bus_data[51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n863_o = wrapi0_bus_data[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n864_o = wrapi0_bus_data[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n865_o = wrapi0_bus_data[54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n866_o = wrapi0_bus_data[55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n867_o = wrapi0_bus_data[56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n868_o = wrapi0_bus_data[57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n869_o = wrapi0_bus_data[58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n870_o = wrapi0_bus_data[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n871_o = wrapi0_bus_data[60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n872_o = wrapi0_bus_data[61];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n873_o = wrapi0_bus_data[62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n874_o = wrapi0_bus_data[63];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n875_o = wrapi0_bus_comm[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n876_o = wrapi0_bus_comm[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n877_o = wrapi0_bus_comm[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n878_o = wrapi0_bus_comm[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n879_o = wrapi0_bus_comm[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n880_o = wrapi0_bus_data[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n881_o = wrapi0_bus_data[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n882_o = wrapi0_bus_data[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n883_o = wrapi0_bus_data[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n884_o = wrapi0_bus_data[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n885_o = wrapi0_bus_data[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n886_o = wrapi0_bus_data[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n887_o = wrapi0_bus_data[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n888_o = wrapi0_bus_data[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n889_o = wrapi0_bus_data[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n890_o = wrapi0_bus_data[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n891_o = wrapi0_bus_data[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n892_o = wrapi0_bus_data[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n893_o = wrapi0_bus_data[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n894_o = wrapi0_bus_data[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n895_o = wrapi0_bus_data[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n896_o = wrapi0_bus_data[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n897_o = wrapi0_bus_data[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n898_o = wrapi0_bus_data[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n899_o = wrapi0_bus_data[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n900_o = wrapi0_bus_data[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n901_o = wrapi0_bus_data[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n902_o = wrapi0_bus_data[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n903_o = wrapi0_bus_data[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n904_o = wrapi0_bus_data[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n905_o = wrapi0_bus_data[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n906_o = wrapi0_bus_data[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n907_o = wrapi0_bus_data[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n908_o = wrapi0_bus_data[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n909_o = wrapi0_bus_data[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n910_o = wrapi0_bus_data[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n911_o = wrapi0_bus_data[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n912_o = wrapi0_bus_comm[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n913_o = wrapi0_bus_comm[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n914_o = wrapi0_bus_comm[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n915_o = wrapi0_bus_comm[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n916_o = wrapi0_bus_comm[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n918_o = busi0_trnsp_bus_data[95:93];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n931_o = n918_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n933_o = 1'b0 | n931_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n934_o = n918_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n935_o = n933_o | n934_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n936_o = n918_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n937_o = n935_o | n936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n939_o = 1'b1 ? n937_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n942_o = busi0_trnsp_bus_data[92:90];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n955_o = n942_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n957_o = 1'b0 | n955_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n958_o = n942_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n959_o = n957_o | n958_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n960_o = n942_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n961_o = n959_o | n960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n963_o = 1'b1 ? n961_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n966_o = busi0_trnsp_bus_data[89:87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n979_o = n966_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n981_o = 1'b0 | n979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n982_o = n966_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n983_o = n981_o | n982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n984_o = n966_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n985_o = n983_o | n984_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n987_o = 1'b1 ? n985_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n990_o = busi0_trnsp_bus_data[86:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1003_o = n990_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1005_o = 1'b0 | n1003_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1006_o = n990_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1007_o = n1005_o | n1006_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1008_o = n990_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1009_o = n1007_o | n1008_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1011_o = 1'b1 ? n1009_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1014_o = busi0_trnsp_bus_data[83:81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1027_o = n1014_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1029_o = 1'b0 | n1027_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1030_o = n1014_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1031_o = n1029_o | n1030_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1032_o = n1014_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1033_o = n1031_o | n1032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1035_o = 1'b1 ? n1033_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1038_o = busi0_trnsp_bus_data[80:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1051_o = n1038_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1053_o = 1'b0 | n1051_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1054_o = n1038_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1055_o = n1053_o | n1054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1056_o = n1038_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1057_o = n1055_o | n1056_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1059_o = 1'b1 ? n1057_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1062_o = busi0_trnsp_bus_data[77:75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1075_o = n1062_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1077_o = 1'b0 | n1075_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1078_o = n1062_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1079_o = n1077_o | n1078_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1080_o = n1062_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1081_o = n1079_o | n1080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1083_o = 1'b1 ? n1081_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1086_o = busi0_trnsp_bus_data[74:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1099_o = n1086_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1101_o = 1'b0 | n1099_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1102_o = n1086_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1103_o = n1101_o | n1102_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1104_o = n1086_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1105_o = n1103_o | n1104_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1107_o = 1'b1 ? n1105_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1110_o = busi0_trnsp_bus_data[71:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1123_o = n1110_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1125_o = 1'b0 | n1123_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1126_o = n1110_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1127_o = n1125_o | n1126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1128_o = n1110_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1129_o = n1127_o | n1128_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1131_o = 1'b1 ? n1129_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1134_o = busi0_trnsp_bus_data[68:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1147_o = n1134_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1149_o = 1'b0 | n1147_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1150_o = n1134_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1151_o = n1149_o | n1150_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1152_o = n1134_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1153_o = n1151_o | n1152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1155_o = 1'b1 ? n1153_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1158_o = busi0_trnsp_bus_data[65:63];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1171_o = n1158_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1173_o = 1'b0 | n1171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1174_o = n1158_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1175_o = n1173_o | n1174_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1176_o = n1158_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1177_o = n1175_o | n1176_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1179_o = 1'b1 ? n1177_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1182_o = busi0_trnsp_bus_data[62:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1195_o = n1182_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1197_o = 1'b0 | n1195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1198_o = n1182_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1199_o = n1197_o | n1198_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1200_o = n1182_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1201_o = n1199_o | n1200_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1203_o = 1'b1 ? n1201_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1206_o = busi0_trnsp_bus_data[59:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1219_o = n1206_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1221_o = 1'b0 | n1219_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1222_o = n1206_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1223_o = n1221_o | n1222_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1224_o = n1206_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1225_o = n1223_o | n1224_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1227_o = 1'b1 ? n1225_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1230_o = busi0_trnsp_bus_data[56:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1243_o = n1230_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1245_o = 1'b0 | n1243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1246_o = n1230_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1247_o = n1245_o | n1246_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1248_o = n1230_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1249_o = n1247_o | n1248_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1251_o = 1'b1 ? n1249_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1254_o = busi0_trnsp_bus_data[53:51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1267_o = n1254_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1269_o = 1'b0 | n1267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1270_o = n1254_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1271_o = n1269_o | n1270_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1272_o = n1254_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1273_o = n1271_o | n1272_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1275_o = 1'b1 ? n1273_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1278_o = busi0_trnsp_bus_data[50:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1291_o = n1278_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1293_o = 1'b0 | n1291_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1294_o = n1278_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1295_o = n1293_o | n1294_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1296_o = n1278_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1297_o = n1295_o | n1296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1299_o = 1'b1 ? n1297_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1302_o = busi0_trnsp_bus_data[47:45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1315_o = n1302_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1317_o = 1'b0 | n1315_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1318_o = n1302_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1319_o = n1317_o | n1318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1320_o = n1302_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1321_o = n1319_o | n1320_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1323_o = 1'b1 ? n1321_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1326_o = busi0_trnsp_bus_data[44:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1339_o = n1326_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1341_o = 1'b0 | n1339_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1342_o = n1326_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1343_o = n1341_o | n1342_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1344_o = n1326_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1345_o = n1343_o | n1344_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1347_o = 1'b1 ? n1345_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1350_o = busi0_trnsp_bus_data[41:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1363_o = n1350_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1365_o = 1'b0 | n1363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1366_o = n1350_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1367_o = n1365_o | n1366_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1368_o = n1350_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1369_o = n1367_o | n1368_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1371_o = 1'b1 ? n1369_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1374_o = busi0_trnsp_bus_data[38:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1387_o = n1374_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1389_o = 1'b0 | n1387_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1390_o = n1374_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1391_o = n1389_o | n1390_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1392_o = n1374_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1393_o = n1391_o | n1392_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1395_o = 1'b1 ? n1393_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1398_o = busi0_trnsp_bus_data[35:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1411_o = n1398_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1413_o = 1'b0 | n1411_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1414_o = n1398_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1415_o = n1413_o | n1414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1416_o = n1398_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1417_o = n1415_o | n1416_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1419_o = 1'b1 ? n1417_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1422_o = busi0_trnsp_bus_data[32:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1435_o = n1422_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1437_o = 1'b0 | n1435_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1438_o = n1422_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1439_o = n1437_o | n1438_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1440_o = n1422_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1441_o = n1439_o | n1440_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1443_o = 1'b1 ? n1441_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1446_o = busi0_trnsp_bus_data[29:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1459_o = n1446_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1461_o = 1'b0 | n1459_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1462_o = n1446_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1463_o = n1461_o | n1462_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1464_o = n1446_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1465_o = n1463_o | n1464_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1467_o = 1'b1 ? n1465_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1470_o = busi0_trnsp_bus_data[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1483_o = n1470_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1485_o = 1'b0 | n1483_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1486_o = n1470_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1487_o = n1485_o | n1486_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1488_o = n1470_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1489_o = n1487_o | n1488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1491_o = 1'b1 ? n1489_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1494_o = busi0_trnsp_bus_data[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1507_o = n1494_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1509_o = 1'b0 | n1507_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1510_o = n1494_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1511_o = n1509_o | n1510_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1512_o = n1494_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1513_o = n1511_o | n1512_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1515_o = 1'b1 ? n1513_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1518_o = busi0_trnsp_bus_data[20:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1531_o = n1518_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1533_o = 1'b0 | n1531_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1534_o = n1518_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1535_o = n1533_o | n1534_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1536_o = n1518_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1537_o = n1535_o | n1536_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1539_o = 1'b1 ? n1537_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1542_o = busi0_trnsp_bus_data[17:15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1555_o = n1542_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1557_o = 1'b0 | n1555_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1558_o = n1542_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1559_o = n1557_o | n1558_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1560_o = n1542_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1561_o = n1559_o | n1560_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1563_o = 1'b1 ? n1561_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1566_o = busi0_trnsp_bus_data[14:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1579_o = n1566_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1581_o = 1'b0 | n1579_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1582_o = n1566_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1583_o = n1581_o | n1582_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1584_o = n1566_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1585_o = n1583_o | n1584_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1587_o = 1'b1 ? n1585_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1590_o = busi0_trnsp_bus_data[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1603_o = n1590_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1605_o = 1'b0 | n1603_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1606_o = n1590_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1607_o = n1605_o | n1606_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1608_o = n1590_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1609_o = n1607_o | n1608_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1611_o = 1'b1 ? n1609_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1614_o = busi0_trnsp_bus_data[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1627_o = n1614_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1629_o = 1'b0 | n1627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1630_o = n1614_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1631_o = n1629_o | n1630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1632_o = n1614_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1633_o = n1631_o | n1632_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1635_o = 1'b1 ? n1633_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1638_o = busi0_trnsp_bus_data[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1651_o = n1638_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1653_o = 1'b0 | n1651_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1654_o = n1638_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1655_o = n1653_o | n1654_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1656_o = n1638_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1657_o = n1655_o | n1656_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1659_o = 1'b1 ? n1657_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1662_o = busi0_trnsp_bus_data[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1675_o = n1662_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1677_o = 1'b0 | n1675_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1678_o = n1662_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1679_o = n1677_o | n1678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1680_o = n1662_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1681_o = n1679_o | n1680_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1683_o = 1'b1 ? n1681_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:234:61  */
  assign n1686_o = busi0_trnsp_bus_comm[14:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1699_o = n1686_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1701_o = 1'b0 | n1699_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1702_o = n1686_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1703_o = n1701_o | n1702_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1704_o = n1686_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1705_o = n1703_o | n1704_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1707_o = 1'b1 ? n1705_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:234:61  */
  assign n1710_o = busi0_trnsp_bus_comm[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1723_o = n1710_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1725_o = 1'b0 | n1723_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1726_o = n1710_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1727_o = n1725_o | n1726_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1728_o = n1710_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1729_o = n1727_o | n1728_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1731_o = 1'b1 ? n1729_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:234:61  */
  assign n1734_o = busi0_trnsp_bus_comm[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1747_o = n1734_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1749_o = 1'b0 | n1747_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1750_o = n1734_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1751_o = n1749_o | n1750_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1752_o = n1734_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1753_o = n1751_o | n1752_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1755_o = 1'b1 ? n1753_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:234:61  */
  assign n1758_o = busi0_trnsp_bus_comm[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1771_o = n1758_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1773_o = 1'b0 | n1771_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1774_o = n1758_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1775_o = n1773_o | n1774_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1776_o = n1758_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1777_o = n1775_o | n1776_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1779_o = 1'b1 ? n1777_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:234:61  */
  assign n1782_o = busi0_trnsp_bus_comm[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1795_o = n1782_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1797_o = 1'b0 | n1795_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1798_o = n1782_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1799_o = n1797_o | n1798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1800_o = n1782_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1801_o = n1799_o | n1800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1803_o = 1'b1 ? n1801_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1818_o = wrapi0_bus_av[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1820_o = 1'b0 | n1818_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1821_o = wrapi0_bus_av[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1822_o = n1820_o | n1821_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1823_o = wrapi0_bus_av[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1824_o = n1822_o | n1823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1826_o = 1'b1 ? n1824_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1841_o = wrapi0_bus_lock[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1843_o = 1'b0 | n1841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1844_o = wrapi0_bus_lock[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1845_o = n1843_o | n1844_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1846_o = wrapi0_bus_lock[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1847_o = n1845_o | n1846_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1849_o = 1'b1 ? n1847_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1864_o = wrapi0_bus_full[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1866_o = 1'b0 | n1864_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1867_o = wrapi0_bus_full[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1868_o = n1866_o | n1867_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1869_o = wrapi0_bus_full[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1870_o = n1868_o | n1869_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1872_o = 1'b1 ? n1870_o : 1'b0;
  assign n1874_o = {n880_o, n843_o, n806_o, n881_o, n844_o, n807_o, n882_o, n845_o, n808_o, n883_o, n846_o, n809_o, n884_o, n847_o, n810_o, n885_o, n848_o, n811_o, n886_o, n849_o, n812_o, n887_o, n850_o, n813_o, n888_o, n851_o, n814_o, n889_o, n852_o, n815_o, n890_o, n853_o, n816_o, n891_o, n854_o, n817_o, n892_o, n855_o, n818_o, n893_o, n856_o, n819_o, n894_o, n857_o, n820_o, n895_o, n858_o, n821_o, n896_o, n859_o, n822_o, n897_o, n860_o, n823_o, n898_o, n861_o, n824_o, n899_o, n862_o, n825_o, n900_o, n863_o, n826_o, n901_o, n864_o, n827_o, n902_o, n865_o, n828_o, n903_o, n866_o, n829_o, n904_o, n867_o, n830_o, n905_o, n868_o, n831_o, n906_o, n869_o, n832_o, n907_o, n870_o, n833_o, n908_o, n871_o, n834_o, n909_o, n872_o, n835_o, n910_o, n873_o, n836_o, n911_o, n874_o, n837_o};
  assign n1875_o = {n912_o, n875_o, n838_o, n913_o, n876_o, n839_o, n914_o, n877_o, n840_o, n915_o, n878_o, n841_o, n916_o, n879_o, n842_o};
  assign n1876_o = {wrap_gen0_n1_wrapi0_agent_comm_out, wrap_gen0_n2_wrapi0_agent_comm_out, wrap_gen0_n3_wrapi0_agent_comm_out};
  assign n1877_o = {wrap_gen0_n1_wrapi0_agent_data_out, wrap_gen0_n2_wrapi0_agent_data_out, wrap_gen0_n3_wrapi0_agent_data_out};
  assign n1879_o = {wrap_gen0_n3_wrapi0_agent_full_out, wrap_gen0_n2_wrapi0_agent_full_out, wrap_gen0_n1_wrapi0_agent_full_out};
  assign n1880_o = {wrap_gen0_n3_wrapi0_agent_one_p_out, wrap_gen0_n2_wrapi0_agent_one_p_out, wrap_gen0_n1_wrapi0_agent_one_p_out};
  assign n1881_o = {wrap_gen0_n3_wrapi0_agent_empty_out, wrap_gen0_n2_wrapi0_agent_empty_out, wrap_gen0_n1_wrapi0_agent_empty_out};
  assign n1882_o = {wrap_gen0_n3_wrapi0_agent_one_d_out, wrap_gen0_n2_wrapi0_agent_one_d_out, wrap_gen0_n1_wrapi0_agent_one_d_out};
  assign n1883_o = {wrap_gen0_n3_wrapi0_agent_av_out, wrap_gen0_n2_wrapi0_agent_av_out, wrap_gen0_n1_wrapi0_agent_av_out};
  assign n1884_o = {wrap_gen0_n1_wrapi0_agent_msg_comm_out, wrap_gen0_n2_wrapi0_agent_msg_comm_out, wrap_gen0_n3_wrapi0_agent_msg_comm_out};
  assign n1885_o = {wrap_gen0_n1_wrapi0_agent_msg_data_out, wrap_gen0_n2_wrapi0_agent_msg_data_out, wrap_gen0_n3_wrapi0_agent_msg_data_out};
  assign n1887_o = {wrap_gen0_n3_wrapi0_agent_msg_full_out, wrap_gen0_n2_wrapi0_agent_msg_full_out, wrap_gen0_n1_wrapi0_agent_msg_full_out};
  assign n1888_o = {wrap_gen0_n3_wrapi0_agent_msg_one_p_out, wrap_gen0_n2_wrapi0_agent_msg_one_p_out, wrap_gen0_n1_wrapi0_agent_msg_one_p_out};
  assign n1889_o = {wrap_gen0_n3_wrapi0_agent_msg_empty_out, wrap_gen0_n2_wrapi0_agent_msg_empty_out, wrap_gen0_n1_wrapi0_agent_msg_empty_out};
  assign n1890_o = {wrap_gen0_n3_wrapi0_agent_msg_one_d_out, wrap_gen0_n2_wrapi0_agent_msg_one_d_out, wrap_gen0_n1_wrapi0_agent_msg_one_d_out};
  assign n1891_o = {wrap_gen0_n3_wrapi0_agent_msg_av_out, wrap_gen0_n2_wrapi0_agent_msg_av_out, wrap_gen0_n1_wrapi0_agent_msg_av_out};
  assign n1892_o = {wrap_gen0_n1_wrapi0_bus_comm_out, wrap_gen0_n2_wrapi0_bus_comm_out, wrap_gen0_n3_wrapi0_bus_comm_out};
  assign n1893_o = {wrap_gen0_n1_wrapi0_bus_data_out, wrap_gen0_n2_wrapi0_bus_data_out, wrap_gen0_n3_wrapi0_bus_data_out};
  assign n1894_o = {wrap_gen0_n3_wrapi0_bus_av_out, wrap_gen0_n2_wrapi0_bus_av_out, wrap_gen0_n1_wrapi0_bus_av_out};
  assign n1895_o = {wrap_gen0_n3_wrapi0_bus_full_out, wrap_gen0_n2_wrapi0_bus_full_out, wrap_gen0_n1_wrapi0_bus_full_out};
  assign n1896_o = {wrap_gen0_n3_wrapi0_bus_lock_out, wrap_gen0_n2_wrapi0_bus_lock_out, wrap_gen0_n1_wrapi0_bus_lock_out};
  assign n1897_o = {n1803_o, n1779_o, n1755_o, n1731_o, n1707_o};
  assign n1898_o = {n1683_o, n1659_o, n1635_o, n1611_o, n1587_o, n1563_o, n1539_o, n1515_o, n1491_o, n1467_o, n1443_o, n1419_o, n1395_o, n1371_o, n1347_o, n1323_o, n1299_o, n1275_o, n1251_o, n1227_o, n1203_o, n1179_o, n1155_o, n1131_o, n1107_o, n1083_o, n1059_o, n1035_o, n1011_o, n987_o, n963_o, n939_o};
  assign n1899_o = {n570_o, n665_o, n760_o};
  assign n1900_o = {n587_o, n682_o, n777_o};
  assign n1901_o = {n598_o, n693_o, n788_o};
  assign n1902_o = {n615_o, n710_o, n805_o};
endmodule

module hibi_mem_wrapper_3
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire n467_o;
  wire [31:0] n468_o;
  wire [4:0] n469_o;
  wire n470_o;
  wire [1:0] n471_o;
  wire n473_o;
  wire [39:0] n474_o;
  wire n476_o;
  wire [31:0] n477_o;
  wire [4:0] n478_o;
  wire n479_o;
  wire [1:0] n480_o;
  wire n482_o;
  wire [39:0] n483_o;
  wire [42:0] memi0_mem_req;
  wire [31:0] mem_rsp;
  wire [8:0] memi0_mem_req_o_adr;
  wire memi0_mem_req_o_we;
  wire memi0_mem_req_o_ena;
  wire [31:0] memi0_mem_req_o_dat;
  wire memi0_agent_txreq_o_av;
  wire [31:0] memi0_agent_txreq_o_data;
  wire [4:0] memi0_agent_txreq_o_comm;
  wire memi0_agent_txreq_o_we;
  wire memi0_agent_rxreq_o_re;
  wire memi0_agent_msg_txreq_o_av;
  wire [31:0] memi0_agent_msg_txreq_o_data;
  wire [4:0] memi0_agent_msg_txreq_o_comm;
  wire memi0_agent_msg_txreq_o_we;
  wire memi0_agent_msg_rxreq_o_re;
  wire [3:0] memi0_status_o;
  wire [42:0] n484_o;
  wire [31:0] n486_o;
  localparam n487_o = 1'b0;
  wire [38:0] n488_o;
  wire n490_o;
  wire n491_o;
  wire n493_o;
  wire [31:0] n494_o;
  wire [4:0] n495_o;
  wire n496_o;
  wire n497_o;
  wire [38:0] n498_o;
  wire n500_o;
  wire n501_o;
  wire n503_o;
  wire [31:0] n504_o;
  wire [4:0] n505_o;
  wire n506_o;
  wire n507_o;
  wire [31:0] mem_blocki0_mem_dat;
  wire [3:0] mem_blocki0_mem_we;
  wire n509_o;
  wire [3:0] n510_o;
  wire [31:0] mem_blocki0_memi0_do_o;
  wire n512_o;
  wire [8:0] n513_o;
  wire [31:0] n514_o;
  assign agent_txreq_o_av = n467_o;
  assign agent_txreq_o_data = n468_o;
  assign agent_txreq_o_comm = n469_o;
  assign agent_txreq_o_we = n470_o;
  assign agent_rxreq_o_re = n473_o;
  assign agent_msg_txreq_o_av = n476_o;
  assign agent_msg_txreq_o_data = n477_o;
  assign agent_msg_txreq_o_comm = n478_o;
  assign agent_msg_txreq_o_we = n479_o;
  assign agent_msg_rxreq_o_re = n482_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:163:25  */
  assign n467_o = n488_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:150:87  */
  assign n468_o = n488_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:131:23  */
  assign n469_o = n488_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:130:23  */
  assign n470_o = n488_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:109:28  */
  assign n471_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:105:28  */
  assign n473_o = memi0_agent_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:103:28  */
  assign n474_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:97:28  */
  assign n476_o = n498_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:96:28  */
  assign n477_o = n498_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:38:5  */
  assign n478_o = n498_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:36:5  */
  assign n479_o = n498_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:34:5  */
  assign n480_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:31:5  */
  assign n482_o = memi0_agent_msg_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:30:5  */
  assign n483_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:33:10  */
  assign memi0_mem_req = n484_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:34:10  */
  assign mem_rsp = mem_blocki0_mem_dat; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:40:3  */
  hibi_mem_3 memi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .mem_rsp_i_dat(n486_o),
    .mem_wait_i(n487_o),
    .agent_txrsp_i_full(n490_o),
    .agent_txrsp_i_almost_full(n491_o),
    .agent_rxrsp_i_av(n493_o),
    .agent_rxrsp_i_data(n494_o),
    .agent_rxrsp_i_comm(n495_o),
    .agent_rxrsp_i_empty(n496_o),
    .agent_rxrsp_i_almost_empty(n497_o),
    .agent_msg_txrsp_i_full(n500_o),
    .agent_msg_txrsp_i_almost_full(n501_o),
    .agent_msg_rxrsp_i_av(n503_o),
    .agent_msg_rxrsp_i_data(n504_o),
    .agent_msg_rxrsp_i_comm(n505_o),
    .agent_msg_rxrsp_i_empty(n506_o),
    .agent_msg_rxrsp_i_almost_empty(n507_o),
    .mem_req_o_adr(memi0_mem_req_o_adr),
    .mem_req_o_we(memi0_mem_req_o_we),
    .mem_req_o_ena(memi0_mem_req_o_ena),
    .mem_req_o_dat(memi0_mem_req_o_dat),
    .agent_txreq_o_av(memi0_agent_txreq_o_av),
    .agent_txreq_o_data(memi0_agent_txreq_o_data),
    .agent_txreq_o_comm(memi0_agent_txreq_o_comm),
    .agent_txreq_o_we(memi0_agent_txreq_o_we),
    .agent_rxreq_o_re(memi0_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(memi0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(memi0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(memi0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(memi0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(memi0_agent_msg_rxreq_o_re),
    .status_o());
  assign n484_o = {memi0_mem_req_o_dat, memi0_mem_req_o_ena, memi0_mem_req_o_we, memi0_mem_req_o_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:212:7  */
  assign n486_o = mem_rsp[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:187:7  */
  assign n488_o = {memi0_agent_txreq_o_we, memi0_agent_txreq_o_comm, memi0_agent_txreq_o_data, memi0_agent_txreq_o_av};
  assign n490_o = n471_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:111:28  */
  assign n491_o = n471_o[1];
  assign n493_o = n474_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:49:10  */
  assign n494_o = n474_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:45:10  */
  assign n495_o = n474_o[37:33];
  assign n496_o = n474_o[38];
  assign n497_o = n474_o[39];
  assign n498_o = {memi0_agent_msg_txreq_o_we, memi0_agent_msg_txreq_o_comm, memi0_agent_msg_txreq_o_data, memi0_agent_msg_txreq_o_av};
  assign n500_o = n480_o[0];
  assign n501_o = n480_o[1];
  assign n503_o = n483_o[0];
  assign n504_o = n483_o[32:1];
  assign n505_o = n483_o[37:33];
  assign n506_o = n483_o[38];
  assign n507_o = n483_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:67:12  */
  assign mem_blocki0_mem_dat = mem_blocki0_memi0_do_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:68:12  */
  assign mem_blocki0_mem_we = n510_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:71:41  */
  assign n509_o = memi0_mem_req[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:71:22  */
  assign n510_o = n509_o ? 4'b1111 : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:73:5  */
  sp_sync_mem_9_32_71f8e7976e4cbc4561c9d62fb283e7f788202acb mem_blocki0_memi0 (
    .clk_i(clk_i),
    .we_i(mem_blocki0_mem_we),
    .en_i(n512_o),
    .addr_i(n513_o),
    .di_i(n514_o),
    .do_o(mem_blocki0_memi0_do_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:81:33  */
  assign n512_o = memi0_mem_req[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:82:33  */
  assign n513_o = memi0_mem_req[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:83:33  */
  assign n514_o = memi0_mem_req[42:11];
endmodule

module hibi_wishbone_bridge_wrapper_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [4:0] wb_req_i_adr,
   input  [31:0] wb_req_i_dat,
   input  wb_req_i_we,
   input  [3:0] wb_req_i_sel,
   input  wb_req_i_stb,
   input  wb_req_i_cyc,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [31:0] wb_rsp_o_data,
   output wb_rsp_o_ack,
   output [3:0] agent_core_en_o,
   output [3:0] agent_core_init_o,
   output [3:0] agent_logic_en_o,
   output [3:0] agent_logic_init_o,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire [43:0] n268_o;
  wire [31:0] n270_o;
  wire n271_o;
  wire n277_o;
  wire [31:0] n278_o;
  wire [4:0] n279_o;
  wire n280_o;
  wire [1:0] n281_o;
  wire n283_o;
  wire [39:0] n284_o;
  wire n286_o;
  wire [31:0] n287_o;
  wire [4:0] n288_o;
  wire n289_o;
  wire [1:0] n290_o;
  wire n292_o;
  wire [39:0] n293_o;
  wire [32:0] bridgei0_gif_rsp;
  wire [17:0] bridgei0_gpio;
  wire [15:0] gpioi0_gpio;
  wire [32:0] memi0_gif_rsp;
  wire [75:0] host_gif_req;
  wire [65:0] host_gif_rsp;
  wire [36:0] bridgei0_mem_req;
  wire [36:0] host_mem_req;
  wire [36:0] bridge_mem_req;
  wire [31:0] memi0_port_a_rsp;
  wire [31:0] memi0_port_b_rsp;
  wire mem_wait;
  wire [31:0] bridgei0_ext_gif_rsp_o_rdata;
  wire bridgei0_ext_gif_rsp_o_ack;
  wire [1:0] bridgei0_gpio_o_c;
  wire [15:0] bridgei0_gpio_o_xw;
  wire [1:0] bridgei0_gpio_dir_o_c;
  wire [15:0] bridgei0_gpio_dir_o_rw;
  wire [2:0] bridgei0_mem_req_o_adr;
  wire bridgei0_mem_req_o_we;
  wire bridgei0_mem_req_o_ena;
  wire [31:0] bridgei0_mem_req_o_dat;
  wire bridgei0_agent_txreq_o_av;
  wire [31:0] bridgei0_agent_txreq_o_data;
  wire [4:0] bridgei0_agent_txreq_o_comm;
  wire bridgei0_agent_txreq_o_we;
  wire bridgei0_agent_rxreq_o_re;
  wire bridgei0_agent_msg_txreq_o_av;
  wire [31:0] bridgei0_agent_msg_txreq_o_data;
  wire [4:0] bridgei0_agent_msg_txreq_o_comm;
  wire bridgei0_agent_msg_txreq_o_we;
  wire bridgei0_agent_msg_rxreq_o_re;
  wire [1:0] bridgei0_status_o;
  wire [37:0] n294_o;
  wire [3:0] n295_o;
  wire [31:0] n296_o;
  wire n297_o;
  wire n298_o;
  wire [32:0] n299_o;
  wire [17:0] n301_o;
  wire [15:0] n303_o;
  wire [36:0] n306_o;
  wire [31:0] n308_o;
  wire [38:0] n309_o;
  wire n311_o;
  wire n312_o;
  wire n314_o;
  wire [31:0] n315_o;
  wire [4:0] n316_o;
  wire n317_o;
  wire n318_o;
  wire [38:0] n319_o;
  wire n321_o;
  wire n322_o;
  wire n324_o;
  wire [31:0] n325_o;
  wire [4:0] n326_o;
  wire n327_o;
  wire n328_o;
  wire [31:0] hostifi0_wb_rsp_o_data;
  wire hostifi0_wb_rsp_o_ack;
  wire [75:0] hostifi0_gif_req_o;
  wire [4:0] n330_o;
  wire [31:0] n331_o;
  wire n332_o;
  wire [3:0] n333_o;
  wire n334_o;
  wire n335_o;
  wire [32:0] n336_o;
  wire [37:0] n339_o;
  wire n340_o;
  wire [37:0] n341_o;
  wire n342_o;
  wire [37:0] n343_o;
  wire n344_o;
  wire n345_o;
  wire [37:0] n346_o;
  wire [3:0] n347_o;
  wire [2:0] n348_o;
  wire [37:0] n349_o;
  wire [31:0] n350_o;
  wire [31:0] n351_o;
  wire [2:0] n352_o;
  wire n353_o;
  wire n354_o;
  wire [31:0] n355_o;
  wire reg0_d_o;
  wire n356_o;
  wire [31:0] memi0_port_a_rsp_o_dat;
  wire [31:0] memi0_port_b_rsp_o_dat;
  wire [2:0] n358_o;
  wire n359_o;
  wire n360_o;
  wire [31:0] n361_o;
  wire [2:0] n363_o;
  wire n364_o;
  wire n365_o;
  wire [31:0] n366_o;
  wire [15:0] gpioi0_r;
  wire [15:0] gpioi0_rin;
  wire [1:0] n371_o;
  wire n372_o;
  wire [15:0] n373_o;
  wire [15:0] n374_o;
  wire [15:0] n375_o;
  wire n376_o;
  wire [15:0] n377_o;
  wire n378_o;
  wire [15:0] n379_o;
  wire n380_o;
  wire [15:0] n381_o;
  wire n382_o;
  wire [15:0] n383_o;
  wire n384_o;
  wire [15:0] n385_o;
  wire n386_o;
  wire [15:0] n387_o;
  wire n388_o;
  wire [15:0] n389_o;
  wire n390_o;
  wire [15:0] n391_o;
  wire n392_o;
  wire [15:0] n393_o;
  wire n394_o;
  wire [15:0] n395_o;
  wire n396_o;
  wire [15:0] n397_o;
  wire n398_o;
  wire [15:0] n399_o;
  wire n400_o;
  wire [15:0] n401_o;
  wire n402_o;
  wire [15:0] n403_o;
  wire n404_o;
  wire [15:0] n405_o;
  wire n406_o;
  wire [3:0] n407_o;
  wire [3:0] n408_o;
  wire [3:0] n409_o;
  wire [3:0] n410_o;
  wire [15:0] n411_o;
  wire [15:0] n412_o;
  wire n413_o;
  wire [15:0] n414_o;
  wire n415_o;
  wire [15:0] n416_o;
  wire n417_o;
  wire [15:0] n418_o;
  wire n419_o;
  wire [3:0] n420_o;
  wire [15:0] n421_o;
  wire n422_o;
  wire [15:0] n423_o;
  wire n424_o;
  wire [15:0] n425_o;
  wire n426_o;
  wire [15:0] n427_o;
  wire n428_o;
  wire [3:0] n429_o;
  wire [15:0] n430_o;
  wire n431_o;
  wire [15:0] n432_o;
  wire n433_o;
  wire [15:0] n434_o;
  wire n435_o;
  wire [15:0] n436_o;
  wire n437_o;
  wire [3:0] n438_o;
  wire [15:0] n439_o;
  wire n440_o;
  wire [15:0] n441_o;
  wire n442_o;
  wire [15:0] n443_o;
  wire n444_o;
  wire [15:0] n445_o;
  wire n446_o;
  wire [3:0] n447_o;
  wire n451_o;
  wire [15:0] n454_o;
  wire [15:0] n460_o;
  reg [15:0] n461_q;
  wire [32:0] n462_o;
  wire [65:0] n463_o;
  wire [36:0] n464_o;
  wire [36:0] n465_o;
  assign wb_rsp_o_data = n270_o;
  assign wb_rsp_o_ack = n271_o;
  assign agent_core_en_o = n420_o;
  assign agent_core_init_o = n438_o;
  assign agent_logic_en_o = n429_o;
  assign agent_logic_init_o = n447_o;
  assign agent_txreq_o_av = n277_o;
  assign agent_txreq_o_data = n278_o;
  assign agent_txreq_o_comm = n279_o;
  assign agent_txreq_o_we = n280_o;
  assign agent_rxreq_o_re = n283_o;
  assign agent_msg_txreq_o_av = n286_o;
  assign agent_msg_txreq_o_data = n287_o;
  assign agent_msg_txreq_o_comm = n288_o;
  assign agent_msg_txreq_o_we = n289_o;
  assign agent_msg_rxreq_o_re = n292_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:227:19  */
  assign n268_o = {wb_req_i_cyc, wb_req_i_stb, wb_req_i_sel, wb_req_i_we, wb_req_i_dat, wb_req_i_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:174:25  */
  assign n270_o = n336_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:173:25  */
  assign n271_o = n336_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:122:28  */
  assign n277_o = n309_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:121:28  */
  assign n278_o = n309_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:100:27  */
  assign n279_o = n309_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:99:27  */
  assign n280_o = n309_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:97:27  */
  assign n281_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:32:5  */
  assign n283_o = bridgei0_agent_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:30:5  */
  assign n284_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:26:5  */
  assign n286_o = n319_o[0];
  assign n287_o = n319_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:782:14  */
  assign n288_o = n319_o[37:33];
  assign n289_o = n319_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:586:12  */
  assign n290_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  assign n292_o = bridgei0_agent_msg_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:586:12  */
  assign n293_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:46:10  */
  assign bridgei0_gif_rsp = n299_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:48:10  */
  assign bridgei0_gpio = n301_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:50:10  */
  assign gpioi0_gpio = n411_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:52:10  */
  assign memi0_gif_rsp = n462_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:56:10  */
  assign host_gif_req = hostifi0_gif_req_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:57:10  */
  assign host_gif_rsp = n463_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:59:10  */
  assign bridgei0_mem_req = n306_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:60:10  */
  assign host_mem_req = n464_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:61:10  */
  assign bridge_mem_req = n465_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:63:10  */
  assign memi0_port_a_rsp = memi0_port_a_rsp_o_dat; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:64:10  */
  assign memi0_port_b_rsp = memi0_port_b_rsp_o_dat; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:66:10  */
  assign mem_wait = 1'b0; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:86:3  */
  hibi_wishbone_bridge_3 bridgei0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .ext_gif_req_i_addr(n295_o),
    .ext_gif_req_i_wdata(n296_o),
    .ext_gif_req_i_wr(n297_o),
    .ext_gif_req_i_rd(n298_o),
    .gpio_i_xr(n303_o),
    .mem_rsp_i_dat(n308_o),
    .mem_wait_i(mem_wait),
    .agent_txrsp_i_full(n311_o),
    .agent_txrsp_i_almost_full(n312_o),
    .agent_rxrsp_i_av(n314_o),
    .agent_rxrsp_i_data(n315_o),
    .agent_rxrsp_i_comm(n316_o),
    .agent_rxrsp_i_empty(n317_o),
    .agent_rxrsp_i_almost_empty(n318_o),
    .agent_msg_txrsp_i_full(n321_o),
    .agent_msg_txrsp_i_almost_full(n322_o),
    .agent_msg_rxrsp_i_av(n324_o),
    .agent_msg_rxrsp_i_data(n325_o),
    .agent_msg_rxrsp_i_comm(n326_o),
    .agent_msg_rxrsp_i_empty(n327_o),
    .agent_msg_rxrsp_i_almost_empty(n328_o),
    .ext_gif_rsp_o_rdata(bridgei0_ext_gif_rsp_o_rdata),
    .ext_gif_rsp_o_ack(bridgei0_ext_gif_rsp_o_ack),
    .gpio_o_c(bridgei0_gpio_o_c),
    .gpio_o_xw(bridgei0_gpio_o_xw),
    .gpio_dir_o_c(),
    .gpio_dir_o_rw(),
    .mem_req_o_adr(bridgei0_mem_req_o_adr),
    .mem_req_o_we(bridgei0_mem_req_o_we),
    .mem_req_o_ena(bridgei0_mem_req_o_ena),
    .mem_req_o_dat(bridgei0_mem_req_o_dat),
    .agent_txreq_o_av(bridgei0_agent_txreq_o_av),
    .agent_txreq_o_data(bridgei0_agent_txreq_o_data),
    .agent_txreq_o_comm(bridgei0_agent_txreq_o_comm),
    .agent_txreq_o_we(bridgei0_agent_txreq_o_we),
    .agent_rxreq_o_re(bridgei0_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(bridgei0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(bridgei0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(bridgei0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(bridgei0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(bridgei0_agent_msg_rxreq_o_re),
    .status_o());
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:95:40  */
  assign n294_o = host_gif_req[75:38];
  assign n295_o = n294_o[3:0];
  assign n296_o = n294_o[35:4];
  assign n297_o = n294_o[36];
  assign n298_o = n294_o[37];
  assign n299_o = {bridgei0_ext_gif_rsp_o_ack, bridgei0_ext_gif_rsp_o_rdata};
  assign n301_o = {bridgei0_gpio_o_xw, bridgei0_gpio_o_c};
  assign n303_o = gpioi0_gpio[15:0];
  assign n306_o = {bridgei0_mem_req_o_dat, bridgei0_mem_req_o_ena, bridgei0_mem_req_o_we, bridgei0_mem_req_o_adr};
  assign n308_o = memi0_port_b_rsp[31:0];
  assign n309_o = {bridgei0_agent_txreq_o_we, bridgei0_agent_txreq_o_comm, bridgei0_agent_txreq_o_data, bridgei0_agent_txreq_o_av};
  assign n311_o = n281_o[0];
  assign n312_o = n281_o[1];
  assign n314_o = n284_o[0];
  assign n315_o = n284_o[32:1];
  assign n316_o = n284_o[37:33];
  assign n317_o = n284_o[38];
  assign n318_o = n284_o[39];
  assign n319_o = {bridgei0_agent_msg_txreq_o_we, bridgei0_agent_msg_txreq_o_comm, bridgei0_agent_msg_txreq_o_data, bridgei0_agent_msg_txreq_o_av};
  assign n321_o = n290_o[0];
  assign n322_o = n290_o[1];
  assign n324_o = n293_o[0];
  assign n325_o = n293_o[32:1];
  assign n326_o = n293_o[37:33];
  assign n327_o = n293_o[38];
  assign n328_o = n293_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:120:3  */
  wb2gif_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e hostifi0 (
    .wb_clk_i(clk_i),
    .wb_reset_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .wb_req_i_adr(n330_o),
    .wb_req_i_dat(n331_o),
    .wb_req_i_we(n332_o),
    .wb_req_i_sel(n333_o),
    .wb_req_i_stb(n334_o),
    .wb_req_i_cyc(n335_o),
    .gif_rsp_i(host_gif_rsp),
    .wb_rsp_o_data(hostifi0_wb_rsp_o_data),
    .wb_rsp_o_ack(hostifi0_wb_rsp_o_ack),
    .gif_req_o(hostifi0_gif_req_o));
  assign n330_o = n268_o[4:0];
  assign n331_o = n268_o[36:5];
  assign n332_o = n268_o[37];
  assign n333_o = n268_o[41:38];
  assign n334_o = n268_o[42];
  assign n335_o = n268_o[43];
  assign n336_o = {hostifi0_wb_rsp_o_ack, hostifi0_wb_rsp_o_data};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:138:40  */
  assign n339_o = host_gif_req[37:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:138:61  */
  assign n340_o = n339_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:139:40  */
  assign n341_o = host_gif_req[37:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:139:61  */
  assign n342_o = n341_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:139:79  */
  assign n343_o = host_gif_req[37:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:139:100  */
  assign n344_o = n343_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:139:64  */
  assign n345_o = n342_o | n344_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:141:74  */
  assign n346_o = host_gif_req[37:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:141:95  */
  assign n347_o = n346_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:141:46  */
  assign n348_o = n347_o[2:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:142:74  */
  assign n349_o = host_gif_req[37:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:142:95  */
  assign n350_o = n349_o[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:143:79  */
  assign n351_o = memi0_port_a_rsp[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:145:45  */
  assign n352_o = bridgei0_mem_req[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:146:45  */
  assign n353_o = bridgei0_mem_req[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:147:45  */
  assign n354_o = bridgei0_mem_req[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:148:45  */
  assign n355_o = bridgei0_mem_req[36:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:150:5  */
  reg_df9e7e9f6dc5365fbccfc282fe99c2f758d7dd4a reg0 (
    .clk_i(clk_i),
    .reset_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .d_i(n356_o),
    .d_o(reg0_d_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:150:82  */
  assign n356_o = host_mem_req[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:152:5  */
  dual_port_buffer_32_3 memi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .port_a_req_i_adr(n358_o),
    .port_a_req_i_we(n359_o),
    .port_a_req_i_ena(n360_o),
    .port_a_req_i_dat(n361_o),
    .port_b_req_i_adr(n363_o),
    .port_b_req_i_we(n364_o),
    .port_b_req_i_ena(n365_o),
    .port_b_req_i_dat(n366_o),
    .port_a_rsp_o_dat(memi0_port_a_rsp_o_dat),
    .port_b_rsp_o_dat(memi0_port_b_rsp_o_dat));
  assign n358_o = host_mem_req[2:0];
  assign n359_o = host_mem_req[3];
  assign n360_o = host_mem_req[4];
  assign n361_o = host_mem_req[36:5];
  assign n363_o = bridge_mem_req[2:0];
  assign n364_o = bridge_mem_req[3];
  assign n365_o = bridge_mem_req[4];
  assign n366_o = bridge_mem_req[36:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:184:14  */
  assign gpioi0_r = n461_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:184:17  */
  assign gpioi0_rin = n374_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:192:26  */
  assign n371_o = bridgei0_gpio[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:192:28  */
  assign n372_o = n371_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:193:35  */
  assign n373_o = bridgei0_gpio[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:192:9  */
  assign n374_o = n372_o ? n373_o : gpioi0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:44  */
  assign n375_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:49  */
  assign n376_o = n375_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:69  */
  assign n377_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:74  */
  assign n378_o = n377_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:94  */
  assign n379_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:99  */
  assign n380_o = n379_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:119  */
  assign n381_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:124  */
  assign n382_o = n381_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:44  */
  assign n383_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:49  */
  assign n384_o = n383_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:69  */
  assign n385_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:74  */
  assign n386_o = n385_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:94  */
  assign n387_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:99  */
  assign n388_o = n387_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:119  */
  assign n389_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:124  */
  assign n390_o = n389_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:44  */
  assign n391_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:49  */
  assign n392_o = n391_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:69  */
  assign n393_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:74  */
  assign n394_o = n393_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:94  */
  assign n395_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:99  */
  assign n396_o = n395_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:119  */
  assign n397_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:124  */
  assign n398_o = n397_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:44  */
  assign n399_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:49  */
  assign n400_o = n399_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:69  */
  assign n401_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:74  */
  assign n402_o = n401_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:94  */
  assign n403_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:99  */
  assign n404_o = n403_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:119  */
  assign n405_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:124  */
  assign n406_o = n405_o[15];
  assign n407_o = {n406_o, n404_o, n402_o, n400_o};
  assign n408_o = {n398_o, n396_o, n394_o, n392_o};
  assign n409_o = {n390_o, n388_o, n386_o, n384_o};
  assign n410_o = {n382_o, n380_o, n378_o, n376_o};
  assign n411_o = {n407_o, n408_o, n409_o, n410_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:39  */
  assign n412_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:44  */
  assign n413_o = n412_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:59  */
  assign n414_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:64  */
  assign n415_o = n414_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:79  */
  assign n416_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:84  */
  assign n417_o = n416_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:99  */
  assign n418_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:104  */
  assign n419_o = n418_o[3];
  assign n420_o = {n419_o, n417_o, n415_o, n413_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:39  */
  assign n421_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:44  */
  assign n422_o = n421_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:59  */
  assign n423_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:64  */
  assign n424_o = n423_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:79  */
  assign n425_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:84  */
  assign n426_o = n425_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:99  */
  assign n427_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:104  */
  assign n428_o = n427_o[7];
  assign n429_o = {n428_o, n426_o, n424_o, n422_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:39  */
  assign n430_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:44  */
  assign n431_o = n430_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:59  */
  assign n432_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:64  */
  assign n433_o = n432_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:79  */
  assign n434_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:84  */
  assign n435_o = n434_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:99  */
  assign n436_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:104  */
  assign n437_o = n436_o[11];
  assign n438_o = {n437_o, n435_o, n433_o, n431_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:39  */
  assign n439_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:44  */
  assign n440_o = n439_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:59  */
  assign n441_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:64  */
  assign n442_o = n441_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:79  */
  assign n443_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:84  */
  assign n444_o = n443_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:99  */
  assign n445_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:104  */
  assign n446_o = n445_o[15];
  assign n447_o = {n446_o, n444_o, n442_o, n440_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:214:22  */
  assign n451_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:218:13  */
  assign n454_o = init_i ? 16'b0000000000000000 : gpioi0_rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:216:9  */
  assign n460_o = en_i ? n454_o : gpioi0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:216:9  */
  always @(posedge clk_i or posedge n451_o)
    if (n451_o)
      n461_q <= 16'b0000000000000000;
    else
      n461_q <= n460_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:214:9  */
  assign n462_o = {reg0_d_o, n351_o};
  assign n463_o = {bridgei0_gif_rsp, memi0_gif_rsp};
  assign n464_o = {n350_o, n345_o, n340_o, n348_o};
  assign n465_o = {n355_o, n354_o, n353_o, n352_o};
endmodule

module cpu
  (input  clk_i,
   input  reset_n_i,
   input  [15:0] hart_id_i,
   input  core_en_i,
   input  core_init_i,
   input  irq_i,
   input  agent_en_i,
   input  agent_init_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire n110_o;
  wire [31:0] n111_o;
  wire [4:0] n112_o;
  wire n113_o;
  wire [1:0] n114_o;
  wire n116_o;
  wire [39:0] n117_o;
  wire n119_o;
  wire [31:0] n120_o;
  wire [4:0] n121_o;
  wire n122_o;
  wire [1:0] n123_o;
  wire n125_o;
  wire [39:0] n126_o;
  wire [31:0] imem;
  wire [95:0] dmem;
  wire wait_n;
  wire [16:0] corei0_imem;
  wire [137:0] corei0_dmem;
  wire corei0_fsl_sel;
  wire [35:0] corei0_fsl_req;
  wire [31:0] dma_mem_rsp;
  wire [49:0] hibi_dmai0_mem_req;
  wire [33:0] fsl_rsp;
  wire [33:0] hibi_dmai0_fsl_rsp;
  wire [161:0] xbar_mst_req;
  wire [95:0] xbar_slv_rsp;
  wire [95:0] xbari0_mst_rsp;
  wire [161:0] xbari0_slv_req;
  wire xbari0_wait_req;
  wire [31:0] n127_o;
  wire [31:0] n128_o;
  wire [31:0] n129_o;
  wire [31:0] n130_o;
  wire n132_o;
  wire n133_o;
  wire [15:0] corei0_imem_o_adr;
  wire corei0_imem_o_ena;
  wire [53:0] corei0_dmem_o_scu;
  wire [83:0] corei0_dmem_o_simd;
  wire corei0_fsl_sel_o;
  wire corei0_fsl_req_o_blocking;
  wire corei0_fsl_req_o_ctrl;
  wire corei0_fsl_req_o_wr;
  wire corei0_fsl_req_o_rd;
  wire [31:0] corei0_fsl_req_o_data;
  wire [16:0] n134_o;
  wire [31:0] n136_o;
  wire [137:0] n137_o;
  wire [31:0] n139_o;
  wire [63:0] n140_o;
  wire [35:0] n142_o;
  wire [31:0] n144_o;
  wire [31:0] n145_o;
  wire [31:0] hibi_dmai0_fsl_rsp_o_rdata;
  wire hibi_dmai0_fsl_rsp_o_valid;
  wire hibi_dmai0_fsl_rsp_o_wait_req;
  wire [15:0] hibi_dmai0_mem_req_o_adr;
  wire hibi_dmai0_mem_req_o_we;
  wire hibi_dmai0_mem_req_o_ena;
  wire [31:0] hibi_dmai0_mem_req_o_dat;
  wire hibi_dmai0_agent_txreq_o_av;
  wire [31:0] hibi_dmai0_agent_txreq_o_data;
  wire [4:0] hibi_dmai0_agent_txreq_o_comm;
  wire hibi_dmai0_agent_txreq_o_we;
  wire hibi_dmai0_agent_rxreq_o_re;
  wire hibi_dmai0_agent_msg_txreq_o_av;
  wire [31:0] hibi_dmai0_agent_msg_txreq_o_data;
  wire [4:0] hibi_dmai0_agent_msg_txreq_o_comm;
  wire hibi_dmai0_agent_msg_txreq_o_we;
  wire hibi_dmai0_agent_msg_rxreq_o_re;
  wire n146_o;
  wire n147_o;
  wire n148_o;
  wire n149_o;
  wire [31:0] n150_o;
  wire [33:0] n151_o;
  wire [49:0] n153_o;
  wire [31:0] n155_o;
  wire [38:0] n156_o;
  wire n158_o;
  wire n159_o;
  wire n161_o;
  wire [31:0] n162_o;
  wire [4:0] n163_o;
  wire n164_o;
  wire n165_o;
  wire [38:0] n166_o;
  wire n168_o;
  wire n169_o;
  wire n171_o;
  wire [31:0] n172_o;
  wire [4:0] n173_o;
  wire n174_o;
  wire n175_o;
  wire [15:0] n177_o;
  wire [13:0] n183_o;
  localparam [15:0] n184_o = 16'b0000000000000000;
  wire [1:0] n185_o;
  wire [15:0] n186_o;
  wire n189_o;
  wire [53:0] n192_o;
  wire [15:0] n193_o;
  wire [13:0] n199_o;
  localparam [15:0] n200_o = 16'b0000000000000000;
  wire [1:0] n201_o;
  wire [15:0] n202_o;
  wire [53:0] n203_o;
  wire [3:0] n204_o;
  wire [53:0] n205_o;
  wire n206_o;
  wire [53:0] n207_o;
  wire n208_o;
  wire [53:0] n209_o;
  wire [31:0] n210_o;
  wire [15:0] n211_o;
  wire n213_o;
  wire n214_o;
  wire [31:0] n215_o;
  wire [95:0] xbari0_xbar_mst_rsp_o;
  wire [161:0] xbari0_xbar_slv_req_o;
  wire xbari0_wait_req_o;
  wire [31:0] mem_block0_mem_dat;
  wire [3:0] mem_block0_mem_we;
  wire mem_block0_mem_en;
  wire [53:0] n219_o;
  wire [21:0] n220_o;
  wire [3:0] n221_o;
  wire [53:0] n222_o;
  wire [21:0] n223_o;
  wire n224_o;
  wire [3:0] n225_o;
  wire [53:0] n227_o;
  wire [21:0] n228_o;
  wire n229_o;
  wire [31:0] mem_block0_memi0_do_o;
  wire [8:0] n230_o;
  wire [53:0] n231_o;
  wire [31:0] n232_o;
  wire [31:0] mem_block1_mem_dat;
  wire [3:0] mem_block1_mem_we;
  wire mem_block1_mem_en;
  wire [53:0] n234_o;
  wire [21:0] n235_o;
  wire [3:0] n236_o;
  wire [53:0] n237_o;
  wire [21:0] n238_o;
  wire n239_o;
  wire [3:0] n240_o;
  wire [53:0] n242_o;
  wire [21:0] n243_o;
  wire n244_o;
  wire [31:0] mem_block1_memi0_do_o;
  wire [8:0] n245_o;
  wire [53:0] n246_o;
  wire [31:0] n247_o;
  wire [31:0] mem_block2_mem_dat;
  wire [3:0] mem_block2_mem_we;
  wire mem_block2_mem_en;
  wire [53:0] n249_o;
  wire [21:0] n250_o;
  wire [3:0] n251_o;
  wire [53:0] n252_o;
  wire [21:0] n253_o;
  wire n254_o;
  wire [3:0] n255_o;
  wire [53:0] n257_o;
  wire [21:0] n258_o;
  wire n259_o;
  wire [31:0] mem_block2_memi0_do_o;
  wire [8:0] n260_o;
  wire [53:0] n261_o;
  wire [31:0] n262_o;
  wire [95:0] n264_o;
  wire [161:0] n266_o;
  wire [95:0] n267_o;
  assign agent_txreq_o_av = n110_o;
  assign agent_txreq_o_data = n111_o;
  assign agent_txreq_o_comm = n112_o;
  assign agent_txreq_o_we = n113_o;
  assign agent_rxreq_o_re = n116_o;
  assign agent_msg_txreq_o_av = n119_o;
  assign agent_msg_txreq_o_data = n120_o;
  assign agent_msg_txreq_o_comm = n121_o;
  assign agent_msg_txreq_o_we = n122_o;
  assign agent_msg_rxreq_o_re = n125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:214:30  */
  assign n110_o = n156_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:212:30  */
  assign n111_o = n156_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:174:32  */
  assign n112_o = n156_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:172:32  */
  assign n113_o = n156_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:170:32  */
  assign n114_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:119:31  */
  assign n116_o = hibi_dmai0_agent_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:117:31  */
  assign n117_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:113:31  */
  assign n119_o = n166_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:112:31  */
  assign n120_o = n166_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:111:31  */
  assign n121_o = n166_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:110:31  */
  assign n122_o = n166_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:109:31  */
  assign n123_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:88:30  */
  assign n125_o = hibi_dmai0_agent_msg_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:86:30  */
  assign n126_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:49:10  */
  assign imem = n128_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:50:10  */
  assign dmem = n264_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:51:10  */
  assign wait_n = n133_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:53:10  */
  assign corei0_imem = n134_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:54:10  */
  assign corei0_dmem = n137_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:119:42  */
  assign corei0_fsl_sel = corei0_fsl_sel_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:56:10  */
  assign corei0_fsl_req = n142_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:58:10  */
  assign dma_mem_rsp = n145_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:59:10  */
  assign hibi_dmai0_mem_req = n153_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:62:10  */
  assign fsl_rsp = hibi_dmai0_fsl_rsp; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:63:10  */
  assign hibi_dmai0_fsl_rsp = n151_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:65:10  */
  assign xbar_mst_req = n266_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:66:10  */
  assign xbar_slv_rsp = n267_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:67:10  */
  assign xbari0_mst_rsp = xbari0_xbar_mst_rsp_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:68:10  */
  assign xbari0_slv_req = xbari0_xbar_slv_req_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:69:10  */
  assign xbari0_wait_req = xbari0_wait_req_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:77:33  */
  assign n127_o = xbari0_mst_rsp[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:77:56  */
  assign n128_o = n127_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:78:33  */
  assign n129_o = xbari0_mst_rsp[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:78:56  */
  assign n130_o = n129_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:80:19  */
  assign n132_o = ~xbari0_wait_req;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:80:39  */
  assign n133_o = n132_o & core_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:82:3  */
  core_0_1_b853642463464a22d7f07599b9b0772d2c008fde corei0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(core_init_i),
    .irq_i(irq_i),
    .wait_n_i(wait_n),
    .imem_i_dat(n136_o),
    .dmem_i_scu(n139_o),
    .dmem_i_simd(n140_o),
    .fsl_rsp_i(fsl_rsp),
    .imem_o_adr(corei0_imem_o_adr),
    .imem_o_ena(corei0_imem_o_ena),
    .dmem_o_scu(corei0_dmem_o_scu),
    .dmem_o_simd(corei0_dmem_o_simd),
    .fsl_sel_o(corei0_fsl_sel_o),
    .fsl_req_o_blocking(corei0_fsl_req_o_blocking),
    .fsl_req_o_ctrl(corei0_fsl_req_o_ctrl),
    .fsl_req_o_wr(corei0_fsl_req_o_wr),
    .fsl_req_o_rd(corei0_fsl_req_o_rd),
    .fsl_req_o_data(corei0_fsl_req_o_data));
  assign n134_o = {corei0_imem_o_ena, corei0_imem_o_adr};
  assign n136_o = imem[31:0];
  assign n137_o = {corei0_dmem_o_simd, corei0_dmem_o_scu};
  assign n139_o = dmem[31:0];
  assign n140_o = dmem[95:32];
  assign n142_o = {corei0_fsl_req_o_data, corei0_fsl_req_o_rd, corei0_fsl_req_o_wr, corei0_fsl_req_o_ctrl, corei0_fsl_req_o_blocking};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:107:36  */
  assign n144_o = xbari0_mst_rsp[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:107:58  */
  assign n145_o = n144_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:109:3  */
  hibi_dma_wrapper_3 hibi_dmai0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(agent_en_i),
    .init_i(agent_init_i),
    .gpio_i(hart_id_i),
    .fsl_sel_i(corei0_fsl_sel),
    .fsl_req_i_blocking(n146_o),
    .fsl_req_i_ctrl(n147_o),
    .fsl_req_i_wr(n148_o),
    .fsl_req_i_rd(n149_o),
    .fsl_req_i_data(n150_o),
    .mem_rsp_i_dat(n155_o),
    .mem_wait_i(xbari0_wait_req),
    .agent_txrsp_i_full(n158_o),
    .agent_txrsp_i_almost_full(n159_o),
    .agent_rxrsp_i_av(n161_o),
    .agent_rxrsp_i_data(n162_o),
    .agent_rxrsp_i_comm(n163_o),
    .agent_rxrsp_i_empty(n164_o),
    .agent_rxrsp_i_almost_empty(n165_o),
    .agent_msg_txrsp_i_full(n168_o),
    .agent_msg_txrsp_i_almost_full(n169_o),
    .agent_msg_rxrsp_i_av(n171_o),
    .agent_msg_rxrsp_i_data(n172_o),
    .agent_msg_rxrsp_i_comm(n173_o),
    .agent_msg_rxrsp_i_empty(n174_o),
    .agent_msg_rxrsp_i_almost_empty(n175_o),
    .fsl_rsp_o_rdata(hibi_dmai0_fsl_rsp_o_rdata),
    .fsl_rsp_o_valid(hibi_dmai0_fsl_rsp_o_valid),
    .fsl_rsp_o_wait_req(hibi_dmai0_fsl_rsp_o_wait_req),
    .mem_req_o_adr(hibi_dmai0_mem_req_o_adr),
    .mem_req_o_we(hibi_dmai0_mem_req_o_we),
    .mem_req_o_ena(hibi_dmai0_mem_req_o_ena),
    .mem_req_o_dat(hibi_dmai0_mem_req_o_dat),
    .agent_txreq_o_av(hibi_dmai0_agent_txreq_o_av),
    .agent_txreq_o_data(hibi_dmai0_agent_txreq_o_data),
    .agent_txreq_o_comm(hibi_dmai0_agent_txreq_o_comm),
    .agent_txreq_o_we(hibi_dmai0_agent_txreq_o_we),
    .agent_rxreq_o_re(hibi_dmai0_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(hibi_dmai0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(hibi_dmai0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(hibi_dmai0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(hibi_dmai0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(hibi_dmai0_agent_msg_rxreq_o_re));
  assign n146_o = corei0_fsl_req[0];
  assign n147_o = corei0_fsl_req[1];
  assign n148_o = corei0_fsl_req[2];
  assign n149_o = corei0_fsl_req[3];
  assign n150_o = corei0_fsl_req[35:4];
  assign n151_o = {hibi_dmai0_fsl_rsp_o_wait_req, hibi_dmai0_fsl_rsp_o_valid, hibi_dmai0_fsl_rsp_o_rdata};
  assign n153_o = {hibi_dmai0_mem_req_o_dat, hibi_dmai0_mem_req_o_ena, hibi_dmai0_mem_req_o_we, hibi_dmai0_mem_req_o_adr};
  assign n155_o = dma_mem_rsp[31:0];
  assign n156_o = {hibi_dmai0_agent_txreq_o_we, hibi_dmai0_agent_txreq_o_comm, hibi_dmai0_agent_txreq_o_data, hibi_dmai0_agent_txreq_o_av};
  assign n158_o = n114_o[0];
  assign n159_o = n114_o[1];
  assign n161_o = n117_o[0];
  assign n162_o = n117_o[32:1];
  assign n163_o = n117_o[37:33];
  assign n164_o = n117_o[38];
  assign n165_o = n117_o[39];
  assign n166_o = {hibi_dmai0_agent_msg_txreq_o_we, hibi_dmai0_agent_msg_txreq_o_comm, hibi_dmai0_agent_msg_txreq_o_data, hibi_dmai0_agent_msg_txreq_o_av};
  assign n168_o = n123_o[0];
  assign n169_o = n123_o[1];
  assign n171_o = n126_o[0];
  assign n172_o = n126_o[32:1];
  assign n173_o = n126_o[37:33];
  assign n174_o = n126_o[38];
  assign n175_o = n126_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:138:92  */
  assign n177_o = corei0_imem[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:788:62  */
  assign n183_o = n177_o[15:2];
  assign n185_o = n184_o[15:14];
  assign n186_o = {n185_o, n183_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:141:63  */
  assign n189_o = corei0_imem[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:144:92  */
  assign n192_o = corei0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:144:96  */
  assign n193_o = n192_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:788:62  */
  assign n199_o = n193_o[15:2];
  assign n201_o = n200_o[15:14];
  assign n202_o = {n201_o, n199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:145:63  */
  assign n203_o = corei0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:145:67  */
  assign n204_o = n203_o[51:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:146:63  */
  assign n205_o = corei0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:146:67  */
  assign n206_o = n205_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:147:63  */
  assign n207_o = corei0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:147:67  */
  assign n208_o = n207_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:148:63  */
  assign n209_o = corei0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:148:67  */
  assign n210_o = n209_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:150:103  */
  assign n211_o = hibi_dmai0_mem_req[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:152:69  */
  assign n213_o = hibi_dmai0_mem_req[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:153:69  */
  assign n214_o = hibi_dmai0_mem_req[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:154:69  */
  assign n215_o = hibi_dmai0_mem_req[49:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:159:3  */
  xbar_9_3_3 xbari0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(agent_en_i),
    .init_i(agent_init_i),
    .xbar_mst_req_i(xbar_mst_req),
    .xbar_slv_rsp_i(xbar_slv_rsp),
    .xbar_mst_rsp_o(xbari0_xbar_mst_rsp_o),
    .xbar_slv_req_o(xbari0_xbar_slv_req_o),
    .wait_req_o(xbari0_wait_req_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:181:12  */
  assign mem_block0_mem_dat = mem_block0_memi0_do_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:182:12  */
  assign mem_block0_mem_we = n225_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:183:12  */
  assign mem_block0_mem_en = n229_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:29  */
  assign n219_o = xbari0_slv_req[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:52  */
  assign n220_o = n219_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:57  */
  assign n221_o = n220_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:80  */
  assign n222_o = xbari0_slv_req[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:103  */
  assign n223_o = n222_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:108  */
  assign n224_o = n223_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:61  */
  assign n225_o = n224_o ? n221_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:186:29  */
  assign n227_o = xbari0_slv_req[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:186:33  */
  assign n228_o = n227_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:186:38  */
  assign n229_o = n228_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:188:5  */
  sp_sync_mem_9_32_71f8e7976e4cbc4561c9d62fb283e7f788202acb mem_block0_memi0 (
    .clk_i(clk_i),
    .we_i(mem_block0_mem_we),
    .en_i(mem_block0_mem_en),
    .addr_i(n230_o),
    .di_i(n232_o),
    .do_o(mem_block0_memi0_do_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:197:65  */
  assign n230_o = xbari0_slv_req[116:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:198:33  */
  assign n231_o = xbari0_slv_req[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:198:56  */
  assign n232_o = n231_o[53:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:209:12  */
  assign mem_block1_mem_dat = mem_block1_memi0_do_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:210:12  */
  assign mem_block1_mem_we = n240_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:211:12  */
  assign mem_block1_mem_en = n244_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:29  */
  assign n234_o = xbari0_slv_req[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:52  */
  assign n235_o = n234_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:57  */
  assign n236_o = n235_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:80  */
  assign n237_o = xbari0_slv_req[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:103  */
  assign n238_o = n237_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:108  */
  assign n239_o = n238_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:61  */
  assign n240_o = n239_o ? n236_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:214:29  */
  assign n242_o = xbari0_slv_req[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:214:52  */
  assign n243_o = n242_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:214:57  */
  assign n244_o = n243_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:216:5  */
  sp_sync_mem_9_32_71f8e7976e4cbc4561c9d62fb283e7f788202acb mem_block1_memi0 (
    .clk_i(clk_i),
    .we_i(mem_block1_mem_we),
    .en_i(mem_block1_mem_en),
    .addr_i(n245_o),
    .di_i(n247_o),
    .do_o(mem_block1_memi0_do_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:225:65  */
  assign n245_o = xbari0_slv_req[62:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:226:33  */
  assign n246_o = xbari0_slv_req[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:226:56  */
  assign n247_o = n246_o[53:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:237:12  */
  assign mem_block2_mem_dat = mem_block2_memi0_do_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:238:12  */
  assign mem_block2_mem_we = n255_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:239:12  */
  assign mem_block2_mem_en = n259_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:29  */
  assign n249_o = xbari0_slv_req[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:52  */
  assign n250_o = n249_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:57  */
  assign n251_o = n250_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:80  */
  assign n252_o = xbari0_slv_req[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:103  */
  assign n253_o = n252_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:108  */
  assign n254_o = n253_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:61  */
  assign n255_o = n254_o ? n251_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:242:29  */
  assign n257_o = xbari0_slv_req[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:242:52  */
  assign n258_o = n257_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:242:57  */
  assign n259_o = n258_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:244:5  */
  sp_sync_mem_9_32_71f8e7976e4cbc4561c9d62fb283e7f788202acb mem_block2_memi0 (
    .clk_i(clk_i),
    .we_i(mem_block2_mem_we),
    .en_i(mem_block2_mem_en),
    .addr_i(n260_o),
    .di_i(n262_o),
    .do_o(mem_block2_memi0_do_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:253:65  */
  assign n260_o = xbari0_slv_req[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:254:33  */
  assign n261_o = xbari0_slv_req[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:254:56  */
  assign n262_o = n261_o[53:22];
  assign n264_o = {64'b0000000000000000000000000000000000000000000000000000000000000000, n130_o};
  assign n266_o = {32'b00000000000000000000000000000000, n189_o, 1'b0, 4'b1111, n186_o, n210_o, n208_o, n206_o, n204_o, n202_o, n215_o, n214_o, n213_o, 4'b1111, n211_o};
  assign n267_o = {mem_block0_mem_dat, mem_block1_mem_dat, mem_block2_mem_dat};
endmodule

module msmp
  (input  clk_i,
   input  reset_n_i,
   input  [4:0] host_req_i_adr,
   input  [31:0] host_req_i_dat,
   input  host_req_i_we,
   input  [3:0] host_req_i_sel,
   input  host_req_i_stb,
   input  host_req_i_cyc,
   input  [37:0] pif_i,
   output [31:0] host_rsp_o_data,
   output host_rsp_o_ack,
   output [37:0] pif_o);
  wire [43:0] n0_o;
  wire [31:0] n2_o;
  wire n3_o;
  wire [3:0] agent_core_en;
  wire [3:0] agent_core_init;
  wire [3:0] agent_logic_en;
  wire [3:0] agent_logic_init;
  wire [116:0] agent_txreq;
  wire [5:0] agent_txrsp;
  wire [2:0] agent_rxreq;
  wire [119:0] agent_rxrsp;
  wire [116:0] agent_msg_txreq;
  wire [5:0] agent_msg_txrsp;
  wire [2:0] agent_msg_rxreq;
  wire [119:0] agent_msg_rxrsp;
  wire cpu_gen0_n1_cpui_agent_txreq_o_av;
  wire [31:0] cpu_gen0_n1_cpui_agent_txreq_o_data;
  wire [4:0] cpu_gen0_n1_cpui_agent_txreq_o_comm;
  wire cpu_gen0_n1_cpui_agent_txreq_o_we;
  wire cpu_gen0_n1_cpui_agent_rxreq_o_re;
  wire cpu_gen0_n1_cpui_agent_msg_txreq_o_av;
  wire [31:0] cpu_gen0_n1_cpui_agent_msg_txreq_o_data;
  wire [4:0] cpu_gen0_n1_cpui_agent_msg_txreq_o_comm;
  wire cpu_gen0_n1_cpui_agent_msg_txreq_o_we;
  wire cpu_gen0_n1_cpui_agent_msg_rxreq_o_re;
  localparam [15:0] n5_o = 16'b0000000000000000;
  wire n6_o;
  wire n7_o;
  localparam n8_o = 1'b0;
  wire n9_o;
  wire n10_o;
  wire [38:0] n11_o;
  wire [1:0] n13_o;
  wire n14_o;
  wire n15_o;
  wire [39:0] n17_o;
  wire n18_o;
  wire [31:0] n19_o;
  wire [4:0] n20_o;
  wire n21_o;
  wire n22_o;
  wire [38:0] n23_o;
  wire [1:0] n25_o;
  wire n26_o;
  wire n27_o;
  wire [39:0] n29_o;
  wire n30_o;
  wire [31:0] n31_o;
  wire [4:0] n32_o;
  wire n33_o;
  wire n34_o;
  wire [31:0] host_gen0_hosti0_wb_rsp_o_data;
  wire host_gen0_hosti0_wb_rsp_o_ack;
  wire [3:0] host_gen0_hosti0_agent_core_en_o;
  wire [3:0] host_gen0_hosti0_agent_core_init_o;
  wire [3:0] host_gen0_hosti0_agent_logic_en_o;
  wire [3:0] host_gen0_hosti0_agent_logic_init_o;
  wire host_gen0_hosti0_agent_txreq_o_av;
  wire [31:0] host_gen0_hosti0_agent_txreq_o_data;
  wire [4:0] host_gen0_hosti0_agent_txreq_o_comm;
  wire host_gen0_hosti0_agent_txreq_o_we;
  wire host_gen0_hosti0_agent_rxreq_o_re;
  wire host_gen0_hosti0_agent_msg_txreq_o_av;
  wire [31:0] host_gen0_hosti0_agent_msg_txreq_o_data;
  wire [4:0] host_gen0_hosti0_agent_msg_txreq_o_comm;
  wire host_gen0_hosti0_agent_msg_txreq_o_we;
  wire host_gen0_hosti0_agent_msg_rxreq_o_re;
  localparam n35_o = 1'b1;
  localparam n36_o = 1'b0;
  wire [4:0] n37_o;
  wire [31:0] n38_o;
  wire n39_o;
  wire [3:0] n40_o;
  wire n41_o;
  wire n42_o;
  wire [32:0] n43_o;
  wire [38:0] n49_o;
  wire [1:0] n51_o;
  wire n52_o;
  wire n53_o;
  wire [39:0] n55_o;
  wire n56_o;
  wire [31:0] n57_o;
  wire [4:0] n58_o;
  wire n59_o;
  wire n60_o;
  wire [38:0] n61_o;
  wire [1:0] n63_o;
  wire n64_o;
  wire n65_o;
  wire [39:0] n67_o;
  wire n68_o;
  wire [31:0] n69_o;
  wire [4:0] n70_o;
  wire n71_o;
  wire n72_o;
  wire mem_gen0_memi0_agent_txreq_o_av;
  wire [31:0] mem_gen0_memi0_agent_txreq_o_data;
  wire [4:0] mem_gen0_memi0_agent_txreq_o_comm;
  wire mem_gen0_memi0_agent_txreq_o_we;
  wire mem_gen0_memi0_agent_rxreq_o_re;
  wire mem_gen0_memi0_agent_msg_txreq_o_av;
  wire [31:0] mem_gen0_memi0_agent_msg_txreq_o_data;
  wire [4:0] mem_gen0_memi0_agent_msg_txreq_o_comm;
  wire mem_gen0_memi0_agent_msg_txreq_o_we;
  wire mem_gen0_memi0_agent_msg_rxreq_o_re;
  wire n73_o;
  wire n74_o;
  wire [38:0] n75_o;
  wire [1:0] n77_o;
  wire n78_o;
  wire n79_o;
  wire [39:0] n81_o;
  wire n82_o;
  wire [31:0] n83_o;
  wire [4:0] n84_o;
  wire n85_o;
  wire n86_o;
  wire [38:0] n87_o;
  wire [1:0] n89_o;
  wire n90_o;
  wire n91_o;
  wire [39:0] n93_o;
  wire n94_o;
  wire [31:0] n95_o;
  wire [4:0] n96_o;
  wire n97_o;
  wire n98_o;
  wire [5:0] hibi_segi0_agent_txrsp_o;
  wire [119:0] hibi_segi0_agent_rxrsp_o;
  wire [5:0] hibi_segi0_agent_msg_txrsp_o;
  wire [119:0] hibi_segi0_agent_msg_rxrsp_o;
  wire [116:0] n103_o;
  wire [2:0] n104_o;
  wire [116:0] n105_o;
  wire [2:0] n106_o;
  localparam [37:0] n108_o = 38'bZ;
  assign host_rsp_o_data = n2_o;
  assign host_rsp_o_ack = n3_o;
  assign pif_o = n108_o;
  assign n0_o = {host_req_i_cyc, host_req_i_stb, host_req_i_sel, host_req_i_we, host_req_i_dat, host_req_i_adr};
  assign n2_o = n43_o[31:0];
  assign n3_o = n43_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:50:10  */
  assign agent_core_en = host_gen0_hosti0_agent_core_en_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:51:10  */
  assign agent_core_init = host_gen0_hosti0_agent_core_init_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:52:10  */
  assign agent_logic_en = host_gen0_hosti0_agent_logic_en_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:53:10  */
  assign agent_logic_init = host_gen0_hosti0_agent_logic_init_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:55:10  */
  assign agent_txreq = n103_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:56:10  */
  assign agent_txrsp = hibi_segi0_agent_txrsp_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:57:10  */
  assign agent_rxreq = n104_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:58:10  */
  assign agent_rxrsp = hibi_segi0_agent_rxrsp_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:60:10  */
  assign agent_msg_txreq = n105_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:61:10  */
  assign agent_msg_txrsp = hibi_segi0_agent_msg_txrsp_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:62:10  */
  assign agent_msg_rxreq = n106_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:63:10  */
  assign agent_msg_rxrsp = hibi_segi0_agent_msg_rxrsp_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:72:5  */
  cpu cpu_gen0_n1_cpui (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .hart_id_i(n5_o),
    .core_en_i(n6_o),
    .core_init_i(n7_o),
    .irq_i(n8_o),
    .agent_en_i(n9_o),
    .agent_init_i(n10_o),
    .agent_txrsp_i_full(n14_o),
    .agent_txrsp_i_almost_full(n15_o),
    .agent_rxrsp_i_av(n18_o),
    .agent_rxrsp_i_data(n19_o),
    .agent_rxrsp_i_comm(n20_o),
    .agent_rxrsp_i_empty(n21_o),
    .agent_rxrsp_i_almost_empty(n22_o),
    .agent_msg_txrsp_i_full(n26_o),
    .agent_msg_txrsp_i_almost_full(n27_o),
    .agent_msg_rxrsp_i_av(n30_o),
    .agent_msg_rxrsp_i_data(n31_o),
    .agent_msg_rxrsp_i_comm(n32_o),
    .agent_msg_rxrsp_i_empty(n33_o),
    .agent_msg_rxrsp_i_almost_empty(n34_o),
    .agent_txreq_o_av(cpu_gen0_n1_cpui_agent_txreq_o_av),
    .agent_txreq_o_data(cpu_gen0_n1_cpui_agent_txreq_o_data),
    .agent_txreq_o_comm(cpu_gen0_n1_cpui_agent_txreq_o_comm),
    .agent_txreq_o_we(cpu_gen0_n1_cpui_agent_txreq_o_we),
    .agent_rxreq_o_re(cpu_gen0_n1_cpui_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(cpu_gen0_n1_cpui_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(cpu_gen0_n1_cpui_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(cpu_gen0_n1_cpui_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(cpu_gen0_n1_cpui_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(cpu_gen0_n1_cpui_agent_msg_rxreq_o_re));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:77:43  */
  assign n6_o = agent_core_en[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:78:45  */
  assign n7_o = agent_core_init[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:80:44  */
  assign n9_o = agent_logic_en[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:81:46  */
  assign n10_o = agent_logic_init[0];
  assign n11_o = {cpu_gen0_n1_cpui_agent_txreq_o_we, cpu_gen0_n1_cpui_agent_txreq_o_comm, cpu_gen0_n1_cpui_agent_txreq_o_data, cpu_gen0_n1_cpui_agent_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:83:41  */
  assign n13_o = agent_txrsp[5:4];
  assign n14_o = n13_o[0];
  assign n15_o = n13_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:85:41  */
  assign n17_o = agent_rxrsp[119:80];
  assign n18_o = n17_o[0];
  assign n19_o = n17_o[32:1];
  assign n20_o = n17_o[37:33];
  assign n21_o = n17_o[38];
  assign n22_o = n17_o[39];
  assign n23_o = {cpu_gen0_n1_cpui_agent_msg_txreq_o_we, cpu_gen0_n1_cpui_agent_msg_txreq_o_comm, cpu_gen0_n1_cpui_agent_msg_txreq_o_data, cpu_gen0_n1_cpui_agent_msg_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:87:45  */
  assign n25_o = agent_msg_txrsp[5:4];
  assign n26_o = n25_o[0];
  assign n27_o = n25_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:89:45  */
  assign n29_o = agent_msg_rxrsp[119:80];
  assign n30_o = n29_o[0];
  assign n31_o = n29_o[32:1];
  assign n32_o = n29_o[37:33];
  assign n33_o = n29_o[38];
  assign n34_o = n29_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:98:5  */
  hibi_wishbone_bridge_wrapper_3 host_gen0_hosti0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(n35_o),
    .init_i(n36_o),
    .wb_req_i_adr(n37_o),
    .wb_req_i_dat(n38_o),
    .wb_req_i_we(n39_o),
    .wb_req_i_sel(n40_o),
    .wb_req_i_stb(n41_o),
    .wb_req_i_cyc(n42_o),
    .agent_txrsp_i_full(n52_o),
    .agent_txrsp_i_almost_full(n53_o),
    .agent_rxrsp_i_av(n56_o),
    .agent_rxrsp_i_data(n57_o),
    .agent_rxrsp_i_comm(n58_o),
    .agent_rxrsp_i_empty(n59_o),
    .agent_rxrsp_i_almost_empty(n60_o),
    .agent_msg_txrsp_i_full(n64_o),
    .agent_msg_txrsp_i_almost_full(n65_o),
    .agent_msg_rxrsp_i_av(n68_o),
    .agent_msg_rxrsp_i_data(n69_o),
    .agent_msg_rxrsp_i_comm(n70_o),
    .agent_msg_rxrsp_i_empty(n71_o),
    .agent_msg_rxrsp_i_almost_empty(n72_o),
    .wb_rsp_o_data(host_gen0_hosti0_wb_rsp_o_data),
    .wb_rsp_o_ack(host_gen0_hosti0_wb_rsp_o_ack),
    .agent_core_en_o(host_gen0_hosti0_agent_core_en_o),
    .agent_core_init_o(host_gen0_hosti0_agent_core_init_o),
    .agent_logic_en_o(host_gen0_hosti0_agent_logic_en_o),
    .agent_logic_init_o(host_gen0_hosti0_agent_logic_init_o),
    .agent_txreq_o_av(host_gen0_hosti0_agent_txreq_o_av),
    .agent_txreq_o_data(host_gen0_hosti0_agent_txreq_o_data),
    .agent_txreq_o_comm(host_gen0_hosti0_agent_txreq_o_comm),
    .agent_txreq_o_we(host_gen0_hosti0_agent_txreq_o_we),
    .agent_rxreq_o_re(host_gen0_hosti0_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(host_gen0_hosti0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(host_gen0_hosti0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(host_gen0_hosti0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(host_gen0_hosti0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(host_gen0_hosti0_agent_msg_rxreq_o_re));
  assign n37_o = n0_o[4:0];
  assign n38_o = n0_o[36:5];
  assign n39_o = n0_o[37];
  assign n40_o = n0_o[41:38];
  assign n41_o = n0_o[42];
  assign n42_o = n0_o[43];
  assign n43_o = {host_gen0_hosti0_wb_rsp_o_ack, host_gen0_hosti0_wb_rsp_o_data};
  assign n49_o = {host_gen0_hosti0_agent_txreq_o_we, host_gen0_hosti0_agent_txreq_o_comm, host_gen0_hosti0_agent_txreq_o_data, host_gen0_hosti0_agent_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:114:42  */
  assign n51_o = agent_txrsp[1:0];
  assign n52_o = n51_o[0];
  assign n53_o = n51_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:116:42  */
  assign n55_o = agent_rxrsp[39:0];
  assign n56_o = n55_o[0];
  assign n57_o = n55_o[32:1];
  assign n58_o = n55_o[37:33];
  assign n59_o = n55_o[38];
  assign n60_o = n55_o[39];
  assign n61_o = {host_gen0_hosti0_agent_msg_txreq_o_we, host_gen0_hosti0_agent_msg_txreq_o_comm, host_gen0_hosti0_agent_msg_txreq_o_data, host_gen0_hosti0_agent_msg_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:118:46  */
  assign n63_o = agent_msg_txrsp[1:0];
  assign n64_o = n63_o[0];
  assign n65_o = n63_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:120:46  */
  assign n67_o = agent_msg_rxrsp[39:0];
  assign n68_o = n67_o[0];
  assign n69_o = n67_o[32:1];
  assign n70_o = n67_o[37:33];
  assign n71_o = n67_o[38];
  assign n72_o = n67_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:159:5  */
  hibi_mem_wrapper_3 mem_gen0_memi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(n73_o),
    .en_i(n74_o),
    .agent_txrsp_i_full(n78_o),
    .agent_txrsp_i_almost_full(n79_o),
    .agent_rxrsp_i_av(n82_o),
    .agent_rxrsp_i_data(n83_o),
    .agent_rxrsp_i_comm(n84_o),
    .agent_rxrsp_i_empty(n85_o),
    .agent_rxrsp_i_almost_empty(n86_o),
    .agent_msg_txrsp_i_full(n90_o),
    .agent_msg_txrsp_i_almost_full(n91_o),
    .agent_msg_rxrsp_i_av(n94_o),
    .agent_msg_rxrsp_i_data(n95_o),
    .agent_msg_rxrsp_i_comm(n96_o),
    .agent_msg_rxrsp_i_empty(n97_o),
    .agent_msg_rxrsp_i_almost_empty(n98_o),
    .agent_txreq_o_av(mem_gen0_memi0_agent_txreq_o_av),
    .agent_txreq_o_data(mem_gen0_memi0_agent_txreq_o_data),
    .agent_txreq_o_comm(mem_gen0_memi0_agent_txreq_o_comm),
    .agent_txreq_o_we(mem_gen0_memi0_agent_txreq_o_we),
    .agent_rxreq_o_re(mem_gen0_memi0_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(mem_gen0_memi0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(mem_gen0_memi0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(mem_gen0_memi0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(mem_gen0_memi0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(mem_gen0_memi0_agent_msg_rxreq_o_re));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:166:46  */
  assign n73_o = agent_logic_en[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:167:48  */
  assign n74_o = agent_logic_init[1];
  assign n75_o = {mem_gen0_memi0_agent_txreq_o_we, mem_gen0_memi0_agent_txreq_o_comm, mem_gen0_memi0_agent_txreq_o_data, mem_gen0_memi0_agent_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:169:43  */
  assign n77_o = agent_txrsp[3:2];
  assign n78_o = n77_o[0];
  assign n79_o = n77_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:171:43  */
  assign n81_o = agent_rxrsp[79:40];
  assign n82_o = n81_o[0];
  assign n83_o = n81_o[32:1];
  assign n84_o = n81_o[37:33];
  assign n85_o = n81_o[38];
  assign n86_o = n81_o[39];
  assign n87_o = {mem_gen0_memi0_agent_msg_txreq_o_we, mem_gen0_memi0_agent_msg_txreq_o_comm, mem_gen0_memi0_agent_msg_txreq_o_data, mem_gen0_memi0_agent_msg_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:173:47  */
  assign n89_o = agent_msg_txrsp[3:2];
  assign n90_o = n89_o[0];
  assign n91_o = n89_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:175:47  */
  assign n93_o = agent_msg_rxrsp[79:40];
  assign n94_o = n93_o[0];
  assign n95_o = n93_o[32:1];
  assign n96_o = n93_o[37:33];
  assign n97_o = n93_o[38];
  assign n98_o = n93_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:182:3  */
  hibi_seg_r1_6_16_32_5_6_1_1_0_0_8_8_8_8_40_1_0_0_1_0_0_0_3_0 hibi_segi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .agent_txreq_i(agent_txreq),
    .agent_rxreq_i(agent_rxreq),
    .agent_msg_txreq_i(agent_msg_txreq),
    .agent_msg_rxreq_i(agent_msg_rxreq),
    .agent_txrsp_o(hibi_segi0_agent_txrsp_o),
    .agent_rxrsp_o(hibi_segi0_agent_rxrsp_o),
    .agent_msg_txrsp_o(hibi_segi0_agent_msg_txrsp_o),
    .agent_msg_rxrsp_o(hibi_segi0_agent_msg_rxrsp_o));
  assign n103_o = {n11_o, n75_o, n49_o};
  assign n104_o = {cpu_gen0_n1_cpui_agent_rxreq_o_re, mem_gen0_memi0_agent_rxreq_o_re, host_gen0_hosti0_agent_rxreq_o_re};
  assign n105_o = {n23_o, n87_o, n61_o};
  assign n106_o = {cpu_gen0_n1_cpui_agent_msg_rxreq_o_re, mem_gen0_memi0_agent_msg_rxreq_o_re, host_gen0_hosti0_agent_msg_rxreq_o_re};
endmodule

