// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "05/22/2020 21:18:00"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SCPU (
	jump,
	Instr,
	OCLK,
	CLK,
	PC,
	reset,
	Bzero,
	zero,
	RsData,
	regWr,
	WriteAddr,
	RegDst,
	WriteData,
	M2R,
	ALUOut,
	Mem,
	MemWr,
	MemRead,
	RtData,
	ALUctl,
	ALUop,
	DataB,
	ALUSrc,
	Imm32,
	Branch,
	Bimm,
	jumpPC,
	newPC);
output 	jump;
output 	[31:0] Instr;
output 	OCLK;
input 	CLK;
output 	[31:0] PC;
input 	reset;
output 	Bzero;
output 	zero;
output 	[31:0] RsData;
output 	regWr;
output 	[4:0] WriteAddr;
output 	RegDst;
output 	[31:0] WriteData;
output 	M2R;
output 	[31:0] ALUOut;
output 	[31:0] Mem;
output 	MemWr;
output 	MemRead;
output 	[31:0] RtData;
output 	[3:0] ALUctl;
output 	[1:0] ALUop;
output 	[31:0] DataB;
output 	ALUSrc;
output 	[31:0] Imm32;
output 	Branch;
output 	[31:0] Bimm;
output 	[31:0] jumpPC;
output 	[31:0] newPC;

// Design Ports Information
// jump	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[31]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[30]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[29]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[28]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[27]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[26]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[25]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[24]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[23]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[22]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[21]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[20]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[19]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[18]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[17]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[16]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[15]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[14]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[13]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[12]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[11]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[10]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[9]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[8]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[7]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[6]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[5]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[4]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[3]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[2]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[1]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OCLK	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[31]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[30]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[29]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[28]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[27]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[26]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[25]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[24]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[23]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[22]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[21]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[20]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[19]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[18]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[17]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[16]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[15]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[14]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[13]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[12]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[11]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[10]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[9]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[8]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[7]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[6]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[5]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[4]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[3]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[2]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[1]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[0]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bzero	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zero	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[31]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[30]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[29]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[28]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[27]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[26]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[25]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[24]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[23]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[22]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[21]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[20]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[19]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[18]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[17]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[16]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[15]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[14]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[13]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[12]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[11]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[10]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[9]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[8]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[7]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[6]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[4]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[3]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[2]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[1]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[0]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regWr	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteAddr[4]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteAddr[3]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteAddr[2]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteAddr[1]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteAddr[0]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegDst	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[31]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[30]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[29]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[28]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[27]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[26]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[25]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[24]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[23]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[22]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[21]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[20]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[19]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[18]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[17]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[16]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[15]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[14]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[13]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[12]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[11]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[10]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[9]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[8]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[7]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[6]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[5]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[4]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[3]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[2]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[1]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WriteData[0]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// M2R	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[31]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[30]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[29]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[28]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[27]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[26]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[25]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[24]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[23]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[22]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[21]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[20]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[19]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[18]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[17]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[16]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[15]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[14]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[13]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[12]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[11]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[10]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[9]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[8]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[7]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[6]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[5]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[4]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[3]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[1]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[0]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[31]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[30]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[29]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[28]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[27]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[26]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[25]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[24]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[23]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[22]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[21]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[20]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[19]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[18]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[17]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[16]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[15]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[14]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[13]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[12]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[11]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[10]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[9]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[8]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[7]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[6]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[5]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[4]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[3]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[2]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[1]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem[0]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemWr	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemRead	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[31]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[30]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[29]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[28]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[27]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[26]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[25]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[24]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[23]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[22]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[21]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[20]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[19]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[18]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[17]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[16]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[15]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[14]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[13]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[12]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[11]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[10]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[9]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[8]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[7]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[6]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[5]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[3]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[2]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[1]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[0]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUctl[3]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUctl[2]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUctl[1]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUctl[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUop[1]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUop[0]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[31]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[30]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[29]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[28]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[27]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[26]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[25]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[24]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[23]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[22]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[21]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[20]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[19]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[18]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[17]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[15]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[14]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[13]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[12]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[11]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[10]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[9]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[8]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[7]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[6]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[5]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[4]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[3]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[2]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataB[0]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUSrc	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[31]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[30]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[29]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[28]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[27]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[26]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[25]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[24]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[23]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[22]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[21]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[20]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[19]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[18]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[17]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[16]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[15]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[14]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[13]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[12]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[11]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[10]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[9]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[8]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[7]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[6]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[5]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[4]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[3]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[2]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[1]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Imm32[0]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[31]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[30]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[29]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[28]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[27]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[26]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[25]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[24]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[23]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[22]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[21]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[20]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[19]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[18]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[17]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[16]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[15]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[14]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[13]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[12]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[11]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[10]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[9]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[8]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[7]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[6]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[4]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[3]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[2]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[1]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bimm[0]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[31]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[30]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[29]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[28]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[27]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[26]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[25]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[24]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[23]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[22]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[21]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[20]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[19]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[18]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[17]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[16]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[15]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[14]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[13]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[12]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[11]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[10]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[9]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[8]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[7]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[6]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[5]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[4]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[3]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[1]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpPC[0]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[31]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[30]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[29]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[28]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[27]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[26]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[25]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[24]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[23]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[22]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[21]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[20]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[19]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[18]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[17]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[16]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[15]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[14]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[13]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[12]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[11]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[10]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[9]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[8]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[7]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[6]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[5]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[4]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[3]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[2]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[1]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// newPC[0]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("SCPU_v.sdo");
// synopsys translate_on

wire \inst12|Add1~2_combout ;
wire \inst12|Add1~32_combout ;
wire \inst12|Add1~56_combout ;
wire \inst20|Add1~8_combout ;
wire \inst20|Add1~12_combout ;
wire \inst20|Add1~18_combout ;
wire \inst20|Add1~24_combout ;
wire \inst20|Add1~48_combout ;
wire \inst20|Add0~2_combout ;
wire \inst20|Add0~6_combout ;
wire \inst20|Add0~16_combout ;
wire \inst20|Add0~28_combout ;
wire \inst20|Add0~30_combout ;
wire \inst20|Add0~34_combout ;
wire \inst20|Add0~36_combout ;
wire \inst20|Add0~40_combout ;
wire \inst20|Add0~42_combout ;
wire \inst20|Add0~44_combout ;
wire \inst20|Add0~46_combout ;
wire \inst20|Add0~52_combout ;
wire \inst5|Add0~6_combout ;
wire \inst5|Add0~16_combout ;
wire \inst5|Add0~23 ;
wire \inst5|Add0~24_combout ;
wire \inst|Mux1~0_combout ;
wire \inst18|RF[4][29]~regout ;
wire \inst18|RF[3][29]~regout ;
wire \inst18|RF[4][28]~regout ;
wire \inst18|RF[1][28]~regout ;
wire \inst18|Mux3~1_combout ;
wire \inst18|RF[3][28]~regout ;
wire \inst18|Mux3~2_combout ;
wire \inst18|RF[2][25]~regout ;
wire \inst18|RF[0][25]~regout ;
wire \inst18|RF[4][24]~regout ;
wire \inst18|RF[1][24]~regout ;
wire \inst18|RF[1][23]~regout ;
wire \inst18|RF[4][22]~regout ;
wire \inst18|RF[0][22]~regout ;
wire \inst18|RF[5][21]~regout ;
wire \inst18|Mux10~0_combout ;
wire \inst18|RF[1][21]~regout ;
wire \inst18|RF[3][21]~regout ;
wire \inst18|Mux11~0_combout ;
wire \inst18|RF[1][20]~regout ;
wire \inst18|RF[3][20]~regout ;
wire \inst18|RF[5][19]~regout ;
wire \inst18|RF[4][18]~regout ;
wire \inst18|RF[3][18]~regout ;
wire \inst18|RF[4][17]~regout ;
wire \inst18|RF[2][17]~regout ;
wire \inst18|RF[1][17]~regout ;
wire \inst18|RF[5][16]~regout ;
wire \inst18|RF[0][16]~regout ;
wire \inst18|RF[3][16]~regout ;
wire \inst18|RF[5][15]~regout ;
wire \inst18|RF[2][15]~regout ;
wire \inst18|RF[0][15]~regout ;
wire \inst18|RF[5][14]~regout ;
wire \inst18|RF[0][14]~regout ;
wire \inst18|RF[3][14]~regout ;
wire \inst18|RF[3][13]~regout ;
wire \inst18|RF[4][12]~regout ;
wire \inst18|RF[1][12]~regout ;
wire \inst18|RF[1][11]~regout ;
wire \inst18|RF[3][11]~regout ;
wire \inst18|RF[5][10]~regout ;
wire \inst18|RF[0][10]~regout ;
wire \inst18|RF[3][10]~regout ;
wire \inst18|RF[4][9]~regout ;
wire \inst18|RF[2][9]~regout ;
wire \inst18|RF[0][9]~regout ;
wire \inst18|RF[5][8]~regout ;
wire \inst18|RF[2][8]~regout ;
wire \inst18|RF[1][8]~regout ;
wire \inst18|RF[5][7]~regout ;
wire \inst18|RF[1][7]~regout ;
wire \inst18|RF[3][7]~regout ;
wire \inst18|RF[0][6]~regout ;
wire \inst18|RF[3][6]~regout ;
wire \inst18|RF[4][5]~regout ;
wire \inst18|RF[1][5]~regout ;
wire \inst18|RF[2][4]~regout ;
wire \inst18|RF[0][4]~regout ;
wire \inst18|RF[0][3]~regout ;
wire \inst18|RF[3][1]~regout ;
wire \inst18|RF[5][0]~regout ;
wire \inst18|RF[5][30]~regout ;
wire \inst18|RF[3][30]~regout ;
wire \inst12|Mux26~0_combout ;
wire \inst12|Equal0~2_combout ;
wire \inst12|Equal0~3_combout ;
wire \inst18|RF[3][31]~regout ;
wire \inst12|Mux7~0_combout ;
wire \inst18|RF~3_combout ;
wire \inst18|RF~15_combout ;
wire \inst18|RF~17_combout ;
wire \inst18|RF~19_combout ;
wire \inst18|RF~21_combout ;
wire \inst18|RF~33_combout ;
wire \inst18|RF~35_combout ;
wire \inst18|RF~37_combout ;
wire \inst18|RF~39_combout ;
wire \inst18|RF~44_combout ;
wire \inst18|RF~47_combout ;
wire \inst18|RF~50_combout ;
wire \inst18|RF~54_combout ;
wire \inst18|RF~56_combout ;
wire \inst18|RF~59_combout ;
wire \inst18|RF~61_combout ;
wire \inst18|RF~67_combout ;
wire \inst18|RF~71_combout ;
wire \inst18|RF~72_combout ;
wire \inst18|RF~73_combout ;
wire \inst18|RF~74_combout ;
wire \inst18|RF~80_combout ;
wire \inst18|RF~81_combout ;
wire \inst18|RF~83_combout ;
wire \inst18|RF~85_combout ;
wire \inst18|RF~90_combout ;
wire \inst18|RF~91_combout ;
wire \inst18|RF~96_combout ;
wire \inst18|RF~97_combout ;
wire \inst18|RF~99_combout ;
wire \inst18|RF~104_combout ;
wire \inst18|RF~106_combout ;
wire \inst18|RF~110_combout ;
wire \inst18|RF~111_combout ;
wire \inst18|RF~112_combout ;
wire \inst18|RF~113_combout ;
wire \inst18|RF~115_combout ;
wire \inst18|RF~118_combout ;
wire \inst18|RF~119_combout ;
wire \inst18|RF~124_combout ;
wire \inst18|RF~126_combout ;
wire \inst18|RF~130_combout ;
wire \inst18|RF~131_combout ;
wire \inst18|RF~132_combout ;
wire \inst18|RF~134_combout ;
wire \inst18|RF~138_combout ;
wire \inst18|RF~140_combout ;
wire \inst18|RF~145_combout ;
wire \inst18|RF~156_combout ;
wire \inst18|RF~166_combout ;
wire \inst18|RF~171_combout ;
wire \CLK~combout ;
wire \CLK~clkctrl_outclk ;
wire \inst18|RF[5][0]~feeder_combout ;
wire \inst5|cnt1~1_combout ;
wire \inst5|Add0~1 ;
wire \inst5|Add0~2_combout ;
wire \inst5|cnt1~0_combout ;
wire \inst5|Add0~3 ;
wire \inst5|Add0~4_combout ;
wire \inst5|Add0~5 ;
wire \inst5|Add0~7 ;
wire \inst5|Add0~8_combout ;
wire \inst5|Add0~9 ;
wire \inst5|Add0~11 ;
wire \inst5|Add0~13 ;
wire \inst5|Add0~14_combout ;
wire \inst5|Add0~15 ;
wire \inst5|Add0~17 ;
wire \inst5|Add0~18_combout ;
wire \inst5|Add0~19 ;
wire \inst5|Add0~21 ;
wire \inst5|Add0~22_combout ;
wire \inst5|Add0~20_combout ;
wire \inst5|Equal0~2_combout ;
wire \inst5|Add0~0_combout ;
wire \inst5|cnt1~2_combout ;
wire \inst5|Equal0~0_combout ;
wire \inst5|Add0~10_combout ;
wire \inst5|Add0~12_combout ;
wire \inst5|Equal0~1_combout ;
wire \inst5|Equal0~3_combout ;
wire \inst5|OCLK~0_combout ;
wire \inst5|OCLK~regout ;
wire \inst5|OCLK~clkctrl_outclk ;
wire \inst20|Add1~0_combout ;
wire \reset~combout ;
wire \inst20|Add1~1 ;
wire \inst20|Add1~2_combout ;
wire \inst20|Add1~3 ;
wire \inst20|Add1~4_combout ;
wire \inst20|PC[4]~23_combout ;
wire \inst20|Add1~5 ;
wire \inst20|Add1~6_combout ;
wire \inst20|Add1~7 ;
wire \inst20|Add1~9 ;
wire \inst20|Add1~10_combout ;
wire \inst20|Add0~5 ;
wire \inst20|Add0~7 ;
wire \inst20|Add0~9 ;
wire \inst20|Add0~11 ;
wire \inst20|Add0~12_combout ;
wire \inst20|PC[7]~20_combout ;
wire \inst20|Add1~11 ;
wire \inst20|Add1~13 ;
wire \inst20|Add1~14_combout ;
wire \inst20|PC[9]~18_combout ;
wire \inst20|Add0~13 ;
wire \inst20|Add0~14_combout ;
wire \inst20|PC[8]~19_combout ;
wire \inst20|Add0~10_combout ;
wire \inst20|PC[6]~21_combout ;
wire \inst20|Add0~8_combout ;
wire \inst20|PC[5]~22_combout ;
wire \inst20|Add0~3 ;
wire \inst20|Add0~4_combout ;
wire \inst20|PC[3]~24_combout ;
wire \inst7|Equal2~2_combout ;
wire \inst7|Equal4~0_combout ;
wire \inst7|Equal2~3_combout ;
wire \inst7|Equal5~0_combout ;
wire \inst10|WriteAddr[2]~2_combout ;
wire \inst10|WriteAddr[4]~0_combout ;
wire \inst10|WriteAddr[3]~1_combout ;
wire \inst7|Equal4~1_combout ;
wire \inst18|RF[5][31]~0_combout ;
wire \inst10|WriteAddr[1]~3_combout ;
wire \inst18|RF[4][25]~2_combout ;
wire \inst18|RF~122_combout ;
wire \inst18|RF[4][25]~4_combout ;
wire \inst18|RF[4][7]~regout ;
wire \inst18|Mux56~0_combout ;
wire \inst|WideOr0~0_combout ;
wire \inst|Mux0~2_combout ;
wire \inst7|Equal6~0_combout ;
wire \inst|WideOr1~0_combout ;
wire \inst|Mux1~1_combout ;
wire \inst|WideOr2~0_combout ;
wire \inst12|Mux4~12_combout ;
wire \inst12|Mux15~0_combout ;
wire \inst9|WriteData[6]~85_combout ;
wire \inst18|RF[5][31]~1_combout ;
wire \inst18|RF[5][6]~regout ;
wire \inst18|Mux25~0_combout ;
wire \inst18|RF[2][24]~5_combout ;
wire \inst18|RF~128_combout ;
wire \inst18|RF[2][24]~7_combout ;
wire \inst18|RF[2][6]~regout ;
wire \inst18|RF[1][25]~8_combout ;
wire \inst18|RF~129_combout ;
wire \inst18|RF[1][25]~10_combout ;
wire \inst18|RF[1][6]~regout ;
wire \inst18|Mux25~1_combout ;
wire \inst18|Mux25~2_combout ;
wire \inst18|Mux25~3_combout ;
wire \inst12|Mux4~4_combout ;
wire \inst18|RF~127_combout ;
wire \inst18|RF[4][6]~regout ;
wire \inst18|Mux57~0_combout ;
wire \inst18|Mux57~1_combout ;
wire \inst18|Mux57~2_combout ;
wire \inst18|Mux57~3_combout ;
wire \inst8|DataB[6]~23_combout ;
wire \inst18|Mux26~0_combout ;
wire \inst18|RF[3][8]~14_combout ;
wire \inst18|RF~136_combout ;
wire \inst18|RF[3][8]~16_combout ;
wire \inst18|RF[3][5]~regout ;
wire \inst18|RF[0][19]~11_combout ;
wire \inst18|RF~135_combout ;
wire \inst18|RF[0][19]~13_combout ;
wire \inst18|RF[0][5]~regout ;
wire \inst18|Mux26~1_combout ;
wire \inst18|Mux26~2_combout ;
wire \inst18|Mux26~3_combout ;
wire \inst18|RF~137_combout ;
wire \inst18|RF[4][4]~regout ;
wire \inst18|Mux27~0_combout ;
wire \inst18|RF~141_combout ;
wire \inst18|RF[3][4]~regout ;
wire \inst18|RF~139_combout ;
wire \inst18|RF[1][4]~regout ;
wire \inst18|Mux27~1_combout ;
wire \inst18|Mux27~2_combout ;
wire \inst18|Mux27~3_combout ;
wire \inst9|WriteData[3]~88_combout ;
wire \inst18|RF[5][3]~feeder_combout ;
wire \inst18|RF[5][3]~regout ;
wire \inst18|Mux60~0_combout ;
wire \inst18|RF~143_combout ;
wire \inst18|RF[2][3]~regout ;
wire \inst18|RF~144_combout ;
wire \inst18|RF[1][3]~regout ;
wire \inst18|Mux60~1_combout ;
wire \inst18|Mux60~2_combout ;
wire \inst18|Mux60~3_combout ;
wire \inst8|DataB[3]~26_combout ;
wire \inst18|RF~117_combout ;
wire \inst18|RF[4][8]~regout ;
wire \inst18|Mux55~0_combout ;
wire \inst9|WriteData[9]~82_combout ;
wire \inst18|RF[5][9]~regout ;
wire \inst18|Mux22~0_combout ;
wire \inst18|RF~116_combout ;
wire \inst18|RF[3][9]~regout ;
wire \inst18|RF~114_combout ;
wire \inst18|RF[1][9]~regout ;
wire \inst18|Mux22~1_combout ;
wire \inst18|Mux22~2_combout ;
wire \inst18|Mux22~3_combout ;
wire \inst|WideOr3~0_combout ;
wire \inst12|Mux4~5_combout ;
wire \inst|Mux2~2_combout ;
wire \inst18|Mux54~0_combout ;
wire \inst18|Mux54~1_combout ;
wire \inst18|Mux54~2_combout ;
wire \inst18|Mux54~3_combout ;
wire \inst8|DataB[9]~20_combout ;
wire \inst18|Mux29~0_combout ;
wire \inst18|RF~151_combout ;
wire \inst18|RF[3][2]~regout ;
wire \inst18|RF~148_combout ;
wire \inst18|RF[2][2]~regout ;
wire \inst18|RF~150_combout ;
wire \inst18|RF[0][2]~regout ;
wire \inst18|RF~149_combout ;
wire \inst18|RF[1][2]~regout ;
wire \inst18|Mux29~1_combout ;
wire \inst18|Mux29~2_combout ;
wire \inst18|Mux29~3_combout ;
wire \inst12|Mux31~0_combout ;
wire \inst12|Mux30~0_combout ;
wire \inst12|Mux4~13_combout ;
wire \inst12|Mux4~6_combout ;
wire \inst8|DataB[0]~29_combout ;
wire \inst12|Add0~1 ;
wire \inst12|Add0~2_combout ;
wire \inst12|Mux30~1_combout ;
wire \inst12|Mux30~2_combout ;
wire \inst12|Mux30~3_combout ;
wire \inst12|Mux30~4_combout ;
wire \inst9|WriteData[1]~90_combout ;
wire \inst18|RF[5][1]~feeder_combout ;
wire \inst18|RF[5][1]~regout ;
wire \inst18|Mux30~0_combout ;
wire \inst18|RF~153_combout ;
wire \inst18|RF[2][1]~regout ;
wire \inst18|RF~154_combout ;
wire \inst18|RF[1][1]~regout ;
wire \inst18|Mux30~1_combout ;
wire \inst18|Mux30~2_combout ;
wire \inst18|Mux30~3_combout ;
wire \inst12|Add0~3 ;
wire \inst12|Add0~5 ;
wire \inst12|Add0~7 ;
wire \inst12|Add0~9 ;
wire \inst12|Add0~11 ;
wire \inst12|Add0~13 ;
wire \inst12|Add0~15 ;
wire \inst12|Add0~17 ;
wire \inst12|Add0~18_combout ;
wire \inst12|Mux22~0_combout ;
wire \inst18|Mux23~0_combout ;
wire \inst18|RF~120_combout ;
wire \inst18|RF[0][8]~regout ;
wire \inst18|Mux23~1_combout ;
wire \inst18|Mux23~2_combout ;
wire \inst18|Mux23~3_combout ;
wire \inst18|Mux24~0_combout ;
wire \inst18|RF~125_combout ;
wire \inst18|RF[0][7]~regout ;
wire \inst18|Mux24~1_combout ;
wire \inst18|Mux24~2_combout ;
wire \inst18|Mux24~3_combout ;
wire \inst12|Add1~13 ;
wire \inst12|Add1~15 ;
wire \inst12|Add1~17 ;
wire \inst12|Add1~18_combout ;
wire \inst12|Mux22~1_combout ;
wire \inst12|Mux22~2_combout ;
wire \inst12|Mux22~3_combout ;
wire \inst12|Mux22~4_combout ;
wire \inst18|RF~107_combout ;
wire \inst18|RF[4][10]~regout ;
wire \inst18|Mux21~0_combout ;
wire \inst8|DataB[12]~17_combout ;
wire \inst12|Mux19~0_combout ;
wire \inst18|RF~93_combout ;
wire \inst18|RF[2][13]~regout ;
wire \inst18|RF~95_combout ;
wire \inst18|RF[0][13]~regout ;
wire \inst18|RF~94_combout ;
wire \inst18|RF[1][13]~regout ;
wire \inst18|Mux18~1_combout ;
wire \inst18|Mux18~2_combout ;
wire \inst9|WriteData[13]~78_combout ;
wire \inst18|RF[5][13]~regout ;
wire \inst18|Mux18~0_combout ;
wire \inst18|Mux18~3_combout ;
wire \inst8|DataB[13]~16_combout ;
wire \inst8|DataB[11]~18_combout ;
wire \inst12|Add0~19 ;
wire \inst12|Add0~21 ;
wire \inst12|Add0~23 ;
wire \inst12|Add0~25 ;
wire \inst12|Add0~26_combout ;
wire \inst12|Mux18~1_combout ;
wire \inst12|Add1~19 ;
wire \inst12|Add1~21 ;
wire \inst12|Add1~22_combout ;
wire \inst12|Add0~22_combout ;
wire \inst12|Mux20~0_combout ;
wire \inst12|Mux20~1_combout ;
wire \inst12|Mux20~2_combout ;
wire \inst12|Mux20~3_combout ;
wire \inst12|Mux20~4_combout ;
wire \inst9|WriteData[11]~80_combout ;
wire \inst18|RF[5][11]~regout ;
wire \inst18|Mux20~0_combout ;
wire \inst18|RF~103_combout ;
wire \inst18|RF[2][11]~regout ;
wire \inst18|RF~105_combout ;
wire \inst18|RF[0][11]~regout ;
wire \inst18|Mux20~1_combout ;
wire \inst18|Mux20~2_combout ;
wire \inst18|Mux20~3_combout ;
wire \inst12|Add1~23 ;
wire \inst12|Add1~25 ;
wire \inst12|Add1~26_combout ;
wire \inst12|Mux18~2_combout ;
wire \inst12|Mux18~3_combout ;
wire \inst12|Mux18~0_combout ;
wire \inst12|Mux18~4_combout ;
wire \inst18|RF~92_combout ;
wire \inst18|RF[4][13]~regout ;
wire \inst18|Mux50~0_combout ;
wire \inst18|Mux50~1_combout ;
wire \inst18|Mux50~2_combout ;
wire \inst18|Mux50~3_combout ;
wire \inst18|RF~98_combout ;
wire \inst18|RF[2][12]~regout ;
wire \inst18|RF~101_combout ;
wire \inst18|RF[3][12]~regout ;
wire \inst18|RF~100_combout ;
wire \inst18|RF[0][12]~regout ;
wire \inst18|Mux19~1_combout ;
wire \inst18|Mux19~2_combout ;
wire \inst18|Mux19~0_combout ;
wire \inst18|Mux19~3_combout ;
wire \inst12|Add1~24_combout ;
wire \inst12|Add0~24_combout ;
wire \inst12|Mux19~1_combout ;
wire \inst12|Mux19~2_combout ;
wire \inst12|Mux19~3_combout ;
wire \inst12|Mux19~4_combout ;
wire \inst9|WriteData[12]~79_combout ;
wire \inst18|RF[5][12]~regout ;
wire \inst18|Mux51~0_combout ;
wire \inst18|Mux51~1_combout ;
wire \inst18|Mux51~2_combout ;
wire \inst18|Mux51~3_combout ;
wire \inst18|RF~102_combout ;
wire \inst18|RF[4][11]~regout ;
wire \inst18|Mux52~0_combout ;
wire \inst18|Mux52~1_combout ;
wire \inst18|Mux52~2_combout ;
wire \inst18|Mux52~3_combout ;
wire \inst18|RF~109_combout ;
wire \inst18|RF[1][10]~regout ;
wire \inst18|Mux21~1_combout ;
wire \inst18|Mux21~2_combout ;
wire \inst18|Mux21~3_combout ;
wire \inst8|DataB[10]~19_combout ;
wire \inst12|Add1~20_combout ;
wire \inst12|Add0~20_combout ;
wire \inst12|Mux21~0_combout ;
wire \inst12|Mux21~1_combout ;
wire \inst12|Mux21~2_combout ;
wire \inst12|Mux21~3_combout ;
wire \inst12|Mux21~4_combout ;
wire \inst18|RF~108_combout ;
wire \inst18|RF[2][10]~regout ;
wire \inst18|Mux53~1_combout ;
wire \inst18|Mux53~2_combout ;
wire \inst18|Mux53~0_combout ;
wire \inst18|Mux53~3_combout ;
wire \inst18|RF~121_combout ;
wire \inst18|RF[3][8]~regout ;
wire \inst18|Mux55~1_combout ;
wire \inst18|Mux55~2_combout ;
wire \inst18|Mux55~3_combout ;
wire \inst8|DataB[8]~21_combout ;
wire \inst12|Add1~16_combout ;
wire \inst12|Add0~16_combout ;
wire \inst12|Mux23~1_combout ;
wire \inst12|Mux23~2_combout ;
wire \inst12|Mux23~3_combout ;
wire \inst12|Mux23~0_combout ;
wire \inst12|Mux23~4_combout ;
wire \inst18|RF~152_combout ;
wire \inst18|RF[4][1]~regout ;
wire \inst18|Mux62~0_combout ;
wire \inst18|RF~155_combout ;
wire \inst18|RF[0][1]~regout ;
wire \inst18|Mux62~1_combout ;
wire \inst18|Mux62~2_combout ;
wire \inst18|Mux62~3_combout ;
wire \inst8|DataB[1]~28_combout ;
wire \inst18|Mux31~0_combout ;
wire \inst12|Add0~0_combout ;
wire \inst12|Mux31~1_combout ;
wire \inst12|Add1~0_combout ;
wire \inst8|DataB[31]~31_combout ;
wire \inst8|DataB[14]~15_combout ;
wire \inst12|Mux17~0_combout ;
wire \inst12|Add0~27 ;
wire \inst12|Add0~28_combout ;
wire \inst12|Mux17~1_combout ;
wire \inst12|Add1~27 ;
wire \inst12|Add1~28_combout ;
wire \inst12|Mux17~2_combout ;
wire \inst12|Mux17~3_combout ;
wire \inst12|Mux17~4_combout ;
wire \inst8|DataB[19]~10_combout ;
wire \inst18|RF~63_combout ;
wire \inst18|RF[2][19]~regout ;
wire \inst18|RF~66_combout ;
wire \inst18|RF[3][19]~regout ;
wire \inst18|RF~65_combout ;
wire \inst18|RF[0][19]~regout ;
wire \inst18|RF~64_combout ;
wire \inst18|RF[1][19]~regout ;
wire \inst18|Mux12~1_combout ;
wire \inst18|Mux12~2_combout ;
wire \inst18|Mux12~0_combout ;
wire \inst18|Mux12~3_combout ;
wire \inst8|DataB[18]~11_combout ;
wire \inst12|Mux14~0_combout ;
wire \inst18|Mux15~0_combout ;
wire \inst12|Mux15~1_combout ;
wire \inst8|DataB[16]~13_combout ;
wire \inst12|Mux16~0_combout ;
wire \inst8|DataB[15]~14_combout ;
wire \inst12|Add1~29 ;
wire \inst12|Add1~30_combout ;
wire \inst12|Add0~29 ;
wire \inst12|Add0~30_combout ;
wire \inst12|Mux16~1_combout ;
wire \inst12|Mux16~2_combout ;
wire \inst12|Mux16~3_combout ;
wire \inst12|Mux16~4_combout ;
wire \inst18|RF~84_combout ;
wire \inst18|RF[1][15]~regout ;
wire \inst18|Mux16~1_combout ;
wire \inst18|Mux16~2_combout ;
wire \inst18|RF~82_combout ;
wire \inst18|RF[4][15]~regout ;
wire \inst18|Mux16~0_combout ;
wire \inst18|Mux16~3_combout ;
wire \inst12|Add0~31 ;
wire \inst12|Add0~32_combout ;
wire \inst12|Mux15~2_combout ;
wire \inst12|Mux15~3_combout ;
wire \inst12|Mux15~4_combout ;
wire \inst12|Mux15~5_combout ;
wire \inst18|RF~78_combout ;
wire \inst18|RF[2][16]~regout ;
wire \inst18|RF~79_combout ;
wire \inst18|RF[1][16]~regout ;
wire \inst18|Mux15~1_combout ;
wire \inst18|Mux15~2_combout ;
wire \inst18|Mux15~3_combout ;
wire \inst12|Add1~31 ;
wire \inst12|Add1~33 ;
wire \inst12|Add1~34_combout ;
wire \inst12|Add0~33 ;
wire \inst12|Add0~34_combout ;
wire \inst12|Mux14~1_combout ;
wire \inst12|Mux14~2_combout ;
wire \inst12|Mux14~3_combout ;
wire \inst12|Mux14~4_combout ;
wire \inst18|RF~76_combout ;
wire \inst18|RF[3][17]~regout ;
wire \inst18|RF~75_combout ;
wire \inst18|RF[0][17]~regout ;
wire \inst18|Mux14~1_combout ;
wire \inst18|Mux14~2_combout ;
wire \inst18|Mux14~0_combout ;
wire \inst18|Mux14~3_combout ;
wire \inst12|Add1~35 ;
wire \inst12|Add1~36_combout ;
wire \inst12|Add0~35 ;
wire \inst12|Add0~36_combout ;
wire \inst12|Mux13~0_combout ;
wire \inst12|Mux13~1_combout ;
wire \inst12|Mux13~2_combout ;
wire \inst12|Mux13~3_combout ;
wire \inst12|Mux13~4_combout ;
wire \inst18|RF~68_combout ;
wire \inst18|RF[2][18]~regout ;
wire \inst18|RF~70_combout ;
wire \inst18|RF[0][18]~regout ;
wire \inst18|Mux13~1_combout ;
wire \inst18|Mux13~2_combout ;
wire \inst18|Mux13~0_combout ;
wire \inst18|Mux13~3_combout ;
wire \inst12|Add0~37 ;
wire \inst12|Add0~38_combout ;
wire \inst12|Mux12~0_combout ;
wire \inst12|Add1~37 ;
wire \inst12|Add1~38_combout ;
wire \inst12|Mux12~1_combout ;
wire \inst12|Mux12~2_combout ;
wire \inst12|Mux12~3_combout ;
wire \inst12|Mux12~4_combout ;
wire \inst18|RF~62_combout ;
wire \inst18|RF[4][19]~regout ;
wire \inst18|Mux44~0_combout ;
wire \inst18|Mux44~1_combout ;
wire \inst18|Mux44~2_combout ;
wire \inst18|Mux44~3_combout ;
wire \inst8|DataB[23]~6_combout ;
wire \inst8|DataB[27]~2_combout ;
wire \inst18|RF~22_combout ;
wire \inst18|RF[4][27]~regout ;
wire \inst18|Mux4~0_combout ;
wire \inst8|DataB[28]~1_combout ;
wire \inst18|Mux3~0_combout ;
wire \inst18|Mux3~3_combout ;
wire \inst12|Mux3~4_combout ;
wire \inst8|DataB[25]~4_combout ;
wire \inst18|Mux9~0_combout ;
wire \inst8|DataB[22]~7_combout ;
wire \inst8|DataB[21]~8_combout ;
wire \inst8|DataB[20]~9_combout ;
wire \inst12|Add0~39 ;
wire \inst12|Add0~41 ;
wire \inst12|Add0~43 ;
wire \inst12|Add0~44_combout ;
wire \inst12|Mux9~1_combout ;
wire \inst12|Add1~39 ;
wire \inst12|Add1~41 ;
wire \inst12|Add1~43 ;
wire \inst12|Add1~44_combout ;
wire \inst12|Mux9~2_combout ;
wire \inst12|Mux9~3_combout ;
wire \inst12|Mux9~0_combout ;
wire \inst12|Mux9~4_combout ;
wire \inst18|RF~51_combout ;
wire \inst18|RF[3][22]~regout ;
wire \inst18|RF~48_combout ;
wire \inst18|RF[2][22]~regout ;
wire \inst18|RF~49_combout ;
wire \inst18|RF[1][22]~regout ;
wire \inst18|Mux9~1_combout ;
wire \inst18|Mux9~2_combout ;
wire \inst18|Mux9~3_combout ;
wire \inst12|Add1~45 ;
wire \inst12|Add1~47 ;
wire \inst12|Add1~48_combout ;
wire \inst12|Add0~45 ;
wire \inst12|Add0~47 ;
wire \inst12|Add0~48_combout ;
wire \inst12|Mux7~1_combout ;
wire \inst12|Mux7~2_combout ;
wire \inst12|Mux7~3_combout ;
wire \inst12|Mux7~4_combout ;
wire \inst18|RF~38_combout ;
wire \inst18|RF[2][24]~regout ;
wire \inst18|RF~41_combout ;
wire \inst18|RF[3][24]~regout ;
wire \inst18|RF~40_combout ;
wire \inst18|RF[0][24]~regout ;
wire \inst18|Mux7~1_combout ;
wire \inst18|Mux7~2_combout ;
wire \inst18|Mux7~0_combout ;
wire \inst18|Mux7~3_combout ;
wire \inst12|Add0~49 ;
wire \inst12|Add0~51 ;
wire \inst12|Add0~52_combout ;
wire \inst12|Mux5~1_combout ;
wire \inst12|Mux6~0_combout ;
wire \inst12|Add0~50_combout ;
wire \inst12|Mux6~1_combout ;
wire \inst12|Add1~49 ;
wire \inst12|Add1~50_combout ;
wire \inst12|Mux6~2_combout ;
wire \inst12|Mux6~3_combout ;
wire \inst12|Mux6~4_combout ;
wire \inst18|RF~36_combout ;
wire \inst18|RF[3][25]~regout ;
wire \inst18|RF~34_combout ;
wire \inst18|RF[1][25]~regout ;
wire \inst18|Mux6~1_combout ;
wire \inst18|Mux6~2_combout ;
wire \inst9|WriteData[25]~66_combout ;
wire \inst18|RF[5][25]~regout ;
wire \inst18|Mux6~0_combout ;
wire \inst18|Mux6~3_combout ;
wire \inst12|Add1~51 ;
wire \inst12|Add1~52_combout ;
wire \inst12|Mux5~2_combout ;
wire \inst12|Mux5~3_combout ;
wire \inst8|DataB[26]~3_combout ;
wire \inst12|Mux5~0_combout ;
wire \inst12|Mux5~4_combout ;
wire \inst9|WriteData[26]~65_combout ;
wire \inst18|RF[5][26]~regout ;
wire \inst18|Mux5~0_combout ;
wire \inst18|RF~30_combout ;
wire \inst18|RF[0][26]~regout ;
wire \inst18|Mux5~1_combout ;
wire \inst18|RF~31_combout ;
wire \inst18|RF[3][26]~regout ;
wire \inst18|Mux5~2_combout ;
wire \inst18|Mux5~3_combout ;
wire \inst12|Add0~53 ;
wire \inst12|Add0~55 ;
wire \inst12|Add0~56_combout ;
wire \inst12|Mux3~0_combout ;
wire \inst12|Mux3~1_combout ;
wire \inst12|Mux3~2_combout ;
wire \inst12|Mux3~3_combout ;
wire \inst9|WriteData[28]~61_combout ;
wire \inst18|RF[5][28]~regout ;
wire \inst18|Mux35~0_combout ;
wire \inst18|RF~18_combout ;
wire \inst18|RF[2][28]~regout ;
wire \inst18|RF~20_combout ;
wire \inst18|RF[0][28]~regout ;
wire \inst18|Mux35~1_combout ;
wire \inst18|Mux35~2_combout ;
wire \inst18|Mux35~3_combout ;
wire \inst8|DataB[29]~0_combout ;
wire \inst12|Add1~53 ;
wire \inst12|Add1~55 ;
wire \inst12|Add1~57 ;
wire \inst12|Add1~58_combout ;
wire \inst12|Add0~57 ;
wire \inst12|Add0~58_combout ;
wire \inst12|Mux2~1_combout ;
wire \inst12|Mux2~2_combout ;
wire \inst12|Mux2~3_combout ;
wire \inst12|Mux2~5_combout ;
wire \inst9|WriteData[29]~60_combout ;
wire \inst18|RF[5][29]~regout ;
wire \inst18|Mux2~0_combout ;
wire \inst18|RF~9_combout ;
wire \inst18|RF[1][29]~regout ;
wire \inst18|RF~12_combout ;
wire \inst18|RF[0][29]~regout ;
wire \inst18|Mux2~1_combout ;
wire \inst18|Mux2~2_combout ;
wire \inst18|Mux2~3_combout ;
wire \inst12|Mux2~0_combout ;
wire \inst12|Mux2~4_combout ;
wire \inst18|RF~6_combout ;
wire \inst18|RF[2][29]~regout ;
wire \inst18|Mux34~1_combout ;
wire \inst18|Mux34~2_combout ;
wire \inst18|Mux34~0_combout ;
wire \inst18|Mux34~3_combout ;
wire \inst12|Mux0~0_combout ;
wire \inst8|DataB[30]~30_combout ;
wire \inst12|Add1~59 ;
wire \inst12|Add1~61 ;
wire \inst12|Add1~62_combout ;
wire \inst12|Mux1~0_combout ;
wire \inst12|Add0~59 ;
wire \inst12|Add0~60_combout ;
wire \inst12|Mux1~1_combout ;
wire \inst12|Add1~60_combout ;
wire \inst12|Mux1~2_combout ;
wire \inst12|Mux1~3_combout ;
wire \inst12|Mux1~4_combout ;
wire \inst18|RF~163_combout ;
wire \inst18|RF[2][30]~regout ;
wire \inst18|RF~164_combout ;
wire \inst18|RF[1][30]~regout ;
wire \inst18|RF~165_combout ;
wire \inst18|RF[0][30]~regout ;
wire \inst18|Mux1~1_combout ;
wire \inst18|Mux1~2_combout ;
wire \inst18|Mux1~0_combout ;
wire \inst18|Mux1~3_combout ;
wire \inst12|Add0~61 ;
wire \inst12|Add0~62_combout ;
wire \inst12|Mux0~1_combout ;
wire \inst12|Mux0~2_combout ;
wire \inst12|Mux0~3_combout ;
wire \inst12|Mux0~4_combout ;
wire \inst9|WriteData[31]~62_combout ;
wire \inst18|RF[5][31]~regout ;
wire \inst18|Mux32~0_combout ;
wire \inst18|RF~168_combout ;
wire \inst18|RF[2][31]~regout ;
wire \inst18|RF~169_combout ;
wire \inst18|RF[1][31]~regout ;
wire \inst18|Mux32~1_combout ;
wire \inst18|Mux32~2_combout ;
wire \inst18|Mux32~3_combout ;
wire \inst18|RF~162_combout ;
wire \inst18|RF[4][30]~regout ;
wire \inst18|Mux33~0_combout ;
wire \inst18|Mux33~1_combout ;
wire \inst18|Mux33~2_combout ;
wire \inst18|Mux33~3_combout ;
wire \inst18|RF~23_combout ;
wire \inst18|RF[2][27]~regout ;
wire \inst18|RF~24_combout ;
wire \inst18|RF[1][27]~regout ;
wire \inst18|Mux4~1_combout ;
wire \inst18|Mux4~2_combout ;
wire \inst18|Mux4~3_combout ;
wire \inst12|Mux4~7_combout ;
wire \inst12|Add0~54_combout ;
wire \inst12|Mux4~8_combout ;
wire \inst12|Add1~54_combout ;
wire \inst12|Mux4~9_combout ;
wire \inst12|Mux4~10_combout ;
wire \inst12|Mux4~11_combout ;
wire \inst18|RF~26_combout ;
wire \inst18|RF[3][27]~regout ;
wire \inst18|RF~25_combout ;
wire \inst18|RF[0][27]~regout ;
wire \inst18|Mux36~1_combout ;
wire \inst18|Mux36~2_combout ;
wire \inst9|WriteData[27]~64_combout ;
wire \inst18|RF[5][27]~regout ;
wire \inst18|Mux36~0_combout ;
wire \inst18|Mux36~3_combout ;
wire \inst18|RF~27_combout ;
wire \inst18|RF[4][26]~regout ;
wire \inst18|Mux37~0_combout ;
wire \inst18|RF~28_combout ;
wire \inst18|RF[2][26]~regout ;
wire \inst18|RF~29_combout ;
wire \inst18|RF[1][26]~regout ;
wire \inst18|Mux37~1_combout ;
wire \inst18|Mux37~2_combout ;
wire \inst18|Mux37~3_combout ;
wire \inst18|RF~32_combout ;
wire \inst18|RF[4][25]~regout ;
wire \inst18|Mux38~0_combout ;
wire \inst18|Mux38~1_combout ;
wire \inst18|Mux38~2_combout ;
wire \inst18|Mux38~3_combout ;
wire \inst9|WriteData[24]~67_combout ;
wire \inst18|RF[5][24]~regout ;
wire \inst18|Mux39~0_combout ;
wire \inst18|Mux39~1_combout ;
wire \inst18|Mux39~2_combout ;
wire \inst18|Mux39~3_combout ;
wire \inst18|RF~43_combout ;
wire \inst18|RF[2][23]~regout ;
wire \inst18|RF~45_combout ;
wire \inst18|RF[0][23]~regout ;
wire \inst18|Mux8~1_combout ;
wire \inst18|Mux8~2_combout ;
wire \inst18|RF~42_combout ;
wire \inst18|RF[4][23]~regout ;
wire \inst18|Mux8~0_combout ;
wire \inst18|Mux8~3_combout ;
wire \inst12|Mux8~0_combout ;
wire \inst12|Add0~46_combout ;
wire \inst12|Mux8~1_combout ;
wire \inst12|Add1~46_combout ;
wire \inst12|Mux8~2_combout ;
wire \inst12|Mux8~3_combout ;
wire \inst12|Mux8~4_combout ;
wire \inst18|RF~46_combout ;
wire \inst18|RF[3][23]~regout ;
wire \inst18|Mux40~1_combout ;
wire \inst18|Mux40~2_combout ;
wire \inst9|WriteData[23]~68_combout ;
wire \inst18|RF[5][23]~regout ;
wire \inst18|Mux40~0_combout ;
wire \inst18|Mux40~3_combout ;
wire \inst9|WriteData[22]~69_combout ;
wire \inst18|RF[5][22]~regout ;
wire \inst18|Mux41~0_combout ;
wire \inst18|Mux41~1_combout ;
wire \inst18|Mux41~2_combout ;
wire \inst18|Mux41~3_combout ;
wire \inst12|Add0~42_combout ;
wire \inst12|Mux10~0_combout ;
wire \inst12|Add1~42_combout ;
wire \inst12|Mux10~1_combout ;
wire \inst12|Mux10~2_combout ;
wire \inst12|Mux10~3_combout ;
wire \inst12|Mux10~4_combout ;
wire \inst18|RF~52_combout ;
wire \inst18|RF[4][21]~regout ;
wire \inst18|Mux42~0_combout ;
wire \inst18|RF~53_combout ;
wire \inst18|RF[2][21]~regout ;
wire \inst18|RF~55_combout ;
wire \inst18|RF[0][21]~regout ;
wire \inst18|Mux42~1_combout ;
wire \inst18|Mux42~2_combout ;
wire \inst18|Mux42~3_combout ;
wire \inst18|RF~58_combout ;
wire \inst18|RF[2][20]~regout ;
wire \inst18|RF~60_combout ;
wire \inst18|RF[0][20]~regout ;
wire \inst18|Mux11~1_combout ;
wire \inst18|Mux11~2_combout ;
wire \inst18|Mux11~3_combout ;
wire \inst12|Mux11~0_combout ;
wire \inst12|Add0~40_combout ;
wire \inst12|Mux11~1_combout ;
wire \inst12|Add1~40_combout ;
wire \inst12|Mux11~2_combout ;
wire \inst12|Mux11~3_combout ;
wire \inst12|Mux11~4_combout ;
wire \inst18|RF~57_combout ;
wire \inst18|RF[4][20]~regout ;
wire \inst9|WriteData[20]~71_combout ;
wire \inst18|RF[5][20]~regout ;
wire \inst18|Mux43~0_combout ;
wire \inst18|Mux43~1_combout ;
wire \inst18|Mux43~2_combout ;
wire \inst18|Mux43~3_combout ;
wire \inst9|WriteData[18]~73_combout ;
wire \inst18|RF[5][18]~regout ;
wire \inst18|Mux45~0_combout ;
wire \inst18|RF~69_combout ;
wire \inst18|RF[1][18]~regout ;
wire \inst18|Mux45~1_combout ;
wire \inst18|Mux45~2_combout ;
wire \inst18|Mux45~3_combout ;
wire \inst9|WriteData[17]~74_combout ;
wire \inst18|RF[5][17]~regout ;
wire \inst18|Mux46~0_combout ;
wire \inst18|Mux46~1_combout ;
wire \inst18|Mux46~2_combout ;
wire \inst18|Mux46~3_combout ;
wire \inst18|RF~77_combout ;
wire \inst18|RF[4][16]~regout ;
wire \inst18|Mux47~0_combout ;
wire \inst18|Mux47~1_combout ;
wire \inst18|Mux47~2_combout ;
wire \inst18|Mux47~3_combout ;
wire \inst18|RF~86_combout ;
wire \inst18|RF[3][15]~regout ;
wire \inst18|Mux48~1_combout ;
wire \inst18|Mux48~2_combout ;
wire \inst18|Mux48~0_combout ;
wire \inst18|Mux48~3_combout ;
wire \inst18|RF~87_combout ;
wire \inst18|RF[4][14]~regout ;
wire \inst18|Mux49~0_combout ;
wire \inst18|RF~88_combout ;
wire \inst18|RF[2][14]~regout ;
wire \inst18|RF~89_combout ;
wire \inst18|RF[1][14]~regout ;
wire \inst18|Mux49~1_combout ;
wire \inst18|Mux49~2_combout ;
wire \inst18|Mux49~3_combout ;
wire \inst18|RF~170_combout ;
wire \inst18|RF[0][31]~regout ;
wire \inst18|Mux0~1_combout ;
wire \inst18|Mux0~2_combout ;
wire \inst18|RF~167_combout ;
wire \inst18|RF[4][31]~regout ;
wire \inst18|Mux0~0_combout ;
wire \inst18|Mux0~3_combout ;
wire \inst8|DataB[24]~5_combout ;
wire \inst18|Mux10~1_combout ;
wire \inst18|Mux10~2_combout ;
wire \inst18|Mux10~3_combout ;
wire \inst8|DataB[17]~12_combout ;
wire \inst12|LessThan0~1_cout ;
wire \inst12|LessThan0~3_cout ;
wire \inst12|LessThan0~5_cout ;
wire \inst12|LessThan0~7_cout ;
wire \inst12|LessThan0~9_cout ;
wire \inst12|LessThan0~11_cout ;
wire \inst12|LessThan0~13_cout ;
wire \inst12|LessThan0~15_cout ;
wire \inst12|LessThan0~17_cout ;
wire \inst12|LessThan0~19_cout ;
wire \inst12|LessThan0~21_cout ;
wire \inst12|LessThan0~23_cout ;
wire \inst12|LessThan0~25_cout ;
wire \inst12|LessThan0~27_cout ;
wire \inst12|LessThan0~29_cout ;
wire \inst12|LessThan0~31_cout ;
wire \inst12|LessThan0~33_cout ;
wire \inst12|LessThan0~35_cout ;
wire \inst12|LessThan0~37_cout ;
wire \inst12|LessThan0~39_cout ;
wire \inst12|LessThan0~41_cout ;
wire \inst12|LessThan0~43_cout ;
wire \inst12|LessThan0~45_cout ;
wire \inst12|LessThan0~47_cout ;
wire \inst12|LessThan0~49_cout ;
wire \inst12|LessThan0~51_cout ;
wire \inst12|LessThan0~53_cout ;
wire \inst12|LessThan0~55_cout ;
wire \inst12|LessThan0~57_cout ;
wire \inst12|LessThan0~59_cout ;
wire \inst12|LessThan0~61_cout ;
wire \inst12|LessThan0~62_combout ;
wire \inst12|Mux31~2_combout ;
wire \inst12|Mux31~3_combout ;
wire \inst12|Mux31~4_combout ;
wire \inst12|Mux31~5_combout ;
wire \inst12|Mux31~6_combout ;
wire \inst18|RF~158_combout ;
wire \inst18|RF[2][0]~regout ;
wire \inst18|RF~160_combout ;
wire \inst18|RF[0][0]~regout ;
wire \inst18|Mux31~1_combout ;
wire \inst18|Mux31~2_combout ;
wire \inst18|Mux31~3_combout ;
wire \inst12|Add1~1 ;
wire \inst12|Add1~3 ;
wire \inst12|Add1~5 ;
wire \inst12|Add1~7 ;
wire \inst12|Add1~9 ;
wire \inst12|Add1~11 ;
wire \inst12|Add1~12_combout ;
wire \inst12|Add0~12_combout ;
wire \inst12|Mux25~0_combout ;
wire \inst12|Mux25~1_combout ;
wire \inst12|Mux25~2_combout ;
wire \inst12|Mux25~3_combout ;
wire \inst12|Mux25~4_combout ;
wire \inst9|WriteData[5]~86_combout ;
wire \inst18|RF[5][5]~regout ;
wire \inst18|Mux58~0_combout ;
wire \inst18|RF~133_combout ;
wire \inst18|RF[2][5]~regout ;
wire \inst18|Mux58~1_combout ;
wire \inst18|Mux58~2_combout ;
wire \inst18|Mux58~3_combout ;
wire \inst8|DataB[5]~24_combout ;
wire \inst12|Add1~10_combout ;
wire \inst12|Add0~10_combout ;
wire \inst12|Mux26~1_combout ;
wire \inst12|Mux26~2_combout ;
wire \inst12|Mux26~3_combout ;
wire \inst12|Mux26~4_combout ;
wire \inst9|WriteData[4]~87_combout ;
wire \inst18|RF[5][4]~regout ;
wire \inst18|Mux59~0_combout ;
wire \inst18|Mux59~1_combout ;
wire \inst18|Mux59~2_combout ;
wire \inst18|Mux59~3_combout ;
wire \inst12|Mux27~0_combout ;
wire \inst12|Add0~8_combout ;
wire \inst12|Mux27~1_combout ;
wire \inst12|Add1~8_combout ;
wire \inst12|Mux27~2_combout ;
wire \inst12|Mux27~3_combout ;
wire \inst12|Mux27~4_combout ;
wire \inst18|RF~142_combout ;
wire \inst18|RF[4][3]~regout ;
wire \inst18|Mux28~0_combout ;
wire \inst18|RF~146_combout ;
wire \inst18|RF[3][3]~regout ;
wire \inst18|Mux28~1_combout ;
wire \inst18|Mux28~2_combout ;
wire \inst18|Mux28~3_combout ;
wire \inst12|Mux28~0_combout ;
wire \inst12|Add1~6_combout ;
wire \inst12|Add0~6_combout ;
wire \inst12|Mux28~1_combout ;
wire \inst12|Mux28~2_combout ;
wire \inst12|Mux28~3_combout ;
wire \inst12|Mux28~4_combout ;
wire \inst9|WriteData[2]~89_combout ;
wire \inst18|RF[5][2]~regout ;
wire \inst18|RF~147_combout ;
wire \inst18|RF[4][2]~regout ;
wire \inst18|Mux61~0_combout ;
wire \inst18|Mux61~1_combout ;
wire \inst18|Mux61~2_combout ;
wire \inst18|Mux61~3_combout ;
wire \inst8|DataB[2]~27_combout ;
wire \inst12|Add1~4_combout ;
wire \inst12|Add0~4_combout ;
wire \inst12|Mux29~0_combout ;
wire \inst12|Mux29~1_combout ;
wire \inst12|Mux29~2_combout ;
wire \inst12|Mux29~3_combout ;
wire \inst12|Mux29~4_combout ;
wire \inst18|RF~157_combout ;
wire \inst18|RF[4][0]~regout ;
wire \inst18|Mux63~0_combout ;
wire \inst18|RF~161_combout ;
wire \inst18|RF[3][0]~regout ;
wire \inst18|RF~159_combout ;
wire \inst18|RF[1][0]~regout ;
wire \inst18|Mux63~1_combout ;
wire \inst18|Mux63~2_combout ;
wire \inst18|Mux63~3_combout ;
wire \inst18|RF~123_combout ;
wire \inst18|RF[2][7]~regout ;
wire \inst18|Mux56~1_combout ;
wire \inst18|Mux56~2_combout ;
wire \inst18|Mux56~3_combout ;
wire \inst8|DataB[7]~22_combout ;
wire \inst12|Add0~14_combout ;
wire \inst12|Mux24~0_combout ;
wire \inst12|Add1~14_combout ;
wire \inst12|Mux24~1_combout ;
wire \inst12|Mux24~2_combout ;
wire \inst12|Mux24~3_combout ;
wire \inst12|Mux24~4_combout ;
wire \inst12|Equal0~4_combout ;
wire \inst12|Equal0~1_combout ;
wire \inst12|Equal0~5_combout ;
wire \inst12|Equal0~8_combout ;
wire \inst12|Equal0~7_combout ;
wire \inst14~0_combout ;
wire \inst12|Equal0~6_combout ;
wire \inst14~combout ;
wire \inst20|PC[2]~25_combout ;
wire \inst7|Equal2~4_combout ;
wire \inst20|Add1~15 ;
wire \inst20|Add1~16_combout ;
wire \inst20|Add0~15 ;
wire \inst20|Add0~17 ;
wire \inst20|Add0~19 ;
wire \inst20|Add0~21 ;
wire \inst20|Add0~22_combout ;
wire \inst20|PC[12]~15_combout ;
wire \inst20|Add1~17 ;
wire \inst20|Add1~19 ;
wire \inst20|Add1~20_combout ;
wire \inst20|Add0~23 ;
wire \inst20|Add0~24_combout ;
wire \inst20|PC[13]~14_combout ;
wire \inst20|Add1~21 ;
wire \inst20|Add1~22_combout ;
wire \inst20|Add0~25 ;
wire \inst20|Add0~26_combout ;
wire \inst20|PC[14]~13_combout ;
wire \inst20|Add1~23 ;
wire \inst20|Add1~25 ;
wire \inst20|Add1~26_combout ;
wire \inst20|PC[15]~12_combout ;
wire \inst20|Add1~27 ;
wire \inst20|Add1~29 ;
wire \inst20|Add1~31 ;
wire \inst20|Add1~32_combout ;
wire \inst20|PC[18]~9_combout ;
wire \inst20|Add1~33 ;
wire \inst20|Add1~34_combout ;
wire \inst20|PC[19]~8_combout ;
wire \inst20|Add1~35 ;
wire \inst20|Add1~36_combout ;
wire \inst20|Add1~30_combout ;
wire \inst20|Add0~27 ;
wire \inst20|Add0~29 ;
wire \inst20|Add0~31 ;
wire \inst20|Add0~33 ;
wire \inst20|Add0~35 ;
wire \inst20|Add0~37 ;
wire \inst20|Add0~38_combout ;
wire \inst20|PC[20]~7_combout ;
wire \inst20|Add1~37 ;
wire \inst20|Add1~38_combout ;
wire \inst20|PC[21]~6_combout ;
wire \inst20|Add1~39 ;
wire \inst20|Add1~40_combout ;
wire \inst20|PC[22]~5_combout ;
wire \inst20|Add1~41 ;
wire \inst20|Add1~42_combout ;
wire \inst20|PC[23]~4_combout ;
wire \inst20|Add1~43 ;
wire \inst20|Add1~44_combout ;
wire \inst20|PC[24]~3_combout ;
wire \inst20|Add1~45 ;
wire \inst20|Add1~47 ;
wire \inst20|Add1~49 ;
wire \inst20|Add1~51 ;
wire \inst20|Add1~53 ;
wire \inst20|Add1~55 ;
wire \inst20|Add1~57 ;
wire \inst20|Add1~58_combout ;
wire \inst20|Add1~46_combout ;
wire \inst20|Add0~39 ;
wire \inst20|Add0~41 ;
wire \inst20|Add0~43 ;
wire \inst20|Add0~45 ;
wire \inst20|Add0~47 ;
wire \inst20|Add0~49 ;
wire \inst20|Add0~51 ;
wire \inst20|Add0~53 ;
wire \inst20|Add0~55 ;
wire \inst20|Add0~57 ;
wire \inst20|Add0~59 ;
wire \inst20|Add0~60_combout ;
wire \inst20|Add0~62_combout ;
wire \inst20|Add0~66_combout ;
wire \inst20|Add1~56_combout ;
wire \inst20|Add0~58_combout ;
wire \inst20|Add0~63_combout ;
wire \inst20|Add0~56_combout ;
wire \inst20|Add1~54_combout ;
wire \inst20|Add0~64_combout ;
wire \inst20|Add0~54_combout ;
wire \inst20|Add1~52_combout ;
wire \inst20|Add0~65_combout ;
wire \inst20|Add1~50_combout ;
wire \inst20|PC[27]~0_combout ;
wire \inst20|Add0~50_combout ;
wire \inst20|PC[26]~1_combout ;
wire \inst20|Add0~48_combout ;
wire \inst20|PC[25]~2_combout ;
wire \inst20|Add0~32_combout ;
wire \inst20|PC[17]~10_combout ;
wire \inst20|Add1~28_combout ;
wire \inst20|PC[16]~11_combout ;
wire \inst20|Add0~20_combout ;
wire \inst20|PC[11]~16_combout ;
wire \inst20|Add0~18_combout ;
wire \inst20|PC[10]~17_combout ;
wire \inst12|Equal0~0_combout ;
wire \inst12|Equal0~9_combout ;
wire \inst12|Equal0~10_combout ;
wire \inst18|Mux17~0_combout ;
wire \inst18|Mux17~1_combout ;
wire \inst18|Mux17~2_combout ;
wire \inst18|Mux17~3_combout ;
wire \inst7|RegWrite~combout ;
wire \inst10|WriteAddr[0]~4_combout ;
wire \inst9|WriteData[30]~63_combout ;
wire \inst9|WriteData[21]~70_combout ;
wire \inst9|WriteData[19]~72_combout ;
wire \inst9|WriteData[16]~75_combout ;
wire \inst9|WriteData[15]~76_combout ;
wire \inst9|WriteData[14]~77_combout ;
wire \inst9|WriteData[10]~81_combout ;
wire \inst9|WriteData[8]~83_combout ;
wire \inst9|WriteData[7]~84_combout ;
wire \inst9|WriteData[0]~91_combout ;
wire \inst12|Mux3~5_combout ;
wire \inst7|Equal7~0_combout ;
wire \inst8|DataB[4]~25_combout ;
wire \inst20|Bimm~0_combout ;
wire \inst20|Bimm[12]~1_combout ;
wire \inst20|Bimm~2_combout ;
wire \inst20|Bimm~3_combout ;
wire \inst20|Bimm~4_combout ;
wire \inst20|Bimm~5_combout ;
wire \inst20|Bimm~6_combout ;
wire \inst20|Bimm~7_combout ;
wire \inst20|Bimm~8_combout ;
wire \inst20|Bimm~9_combout ;
wire \inst20|Bimm~10_combout ;
wire \inst20|Bimm~11_combout ;
wire \inst20|Bimm~12_combout ;
wire \inst20|Bimm~13_combout ;
wire \inst20|Bimm~14_combout ;
wire \inst20|Bimm~15_combout ;
wire \inst20|Bimm~16_combout ;
wire \inst20|jumpPC~54_combout ;
wire \inst20|jumpPC[25]~57_combout ;
wire \inst20|jumpPC~55_combout ;
wire \inst20|jumpPC~56_combout ;
wire \inst20|newPC~0_combout ;
wire \inst20|jumpPC~58_combout ;
wire \inst20|jumpPC~59_combout ;
wire \inst20|jumpPC~60_combout ;
wire \inst20|jumpPC~61_combout ;
wire \inst20|jumpPC~62_combout ;
wire \inst20|jumpPC~63_combout ;
wire \inst20|jumpPC~64_combout ;
wire \inst20|jumpPC~65_combout ;
wire \inst20|jumpPC~66_combout ;
wire \inst20|jumpPC~67_combout ;
wire \inst20|jumpPC~68_combout ;
wire \inst20|jumpPC~69_combout ;
wire \inst20|jumpPC~70_combout ;
wire \inst20|jumpPC~71_combout ;
wire \inst20|jumpPC~72_combout ;
wire \inst20|jumpPC~73_combout ;
wire \inst20|jumpPC~74_combout ;
wire \inst20|jumpPC~75_combout ;
wire \inst20|jumpPC~76_combout ;
wire \inst20|jumpPC~77_combout ;
wire \inst20|jumpPC~78_combout ;
wire \inst20|jumpPC~79_combout ;
wire \inst20|jumpPC~80_combout ;
wire \inst20|jumpPC~81_combout ;
wire \inst20|jumpPC~82_combout ;
wire \inst20|jumpPC~83_combout ;
wire [31:0] \inst1|altsyncram_component|auto_generated|q_a ;
wire [12:0] \inst5|cnt1 ;
wire [31:0] \inst20|newPC ;
wire [31:0] \inst20|jumpPC ;
wire [31:0] \inst20|PC ;
wire [31:0] \inst20|Bimm ;
wire [31:0] \inst4|altsyncram_component|auto_generated|q_a ;

wire [17:0] \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [13:0] \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [13:0] \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst1|altsyncram_component|auto_generated|q_a [14] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \inst1|altsyncram_component|auto_generated|q_a [15] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \inst1|altsyncram_component|auto_generated|q_a [16] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \inst1|altsyncram_component|auto_generated|q_a [17] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \inst1|altsyncram_component|auto_generated|q_a [18] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];
assign \inst1|altsyncram_component|auto_generated|q_a [19] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [5];
assign \inst1|altsyncram_component|auto_generated|q_a [20] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [6];
assign \inst1|altsyncram_component|auto_generated|q_a [21] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [7];
assign \inst1|altsyncram_component|auto_generated|q_a [22] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [8];
assign \inst1|altsyncram_component|auto_generated|q_a [23] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [9];
assign \inst1|altsyncram_component|auto_generated|q_a [24] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [10];
assign \inst1|altsyncram_component|auto_generated|q_a [25] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [11];
assign \inst1|altsyncram_component|auto_generated|q_a [26] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [12];
assign \inst1|altsyncram_component|auto_generated|q_a [27] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [13];
assign \inst1|altsyncram_component|auto_generated|q_a [28] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [14];
assign \inst1|altsyncram_component|auto_generated|q_a [29] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [15];
assign \inst1|altsyncram_component|auto_generated|q_a [30] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [16];
assign \inst1|altsyncram_component|auto_generated|q_a [31] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [17];

assign \inst1|altsyncram_component|auto_generated|q_a [0] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst1|altsyncram_component|auto_generated|q_a [1] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst1|altsyncram_component|auto_generated|q_a [2] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst1|altsyncram_component|auto_generated|q_a [3] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst1|altsyncram_component|auto_generated|q_a [4] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst1|altsyncram_component|auto_generated|q_a [5] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst1|altsyncram_component|auto_generated|q_a [6] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst1|altsyncram_component|auto_generated|q_a [7] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst1|altsyncram_component|auto_generated|q_a [8] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst1|altsyncram_component|auto_generated|q_a [9] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst1|altsyncram_component|auto_generated|q_a [10] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst1|altsyncram_component|auto_generated|q_a [11] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst1|altsyncram_component|auto_generated|q_a [12] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst1|altsyncram_component|auto_generated|q_a [13] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];

assign \inst4|altsyncram_component|auto_generated|q_a [14] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \inst4|altsyncram_component|auto_generated|q_a [15] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \inst4|altsyncram_component|auto_generated|q_a [16] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \inst4|altsyncram_component|auto_generated|q_a [17] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \inst4|altsyncram_component|auto_generated|q_a [18] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];
assign \inst4|altsyncram_component|auto_generated|q_a [19] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [5];
assign \inst4|altsyncram_component|auto_generated|q_a [20] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [6];
assign \inst4|altsyncram_component|auto_generated|q_a [21] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [7];
assign \inst4|altsyncram_component|auto_generated|q_a [22] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [8];
assign \inst4|altsyncram_component|auto_generated|q_a [23] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [9];
assign \inst4|altsyncram_component|auto_generated|q_a [24] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [10];
assign \inst4|altsyncram_component|auto_generated|q_a [25] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [11];
assign \inst4|altsyncram_component|auto_generated|q_a [26] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [12];
assign \inst4|altsyncram_component|auto_generated|q_a [27] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [13];
assign \inst4|altsyncram_component|auto_generated|q_a [28] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [14];
assign \inst4|altsyncram_component|auto_generated|q_a [29] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [15];
assign \inst4|altsyncram_component|auto_generated|q_a [30] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [16];
assign \inst4|altsyncram_component|auto_generated|q_a [31] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [17];

assign \inst4|altsyncram_component|auto_generated|q_a [0] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst4|altsyncram_component|auto_generated|q_a [1] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst4|altsyncram_component|auto_generated|q_a [2] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst4|altsyncram_component|auto_generated|q_a [3] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst4|altsyncram_component|auto_generated|q_a [4] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst4|altsyncram_component|auto_generated|q_a [5] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst4|altsyncram_component|auto_generated|q_a [6] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst4|altsyncram_component|auto_generated|q_a [7] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst4|altsyncram_component|auto_generated|q_a [8] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst4|altsyncram_component|auto_generated|q_a [9] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst4|altsyncram_component|auto_generated|q_a [10] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst4|altsyncram_component|auto_generated|q_a [11] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst4|altsyncram_component|auto_generated|q_a [12] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst4|altsyncram_component|auto_generated|q_a [13] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];

// Location: LCCOMB_X22_Y14_N2
cycloneii_lcell_comb \inst12|Add1~2 (
// Equation(s):
// \inst12|Add1~2_combout  = (\inst18|Mux30~3_combout  & ((\inst8|DataB[1]~28_combout  & (!\inst12|Add1~1 )) # (!\inst8|DataB[1]~28_combout  & (\inst12|Add1~1  & VCC)))) # (!\inst18|Mux30~3_combout  & ((\inst8|DataB[1]~28_combout  & ((\inst12|Add1~1 ) # 
// (GND))) # (!\inst8|DataB[1]~28_combout  & (!\inst12|Add1~1 ))))
// \inst12|Add1~3  = CARRY((\inst18|Mux30~3_combout  & (\inst8|DataB[1]~28_combout  & !\inst12|Add1~1 )) # (!\inst18|Mux30~3_combout  & ((\inst8|DataB[1]~28_combout ) # (!\inst12|Add1~1 ))))

	.dataa(\inst18|Mux30~3_combout ),
	.datab(\inst8|DataB[1]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~1 ),
	.combout(\inst12|Add1~2_combout ),
	.cout(\inst12|Add1~3 ));
// synopsys translate_off
defparam \inst12|Add1~2 .lut_mask = 16'h694D;
defparam \inst12|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneii_lcell_comb \inst12|Add1~32 (
// Equation(s):
// \inst12|Add1~32_combout  = ((\inst8|DataB[16]~13_combout  $ (\inst18|Mux15~3_combout  $ (\inst12|Add1~31 )))) # (GND)
// \inst12|Add1~33  = CARRY((\inst8|DataB[16]~13_combout  & (\inst18|Mux15~3_combout  & !\inst12|Add1~31 )) # (!\inst8|DataB[16]~13_combout  & ((\inst18|Mux15~3_combout ) # (!\inst12|Add1~31 ))))

	.dataa(\inst8|DataB[16]~13_combout ),
	.datab(\inst18|Mux15~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~31 ),
	.combout(\inst12|Add1~32_combout ),
	.cout(\inst12|Add1~33 ));
// synopsys translate_off
defparam \inst12|Add1~32 .lut_mask = 16'h964D;
defparam \inst12|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneii_lcell_comb \inst12|Add1~56 (
// Equation(s):
// \inst12|Add1~56_combout  = ((\inst18|Mux3~3_combout  $ (\inst8|DataB[28]~1_combout  $ (\inst12|Add1~55 )))) # (GND)
// \inst12|Add1~57  = CARRY((\inst18|Mux3~3_combout  & ((!\inst12|Add1~55 ) # (!\inst8|DataB[28]~1_combout ))) # (!\inst18|Mux3~3_combout  & (!\inst8|DataB[28]~1_combout  & !\inst12|Add1~55 )))

	.dataa(\inst18|Mux3~3_combout ),
	.datab(\inst8|DataB[28]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~55 ),
	.combout(\inst12|Add1~56_combout ),
	.cout(\inst12|Add1~57 ));
// synopsys translate_off
defparam \inst12|Add1~56 .lut_mask = 16'h962B;
defparam \inst12|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N10
cycloneii_lcell_comb \inst20|Add1~8 (
// Equation(s):
// \inst20|Add1~8_combout  = (\inst20|Add1~7  & (\inst20|PC [6] & (\reset~combout  & VCC))) # (!\inst20|Add1~7  & ((((\inst20|PC [6] & \reset~combout )))))
// \inst20|Add1~9  = CARRY((\inst20|PC [6] & (\reset~combout  & !\inst20|Add1~7 )))

	.dataa(\inst20|PC [6]),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~7 ),
	.combout(\inst20|Add1~8_combout ),
	.cout(\inst20|Add1~9 ));
// synopsys translate_off
defparam \inst20|Add1~8 .lut_mask = 16'h8708;
defparam \inst20|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N14
cycloneii_lcell_comb \inst20|Add1~12 (
// Equation(s):
// \inst20|Add1~12_combout  = (\inst20|Add1~11  & (\reset~combout  & (\inst20|PC [8] & VCC))) # (!\inst20|Add1~11  & ((((\reset~combout  & \inst20|PC [8])))))
// \inst20|Add1~13  = CARRY((\reset~combout  & (\inst20|PC [8] & !\inst20|Add1~11 )))

	.dataa(\reset~combout ),
	.datab(\inst20|PC [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~11 ),
	.combout(\inst20|Add1~12_combout ),
	.cout(\inst20|Add1~13 ));
// synopsys translate_off
defparam \inst20|Add1~12 .lut_mask = 16'h8708;
defparam \inst20|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N20
cycloneii_lcell_comb \inst20|Add1~18 (
// Equation(s):
// \inst20|Add1~18_combout  = (\inst20|Add1~17  & (((!\reset~combout )) # (!\inst20|PC [11]))) # (!\inst20|Add1~17  & (((\inst20|PC [11] & \reset~combout )) # (GND)))
// \inst20|Add1~19  = CARRY(((!\inst20|Add1~17 ) # (!\reset~combout )) # (!\inst20|PC [11]))

	.dataa(\inst20|PC [11]),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~17 ),
	.combout(\inst20|Add1~18_combout ),
	.cout(\inst20|Add1~19 ));
// synopsys translate_off
defparam \inst20|Add1~18 .lut_mask = 16'h787F;
defparam \inst20|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N26
cycloneii_lcell_comb \inst20|Add1~24 (
// Equation(s):
// \inst20|Add1~24_combout  = (\inst20|Add1~23  & (\reset~combout  & (\inst20|PC [14] & VCC))) # (!\inst20|Add1~23  & ((((\reset~combout  & \inst20|PC [14])))))
// \inst20|Add1~25  = CARRY((\reset~combout  & (\inst20|PC [14] & !\inst20|Add1~23 )))

	.dataa(\reset~combout ),
	.datab(\inst20|PC [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~23 ),
	.combout(\inst20|Add1~24_combout ),
	.cout(\inst20|Add1~25 ));
// synopsys translate_off
defparam \inst20|Add1~24 .lut_mask = 16'h8708;
defparam \inst20|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N18
cycloneii_lcell_comb \inst20|Add1~48 (
// Equation(s):
// \inst20|Add1~48_combout  = (\inst20|Add1~47  & (\inst20|PC [26] & (\reset~combout  & VCC))) # (!\inst20|Add1~47  & ((((\inst20|PC [26] & \reset~combout )))))
// \inst20|Add1~49  = CARRY((\inst20|PC [26] & (\reset~combout  & !\inst20|Add1~47 )))

	.dataa(\inst20|PC [26]),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~47 ),
	.combout(\inst20|Add1~48_combout ),
	.cout(\inst20|Add1~49 ));
// synopsys translate_off
defparam \inst20|Add1~48 .lut_mask = 16'h8708;
defparam \inst20|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneii_lcell_comb \inst20|Add0~2 (
// Equation(s):
// \inst20|Add0~2_combout  = (\inst20|Add1~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [0] $ (VCC))) # (!\inst20|Add1~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [0] & VCC))
// \inst20|Add0~3  = CARRY((\inst20|Add1~0_combout  & \inst1|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\inst20|Add1~0_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst20|Add0~2_combout ),
	.cout(\inst20|Add0~3 ));
// synopsys translate_off
defparam \inst20|Add0~2 .lut_mask = 16'h6688;
defparam \inst20|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneii_lcell_comb \inst20|Add0~6 (
// Equation(s):
// \inst20|Add0~6_combout  = ((\inst1|altsyncram_component|auto_generated|q_a [2] $ (\inst20|Add1~4_combout  $ (!\inst20|Add0~5 )))) # (GND)
// \inst20|Add0~7  = CARRY((\inst1|altsyncram_component|auto_generated|q_a [2] & ((\inst20|Add1~4_combout ) # (!\inst20|Add0~5 ))) # (!\inst1|altsyncram_component|auto_generated|q_a [2] & (\inst20|Add1~4_combout  & !\inst20|Add0~5 )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst20|Add1~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~5 ),
	.combout(\inst20|Add0~6_combout ),
	.cout(\inst20|Add0~7 ));
// synopsys translate_off
defparam \inst20|Add0~6 .lut_mask = 16'h698E;
defparam \inst20|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneii_lcell_comb \inst20|Add0~16 (
// Equation(s):
// \inst20|Add0~16_combout  = (\inst1|altsyncram_component|auto_generated|q_a [7] & ((\inst20|Add1~14_combout  & (\inst20|Add0~15  & VCC)) # (!\inst20|Add1~14_combout  & (!\inst20|Add0~15 )))) # (!\inst1|altsyncram_component|auto_generated|q_a [7] & 
// ((\inst20|Add1~14_combout  & (!\inst20|Add0~15 )) # (!\inst20|Add1~14_combout  & ((\inst20|Add0~15 ) # (GND)))))
// \inst20|Add0~17  = CARRY((\inst1|altsyncram_component|auto_generated|q_a [7] & (!\inst20|Add1~14_combout  & !\inst20|Add0~15 )) # (!\inst1|altsyncram_component|auto_generated|q_a [7] & ((!\inst20|Add0~15 ) # (!\inst20|Add1~14_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\inst20|Add1~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~15 ),
	.combout(\inst20|Add0~16_combout ),
	.cout(\inst20|Add0~17 ));
// synopsys translate_off
defparam \inst20|Add0~16 .lut_mask = 16'h9617;
defparam \inst20|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneii_lcell_comb \inst20|Add0~28 (
// Equation(s):
// \inst20|Add0~28_combout  = (\inst1|altsyncram_component|auto_generated|q_a [13] & ((\inst20|Add1~26_combout  & (\inst20|Add0~27  & VCC)) # (!\inst20|Add1~26_combout  & (!\inst20|Add0~27 )))) # (!\inst1|altsyncram_component|auto_generated|q_a [13] & 
// ((\inst20|Add1~26_combout  & (!\inst20|Add0~27 )) # (!\inst20|Add1~26_combout  & ((\inst20|Add0~27 ) # (GND)))))
// \inst20|Add0~29  = CARRY((\inst1|altsyncram_component|auto_generated|q_a [13] & (!\inst20|Add1~26_combout  & !\inst20|Add0~27 )) # (!\inst1|altsyncram_component|auto_generated|q_a [13] & ((!\inst20|Add0~27 ) # (!\inst20|Add1~26_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datab(\inst20|Add1~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~27 ),
	.combout(\inst20|Add0~28_combout ),
	.cout(\inst20|Add0~29 ));
// synopsys translate_off
defparam \inst20|Add0~28 .lut_mask = 16'h9617;
defparam \inst20|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneii_lcell_comb \inst20|Add0~30 (
// Equation(s):
// \inst20|Add0~30_combout  = ((\inst20|Add1~28_combout  $ (\inst1|altsyncram_component|auto_generated|q_a [14] $ (!\inst20|Add0~29 )))) # (GND)
// \inst20|Add0~31  = CARRY((\inst20|Add1~28_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [14]) # (!\inst20|Add0~29 ))) # (!\inst20|Add1~28_combout  & (\inst1|altsyncram_component|auto_generated|q_a [14] & !\inst20|Add0~29 )))

	.dataa(\inst20|Add1~28_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~29 ),
	.combout(\inst20|Add0~30_combout ),
	.cout(\inst20|Add0~31 ));
// synopsys translate_off
defparam \inst20|Add0~30 .lut_mask = 16'h698E;
defparam \inst20|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneii_lcell_comb \inst20|Add0~34 (
// Equation(s):
// \inst20|Add0~34_combout  = ((\inst1|altsyncram_component|auto_generated|q_a [15] $ (\inst20|Add1~32_combout  $ (!\inst20|Add0~33 )))) # (GND)
// \inst20|Add0~35  = CARRY((\inst1|altsyncram_component|auto_generated|q_a [15] & ((\inst20|Add1~32_combout ) # (!\inst20|Add0~33 ))) # (!\inst1|altsyncram_component|auto_generated|q_a [15] & (\inst20|Add1~32_combout  & !\inst20|Add0~33 )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst20|Add1~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~33 ),
	.combout(\inst20|Add0~34_combout ),
	.cout(\inst20|Add0~35 ));
// synopsys translate_off
defparam \inst20|Add0~34 .lut_mask = 16'h698E;
defparam \inst20|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cycloneii_lcell_comb \inst20|Add0~36 (
// Equation(s):
// \inst20|Add0~36_combout  = (\inst1|altsyncram_component|auto_generated|q_a [15] & ((\inst20|Add1~34_combout  & (\inst20|Add0~35  & VCC)) # (!\inst20|Add1~34_combout  & (!\inst20|Add0~35 )))) # (!\inst1|altsyncram_component|auto_generated|q_a [15] & 
// ((\inst20|Add1~34_combout  & (!\inst20|Add0~35 )) # (!\inst20|Add1~34_combout  & ((\inst20|Add0~35 ) # (GND)))))
// \inst20|Add0~37  = CARRY((\inst1|altsyncram_component|auto_generated|q_a [15] & (!\inst20|Add1~34_combout  & !\inst20|Add0~35 )) # (!\inst1|altsyncram_component|auto_generated|q_a [15] & ((!\inst20|Add0~35 ) # (!\inst20|Add1~34_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst20|Add1~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~35 ),
	.combout(\inst20|Add0~36_combout ),
	.cout(\inst20|Add0~37 ));
// synopsys translate_off
defparam \inst20|Add0~36 .lut_mask = 16'h9617;
defparam \inst20|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneii_lcell_comb \inst20|Add0~40 (
// Equation(s):
// \inst20|Add0~40_combout  = (\inst20|Add1~38_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [15] & (\inst20|Add0~39  & VCC)) # (!\inst1|altsyncram_component|auto_generated|q_a [15] & (!\inst20|Add0~39 )))) # (!\inst20|Add1~38_combout  & 
// ((\inst1|altsyncram_component|auto_generated|q_a [15] & (!\inst20|Add0~39 )) # (!\inst1|altsyncram_component|auto_generated|q_a [15] & ((\inst20|Add0~39 ) # (GND)))))
// \inst20|Add0~41  = CARRY((\inst20|Add1~38_combout  & (!\inst1|altsyncram_component|auto_generated|q_a [15] & !\inst20|Add0~39 )) # (!\inst20|Add1~38_combout  & ((!\inst20|Add0~39 ) # (!\inst1|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\inst20|Add1~38_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~39 ),
	.combout(\inst20|Add0~40_combout ),
	.cout(\inst20|Add0~41 ));
// synopsys translate_off
defparam \inst20|Add0~40 .lut_mask = 16'h9617;
defparam \inst20|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneii_lcell_comb \inst20|Add0~42 (
// Equation(s):
// \inst20|Add0~42_combout  = ((\inst1|altsyncram_component|auto_generated|q_a [15] $ (\inst20|Add1~40_combout  $ (!\inst20|Add0~41 )))) # (GND)
// \inst20|Add0~43  = CARRY((\inst1|altsyncram_component|auto_generated|q_a [15] & ((\inst20|Add1~40_combout ) # (!\inst20|Add0~41 ))) # (!\inst1|altsyncram_component|auto_generated|q_a [15] & (\inst20|Add1~40_combout  & !\inst20|Add0~41 )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst20|Add1~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~41 ),
	.combout(\inst20|Add0~42_combout ),
	.cout(\inst20|Add0~43 ));
// synopsys translate_off
defparam \inst20|Add0~42 .lut_mask = 16'h698E;
defparam \inst20|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneii_lcell_comb \inst20|Add0~44 (
// Equation(s):
// \inst20|Add0~44_combout  = (\inst1|altsyncram_component|auto_generated|q_a [15] & ((\inst20|Add1~42_combout  & (\inst20|Add0~43  & VCC)) # (!\inst20|Add1~42_combout  & (!\inst20|Add0~43 )))) # (!\inst1|altsyncram_component|auto_generated|q_a [15] & 
// ((\inst20|Add1~42_combout  & (!\inst20|Add0~43 )) # (!\inst20|Add1~42_combout  & ((\inst20|Add0~43 ) # (GND)))))
// \inst20|Add0~45  = CARRY((\inst1|altsyncram_component|auto_generated|q_a [15] & (!\inst20|Add1~42_combout  & !\inst20|Add0~43 )) # (!\inst1|altsyncram_component|auto_generated|q_a [15] & ((!\inst20|Add0~43 ) # (!\inst20|Add1~42_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst20|Add1~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~43 ),
	.combout(\inst20|Add0~44_combout ),
	.cout(\inst20|Add0~45 ));
// synopsys translate_off
defparam \inst20|Add0~44 .lut_mask = 16'h9617;
defparam \inst20|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneii_lcell_comb \inst20|Add0~46 (
// Equation(s):
// \inst20|Add0~46_combout  = ((\inst20|Add1~44_combout  $ (\inst1|altsyncram_component|auto_generated|q_a [15] $ (!\inst20|Add0~45 )))) # (GND)
// \inst20|Add0~47  = CARRY((\inst20|Add1~44_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [15]) # (!\inst20|Add0~45 ))) # (!\inst20|Add1~44_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15] & !\inst20|Add0~45 )))

	.dataa(\inst20|Add1~44_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~45 ),
	.combout(\inst20|Add0~46_combout ),
	.cout(\inst20|Add0~47 ));
// synopsys translate_off
defparam \inst20|Add0~46 .lut_mask = 16'h698E;
defparam \inst20|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneii_lcell_comb \inst20|Add0~52 (
// Equation(s):
// \inst20|Add0~52_combout  = (\inst20|Add1~50_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [15] & (\inst20|Add0~51  & VCC)) # (!\inst1|altsyncram_component|auto_generated|q_a [15] & (!\inst20|Add0~51 )))) # (!\inst20|Add1~50_combout  & 
// ((\inst1|altsyncram_component|auto_generated|q_a [15] & (!\inst20|Add0~51 )) # (!\inst1|altsyncram_component|auto_generated|q_a [15] & ((\inst20|Add0~51 ) # (GND)))))
// \inst20|Add0~53  = CARRY((\inst20|Add1~50_combout  & (!\inst1|altsyncram_component|auto_generated|q_a [15] & !\inst20|Add0~51 )) # (!\inst20|Add1~50_combout  & ((!\inst20|Add0~51 ) # (!\inst1|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\inst20|Add1~50_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~51 ),
	.combout(\inst20|Add0~52_combout ),
	.cout(\inst20|Add0~53 ));
// synopsys translate_off
defparam \inst20|Add0~52 .lut_mask = 16'h9617;
defparam \inst20|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N6
cycloneii_lcell_comb \inst5|Add0~6 (
// Equation(s):
// \inst5|Add0~6_combout  = (\inst5|cnt1 [3] & (!\inst5|Add0~5 )) # (!\inst5|cnt1 [3] & ((\inst5|Add0~5 ) # (GND)))
// \inst5|Add0~7  = CARRY((!\inst5|Add0~5 ) # (!\inst5|cnt1 [3]))

	.dataa(vcc),
	.datab(\inst5|cnt1 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~5 ),
	.combout(\inst5|Add0~6_combout ),
	.cout(\inst5|Add0~7 ));
// synopsys translate_off
defparam \inst5|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst5|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N16
cycloneii_lcell_comb \inst5|Add0~16 (
// Equation(s):
// \inst5|Add0~16_combout  = (\inst5|cnt1 [8] & (\inst5|Add0~15  $ (GND))) # (!\inst5|cnt1 [8] & (!\inst5|Add0~15  & VCC))
// \inst5|Add0~17  = CARRY((\inst5|cnt1 [8] & !\inst5|Add0~15 ))

	.dataa(\inst5|cnt1 [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~15 ),
	.combout(\inst5|Add0~16_combout ),
	.cout(\inst5|Add0~17 ));
// synopsys translate_off
defparam \inst5|Add0~16 .lut_mask = 16'hA50A;
defparam \inst5|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N22
cycloneii_lcell_comb \inst5|Add0~22 (
// Equation(s):
// \inst5|Add0~22_combout  = (\inst5|cnt1 [11] & (!\inst5|Add0~21 )) # (!\inst5|cnt1 [11] & ((\inst5|Add0~21 ) # (GND)))
// \inst5|Add0~23  = CARRY((!\inst5|Add0~21 ) # (!\inst5|cnt1 [11]))

	.dataa(vcc),
	.datab(\inst5|cnt1 [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~21 ),
	.combout(\inst5|Add0~22_combout ),
	.cout(\inst5|Add0~23 ));
// synopsys translate_off
defparam \inst5|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst5|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N24
cycloneii_lcell_comb \inst5|Add0~24 (
// Equation(s):
// \inst5|Add0~24_combout  = \inst5|cnt1 [12] $ (!\inst5|Add0~23 )

	.dataa(\inst5|cnt1 [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~23 ),
	.combout(\inst5|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~24 .lut_mask = 16'hA5A5;
defparam \inst5|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N10
cycloneii_lcell_comb \inst|Mux1~0 (
// Equation(s):
// \inst|Mux1~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [4] & \inst1|altsyncram_component|auto_generated|q_a [5])

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~0 .lut_mask = 16'h5500;
defparam \inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N9
cycloneii_lcell_ff \inst18|RF[4][29] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][29]~regout ));

// Location: LCFF_X21_Y12_N17
cycloneii_lcell_ff \inst18|RF[3][29] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][29]~regout ));

// Location: LCFF_X20_Y12_N25
cycloneii_lcell_ff \inst18|RF[4][28] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][28]~regout ));

// Location: LCFF_X22_Y12_N13
cycloneii_lcell_ff \inst18|RF[1][28] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][28]~regout ));

// Location: LCCOMB_X27_Y12_N12
cycloneii_lcell_comb \inst18|Mux3~1 (
// Equation(s):
// \inst18|Mux3~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & (((\inst1|altsyncram_component|auto_generated|q_a [21])))) # (!\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & 
// (\inst18|RF[1][28]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[0][28]~regout )))))

	.dataa(\inst18|RF[1][28]~regout ),
	.datab(\inst18|RF[0][28]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux3~1 .lut_mask = 16'hFA0C;
defparam \inst18|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N27
cycloneii_lcell_ff \inst18|RF[3][28] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][28]~regout ));

// Location: LCCOMB_X27_Y12_N6
cycloneii_lcell_comb \inst18|Mux3~2 (
// Equation(s):
// \inst18|Mux3~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux3~1_combout  & (\inst18|RF[3][28]~regout )) # (!\inst18|Mux3~1_combout  & ((\inst18|RF[2][28]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux3~1_combout ))))

	.dataa(\inst18|RF[3][28]~regout ),
	.datab(\inst18|RF[2][28]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst18|Mux3~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux3~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N31
cycloneii_lcell_ff \inst18|RF[2][25] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][25]~regout ));

// Location: LCFF_X21_Y14_N3
cycloneii_lcell_ff \inst18|RF[0][25] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][25]~regout ));

// Location: LCFF_X19_Y13_N25
cycloneii_lcell_ff \inst18|RF[4][24] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][24]~regout ));

// Location: LCFF_X19_Y13_N19
cycloneii_lcell_ff \inst18|RF[1][24] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][24]~regout ));

// Location: LCFF_X22_Y12_N9
cycloneii_lcell_ff \inst18|RF[1][23] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][23]~regout ));

// Location: LCFF_X20_Y12_N13
cycloneii_lcell_ff \inst18|RF[4][22] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][22]~regout ));

// Location: LCFF_X27_Y16_N13
cycloneii_lcell_ff \inst18|RF[0][22] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][22]~regout ));

// Location: LCFF_X24_Y11_N1
cycloneii_lcell_ff \inst18|RF[5][21] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[21]~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][21]~regout ));

// Location: LCCOMB_X25_Y19_N10
cycloneii_lcell_comb \inst18|Mux10~0 (
// Equation(s):
// \inst18|Mux10~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[5][21]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[4][21]~regout 
// ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\inst18|RF[4][21]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst18|RF[5][21]~regout ),
	.cin(gnd),
	.combout(\inst18|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux10~0 .lut_mask = 16'hE040;
defparam \inst18|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N19
cycloneii_lcell_ff \inst18|RF[1][21] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][21]~regout ));

// Location: LCFF_X21_Y12_N21
cycloneii_lcell_ff \inst18|RF[3][21] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][21]~regout ));

// Location: LCCOMB_X28_Y15_N10
cycloneii_lcell_comb \inst18|Mux11~0 (
// Equation(s):
// \inst18|Mux11~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[5][20]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[4][20]~regout 
// )))))

	.dataa(\inst18|RF[5][20]~regout ),
	.datab(\inst18|RF[4][20]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux11~0 .lut_mask = 16'hAC00;
defparam \inst18|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N11
cycloneii_lcell_ff \inst18|RF[1][20] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][20]~regout ));

// Location: LCFF_X21_Y12_N9
cycloneii_lcell_ff \inst18|RF[3][20] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][20]~regout ));

// Location: LCFF_X21_Y11_N19
cycloneii_lcell_ff \inst18|RF[5][19] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[19]~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][19]~regout ));

// Location: LCFF_X22_Y15_N21
cycloneii_lcell_ff \inst18|RF[4][18] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][18]~regout ));

// Location: LCFF_X21_Y12_N13
cycloneii_lcell_ff \inst18|RF[3][18] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][18]~regout ));

// Location: LCFF_X21_Y14_N11
cycloneii_lcell_ff \inst18|RF[4][17] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][17]~regout ));

// Location: LCFF_X21_Y15_N11
cycloneii_lcell_ff \inst18|RF[2][17] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][17]~regout ));

// Location: LCFF_X21_Y11_N15
cycloneii_lcell_ff \inst18|RF[1][17] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][17]~regout ));

// Location: LCFF_X19_Y12_N31
cycloneii_lcell_ff \inst18|RF[5][16] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[16]~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][16]~regout ));

// Location: LCFF_X19_Y12_N9
cycloneii_lcell_ff \inst18|RF[0][16] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][16]~regout ));

// Location: LCFF_X21_Y12_N7
cycloneii_lcell_ff \inst18|RF[3][16] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][16]~regout ));

// Location: LCFF_X21_Y17_N23
cycloneii_lcell_ff \inst18|RF[5][15] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[15]~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][15]~regout ));

// Location: LCFF_X21_Y16_N15
cycloneii_lcell_ff \inst18|RF[2][15] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][15]~regout ));

// Location: LCFF_X21_Y17_N17
cycloneii_lcell_ff \inst18|RF[0][15] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~85_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][15]~regout ));

// Location: LCFF_X21_Y17_N15
cycloneii_lcell_ff \inst18|RF[5][14] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[14]~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][14]~regout ));

// Location: LCFF_X21_Y17_N13
cycloneii_lcell_ff \inst18|RF[0][14] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~90_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][14]~regout ));

// Location: LCFF_X22_Y17_N7
cycloneii_lcell_ff \inst18|RF[3][14] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~91_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][14]~regout ));

// Location: LCFF_X21_Y16_N21
cycloneii_lcell_ff \inst18|RF[3][13] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~96_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][13]~regout ));

// Location: LCFF_X19_Y13_N21
cycloneii_lcell_ff \inst18|RF[4][12] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~97_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][12]~regout ));

// Location: LCFF_X19_Y13_N11
cycloneii_lcell_ff \inst18|RF[1][12] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~99_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][12]~regout ));

// Location: LCFF_X19_Y17_N11
cycloneii_lcell_ff \inst18|RF[1][11] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~104_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][11]~regout ));

// Location: LCFF_X22_Y17_N21
cycloneii_lcell_ff \inst18|RF[3][11] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~106_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][11]~regout ));

// Location: LCFF_X27_Y16_N5
cycloneii_lcell_ff \inst18|RF[5][10] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[10]~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][10]~regout ));

// Location: LCFF_X25_Y16_N9
cycloneii_lcell_ff \inst18|RF[0][10] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~110_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][10]~regout ));

// Location: LCFF_X21_Y16_N25
cycloneii_lcell_ff \inst18|RF[3][10] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~111_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][10]~regout ));

// Location: LCFF_X20_Y16_N11
cycloneii_lcell_ff \inst18|RF[4][9] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~112_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][9]~regout ));

// Location: LCFF_X21_Y16_N31
cycloneii_lcell_ff \inst18|RF[2][9] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~113_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][9]~regout ));

// Location: LCFF_X19_Y16_N25
cycloneii_lcell_ff \inst18|RF[0][9] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~115_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][9]~regout ));

// Location: LCFF_X22_Y18_N3
cycloneii_lcell_ff \inst18|RF[5][8] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[8]~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][8]~regout ));

// Location: LCFF_X19_Y14_N7
cycloneii_lcell_ff \inst18|RF[2][8] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~118_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][8]~regout ));

// Location: LCFF_X22_Y12_N29
cycloneii_lcell_ff \inst18|RF[1][8] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~119_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][8]~regout ));

// Location: LCFF_X27_Y17_N23
cycloneii_lcell_ff \inst18|RF[5][7] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[7]~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][7]~regout ));

// Location: LCFF_X20_Y17_N3
cycloneii_lcell_ff \inst18|RF[1][7] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~124_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][7]~regout ));

// Location: LCFF_X27_Y17_N5
cycloneii_lcell_ff \inst18|RF[3][7] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~126_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][7]~regout ));

// Location: LCFF_X20_Y14_N23
cycloneii_lcell_ff \inst18|RF[0][6] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~130_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][6]~regout ));

// Location: LCFF_X20_Y14_N13
cycloneii_lcell_ff \inst18|RF[3][6] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~131_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][6]~regout ));

// Location: LCFF_X21_Y14_N19
cycloneii_lcell_ff \inst18|RF[4][5] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~132_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][5]~regout ));

// Location: LCFF_X19_Y13_N29
cycloneii_lcell_ff \inst18|RF[1][5] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~134_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][5]~regout ));

// Location: LCFF_X22_Y12_N31
cycloneii_lcell_ff \inst18|RF[2][4] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~138_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][4]~regout ));

// Location: LCFF_X20_Y14_N3
cycloneii_lcell_ff \inst18|RF[0][4] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~140_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][4]~regout ));

// Location: LCFF_X21_Y14_N23
cycloneii_lcell_ff \inst18|RF[0][3] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~145_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][3]~regout ));

// Location: LCFF_X25_Y18_N11
cycloneii_lcell_ff \inst18|RF[3][1] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~156_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][1]~regout ));

// Location: LCFF_X24_Y11_N21
cycloneii_lcell_ff \inst18|RF[5][0] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF[5][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][0]~regout ));

// Location: LCFF_X22_Y11_N15
cycloneii_lcell_ff \inst18|RF[5][30] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[30]~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][30]~regout ));

// Location: LCFF_X20_Y11_N13
cycloneii_lcell_ff \inst18|RF[3][30] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~166_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][30]~regout ));

// Location: LCCOMB_X25_Y13_N24
cycloneii_lcell_comb \inst12|Mux26~0 (
// Equation(s):
// \inst12|Mux26~0_combout  = (!\inst18|Mux26~3_combout  & ((\inst7|Equal4~0_combout  & (!\inst1|altsyncram_component|auto_generated|q_a [5])) # (!\inst7|Equal4~0_combout  & ((!\inst18|Mux58~3_combout )))))

	.dataa(\inst7|Equal4~0_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datac(\inst18|Mux26~3_combout ),
	.datad(\inst18|Mux58~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux26~0 .lut_mask = 16'h0207;
defparam \inst12|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneii_lcell_comb \inst12|Equal0~2 (
// Equation(s):
// \inst12|Equal0~2_combout  = (!\inst12|Mux27~4_combout  & (!\inst12|Mux26~4_combout  & (!\inst12|Mux30~4_combout  & !\inst12|Mux28~4_combout )))

	.dataa(\inst12|Mux27~4_combout ),
	.datab(\inst12|Mux26~4_combout ),
	.datac(\inst12|Mux30~4_combout ),
	.datad(\inst12|Mux28~4_combout ),
	.cin(gnd),
	.combout(\inst12|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Equal0~2 .lut_mask = 16'h0001;
defparam \inst12|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneii_lcell_comb \inst12|Equal0~3 (
// Equation(s):
// \inst12|Equal0~3_combout  = (!\inst12|Mux29~4_combout  & (!\inst12|Mux23~4_combout  & (\inst12|Equal0~2_combout  & !\inst12|Mux25~4_combout )))

	.dataa(\inst12|Mux29~4_combout ),
	.datab(\inst12|Mux23~4_combout ),
	.datac(\inst12|Equal0~2_combout ),
	.datad(\inst12|Mux25~4_combout ),
	.cin(gnd),
	.combout(\inst12|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Equal0~3 .lut_mask = 16'h0010;
defparam \inst12|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N21
cycloneii_lcell_ff \inst18|RF[3][31] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~171_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][31]~regout ));

// Location: LCCOMB_X19_Y13_N14
cycloneii_lcell_comb \inst12|Mux7~0 (
// Equation(s):
// \inst12|Mux7~0_combout  = (!\inst18|Mux7~3_combout  & (!\inst8|DataB[24]~5_combout  & \inst12|Mux15~0_combout ))

	.dataa(vcc),
	.datab(\inst18|Mux7~3_combout ),
	.datac(\inst8|DataB[24]~5_combout ),
	.datad(\inst12|Mux15~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux7~0 .lut_mask = 16'h0300;
defparam \inst12|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y17_N17
cycloneii_lcell_ff \inst5|cnt1[8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst5|Add0~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|cnt1 [8]));

// Location: LCFF_X51_Y17_N25
cycloneii_lcell_ff \inst5|cnt1[12] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst5|Add0~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|cnt1 [12]));

// Location: LCCOMB_X22_Y11_N8
cycloneii_lcell_comb \inst18|RF~3 (
// Equation(s):
// \inst18|RF~3_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [29])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux2~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[4][25]~2_combout ),
	.datad(\inst12|Mux2~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~3 .lut_mask = 16'h0B08;
defparam \inst18|RF~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneii_lcell_comb \inst18|RF~15 (
// Equation(s):
// \inst18|RF~15_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [29])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux2~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[3][8]~14_combout ),
	.datad(\inst12|Mux2~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~15 .lut_mask = 16'h0B08;
defparam \inst18|RF~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N24
cycloneii_lcell_comb \inst18|RF~17 (
// Equation(s):
// \inst18|RF~17_combout  = (!\inst18|RF[4][25]~2_combout  & \inst9|WriteData[28]~61_combout )

	.dataa(vcc),
	.datab(\inst18|RF[4][25]~2_combout ),
	.datac(vcc),
	.datad(\inst9|WriteData[28]~61_combout ),
	.cin(gnd),
	.combout(\inst18|RF~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~17 .lut_mask = 16'h3300;
defparam \inst18|RF~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneii_lcell_comb \inst18|RF~19 (
// Equation(s):
// \inst18|RF~19_combout  = (!\inst18|RF[1][25]~8_combout  & \inst9|WriteData[28]~61_combout )

	.dataa(vcc),
	.datab(\inst18|RF[1][25]~8_combout ),
	.datac(vcc),
	.datad(\inst9|WriteData[28]~61_combout ),
	.cin(gnd),
	.combout(\inst18|RF~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~19 .lut_mask = 16'h3300;
defparam \inst18|RF~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneii_lcell_comb \inst18|RF~21 (
// Equation(s):
// \inst18|RF~21_combout  = (!\inst18|RF[3][8]~14_combout  & \inst9|WriteData[28]~61_combout )

	.dataa(vcc),
	.datab(\inst18|RF[3][8]~14_combout ),
	.datac(\inst9|WriteData[28]~61_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst18|RF~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~21 .lut_mask = 16'h3030;
defparam \inst18|RF~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneii_lcell_comb \inst18|RF~33 (
// Equation(s):
// \inst18|RF~33_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [25])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux6~4_combout )))))

	.dataa(\inst18|RF[2][24]~5_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [25]),
	.datad(\inst12|Mux6~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~33 .lut_mask = 16'h5140;
defparam \inst18|RF~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneii_lcell_comb \inst18|RF~35 (
// Equation(s):
// \inst18|RF~35_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [25])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux6~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [25]),
	.datab(\inst18|RF[0][19]~11_combout ),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux6~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~35 .lut_mask = 16'h2320;
defparam \inst18|RF~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneii_lcell_comb \inst18|RF~37 (
// Equation(s):
// \inst18|RF~37_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [24])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux7~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [24]),
	.datac(\inst18|RF[4][25]~2_combout ),
	.datad(\inst12|Mux7~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~37 .lut_mask = 16'h0D08;
defparam \inst18|RF~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneii_lcell_comb \inst18|RF~39 (
// Equation(s):
// \inst18|RF~39_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [24]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux7~4_combout ))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst12|Mux7~4_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [24]),
	.datad(\inst18|RF[1][25]~8_combout ),
	.cin(gnd),
	.combout(\inst18|RF~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~39 .lut_mask = 16'h00E4;
defparam \inst18|RF~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneii_lcell_comb \inst18|RF~44 (
// Equation(s):
// \inst18|RF~44_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [23]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux8~4_combout ))))

	.dataa(\inst12|Mux8~4_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst18|RF[1][25]~8_combout ),
	.cin(gnd),
	.combout(\inst18|RF~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~44 .lut_mask = 16'h00E2;
defparam \inst18|RF~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N12
cycloneii_lcell_comb \inst18|RF~47 (
// Equation(s):
// \inst18|RF~47_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [22])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux9~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [22]),
	.datab(\inst18|RF[4][25]~2_combout ),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~47 .lut_mask = 16'h2320;
defparam \inst18|RF~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneii_lcell_comb \inst18|RF~50 (
// Equation(s):
// \inst18|RF~50_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [22])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux9~4_combout )))))

	.dataa(\inst18|RF[0][19]~11_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~50 .lut_mask = 16'h4540;
defparam \inst18|RF~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneii_lcell_comb \inst18|RF~54 (
// Equation(s):
// \inst18|RF~54_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [21])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux10~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [21]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[1][25]~8_combout ),
	.datad(\inst12|Mux10~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~54 .lut_mask = 16'h0B08;
defparam \inst18|RF~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneii_lcell_comb \inst18|RF~56 (
// Equation(s):
// \inst18|RF~56_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [21])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux10~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [21]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[3][8]~14_combout ),
	.datad(\inst12|Mux10~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~56 .lut_mask = 16'h0B08;
defparam \inst18|RF~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneii_lcell_comb \inst18|RF~59 (
// Equation(s):
// \inst18|RF~59_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [20])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux11~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [20]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[1][25]~8_combout ),
	.datad(\inst12|Mux11~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~59 .lut_mask = 16'h0B08;
defparam \inst18|RF~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneii_lcell_comb \inst18|RF~61 (
// Equation(s):
// \inst18|RF~61_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [20])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux11~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [20]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[3][8]~14_combout ),
	.datad(\inst12|Mux11~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~61 .lut_mask = 16'h0B08;
defparam \inst18|RF~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneii_lcell_comb \inst18|RF~67 (
// Equation(s):
// \inst18|RF~67_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [18])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux13~4_combout )))))

	.dataa(\inst18|RF[4][25]~2_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst12|Mux13~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~67 .lut_mask = 16'h5140;
defparam \inst18|RF~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneii_lcell_comb \inst18|RF~71 (
// Equation(s):
// \inst18|RF~71_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [18])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux13~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[3][8]~14_combout ),
	.datad(\inst12|Mux13~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~71 .lut_mask = 16'h0B08;
defparam \inst18|RF~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneii_lcell_comb \inst18|RF~72 (
// Equation(s):
// \inst18|RF~72_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [17])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux14~4_combout )))))

	.dataa(\inst18|RF[4][25]~2_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst12|Mux14~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~72 .lut_mask = 16'h4450;
defparam \inst18|RF~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneii_lcell_comb \inst18|RF~73 (
// Equation(s):
// \inst18|RF~73_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [17])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux14~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [17]),
	.datab(\inst18|RF[2][24]~5_combout ),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux14~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~73 .lut_mask = 16'h2320;
defparam \inst18|RF~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneii_lcell_comb \inst18|RF~74 (
// Equation(s):
// \inst18|RF~74_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [17])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux14~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [17]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[1][25]~8_combout ),
	.datad(\inst12|Mux14~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~74 .lut_mask = 16'h0B08;
defparam \inst18|RF~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneii_lcell_comb \inst18|RF~80 (
// Equation(s):
// \inst18|RF~80_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [16])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux15~5_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [16]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[0][19]~11_combout ),
	.datad(\inst12|Mux15~5_combout ),
	.cin(gnd),
	.combout(\inst18|RF~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~80 .lut_mask = 16'h0B08;
defparam \inst18|RF~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneii_lcell_comb \inst18|RF~81 (
// Equation(s):
// \inst18|RF~81_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [16])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux15~5_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [16]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[3][8]~14_combout ),
	.datad(\inst12|Mux15~5_combout ),
	.cin(gnd),
	.combout(\inst18|RF~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~81 .lut_mask = 16'h0B08;
defparam \inst18|RF~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneii_lcell_comb \inst18|RF~83 (
// Equation(s):
// \inst18|RF~83_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [15]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux16~4_combout ))))

	.dataa(\inst12|Mux16~4_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst18|RF[2][24]~5_combout ),
	.cin(gnd),
	.combout(\inst18|RF~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~83 .lut_mask = 16'h00E2;
defparam \inst18|RF~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneii_lcell_comb \inst18|RF~85 (
// Equation(s):
// \inst18|RF~85_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [15]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux16~4_combout ))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst12|Mux16~4_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst18|RF[0][19]~11_combout ),
	.cin(gnd),
	.combout(\inst18|RF~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~85 .lut_mask = 16'h00E4;
defparam \inst18|RF~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneii_lcell_comb \inst18|RF~90 (
// Equation(s):
// \inst18|RF~90_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [14]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux17~4_combout ))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst12|Mux17~4_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst18|RF[0][19]~11_combout ),
	.cin(gnd),
	.combout(\inst18|RF~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~90 .lut_mask = 16'h00E4;
defparam \inst18|RF~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneii_lcell_comb \inst18|RF~91 (
// Equation(s):
// \inst18|RF~91_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [14])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux17~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.datab(\inst12|Mux17~4_combout ),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst18|RF[3][8]~14_combout ),
	.cin(gnd),
	.combout(\inst18|RF~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~91 .lut_mask = 16'h00AC;
defparam \inst18|RF~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneii_lcell_comb \inst18|RF~96 (
// Equation(s):
// \inst18|RF~96_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [13])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux18~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux18~4_combout ),
	.datad(\inst18|RF[3][8]~14_combout ),
	.cin(gnd),
	.combout(\inst18|RF~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~96 .lut_mask = 16'h00B8;
defparam \inst18|RF~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneii_lcell_comb \inst18|RF~97 (
// Equation(s):
// \inst18|RF~97_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [12])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux19~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst18|RF[4][25]~2_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.datad(\inst12|Mux19~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~97 .lut_mask = 16'h3120;
defparam \inst18|RF~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneii_lcell_comb \inst18|RF~99 (
// Equation(s):
// \inst18|RF~99_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [12]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux19~4_combout ))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst12|Mux19~4_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.datad(\inst18|RF[1][25]~8_combout ),
	.cin(gnd),
	.combout(\inst18|RF~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~99 .lut_mask = 16'h00E4;
defparam \inst18|RF~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneii_lcell_comb \inst18|RF~104 (
// Equation(s):
// \inst18|RF~104_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [11])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux20~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [11]),
	.datac(\inst18|RF[1][25]~8_combout ),
	.datad(\inst12|Mux20~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~104 .lut_mask = 16'h0D08;
defparam \inst18|RF~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneii_lcell_comb \inst18|RF~106 (
// Equation(s):
// \inst18|RF~106_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [11])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux20~4_combout )))))

	.dataa(\inst18|RF[3][8]~14_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [11]),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux20~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~106 .lut_mask = 16'h4540;
defparam \inst18|RF~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneii_lcell_comb \inst18|RF~110 (
// Equation(s):
// \inst18|RF~110_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [10])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux21~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[0][19]~11_combout ),
	.datad(\inst12|Mux21~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~110 .lut_mask = 16'h0B08;
defparam \inst18|RF~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneii_lcell_comb \inst18|RF~111 (
// Equation(s):
// \inst18|RF~111_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [10])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux21~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux21~4_combout ),
	.datad(\inst18|RF[3][8]~14_combout ),
	.cin(gnd),
	.combout(\inst18|RF~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~111 .lut_mask = 16'h00B8;
defparam \inst18|RF~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cycloneii_lcell_comb \inst18|RF~112 (
// Equation(s):
// \inst18|RF~112_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [9])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux22~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [9]),
	.datab(\inst18|RF[4][25]~2_combout ),
	.datac(\inst12|Mux22~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~112 .lut_mask = 16'h2230;
defparam \inst18|RF~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneii_lcell_comb \inst18|RF~113 (
// Equation(s):
// \inst18|RF~113_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [9])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux22~4_combout )))))

	.dataa(\inst18|RF[2][24]~5_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [9]),
	.datad(\inst12|Mux22~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~113 .lut_mask = 16'h5140;
defparam \inst18|RF~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneii_lcell_comb \inst18|RF~115 (
// Equation(s):
// \inst18|RF~115_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [9])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux22~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [9]),
	.datac(\inst18|RF[0][19]~11_combout ),
	.datad(\inst12|Mux22~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~115 .lut_mask = 16'h0D08;
defparam \inst18|RF~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneii_lcell_comb \inst18|RF~118 (
// Equation(s):
// \inst18|RF~118_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [8])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux23~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[2][24]~5_combout ),
	.datad(\inst12|Mux23~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~118 .lut_mask = 16'h0B08;
defparam \inst18|RF~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneii_lcell_comb \inst18|RF~119 (
// Equation(s):
// \inst18|RF~119_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [8])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux23~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst18|RF[1][25]~8_combout ),
	.datac(\inst12|Mux23~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~119 .lut_mask = 16'h2230;
defparam \inst18|RF~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cycloneii_lcell_comb \inst18|RF~124 (
// Equation(s):
// \inst18|RF~124_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [7])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux24~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [7]),
	.datab(\inst18|RF[1][25]~8_combout ),
	.datac(\inst12|Mux24~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~124 .lut_mask = 16'h2230;
defparam \inst18|RF~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneii_lcell_comb \inst18|RF~126 (
// Equation(s):
// \inst18|RF~126_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [7])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux24~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [7]),
	.datac(\inst18|RF[3][8]~14_combout ),
	.datad(\inst12|Mux24~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~126 .lut_mask = 16'h0D08;
defparam \inst18|RF~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N22
cycloneii_lcell_comb \inst18|RF~130 (
// Equation(s):
// \inst18|RF~130_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [6]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux25~4_combout ))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst18|RF[0][19]~11_combout ),
	.datac(\inst12|Mux25~4_combout ),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst18|RF~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~130 .lut_mask = 16'h3210;
defparam \inst18|RF~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
cycloneii_lcell_comb \inst18|RF~131 (
// Equation(s):
// \inst18|RF~131_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [6])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux25~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [6]),
	.datab(\inst18|RF[3][8]~14_combout ),
	.datac(\inst12|Mux25~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~131 .lut_mask = 16'h2230;
defparam \inst18|RF~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneii_lcell_comb \inst18|RF~132 (
// Equation(s):
// \inst18|RF~132_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [5])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux26~4_combout )))))

	.dataa(\inst18|RF[4][25]~2_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [5]),
	.datad(\inst12|Mux26~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~132 .lut_mask = 16'h5140;
defparam \inst18|RF~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneii_lcell_comb \inst18|RF~134 (
// Equation(s):
// \inst18|RF~134_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [5])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux26~4_combout )))))

	.dataa(\inst18|RF[1][25]~8_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [5]),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux26~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~134 .lut_mask = 16'h4540;
defparam \inst18|RF~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneii_lcell_comb \inst18|RF~138 (
// Equation(s):
// \inst18|RF~138_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [4])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux27~4_combout )))))

	.dataa(\inst18|RF[2][24]~5_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [4]),
	.datad(\inst12|Mux27~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~138 .lut_mask = 16'h5140;
defparam \inst18|RF~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
cycloneii_lcell_comb \inst18|RF~140 (
// Equation(s):
// \inst18|RF~140_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [4])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux27~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst18|RF[0][19]~11_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [4]),
	.datad(\inst12|Mux27~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~140 .lut_mask = 16'h3120;
defparam \inst18|RF~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneii_lcell_comb \inst18|RF~145 (
// Equation(s):
// \inst18|RF~145_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [3])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux28~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux28~4_combout ),
	.datad(\inst18|RF[0][19]~11_combout ),
	.cin(gnd),
	.combout(\inst18|RF~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~145 .lut_mask = 16'h00B8;
defparam \inst18|RF~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneii_lcell_comb \inst18|RF~156 (
// Equation(s):
// \inst18|RF~156_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [1]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux30~4_combout ))))

	.dataa(\inst12|Mux30~4_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst18|RF[3][8]~14_combout ),
	.cin(gnd),
	.combout(\inst18|RF~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~156 .lut_mask = 16'h00E2;
defparam \inst18|RF~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N12
cycloneii_lcell_comb \inst18|RF~166 (
// Equation(s):
// \inst18|RF~166_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [30])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux1~4_combout )))))

	.dataa(\inst18|RF[3][8]~14_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [30]),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux1~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~166_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~166 .lut_mask = 16'h4540;
defparam \inst18|RF~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N20
cycloneii_lcell_comb \inst18|RF~171 (
// Equation(s):
// \inst18|RF~171_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [31])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux0~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [31]),
	.datac(\inst18|RF[3][8]~14_combout ),
	.datad(\inst12|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~171_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~171 .lut_mask = 16'h0D08;
defparam \inst18|RF~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK~clkctrl .clock_type = "global clock";
defparam \CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneii_lcell_comb \inst18|RF[5][0]~feeder (
// Equation(s):
// \inst18|RF[5][0]~feeder_combout  = \inst9|WriteData[0]~91_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst9|WriteData[0]~91_combout ),
	.cin(gnd),
	.combout(\inst18|RF[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF[5][0]~feeder .lut_mask = 16'hFF00;
defparam \inst18|RF[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N28
cycloneii_lcell_comb \inst5|cnt1~1 (
// Equation(s):
// \inst5|cnt1~1_combout  = (\inst5|Add0~6_combout  & !\inst5|Equal0~3_combout )

	.dataa(\inst5|Add0~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst5|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst5|cnt1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|cnt1~1 .lut_mask = 16'h00AA;
defparam \inst5|cnt1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y17_N29
cycloneii_lcell_ff \inst5|cnt1[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst5|cnt1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|cnt1 [3]));

// Location: LCCOMB_X51_Y17_N0
cycloneii_lcell_comb \inst5|Add0~0 (
// Equation(s):
// \inst5|Add0~0_combout  = \inst5|cnt1 [0] $ (VCC)
// \inst5|Add0~1  = CARRY(\inst5|cnt1 [0])

	.dataa(\inst5|cnt1 [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Add0~0_combout ),
	.cout(\inst5|Add0~1 ));
// synopsys translate_off
defparam \inst5|Add0~0 .lut_mask = 16'h55AA;
defparam \inst5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N2
cycloneii_lcell_comb \inst5|Add0~2 (
// Equation(s):
// \inst5|Add0~2_combout  = (\inst5|cnt1 [1] & (!\inst5|Add0~1 )) # (!\inst5|cnt1 [1] & ((\inst5|Add0~1 ) # (GND)))
// \inst5|Add0~3  = CARRY((!\inst5|Add0~1 ) # (!\inst5|cnt1 [1]))

	.dataa(vcc),
	.datab(\inst5|cnt1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~1 ),
	.combout(\inst5|Add0~2_combout ),
	.cout(\inst5|Add0~3 ));
// synopsys translate_off
defparam \inst5|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst5|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N26
cycloneii_lcell_comb \inst5|cnt1~0 (
// Equation(s):
// \inst5|cnt1~0_combout  = (\inst5|Add0~2_combout  & !\inst5|Equal0~3_combout )

	.dataa(vcc),
	.datab(\inst5|Add0~2_combout ),
	.datac(vcc),
	.datad(\inst5|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst5|cnt1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|cnt1~0 .lut_mask = 16'h00CC;
defparam \inst5|cnt1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y17_N27
cycloneii_lcell_ff \inst5|cnt1[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst5|cnt1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|cnt1 [1]));

// Location: LCCOMB_X51_Y17_N4
cycloneii_lcell_comb \inst5|Add0~4 (
// Equation(s):
// \inst5|Add0~4_combout  = (\inst5|cnt1 [2] & (\inst5|Add0~3  $ (GND))) # (!\inst5|cnt1 [2] & (!\inst5|Add0~3  & VCC))
// \inst5|Add0~5  = CARRY((\inst5|cnt1 [2] & !\inst5|Add0~3 ))

	.dataa(vcc),
	.datab(\inst5|cnt1 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~3 ),
	.combout(\inst5|Add0~4_combout ),
	.cout(\inst5|Add0~5 ));
// synopsys translate_off
defparam \inst5|Add0~4 .lut_mask = 16'hC30C;
defparam \inst5|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y17_N5
cycloneii_lcell_ff \inst5|cnt1[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst5|Add0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|cnt1 [2]));

// Location: LCCOMB_X51_Y17_N8
cycloneii_lcell_comb \inst5|Add0~8 (
// Equation(s):
// \inst5|Add0~8_combout  = (\inst5|cnt1 [4] & (\inst5|Add0~7  $ (GND))) # (!\inst5|cnt1 [4] & (!\inst5|Add0~7  & VCC))
// \inst5|Add0~9  = CARRY((\inst5|cnt1 [4] & !\inst5|Add0~7 ))

	.dataa(vcc),
	.datab(\inst5|cnt1 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~7 ),
	.combout(\inst5|Add0~8_combout ),
	.cout(\inst5|Add0~9 ));
// synopsys translate_off
defparam \inst5|Add0~8 .lut_mask = 16'hC30C;
defparam \inst5|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y17_N9
cycloneii_lcell_ff \inst5|cnt1[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst5|Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|cnt1 [4]));

// Location: LCCOMB_X51_Y17_N10
cycloneii_lcell_comb \inst5|Add0~10 (
// Equation(s):
// \inst5|Add0~10_combout  = (\inst5|cnt1 [5] & (!\inst5|Add0~9 )) # (!\inst5|cnt1 [5] & ((\inst5|Add0~9 ) # (GND)))
// \inst5|Add0~11  = CARRY((!\inst5|Add0~9 ) # (!\inst5|cnt1 [5]))

	.dataa(\inst5|cnt1 [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~9 ),
	.combout(\inst5|Add0~10_combout ),
	.cout(\inst5|Add0~11 ));
// synopsys translate_off
defparam \inst5|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst5|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N12
cycloneii_lcell_comb \inst5|Add0~12 (
// Equation(s):
// \inst5|Add0~12_combout  = (\inst5|cnt1 [6] & (\inst5|Add0~11  $ (GND))) # (!\inst5|cnt1 [6] & (!\inst5|Add0~11  & VCC))
// \inst5|Add0~13  = CARRY((\inst5|cnt1 [6] & !\inst5|Add0~11 ))

	.dataa(\inst5|cnt1 [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~11 ),
	.combout(\inst5|Add0~12_combout ),
	.cout(\inst5|Add0~13 ));
// synopsys translate_off
defparam \inst5|Add0~12 .lut_mask = 16'hA50A;
defparam \inst5|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N14
cycloneii_lcell_comb \inst5|Add0~14 (
// Equation(s):
// \inst5|Add0~14_combout  = (\inst5|cnt1 [7] & (!\inst5|Add0~13 )) # (!\inst5|cnt1 [7] & ((\inst5|Add0~13 ) # (GND)))
// \inst5|Add0~15  = CARRY((!\inst5|Add0~13 ) # (!\inst5|cnt1 [7]))

	.dataa(vcc),
	.datab(\inst5|cnt1 [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~13 ),
	.combout(\inst5|Add0~14_combout ),
	.cout(\inst5|Add0~15 ));
// synopsys translate_off
defparam \inst5|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst5|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y17_N15
cycloneii_lcell_ff \inst5|cnt1[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst5|Add0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|cnt1 [7]));

// Location: LCCOMB_X51_Y17_N18
cycloneii_lcell_comb \inst5|Add0~18 (
// Equation(s):
// \inst5|Add0~18_combout  = (\inst5|cnt1 [9] & (!\inst5|Add0~17 )) # (!\inst5|cnt1 [9] & ((\inst5|Add0~17 ) # (GND)))
// \inst5|Add0~19  = CARRY((!\inst5|Add0~17 ) # (!\inst5|cnt1 [9]))

	.dataa(vcc),
	.datab(\inst5|cnt1 [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~17 ),
	.combout(\inst5|Add0~18_combout ),
	.cout(\inst5|Add0~19 ));
// synopsys translate_off
defparam \inst5|Add0~18 .lut_mask = 16'h3C3F;
defparam \inst5|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y17_N19
cycloneii_lcell_ff \inst5|cnt1[9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst5|Add0~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|cnt1 [9]));

// Location: LCCOMB_X51_Y17_N20
cycloneii_lcell_comb \inst5|Add0~20 (
// Equation(s):
// \inst5|Add0~20_combout  = (\inst5|cnt1 [10] & (\inst5|Add0~19  $ (GND))) # (!\inst5|cnt1 [10] & (!\inst5|Add0~19  & VCC))
// \inst5|Add0~21  = CARRY((\inst5|cnt1 [10] & !\inst5|Add0~19 ))

	.dataa(\inst5|cnt1 [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~19 ),
	.combout(\inst5|Add0~20_combout ),
	.cout(\inst5|Add0~21 ));
// synopsys translate_off
defparam \inst5|Add0~20 .lut_mask = 16'hA50A;
defparam \inst5|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y17_N23
cycloneii_lcell_ff \inst5|cnt1[11] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst5|Add0~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|cnt1 [11]));

// Location: LCFF_X51_Y17_N21
cycloneii_lcell_ff \inst5|cnt1[10] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst5|Add0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|cnt1 [10]));

// Location: LCCOMB_X50_Y17_N28
cycloneii_lcell_comb \inst5|Equal0~2 (
// Equation(s):
// \inst5|Equal0~2_combout  = (!\inst5|cnt1 [8] & (!\inst5|cnt1 [9] & (!\inst5|cnt1 [11] & !\inst5|cnt1 [10])))

	.dataa(\inst5|cnt1 [8]),
	.datab(\inst5|cnt1 [9]),
	.datac(\inst5|cnt1 [11]),
	.datad(\inst5|cnt1 [10]),
	.cin(gnd),
	.combout(\inst5|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~2 .lut_mask = 16'h0001;
defparam \inst5|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N30
cycloneii_lcell_comb \inst5|cnt1~2 (
// Equation(s):
// \inst5|cnt1~2_combout  = (\inst5|Add0~0_combout  & !\inst5|Equal0~3_combout )

	.dataa(vcc),
	.datab(\inst5|Add0~0_combout ),
	.datac(vcc),
	.datad(\inst5|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst5|cnt1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|cnt1~2 .lut_mask = 16'h00CC;
defparam \inst5|cnt1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y17_N31
cycloneii_lcell_ff \inst5|cnt1[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst5|cnt1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|cnt1 [0]));

// Location: LCCOMB_X50_Y17_N24
cycloneii_lcell_comb \inst5|Equal0~0 (
// Equation(s):
// \inst5|Equal0~0_combout  = (!\inst5|cnt1 [2] & (!\inst5|cnt1 [0] & (\inst5|cnt1 [1] & \inst5|cnt1 [3])))

	.dataa(\inst5|cnt1 [2]),
	.datab(\inst5|cnt1 [0]),
	.datac(\inst5|cnt1 [1]),
	.datad(\inst5|cnt1 [3]),
	.cin(gnd),
	.combout(\inst5|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~0 .lut_mask = 16'h1000;
defparam \inst5|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y17_N11
cycloneii_lcell_ff \inst5|cnt1[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst5|Add0~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|cnt1 [5]));

// Location: LCFF_X51_Y17_N13
cycloneii_lcell_ff \inst5|cnt1[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst5|Add0~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|cnt1 [6]));

// Location: LCCOMB_X50_Y17_N0
cycloneii_lcell_comb \inst5|Equal0~1 (
// Equation(s):
// \inst5|Equal0~1_combout  = (!\inst5|cnt1 [4] & (!\inst5|cnt1 [5] & (!\inst5|cnt1 [7] & !\inst5|cnt1 [6])))

	.dataa(\inst5|cnt1 [4]),
	.datab(\inst5|cnt1 [5]),
	.datac(\inst5|cnt1 [7]),
	.datad(\inst5|cnt1 [6]),
	.cin(gnd),
	.combout(\inst5|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~1 .lut_mask = 16'h0001;
defparam \inst5|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N22
cycloneii_lcell_comb \inst5|Equal0~3 (
// Equation(s):
// \inst5|Equal0~3_combout  = (!\inst5|cnt1 [12] & (\inst5|Equal0~2_combout  & (\inst5|Equal0~0_combout  & \inst5|Equal0~1_combout )))

	.dataa(\inst5|cnt1 [12]),
	.datab(\inst5|Equal0~2_combout ),
	.datac(\inst5|Equal0~0_combout ),
	.datad(\inst5|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst5|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~3 .lut_mask = 16'h4000;
defparam \inst5|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N26
cycloneii_lcell_comb \inst5|OCLK~0 (
// Equation(s):
// \inst5|OCLK~0_combout  = \inst5|OCLK~regout  $ (\inst5|Equal0~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|OCLK~regout ),
	.datad(\inst5|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst5|OCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|OCLK~0 .lut_mask = 16'h0FF0;
defparam \inst5|OCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y17_N27
cycloneii_lcell_ff \inst5|OCLK (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst5|OCLK~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|OCLK~regout ));

// Location: CLKCTRL_G7
cycloneii_clkctrl \inst5|OCLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst5|OCLK~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst5|OCLK~clkctrl_outclk ));
// synopsys translate_off
defparam \inst5|OCLK~clkctrl .clock_type = "global clock";
defparam \inst5|OCLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
cycloneii_lcell_comb \inst20|Add1~0 (
// Equation(s):
// \inst20|Add1~0_combout  = (((\reset~combout  & \inst20|PC [2])))
// \inst20|Add1~1  = CARRY((\reset~combout  & \inst20|PC [2]))

	.dataa(\reset~combout ),
	.datab(\inst20|PC [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst20|Add1~0_combout ),
	.cout(\inst20|Add1~1 ));
// synopsys translate_off
defparam \inst20|Add1~0 .lut_mask = 16'h7788;
defparam \inst20|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N4
cycloneii_lcell_comb \inst20|Add1~2 (
// Equation(s):
// \inst20|Add1~2_combout  = (\inst20|Add1~1  & (((!\reset~combout )) # (!\inst20|PC [3]))) # (!\inst20|Add1~1  & (((\inst20|PC [3] & \reset~combout )) # (GND)))
// \inst20|Add1~3  = CARRY(((!\inst20|Add1~1 ) # (!\reset~combout )) # (!\inst20|PC [3]))

	.dataa(\inst20|PC [3]),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~1 ),
	.combout(\inst20|Add1~2_combout ),
	.cout(\inst20|Add1~3 ));
// synopsys translate_off
defparam \inst20|Add1~2 .lut_mask = 16'h787F;
defparam \inst20|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
cycloneii_lcell_comb \inst20|Add1~4 (
// Equation(s):
// \inst20|Add1~4_combout  = (\inst20|Add1~3  & (\reset~combout  & (\inst20|PC [4] & VCC))) # (!\inst20|Add1~3  & ((((\reset~combout  & \inst20|PC [4])))))
// \inst20|Add1~5  = CARRY((\reset~combout  & (\inst20|PC [4] & !\inst20|Add1~3 )))

	.dataa(\reset~combout ),
	.datab(\inst20|PC [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~3 ),
	.combout(\inst20|Add1~4_combout ),
	.cout(\inst20|Add1~5 ));
// synopsys translate_off
defparam \inst20|Add1~4 .lut_mask = 16'h8708;
defparam \inst20|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneii_lcell_comb \inst20|PC[4]~23 (
// Equation(s):
// \inst20|PC[4]~23_combout  = (\inst14~combout  & (\inst20|Add0~6_combout )) # (!\inst14~combout  & ((\inst20|Add1~4_combout )))

	.dataa(\inst20|Add0~6_combout ),
	.datab(\inst20|Add1~4_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[4]~23 .lut_mask = 16'hAACC;
defparam \inst20|PC[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N8
cycloneii_lcell_comb \inst20|Add1~6 (
// Equation(s):
// \inst20|Add1~6_combout  = (\inst20|Add1~5  & (((!\reset~combout )) # (!\inst20|PC [5]))) # (!\inst20|Add1~5  & (((\inst20|PC [5] & \reset~combout )) # (GND)))
// \inst20|Add1~7  = CARRY(((!\inst20|Add1~5 ) # (!\reset~combout )) # (!\inst20|PC [5]))

	.dataa(\inst20|PC [5]),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~5 ),
	.combout(\inst20|Add1~6_combout ),
	.cout(\inst20|Add1~7 ));
// synopsys translate_off
defparam \inst20|Add1~6 .lut_mask = 16'h787F;
defparam \inst20|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N12
cycloneii_lcell_comb \inst20|Add1~10 (
// Equation(s):
// \inst20|Add1~10_combout  = (\inst20|Add1~9  & (((!\reset~combout )) # (!\inst20|PC [7]))) # (!\inst20|Add1~9  & (((\inst20|PC [7] & \reset~combout )) # (GND)))
// \inst20|Add1~11  = CARRY(((!\inst20|Add1~9 ) # (!\reset~combout )) # (!\inst20|PC [7]))

	.dataa(\inst20|PC [7]),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~9 ),
	.combout(\inst20|Add1~10_combout ),
	.cout(\inst20|Add1~11 ));
// synopsys translate_off
defparam \inst20|Add1~10 .lut_mask = 16'h787F;
defparam \inst20|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneii_lcell_comb \inst20|Add0~4 (
// Equation(s):
// \inst20|Add0~4_combout  = (\inst1|altsyncram_component|auto_generated|q_a [1] & ((\inst20|Add1~2_combout  & (\inst20|Add0~3  & VCC)) # (!\inst20|Add1~2_combout  & (!\inst20|Add0~3 )))) # (!\inst1|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst20|Add1~2_combout  & (!\inst20|Add0~3 )) # (!\inst20|Add1~2_combout  & ((\inst20|Add0~3 ) # (GND)))))
// \inst20|Add0~5  = CARRY((\inst1|altsyncram_component|auto_generated|q_a [1] & (!\inst20|Add1~2_combout  & !\inst20|Add0~3 )) # (!\inst1|altsyncram_component|auto_generated|q_a [1] & ((!\inst20|Add0~3 ) # (!\inst20|Add1~2_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst20|Add1~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~3 ),
	.combout(\inst20|Add0~4_combout ),
	.cout(\inst20|Add0~5 ));
// synopsys translate_off
defparam \inst20|Add0~4 .lut_mask = 16'h9617;
defparam \inst20|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneii_lcell_comb \inst20|Add0~8 (
// Equation(s):
// \inst20|Add0~8_combout  = (\inst20|Add1~6_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [3] & (\inst20|Add0~7  & VCC)) # (!\inst1|altsyncram_component|auto_generated|q_a [3] & (!\inst20|Add0~7 )))) # (!\inst20|Add1~6_combout  & 
// ((\inst1|altsyncram_component|auto_generated|q_a [3] & (!\inst20|Add0~7 )) # (!\inst1|altsyncram_component|auto_generated|q_a [3] & ((\inst20|Add0~7 ) # (GND)))))
// \inst20|Add0~9  = CARRY((\inst20|Add1~6_combout  & (!\inst1|altsyncram_component|auto_generated|q_a [3] & !\inst20|Add0~7 )) # (!\inst20|Add1~6_combout  & ((!\inst20|Add0~7 ) # (!\inst1|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\inst20|Add1~6_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~7 ),
	.combout(\inst20|Add0~8_combout ),
	.cout(\inst20|Add0~9 ));
// synopsys translate_off
defparam \inst20|Add0~8 .lut_mask = 16'h9617;
defparam \inst20|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneii_lcell_comb \inst20|Add0~10 (
// Equation(s):
// \inst20|Add0~10_combout  = ((\inst20|Add1~8_combout  $ (\inst1|altsyncram_component|auto_generated|q_a [4] $ (!\inst20|Add0~9 )))) # (GND)
// \inst20|Add0~11  = CARRY((\inst20|Add1~8_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [4]) # (!\inst20|Add0~9 ))) # (!\inst20|Add1~8_combout  & (\inst1|altsyncram_component|auto_generated|q_a [4] & !\inst20|Add0~9 )))

	.dataa(\inst20|Add1~8_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~9 ),
	.combout(\inst20|Add0~10_combout ),
	.cout(\inst20|Add0~11 ));
// synopsys translate_off
defparam \inst20|Add0~10 .lut_mask = 16'h698E;
defparam \inst20|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneii_lcell_comb \inst20|Add0~12 (
// Equation(s):
// \inst20|Add0~12_combout  = (\inst1|altsyncram_component|auto_generated|q_a [5] & ((\inst20|Add1~10_combout  & (\inst20|Add0~11  & VCC)) # (!\inst20|Add1~10_combout  & (!\inst20|Add0~11 )))) # (!\inst1|altsyncram_component|auto_generated|q_a [5] & 
// ((\inst20|Add1~10_combout  & (!\inst20|Add0~11 )) # (!\inst20|Add1~10_combout  & ((\inst20|Add0~11 ) # (GND)))))
// \inst20|Add0~13  = CARRY((\inst1|altsyncram_component|auto_generated|q_a [5] & (!\inst20|Add1~10_combout  & !\inst20|Add0~11 )) # (!\inst1|altsyncram_component|auto_generated|q_a [5] & ((!\inst20|Add0~11 ) # (!\inst20|Add1~10_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datab(\inst20|Add1~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~11 ),
	.combout(\inst20|Add0~12_combout ),
	.cout(\inst20|Add0~13 ));
// synopsys translate_off
defparam \inst20|Add0~12 .lut_mask = 16'h9617;
defparam \inst20|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N0
cycloneii_lcell_comb \inst20|PC[7]~20 (
// Equation(s):
// \inst20|PC[7]~20_combout  = (\inst14~combout  & ((\inst20|Add0~12_combout ))) # (!\inst14~combout  & (\inst20|Add1~10_combout ))

	.dataa(\inst20|Add1~10_combout ),
	.datab(\inst20|Add0~12_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[7]~20 .lut_mask = 16'hCCAA;
defparam \inst20|PC[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneii_lcell_comb \inst20|Add1~14 (
// Equation(s):
// \inst20|Add1~14_combout  = (\inst20|Add1~13  & (((!\reset~combout )) # (!\inst20|PC [9]))) # (!\inst20|Add1~13  & (((\inst20|PC [9] & \reset~combout )) # (GND)))
// \inst20|Add1~15  = CARRY(((!\inst20|Add1~13 ) # (!\reset~combout )) # (!\inst20|PC [9]))

	.dataa(\inst20|PC [9]),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~13 ),
	.combout(\inst20|Add1~14_combout ),
	.cout(\inst20|Add1~15 ));
// synopsys translate_off
defparam \inst20|Add1~14 .lut_mask = 16'h787F;
defparam \inst20|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneii_lcell_comb \inst20|PC[9]~18 (
// Equation(s):
// \inst20|PC[9]~18_combout  = (\inst14~combout  & (\inst20|Add0~16_combout )) # (!\inst14~combout  & ((\inst20|Add1~14_combout )))

	.dataa(\inst20|Add0~16_combout ),
	.datab(\inst20|Add1~14_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[9]~18 .lut_mask = 16'hAACC;
defparam \inst20|PC[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y13
cycloneii_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst5|OCLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(14'b00000000000000),
	.portaaddr({\inst20|PC [9],\inst20|PC [8],\inst20|PC [7],\inst20|PC [6],\inst20|PC [5],\inst20|PC [4],\inst20|PC [3],\inst20|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(14'b00000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../commandROM/comROM.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "InstrROM:inst1|altsyncram:altsyncram_component|altsyncram_is91:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 14;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 14;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 1536'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000502A409102540880080012020;
// synopsys translate_on

// Location: LCFF_X28_Y13_N9
cycloneii_lcell_ff \inst20|PC[9] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[9]~18_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [9]));

// Location: LCCOMB_X28_Y11_N14
cycloneii_lcell_comb \inst20|Add0~14 (
// Equation(s):
// \inst20|Add0~14_combout  = ((\inst20|Add1~12_combout  $ (\inst1|altsyncram_component|auto_generated|q_a [6] $ (!\inst20|Add0~13 )))) # (GND)
// \inst20|Add0~15  = CARRY((\inst20|Add1~12_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [6]) # (!\inst20|Add0~13 ))) # (!\inst20|Add1~12_combout  & (\inst1|altsyncram_component|auto_generated|q_a [6] & !\inst20|Add0~13 )))

	.dataa(\inst20|Add1~12_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~13 ),
	.combout(\inst20|Add0~14_combout ),
	.cout(\inst20|Add0~15 ));
// synopsys translate_off
defparam \inst20|Add0~14 .lut_mask = 16'h698E;
defparam \inst20|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneii_lcell_comb \inst20|PC[8]~19 (
// Equation(s):
// \inst20|PC[8]~19_combout  = (\inst14~combout  & ((\inst20|Add0~14_combout ))) # (!\inst14~combout  & (\inst20|Add1~12_combout ))

	.dataa(\inst20|Add1~12_combout ),
	.datab(\inst20|Add0~14_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[8]~19 .lut_mask = 16'hCCAA;
defparam \inst20|PC[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N13
cycloneii_lcell_ff \inst20|PC[8] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[8]~19_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [8]));

// Location: LCFF_X27_Y13_N1
cycloneii_lcell_ff \inst20|PC[7] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[7]~20_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [7]));

// Location: LCCOMB_X28_Y13_N14
cycloneii_lcell_comb \inst20|PC[6]~21 (
// Equation(s):
// \inst20|PC[6]~21_combout  = (\inst14~combout  & ((\inst20|Add0~10_combout ))) # (!\inst14~combout  & (\inst20|Add1~8_combout ))

	.dataa(\inst20|Add1~8_combout ),
	.datab(\inst20|Add0~10_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[6]~21 .lut_mask = 16'hCCAA;
defparam \inst20|PC[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N15
cycloneii_lcell_ff \inst20|PC[6] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[6]~21_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [6]));

// Location: LCCOMB_X25_Y13_N8
cycloneii_lcell_comb \inst20|PC[5]~22 (
// Equation(s):
// \inst20|PC[5]~22_combout  = (\inst14~combout  & ((\inst20|Add0~8_combout ))) # (!\inst14~combout  & (\inst20|Add1~6_combout ))

	.dataa(\inst14~combout ),
	.datab(\inst20|Add1~6_combout ),
	.datac(vcc),
	.datad(\inst20|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst20|PC[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[5]~22 .lut_mask = 16'hEE44;
defparam \inst20|PC[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N9
cycloneii_lcell_ff \inst20|PC[5] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[5]~22_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [5]));

// Location: LCFF_X24_Y11_N23
cycloneii_lcell_ff \inst20|PC[4] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[4]~23_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [4]));

// Location: LCCOMB_X29_Y13_N2
cycloneii_lcell_comb \inst20|PC[3]~24 (
// Equation(s):
// \inst20|PC[3]~24_combout  = (\inst14~combout  & ((\inst20|Add0~4_combout ))) # (!\inst14~combout  & (\inst20|Add1~2_combout ))

	.dataa(\inst20|Add1~2_combout ),
	.datab(\inst20|Add0~4_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[3]~24 .lut_mask = 16'hCCAA;
defparam \inst20|PC[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N3
cycloneii_lcell_ff \inst20|PC[3] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[3]~24_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [3]));

// Location: M4K_X26_Y15
cycloneii_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst5|OCLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\inst20|PC [9],\inst20|PC [8],\inst20|PC [7],\inst20|PC [6],\inst20|PC [5],\inst20|PC [4],\inst20|PC [3],\inst20|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../commandROM/comROM.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "InstrROM:inst1|altsyncram:altsyncram_component|altsyncram_is91:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 18;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 18;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020008C620200010830020C00830020C00832B1088C440010C;
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneii_lcell_comb \inst7|Equal2~2 (
// Equation(s):
// \inst7|Equal2~2_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [28] & \inst1|altsyncram_component|auto_generated|q_a [27])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\inst7|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal2~2 .lut_mask = 16'h0F00;
defparam \inst7|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneii_lcell_comb \inst7|Equal4~0 (
// Equation(s):
// \inst7|Equal4~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [31] & (!\inst1|altsyncram_component|auto_generated|q_a [30] & (\inst7|Equal2~2_combout  & \inst1|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [31]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [30]),
	.datac(\inst7|Equal2~2_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst7|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal4~0 .lut_mask = 16'h2000;
defparam \inst7|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N18
cycloneii_lcell_comb \inst7|Equal2~3 (
// Equation(s):
// \inst7|Equal2~3_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [29] & (!\inst1|altsyncram_component|auto_generated|q_a [30] & (!\inst1|altsyncram_component|auto_generated|q_a [31] & !\inst1|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [30]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [31]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst7|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal2~3 .lut_mask = 16'h0001;
defparam \inst7|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
cycloneii_lcell_comb \inst7|Equal5~0 (
// Equation(s):
// \inst7|Equal5~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & \inst7|Equal2~3_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst7|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal5~0 .lut_mask = 16'h0500;
defparam \inst7|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneii_lcell_comb \inst10|WriteAddr[2]~2 (
// Equation(s):
// \inst10|WriteAddr[2]~2_combout  = (\inst7|Equal5~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [13])) # (!\inst7|Equal5~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [18])))

	.dataa(vcc),
	.datab(\inst7|Equal5~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst10|WriteAddr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WriteAddr[2]~2 .lut_mask = 16'hF3C0;
defparam \inst10|WriteAddr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneii_lcell_comb \inst10|WriteAddr[4]~0 (
// Equation(s):
// \inst10|WriteAddr[4]~0_combout  = (\inst7|Equal5~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [15]))) # (!\inst7|Equal5~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [20]))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [20]),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst7|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst10|WriteAddr[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WriteAddr[4]~0 .lut_mask = 16'hF0AA;
defparam \inst10|WriteAddr[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneii_lcell_comb \inst10|WriteAddr[3]~1 (
// Equation(s):
// \inst10|WriteAddr[3]~1_combout  = (\inst7|Equal5~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [14])) # (!\inst7|Equal5~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [19]),
	.datac(\inst7|Equal5~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|WriteAddr[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WriteAddr[3]~1 .lut_mask = 16'hACAC;
defparam \inst10|WriteAddr[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneii_lcell_comb \inst7|Equal4~1 (
// Equation(s):
// \inst7|Equal4~1_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [29] & \inst7|Equal4~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datad(\inst7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst7|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal4~1 .lut_mask = 16'h0F00;
defparam \inst7|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneii_lcell_comb \inst18|RF[5][31]~0 (
// Equation(s):
// \inst18|RF[5][31]~0_combout  = (!\inst10|WriteAddr[4]~0_combout  & (!\inst10|WriteAddr[3]~1_combout  & ((\inst7|Equal5~0_combout ) # (\inst7|Equal4~1_combout ))))

	.dataa(\inst7|Equal5~0_combout ),
	.datab(\inst10|WriteAddr[4]~0_combout ),
	.datac(\inst10|WriteAddr[3]~1_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF[5][31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF[5][31]~0 .lut_mask = 16'h0302;
defparam \inst18|RF[5][31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneii_lcell_comb \inst10|WriteAddr[1]~3 (
// Equation(s):
// \inst10|WriteAddr[1]~3_combout  = (\inst7|Equal5~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [12]))) # (!\inst7|Equal5~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [17]))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst7|Equal5~0_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst10|WriteAddr[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WriteAddr[1]~3 .lut_mask = 16'hFC0C;
defparam \inst10|WriteAddr[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneii_lcell_comb \inst18|RF[4][25]~2 (
// Equation(s):
// \inst18|RF[4][25]~2_combout  = (\inst10|WriteAddr[0]~4_combout ) # (((\inst10|WriteAddr[1]~3_combout ) # (!\inst18|RF[5][31]~0_combout )) # (!\inst10|WriteAddr[2]~2_combout ))

	.dataa(\inst10|WriteAddr[0]~4_combout ),
	.datab(\inst10|WriteAddr[2]~2_combout ),
	.datac(\inst18|RF[5][31]~0_combout ),
	.datad(\inst10|WriteAddr[1]~3_combout ),
	.cin(gnd),
	.combout(\inst18|RF[4][25]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF[4][25]~2 .lut_mask = 16'hFFBF;
defparam \inst18|RF[4][25]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
cycloneii_lcell_comb \inst18|RF~122 (
// Equation(s):
// \inst18|RF~122_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [7])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux24~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [7]),
	.datab(\inst18|RF[4][25]~2_combout ),
	.datac(\inst12|Mux24~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~122 .lut_mask = 16'h2230;
defparam \inst18|RF~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N0
cycloneii_lcell_comb \inst18|RF[4][25]~4 (
// Equation(s):
// \inst18|RF[4][25]~4_combout  = (!\inst18|RF[4][25]~2_combout ) # (!\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\inst18|RF[4][25]~2_combout ),
	.cin(gnd),
	.combout(\inst18|RF[4][25]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF[4][25]~4 .lut_mask = 16'h0FFF;
defparam \inst18|RF[4][25]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N13
cycloneii_lcell_ff \inst18|RF[4][7] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~122_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][7]~regout ));

// Location: LCCOMB_X25_Y17_N8
cycloneii_lcell_comb \inst18|Mux56~0 (
// Equation(s):
// \inst18|Mux56~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[5][7]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[4][7]~regout )))))

	.dataa(\inst18|RF[5][7]~regout ),
	.datab(\inst18|RF[4][7]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux56~0 .lut_mask = 16'hAC00;
defparam \inst18|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N2
cycloneii_lcell_comb \inst|WideOr0~0 (
// Equation(s):
// \inst|WideOr0~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [2] & ((\inst1|altsyncram_component|auto_generated|q_a [1]) # ((\inst1|altsyncram_component|auto_generated|q_a [3])))) # (!\inst1|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst1|altsyncram_component|auto_generated|q_a [0]) # ((!\inst1|altsyncram_component|auto_generated|q_a [1] & \inst1|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr0~0 .lut_mask = 16'hFDB8;
defparam \inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneii_lcell_comb \inst|Mux0~2 (
// Equation(s):
// \inst|Mux0~2_combout  = (\inst7|Equal5~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [4]) # ((\inst|WideOr0~0_combout ) # (!\inst1|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datac(\inst7|Equal5~0_combout ),
	.datad(\inst|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~2 .lut_mask = 16'hF0B0;
defparam \inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
cycloneii_lcell_comb \inst7|Equal6~0 (
// Equation(s):
// \inst7|Equal6~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [27] & (\inst1|altsyncram_component|auto_generated|q_a [28] & \inst7|Equal2~3_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst7|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal6~0 .lut_mask = 16'h5000;
defparam \inst7|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
cycloneii_lcell_comb \inst|WideOr1~0 (
// Equation(s):
// \inst|WideOr1~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [1]) # ((\inst1|altsyncram_component|auto_generated|q_a [3]) # ((!\inst1|altsyncram_component|auto_generated|q_a [2] & \inst1|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr1~0 .lut_mask = 16'hFDFC;
defparam \inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N8
cycloneii_lcell_comb \inst|Mux1~1 (
// Equation(s):
// \inst|Mux1~1_combout  = (\inst7|Equal6~0_combout ) # ((\inst7|Equal5~0_combout  & ((\inst|WideOr1~0_combout ) # (!\inst|Mux1~0_combout ))))

	.dataa(\inst|Mux1~0_combout ),
	.datab(\inst7|Equal6~0_combout ),
	.datac(\inst|WideOr1~0_combout ),
	.datad(\inst7|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~1 .lut_mask = 16'hFDCC;
defparam \inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
cycloneii_lcell_comb \inst|WideOr2~0 (
// Equation(s):
// \inst|WideOr2~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [2] & (!\inst1|altsyncram_component|auto_generated|q_a [3] & ((\inst1|altsyncram_component|auto_generated|q_a [0]) # (!\inst1|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr2~0 .lut_mask = 16'h0A02;
defparam \inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N30
cycloneii_lcell_comb \inst12|Mux4~12 (
// Equation(s):
// \inst12|Mux4~12_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [4] & (\inst1|altsyncram_component|auto_generated|q_a [5] & (\inst|WideOr2~0_combout  & \inst7|Equal5~0_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datac(\inst|WideOr2~0_combout ),
	.datad(\inst7|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~12 .lut_mask = 16'h4000;
defparam \inst12|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N0
cycloneii_lcell_comb \inst12|Mux15~0 (
// Equation(s):
// \inst12|Mux15~0_combout  = (!\inst|Mux2~2_combout  & (\inst|Mux1~1_combout  & (\inst12|Mux4~12_combout  & \inst|Mux0~2_combout )))

	.dataa(\inst|Mux2~2_combout ),
	.datab(\inst|Mux1~1_combout ),
	.datac(\inst12|Mux4~12_combout ),
	.datad(\inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux15~0 .lut_mask = 16'h4000;
defparam \inst12|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneii_lcell_comb \inst9|WriteData[6]~85 (
// Equation(s):
// \inst9|WriteData[6]~85_combout  = (\inst7|Equal4~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst12|Mux25~4_combout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & (\inst4|altsyncram_component|auto_generated|q_a 
// [6])))) # (!\inst7|Equal4~0_combout  & (((\inst12|Mux25~4_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [6]),
	.datab(\inst12|Mux25~4_combout ),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst9|WriteData[6]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[6]~85 .lut_mask = 16'hCCAC;
defparam \inst9|WriteData[6]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneii_lcell_comb \inst18|RF[5][31]~1 (
// Equation(s):
// \inst18|RF[5][31]~1_combout  = (\inst10|WriteAddr[0]~4_combout  & (\inst10|WriteAddr[2]~2_combout  & (\inst18|RF[5][31]~0_combout  & !\inst10|WriteAddr[1]~3_combout )))

	.dataa(\inst10|WriteAddr[0]~4_combout ),
	.datab(\inst10|WriteAddr[2]~2_combout ),
	.datac(\inst18|RF[5][31]~0_combout ),
	.datad(\inst10|WriteAddr[1]~3_combout ),
	.cin(gnd),
	.combout(\inst18|RF[5][31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF[5][31]~1 .lut_mask = 16'h0080;
defparam \inst18|RF[5][31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N31
cycloneii_lcell_ff \inst18|RF[5][6] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[6]~85_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][6]~regout ));

// Location: LCCOMB_X24_Y14_N26
cycloneii_lcell_comb \inst18|Mux25~0 (
// Equation(s):
// \inst18|Mux25~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[5][6]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[4][6]~regout ))))

	.dataa(\inst18|RF[4][6]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|RF[5][6]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux25~0 .lut_mask = 16'hC088;
defparam \inst18|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneii_lcell_comb \inst18|RF[2][24]~5 (
// Equation(s):
// \inst18|RF[2][24]~5_combout  = (\inst10|WriteAddr[0]~4_combout ) # ((\inst10|WriteAddr[2]~2_combout ) # ((!\inst10|WriteAddr[1]~3_combout ) # (!\inst18|RF[5][31]~0_combout )))

	.dataa(\inst10|WriteAddr[0]~4_combout ),
	.datab(\inst10|WriteAddr[2]~2_combout ),
	.datac(\inst18|RF[5][31]~0_combout ),
	.datad(\inst10|WriteAddr[1]~3_combout ),
	.cin(gnd),
	.combout(\inst18|RF[2][24]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF[2][24]~5 .lut_mask = 16'hEFFF;
defparam \inst18|RF[2][24]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneii_lcell_comb \inst18|RF~128 (
// Equation(s):
// \inst18|RF~128_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [6])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux25~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [6]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[2][24]~5_combout ),
	.datad(\inst12|Mux25~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~128 .lut_mask = 16'h0B08;
defparam \inst18|RF~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneii_lcell_comb \inst18|RF[2][24]~7 (
// Equation(s):
// \inst18|RF[2][24]~7_combout  = (!\inst18|RF[2][24]~5_combout ) # (!\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\inst18|RF[2][24]~5_combout ),
	.cin(gnd),
	.combout(\inst18|RF[2][24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF[2][24]~7 .lut_mask = 16'h0FFF;
defparam \inst18|RF[2][24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N21
cycloneii_lcell_ff \inst18|RF[2][6] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~128_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][6]~regout ));

// Location: LCCOMB_X21_Y11_N16
cycloneii_lcell_comb \inst18|RF[1][25]~8 (
// Equation(s):
// \inst18|RF[1][25]~8_combout  = ((\inst10|WriteAddr[2]~2_combout ) # ((\inst10|WriteAddr[1]~3_combout ) # (!\inst18|RF[5][31]~0_combout ))) # (!\inst10|WriteAddr[0]~4_combout )

	.dataa(\inst10|WriteAddr[0]~4_combout ),
	.datab(\inst10|WriteAddr[2]~2_combout ),
	.datac(\inst18|RF[5][31]~0_combout ),
	.datad(\inst10|WriteAddr[1]~3_combout ),
	.cin(gnd),
	.combout(\inst18|RF[1][25]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF[1][25]~8 .lut_mask = 16'hFFDF;
defparam \inst18|RF[1][25]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
cycloneii_lcell_comb \inst18|RF~129 (
// Equation(s):
// \inst18|RF~129_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [6])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux25~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [6]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux25~4_combout ),
	.datad(\inst18|RF[1][25]~8_combout ),
	.cin(gnd),
	.combout(\inst18|RF~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~129 .lut_mask = 16'h00B8;
defparam \inst18|RF~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N2
cycloneii_lcell_comb \inst18|RF[1][25]~10 (
// Equation(s):
// \inst18|RF[1][25]~10_combout  = (!\inst18|RF[1][25]~8_combout ) # (!\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\inst18|RF[1][25]~8_combout ),
	.cin(gnd),
	.combout(\inst18|RF[1][25]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF[1][25]~10 .lut_mask = 16'h0FFF;
defparam \inst18|RF[1][25]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N15
cycloneii_lcell_ff \inst18|RF[1][6] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~129_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][6]~regout ));

// Location: LCCOMB_X24_Y14_N28
cycloneii_lcell_comb \inst18|Mux25~1 (
// Equation(s):
// \inst18|Mux25~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & (((\inst1|altsyncram_component|auto_generated|q_a [21])))) # (!\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & 
// ((\inst18|RF[1][6]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[0][6]~regout ))))

	.dataa(\inst18|RF[0][6]~regout ),
	.datab(\inst18|RF[1][6]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux25~1 .lut_mask = 16'hFC0A;
defparam \inst18|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneii_lcell_comb \inst18|Mux25~2 (
// Equation(s):
// \inst18|Mux25~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux25~1_combout  & (\inst18|RF[3][6]~regout )) # (!\inst18|Mux25~1_combout  & ((\inst18|RF[2][6]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux25~1_combout ))))

	.dataa(\inst18|RF[3][6]~regout ),
	.datab(\inst18|RF[2][6]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst18|Mux25~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux25~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneii_lcell_comb \inst18|Mux25~3 (
// Equation(s):
// \inst18|Mux25~3_combout  = (\inst18|Mux25~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux25~2_combout ))

	.dataa(vcc),
	.datab(\inst18|Mux25~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst18|Mux25~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux25~3 .lut_mask = 16'hCFCC;
defparam \inst18|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N20
cycloneii_lcell_comb \inst12|Mux4~4 (
// Equation(s):
// \inst12|Mux4~4_combout  = (\inst|Mux1~1_combout ) # (!\inst12|Mux4~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux1~1_combout ),
	.datad(\inst12|Mux4~12_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~4 .lut_mask = 16'hF0FF;
defparam \inst12|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneii_lcell_comb \inst18|RF~127 (
// Equation(s):
// \inst18|RF~127_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [6])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux25~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [6]),
	.datab(\inst12|Mux25~4_combout ),
	.datac(\inst18|RF[4][25]~2_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~127 .lut_mask = 16'h0A0C;
defparam \inst18|RF~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N13
cycloneii_lcell_ff \inst18|RF[4][6] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~127_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][6]~regout ));

// Location: LCCOMB_X24_Y14_N18
cycloneii_lcell_comb \inst18|Mux57~0 (
// Equation(s):
// \inst18|Mux57~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[5][6]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[4][6]~regout )))))

	.dataa(\inst18|RF[5][6]~regout ),
	.datab(\inst18|RF[4][6]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux57~0 .lut_mask = 16'hA0C0;
defparam \inst18|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneii_lcell_comb \inst18|Mux57~1 (
// Equation(s):
// \inst18|Mux57~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & (((\inst18|RF[1][6]~regout ) # (\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[0][6]~regout  & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[0][6]~regout ),
	.datab(\inst18|RF[1][6]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux57~1 .lut_mask = 16'hF0CA;
defparam \inst18|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneii_lcell_comb \inst18|Mux57~2 (
// Equation(s):
// \inst18|Mux57~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux57~1_combout  & (\inst18|RF[3][6]~regout )) # (!\inst18|Mux57~1_combout  & ((\inst18|RF[2][6]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux57~1_combout ))))

	.dataa(\inst18|RF[3][6]~regout ),
	.datab(\inst18|RF[2][6]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst18|Mux57~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux57~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneii_lcell_comb \inst18|Mux57~3 (
// Equation(s):
// \inst18|Mux57~3_combout  = (\inst18|Mux57~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux57~2_combout ))

	.dataa(vcc),
	.datab(\inst18|Mux57~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst18|Mux57~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux57~3 .lut_mask = 16'hCFCC;
defparam \inst18|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneii_lcell_comb \inst8|DataB[6]~23 (
// Equation(s):
// \inst8|DataB[6]~23_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [6])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux57~3_combout )))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\inst18|Mux57~3_combout ),
	.datad(\inst7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[6]~23 .lut_mask = 16'hCCF0;
defparam \inst8|DataB[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneii_lcell_comb \inst18|Mux26~0 (
// Equation(s):
// \inst18|Mux26~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[5][5]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[4][5]~regout ))))

	.dataa(\inst18|RF[4][5]~regout ),
	.datab(\inst18|RF[5][5]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux26~0 .lut_mask = 16'hC0A0;
defparam \inst18|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneii_lcell_comb \inst18|RF[3][8]~14 (
// Equation(s):
// \inst18|RF[3][8]~14_combout  = ((\inst10|WriteAddr[2]~2_combout ) # ((!\inst10|WriteAddr[1]~3_combout ) # (!\inst18|RF[5][31]~0_combout ))) # (!\inst10|WriteAddr[0]~4_combout )

	.dataa(\inst10|WriteAddr[0]~4_combout ),
	.datab(\inst10|WriteAddr[2]~2_combout ),
	.datac(\inst18|RF[5][31]~0_combout ),
	.datad(\inst10|WriteAddr[1]~3_combout ),
	.cin(gnd),
	.combout(\inst18|RF[3][8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF[3][8]~14 .lut_mask = 16'hDFFF;
defparam \inst18|RF[3][8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneii_lcell_comb \inst18|RF~136 (
// Equation(s):
// \inst18|RF~136_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [5])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux26~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [5]),
	.datac(\inst18|RF[3][8]~14_combout ),
	.datad(\inst12|Mux26~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~136 .lut_mask = 16'h0D08;
defparam \inst18|RF~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneii_lcell_comb \inst18|RF[3][8]~16 (
// Equation(s):
// \inst18|RF[3][8]~16_combout  = (!\inst18|RF[3][8]~14_combout ) # (!\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\inst18|RF[3][8]~14_combout ),
	.cin(gnd),
	.combout(\inst18|RF[3][8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF[3][8]~16 .lut_mask = 16'h0FFF;
defparam \inst18|RF[3][8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N19
cycloneii_lcell_ff \inst18|RF[3][5] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~136_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][5]~regout ));

// Location: LCCOMB_X21_Y11_N22
cycloneii_lcell_comb \inst18|RF[0][19]~11 (
// Equation(s):
// \inst18|RF[0][19]~11_combout  = (\inst10|WriteAddr[0]~4_combout ) # ((\inst10|WriteAddr[2]~2_combout ) # ((\inst10|WriteAddr[1]~3_combout ) # (!\inst18|RF[5][31]~0_combout )))

	.dataa(\inst10|WriteAddr[0]~4_combout ),
	.datab(\inst10|WriteAddr[2]~2_combout ),
	.datac(\inst18|RF[5][31]~0_combout ),
	.datad(\inst10|WriteAddr[1]~3_combout ),
	.cin(gnd),
	.combout(\inst18|RF[0][19]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF[0][19]~11 .lut_mask = 16'hFFEF;
defparam \inst18|RF[0][19]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneii_lcell_comb \inst18|RF~135 (
// Equation(s):
// \inst18|RF~135_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [5])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux26~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst18|RF[0][19]~11_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [5]),
	.datad(\inst12|Mux26~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~135 .lut_mask = 16'h3120;
defparam \inst18|RF~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneii_lcell_comb \inst18|RF[0][19]~13 (
// Equation(s):
// \inst18|RF[0][19]~13_combout  = (!\inst18|RF[0][19]~11_combout ) # (!\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\inst18|RF[0][19]~11_combout ),
	.cin(gnd),
	.combout(\inst18|RF[0][19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF[0][19]~13 .lut_mask = 16'h0FFF;
defparam \inst18|RF[0][19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N5
cycloneii_lcell_ff \inst18|RF[0][5] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~135_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][5]~regout ));

// Location: LCCOMB_X27_Y14_N0
cycloneii_lcell_comb \inst18|Mux26~1 (
// Equation(s):
// \inst18|Mux26~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & (((\inst1|altsyncram_component|auto_generated|q_a [21])))) # (!\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & 
// (\inst18|RF[1][5]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[0][5]~regout )))))

	.dataa(\inst18|RF[1][5]~regout ),
	.datab(\inst18|RF[0][5]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux26~1 .lut_mask = 16'hFA0C;
defparam \inst18|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneii_lcell_comb \inst18|Mux26~2 (
// Equation(s):
// \inst18|Mux26~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux26~1_combout  & ((\inst18|RF[3][5]~regout ))) # (!\inst18|Mux26~1_combout  & (\inst18|RF[2][5]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux26~1_combout ))))

	.dataa(\inst18|RF[2][5]~regout ),
	.datab(\inst18|RF[3][5]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst18|Mux26~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux26~2 .lut_mask = 16'hCFA0;
defparam \inst18|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cycloneii_lcell_comb \inst18|Mux26~3 (
// Equation(s):
// \inst18|Mux26~3_combout  = (\inst18|Mux26~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux26~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux26~0_combout ),
	.datad(\inst18|Mux26~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux26~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneii_lcell_comb \inst18|RF~137 (
// Equation(s):
// \inst18|RF~137_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [4])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux27~4_combout )))))

	.dataa(\inst18|RF[4][25]~2_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [4]),
	.datac(\inst12|Mux27~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~137 .lut_mask = 16'h4450;
defparam \inst18|RF~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N29
cycloneii_lcell_ff \inst18|RF[4][4] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~137_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][4]~regout ));

// Location: LCCOMB_X25_Y14_N26
cycloneii_lcell_comb \inst18|Mux27~0 (
// Equation(s):
// \inst18|Mux27~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[5][4]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[4][4]~regout )))))

	.dataa(\inst18|RF[5][4]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\inst18|RF[4][4]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux27~0 .lut_mask = 16'hB800;
defparam \inst18|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
cycloneii_lcell_comb \inst18|RF~141 (
// Equation(s):
// \inst18|RF~141_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [4])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux27~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [4]),
	.datac(\inst18|RF[3][8]~14_combout ),
	.datad(\inst12|Mux27~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~141 .lut_mask = 16'h0D08;
defparam \inst18|RF~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N5
cycloneii_lcell_ff \inst18|RF[3][4] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~141_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][4]~regout ));

// Location: LCCOMB_X22_Y12_N0
cycloneii_lcell_comb \inst18|RF~139 (
// Equation(s):
// \inst18|RF~139_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [4]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux27~4_combout ))))

	.dataa(\inst12|Mux27~4_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [4]),
	.datad(\inst18|RF[1][25]~8_combout ),
	.cin(gnd),
	.combout(\inst18|RF~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~139 .lut_mask = 16'h00E2;
defparam \inst18|RF~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N1
cycloneii_lcell_ff \inst18|RF[1][4] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~139_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][4]~regout ));

// Location: LCCOMB_X25_Y14_N12
cycloneii_lcell_comb \inst18|Mux27~1 (
// Equation(s):
// \inst18|Mux27~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & (((\inst1|altsyncram_component|auto_generated|q_a [21])))) # (!\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & 
// ((\inst18|RF[1][4]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[0][4]~regout ))))

	.dataa(\inst18|RF[0][4]~regout ),
	.datab(\inst18|RF[1][4]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux27~1 .lut_mask = 16'hFC0A;
defparam \inst18|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneii_lcell_comb \inst18|Mux27~2 (
// Equation(s):
// \inst18|Mux27~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux27~1_combout  & ((\inst18|RF[3][4]~regout ))) # (!\inst18|Mux27~1_combout  & (\inst18|RF[2][4]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux27~1_combout ))))

	.dataa(\inst18|RF[2][4]~regout ),
	.datab(\inst18|RF[3][4]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst18|Mux27~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux27~2 .lut_mask = 16'hCFA0;
defparam \inst18|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneii_lcell_comb \inst18|Mux27~3 (
// Equation(s):
// \inst18|Mux27~3_combout  = (\inst18|Mux27~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux27~2_combout ))

	.dataa(vcc),
	.datab(\inst18|Mux27~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst18|Mux27~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux27~3 .lut_mask = 16'hCFCC;
defparam \inst18|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneii_lcell_comb \inst9|WriteData[3]~88 (
// Equation(s):
// \inst9|WriteData[3]~88_combout  = (\inst7|Equal4~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst12|Mux28~4_combout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & (\inst4|altsyncram_component|auto_generated|q_a 
// [3])))) # (!\inst7|Equal4~0_combout  & (((\inst12|Mux28~4_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst7|Equal4~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datad(\inst12|Mux28~4_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[3]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[3]~88 .lut_mask = 16'hFB08;
defparam \inst9|WriteData[3]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneii_lcell_comb \inst18|RF[5][3]~feeder (
// Equation(s):
// \inst18|RF[5][3]~feeder_combout  = \inst9|WriteData[3]~88_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst9|WriteData[3]~88_combout ),
	.cin(gnd),
	.combout(\inst18|RF[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF[5][3]~feeder .lut_mask = 16'hFF00;
defparam \inst18|RF[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N7
cycloneii_lcell_ff \inst18|RF[5][3] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF[5][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][3]~regout ));

// Location: LCCOMB_X25_Y12_N14
cycloneii_lcell_comb \inst18|Mux60~0 (
// Equation(s):
// \inst18|Mux60~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[5][3]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[4][3]~regout ))))

	.dataa(\inst18|RF[4][3]~regout ),
	.datab(\inst18|RF[5][3]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux60~0 .lut_mask = 16'hCA00;
defparam \inst18|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneii_lcell_comb \inst18|RF~143 (
// Equation(s):
// \inst18|RF~143_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [3])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux28~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst12|Mux28~4_combout ),
	.datac(\inst18|RF[2][24]~5_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~143 .lut_mask = 16'h0A0C;
defparam \inst18|RF~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N5
cycloneii_lcell_ff \inst18|RF[2][3] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~143_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][3]~regout ));

// Location: LCCOMB_X20_Y12_N16
cycloneii_lcell_comb \inst18|RF~144 (
// Equation(s):
// \inst18|RF~144_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [3])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux28~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst18|RF[1][25]~8_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst12|Mux28~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~144 .lut_mask = 16'h3120;
defparam \inst18|RF~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N17
cycloneii_lcell_ff \inst18|RF[1][3] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~144_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][3]~regout ));

// Location: LCCOMB_X25_Y12_N12
cycloneii_lcell_comb \inst18|Mux60~1 (
// Equation(s):
// \inst18|Mux60~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & (((\inst18|RF[1][3]~regout ) # (\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[0][3]~regout  & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[0][3]~regout ),
	.datab(\inst18|RF[1][3]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux60~1 .lut_mask = 16'hF0CA;
defparam \inst18|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneii_lcell_comb \inst18|Mux60~2 (
// Equation(s):
// \inst18|Mux60~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux60~1_combout  & (\inst18|RF[3][3]~regout )) # (!\inst18|Mux60~1_combout  & ((\inst18|RF[2][3]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux60~1_combout ))))

	.dataa(\inst18|RF[3][3]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst18|RF[2][3]~regout ),
	.datad(\inst18|Mux60~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux60~2 .lut_mask = 16'hBBC0;
defparam \inst18|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneii_lcell_comb \inst18|Mux60~3 (
// Equation(s):
// \inst18|Mux60~3_combout  = (\inst18|Mux60~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux60~2_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datab(vcc),
	.datac(\inst18|Mux60~0_combout ),
	.datad(\inst18|Mux60~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux60~3 .lut_mask = 16'hF5F0;
defparam \inst18|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneii_lcell_comb \inst8|DataB[3]~26 (
// Equation(s):
// \inst8|DataB[3]~26_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [3])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux60~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datab(vcc),
	.datac(\inst18|Mux60~3_combout ),
	.datad(\inst7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[3]~26 .lut_mask = 16'hAAF0;
defparam \inst8|DataB[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneii_lcell_comb \inst18|RF~117 (
// Equation(s):
// \inst18|RF~117_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [8])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux23~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux23~4_combout ),
	.datad(\inst18|RF[4][25]~2_combout ),
	.cin(gnd),
	.combout(\inst18|RF~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~117 .lut_mask = 16'h00B8;
defparam \inst18|RF~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N27
cycloneii_lcell_ff \inst18|RF[4][8] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~117_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][8]~regout ));

// Location: LCCOMB_X23_Y14_N24
cycloneii_lcell_comb \inst18|Mux55~0 (
// Equation(s):
// \inst18|Mux55~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[5][8]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[4][8]~regout )))))

	.dataa(\inst18|RF[5][8]~regout ),
	.datab(\inst18|RF[4][8]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux55~0 .lut_mask = 16'hAC00;
defparam \inst18|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneii_lcell_comb \inst9|WriteData[9]~82 (
// Equation(s):
// \inst9|WriteData[9]~82_combout  = (\inst7|Equal4~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst12|Mux22~4_combout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & (\inst4|altsyncram_component|auto_generated|q_a 
// [9])))) # (!\inst7|Equal4~0_combout  & (((\inst12|Mux22~4_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [9]),
	.datab(\inst7|Equal4~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datad(\inst12|Mux22~4_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[9]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[9]~82 .lut_mask = 16'hFB08;
defparam \inst9|WriteData[9]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N19
cycloneii_lcell_ff \inst18|RF[5][9] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[9]~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][9]~regout ));

// Location: LCCOMB_X23_Y16_N24
cycloneii_lcell_comb \inst18|Mux22~0 (
// Equation(s):
// \inst18|Mux22~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[5][9]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[4][9]~regout ))))

	.dataa(\inst18|RF[4][9]~regout ),
	.datab(\inst18|RF[5][9]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux22~0 .lut_mask = 16'hC0A0;
defparam \inst18|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneii_lcell_comb \inst18|RF~116 (
// Equation(s):
// \inst18|RF~116_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [9])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux22~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [9]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[3][8]~14_combout ),
	.datad(\inst12|Mux22~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~116 .lut_mask = 16'h0B08;
defparam \inst18|RF~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N5
cycloneii_lcell_ff \inst18|RF[3][9] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~116_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][9]~regout ));

// Location: LCCOMB_X20_Y16_N24
cycloneii_lcell_comb \inst18|RF~114 (
// Equation(s):
// \inst18|RF~114_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [9])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux22~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [9]),
	.datab(\inst18|RF[1][25]~8_combout ),
	.datac(\inst12|Mux22~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~114 .lut_mask = 16'h2230;
defparam \inst18|RF~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N25
cycloneii_lcell_ff \inst18|RF[1][9] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~114_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][9]~regout ));

// Location: LCCOMB_X22_Y16_N2
cycloneii_lcell_comb \inst18|Mux22~1 (
// Equation(s):
// \inst18|Mux22~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [21] & (((\inst18|RF[1][9]~regout ) # (\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[0][9]~regout  & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\inst18|RF[0][9]~regout ),
	.datab(\inst18|RF[1][9]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux22~1 .lut_mask = 16'hF0CA;
defparam \inst18|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneii_lcell_comb \inst18|Mux22~2 (
// Equation(s):
// \inst18|Mux22~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux22~1_combout  & ((\inst18|RF[3][9]~regout ))) # (!\inst18|Mux22~1_combout  & (\inst18|RF[2][9]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux22~1_combout ))))

	.dataa(\inst18|RF[2][9]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst18|RF[3][9]~regout ),
	.datad(\inst18|Mux22~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux22~2 .lut_mask = 16'hF388;
defparam \inst18|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneii_lcell_comb \inst18|Mux22~3 (
// Equation(s):
// \inst18|Mux22~3_combout  = (\inst18|Mux22~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux22~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux22~0_combout ),
	.datad(\inst18|Mux22~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux22~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N14
cycloneii_lcell_comb \inst|WideOr3~0 (
// Equation(s):
// \inst|WideOr3~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [3]) # (\inst1|altsyncram_component|auto_generated|q_a [0] $ (((\inst1|altsyncram_component|auto_generated|q_a [2] & \inst1|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr3~0 .lut_mask = 16'hDEFC;
defparam \inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
cycloneii_lcell_comb \inst12|Mux4~5 (
// Equation(s):
// \inst12|Mux4~5_combout  = (\inst|Mux1~1_combout ) # ((\inst|WideOr3~0_combout  & \inst12|Mux4~12_combout ))

	.dataa(vcc),
	.datab(\inst|WideOr3~0_combout ),
	.datac(\inst|Mux1~1_combout ),
	.datad(\inst12|Mux4~12_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~5 .lut_mask = 16'hFCF0;
defparam \inst12|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
cycloneii_lcell_comb \inst|Mux2~2 (
// Equation(s):
// \inst|Mux2~2_combout  = (\inst7|Equal5~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [4]) # ((\inst|WideOr3~0_combout ) # (!\inst1|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datac(\inst|WideOr3~0_combout ),
	.datad(\inst7|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~2 .lut_mask = 16'hFB00;
defparam \inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneii_lcell_comb \inst18|Mux54~0 (
// Equation(s):
// \inst18|Mux54~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[5][9]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[4][9]~regout ))))

	.dataa(\inst18|RF[4][9]~regout ),
	.datab(\inst18|RF[5][9]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux54~0 .lut_mask = 16'hCA00;
defparam \inst18|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneii_lcell_comb \inst18|Mux54~1 (
// Equation(s):
// \inst18|Mux54~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & (((\inst18|RF[1][9]~regout ) # (\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[0][9]~regout  & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[0][9]~regout ),
	.datab(\inst18|RF[1][9]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux54~1 .lut_mask = 16'hF0CA;
defparam \inst18|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneii_lcell_comb \inst18|Mux54~2 (
// Equation(s):
// \inst18|Mux54~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux54~1_combout  & ((\inst18|RF[3][9]~regout ))) # (!\inst18|Mux54~1_combout  & (\inst18|RF[2][9]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux54~1_combout ))))

	.dataa(\inst18|RF[2][9]~regout ),
	.datab(\inst18|RF[3][9]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst18|Mux54~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux54~2 .lut_mask = 16'hCFA0;
defparam \inst18|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneii_lcell_comb \inst18|Mux54~3 (
// Equation(s):
// \inst18|Mux54~3_combout  = (\inst18|Mux54~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux54~2_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datab(vcc),
	.datac(\inst18|Mux54~0_combout ),
	.datad(\inst18|Mux54~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux54~3 .lut_mask = 16'hF5F0;
defparam \inst18|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneii_lcell_comb \inst8|DataB[9]~20 (
// Equation(s):
// \inst8|DataB[9]~20_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [9])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux54~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datab(vcc),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst18|Mux54~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[9]~20 .lut_mask = 16'hAFA0;
defparam \inst8|DataB[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneii_lcell_comb \inst18|Mux29~0 (
// Equation(s):
// \inst18|Mux29~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[5][2]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[4][2]~regout ))))

	.dataa(\inst18|RF[4][2]~regout ),
	.datab(\inst18|RF[5][2]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux29~0 .lut_mask = 16'hCA00;
defparam \inst18|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneii_lcell_comb \inst18|RF~151 (
// Equation(s):
// \inst18|RF~151_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [2])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux29~4_combout )))))

	.dataa(\inst18|RF[3][8]~14_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst12|Mux29~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~151 .lut_mask = 16'h4450;
defparam \inst18|RF~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N9
cycloneii_lcell_ff \inst18|RF[3][2] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~151_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][2]~regout ));

// Location: LCCOMB_X21_Y13_N8
cycloneii_lcell_comb \inst18|RF~148 (
// Equation(s):
// \inst18|RF~148_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [2])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux29~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst18|RF[2][24]~5_combout ),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux29~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~148 .lut_mask = 16'h2320;
defparam \inst18|RF~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N9
cycloneii_lcell_ff \inst18|RF[2][2] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~148_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][2]~regout ));

// Location: LCCOMB_X21_Y14_N0
cycloneii_lcell_comb \inst18|RF~150 (
// Equation(s):
// \inst18|RF~150_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [2])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux29~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst18|RF[0][19]~11_combout ),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux29~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~150 .lut_mask = 16'h2320;
defparam \inst18|RF~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N1
cycloneii_lcell_ff \inst18|RF[0][2] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~150_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][2]~regout ));

// Location: LCCOMB_X22_Y12_N18
cycloneii_lcell_comb \inst18|RF~149 (
// Equation(s):
// \inst18|RF~149_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [2]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux29~4_combout ))))

	.dataa(\inst12|Mux29~4_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst18|RF[1][25]~8_combout ),
	.cin(gnd),
	.combout(\inst18|RF~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~149 .lut_mask = 16'h00E2;
defparam \inst18|RF~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N19
cycloneii_lcell_ff \inst18|RF[1][2] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~149_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][2]~regout ));

// Location: LCCOMB_X27_Y15_N26
cycloneii_lcell_comb \inst18|Mux29~1 (
// Equation(s):
// \inst18|Mux29~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & (((\inst1|altsyncram_component|auto_generated|q_a [21])))) # (!\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & 
// ((\inst18|RF[1][2]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[0][2]~regout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\inst18|RF[0][2]~regout ),
	.datac(\inst18|RF[1][2]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux29~1 .lut_mask = 16'hFA44;
defparam \inst18|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneii_lcell_comb \inst18|Mux29~2 (
// Equation(s):
// \inst18|Mux29~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux29~1_combout  & (\inst18|RF[3][2]~regout )) # (!\inst18|Mux29~1_combout  & ((\inst18|RF[2][2]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux29~1_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\inst18|RF[3][2]~regout ),
	.datac(\inst18|RF[2][2]~regout ),
	.datad(\inst18|Mux29~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux29~2 .lut_mask = 16'hDDA0;
defparam \inst18|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneii_lcell_comb \inst18|Mux29~3 (
// Equation(s):
// \inst18|Mux29~3_combout  = (\inst18|Mux29~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux29~2_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datab(vcc),
	.datac(\inst18|Mux29~0_combout ),
	.datad(\inst18|Mux29~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux29~3 .lut_mask = 16'hF5F0;
defparam \inst18|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneii_lcell_comb \inst12|Mux31~0 (
// Equation(s):
// \inst12|Mux31~0_combout  = (\inst|Mux0~2_combout  & (!\inst|Mux2~2_combout  & \inst|Mux1~1_combout ))

	.dataa(vcc),
	.datab(\inst|Mux0~2_combout ),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst|Mux1~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux31~0 .lut_mask = 16'h0C00;
defparam \inst12|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneii_lcell_comb \inst12|Mux30~0 (
// Equation(s):
// \inst12|Mux30~0_combout  = (!\inst8|DataB[1]~28_combout  & (\inst12|Mux4~12_combout  & (\inst12|Mux31~0_combout  & !\inst18|Mux30~3_combout )))

	.dataa(\inst8|DataB[1]~28_combout ),
	.datab(\inst12|Mux4~12_combout ),
	.datac(\inst12|Mux31~0_combout ),
	.datad(\inst18|Mux30~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux30~0 .lut_mask = 16'h0040;
defparam \inst12|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N22
cycloneii_lcell_comb \inst12|Mux4~13 (
// Equation(s):
// \inst12|Mux4~13_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [4] & (!\inst|WideOr2~0_combout  & (!\inst|WideOr3~0_combout  & \inst1|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datab(\inst|WideOr2~0_combout ),
	.datac(\inst|WideOr3~0_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\inst12|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~13 .lut_mask = 16'h0100;
defparam \inst12|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N16
cycloneii_lcell_comb \inst12|Mux4~6 (
// Equation(s):
// \inst12|Mux4~6_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux4~13_combout ) # (!\inst12|Mux4~5_combout )) # (!\inst7|Equal5~0_combout )))

	.dataa(\inst7|Equal5~0_combout ),
	.datab(\inst12|Mux4~13_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux4~5_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~6 .lut_mask = 16'hD0F0;
defparam \inst12|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneii_lcell_comb \inst8|DataB[0]~29 (
// Equation(s):
// \inst8|DataB[0]~29_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [0])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux63~3_combout )))

	.dataa(\inst7|Equal4~0_combout ),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst18|Mux63~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[0]~29 .lut_mask = 16'hF5A0;
defparam \inst8|DataB[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneii_lcell_comb \inst12|Add0~0 (
// Equation(s):
// \inst12|Add0~0_combout  = (\inst18|Mux31~3_combout  & (\inst8|DataB[0]~29_combout  $ (VCC))) # (!\inst18|Mux31~3_combout  & (\inst8|DataB[0]~29_combout  & VCC))
// \inst12|Add0~1  = CARRY((\inst18|Mux31~3_combout  & \inst8|DataB[0]~29_combout ))

	.dataa(\inst18|Mux31~3_combout ),
	.datab(\inst8|DataB[0]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|Add0~0_combout ),
	.cout(\inst12|Add0~1 ));
// synopsys translate_off
defparam \inst12|Add0~0 .lut_mask = 16'h6688;
defparam \inst12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneii_lcell_comb \inst12|Add0~2 (
// Equation(s):
// \inst12|Add0~2_combout  = (\inst8|DataB[1]~28_combout  & ((\inst18|Mux30~3_combout  & (\inst12|Add0~1  & VCC)) # (!\inst18|Mux30~3_combout  & (!\inst12|Add0~1 )))) # (!\inst8|DataB[1]~28_combout  & ((\inst18|Mux30~3_combout  & (!\inst12|Add0~1 )) # 
// (!\inst18|Mux30~3_combout  & ((\inst12|Add0~1 ) # (GND)))))
// \inst12|Add0~3  = CARRY((\inst8|DataB[1]~28_combout  & (!\inst18|Mux30~3_combout  & !\inst12|Add0~1 )) # (!\inst8|DataB[1]~28_combout  & ((!\inst12|Add0~1 ) # (!\inst18|Mux30~3_combout ))))

	.dataa(\inst8|DataB[1]~28_combout ),
	.datab(\inst18|Mux30~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~1 ),
	.combout(\inst12|Add0~2_combout ),
	.cout(\inst12|Add0~3 ));
// synopsys translate_off
defparam \inst12|Add0~2 .lut_mask = 16'h9617;
defparam \inst12|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneii_lcell_comb \inst12|Mux30~1 (
// Equation(s):
// \inst12|Mux30~1_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst12|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux30~1 .lut_mask = 16'h0F00;
defparam \inst12|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneii_lcell_comb \inst12|Mux30~2 (
// Equation(s):
// \inst12|Mux30~2_combout  = (\inst12|Mux4~5_combout  & (\inst12|Add1~2_combout  & (\inst12|Mux4~6_combout ))) # (!\inst12|Mux4~5_combout  & (((\inst12|Mux30~1_combout ) # (!\inst12|Mux4~6_combout ))))

	.dataa(\inst12|Add1~2_combout ),
	.datab(\inst12|Mux4~5_combout ),
	.datac(\inst12|Mux4~6_combout ),
	.datad(\inst12|Mux30~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux30~2 .lut_mask = 16'hB383;
defparam \inst12|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneii_lcell_comb \inst12|Mux30~3 (
// Equation(s):
// \inst12|Mux30~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux30~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst8|DataB[1]~28_combout  & ((\inst18|Mux30~3_combout ) # (!\inst12|Mux30~2_combout ))) # (!\inst8|DataB[1]~28_combout  & 
// (!\inst12|Mux30~2_combout  & \inst18|Mux30~3_combout ))))

	.dataa(\inst8|DataB[1]~28_combout ),
	.datab(\inst12|Mux4~4_combout ),
	.datac(\inst12|Mux30~2_combout ),
	.datad(\inst18|Mux30~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux30~3 .lut_mask = 16'hE3C2;
defparam \inst12|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneii_lcell_comb \inst12|Mux30~4 (
// Equation(s):
// \inst12|Mux30~4_combout  = (\inst12|Mux30~0_combout ) # ((!\inst|Mux0~2_combout  & \inst12|Mux30~3_combout ))

	.dataa(vcc),
	.datab(\inst|Mux0~2_combout ),
	.datac(\inst12|Mux30~0_combout ),
	.datad(\inst12|Mux30~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux30~4 .lut_mask = 16'hF3F0;
defparam \inst12|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneii_lcell_comb \inst9|WriteData[1]~90 (
// Equation(s):
// \inst9|WriteData[1]~90_combout  = (\inst1|altsyncram_component|auto_generated|q_a [29] & (((\inst12|Mux30~4_combout )))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst7|Equal4~0_combout  & (\inst4|altsyncram_component|auto_generated|q_a 
// [1])) # (!\inst7|Equal4~0_combout  & ((\inst12|Mux30~4_combout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst12|Mux30~4_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[1]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[1]~90 .lut_mask = 16'hEF40;
defparam \inst9|WriteData[1]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneii_lcell_comb \inst18|RF[5][1]~feeder (
// Equation(s):
// \inst18|RF[5][1]~feeder_combout  = \inst9|WriteData[1]~90_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst9|WriteData[1]~90_combout ),
	.cin(gnd),
	.combout(\inst18|RF[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF[5][1]~feeder .lut_mask = 16'hFF00;
defparam \inst18|RF[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N23
cycloneii_lcell_ff \inst18|RF[5][1] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF[5][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][1]~regout ));

// Location: LCCOMB_X25_Y18_N4
cycloneii_lcell_comb \inst18|Mux30~0 (
// Equation(s):
// \inst18|Mux30~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[5][1]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[4][1]~regout ))))

	.dataa(\inst18|RF[4][1]~regout ),
	.datab(\inst18|RF[5][1]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux30~0 .lut_mask = 16'hCA00;
defparam \inst18|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneii_lcell_comb \inst18|RF~153 (
// Equation(s):
// \inst18|RF~153_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [1])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux30~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst18|RF[2][24]~5_combout ),
	.datac(\inst12|Mux30~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~153 .lut_mask = 16'h2230;
defparam \inst18|RF~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N19
cycloneii_lcell_ff \inst18|RF[2][1] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~153_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][1]~regout ));

// Location: LCCOMB_X21_Y18_N0
cycloneii_lcell_comb \inst18|RF~154 (
// Equation(s):
// \inst18|RF~154_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [1])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux30~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst12|Mux30~4_combout ),
	.datad(\inst18|RF[1][25]~8_combout ),
	.cin(gnd),
	.combout(\inst18|RF~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~154 .lut_mask = 16'h00D8;
defparam \inst18|RF~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N1
cycloneii_lcell_ff \inst18|RF[1][1] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~154_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][1]~regout ));

// Location: LCCOMB_X25_Y18_N28
cycloneii_lcell_comb \inst18|Mux30~1 (
// Equation(s):
// \inst18|Mux30~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [21] & (((\inst18|RF[1][1]~regout ) # (\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[0][1]~regout  & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\inst18|RF[0][1]~regout ),
	.datab(\inst18|RF[1][1]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux30~1 .lut_mask = 16'hF0CA;
defparam \inst18|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneii_lcell_comb \inst18|Mux30~2 (
// Equation(s):
// \inst18|Mux30~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux30~1_combout  & (\inst18|RF[3][1]~regout )) # (!\inst18|Mux30~1_combout  & ((\inst18|RF[2][1]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux30~1_combout ))))

	.dataa(\inst18|RF[3][1]~regout ),
	.datab(\inst18|RF[2][1]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst18|Mux30~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux30~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneii_lcell_comb \inst18|Mux30~3 (
// Equation(s):
// \inst18|Mux30~3_combout  = (\inst18|Mux30~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux30~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux30~0_combout ),
	.datad(\inst18|Mux30~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux30~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneii_lcell_comb \inst12|Add0~4 (
// Equation(s):
// \inst12|Add0~4_combout  = ((\inst8|DataB[2]~27_combout  $ (\inst18|Mux29~3_combout  $ (!\inst12|Add0~3 )))) # (GND)
// \inst12|Add0~5  = CARRY((\inst8|DataB[2]~27_combout  & ((\inst18|Mux29~3_combout ) # (!\inst12|Add0~3 ))) # (!\inst8|DataB[2]~27_combout  & (\inst18|Mux29~3_combout  & !\inst12|Add0~3 )))

	.dataa(\inst8|DataB[2]~27_combout ),
	.datab(\inst18|Mux29~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~3 ),
	.combout(\inst12|Add0~4_combout ),
	.cout(\inst12|Add0~5 ));
// synopsys translate_off
defparam \inst12|Add0~4 .lut_mask = 16'h698E;
defparam \inst12|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneii_lcell_comb \inst12|Add0~6 (
// Equation(s):
// \inst12|Add0~6_combout  = (\inst8|DataB[3]~26_combout  & ((\inst18|Mux28~3_combout  & (\inst12|Add0~5  & VCC)) # (!\inst18|Mux28~3_combout  & (!\inst12|Add0~5 )))) # (!\inst8|DataB[3]~26_combout  & ((\inst18|Mux28~3_combout  & (!\inst12|Add0~5 )) # 
// (!\inst18|Mux28~3_combout  & ((\inst12|Add0~5 ) # (GND)))))
// \inst12|Add0~7  = CARRY((\inst8|DataB[3]~26_combout  & (!\inst18|Mux28~3_combout  & !\inst12|Add0~5 )) # (!\inst8|DataB[3]~26_combout  & ((!\inst12|Add0~5 ) # (!\inst18|Mux28~3_combout ))))

	.dataa(\inst8|DataB[3]~26_combout ),
	.datab(\inst18|Mux28~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~5 ),
	.combout(\inst12|Add0~6_combout ),
	.cout(\inst12|Add0~7 ));
// synopsys translate_off
defparam \inst12|Add0~6 .lut_mask = 16'h9617;
defparam \inst12|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneii_lcell_comb \inst12|Add0~8 (
// Equation(s):
// \inst12|Add0~8_combout  = ((\inst8|DataB[4]~25_combout  $ (\inst18|Mux27~3_combout  $ (!\inst12|Add0~7 )))) # (GND)
// \inst12|Add0~9  = CARRY((\inst8|DataB[4]~25_combout  & ((\inst18|Mux27~3_combout ) # (!\inst12|Add0~7 ))) # (!\inst8|DataB[4]~25_combout  & (\inst18|Mux27~3_combout  & !\inst12|Add0~7 )))

	.dataa(\inst8|DataB[4]~25_combout ),
	.datab(\inst18|Mux27~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~7 ),
	.combout(\inst12|Add0~8_combout ),
	.cout(\inst12|Add0~9 ));
// synopsys translate_off
defparam \inst12|Add0~8 .lut_mask = 16'h698E;
defparam \inst12|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneii_lcell_comb \inst12|Add0~10 (
// Equation(s):
// \inst12|Add0~10_combout  = (\inst18|Mux26~3_combout  & ((\inst8|DataB[5]~24_combout  & (\inst12|Add0~9  & VCC)) # (!\inst8|DataB[5]~24_combout  & (!\inst12|Add0~9 )))) # (!\inst18|Mux26~3_combout  & ((\inst8|DataB[5]~24_combout  & (!\inst12|Add0~9 )) # 
// (!\inst8|DataB[5]~24_combout  & ((\inst12|Add0~9 ) # (GND)))))
// \inst12|Add0~11  = CARRY((\inst18|Mux26~3_combout  & (!\inst8|DataB[5]~24_combout  & !\inst12|Add0~9 )) # (!\inst18|Mux26~3_combout  & ((!\inst12|Add0~9 ) # (!\inst8|DataB[5]~24_combout ))))

	.dataa(\inst18|Mux26~3_combout ),
	.datab(\inst8|DataB[5]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~9 ),
	.combout(\inst12|Add0~10_combout ),
	.cout(\inst12|Add0~11 ));
// synopsys translate_off
defparam \inst12|Add0~10 .lut_mask = 16'h9617;
defparam \inst12|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneii_lcell_comb \inst12|Add0~12 (
// Equation(s):
// \inst12|Add0~12_combout  = ((\inst18|Mux25~3_combout  $ (\inst8|DataB[6]~23_combout  $ (!\inst12|Add0~11 )))) # (GND)
// \inst12|Add0~13  = CARRY((\inst18|Mux25~3_combout  & ((\inst8|DataB[6]~23_combout ) # (!\inst12|Add0~11 ))) # (!\inst18|Mux25~3_combout  & (\inst8|DataB[6]~23_combout  & !\inst12|Add0~11 )))

	.dataa(\inst18|Mux25~3_combout ),
	.datab(\inst8|DataB[6]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~11 ),
	.combout(\inst12|Add0~12_combout ),
	.cout(\inst12|Add0~13 ));
// synopsys translate_off
defparam \inst12|Add0~12 .lut_mask = 16'h698E;
defparam \inst12|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneii_lcell_comb \inst12|Add0~14 (
// Equation(s):
// \inst12|Add0~14_combout  = (\inst18|Mux24~3_combout  & ((\inst8|DataB[7]~22_combout  & (\inst12|Add0~13  & VCC)) # (!\inst8|DataB[7]~22_combout  & (!\inst12|Add0~13 )))) # (!\inst18|Mux24~3_combout  & ((\inst8|DataB[7]~22_combout  & (!\inst12|Add0~13 )) # 
// (!\inst8|DataB[7]~22_combout  & ((\inst12|Add0~13 ) # (GND)))))
// \inst12|Add0~15  = CARRY((\inst18|Mux24~3_combout  & (!\inst8|DataB[7]~22_combout  & !\inst12|Add0~13 )) # (!\inst18|Mux24~3_combout  & ((!\inst12|Add0~13 ) # (!\inst8|DataB[7]~22_combout ))))

	.dataa(\inst18|Mux24~3_combout ),
	.datab(\inst8|DataB[7]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~13 ),
	.combout(\inst12|Add0~14_combout ),
	.cout(\inst12|Add0~15 ));
// synopsys translate_off
defparam \inst12|Add0~14 .lut_mask = 16'h9617;
defparam \inst12|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneii_lcell_comb \inst12|Add0~16 (
// Equation(s):
// \inst12|Add0~16_combout  = ((\inst18|Mux23~3_combout  $ (\inst8|DataB[8]~21_combout  $ (!\inst12|Add0~15 )))) # (GND)
// \inst12|Add0~17  = CARRY((\inst18|Mux23~3_combout  & ((\inst8|DataB[8]~21_combout ) # (!\inst12|Add0~15 ))) # (!\inst18|Mux23~3_combout  & (\inst8|DataB[8]~21_combout  & !\inst12|Add0~15 )))

	.dataa(\inst18|Mux23~3_combout ),
	.datab(\inst8|DataB[8]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~15 ),
	.combout(\inst12|Add0~16_combout ),
	.cout(\inst12|Add0~17 ));
// synopsys translate_off
defparam \inst12|Add0~16 .lut_mask = 16'h698E;
defparam \inst12|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneii_lcell_comb \inst12|Add0~18 (
// Equation(s):
// \inst12|Add0~18_combout  = (\inst18|Mux22~3_combout  & ((\inst8|DataB[9]~20_combout  & (\inst12|Add0~17  & VCC)) # (!\inst8|DataB[9]~20_combout  & (!\inst12|Add0~17 )))) # (!\inst18|Mux22~3_combout  & ((\inst8|DataB[9]~20_combout  & (!\inst12|Add0~17 )) # 
// (!\inst8|DataB[9]~20_combout  & ((\inst12|Add0~17 ) # (GND)))))
// \inst12|Add0~19  = CARRY((\inst18|Mux22~3_combout  & (!\inst8|DataB[9]~20_combout  & !\inst12|Add0~17 )) # (!\inst18|Mux22~3_combout  & ((!\inst12|Add0~17 ) # (!\inst8|DataB[9]~20_combout ))))

	.dataa(\inst18|Mux22~3_combout ),
	.datab(\inst8|DataB[9]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~17 ),
	.combout(\inst12|Add0~18_combout ),
	.cout(\inst12|Add0~19 ));
// synopsys translate_off
defparam \inst12|Add0~18 .lut_mask = 16'h9617;
defparam \inst12|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneii_lcell_comb \inst12|Mux22~0 (
// Equation(s):
// \inst12|Mux22~0_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~18_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst12|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst12|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux22~0 .lut_mask = 16'h0F00;
defparam \inst12|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneii_lcell_comb \inst18|Mux23~0 (
// Equation(s):
// \inst18|Mux23~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[5][8]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[4][8]~regout )))))

	.dataa(\inst18|RF[5][8]~regout ),
	.datab(\inst18|RF[4][8]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux23~0 .lut_mask = 16'hAC00;
defparam \inst18|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneii_lcell_comb \inst18|RF~120 (
// Equation(s):
// \inst18|RF~120_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [8])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux23~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst18|RF[0][19]~11_combout ),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux23~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~120 .lut_mask = 16'h2320;
defparam \inst18|RF~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N21
cycloneii_lcell_ff \inst18|RF[0][8] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~120_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][8]~regout ));

// Location: LCCOMB_X23_Y14_N10
cycloneii_lcell_comb \inst18|Mux23~1 (
// Equation(s):
// \inst18|Mux23~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[1][8]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (((\inst18|RF[0][8]~regout  
// & !\inst1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\inst18|RF[1][8]~regout ),
	.datab(\inst18|RF[0][8]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux23~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneii_lcell_comb \inst18|Mux23~2 (
// Equation(s):
// \inst18|Mux23~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux23~1_combout  & ((\inst18|RF[3][8]~regout ))) # (!\inst18|Mux23~1_combout  & (\inst18|RF[2][8]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux23~1_combout ))))

	.dataa(\inst18|RF[2][8]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst18|RF[3][8]~regout ),
	.datad(\inst18|Mux23~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux23~2 .lut_mask = 16'hF388;
defparam \inst18|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneii_lcell_comb \inst18|Mux23~3 (
// Equation(s):
// \inst18|Mux23~3_combout  = (\inst18|Mux23~0_combout ) # ((\inst18|Mux23~2_combout  & !\inst1|altsyncram_component|auto_generated|q_a [23]))

	.dataa(vcc),
	.datab(\inst18|Mux23~0_combout ),
	.datac(\inst18|Mux23~2_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux23~3 .lut_mask = 16'hCCFC;
defparam \inst18|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneii_lcell_comb \inst18|Mux24~0 (
// Equation(s):
// \inst18|Mux24~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[5][7]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[4][7]~regout )))))

	.dataa(\inst18|RF[5][7]~regout ),
	.datab(\inst18|RF[4][7]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux24~0 .lut_mask = 16'hAC00;
defparam \inst18|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneii_lcell_comb \inst18|RF~125 (
// Equation(s):
// \inst18|RF~125_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [7])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux24~4_combout )))))

	.dataa(\inst18|RF[0][19]~11_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [7]),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux24~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~125 .lut_mask = 16'h4540;
defparam \inst18|RF~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N5
cycloneii_lcell_ff \inst18|RF[0][7] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~125_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][7]~regout ));

// Location: LCCOMB_X25_Y17_N22
cycloneii_lcell_comb \inst18|Mux24~1 (
// Equation(s):
// \inst18|Mux24~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[1][7]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (((\inst18|RF[0][7]~regout  
// & !\inst1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\inst18|RF[1][7]~regout ),
	.datab(\inst18|RF[0][7]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux24~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneii_lcell_comb \inst18|Mux24~2 (
// Equation(s):
// \inst18|Mux24~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux24~1_combout  & (\inst18|RF[3][7]~regout )) # (!\inst18|Mux24~1_combout  & ((\inst18|RF[2][7]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux24~1_combout ))))

	.dataa(\inst18|RF[3][7]~regout ),
	.datab(\inst18|RF[2][7]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst18|Mux24~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux24~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneii_lcell_comb \inst18|Mux24~3 (
// Equation(s):
// \inst18|Mux24~3_combout  = (\inst18|Mux24~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux24~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux24~0_combout ),
	.datad(\inst18|Mux24~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux24~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneii_lcell_comb \inst12|Add1~12 (
// Equation(s):
// \inst12|Add1~12_combout  = ((\inst18|Mux25~3_combout  $ (\inst8|DataB[6]~23_combout  $ (\inst12|Add1~11 )))) # (GND)
// \inst12|Add1~13  = CARRY((\inst18|Mux25~3_combout  & ((!\inst12|Add1~11 ) # (!\inst8|DataB[6]~23_combout ))) # (!\inst18|Mux25~3_combout  & (!\inst8|DataB[6]~23_combout  & !\inst12|Add1~11 )))

	.dataa(\inst18|Mux25~3_combout ),
	.datab(\inst8|DataB[6]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~11 ),
	.combout(\inst12|Add1~12_combout ),
	.cout(\inst12|Add1~13 ));
// synopsys translate_off
defparam \inst12|Add1~12 .lut_mask = 16'h962B;
defparam \inst12|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneii_lcell_comb \inst12|Add1~14 (
// Equation(s):
// \inst12|Add1~14_combout  = (\inst8|DataB[7]~22_combout  & ((\inst18|Mux24~3_combout  & (!\inst12|Add1~13 )) # (!\inst18|Mux24~3_combout  & ((\inst12|Add1~13 ) # (GND))))) # (!\inst8|DataB[7]~22_combout  & ((\inst18|Mux24~3_combout  & (\inst12|Add1~13  & 
// VCC)) # (!\inst18|Mux24~3_combout  & (!\inst12|Add1~13 ))))
// \inst12|Add1~15  = CARRY((\inst8|DataB[7]~22_combout  & ((!\inst12|Add1~13 ) # (!\inst18|Mux24~3_combout ))) # (!\inst8|DataB[7]~22_combout  & (!\inst18|Mux24~3_combout  & !\inst12|Add1~13 )))

	.dataa(\inst8|DataB[7]~22_combout ),
	.datab(\inst18|Mux24~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~13 ),
	.combout(\inst12|Add1~14_combout ),
	.cout(\inst12|Add1~15 ));
// synopsys translate_off
defparam \inst12|Add1~14 .lut_mask = 16'h692B;
defparam \inst12|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneii_lcell_comb \inst12|Add1~16 (
// Equation(s):
// \inst12|Add1~16_combout  = ((\inst8|DataB[8]~21_combout  $ (\inst18|Mux23~3_combout  $ (\inst12|Add1~15 )))) # (GND)
// \inst12|Add1~17  = CARRY((\inst8|DataB[8]~21_combout  & (\inst18|Mux23~3_combout  & !\inst12|Add1~15 )) # (!\inst8|DataB[8]~21_combout  & ((\inst18|Mux23~3_combout ) # (!\inst12|Add1~15 ))))

	.dataa(\inst8|DataB[8]~21_combout ),
	.datab(\inst18|Mux23~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~15 ),
	.combout(\inst12|Add1~16_combout ),
	.cout(\inst12|Add1~17 ));
// synopsys translate_off
defparam \inst12|Add1~16 .lut_mask = 16'h964D;
defparam \inst12|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneii_lcell_comb \inst12|Add1~18 (
// Equation(s):
// \inst12|Add1~18_combout  = (\inst18|Mux22~3_combout  & ((\inst8|DataB[9]~20_combout  & (!\inst12|Add1~17 )) # (!\inst8|DataB[9]~20_combout  & (\inst12|Add1~17  & VCC)))) # (!\inst18|Mux22~3_combout  & ((\inst8|DataB[9]~20_combout  & ((\inst12|Add1~17 ) # 
// (GND))) # (!\inst8|DataB[9]~20_combout  & (!\inst12|Add1~17 ))))
// \inst12|Add1~19  = CARRY((\inst18|Mux22~3_combout  & (\inst8|DataB[9]~20_combout  & !\inst12|Add1~17 )) # (!\inst18|Mux22~3_combout  & ((\inst8|DataB[9]~20_combout ) # (!\inst12|Add1~17 ))))

	.dataa(\inst18|Mux22~3_combout ),
	.datab(\inst8|DataB[9]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~17 ),
	.combout(\inst12|Add1~18_combout ),
	.cout(\inst12|Add1~19 ));
// synopsys translate_off
defparam \inst12|Add1~18 .lut_mask = 16'h694D;
defparam \inst12|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneii_lcell_comb \inst12|Mux22~1 (
// Equation(s):
// \inst12|Mux22~1_combout  = (\inst12|Mux4~6_combout  & ((\inst12|Mux4~5_combout  & ((\inst12|Add1~18_combout ))) # (!\inst12|Mux4~5_combout  & (\inst12|Mux22~0_combout )))) # (!\inst12|Mux4~6_combout  & (!\inst12|Mux4~5_combout ))

	.dataa(\inst12|Mux4~6_combout ),
	.datab(\inst12|Mux4~5_combout ),
	.datac(\inst12|Mux22~0_combout ),
	.datad(\inst12|Add1~18_combout ),
	.cin(gnd),
	.combout(\inst12|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux22~1 .lut_mask = 16'hB931;
defparam \inst12|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneii_lcell_comb \inst12|Mux22~2 (
// Equation(s):
// \inst12|Mux22~2_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux22~1_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst8|DataB[9]~20_combout  & ((\inst18|Mux22~3_combout ) # (!\inst12|Mux22~1_combout ))) # (!\inst8|DataB[9]~20_combout  & 
// (\inst18|Mux22~3_combout  & !\inst12|Mux22~1_combout ))))

	.dataa(\inst8|DataB[9]~20_combout ),
	.datab(\inst18|Mux22~3_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux22~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux22~2 .lut_mask = 16'hF80E;
defparam \inst12|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneii_lcell_comb \inst12|Mux22~3 (
// Equation(s):
// \inst12|Mux22~3_combout  = (!\inst|Mux0~2_combout  & \inst12|Mux22~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux0~2_combout ),
	.datad(\inst12|Mux22~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux22~3 .lut_mask = 16'h0F00;
defparam \inst12|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneii_lcell_comb \inst12|Mux22~4 (
// Equation(s):
// \inst12|Mux22~4_combout  = (\inst12|Mux22~3_combout ) # ((!\inst8|DataB[9]~20_combout  & (!\inst18|Mux22~3_combout  & \inst12|Mux15~0_combout )))

	.dataa(\inst8|DataB[9]~20_combout ),
	.datab(\inst18|Mux22~3_combout ),
	.datac(\inst12|Mux15~0_combout ),
	.datad(\inst12|Mux22~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux22~4 .lut_mask = 16'hFF10;
defparam \inst12|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneii_lcell_comb \inst18|RF~107 (
// Equation(s):
// \inst18|RF~107_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [10])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux21~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[4][25]~2_combout ),
	.datad(\inst12|Mux21~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~107 .lut_mask = 16'h0B08;
defparam \inst18|RF~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N25
cycloneii_lcell_ff \inst18|RF[4][10] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~107_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][10]~regout ));

// Location: LCCOMB_X25_Y16_N20
cycloneii_lcell_comb \inst18|Mux21~0 (
// Equation(s):
// \inst18|Mux21~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[5][10]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[4][10]~regout 
// )))))

	.dataa(\inst18|RF[5][10]~regout ),
	.datab(\inst18|RF[4][10]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux21~0 .lut_mask = 16'hA0C0;
defparam \inst18|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneii_lcell_comb \inst8|DataB[12]~17 (
// Equation(s):
// \inst8|DataB[12]~17_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [12])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux51~3_combout )))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst18|Mux51~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[12]~17 .lut_mask = 16'hCFC0;
defparam \inst8|DataB[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneii_lcell_comb \inst12|Mux19~0 (
// Equation(s):
// \inst12|Mux19~0_combout  = (!\inst18|Mux19~3_combout  & (\inst12|Mux4~12_combout  & (\inst12|Mux31~0_combout  & !\inst8|DataB[12]~17_combout )))

	.dataa(\inst18|Mux19~3_combout ),
	.datab(\inst12|Mux4~12_combout ),
	.datac(\inst12|Mux31~0_combout ),
	.datad(\inst8|DataB[12]~17_combout ),
	.cin(gnd),
	.combout(\inst12|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux19~0 .lut_mask = 16'h0040;
defparam \inst12|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y16
cycloneii_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst7|Equal7~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst5|OCLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst7|Equal4~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|Mux50~3_combout ,\inst18|Mux51~3_combout ,\inst18|Mux52~3_combout ,\inst18|Mux53~3_combout ,\inst18|Mux54~3_combout ,\inst18|Mux55~3_combout ,\inst18|Mux56~3_combout ,\inst18|Mux57~3_combout ,\inst18|Mux58~3_combout ,\inst18|Mux59~3_combout ,
\inst18|Mux60~3_combout ,\inst18|Mux61~3_combout ,\inst18|Mux62~3_combout ,\inst18|Mux63~3_combout }),
	.portaaddr({\inst12|Mux22~4_combout ,\inst12|Mux23~4_combout ,\inst12|Mux24~4_combout ,\inst12|Mux25~4_combout ,\inst12|Mux26~4_combout ,\inst12|Mux27~4_combout ,\inst12|Mux28~4_combout ,\inst12|Mux29~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(14'b00000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../DataRAM/DataRAM.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 14;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 14;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 1536'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C01E007401C006C01A0064018005C0160054014004C0120044010003C00E003400C002C00A0024008001C0060014004000C0020004000;
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneii_lcell_comb \inst18|RF~93 (
// Equation(s):
// \inst18|RF~93_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [13])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux18~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux18~4_combout ),
	.datad(\inst18|RF[2][24]~5_combout ),
	.cin(gnd),
	.combout(\inst18|RF~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~93 .lut_mask = 16'h00B8;
defparam \inst18|RF~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N23
cycloneii_lcell_ff \inst18|RF[2][13] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~93_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][13]~regout ));

// Location: LCCOMB_X21_Y17_N8
cycloneii_lcell_comb \inst18|RF~95 (
// Equation(s):
// \inst18|RF~95_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [13])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux18~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.datab(\inst18|RF[0][19]~11_combout ),
	.datac(\inst12|Mux18~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~95 .lut_mask = 16'h2230;
defparam \inst18|RF~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N9
cycloneii_lcell_ff \inst18|RF[0][13] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~95_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][13]~regout ));

// Location: LCCOMB_X19_Y13_N22
cycloneii_lcell_comb \inst18|RF~94 (
// Equation(s):
// \inst18|RF~94_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [13])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux18~4_combout )))))

	.dataa(\inst18|RF[1][25]~8_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux18~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~94 .lut_mask = 16'h4540;
defparam \inst18|RF~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N23
cycloneii_lcell_ff \inst18|RF[1][13] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~94_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][13]~regout ));

// Location: LCCOMB_X23_Y15_N24
cycloneii_lcell_comb \inst18|Mux18~1 (
// Equation(s):
// \inst18|Mux18~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [21] & (((\inst18|RF[1][13]~regout ) # (\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[0][13]~regout  
// & ((!\inst1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\inst18|RF[0][13]~regout ),
	.datac(\inst18|RF[1][13]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux18~1 .lut_mask = 16'hAAE4;
defparam \inst18|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneii_lcell_comb \inst18|Mux18~2 (
// Equation(s):
// \inst18|Mux18~2_combout  = (\inst18|Mux18~1_combout  & ((\inst18|RF[3][13]~regout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst18|Mux18~1_combout  & (((\inst18|RF[2][13]~regout  & \inst1|altsyncram_component|auto_generated|q_a 
// [22]))))

	.dataa(\inst18|RF[3][13]~regout ),
	.datab(\inst18|RF[2][13]~regout ),
	.datac(\inst18|Mux18~1_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux18~2 .lut_mask = 16'hACF0;
defparam \inst18|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneii_lcell_comb \inst9|WriteData[13]~78 (
// Equation(s):
// \inst9|WriteData[13]~78_combout  = (\inst7|Equal4~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [29] & (\inst12|Mux18~4_combout )) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst4|altsyncram_component|auto_generated|q_a 
// [13]))))) # (!\inst7|Equal4~0_combout  & (\inst12|Mux18~4_combout ))

	.dataa(\inst7|Equal4~0_combout ),
	.datab(\inst12|Mux18~4_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst9|WriteData[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[13]~78 .lut_mask = 16'hCEC4;
defparam \inst9|WriteData[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N27
cycloneii_lcell_ff \inst18|RF[5][13] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[13]~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][13]~regout ));

// Location: LCCOMB_X22_Y15_N18
cycloneii_lcell_comb \inst18|Mux18~0 (
// Equation(s):
// \inst18|Mux18~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[5][13]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[4][13]~regout 
// ))))

	.dataa(\inst18|RF[4][13]~regout ),
	.datab(\inst18|RF[5][13]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux18~0 .lut_mask = 16'hC0A0;
defparam \inst18|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneii_lcell_comb \inst18|Mux18~3 (
// Equation(s):
// \inst18|Mux18~3_combout  = (\inst18|Mux18~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux18~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux18~2_combout ),
	.datad(\inst18|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux18~3 .lut_mask = 16'hFF30;
defparam \inst18|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneii_lcell_comb \inst8|DataB[13]~16 (
// Equation(s):
// \inst8|DataB[13]~16_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [13])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux50~3_combout )))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst18|Mux50~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[13]~16 .lut_mask = 16'hCFC0;
defparam \inst8|DataB[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneii_lcell_comb \inst8|DataB[11]~18 (
// Equation(s):
// \inst8|DataB[11]~18_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [11])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux52~3_combout )))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(\inst18|Mux52~3_combout ),
	.datad(\inst7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[11]~18 .lut_mask = 16'hCCF0;
defparam \inst8|DataB[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneii_lcell_comb \inst12|Add0~20 (
// Equation(s):
// \inst12|Add0~20_combout  = ((\inst8|DataB[10]~19_combout  $ (\inst18|Mux21~3_combout  $ (!\inst12|Add0~19 )))) # (GND)
// \inst12|Add0~21  = CARRY((\inst8|DataB[10]~19_combout  & ((\inst18|Mux21~3_combout ) # (!\inst12|Add0~19 ))) # (!\inst8|DataB[10]~19_combout  & (\inst18|Mux21~3_combout  & !\inst12|Add0~19 )))

	.dataa(\inst8|DataB[10]~19_combout ),
	.datab(\inst18|Mux21~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~19 ),
	.combout(\inst12|Add0~20_combout ),
	.cout(\inst12|Add0~21 ));
// synopsys translate_off
defparam \inst12|Add0~20 .lut_mask = 16'h698E;
defparam \inst12|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneii_lcell_comb \inst12|Add0~22 (
// Equation(s):
// \inst12|Add0~22_combout  = (\inst18|Mux20~3_combout  & ((\inst8|DataB[11]~18_combout  & (\inst12|Add0~21  & VCC)) # (!\inst8|DataB[11]~18_combout  & (!\inst12|Add0~21 )))) # (!\inst18|Mux20~3_combout  & ((\inst8|DataB[11]~18_combout  & (!\inst12|Add0~21 
// )) # (!\inst8|DataB[11]~18_combout  & ((\inst12|Add0~21 ) # (GND)))))
// \inst12|Add0~23  = CARRY((\inst18|Mux20~3_combout  & (!\inst8|DataB[11]~18_combout  & !\inst12|Add0~21 )) # (!\inst18|Mux20~3_combout  & ((!\inst12|Add0~21 ) # (!\inst8|DataB[11]~18_combout ))))

	.dataa(\inst18|Mux20~3_combout ),
	.datab(\inst8|DataB[11]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~21 ),
	.combout(\inst12|Add0~22_combout ),
	.cout(\inst12|Add0~23 ));
// synopsys translate_off
defparam \inst12|Add0~22 .lut_mask = 16'h9617;
defparam \inst12|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneii_lcell_comb \inst12|Add0~24 (
// Equation(s):
// \inst12|Add0~24_combout  = ((\inst18|Mux19~3_combout  $ (\inst8|DataB[12]~17_combout  $ (!\inst12|Add0~23 )))) # (GND)
// \inst12|Add0~25  = CARRY((\inst18|Mux19~3_combout  & ((\inst8|DataB[12]~17_combout ) # (!\inst12|Add0~23 ))) # (!\inst18|Mux19~3_combout  & (\inst8|DataB[12]~17_combout  & !\inst12|Add0~23 )))

	.dataa(\inst18|Mux19~3_combout ),
	.datab(\inst8|DataB[12]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~23 ),
	.combout(\inst12|Add0~24_combout ),
	.cout(\inst12|Add0~25 ));
// synopsys translate_off
defparam \inst12|Add0~24 .lut_mask = 16'h698E;
defparam \inst12|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneii_lcell_comb \inst12|Add0~26 (
// Equation(s):
// \inst12|Add0~26_combout  = (\inst8|DataB[13]~16_combout  & ((\inst18|Mux18~3_combout  & (\inst12|Add0~25  & VCC)) # (!\inst18|Mux18~3_combout  & (!\inst12|Add0~25 )))) # (!\inst8|DataB[13]~16_combout  & ((\inst18|Mux18~3_combout  & (!\inst12|Add0~25 )) # 
// (!\inst18|Mux18~3_combout  & ((\inst12|Add0~25 ) # (GND)))))
// \inst12|Add0~27  = CARRY((\inst8|DataB[13]~16_combout  & (!\inst18|Mux18~3_combout  & !\inst12|Add0~25 )) # (!\inst8|DataB[13]~16_combout  & ((!\inst12|Add0~25 ) # (!\inst18|Mux18~3_combout ))))

	.dataa(\inst8|DataB[13]~16_combout ),
	.datab(\inst18|Mux18~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~25 ),
	.combout(\inst12|Add0~26_combout ),
	.cout(\inst12|Add0~27 ));
// synopsys translate_off
defparam \inst12|Add0~26 .lut_mask = 16'h9617;
defparam \inst12|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneii_lcell_comb \inst12|Mux18~1 (
// Equation(s):
// \inst12|Mux18~1_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~26_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst12|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst12|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux18~1 .lut_mask = 16'h0F00;
defparam \inst12|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneii_lcell_comb \inst12|Add1~20 (
// Equation(s):
// \inst12|Add1~20_combout  = ((\inst8|DataB[10]~19_combout  $ (\inst18|Mux21~3_combout  $ (\inst12|Add1~19 )))) # (GND)
// \inst12|Add1~21  = CARRY((\inst8|DataB[10]~19_combout  & (\inst18|Mux21~3_combout  & !\inst12|Add1~19 )) # (!\inst8|DataB[10]~19_combout  & ((\inst18|Mux21~3_combout ) # (!\inst12|Add1~19 ))))

	.dataa(\inst8|DataB[10]~19_combout ),
	.datab(\inst18|Mux21~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~19 ),
	.combout(\inst12|Add1~20_combout ),
	.cout(\inst12|Add1~21 ));
// synopsys translate_off
defparam \inst12|Add1~20 .lut_mask = 16'h964D;
defparam \inst12|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneii_lcell_comb \inst12|Add1~22 (
// Equation(s):
// \inst12|Add1~22_combout  = (\inst8|DataB[11]~18_combout  & ((\inst18|Mux20~3_combout  & (!\inst12|Add1~21 )) # (!\inst18|Mux20~3_combout  & ((\inst12|Add1~21 ) # (GND))))) # (!\inst8|DataB[11]~18_combout  & ((\inst18|Mux20~3_combout  & (\inst12|Add1~21  & 
// VCC)) # (!\inst18|Mux20~3_combout  & (!\inst12|Add1~21 ))))
// \inst12|Add1~23  = CARRY((\inst8|DataB[11]~18_combout  & ((!\inst12|Add1~21 ) # (!\inst18|Mux20~3_combout ))) # (!\inst8|DataB[11]~18_combout  & (!\inst18|Mux20~3_combout  & !\inst12|Add1~21 )))

	.dataa(\inst8|DataB[11]~18_combout ),
	.datab(\inst18|Mux20~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~21 ),
	.combout(\inst12|Add1~22_combout ),
	.cout(\inst12|Add1~23 ));
// synopsys translate_off
defparam \inst12|Add1~22 .lut_mask = 16'h692B;
defparam \inst12|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneii_lcell_comb \inst12|Mux20~0 (
// Equation(s):
// \inst12|Mux20~0_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~22_combout )

	.dataa(\inst|Mux2~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst12|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst12|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux20~0 .lut_mask = 16'h5500;
defparam \inst12|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneii_lcell_comb \inst12|Mux20~1 (
// Equation(s):
// \inst12|Mux20~1_combout  = (\inst12|Mux4~6_combout  & ((\inst12|Mux4~5_combout  & (\inst12|Add1~22_combout )) # (!\inst12|Mux4~5_combout  & ((\inst12|Mux20~0_combout ))))) # (!\inst12|Mux4~6_combout  & (!\inst12|Mux4~5_combout ))

	.dataa(\inst12|Mux4~6_combout ),
	.datab(\inst12|Mux4~5_combout ),
	.datac(\inst12|Add1~22_combout ),
	.datad(\inst12|Mux20~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux20~1 .lut_mask = 16'hB391;
defparam \inst12|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneii_lcell_comb \inst12|Mux20~2 (
// Equation(s):
// \inst12|Mux20~2_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux20~1_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst18|Mux20~3_combout  & ((\inst8|DataB[11]~18_combout ) # (!\inst12|Mux20~1_combout ))) # (!\inst18|Mux20~3_combout  & 
// (!\inst12|Mux20~1_combout  & \inst8|DataB[11]~18_combout ))))

	.dataa(\inst18|Mux20~3_combout ),
	.datab(\inst12|Mux4~4_combout ),
	.datac(\inst12|Mux20~1_combout ),
	.datad(\inst8|DataB[11]~18_combout ),
	.cin(gnd),
	.combout(\inst12|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux20~2 .lut_mask = 16'hE3C2;
defparam \inst12|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneii_lcell_comb \inst12|Mux20~3 (
// Equation(s):
// \inst12|Mux20~3_combout  = (!\inst|Mux0~2_combout  & \inst12|Mux20~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux0~2_combout ),
	.datad(\inst12|Mux20~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux20~3 .lut_mask = 16'h0F00;
defparam \inst12|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneii_lcell_comb \inst12|Mux20~4 (
// Equation(s):
// \inst12|Mux20~4_combout  = (\inst12|Mux20~3_combout ) # ((!\inst8|DataB[11]~18_combout  & (\inst12|Mux15~0_combout  & !\inst18|Mux20~3_combout )))

	.dataa(\inst8|DataB[11]~18_combout ),
	.datab(\inst12|Mux15~0_combout ),
	.datac(\inst18|Mux20~3_combout ),
	.datad(\inst12|Mux20~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux20~4 .lut_mask = 16'hFF04;
defparam \inst12|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneii_lcell_comb \inst9|WriteData[11]~80 (
// Equation(s):
// \inst9|WriteData[11]~80_combout  = (\inst1|altsyncram_component|auto_generated|q_a [29] & (((\inst12|Mux20~4_combout )))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst7|Equal4~0_combout  & 
// (\inst4|altsyncram_component|auto_generated|q_a [11])) # (!\inst7|Equal4~0_combout  & ((\inst12|Mux20~4_combout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [11]),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst12|Mux20~4_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[11]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[11]~80 .lut_mask = 16'hEF40;
defparam \inst9|WriteData[11]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N25
cycloneii_lcell_ff \inst18|RF[5][11] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst9|WriteData[11]~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][11]~regout ));

// Location: LCCOMB_X23_Y17_N24
cycloneii_lcell_comb \inst18|Mux20~0 (
// Equation(s):
// \inst18|Mux20~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[5][11]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[4][11]~regout 
// ))))

	.dataa(\inst18|RF[4][11]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|RF[5][11]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux20~0 .lut_mask = 16'hC088;
defparam \inst18|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneii_lcell_comb \inst18|RF~103 (
// Equation(s):
// \inst18|RF~103_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [11]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux20~4_combout ))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst12|Mux20~4_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [11]),
	.datad(\inst18|RF[2][24]~5_combout ),
	.cin(gnd),
	.combout(\inst18|RF~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~103 .lut_mask = 16'h00E4;
defparam \inst18|RF~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N19
cycloneii_lcell_ff \inst18|RF[2][11] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~103_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][11]~regout ));

// Location: LCCOMB_X21_Y17_N30
cycloneii_lcell_comb \inst18|RF~105 (
// Equation(s):
// \inst18|RF~105_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [11])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux20~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst18|RF[0][19]~11_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [11]),
	.datad(\inst12|Mux20~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~105 .lut_mask = 16'h3120;
defparam \inst18|RF~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N31
cycloneii_lcell_ff \inst18|RF[0][11] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~105_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][11]~regout ));

// Location: LCCOMB_X27_Y17_N20
cycloneii_lcell_comb \inst18|Mux20~1 (
// Equation(s):
// \inst18|Mux20~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & (((\inst1|altsyncram_component|auto_generated|q_a [21])))) # (!\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & 
// (\inst18|RF[1][11]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[0][11]~regout )))))

	.dataa(\inst18|RF[1][11]~regout ),
	.datab(\inst18|RF[0][11]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux20~1 .lut_mask = 16'hFA0C;
defparam \inst18|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneii_lcell_comb \inst18|Mux20~2 (
// Equation(s):
// \inst18|Mux20~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux20~1_combout  & (\inst18|RF[3][11]~regout )) # (!\inst18|Mux20~1_combout  & ((\inst18|RF[2][11]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux20~1_combout ))))

	.dataa(\inst18|RF[3][11]~regout ),
	.datab(\inst18|RF[2][11]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst18|Mux20~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux20~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneii_lcell_comb \inst18|Mux20~3 (
// Equation(s):
// \inst18|Mux20~3_combout  = (\inst18|Mux20~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux20~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux20~0_combout ),
	.datad(\inst18|Mux20~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux20~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneii_lcell_comb \inst12|Add1~24 (
// Equation(s):
// \inst12|Add1~24_combout  = ((\inst8|DataB[12]~17_combout  $ (\inst18|Mux19~3_combout  $ (\inst12|Add1~23 )))) # (GND)
// \inst12|Add1~25  = CARRY((\inst8|DataB[12]~17_combout  & (\inst18|Mux19~3_combout  & !\inst12|Add1~23 )) # (!\inst8|DataB[12]~17_combout  & ((\inst18|Mux19~3_combout ) # (!\inst12|Add1~23 ))))

	.dataa(\inst8|DataB[12]~17_combout ),
	.datab(\inst18|Mux19~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~23 ),
	.combout(\inst12|Add1~24_combout ),
	.cout(\inst12|Add1~25 ));
// synopsys translate_off
defparam \inst12|Add1~24 .lut_mask = 16'h964D;
defparam \inst12|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneii_lcell_comb \inst12|Add1~26 (
// Equation(s):
// \inst12|Add1~26_combout  = (\inst8|DataB[13]~16_combout  & ((\inst18|Mux18~3_combout  & (!\inst12|Add1~25 )) # (!\inst18|Mux18~3_combout  & ((\inst12|Add1~25 ) # (GND))))) # (!\inst8|DataB[13]~16_combout  & ((\inst18|Mux18~3_combout  & (\inst12|Add1~25  & 
// VCC)) # (!\inst18|Mux18~3_combout  & (!\inst12|Add1~25 ))))
// \inst12|Add1~27  = CARRY((\inst8|DataB[13]~16_combout  & ((!\inst12|Add1~25 ) # (!\inst18|Mux18~3_combout ))) # (!\inst8|DataB[13]~16_combout  & (!\inst18|Mux18~3_combout  & !\inst12|Add1~25 )))

	.dataa(\inst8|DataB[13]~16_combout ),
	.datab(\inst18|Mux18~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~25 ),
	.combout(\inst12|Add1~26_combout ),
	.cout(\inst12|Add1~27 ));
// synopsys translate_off
defparam \inst12|Add1~26 .lut_mask = 16'h692B;
defparam \inst12|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneii_lcell_comb \inst12|Mux18~2 (
// Equation(s):
// \inst12|Mux18~2_combout  = (\inst12|Mux4~5_combout  & (\inst12|Mux4~6_combout  & ((\inst12|Add1~26_combout )))) # (!\inst12|Mux4~5_combout  & (((\inst12|Mux18~1_combout )) # (!\inst12|Mux4~6_combout )))

	.dataa(\inst12|Mux4~5_combout ),
	.datab(\inst12|Mux4~6_combout ),
	.datac(\inst12|Mux18~1_combout ),
	.datad(\inst12|Add1~26_combout ),
	.cin(gnd),
	.combout(\inst12|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux18~2 .lut_mask = 16'hD951;
defparam \inst12|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneii_lcell_comb \inst12|Mux18~3 (
// Equation(s):
// \inst12|Mux18~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux18~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst18|Mux18~3_combout  & ((\inst8|DataB[13]~16_combout ) # (!\inst12|Mux18~2_combout ))) # (!\inst18|Mux18~3_combout  & 
// (\inst8|DataB[13]~16_combout  & !\inst12|Mux18~2_combout ))))

	.dataa(\inst12|Mux4~4_combout ),
	.datab(\inst18|Mux18~3_combout ),
	.datac(\inst8|DataB[13]~16_combout ),
	.datad(\inst12|Mux18~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux18~3 .lut_mask = 16'hEA54;
defparam \inst12|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneii_lcell_comb \inst12|Mux18~0 (
// Equation(s):
// \inst12|Mux18~0_combout  = (\inst12|Mux31~0_combout  & (!\inst18|Mux18~3_combout  & (\inst12|Mux4~12_combout  & !\inst8|DataB[13]~16_combout )))

	.dataa(\inst12|Mux31~0_combout ),
	.datab(\inst18|Mux18~3_combout ),
	.datac(\inst12|Mux4~12_combout ),
	.datad(\inst8|DataB[13]~16_combout ),
	.cin(gnd),
	.combout(\inst12|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux18~0 .lut_mask = 16'h0020;
defparam \inst12|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneii_lcell_comb \inst12|Mux18~4 (
// Equation(s):
// \inst12|Mux18~4_combout  = (\inst12|Mux18~0_combout ) # ((!\inst|Mux0~2_combout  & \inst12|Mux18~3_combout ))

	.dataa(vcc),
	.datab(\inst|Mux0~2_combout ),
	.datac(\inst12|Mux18~3_combout ),
	.datad(\inst12|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux18~4 .lut_mask = 16'hFF30;
defparam \inst12|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneii_lcell_comb \inst18|RF~92 (
// Equation(s):
// \inst18|RF~92_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [13])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux18~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.datac(\inst18|RF[4][25]~2_combout ),
	.datad(\inst12|Mux18~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~92 .lut_mask = 16'h0D08;
defparam \inst18|RF~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N17
cycloneii_lcell_ff \inst18|RF[4][13] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~92_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][13]~regout ));

// Location: LCCOMB_X22_Y12_N22
cycloneii_lcell_comb \inst18|Mux50~0 (
// Equation(s):
// \inst18|Mux50~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[5][13]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[4][13]~regout 
// )))))

	.dataa(\inst18|RF[5][13]~regout ),
	.datab(\inst18|RF[4][13]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux50~0 .lut_mask = 16'hAC00;
defparam \inst18|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneii_lcell_comb \inst18|Mux50~1 (
// Equation(s):
// \inst18|Mux50~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[1][13]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & 
// (((\inst18|RF[0][13]~regout  & !\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[1][13]~regout ),
	.datab(\inst18|RF[0][13]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux50~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneii_lcell_comb \inst18|Mux50~2 (
// Equation(s):
// \inst18|Mux50~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux50~1_combout  & (\inst18|RF[3][13]~regout )) # (!\inst18|Mux50~1_combout  & ((\inst18|RF[2][13]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux50~1_combout ))))

	.dataa(\inst18|RF[3][13]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst18|RF[2][13]~regout ),
	.datad(\inst18|Mux50~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux50~2 .lut_mask = 16'hBBC0;
defparam \inst18|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneii_lcell_comb \inst18|Mux50~3 (
// Equation(s):
// \inst18|Mux50~3_combout  = (\inst18|Mux50~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux50~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst18|Mux50~0_combout ),
	.datad(\inst18|Mux50~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux50~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneii_lcell_comb \inst18|RF~98 (
// Equation(s):
// \inst18|RF~98_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [12])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux19~4_combout )))))

	.dataa(\inst18|RF[2][24]~5_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.datac(\inst12|Mux19~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~98 .lut_mask = 16'h4450;
defparam \inst18|RF~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N19
cycloneii_lcell_ff \inst18|RF[2][12] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~98_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][12]~regout ));

// Location: LCCOMB_X20_Y14_N0
cycloneii_lcell_comb \inst18|RF~101 (
// Equation(s):
// \inst18|RF~101_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [12])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux19~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.datac(\inst18|RF[3][8]~14_combout ),
	.datad(\inst12|Mux19~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~101 .lut_mask = 16'h0D08;
defparam \inst18|RF~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N1
cycloneii_lcell_ff \inst18|RF[3][12] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~101_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][12]~regout ));

// Location: LCCOMB_X20_Y14_N6
cycloneii_lcell_comb \inst18|RF~100 (
// Equation(s):
// \inst18|RF~100_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [12]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux19~4_combout ))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst12|Mux19~4_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.datad(\inst18|RF[0][19]~11_combout ),
	.cin(gnd),
	.combout(\inst18|RF~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~100 .lut_mask = 16'h00E4;
defparam \inst18|RF~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N7
cycloneii_lcell_ff \inst18|RF[0][12] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~100_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][12]~regout ));

// Location: LCCOMB_X23_Y15_N22
cycloneii_lcell_comb \inst18|Mux19~1 (
// Equation(s):
// \inst18|Mux19~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[1][12]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & 
// (((\inst18|RF[0][12]~regout  & !\inst1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\inst18|RF[1][12]~regout ),
	.datab(\inst18|RF[0][12]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux19~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneii_lcell_comb \inst18|Mux19~2 (
// Equation(s):
// \inst18|Mux19~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux19~1_combout  & ((\inst18|RF[3][12]~regout ))) # (!\inst18|Mux19~1_combout  & (\inst18|RF[2][12]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux19~1_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\inst18|RF[2][12]~regout ),
	.datac(\inst18|RF[3][12]~regout ),
	.datad(\inst18|Mux19~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux19~2 .lut_mask = 16'hF588;
defparam \inst18|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneii_lcell_comb \inst18|Mux19~0 (
// Equation(s):
// \inst18|Mux19~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[5][12]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[4][12]~regout 
// ))))

	.dataa(\inst18|RF[4][12]~regout ),
	.datab(\inst18|RF[5][12]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux19~0 .lut_mask = 16'hC0A0;
defparam \inst18|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneii_lcell_comb \inst18|Mux19~3 (
// Equation(s):
// \inst18|Mux19~3_combout  = (\inst18|Mux19~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux19~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux19~2_combout ),
	.datad(\inst18|Mux19~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux19~3 .lut_mask = 16'hFF30;
defparam \inst18|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneii_lcell_comb \inst12|Mux19~1 (
// Equation(s):
// \inst12|Mux19~1_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~24_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst12|Add0~24_combout ),
	.cin(gnd),
	.combout(\inst12|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux19~1 .lut_mask = 16'h0F00;
defparam \inst12|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneii_lcell_comb \inst12|Mux19~2 (
// Equation(s):
// \inst12|Mux19~2_combout  = (\inst12|Mux4~5_combout  & (\inst12|Mux4~6_combout  & (\inst12|Add1~24_combout ))) # (!\inst12|Mux4~5_combout  & (((\inst12|Mux19~1_combout )) # (!\inst12|Mux4~6_combout )))

	.dataa(\inst12|Mux4~5_combout ),
	.datab(\inst12|Mux4~6_combout ),
	.datac(\inst12|Add1~24_combout ),
	.datad(\inst12|Mux19~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux19~2 .lut_mask = 16'hD591;
defparam \inst12|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneii_lcell_comb \inst12|Mux19~3 (
// Equation(s):
// \inst12|Mux19~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux19~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst18|Mux19~3_combout  & ((\inst8|DataB[12]~17_combout ) # (!\inst12|Mux19~2_combout ))) # (!\inst18|Mux19~3_combout  & 
// (\inst8|DataB[12]~17_combout  & !\inst12|Mux19~2_combout ))))

	.dataa(\inst18|Mux19~3_combout ),
	.datab(\inst8|DataB[12]~17_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux19~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux19~3 .lut_mask = 16'hF80E;
defparam \inst12|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneii_lcell_comb \inst12|Mux19~4 (
// Equation(s):
// \inst12|Mux19~4_combout  = (\inst12|Mux19~0_combout ) # ((!\inst|Mux0~2_combout  & \inst12|Mux19~3_combout ))

	.dataa(vcc),
	.datab(\inst|Mux0~2_combout ),
	.datac(\inst12|Mux19~0_combout ),
	.datad(\inst12|Mux19~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux19~4 .lut_mask = 16'hF3F0;
defparam \inst12|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneii_lcell_comb \inst9|WriteData[12]~79 (
// Equation(s):
// \inst9|WriteData[12]~79_combout  = (\inst1|altsyncram_component|auto_generated|q_a [29] & (((\inst12|Mux19~4_combout )))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst7|Equal4~0_combout  & 
// (\inst4|altsyncram_component|auto_generated|q_a [12])) # (!\inst7|Equal4~0_combout  & ((\inst12|Mux19~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datac(\inst12|Mux19~4_combout ),
	.datad(\inst7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[12]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[12]~79 .lut_mask = 16'hE2F0;
defparam \inst9|WriteData[12]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N17
cycloneii_lcell_ff \inst18|RF[5][12] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[12]~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][12]~regout ));

// Location: LCCOMB_X22_Y15_N30
cycloneii_lcell_comb \inst18|Mux51~0 (
// Equation(s):
// \inst18|Mux51~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[5][12]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[4][12]~regout 
// ))))

	.dataa(\inst18|RF[4][12]~regout ),
	.datab(\inst18|RF[5][12]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux51~0 .lut_mask = 16'hC0A0;
defparam \inst18|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneii_lcell_comb \inst18|Mux51~1 (
// Equation(s):
// \inst18|Mux51~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[1][12]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & 
// (((\inst18|RF[0][12]~regout  & !\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[1][12]~regout ),
	.datab(\inst18|RF[0][12]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux51~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneii_lcell_comb \inst18|Mux51~2 (
// Equation(s):
// \inst18|Mux51~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux51~1_combout  & (\inst18|RF[3][12]~regout )) # (!\inst18|Mux51~1_combout  & ((\inst18|RF[2][12]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux51~1_combout ))))

	.dataa(\inst18|RF[3][12]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst18|RF[2][12]~regout ),
	.datad(\inst18|Mux51~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux51~2 .lut_mask = 16'hBBC0;
defparam \inst18|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneii_lcell_comb \inst18|Mux51~3 (
// Equation(s):
// \inst18|Mux51~3_combout  = (\inst18|Mux51~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux51~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst18|Mux51~0_combout ),
	.datad(\inst18|Mux51~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux51~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneii_lcell_comb \inst18|RF~102 (
// Equation(s):
// \inst18|RF~102_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [11])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux20~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [11]),
	.datac(\inst18|RF[4][25]~2_combout ),
	.datad(\inst12|Mux20~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~102 .lut_mask = 16'h0D08;
defparam \inst18|RF~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N9
cycloneii_lcell_ff \inst18|RF[4][11] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~102_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][11]~regout ));

// Location: LCCOMB_X23_Y17_N14
cycloneii_lcell_comb \inst18|Mux52~0 (
// Equation(s):
// \inst18|Mux52~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[5][11]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[4][11]~regout 
// )))))

	.dataa(\inst18|RF[5][11]~regout ),
	.datab(\inst18|RF[4][11]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux52~0 .lut_mask = 16'hAC00;
defparam \inst18|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneii_lcell_comb \inst18|Mux52~1 (
// Equation(s):
// \inst18|Mux52~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[1][11]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & 
// (((\inst18|RF[0][11]~regout  & !\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[1][11]~regout ),
	.datab(\inst18|RF[0][11]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux52~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneii_lcell_comb \inst18|Mux52~2 (
// Equation(s):
// \inst18|Mux52~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux52~1_combout  & (\inst18|RF[3][11]~regout )) # (!\inst18|Mux52~1_combout  & ((\inst18|RF[2][11]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux52~1_combout ))))

	.dataa(\inst18|RF[3][11]~regout ),
	.datab(\inst18|RF[2][11]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst18|Mux52~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux52~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneii_lcell_comb \inst18|Mux52~3 (
// Equation(s):
// \inst18|Mux52~3_combout  = (\inst18|Mux52~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux52~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst18|Mux52~0_combout ),
	.datad(\inst18|Mux52~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux52~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneii_lcell_comb \inst18|RF~109 (
// Equation(s):
// \inst18|RF~109_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [10]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux21~4_combout ))))

	.dataa(\inst12|Mux21~4_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [10]),
	.datad(\inst18|RF[1][25]~8_combout ),
	.cin(gnd),
	.combout(\inst18|RF~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~109 .lut_mask = 16'h00E2;
defparam \inst18|RF~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N13
cycloneii_lcell_ff \inst18|RF[1][10] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~109_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][10]~regout ));

// Location: LCCOMB_X25_Y16_N10
cycloneii_lcell_comb \inst18|Mux21~1 (
// Equation(s):
// \inst18|Mux21~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & (((\inst1|altsyncram_component|auto_generated|q_a [21])))) # (!\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & 
// ((\inst18|RF[1][10]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[0][10]~regout ))))

	.dataa(\inst18|RF[0][10]~regout ),
	.datab(\inst18|RF[1][10]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux21~1 .lut_mask = 16'hFC0A;
defparam \inst18|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneii_lcell_comb \inst18|Mux21~2 (
// Equation(s):
// \inst18|Mux21~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux21~1_combout  & (\inst18|RF[3][10]~regout )) # (!\inst18|Mux21~1_combout  & ((\inst18|RF[2][10]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux21~1_combout ))))

	.dataa(\inst18|RF[3][10]~regout ),
	.datab(\inst18|RF[2][10]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst18|Mux21~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux21~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneii_lcell_comb \inst18|Mux21~3 (
// Equation(s):
// \inst18|Mux21~3_combout  = (\inst18|Mux21~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux21~2_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datab(vcc),
	.datac(\inst18|Mux21~0_combout ),
	.datad(\inst18|Mux21~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux21~3 .lut_mask = 16'hF5F0;
defparam \inst18|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneii_lcell_comb \inst8|DataB[10]~19 (
// Equation(s):
// \inst8|DataB[10]~19_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [10])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux53~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(vcc),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst18|Mux53~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[10]~19 .lut_mask = 16'hAFA0;
defparam \inst8|DataB[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneii_lcell_comb \inst12|Mux21~0 (
// Equation(s):
// \inst12|Mux21~0_combout  = (\inst12|Add0~20_combout  & !\inst|Mux2~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst12|Add0~20_combout ),
	.datad(\inst|Mux2~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux21~0 .lut_mask = 16'h00F0;
defparam \inst12|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneii_lcell_comb \inst12|Mux21~1 (
// Equation(s):
// \inst12|Mux21~1_combout  = (\inst12|Mux4~5_combout  & (\inst12|Mux4~6_combout  & (\inst12|Add1~20_combout ))) # (!\inst12|Mux4~5_combout  & (((\inst12|Mux21~0_combout )) # (!\inst12|Mux4~6_combout )))

	.dataa(\inst12|Mux4~5_combout ),
	.datab(\inst12|Mux4~6_combout ),
	.datac(\inst12|Add1~20_combout ),
	.datad(\inst12|Mux21~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux21~1 .lut_mask = 16'hD591;
defparam \inst12|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneii_lcell_comb \inst12|Mux21~2 (
// Equation(s):
// \inst12|Mux21~2_combout  = (\inst12|Mux21~1_combout  & ((\inst12|Mux4~4_combout ) # ((\inst8|DataB[10]~19_combout  & \inst18|Mux21~3_combout )))) # (!\inst12|Mux21~1_combout  & (!\inst12|Mux4~4_combout  & ((\inst8|DataB[10]~19_combout ) # 
// (\inst18|Mux21~3_combout ))))

	.dataa(\inst8|DataB[10]~19_combout ),
	.datab(\inst18|Mux21~3_combout ),
	.datac(\inst12|Mux21~1_combout ),
	.datad(\inst12|Mux4~4_combout ),
	.cin(gnd),
	.combout(\inst12|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux21~2 .lut_mask = 16'hF08E;
defparam \inst12|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneii_lcell_comb \inst12|Mux21~3 (
// Equation(s):
// \inst12|Mux21~3_combout  = (!\inst|Mux0~2_combout  & \inst12|Mux21~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux0~2_combout ),
	.datad(\inst12|Mux21~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux21~3 .lut_mask = 16'h0F00;
defparam \inst12|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneii_lcell_comb \inst12|Mux21~4 (
// Equation(s):
// \inst12|Mux21~4_combout  = (\inst12|Mux21~3_combout ) # ((\inst12|Mux15~0_combout  & (!\inst18|Mux21~3_combout  & !\inst8|DataB[10]~19_combout )))

	.dataa(\inst12|Mux15~0_combout ),
	.datab(\inst18|Mux21~3_combout ),
	.datac(\inst8|DataB[10]~19_combout ),
	.datad(\inst12|Mux21~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux21~4 .lut_mask = 16'hFF02;
defparam \inst12|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneii_lcell_comb \inst18|RF~108 (
// Equation(s):
// \inst18|RF~108_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [10])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux21~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[2][24]~5_combout ),
	.datad(\inst12|Mux21~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~108 .lut_mask = 16'h0B08;
defparam \inst18|RF~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N23
cycloneii_lcell_ff \inst18|RF[2][10] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~108_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][10]~regout ));

// Location: LCCOMB_X25_Y16_N14
cycloneii_lcell_comb \inst18|Mux53~1 (
// Equation(s):
// \inst18|Mux53~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & (((\inst18|RF[1][10]~regout ) # (\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[0][10]~regout  
// & ((!\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[0][10]~regout ),
	.datab(\inst18|RF[1][10]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux53~1 .lut_mask = 16'hF0CA;
defparam \inst18|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneii_lcell_comb \inst18|Mux53~2 (
// Equation(s):
// \inst18|Mux53~2_combout  = (\inst18|Mux53~1_combout  & ((\inst18|RF[3][10]~regout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst18|Mux53~1_combout  & (((\inst18|RF[2][10]~regout  & \inst1|altsyncram_component|auto_generated|q_a 
// [17]))))

	.dataa(\inst18|RF[3][10]~regout ),
	.datab(\inst18|RF[2][10]~regout ),
	.datac(\inst18|Mux53~1_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux53~2 .lut_mask = 16'hACF0;
defparam \inst18|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneii_lcell_comb \inst18|Mux53~0 (
// Equation(s):
// \inst18|Mux53~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[5][10]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[4][10]~regout 
// )))))

	.dataa(\inst18|RF[5][10]~regout ),
	.datab(\inst18|RF[4][10]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux53~0 .lut_mask = 16'hAC00;
defparam \inst18|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneii_lcell_comb \inst18|Mux53~3 (
// Equation(s):
// \inst18|Mux53~3_combout  = (\inst18|Mux53~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux53~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst18|Mux53~2_combout ),
	.datad(\inst18|Mux53~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux53~3 .lut_mask = 16'hFF30;
defparam \inst18|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneii_lcell_comb \inst18|RF~121 (
// Equation(s):
// \inst18|RF~121_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [8])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux23~4_combout )))))

	.dataa(\inst18|RF[3][8]~14_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [8]),
	.datad(\inst12|Mux23~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~121 .lut_mask = 16'h5140;
defparam \inst18|RF~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N13
cycloneii_lcell_ff \inst18|RF[3][8] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~121_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][8]~regout ));

// Location: LCCOMB_X23_Y14_N6
cycloneii_lcell_comb \inst18|Mux55~1 (
// Equation(s):
// \inst18|Mux55~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[1][8]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (((\inst18|RF[0][8]~regout  
// & !\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[1][8]~regout ),
	.datab(\inst18|RF[0][8]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux55~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneii_lcell_comb \inst18|Mux55~2 (
// Equation(s):
// \inst18|Mux55~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux55~1_combout  & ((\inst18|RF[3][8]~regout ))) # (!\inst18|Mux55~1_combout  & (\inst18|RF[2][8]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux55~1_combout ))))

	.dataa(\inst18|RF[2][8]~regout ),
	.datab(\inst18|RF[3][8]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst18|Mux55~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux55~2 .lut_mask = 16'hCFA0;
defparam \inst18|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneii_lcell_comb \inst18|Mux55~3 (
// Equation(s):
// \inst18|Mux55~3_combout  = (\inst18|Mux55~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux55~2_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datab(vcc),
	.datac(\inst18|Mux55~0_combout ),
	.datad(\inst18|Mux55~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux55~3 .lut_mask = 16'hF5F0;
defparam \inst18|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneii_lcell_comb \inst8|DataB[8]~21 (
// Equation(s):
// \inst8|DataB[8]~21_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [8])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux55~3_combout )))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst18|Mux55~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[8]~21 .lut_mask = 16'hCFC0;
defparam \inst8|DataB[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneii_lcell_comb \inst12|Mux23~1 (
// Equation(s):
// \inst12|Mux23~1_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~16_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst12|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst12|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux23~1 .lut_mask = 16'h0F00;
defparam \inst12|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneii_lcell_comb \inst12|Mux23~2 (
// Equation(s):
// \inst12|Mux23~2_combout  = (\inst12|Mux4~5_combout  & (\inst12|Add1~16_combout  & (\inst12|Mux4~6_combout ))) # (!\inst12|Mux4~5_combout  & (((\inst12|Mux23~1_combout ) # (!\inst12|Mux4~6_combout ))))

	.dataa(\inst12|Mux4~5_combout ),
	.datab(\inst12|Add1~16_combout ),
	.datac(\inst12|Mux4~6_combout ),
	.datad(\inst12|Mux23~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux23~2 .lut_mask = 16'hD585;
defparam \inst12|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneii_lcell_comb \inst12|Mux23~3 (
// Equation(s):
// \inst12|Mux23~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux23~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst8|DataB[8]~21_combout  & ((\inst18|Mux23~3_combout ) # (!\inst12|Mux23~2_combout ))) # (!\inst8|DataB[8]~21_combout  & 
// (\inst18|Mux23~3_combout  & !\inst12|Mux23~2_combout ))))

	.dataa(\inst12|Mux4~4_combout ),
	.datab(\inst8|DataB[8]~21_combout ),
	.datac(\inst18|Mux23~3_combout ),
	.datad(\inst12|Mux23~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux23~3 .lut_mask = 16'hEA54;
defparam \inst12|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneii_lcell_comb \inst12|Mux23~0 (
// Equation(s):
// \inst12|Mux23~0_combout  = (\inst12|Mux31~0_combout  & (!\inst18|Mux23~3_combout  & (\inst12|Mux4~12_combout  & !\inst8|DataB[8]~21_combout )))

	.dataa(\inst12|Mux31~0_combout ),
	.datab(\inst18|Mux23~3_combout ),
	.datac(\inst12|Mux4~12_combout ),
	.datad(\inst8|DataB[8]~21_combout ),
	.cin(gnd),
	.combout(\inst12|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux23~0 .lut_mask = 16'h0020;
defparam \inst12|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneii_lcell_comb \inst12|Mux23~4 (
// Equation(s):
// \inst12|Mux23~4_combout  = (\inst12|Mux23~0_combout ) # ((!\inst|Mux0~2_combout  & \inst12|Mux23~3_combout ))

	.dataa(\inst|Mux0~2_combout ),
	.datab(vcc),
	.datac(\inst12|Mux23~3_combout ),
	.datad(\inst12|Mux23~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux23~4 .lut_mask = 16'hFF50;
defparam \inst12|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneii_lcell_comb \inst18|RF~152 (
// Equation(s):
// \inst18|RF~152_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [1])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux30~4_combout )))))

	.dataa(\inst18|RF[4][25]~2_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst12|Mux30~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~152 .lut_mask = 16'h5140;
defparam \inst18|RF~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N29
cycloneii_lcell_ff \inst18|RF[4][1] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~152_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][1]~regout ));

// Location: LCCOMB_X25_Y15_N24
cycloneii_lcell_comb \inst18|Mux62~0 (
// Equation(s):
// \inst18|Mux62~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[5][1]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[4][1]~regout )))))

	.dataa(\inst18|RF[5][1]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst18|RF[4][1]~regout ),
	.cin(gnd),
	.combout(\inst18|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux62~0 .lut_mask = 16'hB080;
defparam \inst18|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneii_lcell_comb \inst18|RF~155 (
// Equation(s):
// \inst18|RF~155_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [1])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux30~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst12|Mux30~4_combout ),
	.datad(\inst18|RF[0][19]~11_combout ),
	.cin(gnd),
	.combout(\inst18|RF~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~155 .lut_mask = 16'h00D8;
defparam \inst18|RF~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N21
cycloneii_lcell_ff \inst18|RF[0][1] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~155_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][1]~regout ));

// Location: LCCOMB_X25_Y15_N2
cycloneii_lcell_comb \inst18|Mux62~1 (
// Equation(s):
// \inst18|Mux62~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[1][1]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (((\inst18|RF[0][1]~regout  
// & !\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[1][1]~regout ),
	.datab(\inst18|RF[0][1]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux62~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneii_lcell_comb \inst18|Mux62~2 (
// Equation(s):
// \inst18|Mux62~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux62~1_combout  & (\inst18|RF[3][1]~regout )) # (!\inst18|Mux62~1_combout  & ((\inst18|RF[2][1]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux62~1_combout ))))

	.dataa(\inst18|RF[3][1]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst18|RF[2][1]~regout ),
	.datad(\inst18|Mux62~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux62~2 .lut_mask = 16'hBBC0;
defparam \inst18|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneii_lcell_comb \inst18|Mux62~3 (
// Equation(s):
// \inst18|Mux62~3_combout  = (\inst18|Mux62~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux62~2_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datab(vcc),
	.datac(\inst18|Mux62~0_combout ),
	.datad(\inst18|Mux62~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux62~3 .lut_mask = 16'hF5F0;
defparam \inst18|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneii_lcell_comb \inst8|DataB[1]~28 (
// Equation(s):
// \inst8|DataB[1]~28_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [1])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux62~3_combout )))

	.dataa(\inst7|Equal4~0_combout ),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst18|Mux62~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[1]~28 .lut_mask = 16'hF5A0;
defparam \inst8|DataB[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneii_lcell_comb \inst18|Mux31~0 (
// Equation(s):
// \inst18|Mux31~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[5][0]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[4][0]~regout )))))

	.dataa(\inst18|RF[5][0]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\inst18|RF[4][0]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux31~0 .lut_mask = 16'hB800;
defparam \inst18|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneii_lcell_comb \inst12|Mux31~1 (
// Equation(s):
// \inst12|Mux31~1_combout  = (\inst12|Mux4~12_combout  & (\inst18|Mux31~3_combout )) # (!\inst12|Mux4~12_combout  & ((\inst12|Add0~0_combout )))

	.dataa(vcc),
	.datab(\inst18|Mux31~3_combout ),
	.datac(\inst12|Add0~0_combout ),
	.datad(\inst12|Mux4~12_combout ),
	.cin(gnd),
	.combout(\inst12|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux31~1 .lut_mask = 16'hCCF0;
defparam \inst12|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneii_lcell_comb \inst12|Add1~0 (
// Equation(s):
// \inst12|Add1~0_combout  = (\inst8|DataB[0]~29_combout  & (\inst18|Mux31~3_combout  $ (VCC))) # (!\inst8|DataB[0]~29_combout  & ((\inst18|Mux31~3_combout ) # (GND)))
// \inst12|Add1~1  = CARRY((\inst18|Mux31~3_combout ) # (!\inst8|DataB[0]~29_combout ))

	.dataa(\inst8|DataB[0]~29_combout ),
	.datab(\inst18|Mux31~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|Add1~0_combout ),
	.cout(\inst12|Add1~1 ));
// synopsys translate_off
defparam \inst12|Add1~0 .lut_mask = 16'h66DD;
defparam \inst12|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cycloneii_lcell_comb \inst8|DataB[31]~31 (
// Equation(s):
// \inst8|DataB[31]~31_combout  = (\inst7|Equal4~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [15]))) # (!\inst7|Equal4~0_combout  & (\inst18|Mux32~3_combout ))

	.dataa(\inst18|Mux32~3_combout ),
	.datab(vcc),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst8|DataB[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[31]~31 .lut_mask = 16'hFA0A;
defparam \inst8|DataB[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneii_lcell_comb \inst8|DataB[14]~15 (
// Equation(s):
// \inst8|DataB[14]~15_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [14])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux49~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datab(vcc),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst18|Mux49~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[14]~15 .lut_mask = 16'hAFA0;
defparam \inst8|DataB[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneii_lcell_comb \inst12|Mux17~0 (
// Equation(s):
// \inst12|Mux17~0_combout  = (!\inst18|Mux17~3_combout  & (!\inst8|DataB[14]~15_combout  & \inst12|Mux15~0_combout ))

	.dataa(\inst18|Mux17~3_combout ),
	.datab(vcc),
	.datac(\inst8|DataB[14]~15_combout ),
	.datad(\inst12|Mux15~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux17~0 .lut_mask = 16'h0500;
defparam \inst12|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneii_lcell_comb \inst12|Add0~28 (
// Equation(s):
// \inst12|Add0~28_combout  = ((\inst18|Mux17~3_combout  $ (\inst8|DataB[14]~15_combout  $ (!\inst12|Add0~27 )))) # (GND)
// \inst12|Add0~29  = CARRY((\inst18|Mux17~3_combout  & ((\inst8|DataB[14]~15_combout ) # (!\inst12|Add0~27 ))) # (!\inst18|Mux17~3_combout  & (\inst8|DataB[14]~15_combout  & !\inst12|Add0~27 )))

	.dataa(\inst18|Mux17~3_combout ),
	.datab(\inst8|DataB[14]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~27 ),
	.combout(\inst12|Add0~28_combout ),
	.cout(\inst12|Add0~29 ));
// synopsys translate_off
defparam \inst12|Add0~28 .lut_mask = 16'h698E;
defparam \inst12|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneii_lcell_comb \inst12|Mux17~1 (
// Equation(s):
// \inst12|Mux17~1_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~28_combout )

	.dataa(\inst|Mux2~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst12|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst12|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux17~1 .lut_mask = 16'h5500;
defparam \inst12|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneii_lcell_comb \inst12|Add1~28 (
// Equation(s):
// \inst12|Add1~28_combout  = ((\inst18|Mux17~3_combout  $ (\inst8|DataB[14]~15_combout  $ (\inst12|Add1~27 )))) # (GND)
// \inst12|Add1~29  = CARRY((\inst18|Mux17~3_combout  & ((!\inst12|Add1~27 ) # (!\inst8|DataB[14]~15_combout ))) # (!\inst18|Mux17~3_combout  & (!\inst8|DataB[14]~15_combout  & !\inst12|Add1~27 )))

	.dataa(\inst18|Mux17~3_combout ),
	.datab(\inst8|DataB[14]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~27 ),
	.combout(\inst12|Add1~28_combout ),
	.cout(\inst12|Add1~29 ));
// synopsys translate_off
defparam \inst12|Add1~28 .lut_mask = 16'h962B;
defparam \inst12|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneii_lcell_comb \inst12|Mux17~2 (
// Equation(s):
// \inst12|Mux17~2_combout  = (\inst12|Mux4~6_combout  & ((\inst12|Mux4~5_combout  & ((\inst12|Add1~28_combout ))) # (!\inst12|Mux4~5_combout  & (\inst12|Mux17~1_combout )))) # (!\inst12|Mux4~6_combout  & (!\inst12|Mux4~5_combout ))

	.dataa(\inst12|Mux4~6_combout ),
	.datab(\inst12|Mux4~5_combout ),
	.datac(\inst12|Mux17~1_combout ),
	.datad(\inst12|Add1~28_combout ),
	.cin(gnd),
	.combout(\inst12|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux17~2 .lut_mask = 16'hB931;
defparam \inst12|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneii_lcell_comb \inst12|Mux17~3 (
// Equation(s):
// \inst12|Mux17~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux17~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst18|Mux17~3_combout  & ((\inst8|DataB[14]~15_combout ) # (!\inst12|Mux17~2_combout ))) # (!\inst18|Mux17~3_combout  & 
// (!\inst12|Mux17~2_combout  & \inst8|DataB[14]~15_combout ))))

	.dataa(\inst18|Mux17~3_combout ),
	.datab(\inst12|Mux4~4_combout ),
	.datac(\inst12|Mux17~2_combout ),
	.datad(\inst8|DataB[14]~15_combout ),
	.cin(gnd),
	.combout(\inst12|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux17~3 .lut_mask = 16'hE3C2;
defparam \inst12|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneii_lcell_comb \inst12|Mux17~4 (
// Equation(s):
// \inst12|Mux17~4_combout  = (\inst12|Mux17~0_combout ) # ((!\inst|Mux0~2_combout  & \inst12|Mux17~3_combout ))

	.dataa(vcc),
	.datab(\inst12|Mux17~0_combout ),
	.datac(\inst|Mux0~2_combout ),
	.datad(\inst12|Mux17~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux17~4 .lut_mask = 16'hCFCC;
defparam \inst12|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneii_lcell_comb \inst8|DataB[19]~10 (
// Equation(s):
// \inst8|DataB[19]~10_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux44~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(vcc),
	.datac(\inst18|Mux44~3_combout ),
	.datad(\inst7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[19]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[19]~10 .lut_mask = 16'hAAF0;
defparam \inst8|DataB[19]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneii_lcell_comb \inst18|RF~63 (
// Equation(s):
// \inst18|RF~63_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [19])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux12~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [19]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux12~4_combout ),
	.datad(\inst18|RF[2][24]~5_combout ),
	.cin(gnd),
	.combout(\inst18|RF~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~63 .lut_mask = 16'h00B8;
defparam \inst18|RF~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N5
cycloneii_lcell_ff \inst18|RF[2][19] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][19]~regout ));

// Location: LCCOMB_X21_Y12_N4
cycloneii_lcell_comb \inst18|RF~66 (
// Equation(s):
// \inst18|RF~66_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [19])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux12~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [19]),
	.datab(\inst18|RF[3][8]~14_combout ),
	.datac(\inst12|Mux12~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~66 .lut_mask = 16'h2230;
defparam \inst18|RF~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N5
cycloneii_lcell_ff \inst18|RF[3][19] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][19]~regout ));

// Location: LCCOMB_X21_Y14_N28
cycloneii_lcell_comb \inst18|RF~65 (
// Equation(s):
// \inst18|RF~65_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [19])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux12~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [19]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux12~4_combout ),
	.datad(\inst18|RF[0][19]~11_combout ),
	.cin(gnd),
	.combout(\inst18|RF~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~65 .lut_mask = 16'h00B8;
defparam \inst18|RF~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N29
cycloneii_lcell_ff \inst18|RF[0][19] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][19]~regout ));

// Location: LCCOMB_X21_Y12_N2
cycloneii_lcell_comb \inst18|RF~64 (
// Equation(s):
// \inst18|RF~64_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [19])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux12~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [19]),
	.datab(\inst12|Mux12~4_combout ),
	.datac(\inst18|RF[1][25]~8_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~64 .lut_mask = 16'h0A0C;
defparam \inst18|RF~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N3
cycloneii_lcell_ff \inst18|RF[1][19] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][19]~regout ));

// Location: LCCOMB_X29_Y15_N18
cycloneii_lcell_comb \inst18|Mux12~1 (
// Equation(s):
// \inst18|Mux12~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [21] & (((\inst18|RF[1][19]~regout ) # (\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[0][19]~regout  
// & ((!\inst1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\inst18|RF[0][19]~regout ),
	.datac(\inst18|RF[1][19]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux12~1 .lut_mask = 16'hAAE4;
defparam \inst18|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneii_lcell_comb \inst18|Mux12~2 (
// Equation(s):
// \inst18|Mux12~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux12~1_combout  & ((\inst18|RF[3][19]~regout ))) # (!\inst18|Mux12~1_combout  & (\inst18|RF[2][19]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux12~1_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\inst18|RF[2][19]~regout ),
	.datac(\inst18|RF[3][19]~regout ),
	.datad(\inst18|Mux12~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux12~2 .lut_mask = 16'hF588;
defparam \inst18|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneii_lcell_comb \inst18|Mux12~0 (
// Equation(s):
// \inst18|Mux12~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[5][19]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[4][19]~regout 
// )))))

	.dataa(\inst18|RF[5][19]~regout ),
	.datab(\inst18|RF[4][19]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux12~0 .lut_mask = 16'hAC00;
defparam \inst18|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneii_lcell_comb \inst18|Mux12~3 (
// Equation(s):
// \inst18|Mux12~3_combout  = (\inst18|Mux12~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux12~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux12~2_combout ),
	.datad(\inst18|Mux12~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux12~3 .lut_mask = 16'hFF30;
defparam \inst18|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneii_lcell_comb \inst8|DataB[18]~11 (
// Equation(s):
// \inst8|DataB[18]~11_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux45~3_combout )))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst18|Mux45~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[18]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[18]~11 .lut_mask = 16'hCFC0;
defparam \inst8|DataB[18]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
cycloneii_lcell_comb \inst12|Mux14~0 (
// Equation(s):
// \inst12|Mux14~0_combout  = (!\inst18|Mux14~3_combout  & ((\inst7|Equal4~0_combout  & ((!\inst1|altsyncram_component|auto_generated|q_a [15]))) # (!\inst7|Equal4~0_combout  & (!\inst18|Mux46~3_combout ))))

	.dataa(\inst18|Mux46~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst18|Mux14~3_combout ),
	.datad(\inst7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux14~0 .lut_mask = 16'h0305;
defparam \inst12|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cycloneii_lcell_comb \inst18|Mux15~0 (
// Equation(s):
// \inst18|Mux15~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[5][16]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[4][16]~regout 
// )))))

	.dataa(\inst18|RF[5][16]~regout ),
	.datab(\inst18|RF[4][16]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~0 .lut_mask = 16'hA0C0;
defparam \inst18|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cycloneii_lcell_comb \inst12|Mux15~1 (
// Equation(s):
// \inst12|Mux15~1_combout  = (!\inst18|Mux15~3_combout  & ((\inst7|Equal4~0_combout  & ((!\inst1|altsyncram_component|auto_generated|q_a [15]))) # (!\inst7|Equal4~0_combout  & (!\inst18|Mux47~3_combout ))))

	.dataa(\inst18|Mux47~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst18|Mux15~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux15~1 .lut_mask = 16'h0035;
defparam \inst12|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneii_lcell_comb \inst8|DataB[16]~13 (
// Equation(s):
// \inst8|DataB[16]~13_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux47~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(vcc),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst18|Mux47~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[16]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[16]~13 .lut_mask = 16'hAFA0;
defparam \inst8|DataB[16]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneii_lcell_comb \inst12|Mux16~0 (
// Equation(s):
// \inst12|Mux16~0_combout  = (!\inst18|Mux16~3_combout  & ((\inst7|Equal4~0_combout  & (!\inst1|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~0_combout  & ((!\inst18|Mux48~3_combout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst18|Mux16~3_combout ),
	.datac(\inst18|Mux48~3_combout ),
	.datad(\inst7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux16~0 .lut_mask = 16'h1103;
defparam \inst12|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneii_lcell_comb \inst8|DataB[15]~14 (
// Equation(s):
// \inst8|DataB[15]~14_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux48~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(vcc),
	.datac(\inst18|Mux48~3_combout ),
	.datad(\inst7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[15]~14 .lut_mask = 16'hAAF0;
defparam \inst8|DataB[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneii_lcell_comb \inst12|Add1~30 (
// Equation(s):
// \inst12|Add1~30_combout  = (\inst18|Mux16~3_combout  & ((\inst8|DataB[15]~14_combout  & (!\inst12|Add1~29 )) # (!\inst8|DataB[15]~14_combout  & (\inst12|Add1~29  & VCC)))) # (!\inst18|Mux16~3_combout  & ((\inst8|DataB[15]~14_combout  & ((\inst12|Add1~29 ) 
// # (GND))) # (!\inst8|DataB[15]~14_combout  & (!\inst12|Add1~29 ))))
// \inst12|Add1~31  = CARRY((\inst18|Mux16~3_combout  & (\inst8|DataB[15]~14_combout  & !\inst12|Add1~29 )) # (!\inst18|Mux16~3_combout  & ((\inst8|DataB[15]~14_combout ) # (!\inst12|Add1~29 ))))

	.dataa(\inst18|Mux16~3_combout ),
	.datab(\inst8|DataB[15]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~29 ),
	.combout(\inst12|Add1~30_combout ),
	.cout(\inst12|Add1~31 ));
// synopsys translate_off
defparam \inst12|Add1~30 .lut_mask = 16'h694D;
defparam \inst12|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneii_lcell_comb \inst12|Add0~30 (
// Equation(s):
// \inst12|Add0~30_combout  = (\inst8|DataB[15]~14_combout  & ((\inst18|Mux16~3_combout  & (\inst12|Add0~29  & VCC)) # (!\inst18|Mux16~3_combout  & (!\inst12|Add0~29 )))) # (!\inst8|DataB[15]~14_combout  & ((\inst18|Mux16~3_combout  & (!\inst12|Add0~29 )) # 
// (!\inst18|Mux16~3_combout  & ((\inst12|Add0~29 ) # (GND)))))
// \inst12|Add0~31  = CARRY((\inst8|DataB[15]~14_combout  & (!\inst18|Mux16~3_combout  & !\inst12|Add0~29 )) # (!\inst8|DataB[15]~14_combout  & ((!\inst12|Add0~29 ) # (!\inst18|Mux16~3_combout ))))

	.dataa(\inst8|DataB[15]~14_combout ),
	.datab(\inst18|Mux16~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~29 ),
	.combout(\inst12|Add0~30_combout ),
	.cout(\inst12|Add0~31 ));
// synopsys translate_off
defparam \inst12|Add0~30 .lut_mask = 16'h9617;
defparam \inst12|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneii_lcell_comb \inst12|Mux16~1 (
// Equation(s):
// \inst12|Mux16~1_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~30_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst12|Add0~30_combout ),
	.cin(gnd),
	.combout(\inst12|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux16~1 .lut_mask = 16'h0F00;
defparam \inst12|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneii_lcell_comb \inst12|Mux16~2 (
// Equation(s):
// \inst12|Mux16~2_combout  = (\inst12|Mux4~6_combout  & ((\inst12|Mux4~5_combout  & (\inst12|Add1~30_combout )) # (!\inst12|Mux4~5_combout  & ((\inst12|Mux16~1_combout ))))) # (!\inst12|Mux4~6_combout  & (!\inst12|Mux4~5_combout ))

	.dataa(\inst12|Mux4~6_combout ),
	.datab(\inst12|Mux4~5_combout ),
	.datac(\inst12|Add1~30_combout ),
	.datad(\inst12|Mux16~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux16~2 .lut_mask = 16'hB391;
defparam \inst12|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneii_lcell_comb \inst12|Mux16~3 (
// Equation(s):
// \inst12|Mux16~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux16~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst18|Mux16~3_combout  & ((\inst8|DataB[15]~14_combout ) # (!\inst12|Mux16~2_combout ))) # (!\inst18|Mux16~3_combout  & 
// (\inst8|DataB[15]~14_combout  & !\inst12|Mux16~2_combout ))))

	.dataa(\inst12|Mux4~4_combout ),
	.datab(\inst18|Mux16~3_combout ),
	.datac(\inst8|DataB[15]~14_combout ),
	.datad(\inst12|Mux16~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux16~3 .lut_mask = 16'hEA54;
defparam \inst12|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneii_lcell_comb \inst12|Mux16~4 (
// Equation(s):
// \inst12|Mux16~4_combout  = (\inst|Mux0~2_combout  & (\inst12|Mux16~0_combout  & (\inst12|Mux15~0_combout ))) # (!\inst|Mux0~2_combout  & ((\inst12|Mux16~3_combout ) # ((\inst12|Mux16~0_combout  & \inst12|Mux15~0_combout ))))

	.dataa(\inst|Mux0~2_combout ),
	.datab(\inst12|Mux16~0_combout ),
	.datac(\inst12|Mux15~0_combout ),
	.datad(\inst12|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux16~4 .lut_mask = 16'hD5C0;
defparam \inst12|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
cycloneii_lcell_comb \inst18|RF~84 (
// Equation(s):
// \inst18|RF~84_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux16~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux16~4_combout ),
	.datad(\inst18|RF[1][25]~8_combout ),
	.cin(gnd),
	.combout(\inst18|RF~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~84 .lut_mask = 16'h00B8;
defparam \inst18|RF~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N27
cycloneii_lcell_ff \inst18|RF[1][15] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][15]~regout ));

// Location: LCCOMB_X22_Y16_N6
cycloneii_lcell_comb \inst18|Mux16~1 (
// Equation(s):
// \inst18|Mux16~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [21] & (((\inst18|RF[1][15]~regout ) # (\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[0][15]~regout  
// & ((!\inst1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\inst18|RF[0][15]~regout ),
	.datab(\inst18|RF[1][15]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux16~1 .lut_mask = 16'hF0CA;
defparam \inst18|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneii_lcell_comb \inst18|Mux16~2 (
// Equation(s):
// \inst18|Mux16~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux16~1_combout  & ((\inst18|RF[3][15]~regout ))) # (!\inst18|Mux16~1_combout  & (\inst18|RF[2][15]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux16~1_combout ))))

	.dataa(\inst18|RF[2][15]~regout ),
	.datab(\inst18|RF[3][15]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst18|Mux16~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux16~2 .lut_mask = 16'hCFA0;
defparam \inst18|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneii_lcell_comb \inst18|RF~82 (
// Equation(s):
// \inst18|RF~82_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux16~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux16~4_combout ),
	.datad(\inst18|RF[4][25]~2_combout ),
	.cin(gnd),
	.combout(\inst18|RF~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~82 .lut_mask = 16'h00B8;
defparam \inst18|RF~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N9
cycloneii_lcell_ff \inst18|RF[4][15] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][15]~regout ));

// Location: LCCOMB_X22_Y16_N16
cycloneii_lcell_comb \inst18|Mux16~0 (
// Equation(s):
// \inst18|Mux16~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[5][15]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[4][15]~regout 
// )))))

	.dataa(\inst18|RF[5][15]~regout ),
	.datab(\inst18|RF[4][15]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux16~0 .lut_mask = 16'hA0C0;
defparam \inst18|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneii_lcell_comb \inst18|Mux16~3 (
// Equation(s):
// \inst18|Mux16~3_combout  = (\inst18|Mux16~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux16~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux16~2_combout ),
	.datad(\inst18|Mux16~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux16~3 .lut_mask = 16'hFF30;
defparam \inst18|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneii_lcell_comb \inst12|Add0~32 (
// Equation(s):
// \inst12|Add0~32_combout  = ((\inst18|Mux15~3_combout  $ (\inst8|DataB[16]~13_combout  $ (!\inst12|Add0~31 )))) # (GND)
// \inst12|Add0~33  = CARRY((\inst18|Mux15~3_combout  & ((\inst8|DataB[16]~13_combout ) # (!\inst12|Add0~31 ))) # (!\inst18|Mux15~3_combout  & (\inst8|DataB[16]~13_combout  & !\inst12|Add0~31 )))

	.dataa(\inst18|Mux15~3_combout ),
	.datab(\inst8|DataB[16]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~31 ),
	.combout(\inst12|Add0~32_combout ),
	.cout(\inst12|Add0~33 ));
// synopsys translate_off
defparam \inst12|Add0~32 .lut_mask = 16'h698E;
defparam \inst12|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneii_lcell_comb \inst12|Mux15~2 (
// Equation(s):
// \inst12|Mux15~2_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~32_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst12|Add0~32_combout ),
	.cin(gnd),
	.combout(\inst12|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux15~2 .lut_mask = 16'h0F00;
defparam \inst12|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneii_lcell_comb \inst12|Mux15~3 (
// Equation(s):
// \inst12|Mux15~3_combout  = (\inst12|Mux4~5_combout  & (\inst12|Add1~32_combout  & (\inst12|Mux4~6_combout ))) # (!\inst12|Mux4~5_combout  & (((\inst12|Mux15~2_combout ) # (!\inst12|Mux4~6_combout ))))

	.dataa(\inst12|Add1~32_combout ),
	.datab(\inst12|Mux4~5_combout ),
	.datac(\inst12|Mux4~6_combout ),
	.datad(\inst12|Mux15~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux15~3 .lut_mask = 16'hB383;
defparam \inst12|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneii_lcell_comb \inst12|Mux15~4 (
// Equation(s):
// \inst12|Mux15~4_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux15~3_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst18|Mux15~3_combout  & ((\inst8|DataB[16]~13_combout ) # (!\inst12|Mux15~3_combout ))) # (!\inst18|Mux15~3_combout  & 
// (!\inst12|Mux15~3_combout  & \inst8|DataB[16]~13_combout ))))

	.dataa(\inst18|Mux15~3_combout ),
	.datab(\inst12|Mux4~4_combout ),
	.datac(\inst12|Mux15~3_combout ),
	.datad(\inst8|DataB[16]~13_combout ),
	.cin(gnd),
	.combout(\inst12|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux15~4 .lut_mask = 16'hE3C2;
defparam \inst12|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneii_lcell_comb \inst12|Mux15~5 (
// Equation(s):
// \inst12|Mux15~5_combout  = (\inst12|Mux15~0_combout  & ((\inst12|Mux15~1_combout ) # ((!\inst|Mux0~2_combout  & \inst12|Mux15~4_combout )))) # (!\inst12|Mux15~0_combout  & (((!\inst|Mux0~2_combout  & \inst12|Mux15~4_combout ))))

	.dataa(\inst12|Mux15~0_combout ),
	.datab(\inst12|Mux15~1_combout ),
	.datac(\inst|Mux0~2_combout ),
	.datad(\inst12|Mux15~4_combout ),
	.cin(gnd),
	.combout(\inst12|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux15~5 .lut_mask = 16'h8F88;
defparam \inst12|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneii_lcell_comb \inst18|RF~78 (
// Equation(s):
// \inst18|RF~78_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [16])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux15~5_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [16]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[2][24]~5_combout ),
	.datad(\inst12|Mux15~5_combout ),
	.cin(gnd),
	.combout(\inst18|RF~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~78 .lut_mask = 16'h0B08;
defparam \inst18|RF~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N27
cycloneii_lcell_ff \inst18|RF[2][16] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][16]~regout ));

// Location: LCCOMB_X22_Y12_N4
cycloneii_lcell_comb \inst18|RF~79 (
// Equation(s):
// \inst18|RF~79_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [16])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux15~5_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [16]),
	.datab(\inst18|RF[1][25]~8_combout ),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux15~5_combout ),
	.cin(gnd),
	.combout(\inst18|RF~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~79 .lut_mask = 16'h2320;
defparam \inst18|RF~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N5
cycloneii_lcell_ff \inst18|RF[1][16] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][16]~regout ));

// Location: LCCOMB_X20_Y15_N6
cycloneii_lcell_comb \inst18|Mux15~1 (
// Equation(s):
// \inst18|Mux15~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & (((\inst1|altsyncram_component|auto_generated|q_a [21])))) # (!\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & 
// ((\inst18|RF[1][16]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[0][16]~regout ))))

	.dataa(\inst18|RF[0][16]~regout ),
	.datab(\inst18|RF[1][16]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~1 .lut_mask = 16'hFC0A;
defparam \inst18|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cycloneii_lcell_comb \inst18|Mux15~2 (
// Equation(s):
// \inst18|Mux15~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux15~1_combout  & (\inst18|RF[3][16]~regout )) # (!\inst18|Mux15~1_combout  & ((\inst18|RF[2][16]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux15~1_combout ))))

	.dataa(\inst18|RF[3][16]~regout ),
	.datab(\inst18|RF[2][16]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst18|Mux15~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
cycloneii_lcell_comb \inst18|Mux15~3 (
// Equation(s):
// \inst18|Mux15~3_combout  = (\inst18|Mux15~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux15~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux15~0_combout ),
	.datad(\inst18|Mux15~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux15~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneii_lcell_comb \inst12|Add1~34 (
// Equation(s):
// \inst12|Add1~34_combout  = (\inst8|DataB[17]~12_combout  & ((\inst18|Mux14~3_combout  & (!\inst12|Add1~33 )) # (!\inst18|Mux14~3_combout  & ((\inst12|Add1~33 ) # (GND))))) # (!\inst8|DataB[17]~12_combout  & ((\inst18|Mux14~3_combout  & (\inst12|Add1~33  & 
// VCC)) # (!\inst18|Mux14~3_combout  & (!\inst12|Add1~33 ))))
// \inst12|Add1~35  = CARRY((\inst8|DataB[17]~12_combout  & ((!\inst12|Add1~33 ) # (!\inst18|Mux14~3_combout ))) # (!\inst8|DataB[17]~12_combout  & (!\inst18|Mux14~3_combout  & !\inst12|Add1~33 )))

	.dataa(\inst8|DataB[17]~12_combout ),
	.datab(\inst18|Mux14~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~33 ),
	.combout(\inst12|Add1~34_combout ),
	.cout(\inst12|Add1~35 ));
// synopsys translate_off
defparam \inst12|Add1~34 .lut_mask = 16'h692B;
defparam \inst12|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneii_lcell_comb \inst12|Add0~34 (
// Equation(s):
// \inst12|Add0~34_combout  = (\inst8|DataB[17]~12_combout  & ((\inst18|Mux14~3_combout  & (\inst12|Add0~33  & VCC)) # (!\inst18|Mux14~3_combout  & (!\inst12|Add0~33 )))) # (!\inst8|DataB[17]~12_combout  & ((\inst18|Mux14~3_combout  & (!\inst12|Add0~33 )) # 
// (!\inst18|Mux14~3_combout  & ((\inst12|Add0~33 ) # (GND)))))
// \inst12|Add0~35  = CARRY((\inst8|DataB[17]~12_combout  & (!\inst18|Mux14~3_combout  & !\inst12|Add0~33 )) # (!\inst8|DataB[17]~12_combout  & ((!\inst12|Add0~33 ) # (!\inst18|Mux14~3_combout ))))

	.dataa(\inst8|DataB[17]~12_combout ),
	.datab(\inst18|Mux14~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~33 ),
	.combout(\inst12|Add0~34_combout ),
	.cout(\inst12|Add0~35 ));
// synopsys translate_off
defparam \inst12|Add0~34 .lut_mask = 16'h9617;
defparam \inst12|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneii_lcell_comb \inst12|Mux14~1 (
// Equation(s):
// \inst12|Mux14~1_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~34_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst12|Add0~34_combout ),
	.cin(gnd),
	.combout(\inst12|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux14~1 .lut_mask = 16'h0F00;
defparam \inst12|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneii_lcell_comb \inst12|Mux14~2 (
// Equation(s):
// \inst12|Mux14~2_combout  = (\inst12|Mux4~6_combout  & ((\inst12|Mux4~5_combout  & (\inst12|Add1~34_combout )) # (!\inst12|Mux4~5_combout  & ((\inst12|Mux14~1_combout ))))) # (!\inst12|Mux4~6_combout  & (((!\inst12|Mux4~5_combout ))))

	.dataa(\inst12|Mux4~6_combout ),
	.datab(\inst12|Add1~34_combout ),
	.datac(\inst12|Mux4~5_combout ),
	.datad(\inst12|Mux14~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux14~2 .lut_mask = 16'h8F85;
defparam \inst12|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneii_lcell_comb \inst12|Mux14~3 (
// Equation(s):
// \inst12|Mux14~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux14~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst8|DataB[17]~12_combout  & ((\inst18|Mux14~3_combout ) # (!\inst12|Mux14~2_combout ))) # (!\inst8|DataB[17]~12_combout  & 
// (\inst18|Mux14~3_combout  & !\inst12|Mux14~2_combout ))))

	.dataa(\inst8|DataB[17]~12_combout ),
	.datab(\inst12|Mux4~4_combout ),
	.datac(\inst18|Mux14~3_combout ),
	.datad(\inst12|Mux14~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux14~3 .lut_mask = 16'hEC32;
defparam \inst12|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneii_lcell_comb \inst12|Mux14~4 (
// Equation(s):
// \inst12|Mux14~4_combout  = (\inst12|Mux15~0_combout  & ((\inst12|Mux14~0_combout ) # ((!\inst|Mux0~2_combout  & \inst12|Mux14~3_combout )))) # (!\inst12|Mux15~0_combout  & (((!\inst|Mux0~2_combout  & \inst12|Mux14~3_combout ))))

	.dataa(\inst12|Mux15~0_combout ),
	.datab(\inst12|Mux14~0_combout ),
	.datac(\inst|Mux0~2_combout ),
	.datad(\inst12|Mux14~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux14~4 .lut_mask = 16'h8F88;
defparam \inst12|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneii_lcell_comb \inst18|RF~76 (
// Equation(s):
// \inst18|RF~76_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [17])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux14~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [17]),
	.datab(\inst12|Mux14~4_combout ),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst18|RF[3][8]~14_combout ),
	.cin(gnd),
	.combout(\inst18|RF~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~76 .lut_mask = 16'h00AC;
defparam \inst18|RF~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N27
cycloneii_lcell_ff \inst18|RF[3][17] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][17]~regout ));

// Location: LCCOMB_X21_Y14_N24
cycloneii_lcell_comb \inst18|RF~75 (
// Equation(s):
// \inst18|RF~75_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [17])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux14~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [17]),
	.datab(\inst18|RF[0][19]~11_combout ),
	.datac(\inst12|Mux14~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~75 .lut_mask = 16'h2230;
defparam \inst18|RF~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N25
cycloneii_lcell_ff \inst18|RF[0][17] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][17]~regout ));

// Location: LCCOMB_X21_Y15_N8
cycloneii_lcell_comb \inst18|Mux14~1 (
// Equation(s):
// \inst18|Mux14~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & (((\inst1|altsyncram_component|auto_generated|q_a [21])))) # (!\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & 
// (\inst18|RF[1][17]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[0][17]~regout )))))

	.dataa(\inst18|RF[1][17]~regout ),
	.datab(\inst18|RF[0][17]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux14~1 .lut_mask = 16'hFA0C;
defparam \inst18|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneii_lcell_comb \inst18|Mux14~2 (
// Equation(s):
// \inst18|Mux14~2_combout  = (\inst18|Mux14~1_combout  & (((\inst18|RF[3][17]~regout ) # (!\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst18|Mux14~1_combout  & (\inst18|RF[2][17]~regout  & ((\inst1|altsyncram_component|auto_generated|q_a 
// [22]))))

	.dataa(\inst18|RF[2][17]~regout ),
	.datab(\inst18|RF[3][17]~regout ),
	.datac(\inst18|Mux14~1_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux14~2 .lut_mask = 16'hCAF0;
defparam \inst18|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneii_lcell_comb \inst18|Mux14~0 (
// Equation(s):
// \inst18|Mux14~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[5][17]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[4][17]~regout 
// ))))

	.dataa(\inst18|RF[4][17]~regout ),
	.datab(\inst18|RF[5][17]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux14~0 .lut_mask = 16'hCA00;
defparam \inst18|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneii_lcell_comb \inst18|Mux14~3 (
// Equation(s):
// \inst18|Mux14~3_combout  = (\inst18|Mux14~0_combout ) # ((\inst18|Mux14~2_combout  & !\inst1|altsyncram_component|auto_generated|q_a [23]))

	.dataa(vcc),
	.datab(\inst18|Mux14~2_combout ),
	.datac(\inst18|Mux14~0_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux14~3 .lut_mask = 16'hF0FC;
defparam \inst18|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneii_lcell_comb \inst12|Add1~36 (
// Equation(s):
// \inst12|Add1~36_combout  = ((\inst18|Mux13~3_combout  $ (\inst8|DataB[18]~11_combout  $ (\inst12|Add1~35 )))) # (GND)
// \inst12|Add1~37  = CARRY((\inst18|Mux13~3_combout  & ((!\inst12|Add1~35 ) # (!\inst8|DataB[18]~11_combout ))) # (!\inst18|Mux13~3_combout  & (!\inst8|DataB[18]~11_combout  & !\inst12|Add1~35 )))

	.dataa(\inst18|Mux13~3_combout ),
	.datab(\inst8|DataB[18]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~35 ),
	.combout(\inst12|Add1~36_combout ),
	.cout(\inst12|Add1~37 ));
// synopsys translate_off
defparam \inst12|Add1~36 .lut_mask = 16'h962B;
defparam \inst12|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneii_lcell_comb \inst12|Add0~36 (
// Equation(s):
// \inst12|Add0~36_combout  = ((\inst8|DataB[18]~11_combout  $ (\inst18|Mux13~3_combout  $ (!\inst12|Add0~35 )))) # (GND)
// \inst12|Add0~37  = CARRY((\inst8|DataB[18]~11_combout  & ((\inst18|Mux13~3_combout ) # (!\inst12|Add0~35 ))) # (!\inst8|DataB[18]~11_combout  & (\inst18|Mux13~3_combout  & !\inst12|Add0~35 )))

	.dataa(\inst8|DataB[18]~11_combout ),
	.datab(\inst18|Mux13~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~35 ),
	.combout(\inst12|Add0~36_combout ),
	.cout(\inst12|Add0~37 ));
// synopsys translate_off
defparam \inst12|Add0~36 .lut_mask = 16'h698E;
defparam \inst12|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneii_lcell_comb \inst12|Mux13~0 (
// Equation(s):
// \inst12|Mux13~0_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~36_combout )

	.dataa(\inst|Mux2~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst12|Add0~36_combout ),
	.cin(gnd),
	.combout(\inst12|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux13~0 .lut_mask = 16'h5500;
defparam \inst12|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneii_lcell_comb \inst12|Mux13~1 (
// Equation(s):
// \inst12|Mux13~1_combout  = (\inst12|Mux4~6_combout  & ((\inst12|Mux4~5_combout  & (\inst12|Add1~36_combout )) # (!\inst12|Mux4~5_combout  & ((\inst12|Mux13~0_combout ))))) # (!\inst12|Mux4~6_combout  & (!\inst12|Mux4~5_combout ))

	.dataa(\inst12|Mux4~6_combout ),
	.datab(\inst12|Mux4~5_combout ),
	.datac(\inst12|Add1~36_combout ),
	.datad(\inst12|Mux13~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux13~1 .lut_mask = 16'hB391;
defparam \inst12|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneii_lcell_comb \inst12|Mux13~2 (
// Equation(s):
// \inst12|Mux13~2_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux13~1_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst18|Mux13~3_combout  & ((\inst8|DataB[18]~11_combout ) # (!\inst12|Mux13~1_combout ))) # (!\inst18|Mux13~3_combout  & 
// (\inst8|DataB[18]~11_combout  & !\inst12|Mux13~1_combout ))))

	.dataa(\inst18|Mux13~3_combout ),
	.datab(\inst8|DataB[18]~11_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux13~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux13~2 .lut_mask = 16'hF80E;
defparam \inst12|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneii_lcell_comb \inst12|Mux13~3 (
// Equation(s):
// \inst12|Mux13~3_combout  = (!\inst|Mux0~2_combout  & \inst12|Mux13~2_combout )

	.dataa(\inst|Mux0~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst12|Mux13~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux13~3 .lut_mask = 16'h5500;
defparam \inst12|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneii_lcell_comb \inst12|Mux13~4 (
// Equation(s):
// \inst12|Mux13~4_combout  = (\inst12|Mux13~3_combout ) # ((!\inst18|Mux13~3_combout  & (\inst12|Mux15~0_combout  & !\inst8|DataB[18]~11_combout )))

	.dataa(\inst18|Mux13~3_combout ),
	.datab(\inst12|Mux15~0_combout ),
	.datac(\inst8|DataB[18]~11_combout ),
	.datad(\inst12|Mux13~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux13~4 .lut_mask = 16'hFF04;
defparam \inst12|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneii_lcell_comb \inst18|RF~68 (
// Equation(s):
// \inst18|RF~68_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [18])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux13~4_combout )))))

	.dataa(\inst18|RF[2][24]~5_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst12|Mux13~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~68 .lut_mask = 16'h5140;
defparam \inst18|RF~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N9
cycloneii_lcell_ff \inst18|RF[2][18] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][18]~regout ));

// Location: LCCOMB_X21_Y17_N4
cycloneii_lcell_comb \inst18|RF~70 (
// Equation(s):
// \inst18|RF~70_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [18])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux13~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst12|Mux13~4_combout ),
	.datad(\inst18|RF[0][19]~11_combout ),
	.cin(gnd),
	.combout(\inst18|RF~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~70 .lut_mask = 16'h00D8;
defparam \inst18|RF~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N5
cycloneii_lcell_ff \inst18|RF[0][18] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][18]~regout ));

// Location: LCCOMB_X22_Y15_N6
cycloneii_lcell_comb \inst18|Mux13~1 (
// Equation(s):
// \inst18|Mux13~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & (((\inst1|altsyncram_component|auto_generated|q_a [21])))) # (!\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & 
// (\inst18|RF[1][18]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[0][18]~regout )))))

	.dataa(\inst18|RF[1][18]~regout ),
	.datab(\inst18|RF[0][18]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux13~1 .lut_mask = 16'hFA0C;
defparam \inst18|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneii_lcell_comb \inst18|Mux13~2 (
// Equation(s):
// \inst18|Mux13~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux13~1_combout  & (\inst18|RF[3][18]~regout )) # (!\inst18|Mux13~1_combout  & ((\inst18|RF[2][18]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux13~1_combout ))))

	.dataa(\inst18|RF[3][18]~regout ),
	.datab(\inst18|RF[2][18]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst18|Mux13~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux13~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneii_lcell_comb \inst18|Mux13~0 (
// Equation(s):
// \inst18|Mux13~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[5][18]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[4][18]~regout 
// ))))

	.dataa(\inst18|RF[4][18]~regout ),
	.datab(\inst18|RF[5][18]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux13~0 .lut_mask = 16'hC0A0;
defparam \inst18|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneii_lcell_comb \inst18|Mux13~3 (
// Equation(s):
// \inst18|Mux13~3_combout  = (\inst18|Mux13~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux13~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux13~2_combout ),
	.datad(\inst18|Mux13~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux13~3 .lut_mask = 16'hFF30;
defparam \inst18|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneii_lcell_comb \inst12|Add0~38 (
// Equation(s):
// \inst12|Add0~38_combout  = (\inst8|DataB[19]~10_combout  & ((\inst18|Mux12~3_combout  & (\inst12|Add0~37  & VCC)) # (!\inst18|Mux12~3_combout  & (!\inst12|Add0~37 )))) # (!\inst8|DataB[19]~10_combout  & ((\inst18|Mux12~3_combout  & (!\inst12|Add0~37 )) # 
// (!\inst18|Mux12~3_combout  & ((\inst12|Add0~37 ) # (GND)))))
// \inst12|Add0~39  = CARRY((\inst8|DataB[19]~10_combout  & (!\inst18|Mux12~3_combout  & !\inst12|Add0~37 )) # (!\inst8|DataB[19]~10_combout  & ((!\inst12|Add0~37 ) # (!\inst18|Mux12~3_combout ))))

	.dataa(\inst8|DataB[19]~10_combout ),
	.datab(\inst18|Mux12~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~37 ),
	.combout(\inst12|Add0~38_combout ),
	.cout(\inst12|Add0~39 ));
// synopsys translate_off
defparam \inst12|Add0~38 .lut_mask = 16'h9617;
defparam \inst12|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneii_lcell_comb \inst12|Mux12~0 (
// Equation(s):
// \inst12|Mux12~0_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~38_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst12|Add0~38_combout ),
	.cin(gnd),
	.combout(\inst12|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux12~0 .lut_mask = 16'h0F00;
defparam \inst12|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneii_lcell_comb \inst12|Add1~38 (
// Equation(s):
// \inst12|Add1~38_combout  = (\inst18|Mux12~3_combout  & ((\inst8|DataB[19]~10_combout  & (!\inst12|Add1~37 )) # (!\inst8|DataB[19]~10_combout  & (\inst12|Add1~37  & VCC)))) # (!\inst18|Mux12~3_combout  & ((\inst8|DataB[19]~10_combout  & ((\inst12|Add1~37 ) 
// # (GND))) # (!\inst8|DataB[19]~10_combout  & (!\inst12|Add1~37 ))))
// \inst12|Add1~39  = CARRY((\inst18|Mux12~3_combout  & (\inst8|DataB[19]~10_combout  & !\inst12|Add1~37 )) # (!\inst18|Mux12~3_combout  & ((\inst8|DataB[19]~10_combout ) # (!\inst12|Add1~37 ))))

	.dataa(\inst18|Mux12~3_combout ),
	.datab(\inst8|DataB[19]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~37 ),
	.combout(\inst12|Add1~38_combout ),
	.cout(\inst12|Add1~39 ));
// synopsys translate_off
defparam \inst12|Add1~38 .lut_mask = 16'h694D;
defparam \inst12|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneii_lcell_comb \inst12|Mux12~1 (
// Equation(s):
// \inst12|Mux12~1_combout  = (\inst12|Mux4~6_combout  & ((\inst12|Mux4~5_combout  & ((\inst12|Add1~38_combout ))) # (!\inst12|Mux4~5_combout  & (\inst12|Mux12~0_combout )))) # (!\inst12|Mux4~6_combout  & (!\inst12|Mux4~5_combout ))

	.dataa(\inst12|Mux4~6_combout ),
	.datab(\inst12|Mux4~5_combout ),
	.datac(\inst12|Mux12~0_combout ),
	.datad(\inst12|Add1~38_combout ),
	.cin(gnd),
	.combout(\inst12|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux12~1 .lut_mask = 16'hB931;
defparam \inst12|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneii_lcell_comb \inst12|Mux12~2 (
// Equation(s):
// \inst12|Mux12~2_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux12~1_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst18|Mux12~3_combout  & ((\inst8|DataB[19]~10_combout ) # (!\inst12|Mux12~1_combout ))) # (!\inst18|Mux12~3_combout  & 
// (\inst8|DataB[19]~10_combout  & !\inst12|Mux12~1_combout ))))

	.dataa(\inst18|Mux12~3_combout ),
	.datab(\inst8|DataB[19]~10_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux12~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux12~2 .lut_mask = 16'hF80E;
defparam \inst12|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneii_lcell_comb \inst12|Mux12~3 (
// Equation(s):
// \inst12|Mux12~3_combout  = (!\inst|Mux0~2_combout  & \inst12|Mux12~2_combout )

	.dataa(vcc),
	.datab(\inst|Mux0~2_combout ),
	.datac(\inst12|Mux12~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux12~3 .lut_mask = 16'h3030;
defparam \inst12|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneii_lcell_comb \inst12|Mux12~4 (
// Equation(s):
// \inst12|Mux12~4_combout  = (\inst12|Mux12~3_combout ) # ((!\inst18|Mux12~3_combout  & (!\inst8|DataB[19]~10_combout  & \inst12|Mux15~0_combout )))

	.dataa(\inst18|Mux12~3_combout ),
	.datab(\inst8|DataB[19]~10_combout ),
	.datac(\inst12|Mux15~0_combout ),
	.datad(\inst12|Mux12~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux12~4 .lut_mask = 16'hFF10;
defparam \inst12|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneii_lcell_comb \inst18|RF~62 (
// Equation(s):
// \inst18|RF~62_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [19])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux12~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [19]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux12~4_combout ),
	.datad(\inst18|RF[4][25]~2_combout ),
	.cin(gnd),
	.combout(\inst18|RF~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~62 .lut_mask = 16'h00B8;
defparam \inst18|RF~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N31
cycloneii_lcell_ff \inst18|RF[4][19] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][19]~regout ));

// Location: LCCOMB_X29_Y15_N4
cycloneii_lcell_comb \inst18|Mux44~0 (
// Equation(s):
// \inst18|Mux44~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[5][19]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[4][19]~regout 
// )))))

	.dataa(\inst18|RF[5][19]~regout ),
	.datab(\inst18|RF[4][19]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux44~0 .lut_mask = 16'hA0C0;
defparam \inst18|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneii_lcell_comb \inst18|Mux44~1 (
// Equation(s):
// \inst18|Mux44~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & (((\inst1|altsyncram_component|auto_generated|q_a [16])))) # (!\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & 
// ((\inst18|RF[1][19]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[0][19]~regout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\inst18|RF[0][19]~regout ),
	.datac(\inst18|RF[1][19]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux44~1 .lut_mask = 16'hFA44;
defparam \inst18|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneii_lcell_comb \inst18|Mux44~2 (
// Equation(s):
// \inst18|Mux44~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux44~1_combout  & ((\inst18|RF[3][19]~regout ))) # (!\inst18|Mux44~1_combout  & (\inst18|RF[2][19]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux44~1_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\inst18|RF[2][19]~regout ),
	.datac(\inst18|RF[3][19]~regout ),
	.datad(\inst18|Mux44~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux44~2 .lut_mask = 16'hF588;
defparam \inst18|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneii_lcell_comb \inst18|Mux44~3 (
// Equation(s):
// \inst18|Mux44~3_combout  = (\inst18|Mux44~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux44~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst18|Mux44~0_combout ),
	.datad(\inst18|Mux44~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux44~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneii_lcell_comb \inst8|DataB[23]~6 (
// Equation(s):
// \inst8|DataB[23]~6_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux40~3_combout )))

	.dataa(vcc),
	.datab(\inst7|Equal4~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst18|Mux40~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[23]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[23]~6 .lut_mask = 16'hF3C0;
defparam \inst8|DataB[23]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneii_lcell_comb \inst8|DataB[27]~2 (
// Equation(s):
// \inst8|DataB[27]~2_combout  = (\inst7|Equal4~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [15]))) # (!\inst7|Equal4~0_combout  & (\inst18|Mux36~3_combout ))

	.dataa(\inst18|Mux36~3_combout ),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[27]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[27]~2 .lut_mask = 16'hF0AA;
defparam \inst8|DataB[27]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneii_lcell_comb \inst18|RF~22 (
// Equation(s):
// \inst18|RF~22_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [27])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux4~11_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [27]),
	.datab(\inst18|RF[4][25]~2_combout ),
	.datac(\inst12|Mux4~11_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~22 .lut_mask = 16'h2230;
defparam \inst18|RF~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N9
cycloneii_lcell_ff \inst18|RF[4][27] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][27]~regout ));

// Location: LCCOMB_X25_Y18_N20
cycloneii_lcell_comb \inst18|Mux4~0 (
// Equation(s):
// \inst18|Mux4~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[5][27]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[4][27]~regout 
// )))))

	.dataa(\inst18|RF[5][27]~regout ),
	.datab(\inst18|RF[4][27]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux4~0 .lut_mask = 16'hAC00;
defparam \inst18|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N22
cycloneii_lcell_comb \inst8|DataB[28]~1 (
// Equation(s):
// \inst8|DataB[28]~1_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux35~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(vcc),
	.datac(\inst18|Mux35~3_combout ),
	.datad(\inst7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[28]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[28]~1 .lut_mask = 16'hAAF0;
defparam \inst8|DataB[28]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
cycloneii_lcell_comb \inst18|Mux3~0 (
// Equation(s):
// \inst18|Mux3~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[5][28]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[4][28]~regout 
// ))))

	.dataa(\inst18|RF[4][28]~regout ),
	.datab(\inst18|RF[5][28]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux3~0 .lut_mask = 16'hC0A0;
defparam \inst18|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N20
cycloneii_lcell_comb \inst18|Mux3~3 (
// Equation(s):
// \inst18|Mux3~3_combout  = (\inst18|Mux3~0_combout ) # ((\inst18|Mux3~2_combout  & !\inst1|altsyncram_component|auto_generated|q_a [23]))

	.dataa(\inst18|Mux3~2_combout ),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst18|Mux3~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux3~3 .lut_mask = 16'hFF0A;
defparam \inst18|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N28
cycloneii_lcell_comb \inst12|Mux3~4 (
// Equation(s):
// \inst12|Mux3~4_combout  = (!\inst8|DataB[28]~1_combout  & (!\inst18|Mux3~3_combout  & \inst12|Mux15~0_combout ))

	.dataa(vcc),
	.datab(\inst8|DataB[28]~1_combout ),
	.datac(\inst18|Mux3~3_combout ),
	.datad(\inst12|Mux15~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~4 .lut_mask = 16'h0300;
defparam \inst12|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneii_lcell_comb \inst8|DataB[25]~4 (
// Equation(s):
// \inst8|DataB[25]~4_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux38~3_combout )))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst18|Mux38~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[25]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[25]~4 .lut_mask = 16'hCFC0;
defparam \inst8|DataB[25]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneii_lcell_comb \inst18|Mux9~0 (
// Equation(s):
// \inst18|Mux9~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[5][22]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[4][22]~regout 
// ))))

	.dataa(\inst18|RF[4][22]~regout ),
	.datab(\inst18|RF[5][22]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux9~0 .lut_mask = 16'hCA00;
defparam \inst18|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneii_lcell_comb \inst8|DataB[22]~7 (
// Equation(s):
// \inst8|DataB[22]~7_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux41~3_combout )))

	.dataa(\inst7|Equal4~0_combout ),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst18|Mux41~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[22]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[22]~7 .lut_mask = 16'hF5A0;
defparam \inst8|DataB[22]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneii_lcell_comb \inst8|DataB[21]~8 (
// Equation(s):
// \inst8|DataB[21]~8_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux42~3_combout )))

	.dataa(\inst7|Equal4~0_combout ),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst18|Mux42~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[21]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[21]~8 .lut_mask = 16'hF5A0;
defparam \inst8|DataB[21]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneii_lcell_comb \inst8|DataB[20]~9 (
// Equation(s):
// \inst8|DataB[20]~9_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux43~3_combout )))

	.dataa(vcc),
	.datab(\inst7|Equal4~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst18|Mux43~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[20]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[20]~9 .lut_mask = 16'hF3C0;
defparam \inst8|DataB[20]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneii_lcell_comb \inst12|Add0~40 (
// Equation(s):
// \inst12|Add0~40_combout  = ((\inst18|Mux11~3_combout  $ (\inst8|DataB[20]~9_combout  $ (!\inst12|Add0~39 )))) # (GND)
// \inst12|Add0~41  = CARRY((\inst18|Mux11~3_combout  & ((\inst8|DataB[20]~9_combout ) # (!\inst12|Add0~39 ))) # (!\inst18|Mux11~3_combout  & (\inst8|DataB[20]~9_combout  & !\inst12|Add0~39 )))

	.dataa(\inst18|Mux11~3_combout ),
	.datab(\inst8|DataB[20]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~39 ),
	.combout(\inst12|Add0~40_combout ),
	.cout(\inst12|Add0~41 ));
// synopsys translate_off
defparam \inst12|Add0~40 .lut_mask = 16'h698E;
defparam \inst12|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneii_lcell_comb \inst12|Add0~42 (
// Equation(s):
// \inst12|Add0~42_combout  = (\inst18|Mux10~3_combout  & ((\inst8|DataB[21]~8_combout  & (\inst12|Add0~41  & VCC)) # (!\inst8|DataB[21]~8_combout  & (!\inst12|Add0~41 )))) # (!\inst18|Mux10~3_combout  & ((\inst8|DataB[21]~8_combout  & (!\inst12|Add0~41 )) # 
// (!\inst8|DataB[21]~8_combout  & ((\inst12|Add0~41 ) # (GND)))))
// \inst12|Add0~43  = CARRY((\inst18|Mux10~3_combout  & (!\inst8|DataB[21]~8_combout  & !\inst12|Add0~41 )) # (!\inst18|Mux10~3_combout  & ((!\inst12|Add0~41 ) # (!\inst8|DataB[21]~8_combout ))))

	.dataa(\inst18|Mux10~3_combout ),
	.datab(\inst8|DataB[21]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~41 ),
	.combout(\inst12|Add0~42_combout ),
	.cout(\inst12|Add0~43 ));
// synopsys translate_off
defparam \inst12|Add0~42 .lut_mask = 16'h9617;
defparam \inst12|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneii_lcell_comb \inst12|Add0~44 (
// Equation(s):
// \inst12|Add0~44_combout  = ((\inst18|Mux9~3_combout  $ (\inst8|DataB[22]~7_combout  $ (!\inst12|Add0~43 )))) # (GND)
// \inst12|Add0~45  = CARRY((\inst18|Mux9~3_combout  & ((\inst8|DataB[22]~7_combout ) # (!\inst12|Add0~43 ))) # (!\inst18|Mux9~3_combout  & (\inst8|DataB[22]~7_combout  & !\inst12|Add0~43 )))

	.dataa(\inst18|Mux9~3_combout ),
	.datab(\inst8|DataB[22]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~43 ),
	.combout(\inst12|Add0~44_combout ),
	.cout(\inst12|Add0~45 ));
// synopsys translate_off
defparam \inst12|Add0~44 .lut_mask = 16'h698E;
defparam \inst12|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneii_lcell_comb \inst12|Mux9~1 (
// Equation(s):
// \inst12|Mux9~1_combout  = (\inst12|Add0~44_combout  & !\inst|Mux2~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst12|Add0~44_combout ),
	.datad(\inst|Mux2~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux9~1 .lut_mask = 16'h00F0;
defparam \inst12|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneii_lcell_comb \inst12|Add1~40 (
// Equation(s):
// \inst12|Add1~40_combout  = ((\inst18|Mux11~3_combout  $ (\inst8|DataB[20]~9_combout  $ (\inst12|Add1~39 )))) # (GND)
// \inst12|Add1~41  = CARRY((\inst18|Mux11~3_combout  & ((!\inst12|Add1~39 ) # (!\inst8|DataB[20]~9_combout ))) # (!\inst18|Mux11~3_combout  & (!\inst8|DataB[20]~9_combout  & !\inst12|Add1~39 )))

	.dataa(\inst18|Mux11~3_combout ),
	.datab(\inst8|DataB[20]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~39 ),
	.combout(\inst12|Add1~40_combout ),
	.cout(\inst12|Add1~41 ));
// synopsys translate_off
defparam \inst12|Add1~40 .lut_mask = 16'h962B;
defparam \inst12|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneii_lcell_comb \inst12|Add1~42 (
// Equation(s):
// \inst12|Add1~42_combout  = (\inst18|Mux10~3_combout  & ((\inst8|DataB[21]~8_combout  & (!\inst12|Add1~41 )) # (!\inst8|DataB[21]~8_combout  & (\inst12|Add1~41  & VCC)))) # (!\inst18|Mux10~3_combout  & ((\inst8|DataB[21]~8_combout  & ((\inst12|Add1~41 ) # 
// (GND))) # (!\inst8|DataB[21]~8_combout  & (!\inst12|Add1~41 ))))
// \inst12|Add1~43  = CARRY((\inst18|Mux10~3_combout  & (\inst8|DataB[21]~8_combout  & !\inst12|Add1~41 )) # (!\inst18|Mux10~3_combout  & ((\inst8|DataB[21]~8_combout ) # (!\inst12|Add1~41 ))))

	.dataa(\inst18|Mux10~3_combout ),
	.datab(\inst8|DataB[21]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~41 ),
	.combout(\inst12|Add1~42_combout ),
	.cout(\inst12|Add1~43 ));
// synopsys translate_off
defparam \inst12|Add1~42 .lut_mask = 16'h694D;
defparam \inst12|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneii_lcell_comb \inst12|Add1~44 (
// Equation(s):
// \inst12|Add1~44_combout  = ((\inst8|DataB[22]~7_combout  $ (\inst18|Mux9~3_combout  $ (\inst12|Add1~43 )))) # (GND)
// \inst12|Add1~45  = CARRY((\inst8|DataB[22]~7_combout  & (\inst18|Mux9~3_combout  & !\inst12|Add1~43 )) # (!\inst8|DataB[22]~7_combout  & ((\inst18|Mux9~3_combout ) # (!\inst12|Add1~43 ))))

	.dataa(\inst8|DataB[22]~7_combout ),
	.datab(\inst18|Mux9~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~43 ),
	.combout(\inst12|Add1~44_combout ),
	.cout(\inst12|Add1~45 ));
// synopsys translate_off
defparam \inst12|Add1~44 .lut_mask = 16'h964D;
defparam \inst12|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneii_lcell_comb \inst12|Mux9~2 (
// Equation(s):
// \inst12|Mux9~2_combout  = (\inst12|Mux4~5_combout  & (\inst12|Mux4~6_combout  & ((\inst12|Add1~44_combout )))) # (!\inst12|Mux4~5_combout  & (((\inst12|Mux9~1_combout )) # (!\inst12|Mux4~6_combout )))

	.dataa(\inst12|Mux4~5_combout ),
	.datab(\inst12|Mux4~6_combout ),
	.datac(\inst12|Mux9~1_combout ),
	.datad(\inst12|Add1~44_combout ),
	.cin(gnd),
	.combout(\inst12|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux9~2 .lut_mask = 16'hD951;
defparam \inst12|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneii_lcell_comb \inst12|Mux9~3 (
// Equation(s):
// \inst12|Mux9~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux9~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst18|Mux9~3_combout  & ((\inst8|DataB[22]~7_combout ) # (!\inst12|Mux9~2_combout ))) # (!\inst18|Mux9~3_combout  & 
// (\inst8|DataB[22]~7_combout  & !\inst12|Mux9~2_combout ))))

	.dataa(\inst18|Mux9~3_combout ),
	.datab(\inst12|Mux4~4_combout ),
	.datac(\inst8|DataB[22]~7_combout ),
	.datad(\inst12|Mux9~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux9~3 .lut_mask = 16'hEC32;
defparam \inst12|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneii_lcell_comb \inst12|Mux9~0 (
// Equation(s):
// \inst12|Mux9~0_combout  = (!\inst18|Mux9~3_combout  & (\inst12|Mux15~0_combout  & !\inst8|DataB[22]~7_combout ))

	.dataa(\inst18|Mux9~3_combout ),
	.datab(vcc),
	.datac(\inst12|Mux15~0_combout ),
	.datad(\inst8|DataB[22]~7_combout ),
	.cin(gnd),
	.combout(\inst12|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux9~0 .lut_mask = 16'h0050;
defparam \inst12|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneii_lcell_comb \inst12|Mux9~4 (
// Equation(s):
// \inst12|Mux9~4_combout  = (\inst12|Mux9~0_combout ) # ((!\inst|Mux0~2_combout  & \inst12|Mux9~3_combout ))

	.dataa(vcc),
	.datab(\inst|Mux0~2_combout ),
	.datac(\inst12|Mux9~3_combout ),
	.datad(\inst12|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux9~4 .lut_mask = 16'hFF30;
defparam \inst12|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneii_lcell_comb \inst18|RF~51 (
// Equation(s):
// \inst18|RF~51_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [22])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux9~4_combout )))))

	.dataa(\inst18|RF[3][8]~14_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst12|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~51 .lut_mask = 16'h5140;
defparam \inst18|RF~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N3
cycloneii_lcell_ff \inst18|RF[3][22] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][22]~regout ));

// Location: LCCOMB_X21_Y16_N0
cycloneii_lcell_comb \inst18|RF~48 (
// Equation(s):
// \inst18|RF~48_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [22])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux9~4_combout )))))

	.dataa(\inst18|RF[2][24]~5_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst12|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~48 .lut_mask = 16'h5140;
defparam \inst18|RF~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N1
cycloneii_lcell_ff \inst18|RF[2][22] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][22]~regout ));

// Location: LCCOMB_X20_Y12_N26
cycloneii_lcell_comb \inst18|RF~49 (
// Equation(s):
// \inst18|RF~49_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [22])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux9~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [22]),
	.datab(\inst18|RF[1][25]~8_combout ),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~49 .lut_mask = 16'h2320;
defparam \inst18|RF~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N27
cycloneii_lcell_ff \inst18|RF[1][22] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][22]~regout ));

// Location: LCCOMB_X27_Y16_N30
cycloneii_lcell_comb \inst18|Mux9~1 (
// Equation(s):
// \inst18|Mux9~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [21] & (((\inst18|RF[1][22]~regout ) # (\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[0][22]~regout  
// & ((!\inst1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\inst18|RF[0][22]~regout ),
	.datab(\inst18|RF[1][22]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux9~1 .lut_mask = 16'hF0CA;
defparam \inst18|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneii_lcell_comb \inst18|Mux9~2 (
// Equation(s):
// \inst18|Mux9~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux9~1_combout  & (\inst18|RF[3][22]~regout )) # (!\inst18|Mux9~1_combout  & ((\inst18|RF[2][22]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux9~1_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\inst18|RF[3][22]~regout ),
	.datac(\inst18|RF[2][22]~regout ),
	.datad(\inst18|Mux9~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux9~2 .lut_mask = 16'hDDA0;
defparam \inst18|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneii_lcell_comb \inst18|Mux9~3 (
// Equation(s):
// \inst18|Mux9~3_combout  = (\inst18|Mux9~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux9~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux9~0_combout ),
	.datad(\inst18|Mux9~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux9~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneii_lcell_comb \inst12|Add1~46 (
// Equation(s):
// \inst12|Add1~46_combout  = (\inst8|DataB[23]~6_combout  & ((\inst18|Mux8~3_combout  & (!\inst12|Add1~45 )) # (!\inst18|Mux8~3_combout  & ((\inst12|Add1~45 ) # (GND))))) # (!\inst8|DataB[23]~6_combout  & ((\inst18|Mux8~3_combout  & (\inst12|Add1~45  & 
// VCC)) # (!\inst18|Mux8~3_combout  & (!\inst12|Add1~45 ))))
// \inst12|Add1~47  = CARRY((\inst8|DataB[23]~6_combout  & ((!\inst12|Add1~45 ) # (!\inst18|Mux8~3_combout ))) # (!\inst8|DataB[23]~6_combout  & (!\inst18|Mux8~3_combout  & !\inst12|Add1~45 )))

	.dataa(\inst8|DataB[23]~6_combout ),
	.datab(\inst18|Mux8~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~45 ),
	.combout(\inst12|Add1~46_combout ),
	.cout(\inst12|Add1~47 ));
// synopsys translate_off
defparam \inst12|Add1~46 .lut_mask = 16'h692B;
defparam \inst12|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneii_lcell_comb \inst12|Add1~48 (
// Equation(s):
// \inst12|Add1~48_combout  = ((\inst8|DataB[24]~5_combout  $ (\inst18|Mux7~3_combout  $ (\inst12|Add1~47 )))) # (GND)
// \inst12|Add1~49  = CARRY((\inst8|DataB[24]~5_combout  & (\inst18|Mux7~3_combout  & !\inst12|Add1~47 )) # (!\inst8|DataB[24]~5_combout  & ((\inst18|Mux7~3_combout ) # (!\inst12|Add1~47 ))))

	.dataa(\inst8|DataB[24]~5_combout ),
	.datab(\inst18|Mux7~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~47 ),
	.combout(\inst12|Add1~48_combout ),
	.cout(\inst12|Add1~49 ));
// synopsys translate_off
defparam \inst12|Add1~48 .lut_mask = 16'h964D;
defparam \inst12|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneii_lcell_comb \inst12|Add0~46 (
// Equation(s):
// \inst12|Add0~46_combout  = (\inst18|Mux8~3_combout  & ((\inst8|DataB[23]~6_combout  & (\inst12|Add0~45  & VCC)) # (!\inst8|DataB[23]~6_combout  & (!\inst12|Add0~45 )))) # (!\inst18|Mux8~3_combout  & ((\inst8|DataB[23]~6_combout  & (!\inst12|Add0~45 )) # 
// (!\inst8|DataB[23]~6_combout  & ((\inst12|Add0~45 ) # (GND)))))
// \inst12|Add0~47  = CARRY((\inst18|Mux8~3_combout  & (!\inst8|DataB[23]~6_combout  & !\inst12|Add0~45 )) # (!\inst18|Mux8~3_combout  & ((!\inst12|Add0~45 ) # (!\inst8|DataB[23]~6_combout ))))

	.dataa(\inst18|Mux8~3_combout ),
	.datab(\inst8|DataB[23]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~45 ),
	.combout(\inst12|Add0~46_combout ),
	.cout(\inst12|Add0~47 ));
// synopsys translate_off
defparam \inst12|Add0~46 .lut_mask = 16'h9617;
defparam \inst12|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneii_lcell_comb \inst12|Add0~48 (
// Equation(s):
// \inst12|Add0~48_combout  = ((\inst8|DataB[24]~5_combout  $ (\inst18|Mux7~3_combout  $ (!\inst12|Add0~47 )))) # (GND)
// \inst12|Add0~49  = CARRY((\inst8|DataB[24]~5_combout  & ((\inst18|Mux7~3_combout ) # (!\inst12|Add0~47 ))) # (!\inst8|DataB[24]~5_combout  & (\inst18|Mux7~3_combout  & !\inst12|Add0~47 )))

	.dataa(\inst8|DataB[24]~5_combout ),
	.datab(\inst18|Mux7~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~47 ),
	.combout(\inst12|Add0~48_combout ),
	.cout(\inst12|Add0~49 ));
// synopsys translate_off
defparam \inst12|Add0~48 .lut_mask = 16'h698E;
defparam \inst12|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneii_lcell_comb \inst12|Mux7~1 (
// Equation(s):
// \inst12|Mux7~1_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~48_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst12|Add0~48_combout ),
	.cin(gnd),
	.combout(\inst12|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux7~1 .lut_mask = 16'h0F00;
defparam \inst12|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
cycloneii_lcell_comb \inst12|Mux7~2 (
// Equation(s):
// \inst12|Mux7~2_combout  = (\inst12|Mux4~5_combout  & (\inst12|Add1~48_combout  & (\inst12|Mux4~6_combout ))) # (!\inst12|Mux4~5_combout  & (((\inst12|Mux7~1_combout ) # (!\inst12|Mux4~6_combout ))))

	.dataa(\inst12|Mux4~5_combout ),
	.datab(\inst12|Add1~48_combout ),
	.datac(\inst12|Mux4~6_combout ),
	.datad(\inst12|Mux7~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux7~2 .lut_mask = 16'hD585;
defparam \inst12|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N18
cycloneii_lcell_comb \inst12|Mux7~3 (
// Equation(s):
// \inst12|Mux7~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux7~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst8|DataB[24]~5_combout  & ((\inst18|Mux7~3_combout ) # (!\inst12|Mux7~2_combout ))) # (!\inst8|DataB[24]~5_combout  & 
// (\inst18|Mux7~3_combout  & !\inst12|Mux7~2_combout ))))

	.dataa(\inst8|DataB[24]~5_combout ),
	.datab(\inst18|Mux7~3_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux7~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux7~3 .lut_mask = 16'hF80E;
defparam \inst12|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N28
cycloneii_lcell_comb \inst12|Mux7~4 (
// Equation(s):
// \inst12|Mux7~4_combout  = (\inst12|Mux7~0_combout ) # ((!\inst|Mux0~2_combout  & \inst12|Mux7~3_combout ))

	.dataa(\inst12|Mux7~0_combout ),
	.datab(vcc),
	.datac(\inst|Mux0~2_combout ),
	.datad(\inst12|Mux7~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux7~4 .lut_mask = 16'hAFAA;
defparam \inst12|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneii_lcell_comb \inst18|RF~38 (
// Equation(s):
// \inst18|RF~38_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [24]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux7~4_combout ))))

	.dataa(\inst18|RF[2][24]~5_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux7~4_combout ),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\inst18|RF~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~38 .lut_mask = 16'h5410;
defparam \inst18|RF~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N5
cycloneii_lcell_ff \inst18|RF[2][24] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][24]~regout ));

// Location: LCCOMB_X20_Y14_N24
cycloneii_lcell_comb \inst18|RF~41 (
// Equation(s):
// \inst18|RF~41_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [24])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux7~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [24]),
	.datac(\inst18|RF[3][8]~14_combout ),
	.datad(\inst12|Mux7~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~41 .lut_mask = 16'h0D08;
defparam \inst18|RF~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N25
cycloneii_lcell_ff \inst18|RF[3][24] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][24]~regout ));

// Location: LCCOMB_X19_Y15_N18
cycloneii_lcell_comb \inst18|RF~40 (
// Equation(s):
// \inst18|RF~40_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [24]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux7~4_combout ))))

	.dataa(\inst18|RF[0][19]~11_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux7~4_combout ),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\inst18|RF~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~40 .lut_mask = 16'h5410;
defparam \inst18|RF~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N19
cycloneii_lcell_ff \inst18|RF[0][24] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][24]~regout ));

// Location: LCCOMB_X19_Y15_N28
cycloneii_lcell_comb \inst18|Mux7~1 (
// Equation(s):
// \inst18|Mux7~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[1][24]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (((\inst18|RF[0][24]~regout 
//  & !\inst1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\inst18|RF[1][24]~regout ),
	.datab(\inst18|RF[0][24]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux7~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneii_lcell_comb \inst18|Mux7~2 (
// Equation(s):
// \inst18|Mux7~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux7~1_combout  & ((\inst18|RF[3][24]~regout ))) # (!\inst18|Mux7~1_combout  & (\inst18|RF[2][24]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux7~1_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\inst18|RF[2][24]~regout ),
	.datac(\inst18|RF[3][24]~regout ),
	.datad(\inst18|Mux7~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux7~2 .lut_mask = 16'hF588;
defparam \inst18|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneii_lcell_comb \inst18|Mux7~0 (
// Equation(s):
// \inst18|Mux7~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[5][24]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[4][24]~regout 
// ))))

	.dataa(\inst18|RF[4][24]~regout ),
	.datab(\inst18|RF[5][24]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux7~0 .lut_mask = 16'hCA00;
defparam \inst18|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneii_lcell_comb \inst18|Mux7~3 (
// Equation(s):
// \inst18|Mux7~3_combout  = (\inst18|Mux7~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux7~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux7~2_combout ),
	.datad(\inst18|Mux7~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux7~3 .lut_mask = 16'hFF30;
defparam \inst18|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneii_lcell_comb \inst12|Add0~50 (
// Equation(s):
// \inst12|Add0~50_combout  = (\inst18|Mux6~3_combout  & ((\inst8|DataB[25]~4_combout  & (\inst12|Add0~49  & VCC)) # (!\inst8|DataB[25]~4_combout  & (!\inst12|Add0~49 )))) # (!\inst18|Mux6~3_combout  & ((\inst8|DataB[25]~4_combout  & (!\inst12|Add0~49 )) # 
// (!\inst8|DataB[25]~4_combout  & ((\inst12|Add0~49 ) # (GND)))))
// \inst12|Add0~51  = CARRY((\inst18|Mux6~3_combout  & (!\inst8|DataB[25]~4_combout  & !\inst12|Add0~49 )) # (!\inst18|Mux6~3_combout  & ((!\inst12|Add0~49 ) # (!\inst8|DataB[25]~4_combout ))))

	.dataa(\inst18|Mux6~3_combout ),
	.datab(\inst8|DataB[25]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~49 ),
	.combout(\inst12|Add0~50_combout ),
	.cout(\inst12|Add0~51 ));
// synopsys translate_off
defparam \inst12|Add0~50 .lut_mask = 16'h9617;
defparam \inst12|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneii_lcell_comb \inst12|Add0~52 (
// Equation(s):
// \inst12|Add0~52_combout  = ((\inst8|DataB[26]~3_combout  $ (\inst18|Mux5~3_combout  $ (!\inst12|Add0~51 )))) # (GND)
// \inst12|Add0~53  = CARRY((\inst8|DataB[26]~3_combout  & ((\inst18|Mux5~3_combout ) # (!\inst12|Add0~51 ))) # (!\inst8|DataB[26]~3_combout  & (\inst18|Mux5~3_combout  & !\inst12|Add0~51 )))

	.dataa(\inst8|DataB[26]~3_combout ),
	.datab(\inst18|Mux5~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~51 ),
	.combout(\inst12|Add0~52_combout ),
	.cout(\inst12|Add0~53 ));
// synopsys translate_off
defparam \inst12|Add0~52 .lut_mask = 16'h698E;
defparam \inst12|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N8
cycloneii_lcell_comb \inst12|Mux5~1 (
// Equation(s):
// \inst12|Mux5~1_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~52_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst12|Add0~52_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~1 .lut_mask = 16'h0F00;
defparam \inst12|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneii_lcell_comb \inst12|Mux6~0 (
// Equation(s):
// \inst12|Mux6~0_combout  = (!\inst8|DataB[25]~4_combout  & (!\inst18|Mux6~3_combout  & \inst12|Mux15~0_combout ))

	.dataa(vcc),
	.datab(\inst8|DataB[25]~4_combout ),
	.datac(\inst18|Mux6~3_combout ),
	.datad(\inst12|Mux15~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~0 .lut_mask = 16'h0300;
defparam \inst12|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
cycloneii_lcell_comb \inst12|Mux6~1 (
// Equation(s):
// \inst12|Mux6~1_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~50_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst12|Add0~50_combout ),
	.cin(gnd),
	.combout(\inst12|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~1 .lut_mask = 16'h0F00;
defparam \inst12|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneii_lcell_comb \inst12|Add1~50 (
// Equation(s):
// \inst12|Add1~50_combout  = (\inst8|DataB[25]~4_combout  & ((\inst18|Mux6~3_combout  & (!\inst12|Add1~49 )) # (!\inst18|Mux6~3_combout  & ((\inst12|Add1~49 ) # (GND))))) # (!\inst8|DataB[25]~4_combout  & ((\inst18|Mux6~3_combout  & (\inst12|Add1~49  & 
// VCC)) # (!\inst18|Mux6~3_combout  & (!\inst12|Add1~49 ))))
// \inst12|Add1~51  = CARRY((\inst8|DataB[25]~4_combout  & ((!\inst12|Add1~49 ) # (!\inst18|Mux6~3_combout ))) # (!\inst8|DataB[25]~4_combout  & (!\inst18|Mux6~3_combout  & !\inst12|Add1~49 )))

	.dataa(\inst8|DataB[25]~4_combout ),
	.datab(\inst18|Mux6~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~49 ),
	.combout(\inst12|Add1~50_combout ),
	.cout(\inst12|Add1~51 ));
// synopsys translate_off
defparam \inst12|Add1~50 .lut_mask = 16'h692B;
defparam \inst12|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N6
cycloneii_lcell_comb \inst12|Mux6~2 (
// Equation(s):
// \inst12|Mux6~2_combout  = (\inst12|Mux4~6_combout  & ((\inst12|Mux4~5_combout  & ((\inst12|Add1~50_combout ))) # (!\inst12|Mux4~5_combout  & (\inst12|Mux6~1_combout )))) # (!\inst12|Mux4~6_combout  & (!\inst12|Mux4~5_combout ))

	.dataa(\inst12|Mux4~6_combout ),
	.datab(\inst12|Mux4~5_combout ),
	.datac(\inst12|Mux6~1_combout ),
	.datad(\inst12|Add1~50_combout ),
	.cin(gnd),
	.combout(\inst12|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~2 .lut_mask = 16'hB931;
defparam \inst12|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
cycloneii_lcell_comb \inst12|Mux6~3 (
// Equation(s):
// \inst12|Mux6~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux6~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst8|DataB[25]~4_combout  & ((\inst18|Mux6~3_combout ) # (!\inst12|Mux6~2_combout ))) # (!\inst8|DataB[25]~4_combout  & 
// (\inst18|Mux6~3_combout  & !\inst12|Mux6~2_combout ))))

	.dataa(\inst8|DataB[25]~4_combout ),
	.datab(\inst18|Mux6~3_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux6~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~3 .lut_mask = 16'hF80E;
defparam \inst12|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N14
cycloneii_lcell_comb \inst12|Mux6~4 (
// Equation(s):
// \inst12|Mux6~4_combout  = (\inst12|Mux6~0_combout ) # ((\inst12|Mux6~3_combout  & !\inst|Mux0~2_combout ))

	.dataa(vcc),
	.datab(\inst12|Mux6~0_combout ),
	.datac(\inst12|Mux6~3_combout ),
	.datad(\inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~4 .lut_mask = 16'hCCFC;
defparam \inst12|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneii_lcell_comb \inst18|RF~36 (
// Equation(s):
// \inst18|RF~36_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [25])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux6~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [25]),
	.datab(\inst18|RF[3][8]~14_combout ),
	.datac(\inst12|Mux6~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~36 .lut_mask = 16'h2230;
defparam \inst18|RF~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N15
cycloneii_lcell_ff \inst18|RF[3][25] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][25]~regout ));

// Location: LCCOMB_X19_Y13_N2
cycloneii_lcell_comb \inst18|RF~34 (
// Equation(s):
// \inst18|RF~34_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [25])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux6~4_combout )))))

	.dataa(\inst18|RF[1][25]~8_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [25]),
	.datac(\inst12|Mux6~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~34 .lut_mask = 16'h4450;
defparam \inst18|RF~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N3
cycloneii_lcell_ff \inst18|RF[1][25] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][25]~regout ));

// Location: LCCOMB_X27_Y14_N24
cycloneii_lcell_comb \inst18|Mux6~1 (
// Equation(s):
// \inst18|Mux6~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [21] & (((\inst18|RF[1][25]~regout ) # (\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[0][25]~regout  
// & ((!\inst1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\inst18|RF[0][25]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\inst18|RF[1][25]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux6~1 .lut_mask = 16'hCCE2;
defparam \inst18|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneii_lcell_comb \inst18|Mux6~2 (
// Equation(s):
// \inst18|Mux6~2_combout  = (\inst18|Mux6~1_combout  & (((\inst18|RF[3][25]~regout ) # (!\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst18|Mux6~1_combout  & (\inst18|RF[2][25]~regout  & ((\inst1|altsyncram_component|auto_generated|q_a 
// [22]))))

	.dataa(\inst18|RF[2][25]~regout ),
	.datab(\inst18|RF[3][25]~regout ),
	.datac(\inst18|Mux6~1_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux6~2 .lut_mask = 16'hCAF0;
defparam \inst18|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneii_lcell_comb \inst9|WriteData[25]~66 (
// Equation(s):
// \inst9|WriteData[25]~66_combout  = (\inst7|Equal4~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst12|Mux6~4_combout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & (\inst4|altsyncram_component|auto_generated|q_a 
// [25])))) # (!\inst7|Equal4~0_combout  & (((\inst12|Mux6~4_combout ))))

	.dataa(\inst7|Equal4~0_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [25]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datad(\inst12|Mux6~4_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[25]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[25]~66 .lut_mask = 16'hFD08;
defparam \inst9|WriteData[25]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N13
cycloneii_lcell_ff \inst18|RF[5][25] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[25]~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][25]~regout ));

// Location: LCCOMB_X24_Y14_N24
cycloneii_lcell_comb \inst18|Mux6~0 (
// Equation(s):
// \inst18|Mux6~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[5][25]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[4][25]~regout 
// ))))

	.dataa(\inst18|RF[4][25]~regout ),
	.datab(\inst18|RF[5][25]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux6~0 .lut_mask = 16'hC0A0;
defparam \inst18|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneii_lcell_comb \inst18|Mux6~3 (
// Equation(s):
// \inst18|Mux6~3_combout  = (\inst18|Mux6~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux6~2_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datab(vcc),
	.datac(\inst18|Mux6~2_combout ),
	.datad(\inst18|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux6~3 .lut_mask = 16'hFF50;
defparam \inst18|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneii_lcell_comb \inst12|Add1~52 (
// Equation(s):
// \inst12|Add1~52_combout  = ((\inst8|DataB[26]~3_combout  $ (\inst18|Mux5~3_combout  $ (\inst12|Add1~51 )))) # (GND)
// \inst12|Add1~53  = CARRY((\inst8|DataB[26]~3_combout  & (\inst18|Mux5~3_combout  & !\inst12|Add1~51 )) # (!\inst8|DataB[26]~3_combout  & ((\inst18|Mux5~3_combout ) # (!\inst12|Add1~51 ))))

	.dataa(\inst8|DataB[26]~3_combout ),
	.datab(\inst18|Mux5~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~51 ),
	.combout(\inst12|Add1~52_combout ),
	.cout(\inst12|Add1~53 ));
// synopsys translate_off
defparam \inst12|Add1~52 .lut_mask = 16'h964D;
defparam \inst12|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N22
cycloneii_lcell_comb \inst12|Mux5~2 (
// Equation(s):
// \inst12|Mux5~2_combout  = (\inst12|Mux4~6_combout  & ((\inst12|Mux4~5_combout  & ((\inst12|Add1~52_combout ))) # (!\inst12|Mux4~5_combout  & (\inst12|Mux5~1_combout )))) # (!\inst12|Mux4~6_combout  & (!\inst12|Mux4~5_combout ))

	.dataa(\inst12|Mux4~6_combout ),
	.datab(\inst12|Mux4~5_combout ),
	.datac(\inst12|Mux5~1_combout ),
	.datad(\inst12|Add1~52_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~2 .lut_mask = 16'hB931;
defparam \inst12|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N4
cycloneii_lcell_comb \inst12|Mux5~3 (
// Equation(s):
// \inst12|Mux5~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux5~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst8|DataB[26]~3_combout  & ((\inst18|Mux5~3_combout ) # (!\inst12|Mux5~2_combout ))) # (!\inst8|DataB[26]~3_combout  & 
// (\inst18|Mux5~3_combout  & !\inst12|Mux5~2_combout ))))

	.dataa(\inst8|DataB[26]~3_combout ),
	.datab(\inst18|Mux5~3_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux5~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~3 .lut_mask = 16'hF80E;
defparam \inst12|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneii_lcell_comb \inst8|DataB[26]~3 (
// Equation(s):
// \inst8|DataB[26]~3_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux37~3_combout )))

	.dataa(\inst7|Equal4~0_combout ),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst18|Mux37~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[26]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[26]~3 .lut_mask = 16'hF5A0;
defparam \inst8|DataB[26]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N14
cycloneii_lcell_comb \inst12|Mux5~0 (
// Equation(s):
// \inst12|Mux5~0_combout  = (!\inst18|Mux5~3_combout  & (!\inst8|DataB[26]~3_combout  & \inst12|Mux15~0_combout ))

	.dataa(vcc),
	.datab(\inst18|Mux5~3_combout ),
	.datac(\inst8|DataB[26]~3_combout ),
	.datad(\inst12|Mux15~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~0 .lut_mask = 16'h0300;
defparam \inst12|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N10
cycloneii_lcell_comb \inst12|Mux5~4 (
// Equation(s):
// \inst12|Mux5~4_combout  = (\inst12|Mux5~0_combout ) # ((!\inst|Mux0~2_combout  & \inst12|Mux5~3_combout ))

	.dataa(vcc),
	.datab(\inst|Mux0~2_combout ),
	.datac(\inst12|Mux5~3_combout ),
	.datad(\inst12|Mux5~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~4 .lut_mask = 16'hFF30;
defparam \inst12|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneii_lcell_comb \inst9|WriteData[26]~65 (
// Equation(s):
// \inst9|WriteData[26]~65_combout  = (\inst7|Equal4~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst12|Mux5~4_combout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & (\inst4|altsyncram_component|auto_generated|q_a 
// [26])))) # (!\inst7|Equal4~0_combout  & (((\inst12|Mux5~4_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [26]),
	.datab(\inst7|Equal4~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datad(\inst12|Mux5~4_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[26]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[26]~65 .lut_mask = 16'hFB08;
defparam \inst9|WriteData[26]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N13
cycloneii_lcell_ff \inst18|RF[5][26] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[26]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][26]~regout ));

// Location: LCCOMB_X19_Y15_N20
cycloneii_lcell_comb \inst18|Mux5~0 (
// Equation(s):
// \inst18|Mux5~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[5][26]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[4][26]~regout 
// ))))

	.dataa(\inst18|RF[4][26]~regout ),
	.datab(\inst18|RF[5][26]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux5~0 .lut_mask = 16'hCA00;
defparam \inst18|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneii_lcell_comb \inst18|RF~30 (
// Equation(s):
// \inst18|RF~30_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [26])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux5~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [26]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[0][19]~11_combout ),
	.datad(\inst12|Mux5~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~30 .lut_mask = 16'h0B08;
defparam \inst18|RF~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N25
cycloneii_lcell_ff \inst18|RF[0][26] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][26]~regout ));

// Location: LCCOMB_X19_Y15_N26
cycloneii_lcell_comb \inst18|Mux5~1 (
// Equation(s):
// \inst18|Mux5~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[1][26]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (((\inst18|RF[0][26]~regout 
//  & !\inst1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\inst18|RF[1][26]~regout ),
	.datab(\inst18|RF[0][26]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux5~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneii_lcell_comb \inst18|RF~31 (
// Equation(s):
// \inst18|RF~31_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [26])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux5~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [26]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[3][8]~14_combout ),
	.datad(\inst12|Mux5~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~31 .lut_mask = 16'h0B08;
defparam \inst18|RF~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N29
cycloneii_lcell_ff \inst18|RF[3][26] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][26]~regout ));

// Location: LCCOMB_X19_Y15_N16
cycloneii_lcell_comb \inst18|Mux5~2 (
// Equation(s):
// \inst18|Mux5~2_combout  = (\inst18|Mux5~1_combout  & (((\inst18|RF[3][26]~regout ) # (!\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst18|Mux5~1_combout  & (\inst18|RF[2][26]~regout  & ((\inst1|altsyncram_component|auto_generated|q_a 
// [22]))))

	.dataa(\inst18|RF[2][26]~regout ),
	.datab(\inst18|Mux5~1_combout ),
	.datac(\inst18|RF[3][26]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux5~2 .lut_mask = 16'hE2CC;
defparam \inst18|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
cycloneii_lcell_comb \inst18|Mux5~3 (
// Equation(s):
// \inst18|Mux5~3_combout  = (\inst18|Mux5~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux5~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux5~0_combout ),
	.datad(\inst18|Mux5~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux5~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneii_lcell_comb \inst12|Add0~54 (
// Equation(s):
// \inst12|Add0~54_combout  = (\inst18|Mux4~3_combout  & ((\inst8|DataB[27]~2_combout  & (\inst12|Add0~53  & VCC)) # (!\inst8|DataB[27]~2_combout  & (!\inst12|Add0~53 )))) # (!\inst18|Mux4~3_combout  & ((\inst8|DataB[27]~2_combout  & (!\inst12|Add0~53 )) # 
// (!\inst8|DataB[27]~2_combout  & ((\inst12|Add0~53 ) # (GND)))))
// \inst12|Add0~55  = CARRY((\inst18|Mux4~3_combout  & (!\inst8|DataB[27]~2_combout  & !\inst12|Add0~53 )) # (!\inst18|Mux4~3_combout  & ((!\inst12|Add0~53 ) # (!\inst8|DataB[27]~2_combout ))))

	.dataa(\inst18|Mux4~3_combout ),
	.datab(\inst8|DataB[27]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~53 ),
	.combout(\inst12|Add0~54_combout ),
	.cout(\inst12|Add0~55 ));
// synopsys translate_off
defparam \inst12|Add0~54 .lut_mask = 16'h9617;
defparam \inst12|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneii_lcell_comb \inst12|Add0~56 (
// Equation(s):
// \inst12|Add0~56_combout  = ((\inst8|DataB[28]~1_combout  $ (\inst18|Mux3~3_combout  $ (!\inst12|Add0~55 )))) # (GND)
// \inst12|Add0~57  = CARRY((\inst8|DataB[28]~1_combout  & ((\inst18|Mux3~3_combout ) # (!\inst12|Add0~55 ))) # (!\inst8|DataB[28]~1_combout  & (\inst18|Mux3~3_combout  & !\inst12|Add0~55 )))

	.dataa(\inst8|DataB[28]~1_combout ),
	.datab(\inst18|Mux3~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~55 ),
	.combout(\inst12|Add0~56_combout ),
	.cout(\inst12|Add0~57 ));
// synopsys translate_off
defparam \inst12|Add0~56 .lut_mask = 16'h698E;
defparam \inst12|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneii_lcell_comb \inst12|Mux3~0 (
// Equation(s):
// \inst12|Mux3~0_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~56_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst12|Add0~56_combout ),
	.cin(gnd),
	.combout(\inst12|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~0 .lut_mask = 16'h0F00;
defparam \inst12|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneii_lcell_comb \inst12|Mux3~1 (
// Equation(s):
// \inst12|Mux3~1_combout  = (\inst12|Mux4~5_combout  & (\inst12|Add1~56_combout  & (\inst12|Mux4~6_combout ))) # (!\inst12|Mux4~5_combout  & (((\inst12|Mux3~0_combout ) # (!\inst12|Mux4~6_combout ))))

	.dataa(\inst12|Add1~56_combout ),
	.datab(\inst12|Mux4~5_combout ),
	.datac(\inst12|Mux4~6_combout ),
	.datad(\inst12|Mux3~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~1 .lut_mask = 16'hB383;
defparam \inst12|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneii_lcell_comb \inst12|Mux3~2 (
// Equation(s):
// \inst12|Mux3~2_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux3~1_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst8|DataB[28]~1_combout  & ((\inst18|Mux3~3_combout ) # (!\inst12|Mux3~1_combout ))) # (!\inst8|DataB[28]~1_combout  & 
// (\inst18|Mux3~3_combout  & !\inst12|Mux3~1_combout ))))

	.dataa(\inst8|DataB[28]~1_combout ),
	.datab(\inst18|Mux3~3_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux3~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~2 .lut_mask = 16'hF80E;
defparam \inst12|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneii_lcell_comb \inst12|Mux3~3 (
// Equation(s):
// \inst12|Mux3~3_combout  = (!\inst|Mux0~2_combout  & \inst12|Mux3~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux0~2_combout ),
	.datad(\inst12|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~3 .lut_mask = 16'h0F00;
defparam \inst12|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneii_lcell_comb \inst9|WriteData[28]~61 (
// Equation(s):
// \inst9|WriteData[28]~61_combout  = (\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [28])) # (!\inst7|Equal4~1_combout  & (((\inst12|Mux3~4_combout ) # (\inst12|Mux3~3_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [28]),
	.datab(\inst12|Mux3~4_combout ),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux3~3_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[28]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[28]~61 .lut_mask = 16'hAFAC;
defparam \inst9|WriteData[28]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N21
cycloneii_lcell_ff \inst18|RF[5][28] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[28]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][28]~regout ));

// Location: LCCOMB_X27_Y12_N26
cycloneii_lcell_comb \inst18|Mux35~0 (
// Equation(s):
// \inst18|Mux35~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[5][28]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[4][28]~regout 
// ))))

	.dataa(\inst18|RF[4][28]~regout ),
	.datab(\inst18|RF[5][28]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux35~0 .lut_mask = 16'hC0A0;
defparam \inst18|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneii_lcell_comb \inst18|RF~18 (
// Equation(s):
// \inst18|RF~18_combout  = (!\inst18|RF[2][24]~5_combout  & \inst9|WriteData[28]~61_combout )

	.dataa(\inst18|RF[2][24]~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst9|WriteData[28]~61_combout ),
	.cin(gnd),
	.combout(\inst18|RF~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~18 .lut_mask = 16'h5500;
defparam \inst18|RF~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N3
cycloneii_lcell_ff \inst18|RF[2][28] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][28]~regout ));

// Location: LCCOMB_X23_Y12_N2
cycloneii_lcell_comb \inst18|RF~20 (
// Equation(s):
// \inst18|RF~20_combout  = (\inst9|WriteData[28]~61_combout  & !\inst18|RF[0][19]~11_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst9|WriteData[28]~61_combout ),
	.datad(\inst18|RF[0][19]~11_combout ),
	.cin(gnd),
	.combout(\inst18|RF~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~20 .lut_mask = 16'h00F0;
defparam \inst18|RF~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N3
cycloneii_lcell_ff \inst18|RF[0][28] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][28]~regout ));

// Location: LCCOMB_X27_Y12_N8
cycloneii_lcell_comb \inst18|Mux35~1 (
// Equation(s):
// \inst18|Mux35~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[1][28]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & 
// (((\inst18|RF[0][28]~regout  & !\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[1][28]~regout ),
	.datab(\inst18|RF[0][28]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux35~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N18
cycloneii_lcell_comb \inst18|Mux35~2 (
// Equation(s):
// \inst18|Mux35~2_combout  = (\inst18|Mux35~1_combout  & ((\inst18|RF[3][28]~regout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst18|Mux35~1_combout  & (((\inst18|RF[2][28]~regout  & \inst1|altsyncram_component|auto_generated|q_a 
// [17]))))

	.dataa(\inst18|RF[3][28]~regout ),
	.datab(\inst18|RF[2][28]~regout ),
	.datac(\inst18|Mux35~1_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux35~2 .lut_mask = 16'hACF0;
defparam \inst18|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N16
cycloneii_lcell_comb \inst18|Mux35~3 (
// Equation(s):
// \inst18|Mux35~3_combout  = (\inst18|Mux35~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux35~2_combout ))

	.dataa(vcc),
	.datab(\inst18|Mux35~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst18|Mux35~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux35~3 .lut_mask = 16'hCFCC;
defparam \inst18|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneii_lcell_comb \inst8|DataB[29]~0 (
// Equation(s):
// \inst8|DataB[29]~0_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux34~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(vcc),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst18|Mux34~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[29]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[29]~0 .lut_mask = 16'hAFA0;
defparam \inst8|DataB[29]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneii_lcell_comb \inst12|Add1~54 (
// Equation(s):
// \inst12|Add1~54_combout  = (\inst8|DataB[27]~2_combout  & ((\inst18|Mux4~3_combout  & (!\inst12|Add1~53 )) # (!\inst18|Mux4~3_combout  & ((\inst12|Add1~53 ) # (GND))))) # (!\inst8|DataB[27]~2_combout  & ((\inst18|Mux4~3_combout  & (\inst12|Add1~53  & 
// VCC)) # (!\inst18|Mux4~3_combout  & (!\inst12|Add1~53 ))))
// \inst12|Add1~55  = CARRY((\inst8|DataB[27]~2_combout  & ((!\inst12|Add1~53 ) # (!\inst18|Mux4~3_combout ))) # (!\inst8|DataB[27]~2_combout  & (!\inst18|Mux4~3_combout  & !\inst12|Add1~53 )))

	.dataa(\inst8|DataB[27]~2_combout ),
	.datab(\inst18|Mux4~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~53 ),
	.combout(\inst12|Add1~54_combout ),
	.cout(\inst12|Add1~55 ));
// synopsys translate_off
defparam \inst12|Add1~54 .lut_mask = 16'h692B;
defparam \inst12|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneii_lcell_comb \inst12|Add1~58 (
// Equation(s):
// \inst12|Add1~58_combout  = (\inst18|Mux2~3_combout  & ((\inst8|DataB[29]~0_combout  & (!\inst12|Add1~57 )) # (!\inst8|DataB[29]~0_combout  & (\inst12|Add1~57  & VCC)))) # (!\inst18|Mux2~3_combout  & ((\inst8|DataB[29]~0_combout  & ((\inst12|Add1~57 ) # 
// (GND))) # (!\inst8|DataB[29]~0_combout  & (!\inst12|Add1~57 ))))
// \inst12|Add1~59  = CARRY((\inst18|Mux2~3_combout  & (\inst8|DataB[29]~0_combout  & !\inst12|Add1~57 )) # (!\inst18|Mux2~3_combout  & ((\inst8|DataB[29]~0_combout ) # (!\inst12|Add1~57 ))))

	.dataa(\inst18|Mux2~3_combout ),
	.datab(\inst8|DataB[29]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~57 ),
	.combout(\inst12|Add1~58_combout ),
	.cout(\inst12|Add1~59 ));
// synopsys translate_off
defparam \inst12|Add1~58 .lut_mask = 16'h694D;
defparam \inst12|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneii_lcell_comb \inst12|Add0~58 (
// Equation(s):
// \inst12|Add0~58_combout  = (\inst8|DataB[29]~0_combout  & ((\inst18|Mux2~3_combout  & (\inst12|Add0~57  & VCC)) # (!\inst18|Mux2~3_combout  & (!\inst12|Add0~57 )))) # (!\inst8|DataB[29]~0_combout  & ((\inst18|Mux2~3_combout  & (!\inst12|Add0~57 )) # 
// (!\inst18|Mux2~3_combout  & ((\inst12|Add0~57 ) # (GND)))))
// \inst12|Add0~59  = CARRY((\inst8|DataB[29]~0_combout  & (!\inst18|Mux2~3_combout  & !\inst12|Add0~57 )) # (!\inst8|DataB[29]~0_combout  & ((!\inst12|Add0~57 ) # (!\inst18|Mux2~3_combout ))))

	.dataa(\inst8|DataB[29]~0_combout ),
	.datab(\inst18|Mux2~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~57 ),
	.combout(\inst12|Add0~58_combout ),
	.cout(\inst12|Add0~59 ));
// synopsys translate_off
defparam \inst12|Add0~58 .lut_mask = 16'h9617;
defparam \inst12|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneii_lcell_comb \inst12|Mux2~1 (
// Equation(s):
// \inst12|Mux2~1_combout  = (\inst12|Add0~58_combout  & !\inst|Mux2~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst12|Add0~58_combout ),
	.datad(\inst|Mux2~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~1 .lut_mask = 16'h00F0;
defparam \inst12|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneii_lcell_comb \inst12|Mux2~2 (
// Equation(s):
// \inst12|Mux2~2_combout  = (\inst12|Mux4~6_combout  & ((\inst12|Mux4~5_combout  & (\inst12|Add1~58_combout )) # (!\inst12|Mux4~5_combout  & ((\inst12|Mux2~1_combout ))))) # (!\inst12|Mux4~6_combout  & (!\inst12|Mux4~5_combout ))

	.dataa(\inst12|Mux4~6_combout ),
	.datab(\inst12|Mux4~5_combout ),
	.datac(\inst12|Add1~58_combout ),
	.datad(\inst12|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~2 .lut_mask = 16'hB391;
defparam \inst12|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneii_lcell_comb \inst12|Mux2~3 (
// Equation(s):
// \inst12|Mux2~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux2~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst18|Mux2~3_combout  & ((\inst8|DataB[29]~0_combout ) # (!\inst12|Mux2~2_combout ))) # (!\inst18|Mux2~3_combout  & 
// (\inst8|DataB[29]~0_combout  & !\inst12|Mux2~2_combout ))))

	.dataa(\inst18|Mux2~3_combout ),
	.datab(\inst8|DataB[29]~0_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux2~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~3 .lut_mask = 16'hF80E;
defparam \inst12|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneii_lcell_comb \inst12|Mux2~5 (
// Equation(s):
// \inst12|Mux2~5_combout  = (!\inst|Mux0~2_combout  & \inst12|Mux2~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux0~2_combout ),
	.datad(\inst12|Mux2~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~5 .lut_mask = 16'h0F00;
defparam \inst12|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneii_lcell_comb \inst9|WriteData[29]~60 (
// Equation(s):
// \inst9|WriteData[29]~60_combout  = (\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [29])) # (!\inst7|Equal4~1_combout  & (((\inst12|Mux2~0_combout ) # (\inst12|Mux2~5_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux2~0_combout ),
	.datad(\inst12|Mux2~5_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[29]~60 .lut_mask = 16'hBBB8;
defparam \inst9|WriteData[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N29
cycloneii_lcell_ff \inst18|RF[5][29] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[29]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][29]~regout ));

// Location: LCCOMB_X25_Y11_N24
cycloneii_lcell_comb \inst18|Mux2~0 (
// Equation(s):
// \inst18|Mux2~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[5][29]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[4][29]~regout 
// ))))

	.dataa(\inst18|RF[4][29]~regout ),
	.datab(\inst18|RF[5][29]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux2~0 .lut_mask = 16'hCA00;
defparam \inst18|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneii_lcell_comb \inst18|RF~9 (
// Equation(s):
// \inst18|RF~9_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [29])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux2~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst18|RF[1][25]~8_combout ),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux2~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~9 .lut_mask = 16'h2320;
defparam \inst18|RF~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N15
cycloneii_lcell_ff \inst18|RF[1][29] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][29]~regout ));

// Location: LCCOMB_X20_Y11_N20
cycloneii_lcell_comb \inst18|RF~12 (
// Equation(s):
// \inst18|RF~12_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [29])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux2~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst18|RF[0][19]~11_combout ),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux2~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~12 .lut_mask = 16'h2320;
defparam \inst18|RF~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N21
cycloneii_lcell_ff \inst18|RF[0][29] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][29]~regout ));

// Location: LCCOMB_X25_Y11_N30
cycloneii_lcell_comb \inst18|Mux2~1 (
// Equation(s):
// \inst18|Mux2~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & (((\inst1|altsyncram_component|auto_generated|q_a [21])))) # (!\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & 
// (\inst18|RF[1][29]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[0][29]~regout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\inst18|RF[1][29]~regout ),
	.datac(\inst18|RF[0][29]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux2~1 .lut_mask = 16'hEE50;
defparam \inst18|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneii_lcell_comb \inst18|Mux2~2 (
// Equation(s):
// \inst18|Mux2~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux2~1_combout  & (\inst18|RF[3][29]~regout )) # (!\inst18|Mux2~1_combout  & ((\inst18|RF[2][29]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux2~1_combout ))))

	.dataa(\inst18|RF[3][29]~regout ),
	.datab(\inst18|RF[2][29]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst18|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux2~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneii_lcell_comb \inst18|Mux2~3 (
// Equation(s):
// \inst18|Mux2~3_combout  = (\inst18|Mux2~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux2~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux2~0_combout ),
	.datad(\inst18|Mux2~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux2~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneii_lcell_comb \inst12|Mux2~0 (
// Equation(s):
// \inst12|Mux2~0_combout  = (!\inst8|DataB[29]~0_combout  & (\inst12|Mux15~0_combout  & !\inst18|Mux2~3_combout ))

	.dataa(\inst8|DataB[29]~0_combout ),
	.datab(vcc),
	.datac(\inst12|Mux15~0_combout ),
	.datad(\inst18|Mux2~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~0 .lut_mask = 16'h0050;
defparam \inst12|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneii_lcell_comb \inst12|Mux2~4 (
// Equation(s):
// \inst12|Mux2~4_combout  = (\inst12|Mux2~0_combout ) # ((!\inst|Mux0~2_combout  & \inst12|Mux2~3_combout ))

	.dataa(\inst|Mux0~2_combout ),
	.datab(vcc),
	.datac(\inst12|Mux2~0_combout ),
	.datad(\inst12|Mux2~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~4 .lut_mask = 16'hF5F0;
defparam \inst12|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneii_lcell_comb \inst18|RF~6 (
// Equation(s):
// \inst18|RF~6_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [29])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux2~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[2][24]~5_combout ),
	.datad(\inst12|Mux2~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~6 .lut_mask = 16'h0B08;
defparam \inst18|RF~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N17
cycloneii_lcell_ff \inst18|RF[2][29] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][29]~regout ));

// Location: LCCOMB_X25_Y11_N10
cycloneii_lcell_comb \inst18|Mux34~1 (
// Equation(s):
// \inst18|Mux34~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[1][29]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & 
// (((\inst18|RF[0][29]~regout  & !\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[1][29]~regout ),
	.datab(\inst18|RF[0][29]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux34~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneii_lcell_comb \inst18|Mux34~2 (
// Equation(s):
// \inst18|Mux34~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux34~1_combout  & (\inst18|RF[3][29]~regout )) # (!\inst18|Mux34~1_combout  & ((\inst18|RF[2][29]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux34~1_combout ))))

	.dataa(\inst18|RF[3][29]~regout ),
	.datab(\inst18|RF[2][29]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst18|Mux34~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux34~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneii_lcell_comb \inst18|Mux34~0 (
// Equation(s):
// \inst18|Mux34~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[5][29]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[4][29]~regout 
// ))))

	.dataa(\inst18|RF[4][29]~regout ),
	.datab(\inst18|RF[5][29]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux34~0 .lut_mask = 16'hCA00;
defparam \inst18|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneii_lcell_comb \inst18|Mux34~3 (
// Equation(s):
// \inst18|Mux34~3_combout  = (\inst18|Mux34~0_combout ) # ((\inst18|Mux34~2_combout  & !\inst1|altsyncram_component|auto_generated|q_a [18]))

	.dataa(vcc),
	.datab(\inst18|Mux34~2_combout ),
	.datac(\inst18|Mux34~0_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux34~3 .lut_mask = 16'hF0FC;
defparam \inst18|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneii_lcell_comb \inst12|Mux0~0 (
// Equation(s):
// \inst12|Mux0~0_combout  = (!\inst8|DataB[31]~31_combout  & (!\inst18|Mux0~3_combout  & \inst12|Mux15~0_combout ))

	.dataa(\inst8|DataB[31]~31_combout ),
	.datab(\inst18|Mux0~3_combout ),
	.datac(\inst12|Mux15~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~0 .lut_mask = 16'h1010;
defparam \inst12|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneii_lcell_comb \inst8|DataB[30]~30 (
// Equation(s):
// \inst8|DataB[30]~30_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux33~3_combout )))

	.dataa(vcc),
	.datab(\inst7|Equal4~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst18|Mux33~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[30]~30 .lut_mask = 16'hF3C0;
defparam \inst8|DataB[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneii_lcell_comb \inst12|Add1~60 (
// Equation(s):
// \inst12|Add1~60_combout  = ((\inst18|Mux1~3_combout  $ (\inst8|DataB[30]~30_combout  $ (\inst12|Add1~59 )))) # (GND)
// \inst12|Add1~61  = CARRY((\inst18|Mux1~3_combout  & ((!\inst12|Add1~59 ) # (!\inst8|DataB[30]~30_combout ))) # (!\inst18|Mux1~3_combout  & (!\inst8|DataB[30]~30_combout  & !\inst12|Add1~59 )))

	.dataa(\inst18|Mux1~3_combout ),
	.datab(\inst8|DataB[30]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~59 ),
	.combout(\inst12|Add1~60_combout ),
	.cout(\inst12|Add1~61 ));
// synopsys translate_off
defparam \inst12|Add1~60 .lut_mask = 16'h962B;
defparam \inst12|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneii_lcell_comb \inst12|Add1~62 (
// Equation(s):
// \inst12|Add1~62_combout  = \inst18|Mux0~3_combout  $ (\inst12|Add1~61  $ (!\inst8|DataB[31]~31_combout ))

	.dataa(\inst18|Mux0~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|DataB[31]~31_combout ),
	.cin(\inst12|Add1~61 ),
	.combout(\inst12|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Add1~62 .lut_mask = 16'h5AA5;
defparam \inst12|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneii_lcell_comb \inst12|Mux1~0 (
// Equation(s):
// \inst12|Mux1~0_combout  = (!\inst18|Mux1~3_combout  & ((\inst7|Equal4~0_combout  & ((!\inst1|altsyncram_component|auto_generated|q_a [15]))) # (!\inst7|Equal4~0_combout  & (!\inst18|Mux33~3_combout ))))

	.dataa(\inst18|Mux33~3_combout ),
	.datab(\inst18|Mux1~3_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~0 .lut_mask = 16'h0311;
defparam \inst12|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneii_lcell_comb \inst12|Add0~60 (
// Equation(s):
// \inst12|Add0~60_combout  = ((\inst8|DataB[30]~30_combout  $ (\inst18|Mux1~3_combout  $ (!\inst12|Add0~59 )))) # (GND)
// \inst12|Add0~61  = CARRY((\inst8|DataB[30]~30_combout  & ((\inst18|Mux1~3_combout ) # (!\inst12|Add0~59 ))) # (!\inst8|DataB[30]~30_combout  & (\inst18|Mux1~3_combout  & !\inst12|Add0~59 )))

	.dataa(\inst8|DataB[30]~30_combout ),
	.datab(\inst18|Mux1~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add0~59 ),
	.combout(\inst12|Add0~60_combout ),
	.cout(\inst12|Add0~61 ));
// synopsys translate_off
defparam \inst12|Add0~60 .lut_mask = 16'h698E;
defparam \inst12|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneii_lcell_comb \inst12|Mux1~1 (
// Equation(s):
// \inst12|Mux1~1_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~60_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst12|Add0~60_combout ),
	.cin(gnd),
	.combout(\inst12|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~1 .lut_mask = 16'h0F00;
defparam \inst12|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneii_lcell_comb \inst12|Mux1~2 (
// Equation(s):
// \inst12|Mux1~2_combout  = (\inst12|Mux4~5_combout  & (\inst12|Mux4~6_combout  & ((\inst12|Add1~60_combout )))) # (!\inst12|Mux4~5_combout  & (((\inst12|Mux1~1_combout )) # (!\inst12|Mux4~6_combout )))

	.dataa(\inst12|Mux4~5_combout ),
	.datab(\inst12|Mux4~6_combout ),
	.datac(\inst12|Mux1~1_combout ),
	.datad(\inst12|Add1~60_combout ),
	.cin(gnd),
	.combout(\inst12|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~2 .lut_mask = 16'hD951;
defparam \inst12|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneii_lcell_comb \inst12|Mux1~3 (
// Equation(s):
// \inst12|Mux1~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux1~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst8|DataB[30]~30_combout  & ((\inst18|Mux1~3_combout ) # (!\inst12|Mux1~2_combout ))) # (!\inst8|DataB[30]~30_combout  & 
// (\inst18|Mux1~3_combout  & !\inst12|Mux1~2_combout ))))

	.dataa(\inst8|DataB[30]~30_combout ),
	.datab(\inst18|Mux1~3_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux1~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~3 .lut_mask = 16'hF80E;
defparam \inst12|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneii_lcell_comb \inst12|Mux1~4 (
// Equation(s):
// \inst12|Mux1~4_combout  = (\inst|Mux0~2_combout  & (\inst12|Mux1~0_combout  & (\inst12|Mux15~0_combout ))) # (!\inst|Mux0~2_combout  & ((\inst12|Mux1~3_combout ) # ((\inst12|Mux1~0_combout  & \inst12|Mux15~0_combout ))))

	.dataa(\inst|Mux0~2_combout ),
	.datab(\inst12|Mux1~0_combout ),
	.datac(\inst12|Mux15~0_combout ),
	.datad(\inst12|Mux1~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~4 .lut_mask = 16'hD5C0;
defparam \inst12|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneii_lcell_comb \inst18|RF~163 (
// Equation(s):
// \inst18|RF~163_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [30])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux1~4_combout )))))

	.dataa(\inst18|RF[2][24]~5_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [30]),
	.datad(\inst12|Mux1~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~163_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~163 .lut_mask = 16'h5140;
defparam \inst18|RF~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y11_N31
cycloneii_lcell_ff \inst18|RF[2][30] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~163_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][30]~regout ));

// Location: LCCOMB_X23_Y11_N8
cycloneii_lcell_comb \inst18|RF~164 (
// Equation(s):
// \inst18|RF~164_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [30])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux1~4_combout )))))

	.dataa(\inst18|RF[1][25]~8_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [30]),
	.datad(\inst12|Mux1~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~164_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~164 .lut_mask = 16'h5140;
defparam \inst18|RF~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y11_N9
cycloneii_lcell_ff \inst18|RF[1][30] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~164_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][30]~regout ));

// Location: LCCOMB_X20_Y11_N2
cycloneii_lcell_comb \inst18|RF~165 (
// Equation(s):
// \inst18|RF~165_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [30])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux1~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [30]),
	.datab(\inst18|RF[0][19]~11_combout ),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux1~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~165_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~165 .lut_mask = 16'h2320;
defparam \inst18|RF~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N3
cycloneii_lcell_ff \inst18|RF[0][30] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~165_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][30]~regout ));

// Location: LCCOMB_X23_Y11_N2
cycloneii_lcell_comb \inst18|Mux1~1 (
// Equation(s):
// \inst18|Mux1~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & (((\inst1|altsyncram_component|auto_generated|q_a [21])))) # (!\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & 
// (\inst18|RF[1][30]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[0][30]~regout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\inst18|RF[1][30]~regout ),
	.datac(\inst18|RF[0][30]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux1~1 .lut_mask = 16'hEE50;
defparam \inst18|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneii_lcell_comb \inst18|Mux1~2 (
// Equation(s):
// \inst18|Mux1~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux1~1_combout  & (\inst18|RF[3][30]~regout )) # (!\inst18|Mux1~1_combout  & ((\inst18|RF[2][30]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux1~1_combout ))))

	.dataa(\inst18|RF[3][30]~regout ),
	.datab(\inst18|RF[2][30]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst18|Mux1~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux1~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneii_lcell_comb \inst18|Mux1~0 (
// Equation(s):
// \inst18|Mux1~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[5][30]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[4][30]~regout 
// )))))

	.dataa(\inst18|RF[5][30]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\inst18|RF[4][30]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux1~0 .lut_mask = 16'hB800;
defparam \inst18|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneii_lcell_comb \inst18|Mux1~3 (
// Equation(s):
// \inst18|Mux1~3_combout  = (\inst18|Mux1~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux1~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux1~2_combout ),
	.datad(\inst18|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux1~3 .lut_mask = 16'hFF30;
defparam \inst18|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneii_lcell_comb \inst12|Add0~62 (
// Equation(s):
// \inst12|Add0~62_combout  = \inst8|DataB[31]~31_combout  $ (\inst12|Add0~61  $ (\inst18|Mux0~3_combout ))

	.dataa(vcc),
	.datab(\inst8|DataB[31]~31_combout ),
	.datac(vcc),
	.datad(\inst18|Mux0~3_combout ),
	.cin(\inst12|Add0~61 ),
	.combout(\inst12|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Add0~62 .lut_mask = 16'hC33C;
defparam \inst12|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneii_lcell_comb \inst12|Mux0~1 (
// Equation(s):
// \inst12|Mux0~1_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~62_combout )

	.dataa(vcc),
	.datab(\inst|Mux2~2_combout ),
	.datac(\inst12|Add0~62_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~1 .lut_mask = 16'h3030;
defparam \inst12|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneii_lcell_comb \inst12|Mux0~2 (
// Equation(s):
// \inst12|Mux0~2_combout  = (\inst12|Mux4~6_combout  & ((\inst12|Mux4~5_combout  & (\inst12|Add1~62_combout )) # (!\inst12|Mux4~5_combout  & ((\inst12|Mux0~1_combout ))))) # (!\inst12|Mux4~6_combout  & (!\inst12|Mux4~5_combout ))

	.dataa(\inst12|Mux4~6_combout ),
	.datab(\inst12|Mux4~5_combout ),
	.datac(\inst12|Add1~62_combout ),
	.datad(\inst12|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~2 .lut_mask = 16'hB391;
defparam \inst12|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneii_lcell_comb \inst12|Mux0~3 (
// Equation(s):
// \inst12|Mux0~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux0~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst18|Mux0~3_combout  & ((\inst8|DataB[31]~31_combout ) # (!\inst12|Mux0~2_combout ))) # (!\inst18|Mux0~3_combout  & 
// (\inst8|DataB[31]~31_combout  & !\inst12|Mux0~2_combout ))))

	.dataa(\inst18|Mux0~3_combout ),
	.datab(\inst8|DataB[31]~31_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~3 .lut_mask = 16'hF80E;
defparam \inst12|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneii_lcell_comb \inst12|Mux0~4 (
// Equation(s):
// \inst12|Mux0~4_combout  = (\inst12|Mux0~0_combout ) # ((!\inst|Mux0~2_combout  & \inst12|Mux0~3_combout ))

	.dataa(vcc),
	.datab(\inst|Mux0~2_combout ),
	.datac(\inst12|Mux0~0_combout ),
	.datad(\inst12|Mux0~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~4 .lut_mask = 16'hF3F0;
defparam \inst12|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneii_lcell_comb \inst9|WriteData[31]~62 (
// Equation(s):
// \inst9|WriteData[31]~62_combout  = (\inst1|altsyncram_component|auto_generated|q_a [29] & (((\inst12|Mux0~4_combout )))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst7|Equal4~0_combout  & (\inst4|altsyncram_component|auto_generated|q_a 
// [31])) # (!\inst7|Equal4~0_combout  & ((\inst12|Mux0~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [31]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst12|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[31]~62 .lut_mask = 16'hEF20;
defparam \inst9|WriteData[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N11
cycloneii_lcell_ff \inst18|RF[5][31] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[31]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][31]~regout ));

// Location: LCCOMB_X19_Y15_N0
cycloneii_lcell_comb \inst18|Mux32~0 (
// Equation(s):
// \inst18|Mux32~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[5][31]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[4][31]~regout 
// ))))

	.dataa(\inst18|RF[4][31]~regout ),
	.datab(\inst18|RF[5][31]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux32~0 .lut_mask = 16'hC0A0;
defparam \inst18|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneii_lcell_comb \inst18|RF~168 (
// Equation(s):
// \inst18|RF~168_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [31]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux0~4_combout ))))

	.dataa(\inst18|RF[2][24]~5_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux0~4_combout ),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\inst18|RF~168_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~168 .lut_mask = 16'h5410;
defparam \inst18|RF~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N25
cycloneii_lcell_ff \inst18|RF[2][31] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~168_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][31]~regout ));

// Location: LCCOMB_X22_Y12_N6
cycloneii_lcell_comb \inst18|RF~169 (
// Equation(s):
// \inst18|RF~169_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [31])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux0~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [31]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux0~4_combout ),
	.datad(\inst18|RF[1][25]~8_combout ),
	.cin(gnd),
	.combout(\inst18|RF~169_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~169 .lut_mask = 16'h00B8;
defparam \inst18|RF~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N7
cycloneii_lcell_ff \inst18|RF[1][31] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~169_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][31]~regout ));

// Location: LCCOMB_X19_Y15_N10
cycloneii_lcell_comb \inst18|Mux32~1 (
// Equation(s):
// \inst18|Mux32~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & (((\inst1|altsyncram_component|auto_generated|q_a [16])))) # (!\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & 
// ((\inst18|RF[1][31]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[0][31]~regout ))))

	.dataa(\inst18|RF[0][31]~regout ),
	.datab(\inst18|RF[1][31]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux32~1 .lut_mask = 16'hFC0A;
defparam \inst18|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneii_lcell_comb \inst18|Mux32~2 (
// Equation(s):
// \inst18|Mux32~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux32~1_combout  & (\inst18|RF[3][31]~regout )) # (!\inst18|Mux32~1_combout  & ((\inst18|RF[2][31]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux32~1_combout ))))

	.dataa(\inst18|RF[3][31]~regout ),
	.datab(\inst18|RF[2][31]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst18|Mux32~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux32~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cycloneii_lcell_comb \inst18|Mux32~3 (
// Equation(s):
// \inst18|Mux32~3_combout  = (\inst18|Mux32~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux32~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst18|Mux32~0_combout ),
	.datad(\inst18|Mux32~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux32~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y14
cycloneii_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst7|Equal7~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst5|OCLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst7|Equal4~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|Mux32~3_combout ,\inst18|Mux33~3_combout ,\inst18|Mux34~3_combout ,\inst18|Mux35~3_combout ,\inst18|Mux36~3_combout ,\inst18|Mux37~3_combout ,\inst18|Mux38~3_combout ,\inst18|Mux39~3_combout ,\inst18|Mux40~3_combout ,\inst18|Mux41~3_combout ,
\inst18|Mux42~3_combout ,\inst18|Mux43~3_combout ,\inst18|Mux44~3_combout ,\inst18|Mux45~3_combout ,\inst18|Mux46~3_combout ,\inst18|Mux47~3_combout ,\inst18|Mux48~3_combout ,\inst18|Mux49~3_combout }),
	.portaaddr({\inst12|Mux22~4_combout ,\inst12|Mux23~4_combout ,\inst12|Mux24~4_combout ,\inst12|Mux25~4_combout ,\inst12|Mux26~4_combout ,\inst12|Mux27~4_combout ,\inst12|Mux28~4_combout ,\inst12|Mux29~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../DataRAM/DataRAM.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 8;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 18;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 255;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 256;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 8;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 18;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneii_lcell_comb \inst18|RF~162 (
// Equation(s):
// \inst18|RF~162_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [30])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux1~4_combout )))))

	.dataa(\inst18|RF[4][25]~2_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [30]),
	.datad(\inst12|Mux1~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~162_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~162 .lut_mask = 16'h5140;
defparam \inst18|RF~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N21
cycloneii_lcell_ff \inst18|RF[4][30] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~162_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][30]~regout ));

// Location: LCCOMB_X23_Y11_N20
cycloneii_lcell_comb \inst18|Mux33~0 (
// Equation(s):
// \inst18|Mux33~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[5][30]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[4][30]~regout 
// )))))

	.dataa(\inst18|RF[5][30]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst18|RF[4][30]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux33~0 .lut_mask = 16'h88C0;
defparam \inst18|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneii_lcell_comb \inst18|Mux33~1 (
// Equation(s):
// \inst18|Mux33~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[1][30]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & 
// (((\inst18|RF[0][30]~regout  & !\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\inst18|RF[1][30]~regout ),
	.datac(\inst18|RF[0][30]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux33~1 .lut_mask = 16'hAAD8;
defparam \inst18|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneii_lcell_comb \inst18|Mux33~2 (
// Equation(s):
// \inst18|Mux33~2_combout  = (\inst18|Mux33~1_combout  & ((\inst18|RF[3][30]~regout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst18|Mux33~1_combout  & (((\inst18|RF[2][30]~regout  & \inst1|altsyncram_component|auto_generated|q_a 
// [17]))))

	.dataa(\inst18|RF[3][30]~regout ),
	.datab(\inst18|RF[2][30]~regout ),
	.datac(\inst18|Mux33~1_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux33~2 .lut_mask = 16'hACF0;
defparam \inst18|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneii_lcell_comb \inst18|Mux33~3 (
// Equation(s):
// \inst18|Mux33~3_combout  = (\inst18|Mux33~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux33~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst18|Mux33~0_combout ),
	.datad(\inst18|Mux33~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux33~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneii_lcell_comb \inst18|RF~23 (
// Equation(s):
// \inst18|RF~23_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [27]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux4~11_combout ))))

	.dataa(\inst18|RF[2][24]~5_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux4~11_combout ),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\inst18|RF~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~23 .lut_mask = 16'h5410;
defparam \inst18|RF~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N13
cycloneii_lcell_ff \inst18|RF[2][27] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][27]~regout ));

// Location: LCCOMB_X19_Y13_N30
cycloneii_lcell_comb \inst18|RF~24 (
// Equation(s):
// \inst18|RF~24_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [27])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux4~11_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [27]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux4~11_combout ),
	.datad(\inst18|RF[1][25]~8_combout ),
	.cin(gnd),
	.combout(\inst18|RF~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~24 .lut_mask = 16'h00B8;
defparam \inst18|RF~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N31
cycloneii_lcell_ff \inst18|RF[1][27] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][27]~regout ));

// Location: LCCOMB_X25_Y18_N26
cycloneii_lcell_comb \inst18|Mux4~1 (
// Equation(s):
// \inst18|Mux4~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [21] & (((\inst18|RF[1][27]~regout ) # (\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[0][27]~regout  
// & ((!\inst1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\inst18|RF[0][27]~regout ),
	.datab(\inst18|RF[1][27]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux4~1 .lut_mask = 16'hF0CA;
defparam \inst18|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneii_lcell_comb \inst18|Mux4~2 (
// Equation(s):
// \inst18|Mux4~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux4~1_combout  & (\inst18|RF[3][27]~regout )) # (!\inst18|Mux4~1_combout  & ((\inst18|RF[2][27]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux4~1_combout ))))

	.dataa(\inst18|RF[3][27]~regout ),
	.datab(\inst18|RF[2][27]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst18|Mux4~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux4~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneii_lcell_comb \inst18|Mux4~3 (
// Equation(s):
// \inst18|Mux4~3_combout  = (\inst18|Mux4~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux4~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux4~0_combout ),
	.datad(\inst18|Mux4~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux4~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneii_lcell_comb \inst12|Mux4~7 (
// Equation(s):
// \inst12|Mux4~7_combout  = (!\inst8|DataB[27]~2_combout  & (!\inst18|Mux4~3_combout  & \inst12|Mux15~0_combout ))

	.dataa(vcc),
	.datab(\inst8|DataB[27]~2_combout ),
	.datac(\inst18|Mux4~3_combout ),
	.datad(\inst12|Mux15~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~7 .lut_mask = 16'h0300;
defparam \inst12|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N16
cycloneii_lcell_comb \inst12|Mux4~8 (
// Equation(s):
// \inst12|Mux4~8_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~54_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst12|Add0~54_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~8 .lut_mask = 16'h0F00;
defparam \inst12|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N30
cycloneii_lcell_comb \inst12|Mux4~9 (
// Equation(s):
// \inst12|Mux4~9_combout  = (\inst12|Mux4~6_combout  & ((\inst12|Mux4~5_combout  & ((\inst12|Add1~54_combout ))) # (!\inst12|Mux4~5_combout  & (\inst12|Mux4~8_combout )))) # (!\inst12|Mux4~6_combout  & (!\inst12|Mux4~5_combout ))

	.dataa(\inst12|Mux4~6_combout ),
	.datab(\inst12|Mux4~5_combout ),
	.datac(\inst12|Mux4~8_combout ),
	.datad(\inst12|Add1~54_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~9 .lut_mask = 16'hB931;
defparam \inst12|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N12
cycloneii_lcell_comb \inst12|Mux4~10 (
// Equation(s):
// \inst12|Mux4~10_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux4~9_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst18|Mux4~3_combout  & ((\inst8|DataB[27]~2_combout ) # (!\inst12|Mux4~9_combout ))) # (!\inst18|Mux4~3_combout  & 
// (\inst8|DataB[27]~2_combout  & !\inst12|Mux4~9_combout ))))

	.dataa(\inst18|Mux4~3_combout ),
	.datab(\inst8|DataB[27]~2_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux4~9_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~10 .lut_mask = 16'hF80E;
defparam \inst12|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N2
cycloneii_lcell_comb \inst12|Mux4~11 (
// Equation(s):
// \inst12|Mux4~11_combout  = (\inst12|Mux4~7_combout ) # ((!\inst|Mux0~2_combout  & \inst12|Mux4~10_combout ))

	.dataa(vcc),
	.datab(\inst|Mux0~2_combout ),
	.datac(\inst12|Mux4~7_combout ),
	.datad(\inst12|Mux4~10_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~11 .lut_mask = 16'hF3F0;
defparam \inst12|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneii_lcell_comb \inst18|RF~26 (
// Equation(s):
// \inst18|RF~26_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [27]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux4~11_combout ))))

	.dataa(\inst18|RF[3][8]~14_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux4~11_combout ),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\inst18|RF~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~26 .lut_mask = 16'h5410;
defparam \inst18|RF~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N11
cycloneii_lcell_ff \inst18|RF[3][27] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][27]~regout ));

// Location: LCCOMB_X21_Y14_N12
cycloneii_lcell_comb \inst18|RF~25 (
// Equation(s):
// \inst18|RF~25_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [27]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux4~11_combout ))))

	.dataa(\inst12|Mux4~11_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [27]),
	.datad(\inst18|RF[0][19]~11_combout ),
	.cin(gnd),
	.combout(\inst18|RF~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~25 .lut_mask = 16'h00E2;
defparam \inst18|RF~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N13
cycloneii_lcell_ff \inst18|RF[0][27] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][27]~regout ));

// Location: LCCOMB_X27_Y15_N6
cycloneii_lcell_comb \inst18|Mux36~1 (
// Equation(s):
// \inst18|Mux36~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[1][27]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & 
// (((\inst18|RF[0][27]~regout  & !\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\inst18|RF[1][27]~regout ),
	.datac(\inst18|RF[0][27]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux36~1 .lut_mask = 16'hAAD8;
defparam \inst18|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneii_lcell_comb \inst18|Mux36~2 (
// Equation(s):
// \inst18|Mux36~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux36~1_combout  & ((\inst18|RF[3][27]~regout ))) # (!\inst18|Mux36~1_combout  & (\inst18|RF[2][27]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux36~1_combout ))))

	.dataa(\inst18|RF[2][27]~regout ),
	.datab(\inst18|RF[3][27]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst18|Mux36~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux36~2 .lut_mask = 16'hCFA0;
defparam \inst18|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneii_lcell_comb \inst9|WriteData[27]~64 (
// Equation(s):
// \inst9|WriteData[27]~64_combout  = (\inst7|Equal4~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst12|Mux4~11_combout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & (\inst4|altsyncram_component|auto_generated|q_a 
// [27])))) # (!\inst7|Equal4~0_combout  & (((\inst12|Mux4~11_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [27]),
	.datab(\inst7|Equal4~0_combout ),
	.datac(\inst12|Mux4~11_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst9|WriteData[27]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[27]~64 .lut_mask = 16'hF0B8;
defparam \inst9|WriteData[27]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N29
cycloneii_lcell_ff \inst18|RF[5][27] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[27]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][27]~regout ));

// Location: LCCOMB_X27_Y15_N20
cycloneii_lcell_comb \inst18|Mux36~0 (
// Equation(s):
// \inst18|Mux36~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[5][27]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[4][27]~regout 
// )))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\inst18|RF[5][27]~regout ),
	.datac(\inst18|RF[4][27]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux36~0 .lut_mask = 16'hD800;
defparam \inst18|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneii_lcell_comb \inst18|Mux36~3 (
// Equation(s):
// \inst18|Mux36~3_combout  = (\inst18|Mux36~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux36~2_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst18|Mux36~2_combout ),
	.datac(\inst18|Mux36~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst18|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux36~3 .lut_mask = 16'hF4F4;
defparam \inst18|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneii_lcell_comb \inst18|RF~27 (
// Equation(s):
// \inst18|RF~27_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [26])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux5~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [26]),
	.datac(\inst18|RF[4][25]~2_combout ),
	.datad(\inst12|Mux5~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~27 .lut_mask = 16'h0D08;
defparam \inst18|RF~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N5
cycloneii_lcell_ff \inst18|RF[4][26] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][26]~regout ));

// Location: LCCOMB_X28_Y15_N4
cycloneii_lcell_comb \inst18|Mux37~0 (
// Equation(s):
// \inst18|Mux37~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[5][26]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[4][26]~regout 
// ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\inst18|RF[4][26]~regout ),
	.datac(\inst18|RF[5][26]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux37~0 .lut_mask = 16'hE400;
defparam \inst18|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneii_lcell_comb \inst18|RF~28 (
// Equation(s):
// \inst18|RF~28_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [26])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux5~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [26]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[2][24]~5_combout ),
	.datad(\inst12|Mux5~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~28 .lut_mask = 16'h0B08;
defparam \inst18|RF~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N7
cycloneii_lcell_ff \inst18|RF[2][26] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][26]~regout ));

// Location: LCCOMB_X19_Y13_N6
cycloneii_lcell_comb \inst18|RF~29 (
// Equation(s):
// \inst18|RF~29_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [26])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux5~4_combout )))))

	.dataa(\inst18|RF[1][25]~8_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [26]),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux5~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~29 .lut_mask = 16'h4540;
defparam \inst18|RF~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N7
cycloneii_lcell_ff \inst18|RF[1][26] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][26]~regout ));

// Location: LCCOMB_X29_Y15_N28
cycloneii_lcell_comb \inst18|Mux37~1 (
// Equation(s):
// \inst18|Mux37~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & (((\inst1|altsyncram_component|auto_generated|q_a [16])))) # (!\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & 
// ((\inst18|RF[1][26]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[0][26]~regout ))))

	.dataa(\inst18|RF[0][26]~regout ),
	.datab(\inst18|RF[1][26]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux37~1 .lut_mask = 16'hFC0A;
defparam \inst18|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneii_lcell_comb \inst18|Mux37~2 (
// Equation(s):
// \inst18|Mux37~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux37~1_combout  & (\inst18|RF[3][26]~regout )) # (!\inst18|Mux37~1_combout  & ((\inst18|RF[2][26]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux37~1_combout ))))

	.dataa(\inst18|RF[3][26]~regout ),
	.datab(\inst18|RF[2][26]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst18|Mux37~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux37~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneii_lcell_comb \inst18|Mux37~3 (
// Equation(s):
// \inst18|Mux37~3_combout  = (\inst18|Mux37~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux37~2_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datab(vcc),
	.datac(\inst18|Mux37~0_combout ),
	.datad(\inst18|Mux37~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux37~3 .lut_mask = 16'hF5F0;
defparam \inst18|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneii_lcell_comb \inst18|RF~32 (
// Equation(s):
// \inst18|RF~32_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [25])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux6~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [25]),
	.datac(\inst12|Mux6~4_combout ),
	.datad(\inst18|RF[4][25]~2_combout ),
	.cin(gnd),
	.combout(\inst18|RF~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~32 .lut_mask = 16'h00D8;
defparam \inst18|RF~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N1
cycloneii_lcell_ff \inst18|RF[4][25] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][25]~regout ));

// Location: LCCOMB_X27_Y14_N16
cycloneii_lcell_comb \inst18|Mux38~0 (
// Equation(s):
// \inst18|Mux38~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[5][25]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[4][25]~regout 
// )))))

	.dataa(\inst18|RF[5][25]~regout ),
	.datab(\inst18|RF[4][25]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux38~0 .lut_mask = 16'hAC00;
defparam \inst18|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneii_lcell_comb \inst18|Mux38~1 (
// Equation(s):
// \inst18|Mux38~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & (((\inst18|RF[1][25]~regout ) # (\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[0][25]~regout  
// & ((!\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[0][25]~regout ),
	.datab(\inst18|RF[1][25]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux38~1 .lut_mask = 16'hF0CA;
defparam \inst18|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneii_lcell_comb \inst18|Mux38~2 (
// Equation(s):
// \inst18|Mux38~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux38~1_combout  & ((\inst18|RF[3][25]~regout ))) # (!\inst18|Mux38~1_combout  & (\inst18|RF[2][25]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux38~1_combout ))))

	.dataa(\inst18|RF[2][25]~regout ),
	.datab(\inst18|RF[3][25]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst18|Mux38~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux38~2 .lut_mask = 16'hCFA0;
defparam \inst18|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneii_lcell_comb \inst18|Mux38~3 (
// Equation(s):
// \inst18|Mux38~3_combout  = (\inst18|Mux38~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux38~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst18|Mux38~0_combout ),
	.datad(\inst18|Mux38~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux38~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneii_lcell_comb \inst9|WriteData[24]~67 (
// Equation(s):
// \inst9|WriteData[24]~67_combout  = (\inst1|altsyncram_component|auto_generated|q_a [29] & (((\inst12|Mux7~4_combout )))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst7|Equal4~0_combout  & (\inst4|altsyncram_component|auto_generated|q_a 
// [24])) # (!\inst7|Equal4~0_combout  & ((\inst12|Mux7~4_combout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [24]),
	.datac(\inst12|Mux7~4_combout ),
	.datad(\inst7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[24]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[24]~67 .lut_mask = 16'hE4F0;
defparam \inst9|WriteData[24]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N1
cycloneii_lcell_ff \inst18|RF[5][24] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[24]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][24]~regout ));

// Location: LCCOMB_X19_Y15_N30
cycloneii_lcell_comb \inst18|Mux39~0 (
// Equation(s):
// \inst18|Mux39~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[5][24]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[4][24]~regout 
// ))))

	.dataa(\inst18|RF[4][24]~regout ),
	.datab(\inst18|RF[5][24]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux39~0 .lut_mask = 16'hC0A0;
defparam \inst18|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneii_lcell_comb \inst18|Mux39~1 (
// Equation(s):
// \inst18|Mux39~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[1][24]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & 
// (((\inst18|RF[0][24]~regout  & !\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[1][24]~regout ),
	.datab(\inst18|RF[0][24]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux39~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N2
cycloneii_lcell_comb \inst18|Mux39~2 (
// Equation(s):
// \inst18|Mux39~2_combout  = (\inst18|Mux39~1_combout  & ((\inst18|RF[3][24]~regout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst18|Mux39~1_combout  & (((\inst18|RF[2][24]~regout  & \inst1|altsyncram_component|auto_generated|q_a 
// [17]))))

	.dataa(\inst18|RF[3][24]~regout ),
	.datab(\inst18|RF[2][24]~regout ),
	.datac(\inst18|Mux39~1_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux39~2 .lut_mask = 16'hACF0;
defparam \inst18|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
cycloneii_lcell_comb \inst18|Mux39~3 (
// Equation(s):
// \inst18|Mux39~3_combout  = (\inst18|Mux39~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux39~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst18|Mux39~0_combout ),
	.datad(\inst18|Mux39~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux39~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneii_lcell_comb \inst18|RF~43 (
// Equation(s):
// \inst18|RF~43_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [23])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux8~4_combout )))))

	.dataa(\inst18|RF[2][24]~5_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst12|Mux8~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~43 .lut_mask = 16'h5140;
defparam \inst18|RF~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N11
cycloneii_lcell_ff \inst18|RF[2][23] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][23]~regout ));

// Location: LCCOMB_X27_Y16_N20
cycloneii_lcell_comb \inst18|RF~45 (
// Equation(s):
// \inst18|RF~45_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [23])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux8~4_combout )))))

	.dataa(\inst18|RF[0][19]~11_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst12|Mux8~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~45 .lut_mask = 16'h5140;
defparam \inst18|RF~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N21
cycloneii_lcell_ff \inst18|RF[0][23] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][23]~regout ));

// Location: LCCOMB_X27_Y16_N22
cycloneii_lcell_comb \inst18|Mux8~1 (
// Equation(s):
// \inst18|Mux8~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[1][23]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (((\inst18|RF[0][23]~regout 
//  & !\inst1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\inst18|RF[1][23]~regout ),
	.datab(\inst18|RF[0][23]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux8~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneii_lcell_comb \inst18|Mux8~2 (
// Equation(s):
// \inst18|Mux8~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux8~1_combout  & ((\inst18|RF[3][23]~regout ))) # (!\inst18|Mux8~1_combout  & (\inst18|RF[2][23]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux8~1_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\inst18|RF[2][23]~regout ),
	.datac(\inst18|RF[3][23]~regout ),
	.datad(\inst18|Mux8~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux8~2 .lut_mask = 16'hF588;
defparam \inst18|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N6
cycloneii_lcell_comb \inst18|RF~42 (
// Equation(s):
// \inst18|RF~42_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [23])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux8~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst18|RF[4][25]~2_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst12|Mux8~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~42 .lut_mask = 16'h3120;
defparam \inst18|RF~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N7
cycloneii_lcell_ff \inst18|RF[4][23] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][23]~regout ));

// Location: LCCOMB_X27_Y16_N10
cycloneii_lcell_comb \inst18|Mux8~0 (
// Equation(s):
// \inst18|Mux8~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[5][23]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[4][23]~regout 
// )))))

	.dataa(\inst18|RF[5][23]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|RF[4][23]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux8~0 .lut_mask = 16'h88C0;
defparam \inst18|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneii_lcell_comb \inst18|Mux8~3 (
// Equation(s):
// \inst18|Mux8~3_combout  = (\inst18|Mux8~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux8~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux8~2_combout ),
	.datad(\inst18|Mux8~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux8~3 .lut_mask = 16'hFF30;
defparam \inst18|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneii_lcell_comb \inst12|Mux8~0 (
// Equation(s):
// \inst12|Mux8~0_combout  = (!\inst8|DataB[23]~6_combout  & (\inst12|Mux15~0_combout  & !\inst18|Mux8~3_combout ))

	.dataa(vcc),
	.datab(\inst8|DataB[23]~6_combout ),
	.datac(\inst12|Mux15~0_combout ),
	.datad(\inst18|Mux8~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux8~0 .lut_mask = 16'h0030;
defparam \inst12|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneii_lcell_comb \inst12|Mux8~1 (
// Equation(s):
// \inst12|Mux8~1_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~46_combout )

	.dataa(vcc),
	.datab(\inst|Mux2~2_combout ),
	.datac(vcc),
	.datad(\inst12|Add0~46_combout ),
	.cin(gnd),
	.combout(\inst12|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux8~1 .lut_mask = 16'h3300;
defparam \inst12|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneii_lcell_comb \inst12|Mux8~2 (
// Equation(s):
// \inst12|Mux8~2_combout  = (\inst12|Mux4~5_combout  & (((\inst12|Mux4~6_combout  & \inst12|Add1~46_combout )))) # (!\inst12|Mux4~5_combout  & ((\inst12|Mux8~1_combout ) # ((!\inst12|Mux4~6_combout ))))

	.dataa(\inst12|Mux4~5_combout ),
	.datab(\inst12|Mux8~1_combout ),
	.datac(\inst12|Mux4~6_combout ),
	.datad(\inst12|Add1~46_combout ),
	.cin(gnd),
	.combout(\inst12|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux8~2 .lut_mask = 16'hE545;
defparam \inst12|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneii_lcell_comb \inst12|Mux8~3 (
// Equation(s):
// \inst12|Mux8~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux8~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst18|Mux8~3_combout  & ((\inst8|DataB[23]~6_combout ) # (!\inst12|Mux8~2_combout ))) # (!\inst18|Mux8~3_combout  & 
// (\inst8|DataB[23]~6_combout  & !\inst12|Mux8~2_combout ))))

	.dataa(\inst18|Mux8~3_combout ),
	.datab(\inst8|DataB[23]~6_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux8~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux8~3 .lut_mask = 16'hF80E;
defparam \inst12|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneii_lcell_comb \inst12|Mux8~4 (
// Equation(s):
// \inst12|Mux8~4_combout  = (\inst12|Mux8~0_combout ) # ((!\inst|Mux0~2_combout  & \inst12|Mux8~3_combout ))

	.dataa(vcc),
	.datab(\inst12|Mux8~0_combout ),
	.datac(\inst|Mux0~2_combout ),
	.datad(\inst12|Mux8~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux8~4 .lut_mask = 16'hCFCC;
defparam \inst12|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneii_lcell_comb \inst18|RF~46 (
// Equation(s):
// \inst18|RF~46_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [23])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux8~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst18|RF[3][8]~14_combout ),
	.datac(\inst12|Mux8~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~46 .lut_mask = 16'h2230;
defparam \inst18|RF~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N25
cycloneii_lcell_ff \inst18|RF[3][23] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][23]~regout ));

// Location: LCCOMB_X28_Y15_N18
cycloneii_lcell_comb \inst18|Mux40~1 (
// Equation(s):
// \inst18|Mux40~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & (((\inst1|altsyncram_component|auto_generated|q_a [16])))) # (!\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & 
// (\inst18|RF[1][23]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[0][23]~regout )))))

	.dataa(\inst18|RF[1][23]~regout ),
	.datab(\inst18|RF[0][23]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux40~1 .lut_mask = 16'hFA0C;
defparam \inst18|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneii_lcell_comb \inst18|Mux40~2 (
// Equation(s):
// \inst18|Mux40~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux40~1_combout  & ((\inst18|RF[3][23]~regout ))) # (!\inst18|Mux40~1_combout  & (\inst18|RF[2][23]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux40~1_combout ))))

	.dataa(\inst18|RF[2][23]~regout ),
	.datab(\inst18|RF[3][23]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst18|Mux40~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux40~2 .lut_mask = 16'hCFA0;
defparam \inst18|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneii_lcell_comb \inst9|WriteData[23]~68 (
// Equation(s):
// \inst9|WriteData[23]~68_combout  = (\inst1|altsyncram_component|auto_generated|q_a [29] & (((\inst12|Mux8~4_combout )))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst7|Equal4~0_combout  & (\inst4|altsyncram_component|auto_generated|q_a 
// [23])) # (!\inst7|Equal4~0_combout  & ((\inst12|Mux8~4_combout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst7|Equal4~0_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst12|Mux8~4_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[23]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[23]~68 .lut_mask = 16'hFB40;
defparam \inst9|WriteData[23]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N17
cycloneii_lcell_ff \inst18|RF[5][23] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[23]~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][23]~regout ));

// Location: LCCOMB_X27_Y15_N24
cycloneii_lcell_comb \inst18|Mux40~0 (
// Equation(s):
// \inst18|Mux40~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[5][23]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[4][23]~regout 
// ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\inst18|RF[4][23]~regout ),
	.datac(\inst18|RF[5][23]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux40~0 .lut_mask = 16'hE400;
defparam \inst18|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneii_lcell_comb \inst18|Mux40~3 (
// Equation(s):
// \inst18|Mux40~3_combout  = (\inst18|Mux40~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux40~2_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datab(vcc),
	.datac(\inst18|Mux40~2_combout ),
	.datad(\inst18|Mux40~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux40~3 .lut_mask = 16'hFF50;
defparam \inst18|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneii_lcell_comb \inst9|WriteData[22]~69 (
// Equation(s):
// \inst9|WriteData[22]~69_combout  = (\inst1|altsyncram_component|auto_generated|q_a [29] & (((\inst12|Mux9~4_combout )))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst7|Equal4~0_combout  & (\inst4|altsyncram_component|auto_generated|q_a 
// [22])) # (!\inst7|Equal4~0_combout  & ((\inst12|Mux9~4_combout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst7|Equal4~0_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst12|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[22]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[22]~69 .lut_mask = 16'hFB40;
defparam \inst9|WriteData[22]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N9
cycloneii_lcell_ff \inst18|RF[5][22] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[22]~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][22]~regout ));

// Location: LCCOMB_X25_Y19_N24
cycloneii_lcell_comb \inst18|Mux41~0 (
// Equation(s):
// \inst18|Mux41~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[5][22]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[4][22]~regout 
// ))))

	.dataa(\inst18|RF[4][22]~regout ),
	.datab(\inst18|RF[5][22]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux41~0 .lut_mask = 16'hCA00;
defparam \inst18|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneii_lcell_comb \inst18|Mux41~1 (
// Equation(s):
// \inst18|Mux41~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & (((\inst18|RF[1][22]~regout ) # (\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[0][22]~regout  
// & ((!\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[0][22]~regout ),
	.datab(\inst18|RF[1][22]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux41~1 .lut_mask = 16'hF0CA;
defparam \inst18|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneii_lcell_comb \inst18|Mux41~2 (
// Equation(s):
// \inst18|Mux41~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux41~1_combout  & (\inst18|RF[3][22]~regout )) # (!\inst18|Mux41~1_combout  & ((\inst18|RF[2][22]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux41~1_combout ))))

	.dataa(\inst18|RF[3][22]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst18|RF[2][22]~regout ),
	.datad(\inst18|Mux41~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux41~2 .lut_mask = 16'hBBC0;
defparam \inst18|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneii_lcell_comb \inst18|Mux41~3 (
// Equation(s):
// \inst18|Mux41~3_combout  = (\inst18|Mux41~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux41~2_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datab(vcc),
	.datac(\inst18|Mux41~0_combout ),
	.datad(\inst18|Mux41~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux41~3 .lut_mask = 16'hF5F0;
defparam \inst18|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneii_lcell_comb \inst12|Mux10~0 (
// Equation(s):
// \inst12|Mux10~0_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~42_combout )

	.dataa(\inst|Mux2~2_combout ),
	.datab(vcc),
	.datac(\inst12|Add0~42_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux10~0 .lut_mask = 16'h5050;
defparam \inst12|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneii_lcell_comb \inst12|Mux10~1 (
// Equation(s):
// \inst12|Mux10~1_combout  = (\inst12|Mux4~6_combout  & ((\inst12|Mux4~5_combout  & ((!\inst12|Add1~42_combout ))) # (!\inst12|Mux4~5_combout  & (!\inst12|Mux10~0_combout )))) # (!\inst12|Mux4~6_combout  & (\inst12|Mux4~5_combout ))

	.dataa(\inst12|Mux4~6_combout ),
	.datab(\inst12|Mux4~5_combout ),
	.datac(\inst12|Mux10~0_combout ),
	.datad(\inst12|Add1~42_combout ),
	.cin(gnd),
	.combout(\inst12|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux10~1 .lut_mask = 16'h46CE;
defparam \inst12|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneii_lcell_comb \inst12|Mux10~2 (
// Equation(s):
// \inst12|Mux10~2_combout  = (\inst12|Mux4~4_combout  & (\inst12|Mux10~1_combout  $ (((!\inst18|Mux10~3_combout  & !\inst8|DataB[21]~8_combout ))))) # (!\inst12|Mux4~4_combout  & (!\inst12|Mux10~1_combout  & (\inst18|Mux10~3_combout  $ 
// (\inst8|DataB[21]~8_combout ))))

	.dataa(\inst18|Mux10~3_combout ),
	.datab(\inst8|DataB[21]~8_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux10~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux10~2 .lut_mask = 16'hE016;
defparam \inst12|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneii_lcell_comb \inst12|Mux10~3 (
// Equation(s):
// \inst12|Mux10~3_combout  = (\inst12|Mux4~4_combout  & (((!\inst12|Mux10~1_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst18|Mux10~3_combout  & ((\inst8|DataB[21]~8_combout ) # (\inst12|Mux10~1_combout ))) # (!\inst18|Mux10~3_combout  & 
// (\inst8|DataB[21]~8_combout  & \inst12|Mux10~1_combout ))))

	.dataa(\inst18|Mux10~3_combout ),
	.datab(\inst8|DataB[21]~8_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux10~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux10~3 .lut_mask = 16'h0EF8;
defparam \inst12|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneii_lcell_comb \inst12|Mux10~4 (
// Equation(s):
// \inst12|Mux10~4_combout  = (\inst12|Mux10~3_combout  & (((\inst12|Mux15~0_combout  & \inst12|Mux10~2_combout )) # (!\inst|Mux0~2_combout ))) # (!\inst12|Mux10~3_combout  & (\inst12|Mux15~0_combout  & ((!\inst12|Mux10~2_combout ))))

	.dataa(\inst12|Mux15~0_combout ),
	.datab(\inst|Mux0~2_combout ),
	.datac(\inst12|Mux10~2_combout ),
	.datad(\inst12|Mux10~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux10~4 .lut_mask = 16'hB30A;
defparam \inst12|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N20
cycloneii_lcell_comb \inst18|RF~52 (
// Equation(s):
// \inst18|RF~52_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [21])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux10~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [21]),
	.datac(\inst12|Mux10~4_combout ),
	.datad(\inst18|RF[4][25]~2_combout ),
	.cin(gnd),
	.combout(\inst18|RF~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~52 .lut_mask = 16'h00D8;
defparam \inst18|RF~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N21
cycloneii_lcell_ff \inst18|RF[4][21] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][21]~regout ));

// Location: LCCOMB_X25_Y19_N14
cycloneii_lcell_comb \inst18|Mux42~0 (
// Equation(s):
// \inst18|Mux42~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[5][21]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[4][21]~regout 
// )))))

	.dataa(\inst18|RF[5][21]~regout ),
	.datab(\inst18|RF[4][21]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux42~0 .lut_mask = 16'hAC00;
defparam \inst18|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneii_lcell_comb \inst18|RF~53 (
// Equation(s):
// \inst18|RF~53_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [21]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux10~4_combout ))))

	.dataa(\inst18|RF[2][24]~5_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux10~4_combout ),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|RF~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~53 .lut_mask = 16'h5410;
defparam \inst18|RF~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N17
cycloneii_lcell_ff \inst18|RF[2][21] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][21]~regout ));

// Location: LCCOMB_X19_Y12_N28
cycloneii_lcell_comb \inst18|RF~55 (
// Equation(s):
// \inst18|RF~55_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [21])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux10~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [21]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[0][19]~11_combout ),
	.datad(\inst12|Mux10~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~55 .lut_mask = 16'h0B08;
defparam \inst18|RF~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N29
cycloneii_lcell_ff \inst18|RF[0][21] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][21]~regout ));

// Location: LCCOMB_X25_Y19_N16
cycloneii_lcell_comb \inst18|Mux42~1 (
// Equation(s):
// \inst18|Mux42~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[1][21]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & 
// (((\inst18|RF[0][21]~regout  & !\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[1][21]~regout ),
	.datab(\inst18|RF[0][21]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux42~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneii_lcell_comb \inst18|Mux42~2 (
// Equation(s):
// \inst18|Mux42~2_combout  = (\inst18|Mux42~1_combout  & ((\inst18|RF[3][21]~regout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst18|Mux42~1_combout  & (((\inst18|RF[2][21]~regout  & \inst1|altsyncram_component|auto_generated|q_a 
// [17]))))

	.dataa(\inst18|RF[3][21]~regout ),
	.datab(\inst18|RF[2][21]~regout ),
	.datac(\inst18|Mux42~1_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux42~2 .lut_mask = 16'hACF0;
defparam \inst18|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneii_lcell_comb \inst18|Mux42~3 (
// Equation(s):
// \inst18|Mux42~3_combout  = (\inst18|Mux42~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux42~2_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datab(vcc),
	.datac(\inst18|Mux42~0_combout ),
	.datad(\inst18|Mux42~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux42~3 .lut_mask = 16'hF5F0;
defparam \inst18|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneii_lcell_comb \inst18|RF~58 (
// Equation(s):
// \inst18|RF~58_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [20])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux11~4_combout )))))

	.dataa(\inst18|RF[2][24]~5_combout ),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [20]),
	.datad(\inst12|Mux11~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~58 .lut_mask = 16'h5140;
defparam \inst18|RF~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N9
cycloneii_lcell_ff \inst18|RF[2][20] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][20]~regout ));

// Location: LCCOMB_X21_Y14_N8
cycloneii_lcell_comb \inst18|RF~60 (
// Equation(s):
// \inst18|RF~60_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [20])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux11~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [20]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst12|Mux11~4_combout ),
	.datad(\inst18|RF[0][19]~11_combout ),
	.cin(gnd),
	.combout(\inst18|RF~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~60 .lut_mask = 16'h00B8;
defparam \inst18|RF~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N9
cycloneii_lcell_ff \inst18|RF[0][20] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][20]~regout ));

// Location: LCCOMB_X28_Y15_N28
cycloneii_lcell_comb \inst18|Mux11~1 (
// Equation(s):
// \inst18|Mux11~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[1][20]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & 
// (((\inst18|RF[0][20]~regout  & !\inst1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\inst18|RF[1][20]~regout ),
	.datab(\inst18|RF[0][20]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux11~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneii_lcell_comb \inst18|Mux11~2 (
// Equation(s):
// \inst18|Mux11~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux11~1_combout  & (\inst18|RF[3][20]~regout )) # (!\inst18|Mux11~1_combout  & ((\inst18|RF[2][20]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux11~1_combout ))))

	.dataa(\inst18|RF[3][20]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst18|RF[2][20]~regout ),
	.datad(\inst18|Mux11~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux11~2 .lut_mask = 16'hBBC0;
defparam \inst18|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneii_lcell_comb \inst18|Mux11~3 (
// Equation(s):
// \inst18|Mux11~3_combout  = (\inst18|Mux11~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux11~2_combout ))

	.dataa(\inst18|Mux11~0_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(vcc),
	.datad(\inst18|Mux11~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux11~3 .lut_mask = 16'hBBAA;
defparam \inst18|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneii_lcell_comb \inst12|Mux11~0 (
// Equation(s):
// \inst12|Mux11~0_combout  = (\inst12|Mux4~12_combout  & (!\inst8|DataB[20]~9_combout  & (\inst12|Mux31~0_combout  & !\inst18|Mux11~3_combout )))

	.dataa(\inst12|Mux4~12_combout ),
	.datab(\inst8|DataB[20]~9_combout ),
	.datac(\inst12|Mux31~0_combout ),
	.datad(\inst18|Mux11~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux11~0 .lut_mask = 16'h0020;
defparam \inst12|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneii_lcell_comb \inst12|Mux11~1 (
// Equation(s):
// \inst12|Mux11~1_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~40_combout )

	.dataa(vcc),
	.datab(\inst|Mux2~2_combout ),
	.datac(vcc),
	.datad(\inst12|Add0~40_combout ),
	.cin(gnd),
	.combout(\inst12|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux11~1 .lut_mask = 16'h3300;
defparam \inst12|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneii_lcell_comb \inst12|Mux11~2 (
// Equation(s):
// \inst12|Mux11~2_combout  = (\inst12|Mux4~5_combout  & (\inst12|Mux4~6_combout  & ((\inst12|Add1~40_combout )))) # (!\inst12|Mux4~5_combout  & (((\inst12|Mux11~1_combout )) # (!\inst12|Mux4~6_combout )))

	.dataa(\inst12|Mux4~5_combout ),
	.datab(\inst12|Mux4~6_combout ),
	.datac(\inst12|Mux11~1_combout ),
	.datad(\inst12|Add1~40_combout ),
	.cin(gnd),
	.combout(\inst12|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux11~2 .lut_mask = 16'hD951;
defparam \inst12|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneii_lcell_comb \inst12|Mux11~3 (
// Equation(s):
// \inst12|Mux11~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux11~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst18|Mux11~3_combout  & ((\inst8|DataB[20]~9_combout ) # (!\inst12|Mux11~2_combout ))) # (!\inst18|Mux11~3_combout  & 
// (\inst8|DataB[20]~9_combout  & !\inst12|Mux11~2_combout ))))

	.dataa(\inst18|Mux11~3_combout ),
	.datab(\inst12|Mux4~4_combout ),
	.datac(\inst8|DataB[20]~9_combout ),
	.datad(\inst12|Mux11~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux11~3 .lut_mask = 16'hEC32;
defparam \inst12|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneii_lcell_comb \inst12|Mux11~4 (
// Equation(s):
// \inst12|Mux11~4_combout  = (\inst12|Mux11~0_combout ) # ((!\inst|Mux0~2_combout  & \inst12|Mux11~3_combout ))

	.dataa(vcc),
	.datab(\inst|Mux0~2_combout ),
	.datac(\inst12|Mux11~0_combout ),
	.datad(\inst12|Mux11~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux11~4 .lut_mask = 16'hF3F0;
defparam \inst12|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N10
cycloneii_lcell_comb \inst18|RF~57 (
// Equation(s):
// \inst18|RF~57_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [20])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux11~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst12|Mux11~4_combout ),
	.datad(\inst18|RF[4][25]~2_combout ),
	.cin(gnd),
	.combout(\inst18|RF~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~57 .lut_mask = 16'h00D8;
defparam \inst18|RF~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N11
cycloneii_lcell_ff \inst18|RF[4][20] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][20]~regout ));

// Location: LCCOMB_X24_Y11_N26
cycloneii_lcell_comb \inst9|WriteData[20]~71 (
// Equation(s):
// \inst9|WriteData[20]~71_combout  = (\inst1|altsyncram_component|auto_generated|q_a [29] & (((\inst12|Mux11~4_combout )))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst7|Equal4~0_combout  & 
// (\inst4|altsyncram_component|auto_generated|q_a [20])) # (!\inst7|Equal4~0_combout  & ((\inst12|Mux11~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [20]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datac(\inst12|Mux11~4_combout ),
	.datad(\inst7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[20]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[20]~71 .lut_mask = 16'hE2F0;
defparam \inst9|WriteData[20]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N27
cycloneii_lcell_ff \inst18|RF[5][20] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[20]~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][20]~regout ));

// Location: LCCOMB_X28_Y15_N14
cycloneii_lcell_comb \inst18|Mux43~0 (
// Equation(s):
// \inst18|Mux43~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[5][20]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[4][20]~regout 
// ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\inst18|RF[4][20]~regout ),
	.datac(\inst18|RF[5][20]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux43~0 .lut_mask = 16'hE400;
defparam \inst18|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneii_lcell_comb \inst18|Mux43~1 (
// Equation(s):
// \inst18|Mux43~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & (((\inst1|altsyncram_component|auto_generated|q_a [16])))) # (!\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & 
// (\inst18|RF[1][20]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[0][20]~regout )))))

	.dataa(\inst18|RF[1][20]~regout ),
	.datab(\inst18|RF[0][20]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux43~1 .lut_mask = 16'hFA0C;
defparam \inst18|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneii_lcell_comb \inst18|Mux43~2 (
// Equation(s):
// \inst18|Mux43~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux43~1_combout  & (\inst18|RF[3][20]~regout )) # (!\inst18|Mux43~1_combout  & ((\inst18|RF[2][20]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux43~1_combout ))))

	.dataa(\inst18|RF[3][20]~regout ),
	.datab(\inst18|RF[2][20]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst18|Mux43~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux43~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneii_lcell_comb \inst18|Mux43~3 (
// Equation(s):
// \inst18|Mux43~3_combout  = (\inst18|Mux43~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux43~2_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datab(vcc),
	.datac(\inst18|Mux43~0_combout ),
	.datad(\inst18|Mux43~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux43~3 .lut_mask = 16'hF5F0;
defparam \inst18|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneii_lcell_comb \inst9|WriteData[18]~73 (
// Equation(s):
// \inst9|WriteData[18]~73_combout  = (\inst7|Equal4~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst12|Mux13~4_combout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & (\inst4|altsyncram_component|auto_generated|q_a 
// [18])))) # (!\inst7|Equal4~0_combout  & (((\inst12|Mux13~4_combout ))))

	.dataa(\inst7|Equal4~0_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datad(\inst12|Mux13~4_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[18]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[18]~73 .lut_mask = 16'hFD08;
defparam \inst9|WriteData[18]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N19
cycloneii_lcell_ff \inst18|RF[5][18] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[18]~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][18]~regout ));

// Location: LCCOMB_X22_Y15_N14
cycloneii_lcell_comb \inst18|Mux45~0 (
// Equation(s):
// \inst18|Mux45~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[5][18]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[4][18]~regout 
// ))))

	.dataa(\inst18|RF[4][18]~regout ),
	.datab(\inst18|RF[5][18]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux45~0 .lut_mask = 16'hC0A0;
defparam \inst18|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneii_lcell_comb \inst18|RF~69 (
// Equation(s):
// \inst18|RF~69_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [18])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux13~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[1][25]~8_combout ),
	.datad(\inst12|Mux13~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~69 .lut_mask = 16'h0B08;
defparam \inst18|RF~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N31
cycloneii_lcell_ff \inst18|RF[1][18] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][18]~regout ));

// Location: LCCOMB_X22_Y15_N24
cycloneii_lcell_comb \inst18|Mux45~1 (
// Equation(s):
// \inst18|Mux45~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & (((\inst18|RF[1][18]~regout ) # (\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[0][18]~regout  
// & ((!\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\inst18|RF[0][18]~regout ),
	.datac(\inst18|RF[1][18]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux45~1 .lut_mask = 16'hAAE4;
defparam \inst18|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneii_lcell_comb \inst18|Mux45~2 (
// Equation(s):
// \inst18|Mux45~2_combout  = (\inst18|Mux45~1_combout  & ((\inst18|RF[3][18]~regout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst18|Mux45~1_combout  & (((\inst18|RF[2][18]~regout  & \inst1|altsyncram_component|auto_generated|q_a 
// [17]))))

	.dataa(\inst18|RF[3][18]~regout ),
	.datab(\inst18|RF[2][18]~regout ),
	.datac(\inst18|Mux45~1_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux45~2 .lut_mask = 16'hACF0;
defparam \inst18|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneii_lcell_comb \inst18|Mux45~3 (
// Equation(s):
// \inst18|Mux45~3_combout  = (\inst18|Mux45~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux45~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst18|Mux45~0_combout ),
	.datad(\inst18|Mux45~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux45~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneii_lcell_comb \inst9|WriteData[17]~74 (
// Equation(s):
// \inst9|WriteData[17]~74_combout  = (\inst1|altsyncram_component|auto_generated|q_a [29] & (((\inst12|Mux14~4_combout )))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst7|Equal4~0_combout  & 
// (\inst4|altsyncram_component|auto_generated|q_a [17])) # (!\inst7|Equal4~0_combout  & ((\inst12|Mux14~4_combout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst7|Equal4~0_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst12|Mux14~4_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[17]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[17]~74 .lut_mask = 16'hFB40;
defparam \inst9|WriteData[17]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N21
cycloneii_lcell_ff \inst18|RF[5][17] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[17]~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][17]~regout ));

// Location: LCCOMB_X21_Y15_N16
cycloneii_lcell_comb \inst18|Mux46~0 (
// Equation(s):
// \inst18|Mux46~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[5][17]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[4][17]~regout 
// ))))

	.dataa(\inst18|RF[4][17]~regout ),
	.datab(\inst18|RF[5][17]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux46~0 .lut_mask = 16'hC0A0;
defparam \inst18|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneii_lcell_comb \inst18|Mux46~1 (
// Equation(s):
// \inst18|Mux46~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[1][17]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & 
// (((\inst18|RF[0][17]~regout  & !\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[1][17]~regout ),
	.datab(\inst18|RF[0][17]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux46~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneii_lcell_comb \inst18|Mux46~2 (
// Equation(s):
// \inst18|Mux46~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux46~1_combout  & ((\inst18|RF[3][17]~regout ))) # (!\inst18|Mux46~1_combout  & (\inst18|RF[2][17]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux46~1_combout ))))

	.dataa(\inst18|RF[2][17]~regout ),
	.datab(\inst18|RF[3][17]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst18|Mux46~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux46~2 .lut_mask = 16'hCFA0;
defparam \inst18|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneii_lcell_comb \inst18|Mux46~3 (
// Equation(s):
// \inst18|Mux46~3_combout  = (\inst18|Mux46~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux46~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst18|Mux46~0_combout ),
	.datad(\inst18|Mux46~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux46~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N28
cycloneii_lcell_comb \inst18|RF~77 (
// Equation(s):
// \inst18|RF~77_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [16])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux15~5_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [16]),
	.datac(\inst12|Mux15~5_combout ),
	.datad(\inst18|RF[4][25]~2_combout ),
	.cin(gnd),
	.combout(\inst18|RF~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~77 .lut_mask = 16'h00D8;
defparam \inst18|RF~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N29
cycloneii_lcell_ff \inst18|RF[4][16] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][16]~regout ));

// Location: LCCOMB_X20_Y15_N8
cycloneii_lcell_comb \inst18|Mux47~0 (
// Equation(s):
// \inst18|Mux47~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[5][16]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[4][16]~regout 
// )))))

	.dataa(\inst18|RF[5][16]~regout ),
	.datab(\inst18|RF[4][16]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux47~0 .lut_mask = 16'hA0C0;
defparam \inst18|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
cycloneii_lcell_comb \inst18|Mux47~1 (
// Equation(s):
// \inst18|Mux47~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & (((\inst1|altsyncram_component|auto_generated|q_a [16])))) # (!\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & 
// ((\inst18|RF[1][16]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[0][16]~regout ))))

	.dataa(\inst18|RF[0][16]~regout ),
	.datab(\inst18|RF[1][16]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux47~1 .lut_mask = 16'hFC0A;
defparam \inst18|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cycloneii_lcell_comb \inst18|Mux47~2 (
// Equation(s):
// \inst18|Mux47~2_combout  = (\inst18|Mux47~1_combout  & ((\inst18|RF[3][16]~regout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst18|Mux47~1_combout  & (((\inst18|RF[2][16]~regout  & \inst1|altsyncram_component|auto_generated|q_a 
// [17]))))

	.dataa(\inst18|RF[3][16]~regout ),
	.datab(\inst18|RF[2][16]~regout ),
	.datac(\inst18|Mux47~1_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux47~2 .lut_mask = 16'hACF0;
defparam \inst18|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneii_lcell_comb \inst18|Mux47~3 (
// Equation(s):
// \inst18|Mux47~3_combout  = (\inst18|Mux47~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux47~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst18|Mux47~0_combout ),
	.datad(\inst18|Mux47~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux47~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneii_lcell_comb \inst18|RF~86 (
// Equation(s):
// \inst18|RF~86_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux16~4_combout )))))

	.dataa(\inst18|RF[3][8]~14_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst12|Mux16~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~86 .lut_mask = 16'h4450;
defparam \inst18|RF~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N17
cycloneii_lcell_ff \inst18|RF[3][15] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][15]~regout ));

// Location: LCCOMB_X22_Y16_N12
cycloneii_lcell_comb \inst18|Mux48~1 (
// Equation(s):
// \inst18|Mux48~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & (((\inst1|altsyncram_component|auto_generated|q_a [16])))) # (!\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & 
// ((\inst18|RF[1][15]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[0][15]~regout ))))

	.dataa(\inst18|RF[0][15]~regout ),
	.datab(\inst18|RF[1][15]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux48~1 .lut_mask = 16'hFC0A;
defparam \inst18|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneii_lcell_comb \inst18|Mux48~2 (
// Equation(s):
// \inst18|Mux48~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux48~1_combout  & ((\inst18|RF[3][15]~regout ))) # (!\inst18|Mux48~1_combout  & (\inst18|RF[2][15]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux48~1_combout ))))

	.dataa(\inst18|RF[2][15]~regout ),
	.datab(\inst18|RF[3][15]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst18|Mux48~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux48~2 .lut_mask = 16'hCFA0;
defparam \inst18|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneii_lcell_comb \inst18|Mux48~0 (
// Equation(s):
// \inst18|Mux48~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[5][15]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[4][15]~regout 
// )))))

	.dataa(\inst18|RF[5][15]~regout ),
	.datab(\inst18|RF[4][15]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux48~0 .lut_mask = 16'hAC00;
defparam \inst18|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneii_lcell_comb \inst18|Mux48~3 (
// Equation(s):
// \inst18|Mux48~3_combout  = (\inst18|Mux48~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux48~2_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datab(vcc),
	.datac(\inst18|Mux48~2_combout ),
	.datad(\inst18|Mux48~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux48~3 .lut_mask = 16'hFF50;
defparam \inst18|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
cycloneii_lcell_comb \inst18|RF~87 (
// Equation(s):
// \inst18|RF~87_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [14]))) # (!\inst7|Equal4~1_combout  & (\inst12|Mux17~4_combout ))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst12|Mux17~4_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst18|RF[4][25]~2_combout ),
	.cin(gnd),
	.combout(\inst18|RF~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~87 .lut_mask = 16'h00E4;
defparam \inst18|RF~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N5
cycloneii_lcell_ff \inst18|RF[4][14] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~87_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][14]~regout ));

// Location: LCCOMB_X22_Y17_N14
cycloneii_lcell_comb \inst18|Mux49~0 (
// Equation(s):
// \inst18|Mux49~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[5][14]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[4][14]~regout 
// )))))

	.dataa(\inst18|RF[5][14]~regout ),
	.datab(\inst18|RF[4][14]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux49~0 .lut_mask = 16'hA0C0;
defparam \inst18|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneii_lcell_comb \inst18|RF~88 (
// Equation(s):
// \inst18|RF~88_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [14])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux17~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.datab(\inst18|RF[2][24]~5_combout ),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux17~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~88 .lut_mask = 16'h2320;
defparam \inst18|RF~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N23
cycloneii_lcell_ff \inst18|RF[2][14] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~88_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][14]~regout ));

// Location: LCCOMB_X20_Y17_N26
cycloneii_lcell_comb \inst18|RF~89 (
// Equation(s):
// \inst18|RF~89_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [14])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux17~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.datab(\inst18|RF[1][25]~8_combout ),
	.datac(\inst12|Mux17~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~89 .lut_mask = 16'h2230;
defparam \inst18|RF~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N27
cycloneii_lcell_ff \inst18|RF[1][14] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][14]~regout ));

// Location: LCCOMB_X22_Y17_N12
cycloneii_lcell_comb \inst18|Mux49~1 (
// Equation(s):
// \inst18|Mux49~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & (((\inst1|altsyncram_component|auto_generated|q_a [16])))) # (!\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & 
// ((\inst18|RF[1][14]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[0][14]~regout ))))

	.dataa(\inst18|RF[0][14]~regout ),
	.datab(\inst18|RF[1][14]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux49~1 .lut_mask = 16'hFC0A;
defparam \inst18|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneii_lcell_comb \inst18|Mux49~2 (
// Equation(s):
// \inst18|Mux49~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux49~1_combout  & (\inst18|RF[3][14]~regout )) # (!\inst18|Mux49~1_combout  & ((\inst18|RF[2][14]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux49~1_combout ))))

	.dataa(\inst18|RF[3][14]~regout ),
	.datab(\inst18|RF[2][14]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst18|Mux49~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux49~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneii_lcell_comb \inst18|Mux49~3 (
// Equation(s):
// \inst18|Mux49~3_combout  = (\inst18|Mux49~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux49~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst18|Mux49~0_combout ),
	.datad(\inst18|Mux49~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux49~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N18
cycloneii_lcell_comb \inst18|RF~170 (
// Equation(s):
// \inst18|RF~170_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [31])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux0~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst18|RF[0][19]~11_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [31]),
	.datad(\inst12|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~170_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~170 .lut_mask = 16'h3120;
defparam \inst18|RF~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N19
cycloneii_lcell_ff \inst18|RF[0][31] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~170_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][31]~regout ));

// Location: LCCOMB_X27_Y12_N4
cycloneii_lcell_comb \inst18|Mux0~1 (
// Equation(s):
// \inst18|Mux0~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & (((\inst1|altsyncram_component|auto_generated|q_a [21])))) # (!\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & 
// (\inst18|RF[1][31]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[0][31]~regout )))))

	.dataa(\inst18|RF[1][31]~regout ),
	.datab(\inst18|RF[0][31]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux0~1 .lut_mask = 16'hFA0C;
defparam \inst18|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N14
cycloneii_lcell_comb \inst18|Mux0~2 (
// Equation(s):
// \inst18|Mux0~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux0~1_combout  & (\inst18|RF[3][31]~regout )) # (!\inst18|Mux0~1_combout  & ((\inst18|RF[2][31]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux0~1_combout ))))

	.dataa(\inst18|RF[3][31]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\inst18|Mux0~1_combout ),
	.datad(\inst18|RF[2][31]~regout ),
	.cin(gnd),
	.combout(\inst18|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux0~2 .lut_mask = 16'hBCB0;
defparam \inst18|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneii_lcell_comb \inst18|RF~167 (
// Equation(s):
// \inst18|RF~167_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [31])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux0~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [31]),
	.datab(\inst7|Equal4~1_combout ),
	.datac(\inst18|RF[4][25]~2_combout ),
	.datad(\inst12|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~167_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~167 .lut_mask = 16'h0B08;
defparam \inst18|RF~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N25
cycloneii_lcell_ff \inst18|RF[4][31] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~167_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][31]~regout ));

// Location: LCCOMB_X27_Y12_N30
cycloneii_lcell_comb \inst18|Mux0~0 (
// Equation(s):
// \inst18|Mux0~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[5][31]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[4][31]~regout 
// )))))

	.dataa(\inst18|RF[5][31]~regout ),
	.datab(\inst18|RF[4][31]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux0~0 .lut_mask = 16'hA0C0;
defparam \inst18|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N24
cycloneii_lcell_comb \inst18|Mux0~3 (
// Equation(s):
// \inst18|Mux0~3_combout  = (\inst18|Mux0~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux0~2_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datab(vcc),
	.datac(\inst18|Mux0~2_combout ),
	.datad(\inst18|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst18|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux0~3 .lut_mask = 16'hFF50;
defparam \inst18|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cycloneii_lcell_comb \inst8|DataB[24]~5 (
// Equation(s):
// \inst8|DataB[24]~5_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux39~3_combout )))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst18|Mux39~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[24]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[24]~5 .lut_mask = 16'hCFC0;
defparam \inst8|DataB[24]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneii_lcell_comb \inst18|Mux10~1 (
// Equation(s):
// \inst18|Mux10~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[1][21]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & 
// (((\inst18|RF[0][21]~regout  & !\inst1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\inst18|RF[1][21]~regout ),
	.datab(\inst18|RF[0][21]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux10~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneii_lcell_comb \inst18|Mux10~2 (
// Equation(s):
// \inst18|Mux10~2_combout  = (\inst18|Mux10~1_combout  & ((\inst18|RF[3][21]~regout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst18|Mux10~1_combout  & (((\inst18|RF[2][21]~regout  & \inst1|altsyncram_component|auto_generated|q_a 
// [22]))))

	.dataa(\inst18|RF[3][21]~regout ),
	.datab(\inst18|RF[2][21]~regout ),
	.datac(\inst18|Mux10~1_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux10~2 .lut_mask = 16'hACF0;
defparam \inst18|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneii_lcell_comb \inst18|Mux10~3 (
// Equation(s):
// \inst18|Mux10~3_combout  = (\inst18|Mux10~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux10~2_combout ))

	.dataa(\inst18|Mux10~0_combout ),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst18|Mux10~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux10~3 .lut_mask = 16'hAFAA;
defparam \inst18|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneii_lcell_comb \inst8|DataB[17]~12 (
// Equation(s):
// \inst8|DataB[17]~12_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux46~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(vcc),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst18|Mux46~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[17]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[17]~12 .lut_mask = 16'hAFA0;
defparam \inst8|DataB[17]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneii_lcell_comb \inst12|LessThan0~1 (
// Equation(s):
// \inst12|LessThan0~1_cout  = CARRY((!\inst18|Mux31~3_combout  & \inst8|DataB[0]~29_combout ))

	.dataa(\inst18|Mux31~3_combout ),
	.datab(\inst8|DataB[0]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst12|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~1 .lut_mask = 16'h0044;
defparam \inst12|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneii_lcell_comb \inst12|LessThan0~3 (
// Equation(s):
// \inst12|LessThan0~3_cout  = CARRY((\inst18|Mux30~3_combout  & ((!\inst12|LessThan0~1_cout ) # (!\inst8|DataB[1]~28_combout ))) # (!\inst18|Mux30~3_combout  & (!\inst8|DataB[1]~28_combout  & !\inst12|LessThan0~1_cout )))

	.dataa(\inst18|Mux30~3_combout ),
	.datab(\inst8|DataB[1]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~1_cout ),
	.combout(),
	.cout(\inst12|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~3 .lut_mask = 16'h002B;
defparam \inst12|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneii_lcell_comb \inst12|LessThan0~5 (
// Equation(s):
// \inst12|LessThan0~5_cout  = CARRY((\inst18|Mux29~3_combout  & (\inst8|DataB[2]~27_combout  & !\inst12|LessThan0~3_cout )) # (!\inst18|Mux29~3_combout  & ((\inst8|DataB[2]~27_combout ) # (!\inst12|LessThan0~3_cout ))))

	.dataa(\inst18|Mux29~3_combout ),
	.datab(\inst8|DataB[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~3_cout ),
	.combout(),
	.cout(\inst12|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~5 .lut_mask = 16'h004D;
defparam \inst12|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneii_lcell_comb \inst12|LessThan0~7 (
// Equation(s):
// \inst12|LessThan0~7_cout  = CARRY((\inst8|DataB[3]~26_combout  & (\inst18|Mux28~3_combout  & !\inst12|LessThan0~5_cout )) # (!\inst8|DataB[3]~26_combout  & ((\inst18|Mux28~3_combout ) # (!\inst12|LessThan0~5_cout ))))

	.dataa(\inst8|DataB[3]~26_combout ),
	.datab(\inst18|Mux28~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~5_cout ),
	.combout(),
	.cout(\inst12|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~7 .lut_mask = 16'h004D;
defparam \inst12|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneii_lcell_comb \inst12|LessThan0~9 (
// Equation(s):
// \inst12|LessThan0~9_cout  = CARRY((\inst8|DataB[4]~25_combout  & ((!\inst12|LessThan0~7_cout ) # (!\inst18|Mux27~3_combout ))) # (!\inst8|DataB[4]~25_combout  & (!\inst18|Mux27~3_combout  & !\inst12|LessThan0~7_cout )))

	.dataa(\inst8|DataB[4]~25_combout ),
	.datab(\inst18|Mux27~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~7_cout ),
	.combout(),
	.cout(\inst12|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~9 .lut_mask = 16'h002B;
defparam \inst12|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneii_lcell_comb \inst12|LessThan0~11 (
// Equation(s):
// \inst12|LessThan0~11_cout  = CARRY((\inst8|DataB[5]~24_combout  & (\inst18|Mux26~3_combout  & !\inst12|LessThan0~9_cout )) # (!\inst8|DataB[5]~24_combout  & ((\inst18|Mux26~3_combout ) # (!\inst12|LessThan0~9_cout ))))

	.dataa(\inst8|DataB[5]~24_combout ),
	.datab(\inst18|Mux26~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~9_cout ),
	.combout(),
	.cout(\inst12|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~11 .lut_mask = 16'h004D;
defparam \inst12|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneii_lcell_comb \inst12|LessThan0~13 (
// Equation(s):
// \inst12|LessThan0~13_cout  = CARRY((\inst18|Mux25~3_combout  & (\inst8|DataB[6]~23_combout  & !\inst12|LessThan0~11_cout )) # (!\inst18|Mux25~3_combout  & ((\inst8|DataB[6]~23_combout ) # (!\inst12|LessThan0~11_cout ))))

	.dataa(\inst18|Mux25~3_combout ),
	.datab(\inst8|DataB[6]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~11_cout ),
	.combout(),
	.cout(\inst12|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~13 .lut_mask = 16'h004D;
defparam \inst12|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneii_lcell_comb \inst12|LessThan0~15 (
// Equation(s):
// \inst12|LessThan0~15_cout  = CARRY((\inst8|DataB[7]~22_combout  & (\inst18|Mux24~3_combout  & !\inst12|LessThan0~13_cout )) # (!\inst8|DataB[7]~22_combout  & ((\inst18|Mux24~3_combout ) # (!\inst12|LessThan0~13_cout ))))

	.dataa(\inst8|DataB[7]~22_combout ),
	.datab(\inst18|Mux24~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~13_cout ),
	.combout(),
	.cout(\inst12|LessThan0~15_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~15 .lut_mask = 16'h004D;
defparam \inst12|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneii_lcell_comb \inst12|LessThan0~17 (
// Equation(s):
// \inst12|LessThan0~17_cout  = CARRY((\inst18|Mux23~3_combout  & (\inst8|DataB[8]~21_combout  & !\inst12|LessThan0~15_cout )) # (!\inst18|Mux23~3_combout  & ((\inst8|DataB[8]~21_combout ) # (!\inst12|LessThan0~15_cout ))))

	.dataa(\inst18|Mux23~3_combout ),
	.datab(\inst8|DataB[8]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~15_cout ),
	.combout(),
	.cout(\inst12|LessThan0~17_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~17 .lut_mask = 16'h004D;
defparam \inst12|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneii_lcell_comb \inst12|LessThan0~19 (
// Equation(s):
// \inst12|LessThan0~19_cout  = CARRY((\inst18|Mux22~3_combout  & ((!\inst12|LessThan0~17_cout ) # (!\inst8|DataB[9]~20_combout ))) # (!\inst18|Mux22~3_combout  & (!\inst8|DataB[9]~20_combout  & !\inst12|LessThan0~17_cout )))

	.dataa(\inst18|Mux22~3_combout ),
	.datab(\inst8|DataB[9]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~17_cout ),
	.combout(),
	.cout(\inst12|LessThan0~19_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~19 .lut_mask = 16'h002B;
defparam \inst12|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneii_lcell_comb \inst12|LessThan0~21 (
// Equation(s):
// \inst12|LessThan0~21_cout  = CARRY((\inst8|DataB[10]~19_combout  & ((!\inst12|LessThan0~19_cout ) # (!\inst18|Mux21~3_combout ))) # (!\inst8|DataB[10]~19_combout  & (!\inst18|Mux21~3_combout  & !\inst12|LessThan0~19_cout )))

	.dataa(\inst8|DataB[10]~19_combout ),
	.datab(\inst18|Mux21~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~19_cout ),
	.combout(),
	.cout(\inst12|LessThan0~21_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~21 .lut_mask = 16'h002B;
defparam \inst12|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneii_lcell_comb \inst12|LessThan0~23 (
// Equation(s):
// \inst12|LessThan0~23_cout  = CARRY((\inst18|Mux20~3_combout  & ((!\inst12|LessThan0~21_cout ) # (!\inst8|DataB[11]~18_combout ))) # (!\inst18|Mux20~3_combout  & (!\inst8|DataB[11]~18_combout  & !\inst12|LessThan0~21_cout )))

	.dataa(\inst18|Mux20~3_combout ),
	.datab(\inst8|DataB[11]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~21_cout ),
	.combout(),
	.cout(\inst12|LessThan0~23_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~23 .lut_mask = 16'h002B;
defparam \inst12|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneii_lcell_comb \inst12|LessThan0~25 (
// Equation(s):
// \inst12|LessThan0~25_cout  = CARRY((\inst18|Mux19~3_combout  & (\inst8|DataB[12]~17_combout  & !\inst12|LessThan0~23_cout )) # (!\inst18|Mux19~3_combout  & ((\inst8|DataB[12]~17_combout ) # (!\inst12|LessThan0~23_cout ))))

	.dataa(\inst18|Mux19~3_combout ),
	.datab(\inst8|DataB[12]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~23_cout ),
	.combout(),
	.cout(\inst12|LessThan0~25_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~25 .lut_mask = 16'h004D;
defparam \inst12|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneii_lcell_comb \inst12|LessThan0~27 (
// Equation(s):
// \inst12|LessThan0~27_cout  = CARRY((\inst8|DataB[13]~16_combout  & (\inst18|Mux18~3_combout  & !\inst12|LessThan0~25_cout )) # (!\inst8|DataB[13]~16_combout  & ((\inst18|Mux18~3_combout ) # (!\inst12|LessThan0~25_cout ))))

	.dataa(\inst8|DataB[13]~16_combout ),
	.datab(\inst18|Mux18~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~25_cout ),
	.combout(),
	.cout(\inst12|LessThan0~27_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~27 .lut_mask = 16'h004D;
defparam \inst12|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneii_lcell_comb \inst12|LessThan0~29 (
// Equation(s):
// \inst12|LessThan0~29_cout  = CARRY((\inst18|Mux17~3_combout  & (\inst8|DataB[14]~15_combout  & !\inst12|LessThan0~27_cout )) # (!\inst18|Mux17~3_combout  & ((\inst8|DataB[14]~15_combout ) # (!\inst12|LessThan0~27_cout ))))

	.dataa(\inst18|Mux17~3_combout ),
	.datab(\inst8|DataB[14]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~27_cout ),
	.combout(),
	.cout(\inst12|LessThan0~29_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~29 .lut_mask = 16'h004D;
defparam \inst12|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneii_lcell_comb \inst12|LessThan0~31 (
// Equation(s):
// \inst12|LessThan0~31_cout  = CARRY((\inst8|DataB[15]~14_combout  & (\inst18|Mux16~3_combout  & !\inst12|LessThan0~29_cout )) # (!\inst8|DataB[15]~14_combout  & ((\inst18|Mux16~3_combout ) # (!\inst12|LessThan0~29_cout ))))

	.dataa(\inst8|DataB[15]~14_combout ),
	.datab(\inst18|Mux16~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~29_cout ),
	.combout(),
	.cout(\inst12|LessThan0~31_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~31 .lut_mask = 16'h004D;
defparam \inst12|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneii_lcell_comb \inst12|LessThan0~33 (
// Equation(s):
// \inst12|LessThan0~33_cout  = CARRY((\inst8|DataB[16]~13_combout  & ((!\inst12|LessThan0~31_cout ) # (!\inst18|Mux15~3_combout ))) # (!\inst8|DataB[16]~13_combout  & (!\inst18|Mux15~3_combout  & !\inst12|LessThan0~31_cout )))

	.dataa(\inst8|DataB[16]~13_combout ),
	.datab(\inst18|Mux15~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~31_cout ),
	.combout(),
	.cout(\inst12|LessThan0~33_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~33 .lut_mask = 16'h002B;
defparam \inst12|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneii_lcell_comb \inst12|LessThan0~35 (
// Equation(s):
// \inst12|LessThan0~35_cout  = CARRY((\inst18|Mux14~3_combout  & ((!\inst12|LessThan0~33_cout ) # (!\inst8|DataB[17]~12_combout ))) # (!\inst18|Mux14~3_combout  & (!\inst8|DataB[17]~12_combout  & !\inst12|LessThan0~33_cout )))

	.dataa(\inst18|Mux14~3_combout ),
	.datab(\inst8|DataB[17]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~33_cout ),
	.combout(),
	.cout(\inst12|LessThan0~35_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~35 .lut_mask = 16'h002B;
defparam \inst12|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneii_lcell_comb \inst12|LessThan0~37 (
// Equation(s):
// \inst12|LessThan0~37_cout  = CARRY((\inst8|DataB[18]~11_combout  & ((!\inst12|LessThan0~35_cout ) # (!\inst18|Mux13~3_combout ))) # (!\inst8|DataB[18]~11_combout  & (!\inst18|Mux13~3_combout  & !\inst12|LessThan0~35_cout )))

	.dataa(\inst8|DataB[18]~11_combout ),
	.datab(\inst18|Mux13~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~35_cout ),
	.combout(),
	.cout(\inst12|LessThan0~37_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~37 .lut_mask = 16'h002B;
defparam \inst12|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneii_lcell_comb \inst12|LessThan0~39 (
// Equation(s):
// \inst12|LessThan0~39_cout  = CARRY((\inst8|DataB[19]~10_combout  & (\inst18|Mux12~3_combout  & !\inst12|LessThan0~37_cout )) # (!\inst8|DataB[19]~10_combout  & ((\inst18|Mux12~3_combout ) # (!\inst12|LessThan0~37_cout ))))

	.dataa(\inst8|DataB[19]~10_combout ),
	.datab(\inst18|Mux12~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~37_cout ),
	.combout(),
	.cout(\inst12|LessThan0~39_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~39 .lut_mask = 16'h004D;
defparam \inst12|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneii_lcell_comb \inst12|LessThan0~41 (
// Equation(s):
// \inst12|LessThan0~41_cout  = CARRY((\inst18|Mux11~3_combout  & (\inst8|DataB[20]~9_combout  & !\inst12|LessThan0~39_cout )) # (!\inst18|Mux11~3_combout  & ((\inst8|DataB[20]~9_combout ) # (!\inst12|LessThan0~39_cout ))))

	.dataa(\inst18|Mux11~3_combout ),
	.datab(\inst8|DataB[20]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~39_cout ),
	.combout(),
	.cout(\inst12|LessThan0~41_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~41 .lut_mask = 16'h004D;
defparam \inst12|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneii_lcell_comb \inst12|LessThan0~43 (
// Equation(s):
// \inst12|LessThan0~43_cout  = CARRY((\inst8|DataB[21]~8_combout  & (\inst18|Mux10~3_combout  & !\inst12|LessThan0~41_cout )) # (!\inst8|DataB[21]~8_combout  & ((\inst18|Mux10~3_combout ) # (!\inst12|LessThan0~41_cout ))))

	.dataa(\inst8|DataB[21]~8_combout ),
	.datab(\inst18|Mux10~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~41_cout ),
	.combout(),
	.cout(\inst12|LessThan0~43_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~43 .lut_mask = 16'h004D;
defparam \inst12|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneii_lcell_comb \inst12|LessThan0~45 (
// Equation(s):
// \inst12|LessThan0~45_cout  = CARRY((\inst8|DataB[22]~7_combout  & ((!\inst12|LessThan0~43_cout ) # (!\inst18|Mux9~3_combout ))) # (!\inst8|DataB[22]~7_combout  & (!\inst18|Mux9~3_combout  & !\inst12|LessThan0~43_cout )))

	.dataa(\inst8|DataB[22]~7_combout ),
	.datab(\inst18|Mux9~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~43_cout ),
	.combout(),
	.cout(\inst12|LessThan0~45_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~45 .lut_mask = 16'h002B;
defparam \inst12|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneii_lcell_comb \inst12|LessThan0~47 (
// Equation(s):
// \inst12|LessThan0~47_cout  = CARRY((\inst8|DataB[23]~6_combout  & (\inst18|Mux8~3_combout  & !\inst12|LessThan0~45_cout )) # (!\inst8|DataB[23]~6_combout  & ((\inst18|Mux8~3_combout ) # (!\inst12|LessThan0~45_cout ))))

	.dataa(\inst8|DataB[23]~6_combout ),
	.datab(\inst18|Mux8~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~45_cout ),
	.combout(),
	.cout(\inst12|LessThan0~47_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~47 .lut_mask = 16'h004D;
defparam \inst12|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneii_lcell_comb \inst12|LessThan0~49 (
// Equation(s):
// \inst12|LessThan0~49_cout  = CARRY((\inst18|Mux7~3_combout  & (\inst8|DataB[24]~5_combout  & !\inst12|LessThan0~47_cout )) # (!\inst18|Mux7~3_combout  & ((\inst8|DataB[24]~5_combout ) # (!\inst12|LessThan0~47_cout ))))

	.dataa(\inst18|Mux7~3_combout ),
	.datab(\inst8|DataB[24]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~47_cout ),
	.combout(),
	.cout(\inst12|LessThan0~49_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~49 .lut_mask = 16'h004D;
defparam \inst12|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneii_lcell_comb \inst12|LessThan0~51 (
// Equation(s):
// \inst12|LessThan0~51_cout  = CARRY((\inst18|Mux6~3_combout  & ((!\inst12|LessThan0~49_cout ) # (!\inst8|DataB[25]~4_combout ))) # (!\inst18|Mux6~3_combout  & (!\inst8|DataB[25]~4_combout  & !\inst12|LessThan0~49_cout )))

	.dataa(\inst18|Mux6~3_combout ),
	.datab(\inst8|DataB[25]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~49_cout ),
	.combout(),
	.cout(\inst12|LessThan0~51_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~51 .lut_mask = 16'h002B;
defparam \inst12|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneii_lcell_comb \inst12|LessThan0~53 (
// Equation(s):
// \inst12|LessThan0~53_cout  = CARRY((\inst8|DataB[26]~3_combout  & ((!\inst12|LessThan0~51_cout ) # (!\inst18|Mux5~3_combout ))) # (!\inst8|DataB[26]~3_combout  & (!\inst18|Mux5~3_combout  & !\inst12|LessThan0~51_cout )))

	.dataa(\inst8|DataB[26]~3_combout ),
	.datab(\inst18|Mux5~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~51_cout ),
	.combout(),
	.cout(\inst12|LessThan0~53_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~53 .lut_mask = 16'h002B;
defparam \inst12|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneii_lcell_comb \inst12|LessThan0~55 (
// Equation(s):
// \inst12|LessThan0~55_cout  = CARRY((\inst18|Mux4~3_combout  & ((!\inst12|LessThan0~53_cout ) # (!\inst8|DataB[27]~2_combout ))) # (!\inst18|Mux4~3_combout  & (!\inst8|DataB[27]~2_combout  & !\inst12|LessThan0~53_cout )))

	.dataa(\inst18|Mux4~3_combout ),
	.datab(\inst8|DataB[27]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~53_cout ),
	.combout(),
	.cout(\inst12|LessThan0~55_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~55 .lut_mask = 16'h002B;
defparam \inst12|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneii_lcell_comb \inst12|LessThan0~57 (
// Equation(s):
// \inst12|LessThan0~57_cout  = CARRY((\inst18|Mux3~3_combout  & (\inst8|DataB[28]~1_combout  & !\inst12|LessThan0~55_cout )) # (!\inst18|Mux3~3_combout  & ((\inst8|DataB[28]~1_combout ) # (!\inst12|LessThan0~55_cout ))))

	.dataa(\inst18|Mux3~3_combout ),
	.datab(\inst8|DataB[28]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~55_cout ),
	.combout(),
	.cout(\inst12|LessThan0~57_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~57 .lut_mask = 16'h004D;
defparam \inst12|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneii_lcell_comb \inst12|LessThan0~59 (
// Equation(s):
// \inst12|LessThan0~59_cout  = CARRY((\inst8|DataB[29]~0_combout  & (\inst18|Mux2~3_combout  & !\inst12|LessThan0~57_cout )) # (!\inst8|DataB[29]~0_combout  & ((\inst18|Mux2~3_combout ) # (!\inst12|LessThan0~57_cout ))))

	.dataa(\inst8|DataB[29]~0_combout ),
	.datab(\inst18|Mux2~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~57_cout ),
	.combout(),
	.cout(\inst12|LessThan0~59_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~59 .lut_mask = 16'h004D;
defparam \inst12|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneii_lcell_comb \inst12|LessThan0~61 (
// Equation(s):
// \inst12|LessThan0~61_cout  = CARRY((\inst8|DataB[30]~30_combout  & ((!\inst12|LessThan0~59_cout ) # (!\inst18|Mux1~3_combout ))) # (!\inst8|DataB[30]~30_combout  & (!\inst18|Mux1~3_combout  & !\inst12|LessThan0~59_cout )))

	.dataa(\inst8|DataB[30]~30_combout ),
	.datab(\inst18|Mux1~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|LessThan0~59_cout ),
	.combout(),
	.cout(\inst12|LessThan0~61_cout ));
// synopsys translate_off
defparam \inst12|LessThan0~61 .lut_mask = 16'h002B;
defparam \inst12|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneii_lcell_comb \inst12|LessThan0~62 (
// Equation(s):
// \inst12|LessThan0~62_combout  = (\inst8|DataB[31]~31_combout  & ((\inst12|LessThan0~61_cout ) # (!\inst18|Mux0~3_combout ))) # (!\inst8|DataB[31]~31_combout  & (\inst12|LessThan0~61_cout  & !\inst18|Mux0~3_combout ))

	.dataa(vcc),
	.datab(\inst8|DataB[31]~31_combout ),
	.datac(vcc),
	.datad(\inst18|Mux0~3_combout ),
	.cin(\inst12|LessThan0~61_cout ),
	.combout(\inst12|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|LessThan0~62 .lut_mask = 16'hC0FC;
defparam \inst12|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneii_lcell_comb \inst12|Mux31~2 (
// Equation(s):
// \inst12|Mux31~2_combout  = (\inst|Mux1~1_combout  & ((\inst|Mux2~2_combout  & ((\inst12|LessThan0~62_combout ))) # (!\inst|Mux2~2_combout  & (\inst12|Add1~0_combout )))) # (!\inst|Mux1~1_combout  & (\inst|Mux2~2_combout ))

	.dataa(\inst|Mux1~1_combout ),
	.datab(\inst|Mux2~2_combout ),
	.datac(\inst12|Add1~0_combout ),
	.datad(\inst12|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\inst12|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux31~2 .lut_mask = 16'hEC64;
defparam \inst12|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneii_lcell_comb \inst12|Mux31~3 (
// Equation(s):
// \inst12|Mux31~3_combout  = (\inst12|Mux31~1_combout  & ((\inst8|DataB[0]~29_combout ) # ((\inst12|Mux31~2_combout ) # (!\inst12|Mux4~12_combout )))) # (!\inst12|Mux31~1_combout  & (\inst12|Mux31~2_combout  & ((\inst8|DataB[0]~29_combout ) # 
// (!\inst12|Mux4~12_combout ))))

	.dataa(\inst8|DataB[0]~29_combout ),
	.datab(\inst12|Mux31~1_combout ),
	.datac(\inst12|Mux4~12_combout ),
	.datad(\inst12|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux31~3 .lut_mask = 16'hEF8C;
defparam \inst12|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneii_lcell_comb \inst12|Mux31~4 (
// Equation(s):
// \inst12|Mux31~4_combout  = (\inst12|Mux4~12_combout  & (!\inst8|DataB[0]~29_combout  & (!\inst12|Mux31~1_combout ))) # (!\inst12|Mux4~12_combout  & (((\inst12|Mux31~2_combout ))))

	.dataa(\inst8|DataB[0]~29_combout ),
	.datab(\inst12|Mux31~1_combout ),
	.datac(\inst12|Mux4~12_combout ),
	.datad(\inst12|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux31~4 .lut_mask = 16'h1F10;
defparam \inst12|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneii_lcell_comb \inst12|Mux31~5 (
// Equation(s):
// \inst12|Mux31~5_combout  = (\inst|Mux0~2_combout  & ((!\inst12|Mux31~4_combout ))) # (!\inst|Mux0~2_combout  & (\inst|Mux1~1_combout ))

	.dataa(\inst|Mux1~1_combout ),
	.datab(\inst|Mux0~2_combout ),
	.datac(vcc),
	.datad(\inst12|Mux31~4_combout ),
	.cin(gnd),
	.combout(\inst12|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux31~5 .lut_mask = 16'h22EE;
defparam \inst12|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneii_lcell_comb \inst12|Mux31~6 (
// Equation(s):
// \inst12|Mux31~6_combout  = (\inst12|Mux31~3_combout  & (\inst12|Mux31~4_combout  $ (((!\inst12|Mux31~5_combout ))))) # (!\inst12|Mux31~3_combout  & (\inst12|Mux31~4_combout  & (\inst12|Mux31~0_combout )))

	.dataa(\inst12|Mux31~4_combout ),
	.datab(\inst12|Mux31~3_combout ),
	.datac(\inst12|Mux31~0_combout ),
	.datad(\inst12|Mux31~5_combout ),
	.cin(gnd),
	.combout(\inst12|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux31~6 .lut_mask = 16'hA864;
defparam \inst12|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneii_lcell_comb \inst18|RF~158 (
// Equation(s):
// \inst18|RF~158_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [0])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux31~6_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst12|Mux31~6_combout ),
	.datad(\inst18|RF[2][24]~5_combout ),
	.cin(gnd),
	.combout(\inst18|RF~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~158 .lut_mask = 16'h00D8;
defparam \inst18|RF~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y11_N13
cycloneii_lcell_ff \inst18|RF[2][0] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~158_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][0]~regout ));

// Location: LCCOMB_X25_Y14_N0
cycloneii_lcell_comb \inst18|RF~160 (
// Equation(s):
// \inst18|RF~160_combout  = (!\inst18|RF[0][19]~11_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [0])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux31~6_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst18|RF[0][19]~11_combout ),
	.datad(\inst12|Mux31~6_combout ),
	.cin(gnd),
	.combout(\inst18|RF~160_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~160 .lut_mask = 16'h0D08;
defparam \inst18|RF~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N1
cycloneii_lcell_ff \inst18|RF[0][0] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~160_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[0][19]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[0][0]~regout ));

// Location: LCCOMB_X25_Y11_N6
cycloneii_lcell_comb \inst18|Mux31~1 (
// Equation(s):
// \inst18|Mux31~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & (((\inst1|altsyncram_component|auto_generated|q_a [21])))) # (!\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & 
// (\inst18|RF[1][0]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[0][0]~regout )))))

	.dataa(\inst18|RF[1][0]~regout ),
	.datab(\inst18|RF[0][0]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux31~1 .lut_mask = 16'hFA0C;
defparam \inst18|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneii_lcell_comb \inst18|Mux31~2 (
// Equation(s):
// \inst18|Mux31~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux31~1_combout  & (\inst18|RF[3][0]~regout )) # (!\inst18|Mux31~1_combout  & ((\inst18|RF[2][0]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux31~1_combout ))))

	.dataa(\inst18|RF[3][0]~regout ),
	.datab(\inst18|RF[2][0]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst18|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux31~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneii_lcell_comb \inst18|Mux31~3 (
// Equation(s):
// \inst18|Mux31~3_combout  = (\inst18|Mux31~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux31~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux31~0_combout ),
	.datad(\inst18|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux31~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneii_lcell_comb \inst12|Add1~4 (
// Equation(s):
// \inst12|Add1~4_combout  = ((\inst18|Mux29~3_combout  $ (\inst8|DataB[2]~27_combout  $ (\inst12|Add1~3 )))) # (GND)
// \inst12|Add1~5  = CARRY((\inst18|Mux29~3_combout  & ((!\inst12|Add1~3 ) # (!\inst8|DataB[2]~27_combout ))) # (!\inst18|Mux29~3_combout  & (!\inst8|DataB[2]~27_combout  & !\inst12|Add1~3 )))

	.dataa(\inst18|Mux29~3_combout ),
	.datab(\inst8|DataB[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~3 ),
	.combout(\inst12|Add1~4_combout ),
	.cout(\inst12|Add1~5 ));
// synopsys translate_off
defparam \inst12|Add1~4 .lut_mask = 16'h962B;
defparam \inst12|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneii_lcell_comb \inst12|Add1~6 (
// Equation(s):
// \inst12|Add1~6_combout  = (\inst18|Mux28~3_combout  & ((\inst8|DataB[3]~26_combout  & (!\inst12|Add1~5 )) # (!\inst8|DataB[3]~26_combout  & (\inst12|Add1~5  & VCC)))) # (!\inst18|Mux28~3_combout  & ((\inst8|DataB[3]~26_combout  & ((\inst12|Add1~5 ) # 
// (GND))) # (!\inst8|DataB[3]~26_combout  & (!\inst12|Add1~5 ))))
// \inst12|Add1~7  = CARRY((\inst18|Mux28~3_combout  & (\inst8|DataB[3]~26_combout  & !\inst12|Add1~5 )) # (!\inst18|Mux28~3_combout  & ((\inst8|DataB[3]~26_combout ) # (!\inst12|Add1~5 ))))

	.dataa(\inst18|Mux28~3_combout ),
	.datab(\inst8|DataB[3]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~5 ),
	.combout(\inst12|Add1~6_combout ),
	.cout(\inst12|Add1~7 ));
// synopsys translate_off
defparam \inst12|Add1~6 .lut_mask = 16'h694D;
defparam \inst12|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneii_lcell_comb \inst12|Add1~8 (
// Equation(s):
// \inst12|Add1~8_combout  = ((\inst8|DataB[4]~25_combout  $ (\inst18|Mux27~3_combout  $ (\inst12|Add1~7 )))) # (GND)
// \inst12|Add1~9  = CARRY((\inst8|DataB[4]~25_combout  & (\inst18|Mux27~3_combout  & !\inst12|Add1~7 )) # (!\inst8|DataB[4]~25_combout  & ((\inst18|Mux27~3_combout ) # (!\inst12|Add1~7 ))))

	.dataa(\inst8|DataB[4]~25_combout ),
	.datab(\inst18|Mux27~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~7 ),
	.combout(\inst12|Add1~8_combout ),
	.cout(\inst12|Add1~9 ));
// synopsys translate_off
defparam \inst12|Add1~8 .lut_mask = 16'h964D;
defparam \inst12|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneii_lcell_comb \inst12|Add1~10 (
// Equation(s):
// \inst12|Add1~10_combout  = (\inst8|DataB[5]~24_combout  & ((\inst18|Mux26~3_combout  & (!\inst12|Add1~9 )) # (!\inst18|Mux26~3_combout  & ((\inst12|Add1~9 ) # (GND))))) # (!\inst8|DataB[5]~24_combout  & ((\inst18|Mux26~3_combout  & (\inst12|Add1~9  & 
// VCC)) # (!\inst18|Mux26~3_combout  & (!\inst12|Add1~9 ))))
// \inst12|Add1~11  = CARRY((\inst8|DataB[5]~24_combout  & ((!\inst12|Add1~9 ) # (!\inst18|Mux26~3_combout ))) # (!\inst8|DataB[5]~24_combout  & (!\inst18|Mux26~3_combout  & !\inst12|Add1~9 )))

	.dataa(\inst8|DataB[5]~24_combout ),
	.datab(\inst18|Mux26~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|Add1~9 ),
	.combout(\inst12|Add1~10_combout ),
	.cout(\inst12|Add1~11 ));
// synopsys translate_off
defparam \inst12|Add1~10 .lut_mask = 16'h692B;
defparam \inst12|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneii_lcell_comb \inst12|Mux25~0 (
// Equation(s):
// \inst12|Mux25~0_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~12_combout )

	.dataa(\inst|Mux2~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst12|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst12|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux25~0 .lut_mask = 16'h5500;
defparam \inst12|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneii_lcell_comb \inst12|Mux25~1 (
// Equation(s):
// \inst12|Mux25~1_combout  = (\inst12|Mux4~5_combout  & (\inst12|Add1~12_combout  & (\inst12|Mux4~6_combout ))) # (!\inst12|Mux4~5_combout  & (((\inst12|Mux25~0_combout ) # (!\inst12|Mux4~6_combout ))))

	.dataa(\inst12|Mux4~5_combout ),
	.datab(\inst12|Add1~12_combout ),
	.datac(\inst12|Mux4~6_combout ),
	.datad(\inst12|Mux25~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux25~1 .lut_mask = 16'hD585;
defparam \inst12|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneii_lcell_comb \inst12|Mux25~2 (
// Equation(s):
// \inst12|Mux25~2_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux25~1_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst8|DataB[6]~23_combout  & ((\inst18|Mux25~3_combout ) # (!\inst12|Mux25~1_combout ))) # (!\inst8|DataB[6]~23_combout  & 
// (\inst18|Mux25~3_combout  & !\inst12|Mux25~1_combout ))))

	.dataa(\inst8|DataB[6]~23_combout ),
	.datab(\inst18|Mux25~3_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux25~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux25~2 .lut_mask = 16'hF80E;
defparam \inst12|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneii_lcell_comb \inst12|Mux25~3 (
// Equation(s):
// \inst12|Mux25~3_combout  = (!\inst|Mux0~2_combout  & \inst12|Mux25~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux0~2_combout ),
	.datad(\inst12|Mux25~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux25~3 .lut_mask = 16'h0F00;
defparam \inst12|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneii_lcell_comb \inst12|Mux25~4 (
// Equation(s):
// \inst12|Mux25~4_combout  = (\inst12|Mux25~3_combout ) # ((!\inst8|DataB[6]~23_combout  & (!\inst18|Mux25~3_combout  & \inst12|Mux15~0_combout )))

	.dataa(\inst8|DataB[6]~23_combout ),
	.datab(\inst18|Mux25~3_combout ),
	.datac(\inst12|Mux25~3_combout ),
	.datad(\inst12|Mux15~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux25~4 .lut_mask = 16'hF1F0;
defparam \inst12|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneii_lcell_comb \inst9|WriteData[5]~86 (
// Equation(s):
// \inst9|WriteData[5]~86_combout  = (\inst1|altsyncram_component|auto_generated|q_a [29] & (((\inst12|Mux26~4_combout )))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst7|Equal4~0_combout  & (\inst4|altsyncram_component|auto_generated|q_a 
// [5])) # (!\inst7|Equal4~0_combout  & ((\inst12|Mux26~4_combout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [5]),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst12|Mux26~4_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[5]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[5]~86 .lut_mask = 16'hEF40;
defparam \inst9|WriteData[5]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N25
cycloneii_lcell_ff \inst18|RF[5][5] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[5]~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][5]~regout ));

// Location: LCCOMB_X25_Y13_N14
cycloneii_lcell_comb \inst18|Mux58~0 (
// Equation(s):
// \inst18|Mux58~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[5][5]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[4][5]~regout ))))

	.dataa(\inst18|RF[4][5]~regout ),
	.datab(\inst18|RF[5][5]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux58~0 .lut_mask = 16'hCA00;
defparam \inst18|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
cycloneii_lcell_comb \inst18|RF~133 (
// Equation(s):
// \inst18|RF~133_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [5])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux26~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [5]),
	.datac(\inst12|Mux26~4_combout ),
	.datad(\inst18|RF[2][24]~5_combout ),
	.cin(gnd),
	.combout(\inst18|RF~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~133 .lut_mask = 16'h00D8;
defparam \inst18|RF~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N3
cycloneii_lcell_ff \inst18|RF[2][5] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~133_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][5]~regout ));

// Location: LCCOMB_X25_Y13_N4
cycloneii_lcell_comb \inst18|Mux58~1 (
// Equation(s):
// \inst18|Mux58~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[1][5]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (((\inst18|RF[0][5]~regout  
// & !\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[1][5]~regout ),
	.datab(\inst18|RF[0][5]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux58~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneii_lcell_comb \inst18|Mux58~2 (
// Equation(s):
// \inst18|Mux58~2_combout  = (\inst18|Mux58~1_combout  & ((\inst18|RF[3][5]~regout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst18|Mux58~1_combout  & (((\inst18|RF[2][5]~regout  & \inst1|altsyncram_component|auto_generated|q_a 
// [17]))))

	.dataa(\inst18|RF[3][5]~regout ),
	.datab(\inst18|RF[2][5]~regout ),
	.datac(\inst18|Mux58~1_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux58~2 .lut_mask = 16'hACF0;
defparam \inst18|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneii_lcell_comb \inst18|Mux58~3 (
// Equation(s):
// \inst18|Mux58~3_combout  = (\inst18|Mux58~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux58~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst18|Mux58~0_combout ),
	.datad(\inst18|Mux58~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux58~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneii_lcell_comb \inst8|DataB[5]~24 (
// Equation(s):
// \inst8|DataB[5]~24_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [5])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux58~3_combout )))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst18|Mux58~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[5]~24 .lut_mask = 16'hCFC0;
defparam \inst8|DataB[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneii_lcell_comb \inst12|Mux26~1 (
// Equation(s):
// \inst12|Mux26~1_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst12|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst12|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux26~1 .lut_mask = 16'h0F00;
defparam \inst12|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneii_lcell_comb \inst12|Mux26~2 (
// Equation(s):
// \inst12|Mux26~2_combout  = (\inst12|Mux4~6_combout  & ((\inst12|Mux4~5_combout  & (\inst12|Add1~10_combout )) # (!\inst12|Mux4~5_combout  & ((\inst12|Mux26~1_combout ))))) # (!\inst12|Mux4~6_combout  & (!\inst12|Mux4~5_combout ))

	.dataa(\inst12|Mux4~6_combout ),
	.datab(\inst12|Mux4~5_combout ),
	.datac(\inst12|Add1~10_combout ),
	.datad(\inst12|Mux26~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux26~2 .lut_mask = 16'hB391;
defparam \inst12|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneii_lcell_comb \inst12|Mux26~3 (
// Equation(s):
// \inst12|Mux26~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux26~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst8|DataB[5]~24_combout  & ((\inst18|Mux26~3_combout ) # (!\inst12|Mux26~2_combout ))) # (!\inst8|DataB[5]~24_combout  & 
// (\inst18|Mux26~3_combout  & !\inst12|Mux26~2_combout ))))

	.dataa(\inst12|Mux4~4_combout ),
	.datab(\inst8|DataB[5]~24_combout ),
	.datac(\inst18|Mux26~3_combout ),
	.datad(\inst12|Mux26~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux26~3 .lut_mask = 16'hEA54;
defparam \inst12|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneii_lcell_comb \inst12|Mux26~4 (
// Equation(s):
// \inst12|Mux26~4_combout  = (\inst12|Mux26~0_combout  & ((\inst12|Mux15~0_combout ) # ((!\inst|Mux0~2_combout  & \inst12|Mux26~3_combout )))) # (!\inst12|Mux26~0_combout  & (!\inst|Mux0~2_combout  & ((\inst12|Mux26~3_combout ))))

	.dataa(\inst12|Mux26~0_combout ),
	.datab(\inst|Mux0~2_combout ),
	.datac(\inst12|Mux15~0_combout ),
	.datad(\inst12|Mux26~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux26~4 .lut_mask = 16'hB3A0;
defparam \inst12|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneii_lcell_comb \inst9|WriteData[4]~87 (
// Equation(s):
// \inst9|WriteData[4]~87_combout  = (\inst7|Equal4~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst12|Mux27~4_combout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & (\inst4|altsyncram_component|auto_generated|q_a 
// [4])))) # (!\inst7|Equal4~0_combout  & (((\inst12|Mux27~4_combout ))))

	.dataa(\inst7|Equal4~0_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [4]),
	.datac(\inst12|Mux27~4_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst9|WriteData[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[4]~87 .lut_mask = 16'hF0D8;
defparam \inst9|WriteData[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N31
cycloneii_lcell_ff \inst18|RF[5][4] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[4]~87_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][4]~regout ));

// Location: LCCOMB_X25_Y14_N14
cycloneii_lcell_comb \inst18|Mux59~0 (
// Equation(s):
// \inst18|Mux59~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[5][4]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[4][4]~regout ))))

	.dataa(\inst18|RF[4][4]~regout ),
	.datab(\inst18|RF[5][4]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux59~0 .lut_mask = 16'hCA00;
defparam \inst18|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneii_lcell_comb \inst18|Mux59~1 (
// Equation(s):
// \inst18|Mux59~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & (((\inst18|RF[1][4]~regout ) # (\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[0][4]~regout  & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[0][4]~regout ),
	.datab(\inst18|RF[1][4]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux59~1 .lut_mask = 16'hF0CA;
defparam \inst18|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneii_lcell_comb \inst18|Mux59~2 (
// Equation(s):
// \inst18|Mux59~2_combout  = (\inst18|Mux59~1_combout  & (((\inst18|RF[3][4]~regout ) # (!\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst18|Mux59~1_combout  & (\inst18|RF[2][4]~regout  & ((\inst1|altsyncram_component|auto_generated|q_a 
// [17]))))

	.dataa(\inst18|RF[2][4]~regout ),
	.datab(\inst18|RF[3][4]~regout ),
	.datac(\inst18|Mux59~1_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux59~2 .lut_mask = 16'hCAF0;
defparam \inst18|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneii_lcell_comb \inst18|Mux59~3 (
// Equation(s):
// \inst18|Mux59~3_combout  = (\inst18|Mux59~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux59~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst18|Mux59~0_combout ),
	.datad(\inst18|Mux59~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux59~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneii_lcell_comb \inst12|Mux27~0 (
// Equation(s):
// \inst12|Mux27~0_combout  = (!\inst18|Mux27~3_combout  & ((\inst7|Equal4~0_combout  & (!\inst1|altsyncram_component|auto_generated|q_a [4])) # (!\inst7|Equal4~0_combout  & ((!\inst18|Mux59~3_combout )))))

	.dataa(\inst18|Mux27~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst18|Mux59~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux27~0 .lut_mask = 16'h1015;
defparam \inst12|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneii_lcell_comb \inst12|Mux27~1 (
// Equation(s):
// \inst12|Mux27~1_combout  = (\inst12|Add0~8_combout  & !\inst|Mux2~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst12|Add0~8_combout ),
	.datad(\inst|Mux2~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux27~1 .lut_mask = 16'h00F0;
defparam \inst12|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneii_lcell_comb \inst12|Mux27~2 (
// Equation(s):
// \inst12|Mux27~2_combout  = (\inst12|Mux4~5_combout  & (\inst12|Mux4~6_combout  & ((\inst12|Add1~8_combout )))) # (!\inst12|Mux4~5_combout  & (((\inst12|Mux27~1_combout )) # (!\inst12|Mux4~6_combout )))

	.dataa(\inst12|Mux4~5_combout ),
	.datab(\inst12|Mux4~6_combout ),
	.datac(\inst12|Mux27~1_combout ),
	.datad(\inst12|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst12|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux27~2 .lut_mask = 16'hD951;
defparam \inst12|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneii_lcell_comb \inst12|Mux27~3 (
// Equation(s):
// \inst12|Mux27~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux27~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst8|DataB[4]~25_combout  & ((\inst18|Mux27~3_combout ) # (!\inst12|Mux27~2_combout ))) # (!\inst8|DataB[4]~25_combout  & 
// (\inst18|Mux27~3_combout  & !\inst12|Mux27~2_combout ))))

	.dataa(\inst8|DataB[4]~25_combout ),
	.datab(\inst18|Mux27~3_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux27~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux27~3 .lut_mask = 16'hF80E;
defparam \inst12|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneii_lcell_comb \inst12|Mux27~4 (
// Equation(s):
// \inst12|Mux27~4_combout  = (\inst|Mux0~2_combout  & (\inst12|Mux27~0_combout  & ((\inst12|Mux15~0_combout )))) # (!\inst|Mux0~2_combout  & ((\inst12|Mux27~3_combout ) # ((\inst12|Mux27~0_combout  & \inst12|Mux15~0_combout ))))

	.dataa(\inst|Mux0~2_combout ),
	.datab(\inst12|Mux27~0_combout ),
	.datac(\inst12|Mux27~3_combout ),
	.datad(\inst12|Mux15~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux27~4 .lut_mask = 16'hDC50;
defparam \inst12|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N22
cycloneii_lcell_comb \inst18|RF~142 (
// Equation(s):
// \inst18|RF~142_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [3])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux28~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst18|RF[4][25]~2_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst12|Mux28~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~142 .lut_mask = 16'h3120;
defparam \inst18|RF~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N23
cycloneii_lcell_ff \inst18|RF[4][3] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~142_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][3]~regout ));

// Location: LCCOMB_X25_Y12_N22
cycloneii_lcell_comb \inst18|Mux28~0 (
// Equation(s):
// \inst18|Mux28~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[5][3]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[4][3]~regout )))))

	.dataa(\inst18|RF[5][3]~regout ),
	.datab(\inst18|RF[4][3]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux28~0 .lut_mask = 16'hAC00;
defparam \inst18|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneii_lcell_comb \inst18|RF~146 (
// Equation(s):
// \inst18|RF~146_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [3])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux28~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst18|RF[3][8]~14_combout ),
	.datac(\inst12|Mux28~4_combout ),
	.datad(\inst7|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst18|RF~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~146 .lut_mask = 16'h2230;
defparam \inst18|RF~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N21
cycloneii_lcell_ff \inst18|RF[3][3] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~146_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][3]~regout ));

// Location: LCCOMB_X25_Y12_N26
cycloneii_lcell_comb \inst18|Mux28~1 (
// Equation(s):
// \inst18|Mux28~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [21] & (((\inst18|RF[1][3]~regout ) # (\inst1|altsyncram_component|auto_generated|q_a [22])))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[0][3]~regout  & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\inst18|RF[0][3]~regout ),
	.datab(\inst18|RF[1][3]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst18|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux28~1 .lut_mask = 16'hF0CA;
defparam \inst18|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneii_lcell_comb \inst18|Mux28~2 (
// Equation(s):
// \inst18|Mux28~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux28~1_combout  & ((\inst18|RF[3][3]~regout ))) # (!\inst18|Mux28~1_combout  & (\inst18|RF[2][3]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux28~1_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\inst18|RF[2][3]~regout ),
	.datac(\inst18|RF[3][3]~regout ),
	.datad(\inst18|Mux28~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux28~2 .lut_mask = 16'hF588;
defparam \inst18|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneii_lcell_comb \inst18|Mux28~3 (
// Equation(s):
// \inst18|Mux28~3_combout  = (\inst18|Mux28~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux28~2_combout ))

	.dataa(vcc),
	.datab(\inst18|Mux28~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst18|Mux28~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux28~3 .lut_mask = 16'hCFCC;
defparam \inst18|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneii_lcell_comb \inst12|Mux28~0 (
// Equation(s):
// \inst12|Mux28~0_combout  = (!\inst8|DataB[3]~26_combout  & (!\inst18|Mux28~3_combout  & (\inst12|Mux31~0_combout  & \inst12|Mux4~12_combout )))

	.dataa(\inst8|DataB[3]~26_combout ),
	.datab(\inst18|Mux28~3_combout ),
	.datac(\inst12|Mux31~0_combout ),
	.datad(\inst12|Mux4~12_combout ),
	.cin(gnd),
	.combout(\inst12|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux28~0 .lut_mask = 16'h1000;
defparam \inst12|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneii_lcell_comb \inst12|Mux28~1 (
// Equation(s):
// \inst12|Mux28~1_combout  = (\inst12|Add0~6_combout  & !\inst|Mux2~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst12|Add0~6_combout ),
	.datad(\inst|Mux2~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux28~1 .lut_mask = 16'h00F0;
defparam \inst12|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneii_lcell_comb \inst12|Mux28~2 (
// Equation(s):
// \inst12|Mux28~2_combout  = (\inst12|Mux4~5_combout  & (\inst12|Mux4~6_combout  & (\inst12|Add1~6_combout ))) # (!\inst12|Mux4~5_combout  & (((\inst12|Mux28~1_combout )) # (!\inst12|Mux4~6_combout )))

	.dataa(\inst12|Mux4~5_combout ),
	.datab(\inst12|Mux4~6_combout ),
	.datac(\inst12|Add1~6_combout ),
	.datad(\inst12|Mux28~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux28~2 .lut_mask = 16'hD591;
defparam \inst12|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneii_lcell_comb \inst12|Mux28~3 (
// Equation(s):
// \inst12|Mux28~3_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux28~2_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst8|DataB[3]~26_combout  & ((\inst18|Mux28~3_combout ) # (!\inst12|Mux28~2_combout ))) # (!\inst8|DataB[3]~26_combout  & 
// (\inst18|Mux28~3_combout  & !\inst12|Mux28~2_combout ))))

	.dataa(\inst8|DataB[3]~26_combout ),
	.datab(\inst18|Mux28~3_combout ),
	.datac(\inst12|Mux4~4_combout ),
	.datad(\inst12|Mux28~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux28~3 .lut_mask = 16'hF80E;
defparam \inst12|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneii_lcell_comb \inst12|Mux28~4 (
// Equation(s):
// \inst12|Mux28~4_combout  = (\inst12|Mux28~0_combout ) # ((!\inst|Mux0~2_combout  & \inst12|Mux28~3_combout ))

	.dataa(vcc),
	.datab(\inst|Mux0~2_combout ),
	.datac(\inst12|Mux28~0_combout ),
	.datad(\inst12|Mux28~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux28~4 .lut_mask = 16'hF3F0;
defparam \inst12|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneii_lcell_comb \inst9|WriteData[2]~89 (
// Equation(s):
// \inst9|WriteData[2]~89_combout  = (\inst1|altsyncram_component|auto_generated|q_a [29] & (((\inst12|Mux29~4_combout )))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst7|Equal4~0_combout  & 
// ((\inst4|altsyncram_component|auto_generated|q_a [2]))) # (!\inst7|Equal4~0_combout  & (\inst12|Mux29~4_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst7|Equal4~0_combout ),
	.datac(\inst12|Mux29~4_combout ),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst9|WriteData[2]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[2]~89 .lut_mask = 16'hF4B0;
defparam \inst9|WriteData[2]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N23
cycloneii_lcell_ff \inst18|RF[5][2] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst9|WriteData[2]~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[5][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[5][2]~regout ));

// Location: LCCOMB_X21_Y13_N14
cycloneii_lcell_comb \inst18|RF~147 (
// Equation(s):
// \inst18|RF~147_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [2])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux29~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst12|Mux29~4_combout ),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst18|RF[4][25]~2_combout ),
	.cin(gnd),
	.combout(\inst18|RF~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~147 .lut_mask = 16'h00AC;
defparam \inst18|RF~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N15
cycloneii_lcell_ff \inst18|RF[4][2] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~147_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][2]~regout ));

// Location: LCCOMB_X27_Y15_N16
cycloneii_lcell_comb \inst18|Mux61~0 (
// Equation(s):
// \inst18|Mux61~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[5][2]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[4][2]~regout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst18|RF[5][2]~regout ),
	.datac(\inst18|RF[4][2]~regout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux61~0 .lut_mask = 16'h88A0;
defparam \inst18|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneii_lcell_comb \inst18|Mux61~1 (
// Equation(s):
// \inst18|Mux61~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & (((\inst1|altsyncram_component|auto_generated|q_a [16])))) # (!\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & 
// (\inst18|RF[1][2]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[0][2]~regout )))))

	.dataa(\inst18|RF[1][2]~regout ),
	.datab(\inst18|RF[0][2]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst18|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux61~1 .lut_mask = 16'hFA0C;
defparam \inst18|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneii_lcell_comb \inst18|Mux61~2 (
// Equation(s):
// \inst18|Mux61~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux61~1_combout  & ((\inst18|RF[3][2]~regout ))) # (!\inst18|Mux61~1_combout  & (\inst18|RF[2][2]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux61~1_combout ))))

	.dataa(\inst18|RF[2][2]~regout ),
	.datab(\inst18|RF[3][2]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst18|Mux61~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux61~2 .lut_mask = 16'hCFA0;
defparam \inst18|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneii_lcell_comb \inst18|Mux61~3 (
// Equation(s):
// \inst18|Mux61~3_combout  = (\inst18|Mux61~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux61~2_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datab(vcc),
	.datac(\inst18|Mux61~0_combout ),
	.datad(\inst18|Mux61~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux61~3 .lut_mask = 16'hF5F0;
defparam \inst18|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneii_lcell_comb \inst8|DataB[2]~27 (
// Equation(s):
// \inst8|DataB[2]~27_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [2])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux61~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datab(vcc),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst18|Mux61~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[2]~27 .lut_mask = 16'hAFA0;
defparam \inst8|DataB[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneii_lcell_comb \inst12|Mux29~0 (
// Equation(s):
// \inst12|Mux29~0_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst12|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst12|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux29~0 .lut_mask = 16'h0F00;
defparam \inst12|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneii_lcell_comb \inst12|Mux29~1 (
// Equation(s):
// \inst12|Mux29~1_combout  = (\inst12|Mux4~6_combout  & ((\inst12|Mux4~5_combout  & (\inst12|Add1~4_combout )) # (!\inst12|Mux4~5_combout  & ((\inst12|Mux29~0_combout ))))) # (!\inst12|Mux4~6_combout  & (!\inst12|Mux4~5_combout ))

	.dataa(\inst12|Mux4~6_combout ),
	.datab(\inst12|Mux4~5_combout ),
	.datac(\inst12|Add1~4_combout ),
	.datad(\inst12|Mux29~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux29~1 .lut_mask = 16'hB391;
defparam \inst12|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneii_lcell_comb \inst12|Mux29~2 (
// Equation(s):
// \inst12|Mux29~2_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux29~1_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst8|DataB[2]~27_combout  & ((\inst18|Mux29~3_combout ) # (!\inst12|Mux29~1_combout ))) # (!\inst8|DataB[2]~27_combout  & 
// (\inst18|Mux29~3_combout  & !\inst12|Mux29~1_combout ))))

	.dataa(\inst12|Mux4~4_combout ),
	.datab(\inst8|DataB[2]~27_combout ),
	.datac(\inst18|Mux29~3_combout ),
	.datad(\inst12|Mux29~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux29~2 .lut_mask = 16'hEA54;
defparam \inst12|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneii_lcell_comb \inst12|Mux29~3 (
// Equation(s):
// \inst12|Mux29~3_combout  = (!\inst|Mux0~2_combout  & \inst12|Mux29~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux0~2_combout ),
	.datad(\inst12|Mux29~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux29~3 .lut_mask = 16'h0F00;
defparam \inst12|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneii_lcell_comb \inst12|Mux29~4 (
// Equation(s):
// \inst12|Mux29~4_combout  = (\inst12|Mux29~3_combout ) # ((!\inst18|Mux29~3_combout  & (!\inst8|DataB[2]~27_combout  & \inst12|Mux15~0_combout )))

	.dataa(\inst18|Mux29~3_combout ),
	.datab(\inst8|DataB[2]~27_combout ),
	.datac(\inst12|Mux15~0_combout ),
	.datad(\inst12|Mux29~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux29~4 .lut_mask = 16'hFF10;
defparam \inst12|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneii_lcell_comb \inst18|RF~157 (
// Equation(s):
// \inst18|RF~157_combout  = (!\inst18|RF[4][25]~2_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [0])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux31~6_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst12|Mux31~6_combout ),
	.datad(\inst18|RF[4][25]~2_combout ),
	.cin(gnd),
	.combout(\inst18|RF~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~157 .lut_mask = 16'h00D8;
defparam \inst18|RF~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N27
cycloneii_lcell_ff \inst18|RF[4][0] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~157_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[4][25]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[4][0]~regout ));

// Location: LCCOMB_X25_Y15_N14
cycloneii_lcell_comb \inst18|Mux63~0 (
// Equation(s):
// \inst18|Mux63~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[5][0]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[4][0]~regout )))))

	.dataa(\inst18|RF[5][0]~regout ),
	.datab(\inst18|RF[4][0]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux63~0 .lut_mask = 16'hAC00;
defparam \inst18|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneii_lcell_comb \inst18|RF~161 (
// Equation(s):
// \inst18|RF~161_combout  = (!\inst18|RF[3][8]~14_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [0])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux31~6_combout )))))

	.dataa(\inst18|RF[3][8]~14_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst7|Equal4~1_combout ),
	.datad(\inst12|Mux31~6_combout ),
	.cin(gnd),
	.combout(\inst18|RF~161_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~161 .lut_mask = 16'h4540;
defparam \inst18|RF~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y11_N21
cycloneii_lcell_ff \inst18|RF[3][0] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~161_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[3][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[3][0]~regout ));

// Location: LCCOMB_X19_Y13_N12
cycloneii_lcell_comb \inst18|RF~159 (
// Equation(s):
// \inst18|RF~159_combout  = (!\inst18|RF[1][25]~8_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [0])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux31~6_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst12|Mux31~6_combout ),
	.datad(\inst18|RF[1][25]~8_combout ),
	.cin(gnd),
	.combout(\inst18|RF~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~159 .lut_mask = 16'h00D8;
defparam \inst18|RF~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N13
cycloneii_lcell_ff \inst18|RF[1][0] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~159_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[1][25]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[1][0]~regout ));

// Location: LCCOMB_X25_Y15_N0
cycloneii_lcell_comb \inst18|Mux63~1 (
// Equation(s):
// \inst18|Mux63~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & (((\inst18|RF[1][0]~regout ) # (\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst18|RF[0][0]~regout  & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[0][0]~regout ),
	.datab(\inst18|RF[1][0]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux63~1 .lut_mask = 16'hF0CA;
defparam \inst18|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneii_lcell_comb \inst18|Mux63~2 (
// Equation(s):
// \inst18|Mux63~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux63~1_combout  & ((\inst18|RF[3][0]~regout ))) # (!\inst18|Mux63~1_combout  & (\inst18|RF[2][0]~regout )))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux63~1_combout ))))

	.dataa(\inst18|RF[2][0]~regout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst18|RF[3][0]~regout ),
	.datad(\inst18|Mux63~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux63~2 .lut_mask = 16'hF388;
defparam \inst18|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneii_lcell_comb \inst18|Mux63~3 (
// Equation(s):
// \inst18|Mux63~3_combout  = (\inst18|Mux63~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [18] & \inst18|Mux63~2_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datab(vcc),
	.datac(\inst18|Mux63~0_combout ),
	.datad(\inst18|Mux63~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux63~3 .lut_mask = 16'hF5F0;
defparam \inst18|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneii_lcell_comb \inst18|RF~123 (
// Equation(s):
// \inst18|RF~123_combout  = (!\inst18|RF[2][24]~5_combout  & ((\inst7|Equal4~1_combout  & (\inst4|altsyncram_component|auto_generated|q_a [7])) # (!\inst7|Equal4~1_combout  & ((\inst12|Mux24~4_combout )))))

	.dataa(\inst7|Equal4~1_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [7]),
	.datac(\inst18|RF[2][24]~5_combout ),
	.datad(\inst12|Mux24~4_combout ),
	.cin(gnd),
	.combout(\inst18|RF~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|RF~123 .lut_mask = 16'h0D08;
defparam \inst18|RF~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N31
cycloneii_lcell_ff \inst18|RF[2][7] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst18|RF~123_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|RF[2][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|RF[2][7]~regout ));

// Location: LCCOMB_X25_Y17_N2
cycloneii_lcell_comb \inst18|Mux56~1 (
// Equation(s):
// \inst18|Mux56~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & ((\inst18|RF[1][7]~regout ) # ((\inst1|altsyncram_component|auto_generated|q_a [17])))) # (!\inst1|altsyncram_component|auto_generated|q_a [16] & (((\inst18|RF[0][7]~regout  
// & !\inst1|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst18|RF[1][7]~regout ),
	.datab(\inst18|RF[0][7]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst18|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux56~1 .lut_mask = 16'hF0AC;
defparam \inst18|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneii_lcell_comb \inst18|Mux56~2 (
// Equation(s):
// \inst18|Mux56~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\inst18|Mux56~1_combout  & (\inst18|RF[3][7]~regout )) # (!\inst18|Mux56~1_combout  & ((\inst18|RF[2][7]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [17] & (((\inst18|Mux56~1_combout ))))

	.dataa(\inst18|RF[3][7]~regout ),
	.datab(\inst18|RF[2][7]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst18|Mux56~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux56~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneii_lcell_comb \inst18|Mux56~3 (
// Equation(s):
// \inst18|Mux56~3_combout  = (\inst18|Mux56~0_combout ) # ((\inst18|Mux56~2_combout  & !\inst1|altsyncram_component|auto_generated|q_a [18]))

	.dataa(vcc),
	.datab(\inst18|Mux56~0_combout ),
	.datac(\inst18|Mux56~2_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst18|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux56~3 .lut_mask = 16'hCCFC;
defparam \inst18|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneii_lcell_comb \inst8|DataB[7]~22 (
// Equation(s):
// \inst8|DataB[7]~22_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [7])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux56~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datab(vcc),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst18|Mux56~3_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[7]~22 .lut_mask = 16'hAFA0;
defparam \inst8|DataB[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneii_lcell_comb \inst12|Mux24~0 (
// Equation(s):
// \inst12|Mux24~0_combout  = (!\inst|Mux2~2_combout  & \inst12|Add0~14_combout )

	.dataa(\inst|Mux2~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst12|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst12|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux24~0 .lut_mask = 16'h5500;
defparam \inst12|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneii_lcell_comb \inst12|Mux24~1 (
// Equation(s):
// \inst12|Mux24~1_combout  = (\inst12|Mux4~6_combout  & ((\inst12|Mux4~5_combout  & ((\inst12|Add1~14_combout ))) # (!\inst12|Mux4~5_combout  & (\inst12|Mux24~0_combout )))) # (!\inst12|Mux4~6_combout  & (!\inst12|Mux4~5_combout ))

	.dataa(\inst12|Mux4~6_combout ),
	.datab(\inst12|Mux4~5_combout ),
	.datac(\inst12|Mux24~0_combout ),
	.datad(\inst12|Add1~14_combout ),
	.cin(gnd),
	.combout(\inst12|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux24~1 .lut_mask = 16'hB931;
defparam \inst12|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneii_lcell_comb \inst12|Mux24~2 (
// Equation(s):
// \inst12|Mux24~2_combout  = (\inst12|Mux4~4_combout  & (((\inst12|Mux24~1_combout )))) # (!\inst12|Mux4~4_combout  & ((\inst18|Mux24~3_combout  & ((\inst8|DataB[7]~22_combout ) # (!\inst12|Mux24~1_combout ))) # (!\inst18|Mux24~3_combout  & 
// (\inst8|DataB[7]~22_combout  & !\inst12|Mux24~1_combout ))))

	.dataa(\inst18|Mux24~3_combout ),
	.datab(\inst12|Mux4~4_combout ),
	.datac(\inst8|DataB[7]~22_combout ),
	.datad(\inst12|Mux24~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux24~2 .lut_mask = 16'hEC32;
defparam \inst12|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneii_lcell_comb \inst12|Mux24~3 (
// Equation(s):
// \inst12|Mux24~3_combout  = (!\inst|Mux0~2_combout  & \inst12|Mux24~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux0~2_combout ),
	.datad(\inst12|Mux24~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux24~3 .lut_mask = 16'h0F00;
defparam \inst12|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneii_lcell_comb \inst12|Mux24~4 (
// Equation(s):
// \inst12|Mux24~4_combout  = (\inst12|Mux24~3_combout ) # ((!\inst18|Mux24~3_combout  & (!\inst8|DataB[7]~22_combout  & \inst12|Mux15~0_combout )))

	.dataa(\inst18|Mux24~3_combout ),
	.datab(\inst8|DataB[7]~22_combout ),
	.datac(\inst12|Mux15~0_combout ),
	.datad(\inst12|Mux24~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux24~4 .lut_mask = 16'hFF10;
defparam \inst12|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneii_lcell_comb \inst12|Equal0~4 (
// Equation(s):
// \inst12|Equal0~4_combout  = (!\inst12|Mux22~4_combout  & (!\inst12|Mux24~4_combout  & (!\inst12|Mux21~4_combout  & !\inst12|Mux20~4_combout )))

	.dataa(\inst12|Mux22~4_combout ),
	.datab(\inst12|Mux24~4_combout ),
	.datac(\inst12|Mux21~4_combout ),
	.datad(\inst12|Mux20~4_combout ),
	.cin(gnd),
	.combout(\inst12|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Equal0~4 .lut_mask = 16'h0001;
defparam \inst12|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneii_lcell_comb \inst12|Equal0~1 (
// Equation(s):
// \inst12|Equal0~1_combout  = (!\inst12|Mux19~4_combout  & (!\inst12|Mux18~4_combout  & (!\inst12|Mux16~4_combout  & !\inst12|Mux17~4_combout )))

	.dataa(\inst12|Mux19~4_combout ),
	.datab(\inst12|Mux18~4_combout ),
	.datac(\inst12|Mux16~4_combout ),
	.datad(\inst12|Mux17~4_combout ),
	.cin(gnd),
	.combout(\inst12|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Equal0~1 .lut_mask = 16'h0001;
defparam \inst12|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneii_lcell_comb \inst12|Equal0~5 (
// Equation(s):
// \inst12|Equal0~5_combout  = (\inst12|Equal0~3_combout  & (\inst12|Equal0~4_combout  & (!\inst12|Mux1~4_combout  & \inst12|Equal0~1_combout )))

	.dataa(\inst12|Equal0~3_combout ),
	.datab(\inst12|Equal0~4_combout ),
	.datac(\inst12|Mux1~4_combout ),
	.datad(\inst12|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst12|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Equal0~5 .lut_mask = 16'h0800;
defparam \inst12|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneii_lcell_comb \inst12|Equal0~8 (
// Equation(s):
// \inst12|Equal0~8_combout  = (!\inst12|Mux11~4_combout  & (!\inst12|Mux9~4_combout  & (!\inst12|Mux10~4_combout  & !\inst12|Mux8~4_combout )))

	.dataa(\inst12|Mux11~4_combout ),
	.datab(\inst12|Mux9~4_combout ),
	.datac(\inst12|Mux10~4_combout ),
	.datad(\inst12|Mux8~4_combout ),
	.cin(gnd),
	.combout(\inst12|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Equal0~8 .lut_mask = 16'h0001;
defparam \inst12|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N26
cycloneii_lcell_comb \inst12|Equal0~7 (
// Equation(s):
// \inst12|Equal0~7_combout  = (!\inst12|Mux5~4_combout  & (!\inst12|Mux4~11_combout  & (!\inst12|Mux6~4_combout  & !\inst12|Mux7~4_combout )))

	.dataa(\inst12|Mux5~4_combout ),
	.datab(\inst12|Mux4~11_combout ),
	.datac(\inst12|Mux6~4_combout ),
	.datad(\inst12|Mux7~4_combout ),
	.cin(gnd),
	.combout(\inst12|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Equal0~7 .lut_mask = 16'h0001;
defparam \inst12|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneii_lcell_comb \inst14~0 (
// Equation(s):
// \inst14~0_combout  = (!\inst12|Mux31~6_combout  & (\inst7|Equal6~0_combout  & (\inst12|Equal0~8_combout  & \inst12|Equal0~7_combout )))

	.dataa(\inst12|Mux31~6_combout ),
	.datab(\inst7|Equal6~0_combout ),
	.datac(\inst12|Equal0~8_combout ),
	.datad(\inst12|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14~0 .lut_mask = 16'h4000;
defparam \inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneii_lcell_comb \inst12|Equal0~6 (
// Equation(s):
// \inst12|Equal0~6_combout  = (!\inst12|Mux13~4_combout  & (!\inst12|Mux14~4_combout  & (!\inst12|Mux12~4_combout  & !\inst12|Mux0~4_combout )))

	.dataa(\inst12|Mux13~4_combout ),
	.datab(\inst12|Mux14~4_combout ),
	.datac(\inst12|Mux12~4_combout ),
	.datad(\inst12|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst12|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Equal0~6 .lut_mask = 16'h0001;
defparam \inst12|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneii_lcell_comb inst14(
// Equation(s):
// \inst14~combout  = (\inst12|Equal0~0_combout  & (\inst12|Equal0~5_combout  & (\inst14~0_combout  & \inst12|Equal0~6_combout )))

	.dataa(\inst12|Equal0~0_combout ),
	.datab(\inst12|Equal0~5_combout ),
	.datac(\inst14~0_combout ),
	.datad(\inst12|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst14~combout ),
	.cout());
// synopsys translate_off
defparam inst14.lut_mask = 16'h8000;
defparam inst14.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneii_lcell_comb \inst20|PC[2]~25 (
// Equation(s):
// \inst20|PC[2]~25_combout  = (\inst14~combout  & (\inst20|Add0~2_combout )) # (!\inst14~combout  & ((\inst20|Add1~0_combout )))

	.dataa(\inst20|Add0~2_combout ),
	.datab(\inst20|Add1~0_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[2]~25 .lut_mask = 16'hAACC;
defparam \inst20|PC[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N13
cycloneii_lcell_ff \inst20|PC[2] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[2]~25_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [2]));

// Location: LCCOMB_X25_Y10_N10
cycloneii_lcell_comb \inst7|Equal2~4 (
// Equation(s):
// \inst7|Equal2~4_combout  = (\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & \inst7|Equal2~3_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst7|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal2~4 .lut_mask = 16'h0C00;
defparam \inst7|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
cycloneii_lcell_comb \inst20|Add1~16 (
// Equation(s):
// \inst20|Add1~16_combout  = (\inst20|Add1~15  & (\inst20|PC [10] & (\reset~combout  & VCC))) # (!\inst20|Add1~15  & ((((\inst20|PC [10] & \reset~combout )))))
// \inst20|Add1~17  = CARRY((\inst20|PC [10] & (\reset~combout  & !\inst20|Add1~15 )))

	.dataa(\inst20|PC [10]),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~15 ),
	.combout(\inst20|Add1~16_combout ),
	.cout(\inst20|Add1~17 ));
// synopsys translate_off
defparam \inst20|Add1~16 .lut_mask = 16'h8708;
defparam \inst20|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneii_lcell_comb \inst20|Add0~18 (
// Equation(s):
// \inst20|Add0~18_combout  = ((\inst1|altsyncram_component|auto_generated|q_a [8] $ (\inst20|Add1~16_combout  $ (!\inst20|Add0~17 )))) # (GND)
// \inst20|Add0~19  = CARRY((\inst1|altsyncram_component|auto_generated|q_a [8] & ((\inst20|Add1~16_combout ) # (!\inst20|Add0~17 ))) # (!\inst1|altsyncram_component|auto_generated|q_a [8] & (\inst20|Add1~16_combout  & !\inst20|Add0~17 )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst20|Add1~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~17 ),
	.combout(\inst20|Add0~18_combout ),
	.cout(\inst20|Add0~19 ));
// synopsys translate_off
defparam \inst20|Add0~18 .lut_mask = 16'h698E;
defparam \inst20|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneii_lcell_comb \inst20|Add0~20 (
// Equation(s):
// \inst20|Add0~20_combout  = (\inst20|Add1~18_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [9] & (\inst20|Add0~19  & VCC)) # (!\inst1|altsyncram_component|auto_generated|q_a [9] & (!\inst20|Add0~19 )))) # (!\inst20|Add1~18_combout  & 
// ((\inst1|altsyncram_component|auto_generated|q_a [9] & (!\inst20|Add0~19 )) # (!\inst1|altsyncram_component|auto_generated|q_a [9] & ((\inst20|Add0~19 ) # (GND)))))
// \inst20|Add0~21  = CARRY((\inst20|Add1~18_combout  & (!\inst1|altsyncram_component|auto_generated|q_a [9] & !\inst20|Add0~19 )) # (!\inst20|Add1~18_combout  & ((!\inst20|Add0~19 ) # (!\inst1|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\inst20|Add1~18_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~19 ),
	.combout(\inst20|Add0~20_combout ),
	.cout(\inst20|Add0~21 ));
// synopsys translate_off
defparam \inst20|Add0~20 .lut_mask = 16'h9617;
defparam \inst20|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneii_lcell_comb \inst20|Add0~22 (
// Equation(s):
// \inst20|Add0~22_combout  = ((\inst1|altsyncram_component|auto_generated|q_a [10] $ (\inst20|Add1~20_combout  $ (!\inst20|Add0~21 )))) # (GND)
// \inst20|Add0~23  = CARRY((\inst1|altsyncram_component|auto_generated|q_a [10] & ((\inst20|Add1~20_combout ) # (!\inst20|Add0~21 ))) # (!\inst1|altsyncram_component|auto_generated|q_a [10] & (\inst20|Add1~20_combout  & !\inst20|Add0~21 )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst20|Add1~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~21 ),
	.combout(\inst20|Add0~22_combout ),
	.cout(\inst20|Add0~23 ));
// synopsys translate_off
defparam \inst20|Add0~22 .lut_mask = 16'h698E;
defparam \inst20|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneii_lcell_comb \inst20|PC[12]~15 (
// Equation(s):
// \inst20|PC[12]~15_combout  = (\inst14~combout  & ((\inst20|Add0~22_combout ))) # (!\inst14~combout  & (\inst20|Add1~20_combout ))

	.dataa(\inst20|Add1~20_combout ),
	.datab(\inst20|Add0~22_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[12]~15 .lut_mask = 16'hCCAA;
defparam \inst20|PC[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N21
cycloneii_lcell_ff \inst20|PC[12] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[12]~15_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [12]));

// Location: LCCOMB_X27_Y11_N22
cycloneii_lcell_comb \inst20|Add1~20 (
// Equation(s):
// \inst20|Add1~20_combout  = (\inst20|Add1~19  & (\reset~combout  & (\inst20|PC [12] & VCC))) # (!\inst20|Add1~19  & ((((\reset~combout  & \inst20|PC [12])))))
// \inst20|Add1~21  = CARRY((\reset~combout  & (\inst20|PC [12] & !\inst20|Add1~19 )))

	.dataa(\reset~combout ),
	.datab(\inst20|PC [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~19 ),
	.combout(\inst20|Add1~20_combout ),
	.cout(\inst20|Add1~21 ));
// synopsys translate_off
defparam \inst20|Add1~20 .lut_mask = 16'h8708;
defparam \inst20|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneii_lcell_comb \inst20|Add0~24 (
// Equation(s):
// \inst20|Add0~24_combout  = (\inst1|altsyncram_component|auto_generated|q_a [11] & ((\inst20|Add1~22_combout  & (\inst20|Add0~23  & VCC)) # (!\inst20|Add1~22_combout  & (!\inst20|Add0~23 )))) # (!\inst1|altsyncram_component|auto_generated|q_a [11] & 
// ((\inst20|Add1~22_combout  & (!\inst20|Add0~23 )) # (!\inst20|Add1~22_combout  & ((\inst20|Add0~23 ) # (GND)))))
// \inst20|Add0~25  = CARRY((\inst1|altsyncram_component|auto_generated|q_a [11] & (!\inst20|Add1~22_combout  & !\inst20|Add0~23 )) # (!\inst1|altsyncram_component|auto_generated|q_a [11] & ((!\inst20|Add0~23 ) # (!\inst20|Add1~22_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datab(\inst20|Add1~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~23 ),
	.combout(\inst20|Add0~24_combout ),
	.cout(\inst20|Add0~25 ));
// synopsys translate_off
defparam \inst20|Add0~24 .lut_mask = 16'h9617;
defparam \inst20|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneii_lcell_comb \inst20|PC[13]~14 (
// Equation(s):
// \inst20|PC[13]~14_combout  = (\inst14~combout  & ((\inst20|Add0~24_combout ))) # (!\inst14~combout  & (\inst20|Add1~22_combout ))

	.dataa(\inst20|Add1~22_combout ),
	.datab(\inst20|Add0~24_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[13]~14 .lut_mask = 16'hCCAA;
defparam \inst20|PC[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N27
cycloneii_lcell_ff \inst20|PC[13] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[13]~14_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [13]));

// Location: LCCOMB_X27_Y11_N24
cycloneii_lcell_comb \inst20|Add1~22 (
// Equation(s):
// \inst20|Add1~22_combout  = (\inst20|Add1~21  & (((!\inst20|PC [13])) # (!\reset~combout ))) # (!\inst20|Add1~21  & (((\reset~combout  & \inst20|PC [13])) # (GND)))
// \inst20|Add1~23  = CARRY(((!\inst20|Add1~21 ) # (!\inst20|PC [13])) # (!\reset~combout ))

	.dataa(\reset~combout ),
	.datab(\inst20|PC [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~21 ),
	.combout(\inst20|Add1~22_combout ),
	.cout(\inst20|Add1~23 ));
// synopsys translate_off
defparam \inst20|Add1~22 .lut_mask = 16'h787F;
defparam \inst20|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneii_lcell_comb \inst20|Add0~26 (
// Equation(s):
// \inst20|Add0~26_combout  = ((\inst20|Add1~24_combout  $ (\inst1|altsyncram_component|auto_generated|q_a [12] $ (!\inst20|Add0~25 )))) # (GND)
// \inst20|Add0~27  = CARRY((\inst20|Add1~24_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [12]) # (!\inst20|Add0~25 ))) # (!\inst20|Add1~24_combout  & (\inst1|altsyncram_component|auto_generated|q_a [12] & !\inst20|Add0~25 )))

	.dataa(\inst20|Add1~24_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~25 ),
	.combout(\inst20|Add0~26_combout ),
	.cout(\inst20|Add0~27 ));
// synopsys translate_off
defparam \inst20|Add0~26 .lut_mask = 16'h698E;
defparam \inst20|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneii_lcell_comb \inst20|PC[14]~13 (
// Equation(s):
// \inst20|PC[14]~13_combout  = (\inst14~combout  & ((\inst20|Add0~26_combout ))) # (!\inst14~combout  & (\inst20|Add1~24_combout ))

	.dataa(\inst20|Add1~24_combout ),
	.datab(\inst20|Add0~26_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[14]~13 .lut_mask = 16'hCCAA;
defparam \inst20|PC[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N29
cycloneii_lcell_ff \inst20|PC[14] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[14]~13_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [14]));

// Location: LCCOMB_X27_Y11_N28
cycloneii_lcell_comb \inst20|Add1~26 (
// Equation(s):
// \inst20|Add1~26_combout  = (\inst20|Add1~25  & (((!\inst20|PC [15])) # (!\reset~combout ))) # (!\inst20|Add1~25  & (((\reset~combout  & \inst20|PC [15])) # (GND)))
// \inst20|Add1~27  = CARRY(((!\inst20|Add1~25 ) # (!\inst20|PC [15])) # (!\reset~combout ))

	.dataa(\reset~combout ),
	.datab(\inst20|PC [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~25 ),
	.combout(\inst20|Add1~26_combout ),
	.cout(\inst20|Add1~27 ));
// synopsys translate_off
defparam \inst20|Add1~26 .lut_mask = 16'h787F;
defparam \inst20|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneii_lcell_comb \inst20|PC[15]~12 (
// Equation(s):
// \inst20|PC[15]~12_combout  = (\inst14~combout  & (\inst20|Add0~28_combout )) # (!\inst14~combout  & ((\inst20|Add1~26_combout )))

	.dataa(\inst20|Add0~28_combout ),
	.datab(\inst14~combout ),
	.datac(vcc),
	.datad(\inst20|Add1~26_combout ),
	.cin(gnd),
	.combout(\inst20|PC[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[15]~12 .lut_mask = 16'hBB88;
defparam \inst20|PC[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N21
cycloneii_lcell_ff \inst20|PC[15] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[15]~12_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [15]));

// Location: LCCOMB_X27_Y11_N30
cycloneii_lcell_comb \inst20|Add1~28 (
// Equation(s):
// \inst20|Add1~28_combout  = (\inst20|Add1~27  & (\inst20|PC [16] & (\reset~combout  & VCC))) # (!\inst20|Add1~27  & ((((\inst20|PC [16] & \reset~combout )))))
// \inst20|Add1~29  = CARRY((\inst20|PC [16] & (\reset~combout  & !\inst20|Add1~27 )))

	.dataa(\inst20|PC [16]),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~27 ),
	.combout(\inst20|Add1~28_combout ),
	.cout(\inst20|Add1~29 ));
// synopsys translate_off
defparam \inst20|Add1~28 .lut_mask = 16'h8708;
defparam \inst20|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N0
cycloneii_lcell_comb \inst20|Add1~30 (
// Equation(s):
// \inst20|Add1~30_combout  = (\inst20|Add1~29  & (((!\reset~combout )) # (!\inst20|PC [17]))) # (!\inst20|Add1~29  & (((\inst20|PC [17] & \reset~combout )) # (GND)))
// \inst20|Add1~31  = CARRY(((!\inst20|Add1~29 ) # (!\reset~combout )) # (!\inst20|PC [17]))

	.dataa(\inst20|PC [17]),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~29 ),
	.combout(\inst20|Add1~30_combout ),
	.cout(\inst20|Add1~31 ));
// synopsys translate_off
defparam \inst20|Add1~30 .lut_mask = 16'h787F;
defparam \inst20|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N2
cycloneii_lcell_comb \inst20|Add1~32 (
// Equation(s):
// \inst20|Add1~32_combout  = (\inst20|Add1~31  & (\reset~combout  & (\inst20|PC [18] & VCC))) # (!\inst20|Add1~31  & ((((\reset~combout  & \inst20|PC [18])))))
// \inst20|Add1~33  = CARRY((\reset~combout  & (\inst20|PC [18] & !\inst20|Add1~31 )))

	.dataa(\reset~combout ),
	.datab(\inst20|PC [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~31 ),
	.combout(\inst20|Add1~32_combout ),
	.cout(\inst20|Add1~33 ));
// synopsys translate_off
defparam \inst20|Add1~32 .lut_mask = 16'h8708;
defparam \inst20|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneii_lcell_comb \inst20|PC[18]~9 (
// Equation(s):
// \inst20|PC[18]~9_combout  = (\inst14~combout  & (\inst20|Add0~34_combout )) # (!\inst14~combout  & ((\inst20|Add1~32_combout )))

	.dataa(\inst20|Add0~34_combout ),
	.datab(\inst20|Add1~32_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[18]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[18]~9 .lut_mask = 16'hAACC;
defparam \inst20|PC[18]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N25
cycloneii_lcell_ff \inst20|PC[18] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[18]~9_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [18]));

// Location: LCCOMB_X27_Y10_N4
cycloneii_lcell_comb \inst20|Add1~34 (
// Equation(s):
// \inst20|Add1~34_combout  = (\inst20|Add1~33  & (((!\inst20|PC [19])) # (!\reset~combout ))) # (!\inst20|Add1~33  & (((\reset~combout  & \inst20|PC [19])) # (GND)))
// \inst20|Add1~35  = CARRY(((!\inst20|Add1~33 ) # (!\inst20|PC [19])) # (!\reset~combout ))

	.dataa(\reset~combout ),
	.datab(\inst20|PC [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~33 ),
	.combout(\inst20|Add1~34_combout ),
	.cout(\inst20|Add1~35 ));
// synopsys translate_off
defparam \inst20|Add1~34 .lut_mask = 16'h787F;
defparam \inst20|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneii_lcell_comb \inst20|PC[19]~8 (
// Equation(s):
// \inst20|PC[19]~8_combout  = (\inst14~combout  & (\inst20|Add0~36_combout )) # (!\inst14~combout  & ((\inst20|Add1~34_combout )))

	.dataa(\inst20|Add0~36_combout ),
	.datab(\inst20|Add1~34_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[19]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[19]~8 .lut_mask = 16'hAACC;
defparam \inst20|PC[19]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N23
cycloneii_lcell_ff \inst20|PC[19] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[19]~8_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [19]));

// Location: LCCOMB_X27_Y10_N6
cycloneii_lcell_comb \inst20|Add1~36 (
// Equation(s):
// \inst20|Add1~36_combout  = (\inst20|Add1~35  & (\reset~combout  & (\inst20|PC [20] & VCC))) # (!\inst20|Add1~35  & ((((\reset~combout  & \inst20|PC [20])))))
// \inst20|Add1~37  = CARRY((\reset~combout  & (\inst20|PC [20] & !\inst20|Add1~35 )))

	.dataa(\reset~combout ),
	.datab(\inst20|PC [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~35 ),
	.combout(\inst20|Add1~36_combout ),
	.cout(\inst20|Add1~37 ));
// synopsys translate_off
defparam \inst20|Add1~36 .lut_mask = 16'h8708;
defparam \inst20|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneii_lcell_comb \inst20|Add0~32 (
// Equation(s):
// \inst20|Add0~32_combout  = (\inst1|altsyncram_component|auto_generated|q_a [15] & ((\inst20|Add1~30_combout  & (\inst20|Add0~31  & VCC)) # (!\inst20|Add1~30_combout  & (!\inst20|Add0~31 )))) # (!\inst1|altsyncram_component|auto_generated|q_a [15] & 
// ((\inst20|Add1~30_combout  & (!\inst20|Add0~31 )) # (!\inst20|Add1~30_combout  & ((\inst20|Add0~31 ) # (GND)))))
// \inst20|Add0~33  = CARRY((\inst1|altsyncram_component|auto_generated|q_a [15] & (!\inst20|Add1~30_combout  & !\inst20|Add0~31 )) # (!\inst1|altsyncram_component|auto_generated|q_a [15] & ((!\inst20|Add0~31 ) # (!\inst20|Add1~30_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst20|Add1~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~31 ),
	.combout(\inst20|Add0~32_combout ),
	.cout(\inst20|Add0~33 ));
// synopsys translate_off
defparam \inst20|Add0~32 .lut_mask = 16'h9617;
defparam \inst20|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneii_lcell_comb \inst20|Add0~38 (
// Equation(s):
// \inst20|Add0~38_combout  = ((\inst1|altsyncram_component|auto_generated|q_a [15] $ (\inst20|Add1~36_combout  $ (!\inst20|Add0~37 )))) # (GND)
// \inst20|Add0~39  = CARRY((\inst1|altsyncram_component|auto_generated|q_a [15] & ((\inst20|Add1~36_combout ) # (!\inst20|Add0~37 ))) # (!\inst1|altsyncram_component|auto_generated|q_a [15] & (\inst20|Add1~36_combout  & !\inst20|Add0~37 )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst20|Add1~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~37 ),
	.combout(\inst20|Add0~38_combout ),
	.cout(\inst20|Add0~39 ));
// synopsys translate_off
defparam \inst20|Add0~38 .lut_mask = 16'h698E;
defparam \inst20|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneii_lcell_comb \inst20|PC[20]~7 (
// Equation(s):
// \inst20|PC[20]~7_combout  = (\inst14~combout  & ((\inst20|Add0~38_combout ))) # (!\inst14~combout  & (\inst20|Add1~36_combout ))

	.dataa(\inst20|Add1~36_combout ),
	.datab(\inst20|Add0~38_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[20]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[20]~7 .lut_mask = 16'hCCAA;
defparam \inst20|PC[20]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N13
cycloneii_lcell_ff \inst20|PC[20] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[20]~7_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [20]));

// Location: LCCOMB_X27_Y10_N8
cycloneii_lcell_comb \inst20|Add1~38 (
// Equation(s):
// \inst20|Add1~38_combout  = (\inst20|Add1~37  & (((!\inst20|PC [21])) # (!\reset~combout ))) # (!\inst20|Add1~37  & (((\reset~combout  & \inst20|PC [21])) # (GND)))
// \inst20|Add1~39  = CARRY(((!\inst20|Add1~37 ) # (!\inst20|PC [21])) # (!\reset~combout ))

	.dataa(\reset~combout ),
	.datab(\inst20|PC [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~37 ),
	.combout(\inst20|Add1~38_combout ),
	.cout(\inst20|Add1~39 ));
// synopsys translate_off
defparam \inst20|Add1~38 .lut_mask = 16'h787F;
defparam \inst20|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneii_lcell_comb \inst20|PC[21]~6 (
// Equation(s):
// \inst20|PC[21]~6_combout  = (\inst14~combout  & (\inst20|Add0~40_combout )) # (!\inst14~combout  & ((\inst20|Add1~38_combout )))

	.dataa(\inst20|Add0~40_combout ),
	.datab(\inst20|Add1~38_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[21]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[21]~6 .lut_mask = 16'hAACC;
defparam \inst20|PC[21]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N23
cycloneii_lcell_ff \inst20|PC[21] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[21]~6_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [21]));

// Location: LCCOMB_X27_Y10_N10
cycloneii_lcell_comb \inst20|Add1~40 (
// Equation(s):
// \inst20|Add1~40_combout  = (\inst20|Add1~39  & (\reset~combout  & (\inst20|PC [22] & VCC))) # (!\inst20|Add1~39  & ((((\reset~combout  & \inst20|PC [22])))))
// \inst20|Add1~41  = CARRY((\reset~combout  & (\inst20|PC [22] & !\inst20|Add1~39 )))

	.dataa(\reset~combout ),
	.datab(\inst20|PC [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~39 ),
	.combout(\inst20|Add1~40_combout ),
	.cout(\inst20|Add1~41 ));
// synopsys translate_off
defparam \inst20|Add1~40 .lut_mask = 16'h8708;
defparam \inst20|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneii_lcell_comb \inst20|PC[22]~5 (
// Equation(s):
// \inst20|PC[22]~5_combout  = (\inst14~combout  & (\inst20|Add0~42_combout )) # (!\inst14~combout  & ((\inst20|Add1~40_combout )))

	.dataa(\inst20|Add0~42_combout ),
	.datab(\inst20|Add1~40_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[22]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[22]~5 .lut_mask = 16'hAACC;
defparam \inst20|PC[22]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N21
cycloneii_lcell_ff \inst20|PC[22] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[22]~5_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [22]));

// Location: LCCOMB_X27_Y10_N12
cycloneii_lcell_comb \inst20|Add1~42 (
// Equation(s):
// \inst20|Add1~42_combout  = (\inst20|Add1~41  & (((!\inst20|PC [23])) # (!\reset~combout ))) # (!\inst20|Add1~41  & (((\reset~combout  & \inst20|PC [23])) # (GND)))
// \inst20|Add1~43  = CARRY(((!\inst20|Add1~41 ) # (!\inst20|PC [23])) # (!\reset~combout ))

	.dataa(\reset~combout ),
	.datab(\inst20|PC [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~41 ),
	.combout(\inst20|Add1~42_combout ),
	.cout(\inst20|Add1~43 ));
// synopsys translate_off
defparam \inst20|Add1~42 .lut_mask = 16'h787F;
defparam \inst20|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneii_lcell_comb \inst20|PC[23]~4 (
// Equation(s):
// \inst20|PC[23]~4_combout  = (\inst14~combout  & (\inst20|Add0~44_combout )) # (!\inst14~combout  & ((\inst20|Add1~42_combout )))

	.dataa(\inst20|Add0~44_combout ),
	.datab(\inst20|Add1~42_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[23]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[23]~4 .lut_mask = 16'hAACC;
defparam \inst20|PC[23]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N19
cycloneii_lcell_ff \inst20|PC[23] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[23]~4_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [23]));

// Location: LCCOMB_X27_Y10_N14
cycloneii_lcell_comb \inst20|Add1~44 (
// Equation(s):
// \inst20|Add1~44_combout  = (\inst20|Add1~43  & (\reset~combout  & (\inst20|PC [24] & VCC))) # (!\inst20|Add1~43  & ((((\reset~combout  & \inst20|PC [24])))))
// \inst20|Add1~45  = CARRY((\reset~combout  & (\inst20|PC [24] & !\inst20|Add1~43 )))

	.dataa(\reset~combout ),
	.datab(\inst20|PC [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~43 ),
	.combout(\inst20|Add1~44_combout ),
	.cout(\inst20|Add1~45 ));
// synopsys translate_off
defparam \inst20|Add1~44 .lut_mask = 16'h8708;
defparam \inst20|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneii_lcell_comb \inst20|PC[24]~3 (
// Equation(s):
// \inst20|PC[24]~3_combout  = (\inst14~combout  & (\inst20|Add0~46_combout )) # (!\inst14~combout  & ((\inst20|Add1~44_combout )))

	.dataa(\inst20|Add0~46_combout ),
	.datab(\inst20|Add1~44_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[24]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[24]~3 .lut_mask = 16'hAACC;
defparam \inst20|PC[24]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N17
cycloneii_lcell_ff \inst20|PC[24] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[24]~3_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [24]));

// Location: LCCOMB_X27_Y10_N16
cycloneii_lcell_comb \inst20|Add1~46 (
// Equation(s):
// \inst20|Add1~46_combout  = (\inst20|Add1~45  & (((!\reset~combout )) # (!\inst20|PC [25]))) # (!\inst20|Add1~45  & (((\inst20|PC [25] & \reset~combout )) # (GND)))
// \inst20|Add1~47  = CARRY(((!\inst20|Add1~45 ) # (!\reset~combout )) # (!\inst20|PC [25]))

	.dataa(\inst20|PC [25]),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~45 ),
	.combout(\inst20|Add1~46_combout ),
	.cout(\inst20|Add1~47 ));
// synopsys translate_off
defparam \inst20|Add1~46 .lut_mask = 16'h787F;
defparam \inst20|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N20
cycloneii_lcell_comb \inst20|Add1~50 (
// Equation(s):
// \inst20|Add1~50_combout  = (\inst20|Add1~49  & (((!\reset~combout )) # (!\inst20|PC [27]))) # (!\inst20|Add1~49  & (((\inst20|PC [27] & \reset~combout )) # (GND)))
// \inst20|Add1~51  = CARRY(((!\inst20|Add1~49 ) # (!\reset~combout )) # (!\inst20|PC [27]))

	.dataa(\inst20|PC [27]),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~49 ),
	.combout(\inst20|Add1~50_combout ),
	.cout(\inst20|Add1~51 ));
// synopsys translate_off
defparam \inst20|Add1~50 .lut_mask = 16'h787F;
defparam \inst20|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N22
cycloneii_lcell_comb \inst20|Add1~52 (
// Equation(s):
// \inst20|Add1~52_combout  = (\inst20|Add1~51  & (\inst20|PC [28] & (\reset~combout  & VCC))) # (!\inst20|Add1~51  & ((((\inst20|PC [28] & \reset~combout )))))
// \inst20|Add1~53  = CARRY((\inst20|PC [28] & (\reset~combout  & !\inst20|Add1~51 )))

	.dataa(\inst20|PC [28]),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~51 ),
	.combout(\inst20|Add1~52_combout ),
	.cout(\inst20|Add1~53 ));
// synopsys translate_off
defparam \inst20|Add1~52 .lut_mask = 16'h8708;
defparam \inst20|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N24
cycloneii_lcell_comb \inst20|Add1~54 (
// Equation(s):
// \inst20|Add1~54_combout  = (\inst20|Add1~53  & (((!\reset~combout )) # (!\inst20|PC [29]))) # (!\inst20|Add1~53  & (((\inst20|PC [29] & \reset~combout )) # (GND)))
// \inst20|Add1~55  = CARRY(((!\inst20|Add1~53 ) # (!\reset~combout )) # (!\inst20|PC [29]))

	.dataa(\inst20|PC [29]),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~53 ),
	.combout(\inst20|Add1~54_combout ),
	.cout(\inst20|Add1~55 ));
// synopsys translate_off
defparam \inst20|Add1~54 .lut_mask = 16'h787F;
defparam \inst20|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N26
cycloneii_lcell_comb \inst20|Add1~56 (
// Equation(s):
// \inst20|Add1~56_combout  = (\inst20|Add1~55  & (\inst20|PC [30] & (\reset~combout  & VCC))) # (!\inst20|Add1~55  & ((((\inst20|PC [30] & \reset~combout )))))
// \inst20|Add1~57  = CARRY((\inst20|PC [30] & (\reset~combout  & !\inst20|Add1~55 )))

	.dataa(\inst20|PC [30]),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add1~55 ),
	.combout(\inst20|Add1~56_combout ),
	.cout(\inst20|Add1~57 ));
// synopsys translate_off
defparam \inst20|Add1~56 .lut_mask = 16'h8708;
defparam \inst20|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N28
cycloneii_lcell_comb \inst20|Add1~58 (
// Equation(s):
// \inst20|Add1~58_combout  = \inst20|Add1~57  $ (((\inst20|PC [31] & \reset~combout )))

	.dataa(vcc),
	.datab(\inst20|PC [31]),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(\inst20|Add1~57 ),
	.combout(\inst20|Add1~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Add1~58 .lut_mask = 16'h3CF0;
defparam \inst20|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneii_lcell_comb \inst20|Add0~48 (
// Equation(s):
// \inst20|Add0~48_combout  = (\inst1|altsyncram_component|auto_generated|q_a [15] & ((\inst20|Add1~46_combout  & (\inst20|Add0~47  & VCC)) # (!\inst20|Add1~46_combout  & (!\inst20|Add0~47 )))) # (!\inst1|altsyncram_component|auto_generated|q_a [15] & 
// ((\inst20|Add1~46_combout  & (!\inst20|Add0~47 )) # (!\inst20|Add1~46_combout  & ((\inst20|Add0~47 ) # (GND)))))
// \inst20|Add0~49  = CARRY((\inst1|altsyncram_component|auto_generated|q_a [15] & (!\inst20|Add1~46_combout  & !\inst20|Add0~47 )) # (!\inst1|altsyncram_component|auto_generated|q_a [15] & ((!\inst20|Add0~47 ) # (!\inst20|Add1~46_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst20|Add1~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~47 ),
	.combout(\inst20|Add0~48_combout ),
	.cout(\inst20|Add0~49 ));
// synopsys translate_off
defparam \inst20|Add0~48 .lut_mask = 16'h9617;
defparam \inst20|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneii_lcell_comb \inst20|Add0~50 (
// Equation(s):
// \inst20|Add0~50_combout  = ((\inst20|Add1~48_combout  $ (\inst1|altsyncram_component|auto_generated|q_a [15] $ (!\inst20|Add0~49 )))) # (GND)
// \inst20|Add0~51  = CARRY((\inst20|Add1~48_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [15]) # (!\inst20|Add0~49 ))) # (!\inst20|Add1~48_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15] & !\inst20|Add0~49 )))

	.dataa(\inst20|Add1~48_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~49 ),
	.combout(\inst20|Add0~50_combout ),
	.cout(\inst20|Add0~51 ));
// synopsys translate_off
defparam \inst20|Add0~50 .lut_mask = 16'h698E;
defparam \inst20|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneii_lcell_comb \inst20|Add0~54 (
// Equation(s):
// \inst20|Add0~54_combout  = ((\inst20|Add1~52_combout  $ (\inst1|altsyncram_component|auto_generated|q_a [15] $ (!\inst20|Add0~53 )))) # (GND)
// \inst20|Add0~55  = CARRY((\inst20|Add1~52_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [15]) # (!\inst20|Add0~53 ))) # (!\inst20|Add1~52_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15] & !\inst20|Add0~53 )))

	.dataa(\inst20|Add1~52_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~53 ),
	.combout(\inst20|Add0~54_combout ),
	.cout(\inst20|Add0~55 ));
// synopsys translate_off
defparam \inst20|Add0~54 .lut_mask = 16'h698E;
defparam \inst20|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneii_lcell_comb \inst20|Add0~56 (
// Equation(s):
// \inst20|Add0~56_combout  = (\inst20|Add1~54_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [15] & (\inst20|Add0~55  & VCC)) # (!\inst1|altsyncram_component|auto_generated|q_a [15] & (!\inst20|Add0~55 )))) # (!\inst20|Add1~54_combout  & 
// ((\inst1|altsyncram_component|auto_generated|q_a [15] & (!\inst20|Add0~55 )) # (!\inst1|altsyncram_component|auto_generated|q_a [15] & ((\inst20|Add0~55 ) # (GND)))))
// \inst20|Add0~57  = CARRY((\inst20|Add1~54_combout  & (!\inst1|altsyncram_component|auto_generated|q_a [15] & !\inst20|Add0~55 )) # (!\inst20|Add1~54_combout  & ((!\inst20|Add0~55 ) # (!\inst1|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\inst20|Add1~54_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~55 ),
	.combout(\inst20|Add0~56_combout ),
	.cout(\inst20|Add0~57 ));
// synopsys translate_off
defparam \inst20|Add0~56 .lut_mask = 16'h9617;
defparam \inst20|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneii_lcell_comb \inst20|Add0~58 (
// Equation(s):
// \inst20|Add0~58_combout  = ((\inst20|Add1~56_combout  $ (\inst1|altsyncram_component|auto_generated|q_a [15] $ (!\inst20|Add0~57 )))) # (GND)
// \inst20|Add0~59  = CARRY((\inst20|Add1~56_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [15]) # (!\inst20|Add0~57 ))) # (!\inst20|Add1~56_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15] & !\inst20|Add0~57 )))

	.dataa(\inst20|Add1~56_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst20|Add0~57 ),
	.combout(\inst20|Add0~58_combout ),
	.cout(\inst20|Add0~59 ));
// synopsys translate_off
defparam \inst20|Add0~58 .lut_mask = 16'h698E;
defparam \inst20|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneii_lcell_comb \inst20|Add0~60 (
// Equation(s):
// \inst20|Add0~60_combout  = \inst1|altsyncram_component|auto_generated|q_a [15] $ (\inst20|Add0~59  $ (\inst20|Add1~58_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst20|Add1~58_combout ),
	.cin(\inst20|Add0~59 ),
	.combout(\inst20|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Add0~60 .lut_mask = 16'hA55A;
defparam \inst20|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneii_lcell_comb \inst20|Add0~62 (
// Equation(s):
// \inst20|Add0~62_combout  = (!\inst7|Equal2~4_combout  & ((\inst14~combout  & ((\inst20|Add0~60_combout ))) # (!\inst14~combout  & (\inst20|Add1~58_combout ))))

	.dataa(\inst7|Equal2~4_combout ),
	.datab(\inst20|Add1~58_combout ),
	.datac(\inst20|Add0~60_combout ),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Add0~62 .lut_mask = 16'h5044;
defparam \inst20|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneii_lcell_comb \inst20|Add0~66 (
// Equation(s):
// \inst20|Add0~66_combout  = (((\inst1|altsyncram_component|auto_generated|q_a [28]) # (!\inst7|Equal2~3_combout )) # (!\inst1|altsyncram_component|auto_generated|q_a [27])) # (!\reset~combout )

	.dataa(\reset~combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Add0~66 .lut_mask = 16'hF7FF;
defparam \inst20|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N5
cycloneii_lcell_ff \inst20|PC[31] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Add0~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Add0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [31]));

// Location: LCCOMB_X25_Y10_N18
cycloneii_lcell_comb \inst20|Add0~63 (
// Equation(s):
// \inst20|Add0~63_combout  = (!\inst7|Equal2~4_combout  & ((\inst14~combout  & ((\inst20|Add0~58_combout ))) # (!\inst14~combout  & (\inst20|Add1~56_combout ))))

	.dataa(\inst7|Equal2~4_combout ),
	.datab(\inst20|Add1~56_combout ),
	.datac(\inst20|Add0~58_combout ),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Add0~63 .lut_mask = 16'h5044;
defparam \inst20|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N19
cycloneii_lcell_ff \inst20|PC[30] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Add0~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Add0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [30]));

// Location: LCCOMB_X25_Y10_N12
cycloneii_lcell_comb \inst20|Add0~64 (
// Equation(s):
// \inst20|Add0~64_combout  = (!\inst7|Equal2~4_combout  & ((\inst14~combout  & (\inst20|Add0~56_combout )) # (!\inst14~combout  & ((\inst20|Add1~54_combout )))))

	.dataa(\inst7|Equal2~4_combout ),
	.datab(\inst20|Add0~56_combout ),
	.datac(\inst20|Add1~54_combout ),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Add0~64 .lut_mask = 16'h4450;
defparam \inst20|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N13
cycloneii_lcell_ff \inst20|PC[29] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Add0~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Add0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [29]));

// Location: LCCOMB_X25_Y10_N14
cycloneii_lcell_comb \inst20|Add0~65 (
// Equation(s):
// \inst20|Add0~65_combout  = (!\inst7|Equal2~4_combout  & ((\inst14~combout  & (\inst20|Add0~54_combout )) # (!\inst14~combout  & ((\inst20|Add1~52_combout )))))

	.dataa(\inst7|Equal2~4_combout ),
	.datab(\inst20|Add0~54_combout ),
	.datac(\inst20|Add1~52_combout ),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Add0~65 .lut_mask = 16'h4450;
defparam \inst20|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N15
cycloneii_lcell_ff \inst20|PC[28] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Add0~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Add0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [28]));

// Location: LCCOMB_X28_Y13_N24
cycloneii_lcell_comb \inst20|PC[27]~0 (
// Equation(s):
// \inst20|PC[27]~0_combout  = (\inst14~combout  & (\inst20|Add0~52_combout )) # (!\inst14~combout  & ((\inst20|Add1~50_combout )))

	.dataa(\inst20|Add0~52_combout ),
	.datab(\inst20|Add1~50_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[27]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[27]~0 .lut_mask = 16'hAACC;
defparam \inst20|PC[27]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N25
cycloneii_lcell_ff \inst20|PC[27] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[27]~0_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [27]));

// Location: LCCOMB_X24_Y10_N8
cycloneii_lcell_comb \inst20|PC[26]~1 (
// Equation(s):
// \inst20|PC[26]~1_combout  = (\inst14~combout  & ((\inst20|Add0~50_combout ))) # (!\inst14~combout  & (\inst20|Add1~48_combout ))

	.dataa(\inst20|Add1~48_combout ),
	.datab(\inst20|Add0~50_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[26]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[26]~1 .lut_mask = 16'hCCAA;
defparam \inst20|PC[26]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N9
cycloneii_lcell_ff \inst20|PC[26] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[26]~1_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [26]));

// Location: LCCOMB_X24_Y10_N6
cycloneii_lcell_comb \inst20|PC[25]~2 (
// Equation(s):
// \inst20|PC[25]~2_combout  = (\inst14~combout  & ((\inst20|Add0~48_combout ))) # (!\inst14~combout  & (\inst20|Add1~46_combout ))

	.dataa(\inst20|Add1~46_combout ),
	.datab(\inst20|Add0~48_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[25]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[25]~2 .lut_mask = 16'hCCAA;
defparam \inst20|PC[25]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N7
cycloneii_lcell_ff \inst20|PC[25] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[25]~2_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [25]));

// Location: LCCOMB_X24_Y10_N26
cycloneii_lcell_comb \inst20|PC[17]~10 (
// Equation(s):
// \inst20|PC[17]~10_combout  = (\inst14~combout  & ((\inst20|Add0~32_combout ))) # (!\inst14~combout  & (\inst20|Add1~30_combout ))

	.dataa(\inst20|Add1~30_combout ),
	.datab(\inst20|Add0~32_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[17]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[17]~10 .lut_mask = 16'hCCAA;
defparam \inst20|PC[17]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N27
cycloneii_lcell_ff \inst20|PC[17] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[17]~10_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [17]));

// Location: LCCOMB_X29_Y13_N8
cycloneii_lcell_comb \inst20|PC[16]~11 (
// Equation(s):
// \inst20|PC[16]~11_combout  = (\inst14~combout  & (\inst20|Add0~30_combout )) # (!\inst14~combout  & ((\inst20|Add1~28_combout )))

	.dataa(\inst20|Add0~30_combout ),
	.datab(\inst20|Add1~28_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[16]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[16]~11 .lut_mask = 16'hAACC;
defparam \inst20|PC[16]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N9
cycloneii_lcell_ff \inst20|PC[16] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[16]~11_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [16]));

// Location: LCCOMB_X28_Y13_N22
cycloneii_lcell_comb \inst20|PC[11]~16 (
// Equation(s):
// \inst20|PC[11]~16_combout  = (\inst14~combout  & ((\inst20|Add0~20_combout ))) # (!\inst14~combout  & (\inst20|Add1~18_combout ))

	.dataa(\inst20|Add1~18_combout ),
	.datab(\inst20|Add0~20_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[11]~16 .lut_mask = 16'hCCAA;
defparam \inst20|PC[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N23
cycloneii_lcell_ff \inst20|PC[11] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[11]~16_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [11]));

// Location: LCCOMB_X24_Y11_N18
cycloneii_lcell_comb \inst20|PC[10]~17 (
// Equation(s):
// \inst20|PC[10]~17_combout  = (\inst14~combout  & ((\inst20|Add0~18_combout ))) # (!\inst14~combout  & (\inst20|Add1~16_combout ))

	.dataa(\inst20|Add1~16_combout ),
	.datab(\inst20|Add0~18_combout ),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|PC[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|PC[10]~17 .lut_mask = 16'hCCAA;
defparam \inst20|PC[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N19
cycloneii_lcell_ff \inst20|PC[10] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|PC[10]~17_combout ),
	.sdata(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst7|Equal2~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|PC [10]));

// Location: LCCOMB_X23_Y12_N6
cycloneii_lcell_comb \inst12|Equal0~0 (
// Equation(s):
// \inst12|Equal0~0_combout  = (!\inst12|Mux15~5_combout  & (!\inst12|Mux3~4_combout  & (!\inst12|Mux2~4_combout  & !\inst12|Mux3~3_combout )))

	.dataa(\inst12|Mux15~5_combout ),
	.datab(\inst12|Mux3~4_combout ),
	.datac(\inst12|Mux2~4_combout ),
	.datad(\inst12|Mux3~3_combout ),
	.cin(gnd),
	.combout(\inst12|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Equal0~0 .lut_mask = 16'h0001;
defparam \inst12|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneii_lcell_comb \inst12|Equal0~9 (
// Equation(s):
// \inst12|Equal0~9_combout  = (\inst12|Equal0~6_combout  & (\inst12|Equal0~8_combout  & (\inst12|Equal0~7_combout  & !\inst12|Mux31~6_combout )))

	.dataa(\inst12|Equal0~6_combout ),
	.datab(\inst12|Equal0~8_combout ),
	.datac(\inst12|Equal0~7_combout ),
	.datad(\inst12|Mux31~6_combout ),
	.cin(gnd),
	.combout(\inst12|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Equal0~9 .lut_mask = 16'h0080;
defparam \inst12|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneii_lcell_comb \inst12|Equal0~10 (
// Equation(s):
// \inst12|Equal0~10_combout  = (\inst12|Equal0~0_combout  & (\inst12|Equal0~5_combout  & \inst12|Equal0~9_combout ))

	.dataa(vcc),
	.datab(\inst12|Equal0~0_combout ),
	.datac(\inst12|Equal0~5_combout ),
	.datad(\inst12|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst12|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Equal0~10 .lut_mask = 16'hC000;
defparam \inst12|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneii_lcell_comb \inst18|Mux17~0 (
// Equation(s):
// \inst18|Mux17~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[5][14]~regout )) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & ((\inst18|RF[4][14]~regout 
// )))))

	.dataa(\inst18|RF[5][14]~regout ),
	.datab(\inst18|RF[4][14]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst18|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux17~0 .lut_mask = 16'hAC00;
defparam \inst18|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneii_lcell_comb \inst18|Mux17~1 (
// Equation(s):
// \inst18|Mux17~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & (((\inst1|altsyncram_component|auto_generated|q_a [21])))) # (!\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst1|altsyncram_component|auto_generated|q_a [21] & 
// ((\inst18|RF[1][14]~regout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [21] & (\inst18|RF[0][14]~regout ))))

	.dataa(\inst18|RF[0][14]~regout ),
	.datab(\inst18|RF[1][14]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst18|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux17~1 .lut_mask = 16'hFC0A;
defparam \inst18|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneii_lcell_comb \inst18|Mux17~2 (
// Equation(s):
// \inst18|Mux17~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [22] & ((\inst18|Mux17~1_combout  & (\inst18|RF[3][14]~regout )) # (!\inst18|Mux17~1_combout  & ((\inst18|RF[2][14]~regout ))))) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [22] & (((\inst18|Mux17~1_combout ))))

	.dataa(\inst18|RF[3][14]~regout ),
	.datab(\inst18|RF[2][14]~regout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst18|Mux17~1_combout ),
	.cin(gnd),
	.combout(\inst18|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux17~2 .lut_mask = 16'hAFC0;
defparam \inst18|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneii_lcell_comb \inst18|Mux17~3 (
// Equation(s):
// \inst18|Mux17~3_combout  = (\inst18|Mux17~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [23] & \inst18|Mux17~2_combout ))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst18|Mux17~0_combout ),
	.datad(\inst18|Mux17~2_combout ),
	.cin(gnd),
	.combout(\inst18|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Mux17~3 .lut_mask = 16'hF3F0;
defparam \inst18|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneii_lcell_comb \inst7|RegWrite (
// Equation(s):
// \inst7|RegWrite~combout  = (\inst7|Equal5~0_combout ) # ((!\inst1|altsyncram_component|auto_generated|q_a [29] & \inst7|Equal4~0_combout ))

	.dataa(\inst7|Equal5~0_combout ),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datad(\inst7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst7|RegWrite~combout ),
	.cout());
// synopsys translate_off
defparam \inst7|RegWrite .lut_mask = 16'hAFAA;
defparam \inst7|RegWrite .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneii_lcell_comb \inst10|WriteAddr[0]~4 (
// Equation(s):
// \inst10|WriteAddr[0]~4_combout  = (\inst7|Equal5~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [11]))) # (!\inst7|Equal5~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [16]))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\inst7|Equal5~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|WriteAddr[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|WriteAddr[0]~4 .lut_mask = 16'hE2E2;
defparam \inst10|WriteAddr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneii_lcell_comb \inst9|WriteData[30]~63 (
// Equation(s):
// \inst9|WriteData[30]~63_combout  = (\inst1|altsyncram_component|auto_generated|q_a [29] & (((\inst12|Mux1~4_combout )))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst7|Equal4~0_combout  & (\inst4|altsyncram_component|auto_generated|q_a 
// [30])) # (!\inst7|Equal4~0_combout  & ((\inst12|Mux1~4_combout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [30]),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst12|Mux1~4_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[30]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[30]~63 .lut_mask = 16'hEF40;
defparam \inst9|WriteData[30]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneii_lcell_comb \inst9|WriteData[21]~70 (
// Equation(s):
// \inst9|WriteData[21]~70_combout  = (\inst7|Equal4~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst12|Mux10~4_combout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & (\inst4|altsyncram_component|auto_generated|q_a 
// [21])))) # (!\inst7|Equal4~0_combout  & (((\inst12|Mux10~4_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [21]),
	.datab(\inst7|Equal4~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datad(\inst12|Mux10~4_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[21]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[21]~70 .lut_mask = 16'hFB08;
defparam \inst9|WriteData[21]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneii_lcell_comb \inst9|WriteData[19]~72 (
// Equation(s):
// \inst9|WriteData[19]~72_combout  = (\inst7|Equal4~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst12|Mux12~4_combout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & (\inst4|altsyncram_component|auto_generated|q_a 
// [19])))) # (!\inst7|Equal4~0_combout  & (((\inst12|Mux12~4_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [19]),
	.datab(\inst7|Equal4~0_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datad(\inst12|Mux12~4_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[19]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[19]~72 .lut_mask = 16'hFB08;
defparam \inst9|WriteData[19]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneii_lcell_comb \inst9|WriteData[16]~75 (
// Equation(s):
// \inst9|WriteData[16]~75_combout  = (\inst1|altsyncram_component|auto_generated|q_a [29] & (((\inst12|Mux15~5_combout )))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst7|Equal4~0_combout  & 
// (\inst4|altsyncram_component|auto_generated|q_a [16])) # (!\inst7|Equal4~0_combout  & ((\inst12|Mux15~5_combout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst7|Equal4~0_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst12|Mux15~5_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[16]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[16]~75 .lut_mask = 16'hFB40;
defparam \inst9|WriteData[16]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneii_lcell_comb \inst9|WriteData[15]~76 (
// Equation(s):
// \inst9|WriteData[15]~76_combout  = (\inst1|altsyncram_component|auto_generated|q_a [29] & (((\inst12|Mux16~4_combout )))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst7|Equal4~0_combout  & 
// (\inst4|altsyncram_component|auto_generated|q_a [15])) # (!\inst7|Equal4~0_combout  & ((\inst12|Mux16~4_combout )))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datac(\inst12|Mux16~4_combout ),
	.datad(\inst7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[15]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[15]~76 .lut_mask = 16'hE2F0;
defparam \inst9|WriteData[15]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneii_lcell_comb \inst9|WriteData[14]~77 (
// Equation(s):
// \inst9|WriteData[14]~77_combout  = (\inst1|altsyncram_component|auto_generated|q_a [29] & (((\inst12|Mux17~4_combout )))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst7|Equal4~0_combout  & 
// ((\inst4|altsyncram_component|auto_generated|q_a [14]))) # (!\inst7|Equal4~0_combout  & (\inst12|Mux17~4_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst7|Equal4~0_combout ),
	.datac(\inst12|Mux17~4_combout ),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst9|WriteData[14]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[14]~77 .lut_mask = 16'hF4B0;
defparam \inst9|WriteData[14]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneii_lcell_comb \inst9|WriteData[10]~81 (
// Equation(s):
// \inst9|WriteData[10]~81_combout  = (\inst1|altsyncram_component|auto_generated|q_a [29] & (((\inst12|Mux21~4_combout )))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst7|Equal4~0_combout  & 
// ((\inst4|altsyncram_component|auto_generated|q_a [10]))) # (!\inst7|Equal4~0_combout  & (\inst12|Mux21~4_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst7|Equal4~0_combout ),
	.datac(\inst12|Mux21~4_combout ),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\inst9|WriteData[10]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[10]~81 .lut_mask = 16'hF4B0;
defparam \inst9|WriteData[10]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneii_lcell_comb \inst9|WriteData[8]~83 (
// Equation(s):
// \inst9|WriteData[8]~83_combout  = (\inst7|Equal4~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst12|Mux23~4_combout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & (\inst4|altsyncram_component|auto_generated|q_a 
// [8])))) # (!\inst7|Equal4~0_combout  & (((\inst12|Mux23~4_combout ))))

	.dataa(\inst7|Equal4~0_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [8]),
	.datad(\inst12|Mux23~4_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[8]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[8]~83 .lut_mask = 16'hFD20;
defparam \inst9|WriteData[8]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneii_lcell_comb \inst9|WriteData[7]~84 (
// Equation(s):
// \inst9|WriteData[7]~84_combout  = (\inst7|Equal4~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst12|Mux24~4_combout ))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & (\inst4|altsyncram_component|auto_generated|q_a 
// [7])))) # (!\inst7|Equal4~0_combout  & (((\inst12|Mux24~4_combout ))))

	.dataa(\inst7|Equal4~0_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [7]),
	.datad(\inst12|Mux24~4_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[7]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[7]~84 .lut_mask = 16'hFD20;
defparam \inst9|WriteData[7]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneii_lcell_comb \inst9|WriteData[0]~91 (
// Equation(s):
// \inst9|WriteData[0]~91_combout  = (\inst1|altsyncram_component|auto_generated|q_a [29] & (((\inst12|Mux31~6_combout )))) # (!\inst1|altsyncram_component|auto_generated|q_a [29] & ((\inst7|Equal4~0_combout  & (\inst4|altsyncram_component|auto_generated|q_a 
// [0])) # (!\inst7|Equal4~0_combout  & ((\inst12|Mux31~6_combout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst12|Mux31~6_combout ),
	.datad(\inst7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst9|WriteData[0]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|WriteData[0]~91 .lut_mask = 16'hE4F0;
defparam \inst9|WriteData[0]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N2
cycloneii_lcell_comb \inst12|Mux3~5 (
// Equation(s):
// \inst12|Mux3~5_combout  = (\inst12|Mux3~4_combout ) # ((\inst12|Mux3~2_combout  & !\inst|Mux0~2_combout ))

	.dataa(\inst12|Mux3~2_combout ),
	.datab(\inst12|Mux3~4_combout ),
	.datac(vcc),
	.datad(\inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~5 .lut_mask = 16'hCCEE;
defparam \inst12|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneii_lcell_comb \inst7|Equal7~0 (
// Equation(s):
// \inst7|Equal7~0_combout  = (\inst7|Equal4~0_combout  & \inst1|altsyncram_component|auto_generated|q_a [29])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|Equal4~0_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst7|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Equal7~0 .lut_mask = 16'hF000;
defparam \inst7|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneii_lcell_comb \inst8|DataB[4]~25 (
// Equation(s):
// \inst8|DataB[4]~25_combout  = (\inst7|Equal4~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [4])) # (!\inst7|Equal4~0_combout  & ((\inst18|Mux59~3_combout )))

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datac(\inst18|Mux59~3_combout ),
	.datad(\inst7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst8|DataB[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|DataB[4]~25 .lut_mask = 16'hCCF0;
defparam \inst8|DataB[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneii_lcell_comb \inst20|Bimm~0 (
// Equation(s):
// \inst20|Bimm~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [15] & \inst14~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|Bimm~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Bimm~0 .lut_mask = 16'hF000;
defparam \inst20|Bimm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneii_lcell_comb \inst20|Bimm[12]~1 (
// Equation(s):
// \inst20|Bimm[12]~1_combout  = ((!\inst7|Equal2~4_combout  & \inst14~combout )) # (!\reset~combout )

	.dataa(vcc),
	.datab(\inst7|Equal2~4_combout ),
	.datac(\reset~combout ),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|Bimm[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Bimm[12]~1 .lut_mask = 16'h3F0F;
defparam \inst20|Bimm[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N1
cycloneii_lcell_ff \inst20|Bimm[17] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Bimm~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Bimm[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|Bimm [17]));

// Location: LCCOMB_X28_Y13_N10
cycloneii_lcell_comb \inst20|Bimm~2 (
// Equation(s):
// \inst20|Bimm~2_combout  = (\inst1|altsyncram_component|auto_generated|q_a [14] & \inst14~combout )

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|Bimm~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Bimm~2 .lut_mask = 16'hCC00;
defparam \inst20|Bimm~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N11
cycloneii_lcell_ff \inst20|Bimm[16] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Bimm~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Bimm[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|Bimm [16]));

// Location: LCCOMB_X23_Y13_N28
cycloneii_lcell_comb \inst20|Bimm~3 (
// Equation(s):
// \inst20|Bimm~3_combout  = (\inst1|altsyncram_component|auto_generated|q_a [13] & \inst14~combout )

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datac(\inst14~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst20|Bimm~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Bimm~3 .lut_mask = 16'hC0C0;
defparam \inst20|Bimm~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N29
cycloneii_lcell_ff \inst20|Bimm[15] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Bimm~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Bimm[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|Bimm [15]));

// Location: LCCOMB_X23_Y13_N18
cycloneii_lcell_comb \inst20|Bimm~4 (
// Equation(s):
// \inst20|Bimm~4_combout  = (\inst1|altsyncram_component|auto_generated|q_a [12] & \inst14~combout )

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datab(vcc),
	.datac(\inst14~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst20|Bimm~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Bimm~4 .lut_mask = 16'hA0A0;
defparam \inst20|Bimm~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N19
cycloneii_lcell_ff \inst20|Bimm[14] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Bimm~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Bimm[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|Bimm [14]));

// Location: LCCOMB_X28_Y13_N16
cycloneii_lcell_comb \inst20|Bimm~5 (
// Equation(s):
// \inst20|Bimm~5_combout  = (\inst1|altsyncram_component|auto_generated|q_a [11] & \inst14~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|Bimm~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Bimm~5 .lut_mask = 16'hF000;
defparam \inst20|Bimm~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N17
cycloneii_lcell_ff \inst20|Bimm[13] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Bimm~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Bimm[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|Bimm [13]));

// Location: LCCOMB_X28_Y13_N6
cycloneii_lcell_comb \inst20|Bimm~6 (
// Equation(s):
// \inst20|Bimm~6_combout  = (\inst1|altsyncram_component|auto_generated|q_a [10] & \inst14~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|Bimm~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Bimm~6 .lut_mask = 16'hF000;
defparam \inst20|Bimm~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N7
cycloneii_lcell_ff \inst20|Bimm[12] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Bimm~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Bimm[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|Bimm [12]));

// Location: LCCOMB_X28_Y13_N4
cycloneii_lcell_comb \inst20|Bimm~7 (
// Equation(s):
// \inst20|Bimm~7_combout  = (\inst1|altsyncram_component|auto_generated|q_a [9] & \inst14~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|Bimm~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Bimm~7 .lut_mask = 16'hF000;
defparam \inst20|Bimm~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N5
cycloneii_lcell_ff \inst20|Bimm[11] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Bimm~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Bimm[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|Bimm [11]));

// Location: LCCOMB_X24_Y13_N4
cycloneii_lcell_comb \inst20|Bimm~8 (
// Equation(s):
// \inst20|Bimm~8_combout  = (\inst1|altsyncram_component|auto_generated|q_a [8] & \inst14~combout )

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|Bimm~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Bimm~8 .lut_mask = 16'hAA00;
defparam \inst20|Bimm~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N5
cycloneii_lcell_ff \inst20|Bimm[10] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Bimm~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Bimm[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|Bimm [10]));

// Location: LCCOMB_X28_Y13_N2
cycloneii_lcell_comb \inst20|Bimm~9 (
// Equation(s):
// \inst20|Bimm~9_combout  = (\inst1|altsyncram_component|auto_generated|q_a [7] & \inst14~combout )

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datac(vcc),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|Bimm~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Bimm~9 .lut_mask = 16'hCC00;
defparam \inst20|Bimm~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N3
cycloneii_lcell_ff \inst20|Bimm[9] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Bimm~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Bimm[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|Bimm [9]));

// Location: LCCOMB_X24_Y14_N6
cycloneii_lcell_comb \inst20|Bimm~10 (
// Equation(s):
// \inst20|Bimm~10_combout  = (\inst1|altsyncram_component|auto_generated|q_a [6] & \inst14~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|Bimm~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Bimm~10 .lut_mask = 16'hF000;
defparam \inst20|Bimm~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N7
cycloneii_lcell_ff \inst20|Bimm[8] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Bimm~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Bimm[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|Bimm [8]));

// Location: LCCOMB_X25_Y13_N6
cycloneii_lcell_comb \inst20|Bimm~11 (
// Equation(s):
// \inst20|Bimm~11_combout  = (\inst1|altsyncram_component|auto_generated|q_a [5] & \inst14~combout )

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datac(\inst14~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst20|Bimm~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Bimm~11 .lut_mask = 16'hC0C0;
defparam \inst20|Bimm~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N7
cycloneii_lcell_ff \inst20|Bimm[7] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Bimm~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Bimm[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|Bimm [7]));

// Location: LCCOMB_X28_Y13_N28
cycloneii_lcell_comb \inst20|Bimm~12 (
// Equation(s):
// \inst20|Bimm~12_combout  = (\inst1|altsyncram_component|auto_generated|q_a [4] & \inst14~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|Bimm~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Bimm~12 .lut_mask = 16'hF000;
defparam \inst20|Bimm~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N29
cycloneii_lcell_ff \inst20|Bimm[6] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Bimm~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Bimm[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|Bimm [6]));

// Location: LCCOMB_X25_Y13_N28
cycloneii_lcell_comb \inst20|Bimm~13 (
// Equation(s):
// \inst20|Bimm~13_combout  = (\inst1|altsyncram_component|auto_generated|q_a [3] & \inst14~combout )

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datab(vcc),
	.datac(\inst14~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst20|Bimm~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Bimm~13 .lut_mask = 16'hA0A0;
defparam \inst20|Bimm~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N29
cycloneii_lcell_ff \inst20|Bimm[5] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Bimm~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Bimm[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|Bimm [5]));

// Location: LCCOMB_X25_Y13_N10
cycloneii_lcell_comb \inst20|Bimm~14 (
// Equation(s):
// \inst20|Bimm~14_combout  = (\inst1|altsyncram_component|auto_generated|q_a [2] & \inst14~combout )

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst14~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst20|Bimm~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Bimm~14 .lut_mask = 16'hC0C0;
defparam \inst20|Bimm~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N11
cycloneii_lcell_ff \inst20|Bimm[4] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Bimm~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Bimm[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|Bimm [4]));

// Location: LCCOMB_X25_Y13_N16
cycloneii_lcell_comb \inst20|Bimm~15 (
// Equation(s):
// \inst20|Bimm~15_combout  = (\inst1|altsyncram_component|auto_generated|q_a [1] & \inst14~combout )

	.dataa(vcc),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst14~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst20|Bimm~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Bimm~15 .lut_mask = 16'hC0C0;
defparam \inst20|Bimm~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N17
cycloneii_lcell_ff \inst20|Bimm[3] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Bimm~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Bimm[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|Bimm [3]));

// Location: LCCOMB_X28_Y13_N30
cycloneii_lcell_comb \inst20|Bimm~16 (
// Equation(s):
// \inst20|Bimm~16_combout  = (\inst1|altsyncram_component|auto_generated|q_a [0] & \inst14~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst14~combout ),
	.cin(gnd),
	.combout(\inst20|Bimm~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Bimm~16 .lut_mask = 16'hF000;
defparam \inst20|Bimm~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N31
cycloneii_lcell_ff \inst20|Bimm[2] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|Bimm~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|Bimm[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|Bimm [2]));

// Location: LCCOMB_X25_Y10_N28
cycloneii_lcell_comb \inst20|jumpPC~54 (
// Equation(s):
// \inst20|jumpPC~54_combout  = (\inst7|Equal2~2_combout  & (\inst20|PC [31] & (\reset~combout  & \inst7|Equal2~3_combout )))

	.dataa(\inst7|Equal2~2_combout ),
	.datab(\inst20|PC [31]),
	.datac(\reset~combout ),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~54 .lut_mask = 16'h8000;
defparam \inst20|jumpPC~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneii_lcell_comb \inst20|jumpPC[25]~57 (
// Equation(s):
// \inst20|jumpPC[25]~57_combout  = ((\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & \inst7|Equal2~3_combout ))) # (!\reset~combout )

	.dataa(\reset~combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC[25]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC[25]~57 .lut_mask = 16'h5D55;
defparam \inst20|jumpPC[25]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N29
cycloneii_lcell_ff \inst20|newPC[31] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|newPC [31]));

// Location: LCCOMB_X25_Y10_N6
cycloneii_lcell_comb \inst20|jumpPC~55 (
// Equation(s):
// \inst20|jumpPC~55_combout  = (\inst7|Equal2~2_combout  & (\inst7|Equal2~3_combout  & (\reset~combout  & \inst20|PC [30])))

	.dataa(\inst7|Equal2~2_combout ),
	.datab(\inst7|Equal2~3_combout ),
	.datac(\reset~combout ),
	.datad(\inst20|PC [30]),
	.cin(gnd),
	.combout(\inst20|jumpPC~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~55 .lut_mask = 16'h8000;
defparam \inst20|jumpPC~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N7
cycloneii_lcell_ff \inst20|jumpPC[30] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [30]));

// Location: LCCOMB_X25_Y10_N24
cycloneii_lcell_comb \inst20|jumpPC~56 (
// Equation(s):
// \inst20|jumpPC~56_combout  = (\inst7|Equal2~2_combout  & (\inst20|PC [29] & (\reset~combout  & \inst7|Equal2~3_combout )))

	.dataa(\inst7|Equal2~2_combout ),
	.datab(\inst20|PC [29]),
	.datac(\reset~combout ),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~56 .lut_mask = 16'h8000;
defparam \inst20|jumpPC~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N25
cycloneii_lcell_ff \inst20|jumpPC[29] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [29]));

// Location: LCCOMB_X25_Y10_N30
cycloneii_lcell_comb \inst20|newPC~0 (
// Equation(s):
// \inst20|newPC~0_combout  = (\inst7|Equal2~2_combout  & (\inst20|PC [28] & (\reset~combout  & \inst7|Equal2~3_combout )))

	.dataa(\inst7|Equal2~2_combout ),
	.datab(\inst20|PC [28]),
	.datac(\reset~combout ),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|newPC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|newPC~0 .lut_mask = 16'h8000;
defparam \inst20|newPC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N31
cycloneii_lcell_ff \inst20|newPC[28] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|newPC~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|newPC [28]));

// Location: LCCOMB_X29_Y16_N16
cycloneii_lcell_comb \inst20|jumpPC~58 (
// Equation(s):
// \inst20|jumpPC~58_combout  = (\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst1|altsyncram_component|auto_generated|q_a [25] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~58 .lut_mask = 16'h2000;
defparam \inst20|jumpPC~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N17
cycloneii_lcell_ff \inst20|jumpPC[27] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [27]));

// Location: LCCOMB_X29_Y13_N24
cycloneii_lcell_comb \inst20|jumpPC~59 (
// Equation(s):
// \inst20|jumpPC~59_combout  = (\inst1|altsyncram_component|auto_generated|q_a [24] & (\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [24]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~59 .lut_mask = 16'h0800;
defparam \inst20|jumpPC~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N25
cycloneii_lcell_ff \inst20|jumpPC[26] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [26]));

// Location: LCCOMB_X29_Y16_N26
cycloneii_lcell_comb \inst20|jumpPC~60 (
// Equation(s):
// \inst20|jumpPC~60_combout  = (\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst1|altsyncram_component|auto_generated|q_a [23] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~60 .lut_mask = 16'h2000;
defparam \inst20|jumpPC~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N27
cycloneii_lcell_ff \inst20|jumpPC[25] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [25]));

// Location: LCCOMB_X29_Y16_N24
cycloneii_lcell_comb \inst20|jumpPC~61 (
// Equation(s):
// \inst20|jumpPC~61_combout  = (\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst1|altsyncram_component|auto_generated|q_a [22] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~61 .lut_mask = 16'h2000;
defparam \inst20|jumpPC~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N25
cycloneii_lcell_ff \inst20|jumpPC[24] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [24]));

// Location: LCCOMB_X29_Y16_N18
cycloneii_lcell_comb \inst20|jumpPC~62 (
// Equation(s):
// \inst20|jumpPC~62_combout  = (\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst1|altsyncram_component|auto_generated|q_a [21] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~62 .lut_mask = 16'h2000;
defparam \inst20|jumpPC~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N19
cycloneii_lcell_ff \inst20|jumpPC[23] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [23]));

// Location: LCCOMB_X29_Y13_N26
cycloneii_lcell_comb \inst20|jumpPC~63 (
// Equation(s):
// \inst20|jumpPC~63_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst1|altsyncram_component|auto_generated|q_a [27] & (\inst1|altsyncram_component|auto_generated|q_a [20] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~63 .lut_mask = 16'h4000;
defparam \inst20|jumpPC~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N27
cycloneii_lcell_ff \inst20|jumpPC[22] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [22]));

// Location: LCCOMB_X29_Y13_N0
cycloneii_lcell_comb \inst20|jumpPC~64 (
// Equation(s):
// \inst20|jumpPC~64_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst1|altsyncram_component|auto_generated|q_a [27] & (\inst1|altsyncram_component|auto_generated|q_a [19] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [19]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~64 .lut_mask = 16'h4000;
defparam \inst20|jumpPC~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N1
cycloneii_lcell_ff \inst20|jumpPC[21] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [21]));

// Location: LCCOMB_X25_Y10_N8
cycloneii_lcell_comb \inst20|jumpPC~65 (
// Equation(s):
// \inst20|jumpPC~65_combout  = (\inst1|altsyncram_component|auto_generated|q_a [27] & (\inst7|Equal2~3_combout  & (!\inst1|altsyncram_component|auto_generated|q_a [28] & \inst1|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datab(\inst7|Equal2~3_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst20|jumpPC~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~65 .lut_mask = 16'h0800;
defparam \inst20|jumpPC~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N9
cycloneii_lcell_ff \inst20|jumpPC[20] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [20]));

// Location: LCCOMB_X29_Y16_N28
cycloneii_lcell_comb \inst20|jumpPC~66 (
// Equation(s):
// \inst20|jumpPC~66_combout  = (\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst1|altsyncram_component|auto_generated|q_a [17] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~66 .lut_mask = 16'h2000;
defparam \inst20|jumpPC~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N29
cycloneii_lcell_ff \inst20|jumpPC[19] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [19]));

// Location: LCCOMB_X29_Y16_N22
cycloneii_lcell_comb \inst20|jumpPC~67 (
// Equation(s):
// \inst20|jumpPC~67_combout  = (\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst1|altsyncram_component|auto_generated|q_a [16] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~67 .lut_mask = 16'h2000;
defparam \inst20|jumpPC~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N23
cycloneii_lcell_ff \inst20|jumpPC[18] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [18]));

// Location: LCCOMB_X29_Y16_N0
cycloneii_lcell_comb \inst20|jumpPC~68 (
// Equation(s):
// \inst20|jumpPC~68_combout  = (\inst1|altsyncram_component|auto_generated|q_a [15] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst7|Equal2~3_combout  & \inst1|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst7|Equal2~3_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\inst20|jumpPC~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~68 .lut_mask = 16'h2000;
defparam \inst20|jumpPC~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N1
cycloneii_lcell_ff \inst20|jumpPC[17] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [17]));

// Location: LCCOMB_X29_Y16_N2
cycloneii_lcell_comb \inst20|jumpPC~69 (
// Equation(s):
// \inst20|jumpPC~69_combout  = (\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst1|altsyncram_component|auto_generated|q_a [14] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~69 .lut_mask = 16'h2000;
defparam \inst20|jumpPC~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N3
cycloneii_lcell_ff \inst20|jumpPC[16] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [16]));

// Location: LCCOMB_X29_Y16_N8
cycloneii_lcell_comb \inst20|jumpPC~70 (
// Equation(s):
// \inst20|jumpPC~70_combout  = (\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst1|altsyncram_component|auto_generated|q_a [13] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~70 .lut_mask = 16'h2000;
defparam \inst20|jumpPC~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N9
cycloneii_lcell_ff \inst20|jumpPC[15] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [15]));

// Location: LCCOMB_X25_Y10_N2
cycloneii_lcell_comb \inst20|jumpPC~71 (
// Equation(s):
// \inst20|jumpPC~71_combout  = (\inst1|altsyncram_component|auto_generated|q_a [12] & (\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~71 .lut_mask = 16'h0800;
defparam \inst20|jumpPC~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N3
cycloneii_lcell_ff \inst20|jumpPC[14] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [14]));

// Location: LCCOMB_X25_Y10_N20
cycloneii_lcell_comb \inst20|jumpPC~72 (
// Equation(s):
// \inst20|jumpPC~72_combout  = (\inst1|altsyncram_component|auto_generated|q_a [11] & (\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~72 .lut_mask = 16'h0800;
defparam \inst20|jumpPC~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N21
cycloneii_lcell_ff \inst20|jumpPC[13] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [13]));

// Location: LCCOMB_X29_Y16_N14
cycloneii_lcell_comb \inst20|jumpPC~73 (
// Equation(s):
// \inst20|jumpPC~73_combout  = (\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst1|altsyncram_component|auto_generated|q_a [10] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~73 .lut_mask = 16'h2000;
defparam \inst20|jumpPC~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N15
cycloneii_lcell_ff \inst20|jumpPC[12] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [12]));

// Location: LCCOMB_X29_Y16_N20
cycloneii_lcell_comb \inst20|jumpPC~74 (
// Equation(s):
// \inst20|jumpPC~74_combout  = (\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst1|altsyncram_component|auto_generated|q_a [9] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~74 .lut_mask = 16'h2000;
defparam \inst20|jumpPC~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N21
cycloneii_lcell_ff \inst20|jumpPC[11] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [11]));

// Location: LCCOMB_X29_Y16_N6
cycloneii_lcell_comb \inst20|jumpPC~75 (
// Equation(s):
// \inst20|jumpPC~75_combout  = (\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst1|altsyncram_component|auto_generated|q_a [8] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~75 .lut_mask = 16'h2000;
defparam \inst20|jumpPC~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N7
cycloneii_lcell_ff \inst20|jumpPC[10] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [10]));

// Location: LCCOMB_X29_Y16_N4
cycloneii_lcell_comb \inst20|jumpPC~76 (
// Equation(s):
// \inst20|jumpPC~76_combout  = (\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst7|Equal2~3_combout  & \inst1|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst7|Equal2~3_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\inst20|jumpPC~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~76 .lut_mask = 16'h2000;
defparam \inst20|jumpPC~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N5
cycloneii_lcell_ff \inst20|jumpPC[9] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [9]));

// Location: LCCOMB_X29_Y13_N14
cycloneii_lcell_comb \inst20|jumpPC~77 (
// Equation(s):
// \inst20|jumpPC~77_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst1|altsyncram_component|auto_generated|q_a [27] & (\inst1|altsyncram_component|auto_generated|q_a [6] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~77 .lut_mask = 16'h4000;
defparam \inst20|jumpPC~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N15
cycloneii_lcell_ff \inst20|jumpPC[8] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [8]));

// Location: LCCOMB_X25_Y10_N22
cycloneii_lcell_comb \inst20|jumpPC~78 (
// Equation(s):
// \inst20|jumpPC~78_combout  = (\inst1|altsyncram_component|auto_generated|q_a [5] & (\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~78 .lut_mask = 16'h0800;
defparam \inst20|jumpPC~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N23
cycloneii_lcell_ff \inst20|jumpPC[7] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [7]));

// Location: LCCOMB_X29_Y13_N16
cycloneii_lcell_comb \inst20|jumpPC~79 (
// Equation(s):
// \inst20|jumpPC~79_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst1|altsyncram_component|auto_generated|q_a [27] & (\inst1|altsyncram_component|auto_generated|q_a [4] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~79 .lut_mask = 16'h4000;
defparam \inst20|jumpPC~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N17
cycloneii_lcell_ff \inst20|jumpPC[6] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [6]));

// Location: LCCOMB_X29_Y16_N10
cycloneii_lcell_comb \inst20|jumpPC~80 (
// Equation(s):
// \inst20|jumpPC~80_combout  = (\inst7|Equal2~3_combout  & (\inst1|altsyncram_component|auto_generated|q_a [3] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & \inst1|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\inst7|Equal2~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\inst20|jumpPC~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~80 .lut_mask = 16'h0800;
defparam \inst20|jumpPC~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N11
cycloneii_lcell_ff \inst20|jumpPC[5] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [5]));

// Location: LCCOMB_X29_Y16_N12
cycloneii_lcell_comb \inst20|jumpPC~81 (
// Equation(s):
// \inst20|jumpPC~81_combout  = (\inst1|altsyncram_component|auto_generated|q_a [2] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst7|Equal2~3_combout  & \inst1|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst7|Equal2~3_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\inst20|jumpPC~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~81 .lut_mask = 16'h2000;
defparam \inst20|jumpPC~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N13
cycloneii_lcell_ff \inst20|jumpPC[4] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [4]));

// Location: LCCOMB_X29_Y13_N30
cycloneii_lcell_comb \inst20|jumpPC~82 (
// Equation(s):
// \inst20|jumpPC~82_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [28] & (\inst1|altsyncram_component|auto_generated|q_a [27] & (\inst1|altsyncram_component|auto_generated|q_a [1] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~82 .lut_mask = 16'h4000;
defparam \inst20|jumpPC~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N31
cycloneii_lcell_ff \inst20|jumpPC[3] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [3]));

// Location: LCCOMB_X25_Y10_N0
cycloneii_lcell_comb \inst20|jumpPC~83 (
// Equation(s):
// \inst20|jumpPC~83_combout  = (\inst1|altsyncram_component|auto_generated|q_a [0] & (\inst1|altsyncram_component|auto_generated|q_a [27] & (!\inst1|altsyncram_component|auto_generated|q_a [28] & \inst7|Equal2~3_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datad(\inst7|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst20|jumpPC~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|jumpPC~83 .lut_mask = 16'h0800;
defparam \inst20|jumpPC~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N1
cycloneii_lcell_ff \inst20|jumpPC[2] (
	.clk(\inst5|OCLK~clkctrl_outclk ),
	.datain(\inst20|jumpPC~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|jumpPC[25]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|jumpPC [2]));

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jump~I (
	.datain(\inst7|Equal2~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jump));
// synopsys translate_off
defparam \jump~I .input_async_reset = "none";
defparam \jump~I .input_power_up = "low";
defparam \jump~I .input_register_mode = "none";
defparam \jump~I .input_sync_reset = "none";
defparam \jump~I .oe_async_reset = "none";
defparam \jump~I .oe_power_up = "low";
defparam \jump~I .oe_register_mode = "none";
defparam \jump~I .oe_sync_reset = "none";
defparam \jump~I .operation_mode = "output";
defparam \jump~I .output_async_reset = "none";
defparam \jump~I .output_power_up = "low";
defparam \jump~I .output_register_mode = "none";
defparam \jump~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[31]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[31]));
// synopsys translate_off
defparam \Instr[31]~I .input_async_reset = "none";
defparam \Instr[31]~I .input_power_up = "low";
defparam \Instr[31]~I .input_register_mode = "none";
defparam \Instr[31]~I .input_sync_reset = "none";
defparam \Instr[31]~I .oe_async_reset = "none";
defparam \Instr[31]~I .oe_power_up = "low";
defparam \Instr[31]~I .oe_register_mode = "none";
defparam \Instr[31]~I .oe_sync_reset = "none";
defparam \Instr[31]~I .operation_mode = "output";
defparam \Instr[31]~I .output_async_reset = "none";
defparam \Instr[31]~I .output_power_up = "low";
defparam \Instr[31]~I .output_register_mode = "none";
defparam \Instr[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[30]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[30]));
// synopsys translate_off
defparam \Instr[30]~I .input_async_reset = "none";
defparam \Instr[30]~I .input_power_up = "low";
defparam \Instr[30]~I .input_register_mode = "none";
defparam \Instr[30]~I .input_sync_reset = "none";
defparam \Instr[30]~I .oe_async_reset = "none";
defparam \Instr[30]~I .oe_power_up = "low";
defparam \Instr[30]~I .oe_register_mode = "none";
defparam \Instr[30]~I .oe_sync_reset = "none";
defparam \Instr[30]~I .operation_mode = "output";
defparam \Instr[30]~I .output_async_reset = "none";
defparam \Instr[30]~I .output_power_up = "low";
defparam \Instr[30]~I .output_register_mode = "none";
defparam \Instr[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[29]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[29]));
// synopsys translate_off
defparam \Instr[29]~I .input_async_reset = "none";
defparam \Instr[29]~I .input_power_up = "low";
defparam \Instr[29]~I .input_register_mode = "none";
defparam \Instr[29]~I .input_sync_reset = "none";
defparam \Instr[29]~I .oe_async_reset = "none";
defparam \Instr[29]~I .oe_power_up = "low";
defparam \Instr[29]~I .oe_register_mode = "none";
defparam \Instr[29]~I .oe_sync_reset = "none";
defparam \Instr[29]~I .operation_mode = "output";
defparam \Instr[29]~I .output_async_reset = "none";
defparam \Instr[29]~I .output_power_up = "low";
defparam \Instr[29]~I .output_register_mode = "none";
defparam \Instr[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[28]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[28]));
// synopsys translate_off
defparam \Instr[28]~I .input_async_reset = "none";
defparam \Instr[28]~I .input_power_up = "low";
defparam \Instr[28]~I .input_register_mode = "none";
defparam \Instr[28]~I .input_sync_reset = "none";
defparam \Instr[28]~I .oe_async_reset = "none";
defparam \Instr[28]~I .oe_power_up = "low";
defparam \Instr[28]~I .oe_register_mode = "none";
defparam \Instr[28]~I .oe_sync_reset = "none";
defparam \Instr[28]~I .operation_mode = "output";
defparam \Instr[28]~I .output_async_reset = "none";
defparam \Instr[28]~I .output_power_up = "low";
defparam \Instr[28]~I .output_register_mode = "none";
defparam \Instr[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[27]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[27]));
// synopsys translate_off
defparam \Instr[27]~I .input_async_reset = "none";
defparam \Instr[27]~I .input_power_up = "low";
defparam \Instr[27]~I .input_register_mode = "none";
defparam \Instr[27]~I .input_sync_reset = "none";
defparam \Instr[27]~I .oe_async_reset = "none";
defparam \Instr[27]~I .oe_power_up = "low";
defparam \Instr[27]~I .oe_register_mode = "none";
defparam \Instr[27]~I .oe_sync_reset = "none";
defparam \Instr[27]~I .operation_mode = "output";
defparam \Instr[27]~I .output_async_reset = "none";
defparam \Instr[27]~I .output_power_up = "low";
defparam \Instr[27]~I .output_register_mode = "none";
defparam \Instr[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[26]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[26]));
// synopsys translate_off
defparam \Instr[26]~I .input_async_reset = "none";
defparam \Instr[26]~I .input_power_up = "low";
defparam \Instr[26]~I .input_register_mode = "none";
defparam \Instr[26]~I .input_sync_reset = "none";
defparam \Instr[26]~I .oe_async_reset = "none";
defparam \Instr[26]~I .oe_power_up = "low";
defparam \Instr[26]~I .oe_register_mode = "none";
defparam \Instr[26]~I .oe_sync_reset = "none";
defparam \Instr[26]~I .operation_mode = "output";
defparam \Instr[26]~I .output_async_reset = "none";
defparam \Instr[26]~I .output_power_up = "low";
defparam \Instr[26]~I .output_register_mode = "none";
defparam \Instr[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[25]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[25]));
// synopsys translate_off
defparam \Instr[25]~I .input_async_reset = "none";
defparam \Instr[25]~I .input_power_up = "low";
defparam \Instr[25]~I .input_register_mode = "none";
defparam \Instr[25]~I .input_sync_reset = "none";
defparam \Instr[25]~I .oe_async_reset = "none";
defparam \Instr[25]~I .oe_power_up = "low";
defparam \Instr[25]~I .oe_register_mode = "none";
defparam \Instr[25]~I .oe_sync_reset = "none";
defparam \Instr[25]~I .operation_mode = "output";
defparam \Instr[25]~I .output_async_reset = "none";
defparam \Instr[25]~I .output_power_up = "low";
defparam \Instr[25]~I .output_register_mode = "none";
defparam \Instr[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[24]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[24]));
// synopsys translate_off
defparam \Instr[24]~I .input_async_reset = "none";
defparam \Instr[24]~I .input_power_up = "low";
defparam \Instr[24]~I .input_register_mode = "none";
defparam \Instr[24]~I .input_sync_reset = "none";
defparam \Instr[24]~I .oe_async_reset = "none";
defparam \Instr[24]~I .oe_power_up = "low";
defparam \Instr[24]~I .oe_register_mode = "none";
defparam \Instr[24]~I .oe_sync_reset = "none";
defparam \Instr[24]~I .operation_mode = "output";
defparam \Instr[24]~I .output_async_reset = "none";
defparam \Instr[24]~I .output_power_up = "low";
defparam \Instr[24]~I .output_register_mode = "none";
defparam \Instr[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[23]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[23]));
// synopsys translate_off
defparam \Instr[23]~I .input_async_reset = "none";
defparam \Instr[23]~I .input_power_up = "low";
defparam \Instr[23]~I .input_register_mode = "none";
defparam \Instr[23]~I .input_sync_reset = "none";
defparam \Instr[23]~I .oe_async_reset = "none";
defparam \Instr[23]~I .oe_power_up = "low";
defparam \Instr[23]~I .oe_register_mode = "none";
defparam \Instr[23]~I .oe_sync_reset = "none";
defparam \Instr[23]~I .operation_mode = "output";
defparam \Instr[23]~I .output_async_reset = "none";
defparam \Instr[23]~I .output_power_up = "low";
defparam \Instr[23]~I .output_register_mode = "none";
defparam \Instr[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[22]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[22]));
// synopsys translate_off
defparam \Instr[22]~I .input_async_reset = "none";
defparam \Instr[22]~I .input_power_up = "low";
defparam \Instr[22]~I .input_register_mode = "none";
defparam \Instr[22]~I .input_sync_reset = "none";
defparam \Instr[22]~I .oe_async_reset = "none";
defparam \Instr[22]~I .oe_power_up = "low";
defparam \Instr[22]~I .oe_register_mode = "none";
defparam \Instr[22]~I .oe_sync_reset = "none";
defparam \Instr[22]~I .operation_mode = "output";
defparam \Instr[22]~I .output_async_reset = "none";
defparam \Instr[22]~I .output_power_up = "low";
defparam \Instr[22]~I .output_register_mode = "none";
defparam \Instr[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[21]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[21]));
// synopsys translate_off
defparam \Instr[21]~I .input_async_reset = "none";
defparam \Instr[21]~I .input_power_up = "low";
defparam \Instr[21]~I .input_register_mode = "none";
defparam \Instr[21]~I .input_sync_reset = "none";
defparam \Instr[21]~I .oe_async_reset = "none";
defparam \Instr[21]~I .oe_power_up = "low";
defparam \Instr[21]~I .oe_register_mode = "none";
defparam \Instr[21]~I .oe_sync_reset = "none";
defparam \Instr[21]~I .operation_mode = "output";
defparam \Instr[21]~I .output_async_reset = "none";
defparam \Instr[21]~I .output_power_up = "low";
defparam \Instr[21]~I .output_register_mode = "none";
defparam \Instr[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[20]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[20]));
// synopsys translate_off
defparam \Instr[20]~I .input_async_reset = "none";
defparam \Instr[20]~I .input_power_up = "low";
defparam \Instr[20]~I .input_register_mode = "none";
defparam \Instr[20]~I .input_sync_reset = "none";
defparam \Instr[20]~I .oe_async_reset = "none";
defparam \Instr[20]~I .oe_power_up = "low";
defparam \Instr[20]~I .oe_register_mode = "none";
defparam \Instr[20]~I .oe_sync_reset = "none";
defparam \Instr[20]~I .operation_mode = "output";
defparam \Instr[20]~I .output_async_reset = "none";
defparam \Instr[20]~I .output_power_up = "low";
defparam \Instr[20]~I .output_register_mode = "none";
defparam \Instr[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[19]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[19]));
// synopsys translate_off
defparam \Instr[19]~I .input_async_reset = "none";
defparam \Instr[19]~I .input_power_up = "low";
defparam \Instr[19]~I .input_register_mode = "none";
defparam \Instr[19]~I .input_sync_reset = "none";
defparam \Instr[19]~I .oe_async_reset = "none";
defparam \Instr[19]~I .oe_power_up = "low";
defparam \Instr[19]~I .oe_register_mode = "none";
defparam \Instr[19]~I .oe_sync_reset = "none";
defparam \Instr[19]~I .operation_mode = "output";
defparam \Instr[19]~I .output_async_reset = "none";
defparam \Instr[19]~I .output_power_up = "low";
defparam \Instr[19]~I .output_register_mode = "none";
defparam \Instr[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[18]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[18]));
// synopsys translate_off
defparam \Instr[18]~I .input_async_reset = "none";
defparam \Instr[18]~I .input_power_up = "low";
defparam \Instr[18]~I .input_register_mode = "none";
defparam \Instr[18]~I .input_sync_reset = "none";
defparam \Instr[18]~I .oe_async_reset = "none";
defparam \Instr[18]~I .oe_power_up = "low";
defparam \Instr[18]~I .oe_register_mode = "none";
defparam \Instr[18]~I .oe_sync_reset = "none";
defparam \Instr[18]~I .operation_mode = "output";
defparam \Instr[18]~I .output_async_reset = "none";
defparam \Instr[18]~I .output_power_up = "low";
defparam \Instr[18]~I .output_register_mode = "none";
defparam \Instr[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[17]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[17]));
// synopsys translate_off
defparam \Instr[17]~I .input_async_reset = "none";
defparam \Instr[17]~I .input_power_up = "low";
defparam \Instr[17]~I .input_register_mode = "none";
defparam \Instr[17]~I .input_sync_reset = "none";
defparam \Instr[17]~I .oe_async_reset = "none";
defparam \Instr[17]~I .oe_power_up = "low";
defparam \Instr[17]~I .oe_register_mode = "none";
defparam \Instr[17]~I .oe_sync_reset = "none";
defparam \Instr[17]~I .operation_mode = "output";
defparam \Instr[17]~I .output_async_reset = "none";
defparam \Instr[17]~I .output_power_up = "low";
defparam \Instr[17]~I .output_register_mode = "none";
defparam \Instr[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[16]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[16]));
// synopsys translate_off
defparam \Instr[16]~I .input_async_reset = "none";
defparam \Instr[16]~I .input_power_up = "low";
defparam \Instr[16]~I .input_register_mode = "none";
defparam \Instr[16]~I .input_sync_reset = "none";
defparam \Instr[16]~I .oe_async_reset = "none";
defparam \Instr[16]~I .oe_power_up = "low";
defparam \Instr[16]~I .oe_register_mode = "none";
defparam \Instr[16]~I .oe_sync_reset = "none";
defparam \Instr[16]~I .operation_mode = "output";
defparam \Instr[16]~I .output_async_reset = "none";
defparam \Instr[16]~I .output_power_up = "low";
defparam \Instr[16]~I .output_register_mode = "none";
defparam \Instr[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[15]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[15]));
// synopsys translate_off
defparam \Instr[15]~I .input_async_reset = "none";
defparam \Instr[15]~I .input_power_up = "low";
defparam \Instr[15]~I .input_register_mode = "none";
defparam \Instr[15]~I .input_sync_reset = "none";
defparam \Instr[15]~I .oe_async_reset = "none";
defparam \Instr[15]~I .oe_power_up = "low";
defparam \Instr[15]~I .oe_register_mode = "none";
defparam \Instr[15]~I .oe_sync_reset = "none";
defparam \Instr[15]~I .operation_mode = "output";
defparam \Instr[15]~I .output_async_reset = "none";
defparam \Instr[15]~I .output_power_up = "low";
defparam \Instr[15]~I .output_register_mode = "none";
defparam \Instr[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[14]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[14]));
// synopsys translate_off
defparam \Instr[14]~I .input_async_reset = "none";
defparam \Instr[14]~I .input_power_up = "low";
defparam \Instr[14]~I .input_register_mode = "none";
defparam \Instr[14]~I .input_sync_reset = "none";
defparam \Instr[14]~I .oe_async_reset = "none";
defparam \Instr[14]~I .oe_power_up = "low";
defparam \Instr[14]~I .oe_register_mode = "none";
defparam \Instr[14]~I .oe_sync_reset = "none";
defparam \Instr[14]~I .operation_mode = "output";
defparam \Instr[14]~I .output_async_reset = "none";
defparam \Instr[14]~I .output_power_up = "low";
defparam \Instr[14]~I .output_register_mode = "none";
defparam \Instr[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[13]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[13]));
// synopsys translate_off
defparam \Instr[13]~I .input_async_reset = "none";
defparam \Instr[13]~I .input_power_up = "low";
defparam \Instr[13]~I .input_register_mode = "none";
defparam \Instr[13]~I .input_sync_reset = "none";
defparam \Instr[13]~I .oe_async_reset = "none";
defparam \Instr[13]~I .oe_power_up = "low";
defparam \Instr[13]~I .oe_register_mode = "none";
defparam \Instr[13]~I .oe_sync_reset = "none";
defparam \Instr[13]~I .operation_mode = "output";
defparam \Instr[13]~I .output_async_reset = "none";
defparam \Instr[13]~I .output_power_up = "low";
defparam \Instr[13]~I .output_register_mode = "none";
defparam \Instr[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[12]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[12]));
// synopsys translate_off
defparam \Instr[12]~I .input_async_reset = "none";
defparam \Instr[12]~I .input_power_up = "low";
defparam \Instr[12]~I .input_register_mode = "none";
defparam \Instr[12]~I .input_sync_reset = "none";
defparam \Instr[12]~I .oe_async_reset = "none";
defparam \Instr[12]~I .oe_power_up = "low";
defparam \Instr[12]~I .oe_register_mode = "none";
defparam \Instr[12]~I .oe_sync_reset = "none";
defparam \Instr[12]~I .operation_mode = "output";
defparam \Instr[12]~I .output_async_reset = "none";
defparam \Instr[12]~I .output_power_up = "low";
defparam \Instr[12]~I .output_register_mode = "none";
defparam \Instr[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[11]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[11]));
// synopsys translate_off
defparam \Instr[11]~I .input_async_reset = "none";
defparam \Instr[11]~I .input_power_up = "low";
defparam \Instr[11]~I .input_register_mode = "none";
defparam \Instr[11]~I .input_sync_reset = "none";
defparam \Instr[11]~I .oe_async_reset = "none";
defparam \Instr[11]~I .oe_power_up = "low";
defparam \Instr[11]~I .oe_register_mode = "none";
defparam \Instr[11]~I .oe_sync_reset = "none";
defparam \Instr[11]~I .operation_mode = "output";
defparam \Instr[11]~I .output_async_reset = "none";
defparam \Instr[11]~I .output_power_up = "low";
defparam \Instr[11]~I .output_register_mode = "none";
defparam \Instr[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[10]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[10]));
// synopsys translate_off
defparam \Instr[10]~I .input_async_reset = "none";
defparam \Instr[10]~I .input_power_up = "low";
defparam \Instr[10]~I .input_register_mode = "none";
defparam \Instr[10]~I .input_sync_reset = "none";
defparam \Instr[10]~I .oe_async_reset = "none";
defparam \Instr[10]~I .oe_power_up = "low";
defparam \Instr[10]~I .oe_register_mode = "none";
defparam \Instr[10]~I .oe_sync_reset = "none";
defparam \Instr[10]~I .operation_mode = "output";
defparam \Instr[10]~I .output_async_reset = "none";
defparam \Instr[10]~I .output_power_up = "low";
defparam \Instr[10]~I .output_register_mode = "none";
defparam \Instr[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[9]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[9]));
// synopsys translate_off
defparam \Instr[9]~I .input_async_reset = "none";
defparam \Instr[9]~I .input_power_up = "low";
defparam \Instr[9]~I .input_register_mode = "none";
defparam \Instr[9]~I .input_sync_reset = "none";
defparam \Instr[9]~I .oe_async_reset = "none";
defparam \Instr[9]~I .oe_power_up = "low";
defparam \Instr[9]~I .oe_register_mode = "none";
defparam \Instr[9]~I .oe_sync_reset = "none";
defparam \Instr[9]~I .operation_mode = "output";
defparam \Instr[9]~I .output_async_reset = "none";
defparam \Instr[9]~I .output_power_up = "low";
defparam \Instr[9]~I .output_register_mode = "none";
defparam \Instr[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[8]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[8]));
// synopsys translate_off
defparam \Instr[8]~I .input_async_reset = "none";
defparam \Instr[8]~I .input_power_up = "low";
defparam \Instr[8]~I .input_register_mode = "none";
defparam \Instr[8]~I .input_sync_reset = "none";
defparam \Instr[8]~I .oe_async_reset = "none";
defparam \Instr[8]~I .oe_power_up = "low";
defparam \Instr[8]~I .oe_register_mode = "none";
defparam \Instr[8]~I .oe_sync_reset = "none";
defparam \Instr[8]~I .operation_mode = "output";
defparam \Instr[8]~I .output_async_reset = "none";
defparam \Instr[8]~I .output_power_up = "low";
defparam \Instr[8]~I .output_register_mode = "none";
defparam \Instr[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[7]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[7]));
// synopsys translate_off
defparam \Instr[7]~I .input_async_reset = "none";
defparam \Instr[7]~I .input_power_up = "low";
defparam \Instr[7]~I .input_register_mode = "none";
defparam \Instr[7]~I .input_sync_reset = "none";
defparam \Instr[7]~I .oe_async_reset = "none";
defparam \Instr[7]~I .oe_power_up = "low";
defparam \Instr[7]~I .oe_register_mode = "none";
defparam \Instr[7]~I .oe_sync_reset = "none";
defparam \Instr[7]~I .operation_mode = "output";
defparam \Instr[7]~I .output_async_reset = "none";
defparam \Instr[7]~I .output_power_up = "low";
defparam \Instr[7]~I .output_register_mode = "none";
defparam \Instr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[6]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[6]));
// synopsys translate_off
defparam \Instr[6]~I .input_async_reset = "none";
defparam \Instr[6]~I .input_power_up = "low";
defparam \Instr[6]~I .input_register_mode = "none";
defparam \Instr[6]~I .input_sync_reset = "none";
defparam \Instr[6]~I .oe_async_reset = "none";
defparam \Instr[6]~I .oe_power_up = "low";
defparam \Instr[6]~I .oe_register_mode = "none";
defparam \Instr[6]~I .oe_sync_reset = "none";
defparam \Instr[6]~I .operation_mode = "output";
defparam \Instr[6]~I .output_async_reset = "none";
defparam \Instr[6]~I .output_power_up = "low";
defparam \Instr[6]~I .output_register_mode = "none";
defparam \Instr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[5]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[5]));
// synopsys translate_off
defparam \Instr[5]~I .input_async_reset = "none";
defparam \Instr[5]~I .input_power_up = "low";
defparam \Instr[5]~I .input_register_mode = "none";
defparam \Instr[5]~I .input_sync_reset = "none";
defparam \Instr[5]~I .oe_async_reset = "none";
defparam \Instr[5]~I .oe_power_up = "low";
defparam \Instr[5]~I .oe_register_mode = "none";
defparam \Instr[5]~I .oe_sync_reset = "none";
defparam \Instr[5]~I .operation_mode = "output";
defparam \Instr[5]~I .output_async_reset = "none";
defparam \Instr[5]~I .output_power_up = "low";
defparam \Instr[5]~I .output_register_mode = "none";
defparam \Instr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[4]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[4]));
// synopsys translate_off
defparam \Instr[4]~I .input_async_reset = "none";
defparam \Instr[4]~I .input_power_up = "low";
defparam \Instr[4]~I .input_register_mode = "none";
defparam \Instr[4]~I .input_sync_reset = "none";
defparam \Instr[4]~I .oe_async_reset = "none";
defparam \Instr[4]~I .oe_power_up = "low";
defparam \Instr[4]~I .oe_register_mode = "none";
defparam \Instr[4]~I .oe_sync_reset = "none";
defparam \Instr[4]~I .operation_mode = "output";
defparam \Instr[4]~I .output_async_reset = "none";
defparam \Instr[4]~I .output_power_up = "low";
defparam \Instr[4]~I .output_register_mode = "none";
defparam \Instr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[3]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[3]));
// synopsys translate_off
defparam \Instr[3]~I .input_async_reset = "none";
defparam \Instr[3]~I .input_power_up = "low";
defparam \Instr[3]~I .input_register_mode = "none";
defparam \Instr[3]~I .input_sync_reset = "none";
defparam \Instr[3]~I .oe_async_reset = "none";
defparam \Instr[3]~I .oe_power_up = "low";
defparam \Instr[3]~I .oe_register_mode = "none";
defparam \Instr[3]~I .oe_sync_reset = "none";
defparam \Instr[3]~I .operation_mode = "output";
defparam \Instr[3]~I .output_async_reset = "none";
defparam \Instr[3]~I .output_power_up = "low";
defparam \Instr[3]~I .output_register_mode = "none";
defparam \Instr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[2]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[2]));
// synopsys translate_off
defparam \Instr[2]~I .input_async_reset = "none";
defparam \Instr[2]~I .input_power_up = "low";
defparam \Instr[2]~I .input_register_mode = "none";
defparam \Instr[2]~I .input_sync_reset = "none";
defparam \Instr[2]~I .oe_async_reset = "none";
defparam \Instr[2]~I .oe_power_up = "low";
defparam \Instr[2]~I .oe_register_mode = "none";
defparam \Instr[2]~I .oe_sync_reset = "none";
defparam \Instr[2]~I .operation_mode = "output";
defparam \Instr[2]~I .output_async_reset = "none";
defparam \Instr[2]~I .output_power_up = "low";
defparam \Instr[2]~I .output_register_mode = "none";
defparam \Instr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[1]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[1]));
// synopsys translate_off
defparam \Instr[1]~I .input_async_reset = "none";
defparam \Instr[1]~I .input_power_up = "low";
defparam \Instr[1]~I .input_register_mode = "none";
defparam \Instr[1]~I .input_sync_reset = "none";
defparam \Instr[1]~I .oe_async_reset = "none";
defparam \Instr[1]~I .oe_power_up = "low";
defparam \Instr[1]~I .oe_register_mode = "none";
defparam \Instr[1]~I .oe_sync_reset = "none";
defparam \Instr[1]~I .operation_mode = "output";
defparam \Instr[1]~I .output_async_reset = "none";
defparam \Instr[1]~I .output_power_up = "low";
defparam \Instr[1]~I .output_register_mode = "none";
defparam \Instr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instr[0]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[0]));
// synopsys translate_off
defparam \Instr[0]~I .input_async_reset = "none";
defparam \Instr[0]~I .input_power_up = "low";
defparam \Instr[0]~I .input_register_mode = "none";
defparam \Instr[0]~I .input_sync_reset = "none";
defparam \Instr[0]~I .oe_async_reset = "none";
defparam \Instr[0]~I .oe_power_up = "low";
defparam \Instr[0]~I .oe_register_mode = "none";
defparam \Instr[0]~I .oe_sync_reset = "none";
defparam \Instr[0]~I .operation_mode = "output";
defparam \Instr[0]~I .output_async_reset = "none";
defparam \Instr[0]~I .output_power_up = "low";
defparam \Instr[0]~I .output_register_mode = "none";
defparam \Instr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OCLK~I (
	.datain(\inst5|OCLK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OCLK));
// synopsys translate_off
defparam \OCLK~I .input_async_reset = "none";
defparam \OCLK~I .input_power_up = "low";
defparam \OCLK~I .input_register_mode = "none";
defparam \OCLK~I .input_sync_reset = "none";
defparam \OCLK~I .oe_async_reset = "none";
defparam \OCLK~I .oe_power_up = "low";
defparam \OCLK~I .oe_register_mode = "none";
defparam \OCLK~I .oe_sync_reset = "none";
defparam \OCLK~I .operation_mode = "output";
defparam \OCLK~I .output_async_reset = "none";
defparam \OCLK~I .output_power_up = "low";
defparam \OCLK~I .output_register_mode = "none";
defparam \OCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[31]~I (
	.datain(\inst20|PC [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[31]));
// synopsys translate_off
defparam \PC[31]~I .input_async_reset = "none";
defparam \PC[31]~I .input_power_up = "low";
defparam \PC[31]~I .input_register_mode = "none";
defparam \PC[31]~I .input_sync_reset = "none";
defparam \PC[31]~I .oe_async_reset = "none";
defparam \PC[31]~I .oe_power_up = "low";
defparam \PC[31]~I .oe_register_mode = "none";
defparam \PC[31]~I .oe_sync_reset = "none";
defparam \PC[31]~I .operation_mode = "output";
defparam \PC[31]~I .output_async_reset = "none";
defparam \PC[31]~I .output_power_up = "low";
defparam \PC[31]~I .output_register_mode = "none";
defparam \PC[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[30]~I (
	.datain(\inst20|PC [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[30]));
// synopsys translate_off
defparam \PC[30]~I .input_async_reset = "none";
defparam \PC[30]~I .input_power_up = "low";
defparam \PC[30]~I .input_register_mode = "none";
defparam \PC[30]~I .input_sync_reset = "none";
defparam \PC[30]~I .oe_async_reset = "none";
defparam \PC[30]~I .oe_power_up = "low";
defparam \PC[30]~I .oe_register_mode = "none";
defparam \PC[30]~I .oe_sync_reset = "none";
defparam \PC[30]~I .operation_mode = "output";
defparam \PC[30]~I .output_async_reset = "none";
defparam \PC[30]~I .output_power_up = "low";
defparam \PC[30]~I .output_register_mode = "none";
defparam \PC[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[29]~I (
	.datain(\inst20|PC [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[29]));
// synopsys translate_off
defparam \PC[29]~I .input_async_reset = "none";
defparam \PC[29]~I .input_power_up = "low";
defparam \PC[29]~I .input_register_mode = "none";
defparam \PC[29]~I .input_sync_reset = "none";
defparam \PC[29]~I .oe_async_reset = "none";
defparam \PC[29]~I .oe_power_up = "low";
defparam \PC[29]~I .oe_register_mode = "none";
defparam \PC[29]~I .oe_sync_reset = "none";
defparam \PC[29]~I .operation_mode = "output";
defparam \PC[29]~I .output_async_reset = "none";
defparam \PC[29]~I .output_power_up = "low";
defparam \PC[29]~I .output_register_mode = "none";
defparam \PC[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[28]~I (
	.datain(\inst20|PC [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[28]));
// synopsys translate_off
defparam \PC[28]~I .input_async_reset = "none";
defparam \PC[28]~I .input_power_up = "low";
defparam \PC[28]~I .input_register_mode = "none";
defparam \PC[28]~I .input_sync_reset = "none";
defparam \PC[28]~I .oe_async_reset = "none";
defparam \PC[28]~I .oe_power_up = "low";
defparam \PC[28]~I .oe_register_mode = "none";
defparam \PC[28]~I .oe_sync_reset = "none";
defparam \PC[28]~I .operation_mode = "output";
defparam \PC[28]~I .output_async_reset = "none";
defparam \PC[28]~I .output_power_up = "low";
defparam \PC[28]~I .output_register_mode = "none";
defparam \PC[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[27]~I (
	.datain(\inst20|PC [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[27]));
// synopsys translate_off
defparam \PC[27]~I .input_async_reset = "none";
defparam \PC[27]~I .input_power_up = "low";
defparam \PC[27]~I .input_register_mode = "none";
defparam \PC[27]~I .input_sync_reset = "none";
defparam \PC[27]~I .oe_async_reset = "none";
defparam \PC[27]~I .oe_power_up = "low";
defparam \PC[27]~I .oe_register_mode = "none";
defparam \PC[27]~I .oe_sync_reset = "none";
defparam \PC[27]~I .operation_mode = "output";
defparam \PC[27]~I .output_async_reset = "none";
defparam \PC[27]~I .output_power_up = "low";
defparam \PC[27]~I .output_register_mode = "none";
defparam \PC[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[26]~I (
	.datain(\inst20|PC [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[26]));
// synopsys translate_off
defparam \PC[26]~I .input_async_reset = "none";
defparam \PC[26]~I .input_power_up = "low";
defparam \PC[26]~I .input_register_mode = "none";
defparam \PC[26]~I .input_sync_reset = "none";
defparam \PC[26]~I .oe_async_reset = "none";
defparam \PC[26]~I .oe_power_up = "low";
defparam \PC[26]~I .oe_register_mode = "none";
defparam \PC[26]~I .oe_sync_reset = "none";
defparam \PC[26]~I .operation_mode = "output";
defparam \PC[26]~I .output_async_reset = "none";
defparam \PC[26]~I .output_power_up = "low";
defparam \PC[26]~I .output_register_mode = "none";
defparam \PC[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[25]~I (
	.datain(\inst20|PC [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[25]));
// synopsys translate_off
defparam \PC[25]~I .input_async_reset = "none";
defparam \PC[25]~I .input_power_up = "low";
defparam \PC[25]~I .input_register_mode = "none";
defparam \PC[25]~I .input_sync_reset = "none";
defparam \PC[25]~I .oe_async_reset = "none";
defparam \PC[25]~I .oe_power_up = "low";
defparam \PC[25]~I .oe_register_mode = "none";
defparam \PC[25]~I .oe_sync_reset = "none";
defparam \PC[25]~I .operation_mode = "output";
defparam \PC[25]~I .output_async_reset = "none";
defparam \PC[25]~I .output_power_up = "low";
defparam \PC[25]~I .output_register_mode = "none";
defparam \PC[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[24]~I (
	.datain(\inst20|PC [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[24]));
// synopsys translate_off
defparam \PC[24]~I .input_async_reset = "none";
defparam \PC[24]~I .input_power_up = "low";
defparam \PC[24]~I .input_register_mode = "none";
defparam \PC[24]~I .input_sync_reset = "none";
defparam \PC[24]~I .oe_async_reset = "none";
defparam \PC[24]~I .oe_power_up = "low";
defparam \PC[24]~I .oe_register_mode = "none";
defparam \PC[24]~I .oe_sync_reset = "none";
defparam \PC[24]~I .operation_mode = "output";
defparam \PC[24]~I .output_async_reset = "none";
defparam \PC[24]~I .output_power_up = "low";
defparam \PC[24]~I .output_register_mode = "none";
defparam \PC[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[23]~I (
	.datain(\inst20|PC [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[23]));
// synopsys translate_off
defparam \PC[23]~I .input_async_reset = "none";
defparam \PC[23]~I .input_power_up = "low";
defparam \PC[23]~I .input_register_mode = "none";
defparam \PC[23]~I .input_sync_reset = "none";
defparam \PC[23]~I .oe_async_reset = "none";
defparam \PC[23]~I .oe_power_up = "low";
defparam \PC[23]~I .oe_register_mode = "none";
defparam \PC[23]~I .oe_sync_reset = "none";
defparam \PC[23]~I .operation_mode = "output";
defparam \PC[23]~I .output_async_reset = "none";
defparam \PC[23]~I .output_power_up = "low";
defparam \PC[23]~I .output_register_mode = "none";
defparam \PC[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[22]~I (
	.datain(\inst20|PC [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[22]));
// synopsys translate_off
defparam \PC[22]~I .input_async_reset = "none";
defparam \PC[22]~I .input_power_up = "low";
defparam \PC[22]~I .input_register_mode = "none";
defparam \PC[22]~I .input_sync_reset = "none";
defparam \PC[22]~I .oe_async_reset = "none";
defparam \PC[22]~I .oe_power_up = "low";
defparam \PC[22]~I .oe_register_mode = "none";
defparam \PC[22]~I .oe_sync_reset = "none";
defparam \PC[22]~I .operation_mode = "output";
defparam \PC[22]~I .output_async_reset = "none";
defparam \PC[22]~I .output_power_up = "low";
defparam \PC[22]~I .output_register_mode = "none";
defparam \PC[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[21]~I (
	.datain(\inst20|PC [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[21]));
// synopsys translate_off
defparam \PC[21]~I .input_async_reset = "none";
defparam \PC[21]~I .input_power_up = "low";
defparam \PC[21]~I .input_register_mode = "none";
defparam \PC[21]~I .input_sync_reset = "none";
defparam \PC[21]~I .oe_async_reset = "none";
defparam \PC[21]~I .oe_power_up = "low";
defparam \PC[21]~I .oe_register_mode = "none";
defparam \PC[21]~I .oe_sync_reset = "none";
defparam \PC[21]~I .operation_mode = "output";
defparam \PC[21]~I .output_async_reset = "none";
defparam \PC[21]~I .output_power_up = "low";
defparam \PC[21]~I .output_register_mode = "none";
defparam \PC[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[20]~I (
	.datain(\inst20|PC [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[20]));
// synopsys translate_off
defparam \PC[20]~I .input_async_reset = "none";
defparam \PC[20]~I .input_power_up = "low";
defparam \PC[20]~I .input_register_mode = "none";
defparam \PC[20]~I .input_sync_reset = "none";
defparam \PC[20]~I .oe_async_reset = "none";
defparam \PC[20]~I .oe_power_up = "low";
defparam \PC[20]~I .oe_register_mode = "none";
defparam \PC[20]~I .oe_sync_reset = "none";
defparam \PC[20]~I .operation_mode = "output";
defparam \PC[20]~I .output_async_reset = "none";
defparam \PC[20]~I .output_power_up = "low";
defparam \PC[20]~I .output_register_mode = "none";
defparam \PC[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[19]~I (
	.datain(\inst20|PC [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[19]));
// synopsys translate_off
defparam \PC[19]~I .input_async_reset = "none";
defparam \PC[19]~I .input_power_up = "low";
defparam \PC[19]~I .input_register_mode = "none";
defparam \PC[19]~I .input_sync_reset = "none";
defparam \PC[19]~I .oe_async_reset = "none";
defparam \PC[19]~I .oe_power_up = "low";
defparam \PC[19]~I .oe_register_mode = "none";
defparam \PC[19]~I .oe_sync_reset = "none";
defparam \PC[19]~I .operation_mode = "output";
defparam \PC[19]~I .output_async_reset = "none";
defparam \PC[19]~I .output_power_up = "low";
defparam \PC[19]~I .output_register_mode = "none";
defparam \PC[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[18]~I (
	.datain(\inst20|PC [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[18]));
// synopsys translate_off
defparam \PC[18]~I .input_async_reset = "none";
defparam \PC[18]~I .input_power_up = "low";
defparam \PC[18]~I .input_register_mode = "none";
defparam \PC[18]~I .input_sync_reset = "none";
defparam \PC[18]~I .oe_async_reset = "none";
defparam \PC[18]~I .oe_power_up = "low";
defparam \PC[18]~I .oe_register_mode = "none";
defparam \PC[18]~I .oe_sync_reset = "none";
defparam \PC[18]~I .operation_mode = "output";
defparam \PC[18]~I .output_async_reset = "none";
defparam \PC[18]~I .output_power_up = "low";
defparam \PC[18]~I .output_register_mode = "none";
defparam \PC[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[17]~I (
	.datain(\inst20|PC [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[17]));
// synopsys translate_off
defparam \PC[17]~I .input_async_reset = "none";
defparam \PC[17]~I .input_power_up = "low";
defparam \PC[17]~I .input_register_mode = "none";
defparam \PC[17]~I .input_sync_reset = "none";
defparam \PC[17]~I .oe_async_reset = "none";
defparam \PC[17]~I .oe_power_up = "low";
defparam \PC[17]~I .oe_register_mode = "none";
defparam \PC[17]~I .oe_sync_reset = "none";
defparam \PC[17]~I .operation_mode = "output";
defparam \PC[17]~I .output_async_reset = "none";
defparam \PC[17]~I .output_power_up = "low";
defparam \PC[17]~I .output_register_mode = "none";
defparam \PC[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[16]~I (
	.datain(\inst20|PC [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[16]));
// synopsys translate_off
defparam \PC[16]~I .input_async_reset = "none";
defparam \PC[16]~I .input_power_up = "low";
defparam \PC[16]~I .input_register_mode = "none";
defparam \PC[16]~I .input_sync_reset = "none";
defparam \PC[16]~I .oe_async_reset = "none";
defparam \PC[16]~I .oe_power_up = "low";
defparam \PC[16]~I .oe_register_mode = "none";
defparam \PC[16]~I .oe_sync_reset = "none";
defparam \PC[16]~I .operation_mode = "output";
defparam \PC[16]~I .output_async_reset = "none";
defparam \PC[16]~I .output_power_up = "low";
defparam \PC[16]~I .output_register_mode = "none";
defparam \PC[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[15]~I (
	.datain(\inst20|PC [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[15]));
// synopsys translate_off
defparam \PC[15]~I .input_async_reset = "none";
defparam \PC[15]~I .input_power_up = "low";
defparam \PC[15]~I .input_register_mode = "none";
defparam \PC[15]~I .input_sync_reset = "none";
defparam \PC[15]~I .oe_async_reset = "none";
defparam \PC[15]~I .oe_power_up = "low";
defparam \PC[15]~I .oe_register_mode = "none";
defparam \PC[15]~I .oe_sync_reset = "none";
defparam \PC[15]~I .operation_mode = "output";
defparam \PC[15]~I .output_async_reset = "none";
defparam \PC[15]~I .output_power_up = "low";
defparam \PC[15]~I .output_register_mode = "none";
defparam \PC[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[14]~I (
	.datain(\inst20|PC [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[14]));
// synopsys translate_off
defparam \PC[14]~I .input_async_reset = "none";
defparam \PC[14]~I .input_power_up = "low";
defparam \PC[14]~I .input_register_mode = "none";
defparam \PC[14]~I .input_sync_reset = "none";
defparam \PC[14]~I .oe_async_reset = "none";
defparam \PC[14]~I .oe_power_up = "low";
defparam \PC[14]~I .oe_register_mode = "none";
defparam \PC[14]~I .oe_sync_reset = "none";
defparam \PC[14]~I .operation_mode = "output";
defparam \PC[14]~I .output_async_reset = "none";
defparam \PC[14]~I .output_power_up = "low";
defparam \PC[14]~I .output_register_mode = "none";
defparam \PC[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[13]~I (
	.datain(\inst20|PC [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[13]));
// synopsys translate_off
defparam \PC[13]~I .input_async_reset = "none";
defparam \PC[13]~I .input_power_up = "low";
defparam \PC[13]~I .input_register_mode = "none";
defparam \PC[13]~I .input_sync_reset = "none";
defparam \PC[13]~I .oe_async_reset = "none";
defparam \PC[13]~I .oe_power_up = "low";
defparam \PC[13]~I .oe_register_mode = "none";
defparam \PC[13]~I .oe_sync_reset = "none";
defparam \PC[13]~I .operation_mode = "output";
defparam \PC[13]~I .output_async_reset = "none";
defparam \PC[13]~I .output_power_up = "low";
defparam \PC[13]~I .output_register_mode = "none";
defparam \PC[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[12]~I (
	.datain(\inst20|PC [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[12]));
// synopsys translate_off
defparam \PC[12]~I .input_async_reset = "none";
defparam \PC[12]~I .input_power_up = "low";
defparam \PC[12]~I .input_register_mode = "none";
defparam \PC[12]~I .input_sync_reset = "none";
defparam \PC[12]~I .oe_async_reset = "none";
defparam \PC[12]~I .oe_power_up = "low";
defparam \PC[12]~I .oe_register_mode = "none";
defparam \PC[12]~I .oe_sync_reset = "none";
defparam \PC[12]~I .operation_mode = "output";
defparam \PC[12]~I .output_async_reset = "none";
defparam \PC[12]~I .output_power_up = "low";
defparam \PC[12]~I .output_register_mode = "none";
defparam \PC[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[11]~I (
	.datain(\inst20|PC [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[11]));
// synopsys translate_off
defparam \PC[11]~I .input_async_reset = "none";
defparam \PC[11]~I .input_power_up = "low";
defparam \PC[11]~I .input_register_mode = "none";
defparam \PC[11]~I .input_sync_reset = "none";
defparam \PC[11]~I .oe_async_reset = "none";
defparam \PC[11]~I .oe_power_up = "low";
defparam \PC[11]~I .oe_register_mode = "none";
defparam \PC[11]~I .oe_sync_reset = "none";
defparam \PC[11]~I .operation_mode = "output";
defparam \PC[11]~I .output_async_reset = "none";
defparam \PC[11]~I .output_power_up = "low";
defparam \PC[11]~I .output_register_mode = "none";
defparam \PC[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[10]~I (
	.datain(\inst20|PC [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[10]));
// synopsys translate_off
defparam \PC[10]~I .input_async_reset = "none";
defparam \PC[10]~I .input_power_up = "low";
defparam \PC[10]~I .input_register_mode = "none";
defparam \PC[10]~I .input_sync_reset = "none";
defparam \PC[10]~I .oe_async_reset = "none";
defparam \PC[10]~I .oe_power_up = "low";
defparam \PC[10]~I .oe_register_mode = "none";
defparam \PC[10]~I .oe_sync_reset = "none";
defparam \PC[10]~I .operation_mode = "output";
defparam \PC[10]~I .output_async_reset = "none";
defparam \PC[10]~I .output_power_up = "low";
defparam \PC[10]~I .output_register_mode = "none";
defparam \PC[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[9]~I (
	.datain(\inst20|PC [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[9]));
// synopsys translate_off
defparam \PC[9]~I .input_async_reset = "none";
defparam \PC[9]~I .input_power_up = "low";
defparam \PC[9]~I .input_register_mode = "none";
defparam \PC[9]~I .input_sync_reset = "none";
defparam \PC[9]~I .oe_async_reset = "none";
defparam \PC[9]~I .oe_power_up = "low";
defparam \PC[9]~I .oe_register_mode = "none";
defparam \PC[9]~I .oe_sync_reset = "none";
defparam \PC[9]~I .operation_mode = "output";
defparam \PC[9]~I .output_async_reset = "none";
defparam \PC[9]~I .output_power_up = "low";
defparam \PC[9]~I .output_register_mode = "none";
defparam \PC[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[8]~I (
	.datain(\inst20|PC [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[8]));
// synopsys translate_off
defparam \PC[8]~I .input_async_reset = "none";
defparam \PC[8]~I .input_power_up = "low";
defparam \PC[8]~I .input_register_mode = "none";
defparam \PC[8]~I .input_sync_reset = "none";
defparam \PC[8]~I .oe_async_reset = "none";
defparam \PC[8]~I .oe_power_up = "low";
defparam \PC[8]~I .oe_register_mode = "none";
defparam \PC[8]~I .oe_sync_reset = "none";
defparam \PC[8]~I .operation_mode = "output";
defparam \PC[8]~I .output_async_reset = "none";
defparam \PC[8]~I .output_power_up = "low";
defparam \PC[8]~I .output_register_mode = "none";
defparam \PC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[7]~I (
	.datain(\inst20|PC [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[7]));
// synopsys translate_off
defparam \PC[7]~I .input_async_reset = "none";
defparam \PC[7]~I .input_power_up = "low";
defparam \PC[7]~I .input_register_mode = "none";
defparam \PC[7]~I .input_sync_reset = "none";
defparam \PC[7]~I .oe_async_reset = "none";
defparam \PC[7]~I .oe_power_up = "low";
defparam \PC[7]~I .oe_register_mode = "none";
defparam \PC[7]~I .oe_sync_reset = "none";
defparam \PC[7]~I .operation_mode = "output";
defparam \PC[7]~I .output_async_reset = "none";
defparam \PC[7]~I .output_power_up = "low";
defparam \PC[7]~I .output_register_mode = "none";
defparam \PC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[6]~I (
	.datain(\inst20|PC [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[6]));
// synopsys translate_off
defparam \PC[6]~I .input_async_reset = "none";
defparam \PC[6]~I .input_power_up = "low";
defparam \PC[6]~I .input_register_mode = "none";
defparam \PC[6]~I .input_sync_reset = "none";
defparam \PC[6]~I .oe_async_reset = "none";
defparam \PC[6]~I .oe_power_up = "low";
defparam \PC[6]~I .oe_register_mode = "none";
defparam \PC[6]~I .oe_sync_reset = "none";
defparam \PC[6]~I .operation_mode = "output";
defparam \PC[6]~I .output_async_reset = "none";
defparam \PC[6]~I .output_power_up = "low";
defparam \PC[6]~I .output_register_mode = "none";
defparam \PC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[5]~I (
	.datain(\inst20|PC [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[5]));
// synopsys translate_off
defparam \PC[5]~I .input_async_reset = "none";
defparam \PC[5]~I .input_power_up = "low";
defparam \PC[5]~I .input_register_mode = "none";
defparam \PC[5]~I .input_sync_reset = "none";
defparam \PC[5]~I .oe_async_reset = "none";
defparam \PC[5]~I .oe_power_up = "low";
defparam \PC[5]~I .oe_register_mode = "none";
defparam \PC[5]~I .oe_sync_reset = "none";
defparam \PC[5]~I .operation_mode = "output";
defparam \PC[5]~I .output_async_reset = "none";
defparam \PC[5]~I .output_power_up = "low";
defparam \PC[5]~I .output_register_mode = "none";
defparam \PC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[4]~I (
	.datain(\inst20|PC [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[4]));
// synopsys translate_off
defparam \PC[4]~I .input_async_reset = "none";
defparam \PC[4]~I .input_power_up = "low";
defparam \PC[4]~I .input_register_mode = "none";
defparam \PC[4]~I .input_sync_reset = "none";
defparam \PC[4]~I .oe_async_reset = "none";
defparam \PC[4]~I .oe_power_up = "low";
defparam \PC[4]~I .oe_register_mode = "none";
defparam \PC[4]~I .oe_sync_reset = "none";
defparam \PC[4]~I .operation_mode = "output";
defparam \PC[4]~I .output_async_reset = "none";
defparam \PC[4]~I .output_power_up = "low";
defparam \PC[4]~I .output_register_mode = "none";
defparam \PC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[3]~I (
	.datain(\inst20|PC [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[3]));
// synopsys translate_off
defparam \PC[3]~I .input_async_reset = "none";
defparam \PC[3]~I .input_power_up = "low";
defparam \PC[3]~I .input_register_mode = "none";
defparam \PC[3]~I .input_sync_reset = "none";
defparam \PC[3]~I .oe_async_reset = "none";
defparam \PC[3]~I .oe_power_up = "low";
defparam \PC[3]~I .oe_register_mode = "none";
defparam \PC[3]~I .oe_sync_reset = "none";
defparam \PC[3]~I .operation_mode = "output";
defparam \PC[3]~I .output_async_reset = "none";
defparam \PC[3]~I .output_power_up = "low";
defparam \PC[3]~I .output_register_mode = "none";
defparam \PC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[2]~I (
	.datain(\inst20|PC [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[2]));
// synopsys translate_off
defparam \PC[2]~I .input_async_reset = "none";
defparam \PC[2]~I .input_power_up = "low";
defparam \PC[2]~I .input_register_mode = "none";
defparam \PC[2]~I .input_sync_reset = "none";
defparam \PC[2]~I .oe_async_reset = "none";
defparam \PC[2]~I .oe_power_up = "low";
defparam \PC[2]~I .oe_register_mode = "none";
defparam \PC[2]~I .oe_sync_reset = "none";
defparam \PC[2]~I .operation_mode = "output";
defparam \PC[2]~I .output_async_reset = "none";
defparam \PC[2]~I .output_power_up = "low";
defparam \PC[2]~I .output_register_mode = "none";
defparam \PC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[1]));
// synopsys translate_off
defparam \PC[1]~I .input_async_reset = "none";
defparam \PC[1]~I .input_power_up = "low";
defparam \PC[1]~I .input_register_mode = "none";
defparam \PC[1]~I .input_sync_reset = "none";
defparam \PC[1]~I .oe_async_reset = "none";
defparam \PC[1]~I .oe_power_up = "low";
defparam \PC[1]~I .oe_register_mode = "none";
defparam \PC[1]~I .oe_sync_reset = "none";
defparam \PC[1]~I .operation_mode = "output";
defparam \PC[1]~I .output_async_reset = "none";
defparam \PC[1]~I .output_power_up = "low";
defparam \PC[1]~I .output_register_mode = "none";
defparam \PC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[0]));
// synopsys translate_off
defparam \PC[0]~I .input_async_reset = "none";
defparam \PC[0]~I .input_power_up = "low";
defparam \PC[0]~I .input_register_mode = "none";
defparam \PC[0]~I .input_sync_reset = "none";
defparam \PC[0]~I .oe_async_reset = "none";
defparam \PC[0]~I .oe_power_up = "low";
defparam \PC[0]~I .oe_register_mode = "none";
defparam \PC[0]~I .oe_sync_reset = "none";
defparam \PC[0]~I .operation_mode = "output";
defparam \PC[0]~I .output_async_reset = "none";
defparam \PC[0]~I .output_power_up = "low";
defparam \PC[0]~I .output_register_mode = "none";
defparam \PC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bzero~I (
	.datain(\inst14~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bzero));
// synopsys translate_off
defparam \Bzero~I .input_async_reset = "none";
defparam \Bzero~I .input_power_up = "low";
defparam \Bzero~I .input_register_mode = "none";
defparam \Bzero~I .input_sync_reset = "none";
defparam \Bzero~I .oe_async_reset = "none";
defparam \Bzero~I .oe_power_up = "low";
defparam \Bzero~I .oe_register_mode = "none";
defparam \Bzero~I .oe_sync_reset = "none";
defparam \Bzero~I .operation_mode = "output";
defparam \Bzero~I .output_async_reset = "none";
defparam \Bzero~I .output_power_up = "low";
defparam \Bzero~I .output_register_mode = "none";
defparam \Bzero~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zero~I (
	.datain(\inst12|Equal0~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zero));
// synopsys translate_off
defparam \zero~I .input_async_reset = "none";
defparam \zero~I .input_power_up = "low";
defparam \zero~I .input_register_mode = "none";
defparam \zero~I .input_sync_reset = "none";
defparam \zero~I .oe_async_reset = "none";
defparam \zero~I .oe_power_up = "low";
defparam \zero~I .oe_register_mode = "none";
defparam \zero~I .oe_sync_reset = "none";
defparam \zero~I .operation_mode = "output";
defparam \zero~I .output_async_reset = "none";
defparam \zero~I .output_power_up = "low";
defparam \zero~I .output_register_mode = "none";
defparam \zero~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[31]~I (
	.datain(\inst18|Mux0~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[31]));
// synopsys translate_off
defparam \RsData[31]~I .input_async_reset = "none";
defparam \RsData[31]~I .input_power_up = "low";
defparam \RsData[31]~I .input_register_mode = "none";
defparam \RsData[31]~I .input_sync_reset = "none";
defparam \RsData[31]~I .oe_async_reset = "none";
defparam \RsData[31]~I .oe_power_up = "low";
defparam \RsData[31]~I .oe_register_mode = "none";
defparam \RsData[31]~I .oe_sync_reset = "none";
defparam \RsData[31]~I .operation_mode = "output";
defparam \RsData[31]~I .output_async_reset = "none";
defparam \RsData[31]~I .output_power_up = "low";
defparam \RsData[31]~I .output_register_mode = "none";
defparam \RsData[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[30]~I (
	.datain(\inst18|Mux1~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[30]));
// synopsys translate_off
defparam \RsData[30]~I .input_async_reset = "none";
defparam \RsData[30]~I .input_power_up = "low";
defparam \RsData[30]~I .input_register_mode = "none";
defparam \RsData[30]~I .input_sync_reset = "none";
defparam \RsData[30]~I .oe_async_reset = "none";
defparam \RsData[30]~I .oe_power_up = "low";
defparam \RsData[30]~I .oe_register_mode = "none";
defparam \RsData[30]~I .oe_sync_reset = "none";
defparam \RsData[30]~I .operation_mode = "output";
defparam \RsData[30]~I .output_async_reset = "none";
defparam \RsData[30]~I .output_power_up = "low";
defparam \RsData[30]~I .output_register_mode = "none";
defparam \RsData[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[29]~I (
	.datain(\inst18|Mux2~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[29]));
// synopsys translate_off
defparam \RsData[29]~I .input_async_reset = "none";
defparam \RsData[29]~I .input_power_up = "low";
defparam \RsData[29]~I .input_register_mode = "none";
defparam \RsData[29]~I .input_sync_reset = "none";
defparam \RsData[29]~I .oe_async_reset = "none";
defparam \RsData[29]~I .oe_power_up = "low";
defparam \RsData[29]~I .oe_register_mode = "none";
defparam \RsData[29]~I .oe_sync_reset = "none";
defparam \RsData[29]~I .operation_mode = "output";
defparam \RsData[29]~I .output_async_reset = "none";
defparam \RsData[29]~I .output_power_up = "low";
defparam \RsData[29]~I .output_register_mode = "none";
defparam \RsData[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[28]~I (
	.datain(\inst18|Mux3~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[28]));
// synopsys translate_off
defparam \RsData[28]~I .input_async_reset = "none";
defparam \RsData[28]~I .input_power_up = "low";
defparam \RsData[28]~I .input_register_mode = "none";
defparam \RsData[28]~I .input_sync_reset = "none";
defparam \RsData[28]~I .oe_async_reset = "none";
defparam \RsData[28]~I .oe_power_up = "low";
defparam \RsData[28]~I .oe_register_mode = "none";
defparam \RsData[28]~I .oe_sync_reset = "none";
defparam \RsData[28]~I .operation_mode = "output";
defparam \RsData[28]~I .output_async_reset = "none";
defparam \RsData[28]~I .output_power_up = "low";
defparam \RsData[28]~I .output_register_mode = "none";
defparam \RsData[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[27]~I (
	.datain(\inst18|Mux4~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[27]));
// synopsys translate_off
defparam \RsData[27]~I .input_async_reset = "none";
defparam \RsData[27]~I .input_power_up = "low";
defparam \RsData[27]~I .input_register_mode = "none";
defparam \RsData[27]~I .input_sync_reset = "none";
defparam \RsData[27]~I .oe_async_reset = "none";
defparam \RsData[27]~I .oe_power_up = "low";
defparam \RsData[27]~I .oe_register_mode = "none";
defparam \RsData[27]~I .oe_sync_reset = "none";
defparam \RsData[27]~I .operation_mode = "output";
defparam \RsData[27]~I .output_async_reset = "none";
defparam \RsData[27]~I .output_power_up = "low";
defparam \RsData[27]~I .output_register_mode = "none";
defparam \RsData[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[26]~I (
	.datain(\inst18|Mux5~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[26]));
// synopsys translate_off
defparam \RsData[26]~I .input_async_reset = "none";
defparam \RsData[26]~I .input_power_up = "low";
defparam \RsData[26]~I .input_register_mode = "none";
defparam \RsData[26]~I .input_sync_reset = "none";
defparam \RsData[26]~I .oe_async_reset = "none";
defparam \RsData[26]~I .oe_power_up = "low";
defparam \RsData[26]~I .oe_register_mode = "none";
defparam \RsData[26]~I .oe_sync_reset = "none";
defparam \RsData[26]~I .operation_mode = "output";
defparam \RsData[26]~I .output_async_reset = "none";
defparam \RsData[26]~I .output_power_up = "low";
defparam \RsData[26]~I .output_register_mode = "none";
defparam \RsData[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[25]~I (
	.datain(\inst18|Mux6~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[25]));
// synopsys translate_off
defparam \RsData[25]~I .input_async_reset = "none";
defparam \RsData[25]~I .input_power_up = "low";
defparam \RsData[25]~I .input_register_mode = "none";
defparam \RsData[25]~I .input_sync_reset = "none";
defparam \RsData[25]~I .oe_async_reset = "none";
defparam \RsData[25]~I .oe_power_up = "low";
defparam \RsData[25]~I .oe_register_mode = "none";
defparam \RsData[25]~I .oe_sync_reset = "none";
defparam \RsData[25]~I .operation_mode = "output";
defparam \RsData[25]~I .output_async_reset = "none";
defparam \RsData[25]~I .output_power_up = "low";
defparam \RsData[25]~I .output_register_mode = "none";
defparam \RsData[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[24]~I (
	.datain(\inst18|Mux7~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[24]));
// synopsys translate_off
defparam \RsData[24]~I .input_async_reset = "none";
defparam \RsData[24]~I .input_power_up = "low";
defparam \RsData[24]~I .input_register_mode = "none";
defparam \RsData[24]~I .input_sync_reset = "none";
defparam \RsData[24]~I .oe_async_reset = "none";
defparam \RsData[24]~I .oe_power_up = "low";
defparam \RsData[24]~I .oe_register_mode = "none";
defparam \RsData[24]~I .oe_sync_reset = "none";
defparam \RsData[24]~I .operation_mode = "output";
defparam \RsData[24]~I .output_async_reset = "none";
defparam \RsData[24]~I .output_power_up = "low";
defparam \RsData[24]~I .output_register_mode = "none";
defparam \RsData[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[23]~I (
	.datain(\inst18|Mux8~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[23]));
// synopsys translate_off
defparam \RsData[23]~I .input_async_reset = "none";
defparam \RsData[23]~I .input_power_up = "low";
defparam \RsData[23]~I .input_register_mode = "none";
defparam \RsData[23]~I .input_sync_reset = "none";
defparam \RsData[23]~I .oe_async_reset = "none";
defparam \RsData[23]~I .oe_power_up = "low";
defparam \RsData[23]~I .oe_register_mode = "none";
defparam \RsData[23]~I .oe_sync_reset = "none";
defparam \RsData[23]~I .operation_mode = "output";
defparam \RsData[23]~I .output_async_reset = "none";
defparam \RsData[23]~I .output_power_up = "low";
defparam \RsData[23]~I .output_register_mode = "none";
defparam \RsData[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[22]~I (
	.datain(\inst18|Mux9~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[22]));
// synopsys translate_off
defparam \RsData[22]~I .input_async_reset = "none";
defparam \RsData[22]~I .input_power_up = "low";
defparam \RsData[22]~I .input_register_mode = "none";
defparam \RsData[22]~I .input_sync_reset = "none";
defparam \RsData[22]~I .oe_async_reset = "none";
defparam \RsData[22]~I .oe_power_up = "low";
defparam \RsData[22]~I .oe_register_mode = "none";
defparam \RsData[22]~I .oe_sync_reset = "none";
defparam \RsData[22]~I .operation_mode = "output";
defparam \RsData[22]~I .output_async_reset = "none";
defparam \RsData[22]~I .output_power_up = "low";
defparam \RsData[22]~I .output_register_mode = "none";
defparam \RsData[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[21]~I (
	.datain(\inst18|Mux10~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[21]));
// synopsys translate_off
defparam \RsData[21]~I .input_async_reset = "none";
defparam \RsData[21]~I .input_power_up = "low";
defparam \RsData[21]~I .input_register_mode = "none";
defparam \RsData[21]~I .input_sync_reset = "none";
defparam \RsData[21]~I .oe_async_reset = "none";
defparam \RsData[21]~I .oe_power_up = "low";
defparam \RsData[21]~I .oe_register_mode = "none";
defparam \RsData[21]~I .oe_sync_reset = "none";
defparam \RsData[21]~I .operation_mode = "output";
defparam \RsData[21]~I .output_async_reset = "none";
defparam \RsData[21]~I .output_power_up = "low";
defparam \RsData[21]~I .output_register_mode = "none";
defparam \RsData[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[20]~I (
	.datain(\inst18|Mux11~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[20]));
// synopsys translate_off
defparam \RsData[20]~I .input_async_reset = "none";
defparam \RsData[20]~I .input_power_up = "low";
defparam \RsData[20]~I .input_register_mode = "none";
defparam \RsData[20]~I .input_sync_reset = "none";
defparam \RsData[20]~I .oe_async_reset = "none";
defparam \RsData[20]~I .oe_power_up = "low";
defparam \RsData[20]~I .oe_register_mode = "none";
defparam \RsData[20]~I .oe_sync_reset = "none";
defparam \RsData[20]~I .operation_mode = "output";
defparam \RsData[20]~I .output_async_reset = "none";
defparam \RsData[20]~I .output_power_up = "low";
defparam \RsData[20]~I .output_register_mode = "none";
defparam \RsData[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[19]~I (
	.datain(\inst18|Mux12~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[19]));
// synopsys translate_off
defparam \RsData[19]~I .input_async_reset = "none";
defparam \RsData[19]~I .input_power_up = "low";
defparam \RsData[19]~I .input_register_mode = "none";
defparam \RsData[19]~I .input_sync_reset = "none";
defparam \RsData[19]~I .oe_async_reset = "none";
defparam \RsData[19]~I .oe_power_up = "low";
defparam \RsData[19]~I .oe_register_mode = "none";
defparam \RsData[19]~I .oe_sync_reset = "none";
defparam \RsData[19]~I .operation_mode = "output";
defparam \RsData[19]~I .output_async_reset = "none";
defparam \RsData[19]~I .output_power_up = "low";
defparam \RsData[19]~I .output_register_mode = "none";
defparam \RsData[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[18]~I (
	.datain(\inst18|Mux13~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[18]));
// synopsys translate_off
defparam \RsData[18]~I .input_async_reset = "none";
defparam \RsData[18]~I .input_power_up = "low";
defparam \RsData[18]~I .input_register_mode = "none";
defparam \RsData[18]~I .input_sync_reset = "none";
defparam \RsData[18]~I .oe_async_reset = "none";
defparam \RsData[18]~I .oe_power_up = "low";
defparam \RsData[18]~I .oe_register_mode = "none";
defparam \RsData[18]~I .oe_sync_reset = "none";
defparam \RsData[18]~I .operation_mode = "output";
defparam \RsData[18]~I .output_async_reset = "none";
defparam \RsData[18]~I .output_power_up = "low";
defparam \RsData[18]~I .output_register_mode = "none";
defparam \RsData[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[17]~I (
	.datain(\inst18|Mux14~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[17]));
// synopsys translate_off
defparam \RsData[17]~I .input_async_reset = "none";
defparam \RsData[17]~I .input_power_up = "low";
defparam \RsData[17]~I .input_register_mode = "none";
defparam \RsData[17]~I .input_sync_reset = "none";
defparam \RsData[17]~I .oe_async_reset = "none";
defparam \RsData[17]~I .oe_power_up = "low";
defparam \RsData[17]~I .oe_register_mode = "none";
defparam \RsData[17]~I .oe_sync_reset = "none";
defparam \RsData[17]~I .operation_mode = "output";
defparam \RsData[17]~I .output_async_reset = "none";
defparam \RsData[17]~I .output_power_up = "low";
defparam \RsData[17]~I .output_register_mode = "none";
defparam \RsData[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[16]~I (
	.datain(\inst18|Mux15~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[16]));
// synopsys translate_off
defparam \RsData[16]~I .input_async_reset = "none";
defparam \RsData[16]~I .input_power_up = "low";
defparam \RsData[16]~I .input_register_mode = "none";
defparam \RsData[16]~I .input_sync_reset = "none";
defparam \RsData[16]~I .oe_async_reset = "none";
defparam \RsData[16]~I .oe_power_up = "low";
defparam \RsData[16]~I .oe_register_mode = "none";
defparam \RsData[16]~I .oe_sync_reset = "none";
defparam \RsData[16]~I .operation_mode = "output";
defparam \RsData[16]~I .output_async_reset = "none";
defparam \RsData[16]~I .output_power_up = "low";
defparam \RsData[16]~I .output_register_mode = "none";
defparam \RsData[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[15]~I (
	.datain(\inst18|Mux16~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[15]));
// synopsys translate_off
defparam \RsData[15]~I .input_async_reset = "none";
defparam \RsData[15]~I .input_power_up = "low";
defparam \RsData[15]~I .input_register_mode = "none";
defparam \RsData[15]~I .input_sync_reset = "none";
defparam \RsData[15]~I .oe_async_reset = "none";
defparam \RsData[15]~I .oe_power_up = "low";
defparam \RsData[15]~I .oe_register_mode = "none";
defparam \RsData[15]~I .oe_sync_reset = "none";
defparam \RsData[15]~I .operation_mode = "output";
defparam \RsData[15]~I .output_async_reset = "none";
defparam \RsData[15]~I .output_power_up = "low";
defparam \RsData[15]~I .output_register_mode = "none";
defparam \RsData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[14]~I (
	.datain(\inst18|Mux17~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[14]));
// synopsys translate_off
defparam \RsData[14]~I .input_async_reset = "none";
defparam \RsData[14]~I .input_power_up = "low";
defparam \RsData[14]~I .input_register_mode = "none";
defparam \RsData[14]~I .input_sync_reset = "none";
defparam \RsData[14]~I .oe_async_reset = "none";
defparam \RsData[14]~I .oe_power_up = "low";
defparam \RsData[14]~I .oe_register_mode = "none";
defparam \RsData[14]~I .oe_sync_reset = "none";
defparam \RsData[14]~I .operation_mode = "output";
defparam \RsData[14]~I .output_async_reset = "none";
defparam \RsData[14]~I .output_power_up = "low";
defparam \RsData[14]~I .output_register_mode = "none";
defparam \RsData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[13]~I (
	.datain(\inst18|Mux18~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[13]));
// synopsys translate_off
defparam \RsData[13]~I .input_async_reset = "none";
defparam \RsData[13]~I .input_power_up = "low";
defparam \RsData[13]~I .input_register_mode = "none";
defparam \RsData[13]~I .input_sync_reset = "none";
defparam \RsData[13]~I .oe_async_reset = "none";
defparam \RsData[13]~I .oe_power_up = "low";
defparam \RsData[13]~I .oe_register_mode = "none";
defparam \RsData[13]~I .oe_sync_reset = "none";
defparam \RsData[13]~I .operation_mode = "output";
defparam \RsData[13]~I .output_async_reset = "none";
defparam \RsData[13]~I .output_power_up = "low";
defparam \RsData[13]~I .output_register_mode = "none";
defparam \RsData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[12]~I (
	.datain(\inst18|Mux19~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[12]));
// synopsys translate_off
defparam \RsData[12]~I .input_async_reset = "none";
defparam \RsData[12]~I .input_power_up = "low";
defparam \RsData[12]~I .input_register_mode = "none";
defparam \RsData[12]~I .input_sync_reset = "none";
defparam \RsData[12]~I .oe_async_reset = "none";
defparam \RsData[12]~I .oe_power_up = "low";
defparam \RsData[12]~I .oe_register_mode = "none";
defparam \RsData[12]~I .oe_sync_reset = "none";
defparam \RsData[12]~I .operation_mode = "output";
defparam \RsData[12]~I .output_async_reset = "none";
defparam \RsData[12]~I .output_power_up = "low";
defparam \RsData[12]~I .output_register_mode = "none";
defparam \RsData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[11]~I (
	.datain(\inst18|Mux20~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[11]));
// synopsys translate_off
defparam \RsData[11]~I .input_async_reset = "none";
defparam \RsData[11]~I .input_power_up = "low";
defparam \RsData[11]~I .input_register_mode = "none";
defparam \RsData[11]~I .input_sync_reset = "none";
defparam \RsData[11]~I .oe_async_reset = "none";
defparam \RsData[11]~I .oe_power_up = "low";
defparam \RsData[11]~I .oe_register_mode = "none";
defparam \RsData[11]~I .oe_sync_reset = "none";
defparam \RsData[11]~I .operation_mode = "output";
defparam \RsData[11]~I .output_async_reset = "none";
defparam \RsData[11]~I .output_power_up = "low";
defparam \RsData[11]~I .output_register_mode = "none";
defparam \RsData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[10]~I (
	.datain(\inst18|Mux21~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[10]));
// synopsys translate_off
defparam \RsData[10]~I .input_async_reset = "none";
defparam \RsData[10]~I .input_power_up = "low";
defparam \RsData[10]~I .input_register_mode = "none";
defparam \RsData[10]~I .input_sync_reset = "none";
defparam \RsData[10]~I .oe_async_reset = "none";
defparam \RsData[10]~I .oe_power_up = "low";
defparam \RsData[10]~I .oe_register_mode = "none";
defparam \RsData[10]~I .oe_sync_reset = "none";
defparam \RsData[10]~I .operation_mode = "output";
defparam \RsData[10]~I .output_async_reset = "none";
defparam \RsData[10]~I .output_power_up = "low";
defparam \RsData[10]~I .output_register_mode = "none";
defparam \RsData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[9]~I (
	.datain(\inst18|Mux22~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[9]));
// synopsys translate_off
defparam \RsData[9]~I .input_async_reset = "none";
defparam \RsData[9]~I .input_power_up = "low";
defparam \RsData[9]~I .input_register_mode = "none";
defparam \RsData[9]~I .input_sync_reset = "none";
defparam \RsData[9]~I .oe_async_reset = "none";
defparam \RsData[9]~I .oe_power_up = "low";
defparam \RsData[9]~I .oe_register_mode = "none";
defparam \RsData[9]~I .oe_sync_reset = "none";
defparam \RsData[9]~I .operation_mode = "output";
defparam \RsData[9]~I .output_async_reset = "none";
defparam \RsData[9]~I .output_power_up = "low";
defparam \RsData[9]~I .output_register_mode = "none";
defparam \RsData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[8]~I (
	.datain(\inst18|Mux23~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[8]));
// synopsys translate_off
defparam \RsData[8]~I .input_async_reset = "none";
defparam \RsData[8]~I .input_power_up = "low";
defparam \RsData[8]~I .input_register_mode = "none";
defparam \RsData[8]~I .input_sync_reset = "none";
defparam \RsData[8]~I .oe_async_reset = "none";
defparam \RsData[8]~I .oe_power_up = "low";
defparam \RsData[8]~I .oe_register_mode = "none";
defparam \RsData[8]~I .oe_sync_reset = "none";
defparam \RsData[8]~I .operation_mode = "output";
defparam \RsData[8]~I .output_async_reset = "none";
defparam \RsData[8]~I .output_power_up = "low";
defparam \RsData[8]~I .output_register_mode = "none";
defparam \RsData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[7]~I (
	.datain(\inst18|Mux24~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[7]));
// synopsys translate_off
defparam \RsData[7]~I .input_async_reset = "none";
defparam \RsData[7]~I .input_power_up = "low";
defparam \RsData[7]~I .input_register_mode = "none";
defparam \RsData[7]~I .input_sync_reset = "none";
defparam \RsData[7]~I .oe_async_reset = "none";
defparam \RsData[7]~I .oe_power_up = "low";
defparam \RsData[7]~I .oe_register_mode = "none";
defparam \RsData[7]~I .oe_sync_reset = "none";
defparam \RsData[7]~I .operation_mode = "output";
defparam \RsData[7]~I .output_async_reset = "none";
defparam \RsData[7]~I .output_power_up = "low";
defparam \RsData[7]~I .output_register_mode = "none";
defparam \RsData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[6]~I (
	.datain(\inst18|Mux25~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[6]));
// synopsys translate_off
defparam \RsData[6]~I .input_async_reset = "none";
defparam \RsData[6]~I .input_power_up = "low";
defparam \RsData[6]~I .input_register_mode = "none";
defparam \RsData[6]~I .input_sync_reset = "none";
defparam \RsData[6]~I .oe_async_reset = "none";
defparam \RsData[6]~I .oe_power_up = "low";
defparam \RsData[6]~I .oe_register_mode = "none";
defparam \RsData[6]~I .oe_sync_reset = "none";
defparam \RsData[6]~I .operation_mode = "output";
defparam \RsData[6]~I .output_async_reset = "none";
defparam \RsData[6]~I .output_power_up = "low";
defparam \RsData[6]~I .output_register_mode = "none";
defparam \RsData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[5]~I (
	.datain(\inst18|Mux26~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[5]));
// synopsys translate_off
defparam \RsData[5]~I .input_async_reset = "none";
defparam \RsData[5]~I .input_power_up = "low";
defparam \RsData[5]~I .input_register_mode = "none";
defparam \RsData[5]~I .input_sync_reset = "none";
defparam \RsData[5]~I .oe_async_reset = "none";
defparam \RsData[5]~I .oe_power_up = "low";
defparam \RsData[5]~I .oe_register_mode = "none";
defparam \RsData[5]~I .oe_sync_reset = "none";
defparam \RsData[5]~I .operation_mode = "output";
defparam \RsData[5]~I .output_async_reset = "none";
defparam \RsData[5]~I .output_power_up = "low";
defparam \RsData[5]~I .output_register_mode = "none";
defparam \RsData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[4]~I (
	.datain(\inst18|Mux27~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[4]));
// synopsys translate_off
defparam \RsData[4]~I .input_async_reset = "none";
defparam \RsData[4]~I .input_power_up = "low";
defparam \RsData[4]~I .input_register_mode = "none";
defparam \RsData[4]~I .input_sync_reset = "none";
defparam \RsData[4]~I .oe_async_reset = "none";
defparam \RsData[4]~I .oe_power_up = "low";
defparam \RsData[4]~I .oe_register_mode = "none";
defparam \RsData[4]~I .oe_sync_reset = "none";
defparam \RsData[4]~I .operation_mode = "output";
defparam \RsData[4]~I .output_async_reset = "none";
defparam \RsData[4]~I .output_power_up = "low";
defparam \RsData[4]~I .output_register_mode = "none";
defparam \RsData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[3]~I (
	.datain(\inst18|Mux28~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[3]));
// synopsys translate_off
defparam \RsData[3]~I .input_async_reset = "none";
defparam \RsData[3]~I .input_power_up = "low";
defparam \RsData[3]~I .input_register_mode = "none";
defparam \RsData[3]~I .input_sync_reset = "none";
defparam \RsData[3]~I .oe_async_reset = "none";
defparam \RsData[3]~I .oe_power_up = "low";
defparam \RsData[3]~I .oe_register_mode = "none";
defparam \RsData[3]~I .oe_sync_reset = "none";
defparam \RsData[3]~I .operation_mode = "output";
defparam \RsData[3]~I .output_async_reset = "none";
defparam \RsData[3]~I .output_power_up = "low";
defparam \RsData[3]~I .output_register_mode = "none";
defparam \RsData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[2]~I (
	.datain(\inst18|Mux29~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[2]));
// synopsys translate_off
defparam \RsData[2]~I .input_async_reset = "none";
defparam \RsData[2]~I .input_power_up = "low";
defparam \RsData[2]~I .input_register_mode = "none";
defparam \RsData[2]~I .input_sync_reset = "none";
defparam \RsData[2]~I .oe_async_reset = "none";
defparam \RsData[2]~I .oe_power_up = "low";
defparam \RsData[2]~I .oe_register_mode = "none";
defparam \RsData[2]~I .oe_sync_reset = "none";
defparam \RsData[2]~I .operation_mode = "output";
defparam \RsData[2]~I .output_async_reset = "none";
defparam \RsData[2]~I .output_power_up = "low";
defparam \RsData[2]~I .output_register_mode = "none";
defparam \RsData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[1]~I (
	.datain(\inst18|Mux30~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[1]));
// synopsys translate_off
defparam \RsData[1]~I .input_async_reset = "none";
defparam \RsData[1]~I .input_power_up = "low";
defparam \RsData[1]~I .input_register_mode = "none";
defparam \RsData[1]~I .input_sync_reset = "none";
defparam \RsData[1]~I .oe_async_reset = "none";
defparam \RsData[1]~I .oe_power_up = "low";
defparam \RsData[1]~I .oe_register_mode = "none";
defparam \RsData[1]~I .oe_sync_reset = "none";
defparam \RsData[1]~I .operation_mode = "output";
defparam \RsData[1]~I .output_async_reset = "none";
defparam \RsData[1]~I .output_power_up = "low";
defparam \RsData[1]~I .output_register_mode = "none";
defparam \RsData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[0]~I (
	.datain(\inst18|Mux31~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[0]));
// synopsys translate_off
defparam \RsData[0]~I .input_async_reset = "none";
defparam \RsData[0]~I .input_power_up = "low";
defparam \RsData[0]~I .input_register_mode = "none";
defparam \RsData[0]~I .input_sync_reset = "none";
defparam \RsData[0]~I .oe_async_reset = "none";
defparam \RsData[0]~I .oe_power_up = "low";
defparam \RsData[0]~I .oe_register_mode = "none";
defparam \RsData[0]~I .oe_sync_reset = "none";
defparam \RsData[0]~I .operation_mode = "output";
defparam \RsData[0]~I .output_async_reset = "none";
defparam \RsData[0]~I .output_power_up = "low";
defparam \RsData[0]~I .output_register_mode = "none";
defparam \RsData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regWr~I (
	.datain(\inst7|RegWrite~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regWr));
// synopsys translate_off
defparam \regWr~I .input_async_reset = "none";
defparam \regWr~I .input_power_up = "low";
defparam \regWr~I .input_register_mode = "none";
defparam \regWr~I .input_sync_reset = "none";
defparam \regWr~I .oe_async_reset = "none";
defparam \regWr~I .oe_power_up = "low";
defparam \regWr~I .oe_register_mode = "none";
defparam \regWr~I .oe_sync_reset = "none";
defparam \regWr~I .operation_mode = "output";
defparam \regWr~I .output_async_reset = "none";
defparam \regWr~I .output_power_up = "low";
defparam \regWr~I .output_register_mode = "none";
defparam \regWr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteAddr[4]~I (
	.datain(\inst10|WriteAddr[4]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAddr[4]));
// synopsys translate_off
defparam \WriteAddr[4]~I .input_async_reset = "none";
defparam \WriteAddr[4]~I .input_power_up = "low";
defparam \WriteAddr[4]~I .input_register_mode = "none";
defparam \WriteAddr[4]~I .input_sync_reset = "none";
defparam \WriteAddr[4]~I .oe_async_reset = "none";
defparam \WriteAddr[4]~I .oe_power_up = "low";
defparam \WriteAddr[4]~I .oe_register_mode = "none";
defparam \WriteAddr[4]~I .oe_sync_reset = "none";
defparam \WriteAddr[4]~I .operation_mode = "output";
defparam \WriteAddr[4]~I .output_async_reset = "none";
defparam \WriteAddr[4]~I .output_power_up = "low";
defparam \WriteAddr[4]~I .output_register_mode = "none";
defparam \WriteAddr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteAddr[3]~I (
	.datain(\inst10|WriteAddr[3]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAddr[3]));
// synopsys translate_off
defparam \WriteAddr[3]~I .input_async_reset = "none";
defparam \WriteAddr[3]~I .input_power_up = "low";
defparam \WriteAddr[3]~I .input_register_mode = "none";
defparam \WriteAddr[3]~I .input_sync_reset = "none";
defparam \WriteAddr[3]~I .oe_async_reset = "none";
defparam \WriteAddr[3]~I .oe_power_up = "low";
defparam \WriteAddr[3]~I .oe_register_mode = "none";
defparam \WriteAddr[3]~I .oe_sync_reset = "none";
defparam \WriteAddr[3]~I .operation_mode = "output";
defparam \WriteAddr[3]~I .output_async_reset = "none";
defparam \WriteAddr[3]~I .output_power_up = "low";
defparam \WriteAddr[3]~I .output_register_mode = "none";
defparam \WriteAddr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteAddr[2]~I (
	.datain(\inst10|WriteAddr[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAddr[2]));
// synopsys translate_off
defparam \WriteAddr[2]~I .input_async_reset = "none";
defparam \WriteAddr[2]~I .input_power_up = "low";
defparam \WriteAddr[2]~I .input_register_mode = "none";
defparam \WriteAddr[2]~I .input_sync_reset = "none";
defparam \WriteAddr[2]~I .oe_async_reset = "none";
defparam \WriteAddr[2]~I .oe_power_up = "low";
defparam \WriteAddr[2]~I .oe_register_mode = "none";
defparam \WriteAddr[2]~I .oe_sync_reset = "none";
defparam \WriteAddr[2]~I .operation_mode = "output";
defparam \WriteAddr[2]~I .output_async_reset = "none";
defparam \WriteAddr[2]~I .output_power_up = "low";
defparam \WriteAddr[2]~I .output_register_mode = "none";
defparam \WriteAddr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteAddr[1]~I (
	.datain(\inst10|WriteAddr[1]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAddr[1]));
// synopsys translate_off
defparam \WriteAddr[1]~I .input_async_reset = "none";
defparam \WriteAddr[1]~I .input_power_up = "low";
defparam \WriteAddr[1]~I .input_register_mode = "none";
defparam \WriteAddr[1]~I .input_sync_reset = "none";
defparam \WriteAddr[1]~I .oe_async_reset = "none";
defparam \WriteAddr[1]~I .oe_power_up = "low";
defparam \WriteAddr[1]~I .oe_register_mode = "none";
defparam \WriteAddr[1]~I .oe_sync_reset = "none";
defparam \WriteAddr[1]~I .operation_mode = "output";
defparam \WriteAddr[1]~I .output_async_reset = "none";
defparam \WriteAddr[1]~I .output_power_up = "low";
defparam \WriteAddr[1]~I .output_register_mode = "none";
defparam \WriteAddr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteAddr[0]~I (
	.datain(\inst10|WriteAddr[0]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAddr[0]));
// synopsys translate_off
defparam \WriteAddr[0]~I .input_async_reset = "none";
defparam \WriteAddr[0]~I .input_power_up = "low";
defparam \WriteAddr[0]~I .input_register_mode = "none";
defparam \WriteAddr[0]~I .input_sync_reset = "none";
defparam \WriteAddr[0]~I .oe_async_reset = "none";
defparam \WriteAddr[0]~I .oe_power_up = "low";
defparam \WriteAddr[0]~I .oe_register_mode = "none";
defparam \WriteAddr[0]~I .oe_sync_reset = "none";
defparam \WriteAddr[0]~I .operation_mode = "output";
defparam \WriteAddr[0]~I .output_async_reset = "none";
defparam \WriteAddr[0]~I .output_power_up = "low";
defparam \WriteAddr[0]~I .output_register_mode = "none";
defparam \WriteAddr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegDst~I (
	.datain(\inst7|Equal5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegDst));
// synopsys translate_off
defparam \RegDst~I .input_async_reset = "none";
defparam \RegDst~I .input_power_up = "low";
defparam \RegDst~I .input_register_mode = "none";
defparam \RegDst~I .input_sync_reset = "none";
defparam \RegDst~I .oe_async_reset = "none";
defparam \RegDst~I .oe_power_up = "low";
defparam \RegDst~I .oe_register_mode = "none";
defparam \RegDst~I .oe_sync_reset = "none";
defparam \RegDst~I .operation_mode = "output";
defparam \RegDst~I .output_async_reset = "none";
defparam \RegDst~I .output_power_up = "low";
defparam \RegDst~I .output_register_mode = "none";
defparam \RegDst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[31]~I (
	.datain(\inst9|WriteData[31]~62_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[31]));
// synopsys translate_off
defparam \WriteData[31]~I .input_async_reset = "none";
defparam \WriteData[31]~I .input_power_up = "low";
defparam \WriteData[31]~I .input_register_mode = "none";
defparam \WriteData[31]~I .input_sync_reset = "none";
defparam \WriteData[31]~I .oe_async_reset = "none";
defparam \WriteData[31]~I .oe_power_up = "low";
defparam \WriteData[31]~I .oe_register_mode = "none";
defparam \WriteData[31]~I .oe_sync_reset = "none";
defparam \WriteData[31]~I .operation_mode = "output";
defparam \WriteData[31]~I .output_async_reset = "none";
defparam \WriteData[31]~I .output_power_up = "low";
defparam \WriteData[31]~I .output_register_mode = "none";
defparam \WriteData[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[30]~I (
	.datain(\inst9|WriteData[30]~63_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[30]));
// synopsys translate_off
defparam \WriteData[30]~I .input_async_reset = "none";
defparam \WriteData[30]~I .input_power_up = "low";
defparam \WriteData[30]~I .input_register_mode = "none";
defparam \WriteData[30]~I .input_sync_reset = "none";
defparam \WriteData[30]~I .oe_async_reset = "none";
defparam \WriteData[30]~I .oe_power_up = "low";
defparam \WriteData[30]~I .oe_register_mode = "none";
defparam \WriteData[30]~I .oe_sync_reset = "none";
defparam \WriteData[30]~I .operation_mode = "output";
defparam \WriteData[30]~I .output_async_reset = "none";
defparam \WriteData[30]~I .output_power_up = "low";
defparam \WriteData[30]~I .output_register_mode = "none";
defparam \WriteData[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[29]~I (
	.datain(\inst9|WriteData[29]~60_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[29]));
// synopsys translate_off
defparam \WriteData[29]~I .input_async_reset = "none";
defparam \WriteData[29]~I .input_power_up = "low";
defparam \WriteData[29]~I .input_register_mode = "none";
defparam \WriteData[29]~I .input_sync_reset = "none";
defparam \WriteData[29]~I .oe_async_reset = "none";
defparam \WriteData[29]~I .oe_power_up = "low";
defparam \WriteData[29]~I .oe_register_mode = "none";
defparam \WriteData[29]~I .oe_sync_reset = "none";
defparam \WriteData[29]~I .operation_mode = "output";
defparam \WriteData[29]~I .output_async_reset = "none";
defparam \WriteData[29]~I .output_power_up = "low";
defparam \WriteData[29]~I .output_register_mode = "none";
defparam \WriteData[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[28]~I (
	.datain(\inst9|WriteData[28]~61_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[28]));
// synopsys translate_off
defparam \WriteData[28]~I .input_async_reset = "none";
defparam \WriteData[28]~I .input_power_up = "low";
defparam \WriteData[28]~I .input_register_mode = "none";
defparam \WriteData[28]~I .input_sync_reset = "none";
defparam \WriteData[28]~I .oe_async_reset = "none";
defparam \WriteData[28]~I .oe_power_up = "low";
defparam \WriteData[28]~I .oe_register_mode = "none";
defparam \WriteData[28]~I .oe_sync_reset = "none";
defparam \WriteData[28]~I .operation_mode = "output";
defparam \WriteData[28]~I .output_async_reset = "none";
defparam \WriteData[28]~I .output_power_up = "low";
defparam \WriteData[28]~I .output_register_mode = "none";
defparam \WriteData[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[27]~I (
	.datain(\inst9|WriteData[27]~64_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[27]));
// synopsys translate_off
defparam \WriteData[27]~I .input_async_reset = "none";
defparam \WriteData[27]~I .input_power_up = "low";
defparam \WriteData[27]~I .input_register_mode = "none";
defparam \WriteData[27]~I .input_sync_reset = "none";
defparam \WriteData[27]~I .oe_async_reset = "none";
defparam \WriteData[27]~I .oe_power_up = "low";
defparam \WriteData[27]~I .oe_register_mode = "none";
defparam \WriteData[27]~I .oe_sync_reset = "none";
defparam \WriteData[27]~I .operation_mode = "output";
defparam \WriteData[27]~I .output_async_reset = "none";
defparam \WriteData[27]~I .output_power_up = "low";
defparam \WriteData[27]~I .output_register_mode = "none";
defparam \WriteData[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[26]~I (
	.datain(\inst9|WriteData[26]~65_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[26]));
// synopsys translate_off
defparam \WriteData[26]~I .input_async_reset = "none";
defparam \WriteData[26]~I .input_power_up = "low";
defparam \WriteData[26]~I .input_register_mode = "none";
defparam \WriteData[26]~I .input_sync_reset = "none";
defparam \WriteData[26]~I .oe_async_reset = "none";
defparam \WriteData[26]~I .oe_power_up = "low";
defparam \WriteData[26]~I .oe_register_mode = "none";
defparam \WriteData[26]~I .oe_sync_reset = "none";
defparam \WriteData[26]~I .operation_mode = "output";
defparam \WriteData[26]~I .output_async_reset = "none";
defparam \WriteData[26]~I .output_power_up = "low";
defparam \WriteData[26]~I .output_register_mode = "none";
defparam \WriteData[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[25]~I (
	.datain(\inst9|WriteData[25]~66_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[25]));
// synopsys translate_off
defparam \WriteData[25]~I .input_async_reset = "none";
defparam \WriteData[25]~I .input_power_up = "low";
defparam \WriteData[25]~I .input_register_mode = "none";
defparam \WriteData[25]~I .input_sync_reset = "none";
defparam \WriteData[25]~I .oe_async_reset = "none";
defparam \WriteData[25]~I .oe_power_up = "low";
defparam \WriteData[25]~I .oe_register_mode = "none";
defparam \WriteData[25]~I .oe_sync_reset = "none";
defparam \WriteData[25]~I .operation_mode = "output";
defparam \WriteData[25]~I .output_async_reset = "none";
defparam \WriteData[25]~I .output_power_up = "low";
defparam \WriteData[25]~I .output_register_mode = "none";
defparam \WriteData[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[24]~I (
	.datain(\inst9|WriteData[24]~67_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[24]));
// synopsys translate_off
defparam \WriteData[24]~I .input_async_reset = "none";
defparam \WriteData[24]~I .input_power_up = "low";
defparam \WriteData[24]~I .input_register_mode = "none";
defparam \WriteData[24]~I .input_sync_reset = "none";
defparam \WriteData[24]~I .oe_async_reset = "none";
defparam \WriteData[24]~I .oe_power_up = "low";
defparam \WriteData[24]~I .oe_register_mode = "none";
defparam \WriteData[24]~I .oe_sync_reset = "none";
defparam \WriteData[24]~I .operation_mode = "output";
defparam \WriteData[24]~I .output_async_reset = "none";
defparam \WriteData[24]~I .output_power_up = "low";
defparam \WriteData[24]~I .output_register_mode = "none";
defparam \WriteData[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[23]~I (
	.datain(\inst9|WriteData[23]~68_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[23]));
// synopsys translate_off
defparam \WriteData[23]~I .input_async_reset = "none";
defparam \WriteData[23]~I .input_power_up = "low";
defparam \WriteData[23]~I .input_register_mode = "none";
defparam \WriteData[23]~I .input_sync_reset = "none";
defparam \WriteData[23]~I .oe_async_reset = "none";
defparam \WriteData[23]~I .oe_power_up = "low";
defparam \WriteData[23]~I .oe_register_mode = "none";
defparam \WriteData[23]~I .oe_sync_reset = "none";
defparam \WriteData[23]~I .operation_mode = "output";
defparam \WriteData[23]~I .output_async_reset = "none";
defparam \WriteData[23]~I .output_power_up = "low";
defparam \WriteData[23]~I .output_register_mode = "none";
defparam \WriteData[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[22]~I (
	.datain(\inst9|WriteData[22]~69_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[22]));
// synopsys translate_off
defparam \WriteData[22]~I .input_async_reset = "none";
defparam \WriteData[22]~I .input_power_up = "low";
defparam \WriteData[22]~I .input_register_mode = "none";
defparam \WriteData[22]~I .input_sync_reset = "none";
defparam \WriteData[22]~I .oe_async_reset = "none";
defparam \WriteData[22]~I .oe_power_up = "low";
defparam \WriteData[22]~I .oe_register_mode = "none";
defparam \WriteData[22]~I .oe_sync_reset = "none";
defparam \WriteData[22]~I .operation_mode = "output";
defparam \WriteData[22]~I .output_async_reset = "none";
defparam \WriteData[22]~I .output_power_up = "low";
defparam \WriteData[22]~I .output_register_mode = "none";
defparam \WriteData[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[21]~I (
	.datain(\inst9|WriteData[21]~70_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[21]));
// synopsys translate_off
defparam \WriteData[21]~I .input_async_reset = "none";
defparam \WriteData[21]~I .input_power_up = "low";
defparam \WriteData[21]~I .input_register_mode = "none";
defparam \WriteData[21]~I .input_sync_reset = "none";
defparam \WriteData[21]~I .oe_async_reset = "none";
defparam \WriteData[21]~I .oe_power_up = "low";
defparam \WriteData[21]~I .oe_register_mode = "none";
defparam \WriteData[21]~I .oe_sync_reset = "none";
defparam \WriteData[21]~I .operation_mode = "output";
defparam \WriteData[21]~I .output_async_reset = "none";
defparam \WriteData[21]~I .output_power_up = "low";
defparam \WriteData[21]~I .output_register_mode = "none";
defparam \WriteData[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[20]~I (
	.datain(\inst9|WriteData[20]~71_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[20]));
// synopsys translate_off
defparam \WriteData[20]~I .input_async_reset = "none";
defparam \WriteData[20]~I .input_power_up = "low";
defparam \WriteData[20]~I .input_register_mode = "none";
defparam \WriteData[20]~I .input_sync_reset = "none";
defparam \WriteData[20]~I .oe_async_reset = "none";
defparam \WriteData[20]~I .oe_power_up = "low";
defparam \WriteData[20]~I .oe_register_mode = "none";
defparam \WriteData[20]~I .oe_sync_reset = "none";
defparam \WriteData[20]~I .operation_mode = "output";
defparam \WriteData[20]~I .output_async_reset = "none";
defparam \WriteData[20]~I .output_power_up = "low";
defparam \WriteData[20]~I .output_register_mode = "none";
defparam \WriteData[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[19]~I (
	.datain(\inst9|WriteData[19]~72_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[19]));
// synopsys translate_off
defparam \WriteData[19]~I .input_async_reset = "none";
defparam \WriteData[19]~I .input_power_up = "low";
defparam \WriteData[19]~I .input_register_mode = "none";
defparam \WriteData[19]~I .input_sync_reset = "none";
defparam \WriteData[19]~I .oe_async_reset = "none";
defparam \WriteData[19]~I .oe_power_up = "low";
defparam \WriteData[19]~I .oe_register_mode = "none";
defparam \WriteData[19]~I .oe_sync_reset = "none";
defparam \WriteData[19]~I .operation_mode = "output";
defparam \WriteData[19]~I .output_async_reset = "none";
defparam \WriteData[19]~I .output_power_up = "low";
defparam \WriteData[19]~I .output_register_mode = "none";
defparam \WriteData[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[18]~I (
	.datain(\inst9|WriteData[18]~73_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[18]));
// synopsys translate_off
defparam \WriteData[18]~I .input_async_reset = "none";
defparam \WriteData[18]~I .input_power_up = "low";
defparam \WriteData[18]~I .input_register_mode = "none";
defparam \WriteData[18]~I .input_sync_reset = "none";
defparam \WriteData[18]~I .oe_async_reset = "none";
defparam \WriteData[18]~I .oe_power_up = "low";
defparam \WriteData[18]~I .oe_register_mode = "none";
defparam \WriteData[18]~I .oe_sync_reset = "none";
defparam \WriteData[18]~I .operation_mode = "output";
defparam \WriteData[18]~I .output_async_reset = "none";
defparam \WriteData[18]~I .output_power_up = "low";
defparam \WriteData[18]~I .output_register_mode = "none";
defparam \WriteData[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[17]~I (
	.datain(\inst9|WriteData[17]~74_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[17]));
// synopsys translate_off
defparam \WriteData[17]~I .input_async_reset = "none";
defparam \WriteData[17]~I .input_power_up = "low";
defparam \WriteData[17]~I .input_register_mode = "none";
defparam \WriteData[17]~I .input_sync_reset = "none";
defparam \WriteData[17]~I .oe_async_reset = "none";
defparam \WriteData[17]~I .oe_power_up = "low";
defparam \WriteData[17]~I .oe_register_mode = "none";
defparam \WriteData[17]~I .oe_sync_reset = "none";
defparam \WriteData[17]~I .operation_mode = "output";
defparam \WriteData[17]~I .output_async_reset = "none";
defparam \WriteData[17]~I .output_power_up = "low";
defparam \WriteData[17]~I .output_register_mode = "none";
defparam \WriteData[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[16]~I (
	.datain(\inst9|WriteData[16]~75_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[16]));
// synopsys translate_off
defparam \WriteData[16]~I .input_async_reset = "none";
defparam \WriteData[16]~I .input_power_up = "low";
defparam \WriteData[16]~I .input_register_mode = "none";
defparam \WriteData[16]~I .input_sync_reset = "none";
defparam \WriteData[16]~I .oe_async_reset = "none";
defparam \WriteData[16]~I .oe_power_up = "low";
defparam \WriteData[16]~I .oe_register_mode = "none";
defparam \WriteData[16]~I .oe_sync_reset = "none";
defparam \WriteData[16]~I .operation_mode = "output";
defparam \WriteData[16]~I .output_async_reset = "none";
defparam \WriteData[16]~I .output_power_up = "low";
defparam \WriteData[16]~I .output_register_mode = "none";
defparam \WriteData[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[15]~I (
	.datain(\inst9|WriteData[15]~76_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[15]));
// synopsys translate_off
defparam \WriteData[15]~I .input_async_reset = "none";
defparam \WriteData[15]~I .input_power_up = "low";
defparam \WriteData[15]~I .input_register_mode = "none";
defparam \WriteData[15]~I .input_sync_reset = "none";
defparam \WriteData[15]~I .oe_async_reset = "none";
defparam \WriteData[15]~I .oe_power_up = "low";
defparam \WriteData[15]~I .oe_register_mode = "none";
defparam \WriteData[15]~I .oe_sync_reset = "none";
defparam \WriteData[15]~I .operation_mode = "output";
defparam \WriteData[15]~I .output_async_reset = "none";
defparam \WriteData[15]~I .output_power_up = "low";
defparam \WriteData[15]~I .output_register_mode = "none";
defparam \WriteData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[14]~I (
	.datain(\inst9|WriteData[14]~77_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[14]));
// synopsys translate_off
defparam \WriteData[14]~I .input_async_reset = "none";
defparam \WriteData[14]~I .input_power_up = "low";
defparam \WriteData[14]~I .input_register_mode = "none";
defparam \WriteData[14]~I .input_sync_reset = "none";
defparam \WriteData[14]~I .oe_async_reset = "none";
defparam \WriteData[14]~I .oe_power_up = "low";
defparam \WriteData[14]~I .oe_register_mode = "none";
defparam \WriteData[14]~I .oe_sync_reset = "none";
defparam \WriteData[14]~I .operation_mode = "output";
defparam \WriteData[14]~I .output_async_reset = "none";
defparam \WriteData[14]~I .output_power_up = "low";
defparam \WriteData[14]~I .output_register_mode = "none";
defparam \WriteData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[13]~I (
	.datain(\inst9|WriteData[13]~78_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[13]));
// synopsys translate_off
defparam \WriteData[13]~I .input_async_reset = "none";
defparam \WriteData[13]~I .input_power_up = "low";
defparam \WriteData[13]~I .input_register_mode = "none";
defparam \WriteData[13]~I .input_sync_reset = "none";
defparam \WriteData[13]~I .oe_async_reset = "none";
defparam \WriteData[13]~I .oe_power_up = "low";
defparam \WriteData[13]~I .oe_register_mode = "none";
defparam \WriteData[13]~I .oe_sync_reset = "none";
defparam \WriteData[13]~I .operation_mode = "output";
defparam \WriteData[13]~I .output_async_reset = "none";
defparam \WriteData[13]~I .output_power_up = "low";
defparam \WriteData[13]~I .output_register_mode = "none";
defparam \WriteData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[12]~I (
	.datain(\inst9|WriteData[12]~79_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[12]));
// synopsys translate_off
defparam \WriteData[12]~I .input_async_reset = "none";
defparam \WriteData[12]~I .input_power_up = "low";
defparam \WriteData[12]~I .input_register_mode = "none";
defparam \WriteData[12]~I .input_sync_reset = "none";
defparam \WriteData[12]~I .oe_async_reset = "none";
defparam \WriteData[12]~I .oe_power_up = "low";
defparam \WriteData[12]~I .oe_register_mode = "none";
defparam \WriteData[12]~I .oe_sync_reset = "none";
defparam \WriteData[12]~I .operation_mode = "output";
defparam \WriteData[12]~I .output_async_reset = "none";
defparam \WriteData[12]~I .output_power_up = "low";
defparam \WriteData[12]~I .output_register_mode = "none";
defparam \WriteData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[11]~I (
	.datain(\inst9|WriteData[11]~80_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[11]));
// synopsys translate_off
defparam \WriteData[11]~I .input_async_reset = "none";
defparam \WriteData[11]~I .input_power_up = "low";
defparam \WriteData[11]~I .input_register_mode = "none";
defparam \WriteData[11]~I .input_sync_reset = "none";
defparam \WriteData[11]~I .oe_async_reset = "none";
defparam \WriteData[11]~I .oe_power_up = "low";
defparam \WriteData[11]~I .oe_register_mode = "none";
defparam \WriteData[11]~I .oe_sync_reset = "none";
defparam \WriteData[11]~I .operation_mode = "output";
defparam \WriteData[11]~I .output_async_reset = "none";
defparam \WriteData[11]~I .output_power_up = "low";
defparam \WriteData[11]~I .output_register_mode = "none";
defparam \WriteData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[10]~I (
	.datain(\inst9|WriteData[10]~81_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[10]));
// synopsys translate_off
defparam \WriteData[10]~I .input_async_reset = "none";
defparam \WriteData[10]~I .input_power_up = "low";
defparam \WriteData[10]~I .input_register_mode = "none";
defparam \WriteData[10]~I .input_sync_reset = "none";
defparam \WriteData[10]~I .oe_async_reset = "none";
defparam \WriteData[10]~I .oe_power_up = "low";
defparam \WriteData[10]~I .oe_register_mode = "none";
defparam \WriteData[10]~I .oe_sync_reset = "none";
defparam \WriteData[10]~I .operation_mode = "output";
defparam \WriteData[10]~I .output_async_reset = "none";
defparam \WriteData[10]~I .output_power_up = "low";
defparam \WriteData[10]~I .output_register_mode = "none";
defparam \WriteData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[9]~I (
	.datain(\inst9|WriteData[9]~82_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[9]));
// synopsys translate_off
defparam \WriteData[9]~I .input_async_reset = "none";
defparam \WriteData[9]~I .input_power_up = "low";
defparam \WriteData[9]~I .input_register_mode = "none";
defparam \WriteData[9]~I .input_sync_reset = "none";
defparam \WriteData[9]~I .oe_async_reset = "none";
defparam \WriteData[9]~I .oe_power_up = "low";
defparam \WriteData[9]~I .oe_register_mode = "none";
defparam \WriteData[9]~I .oe_sync_reset = "none";
defparam \WriteData[9]~I .operation_mode = "output";
defparam \WriteData[9]~I .output_async_reset = "none";
defparam \WriteData[9]~I .output_power_up = "low";
defparam \WriteData[9]~I .output_register_mode = "none";
defparam \WriteData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[8]~I (
	.datain(\inst9|WriteData[8]~83_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[8]));
// synopsys translate_off
defparam \WriteData[8]~I .input_async_reset = "none";
defparam \WriteData[8]~I .input_power_up = "low";
defparam \WriteData[8]~I .input_register_mode = "none";
defparam \WriteData[8]~I .input_sync_reset = "none";
defparam \WriteData[8]~I .oe_async_reset = "none";
defparam \WriteData[8]~I .oe_power_up = "low";
defparam \WriteData[8]~I .oe_register_mode = "none";
defparam \WriteData[8]~I .oe_sync_reset = "none";
defparam \WriteData[8]~I .operation_mode = "output";
defparam \WriteData[8]~I .output_async_reset = "none";
defparam \WriteData[8]~I .output_power_up = "low";
defparam \WriteData[8]~I .output_register_mode = "none";
defparam \WriteData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[7]~I (
	.datain(\inst9|WriteData[7]~84_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[7]));
// synopsys translate_off
defparam \WriteData[7]~I .input_async_reset = "none";
defparam \WriteData[7]~I .input_power_up = "low";
defparam \WriteData[7]~I .input_register_mode = "none";
defparam \WriteData[7]~I .input_sync_reset = "none";
defparam \WriteData[7]~I .oe_async_reset = "none";
defparam \WriteData[7]~I .oe_power_up = "low";
defparam \WriteData[7]~I .oe_register_mode = "none";
defparam \WriteData[7]~I .oe_sync_reset = "none";
defparam \WriteData[7]~I .operation_mode = "output";
defparam \WriteData[7]~I .output_async_reset = "none";
defparam \WriteData[7]~I .output_power_up = "low";
defparam \WriteData[7]~I .output_register_mode = "none";
defparam \WriteData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[6]~I (
	.datain(\inst9|WriteData[6]~85_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[6]));
// synopsys translate_off
defparam \WriteData[6]~I .input_async_reset = "none";
defparam \WriteData[6]~I .input_power_up = "low";
defparam \WriteData[6]~I .input_register_mode = "none";
defparam \WriteData[6]~I .input_sync_reset = "none";
defparam \WriteData[6]~I .oe_async_reset = "none";
defparam \WriteData[6]~I .oe_power_up = "low";
defparam \WriteData[6]~I .oe_register_mode = "none";
defparam \WriteData[6]~I .oe_sync_reset = "none";
defparam \WriteData[6]~I .operation_mode = "output";
defparam \WriteData[6]~I .output_async_reset = "none";
defparam \WriteData[6]~I .output_power_up = "low";
defparam \WriteData[6]~I .output_register_mode = "none";
defparam \WriteData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[5]~I (
	.datain(\inst9|WriteData[5]~86_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[5]));
// synopsys translate_off
defparam \WriteData[5]~I .input_async_reset = "none";
defparam \WriteData[5]~I .input_power_up = "low";
defparam \WriteData[5]~I .input_register_mode = "none";
defparam \WriteData[5]~I .input_sync_reset = "none";
defparam \WriteData[5]~I .oe_async_reset = "none";
defparam \WriteData[5]~I .oe_power_up = "low";
defparam \WriteData[5]~I .oe_register_mode = "none";
defparam \WriteData[5]~I .oe_sync_reset = "none";
defparam \WriteData[5]~I .operation_mode = "output";
defparam \WriteData[5]~I .output_async_reset = "none";
defparam \WriteData[5]~I .output_power_up = "low";
defparam \WriteData[5]~I .output_register_mode = "none";
defparam \WriteData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[4]~I (
	.datain(\inst9|WriteData[4]~87_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[4]));
// synopsys translate_off
defparam \WriteData[4]~I .input_async_reset = "none";
defparam \WriteData[4]~I .input_power_up = "low";
defparam \WriteData[4]~I .input_register_mode = "none";
defparam \WriteData[4]~I .input_sync_reset = "none";
defparam \WriteData[4]~I .oe_async_reset = "none";
defparam \WriteData[4]~I .oe_power_up = "low";
defparam \WriteData[4]~I .oe_register_mode = "none";
defparam \WriteData[4]~I .oe_sync_reset = "none";
defparam \WriteData[4]~I .operation_mode = "output";
defparam \WriteData[4]~I .output_async_reset = "none";
defparam \WriteData[4]~I .output_power_up = "low";
defparam \WriteData[4]~I .output_register_mode = "none";
defparam \WriteData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[3]~I (
	.datain(\inst9|WriteData[3]~88_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[3]));
// synopsys translate_off
defparam \WriteData[3]~I .input_async_reset = "none";
defparam \WriteData[3]~I .input_power_up = "low";
defparam \WriteData[3]~I .input_register_mode = "none";
defparam \WriteData[3]~I .input_sync_reset = "none";
defparam \WriteData[3]~I .oe_async_reset = "none";
defparam \WriteData[3]~I .oe_power_up = "low";
defparam \WriteData[3]~I .oe_register_mode = "none";
defparam \WriteData[3]~I .oe_sync_reset = "none";
defparam \WriteData[3]~I .operation_mode = "output";
defparam \WriteData[3]~I .output_async_reset = "none";
defparam \WriteData[3]~I .output_power_up = "low";
defparam \WriteData[3]~I .output_register_mode = "none";
defparam \WriteData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[2]~I (
	.datain(\inst9|WriteData[2]~89_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[2]));
// synopsys translate_off
defparam \WriteData[2]~I .input_async_reset = "none";
defparam \WriteData[2]~I .input_power_up = "low";
defparam \WriteData[2]~I .input_register_mode = "none";
defparam \WriteData[2]~I .input_sync_reset = "none";
defparam \WriteData[2]~I .oe_async_reset = "none";
defparam \WriteData[2]~I .oe_power_up = "low";
defparam \WriteData[2]~I .oe_register_mode = "none";
defparam \WriteData[2]~I .oe_sync_reset = "none";
defparam \WriteData[2]~I .operation_mode = "output";
defparam \WriteData[2]~I .output_async_reset = "none";
defparam \WriteData[2]~I .output_power_up = "low";
defparam \WriteData[2]~I .output_register_mode = "none";
defparam \WriteData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[1]~I (
	.datain(\inst9|WriteData[1]~90_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[1]));
// synopsys translate_off
defparam \WriteData[1]~I .input_async_reset = "none";
defparam \WriteData[1]~I .input_power_up = "low";
defparam \WriteData[1]~I .input_register_mode = "none";
defparam \WriteData[1]~I .input_sync_reset = "none";
defparam \WriteData[1]~I .oe_async_reset = "none";
defparam \WriteData[1]~I .oe_power_up = "low";
defparam \WriteData[1]~I .oe_register_mode = "none";
defparam \WriteData[1]~I .oe_sync_reset = "none";
defparam \WriteData[1]~I .operation_mode = "output";
defparam \WriteData[1]~I .output_async_reset = "none";
defparam \WriteData[1]~I .output_power_up = "low";
defparam \WriteData[1]~I .output_register_mode = "none";
defparam \WriteData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteData[0]~I (
	.datain(\inst9|WriteData[0]~91_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[0]));
// synopsys translate_off
defparam \WriteData[0]~I .input_async_reset = "none";
defparam \WriteData[0]~I .input_power_up = "low";
defparam \WriteData[0]~I .input_register_mode = "none";
defparam \WriteData[0]~I .input_sync_reset = "none";
defparam \WriteData[0]~I .oe_async_reset = "none";
defparam \WriteData[0]~I .oe_power_up = "low";
defparam \WriteData[0]~I .oe_register_mode = "none";
defparam \WriteData[0]~I .oe_sync_reset = "none";
defparam \WriteData[0]~I .operation_mode = "output";
defparam \WriteData[0]~I .output_async_reset = "none";
defparam \WriteData[0]~I .output_power_up = "low";
defparam \WriteData[0]~I .output_register_mode = "none";
defparam \WriteData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \M2R~I (
	.datain(\inst7|Equal4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(M2R));
// synopsys translate_off
defparam \M2R~I .input_async_reset = "none";
defparam \M2R~I .input_power_up = "low";
defparam \M2R~I .input_register_mode = "none";
defparam \M2R~I .input_sync_reset = "none";
defparam \M2R~I .oe_async_reset = "none";
defparam \M2R~I .oe_power_up = "low";
defparam \M2R~I .oe_register_mode = "none";
defparam \M2R~I .oe_sync_reset = "none";
defparam \M2R~I .operation_mode = "output";
defparam \M2R~I .output_async_reset = "none";
defparam \M2R~I .output_power_up = "low";
defparam \M2R~I .output_register_mode = "none";
defparam \M2R~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[31]~I (
	.datain(\inst12|Mux0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[31]));
// synopsys translate_off
defparam \ALUOut[31]~I .input_async_reset = "none";
defparam \ALUOut[31]~I .input_power_up = "low";
defparam \ALUOut[31]~I .input_register_mode = "none";
defparam \ALUOut[31]~I .input_sync_reset = "none";
defparam \ALUOut[31]~I .oe_async_reset = "none";
defparam \ALUOut[31]~I .oe_power_up = "low";
defparam \ALUOut[31]~I .oe_register_mode = "none";
defparam \ALUOut[31]~I .oe_sync_reset = "none";
defparam \ALUOut[31]~I .operation_mode = "output";
defparam \ALUOut[31]~I .output_async_reset = "none";
defparam \ALUOut[31]~I .output_power_up = "low";
defparam \ALUOut[31]~I .output_register_mode = "none";
defparam \ALUOut[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[30]~I (
	.datain(\inst12|Mux1~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[30]));
// synopsys translate_off
defparam \ALUOut[30]~I .input_async_reset = "none";
defparam \ALUOut[30]~I .input_power_up = "low";
defparam \ALUOut[30]~I .input_register_mode = "none";
defparam \ALUOut[30]~I .input_sync_reset = "none";
defparam \ALUOut[30]~I .oe_async_reset = "none";
defparam \ALUOut[30]~I .oe_power_up = "low";
defparam \ALUOut[30]~I .oe_register_mode = "none";
defparam \ALUOut[30]~I .oe_sync_reset = "none";
defparam \ALUOut[30]~I .operation_mode = "output";
defparam \ALUOut[30]~I .output_async_reset = "none";
defparam \ALUOut[30]~I .output_power_up = "low";
defparam \ALUOut[30]~I .output_register_mode = "none";
defparam \ALUOut[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[29]~I (
	.datain(\inst12|Mux2~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[29]));
// synopsys translate_off
defparam \ALUOut[29]~I .input_async_reset = "none";
defparam \ALUOut[29]~I .input_power_up = "low";
defparam \ALUOut[29]~I .input_register_mode = "none";
defparam \ALUOut[29]~I .input_sync_reset = "none";
defparam \ALUOut[29]~I .oe_async_reset = "none";
defparam \ALUOut[29]~I .oe_power_up = "low";
defparam \ALUOut[29]~I .oe_register_mode = "none";
defparam \ALUOut[29]~I .oe_sync_reset = "none";
defparam \ALUOut[29]~I .operation_mode = "output";
defparam \ALUOut[29]~I .output_async_reset = "none";
defparam \ALUOut[29]~I .output_power_up = "low";
defparam \ALUOut[29]~I .output_register_mode = "none";
defparam \ALUOut[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[28]~I (
	.datain(\inst12|Mux3~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[28]));
// synopsys translate_off
defparam \ALUOut[28]~I .input_async_reset = "none";
defparam \ALUOut[28]~I .input_power_up = "low";
defparam \ALUOut[28]~I .input_register_mode = "none";
defparam \ALUOut[28]~I .input_sync_reset = "none";
defparam \ALUOut[28]~I .oe_async_reset = "none";
defparam \ALUOut[28]~I .oe_power_up = "low";
defparam \ALUOut[28]~I .oe_register_mode = "none";
defparam \ALUOut[28]~I .oe_sync_reset = "none";
defparam \ALUOut[28]~I .operation_mode = "output";
defparam \ALUOut[28]~I .output_async_reset = "none";
defparam \ALUOut[28]~I .output_power_up = "low";
defparam \ALUOut[28]~I .output_register_mode = "none";
defparam \ALUOut[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[27]~I (
	.datain(\inst12|Mux4~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[27]));
// synopsys translate_off
defparam \ALUOut[27]~I .input_async_reset = "none";
defparam \ALUOut[27]~I .input_power_up = "low";
defparam \ALUOut[27]~I .input_register_mode = "none";
defparam \ALUOut[27]~I .input_sync_reset = "none";
defparam \ALUOut[27]~I .oe_async_reset = "none";
defparam \ALUOut[27]~I .oe_power_up = "low";
defparam \ALUOut[27]~I .oe_register_mode = "none";
defparam \ALUOut[27]~I .oe_sync_reset = "none";
defparam \ALUOut[27]~I .operation_mode = "output";
defparam \ALUOut[27]~I .output_async_reset = "none";
defparam \ALUOut[27]~I .output_power_up = "low";
defparam \ALUOut[27]~I .output_register_mode = "none";
defparam \ALUOut[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[26]~I (
	.datain(\inst12|Mux5~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[26]));
// synopsys translate_off
defparam \ALUOut[26]~I .input_async_reset = "none";
defparam \ALUOut[26]~I .input_power_up = "low";
defparam \ALUOut[26]~I .input_register_mode = "none";
defparam \ALUOut[26]~I .input_sync_reset = "none";
defparam \ALUOut[26]~I .oe_async_reset = "none";
defparam \ALUOut[26]~I .oe_power_up = "low";
defparam \ALUOut[26]~I .oe_register_mode = "none";
defparam \ALUOut[26]~I .oe_sync_reset = "none";
defparam \ALUOut[26]~I .operation_mode = "output";
defparam \ALUOut[26]~I .output_async_reset = "none";
defparam \ALUOut[26]~I .output_power_up = "low";
defparam \ALUOut[26]~I .output_register_mode = "none";
defparam \ALUOut[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[25]~I (
	.datain(\inst12|Mux6~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[25]));
// synopsys translate_off
defparam \ALUOut[25]~I .input_async_reset = "none";
defparam \ALUOut[25]~I .input_power_up = "low";
defparam \ALUOut[25]~I .input_register_mode = "none";
defparam \ALUOut[25]~I .input_sync_reset = "none";
defparam \ALUOut[25]~I .oe_async_reset = "none";
defparam \ALUOut[25]~I .oe_power_up = "low";
defparam \ALUOut[25]~I .oe_register_mode = "none";
defparam \ALUOut[25]~I .oe_sync_reset = "none";
defparam \ALUOut[25]~I .operation_mode = "output";
defparam \ALUOut[25]~I .output_async_reset = "none";
defparam \ALUOut[25]~I .output_power_up = "low";
defparam \ALUOut[25]~I .output_register_mode = "none";
defparam \ALUOut[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[24]~I (
	.datain(\inst12|Mux7~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[24]));
// synopsys translate_off
defparam \ALUOut[24]~I .input_async_reset = "none";
defparam \ALUOut[24]~I .input_power_up = "low";
defparam \ALUOut[24]~I .input_register_mode = "none";
defparam \ALUOut[24]~I .input_sync_reset = "none";
defparam \ALUOut[24]~I .oe_async_reset = "none";
defparam \ALUOut[24]~I .oe_power_up = "low";
defparam \ALUOut[24]~I .oe_register_mode = "none";
defparam \ALUOut[24]~I .oe_sync_reset = "none";
defparam \ALUOut[24]~I .operation_mode = "output";
defparam \ALUOut[24]~I .output_async_reset = "none";
defparam \ALUOut[24]~I .output_power_up = "low";
defparam \ALUOut[24]~I .output_register_mode = "none";
defparam \ALUOut[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[23]~I (
	.datain(\inst12|Mux8~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[23]));
// synopsys translate_off
defparam \ALUOut[23]~I .input_async_reset = "none";
defparam \ALUOut[23]~I .input_power_up = "low";
defparam \ALUOut[23]~I .input_register_mode = "none";
defparam \ALUOut[23]~I .input_sync_reset = "none";
defparam \ALUOut[23]~I .oe_async_reset = "none";
defparam \ALUOut[23]~I .oe_power_up = "low";
defparam \ALUOut[23]~I .oe_register_mode = "none";
defparam \ALUOut[23]~I .oe_sync_reset = "none";
defparam \ALUOut[23]~I .operation_mode = "output";
defparam \ALUOut[23]~I .output_async_reset = "none";
defparam \ALUOut[23]~I .output_power_up = "low";
defparam \ALUOut[23]~I .output_register_mode = "none";
defparam \ALUOut[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[22]~I (
	.datain(\inst12|Mux9~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[22]));
// synopsys translate_off
defparam \ALUOut[22]~I .input_async_reset = "none";
defparam \ALUOut[22]~I .input_power_up = "low";
defparam \ALUOut[22]~I .input_register_mode = "none";
defparam \ALUOut[22]~I .input_sync_reset = "none";
defparam \ALUOut[22]~I .oe_async_reset = "none";
defparam \ALUOut[22]~I .oe_power_up = "low";
defparam \ALUOut[22]~I .oe_register_mode = "none";
defparam \ALUOut[22]~I .oe_sync_reset = "none";
defparam \ALUOut[22]~I .operation_mode = "output";
defparam \ALUOut[22]~I .output_async_reset = "none";
defparam \ALUOut[22]~I .output_power_up = "low";
defparam \ALUOut[22]~I .output_register_mode = "none";
defparam \ALUOut[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[21]~I (
	.datain(\inst12|Mux10~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[21]));
// synopsys translate_off
defparam \ALUOut[21]~I .input_async_reset = "none";
defparam \ALUOut[21]~I .input_power_up = "low";
defparam \ALUOut[21]~I .input_register_mode = "none";
defparam \ALUOut[21]~I .input_sync_reset = "none";
defparam \ALUOut[21]~I .oe_async_reset = "none";
defparam \ALUOut[21]~I .oe_power_up = "low";
defparam \ALUOut[21]~I .oe_register_mode = "none";
defparam \ALUOut[21]~I .oe_sync_reset = "none";
defparam \ALUOut[21]~I .operation_mode = "output";
defparam \ALUOut[21]~I .output_async_reset = "none";
defparam \ALUOut[21]~I .output_power_up = "low";
defparam \ALUOut[21]~I .output_register_mode = "none";
defparam \ALUOut[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[20]~I (
	.datain(\inst12|Mux11~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[20]));
// synopsys translate_off
defparam \ALUOut[20]~I .input_async_reset = "none";
defparam \ALUOut[20]~I .input_power_up = "low";
defparam \ALUOut[20]~I .input_register_mode = "none";
defparam \ALUOut[20]~I .input_sync_reset = "none";
defparam \ALUOut[20]~I .oe_async_reset = "none";
defparam \ALUOut[20]~I .oe_power_up = "low";
defparam \ALUOut[20]~I .oe_register_mode = "none";
defparam \ALUOut[20]~I .oe_sync_reset = "none";
defparam \ALUOut[20]~I .operation_mode = "output";
defparam \ALUOut[20]~I .output_async_reset = "none";
defparam \ALUOut[20]~I .output_power_up = "low";
defparam \ALUOut[20]~I .output_register_mode = "none";
defparam \ALUOut[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[19]~I (
	.datain(\inst12|Mux12~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[19]));
// synopsys translate_off
defparam \ALUOut[19]~I .input_async_reset = "none";
defparam \ALUOut[19]~I .input_power_up = "low";
defparam \ALUOut[19]~I .input_register_mode = "none";
defparam \ALUOut[19]~I .input_sync_reset = "none";
defparam \ALUOut[19]~I .oe_async_reset = "none";
defparam \ALUOut[19]~I .oe_power_up = "low";
defparam \ALUOut[19]~I .oe_register_mode = "none";
defparam \ALUOut[19]~I .oe_sync_reset = "none";
defparam \ALUOut[19]~I .operation_mode = "output";
defparam \ALUOut[19]~I .output_async_reset = "none";
defparam \ALUOut[19]~I .output_power_up = "low";
defparam \ALUOut[19]~I .output_register_mode = "none";
defparam \ALUOut[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[18]~I (
	.datain(\inst12|Mux13~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[18]));
// synopsys translate_off
defparam \ALUOut[18]~I .input_async_reset = "none";
defparam \ALUOut[18]~I .input_power_up = "low";
defparam \ALUOut[18]~I .input_register_mode = "none";
defparam \ALUOut[18]~I .input_sync_reset = "none";
defparam \ALUOut[18]~I .oe_async_reset = "none";
defparam \ALUOut[18]~I .oe_power_up = "low";
defparam \ALUOut[18]~I .oe_register_mode = "none";
defparam \ALUOut[18]~I .oe_sync_reset = "none";
defparam \ALUOut[18]~I .operation_mode = "output";
defparam \ALUOut[18]~I .output_async_reset = "none";
defparam \ALUOut[18]~I .output_power_up = "low";
defparam \ALUOut[18]~I .output_register_mode = "none";
defparam \ALUOut[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[17]~I (
	.datain(\inst12|Mux14~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[17]));
// synopsys translate_off
defparam \ALUOut[17]~I .input_async_reset = "none";
defparam \ALUOut[17]~I .input_power_up = "low";
defparam \ALUOut[17]~I .input_register_mode = "none";
defparam \ALUOut[17]~I .input_sync_reset = "none";
defparam \ALUOut[17]~I .oe_async_reset = "none";
defparam \ALUOut[17]~I .oe_power_up = "low";
defparam \ALUOut[17]~I .oe_register_mode = "none";
defparam \ALUOut[17]~I .oe_sync_reset = "none";
defparam \ALUOut[17]~I .operation_mode = "output";
defparam \ALUOut[17]~I .output_async_reset = "none";
defparam \ALUOut[17]~I .output_power_up = "low";
defparam \ALUOut[17]~I .output_register_mode = "none";
defparam \ALUOut[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[16]~I (
	.datain(\inst12|Mux15~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[16]));
// synopsys translate_off
defparam \ALUOut[16]~I .input_async_reset = "none";
defparam \ALUOut[16]~I .input_power_up = "low";
defparam \ALUOut[16]~I .input_register_mode = "none";
defparam \ALUOut[16]~I .input_sync_reset = "none";
defparam \ALUOut[16]~I .oe_async_reset = "none";
defparam \ALUOut[16]~I .oe_power_up = "low";
defparam \ALUOut[16]~I .oe_register_mode = "none";
defparam \ALUOut[16]~I .oe_sync_reset = "none";
defparam \ALUOut[16]~I .operation_mode = "output";
defparam \ALUOut[16]~I .output_async_reset = "none";
defparam \ALUOut[16]~I .output_power_up = "low";
defparam \ALUOut[16]~I .output_register_mode = "none";
defparam \ALUOut[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[15]~I (
	.datain(\inst12|Mux16~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[15]));
// synopsys translate_off
defparam \ALUOut[15]~I .input_async_reset = "none";
defparam \ALUOut[15]~I .input_power_up = "low";
defparam \ALUOut[15]~I .input_register_mode = "none";
defparam \ALUOut[15]~I .input_sync_reset = "none";
defparam \ALUOut[15]~I .oe_async_reset = "none";
defparam \ALUOut[15]~I .oe_power_up = "low";
defparam \ALUOut[15]~I .oe_register_mode = "none";
defparam \ALUOut[15]~I .oe_sync_reset = "none";
defparam \ALUOut[15]~I .operation_mode = "output";
defparam \ALUOut[15]~I .output_async_reset = "none";
defparam \ALUOut[15]~I .output_power_up = "low";
defparam \ALUOut[15]~I .output_register_mode = "none";
defparam \ALUOut[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[14]~I (
	.datain(\inst12|Mux17~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[14]));
// synopsys translate_off
defparam \ALUOut[14]~I .input_async_reset = "none";
defparam \ALUOut[14]~I .input_power_up = "low";
defparam \ALUOut[14]~I .input_register_mode = "none";
defparam \ALUOut[14]~I .input_sync_reset = "none";
defparam \ALUOut[14]~I .oe_async_reset = "none";
defparam \ALUOut[14]~I .oe_power_up = "low";
defparam \ALUOut[14]~I .oe_register_mode = "none";
defparam \ALUOut[14]~I .oe_sync_reset = "none";
defparam \ALUOut[14]~I .operation_mode = "output";
defparam \ALUOut[14]~I .output_async_reset = "none";
defparam \ALUOut[14]~I .output_power_up = "low";
defparam \ALUOut[14]~I .output_register_mode = "none";
defparam \ALUOut[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[13]~I (
	.datain(\inst12|Mux18~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[13]));
// synopsys translate_off
defparam \ALUOut[13]~I .input_async_reset = "none";
defparam \ALUOut[13]~I .input_power_up = "low";
defparam \ALUOut[13]~I .input_register_mode = "none";
defparam \ALUOut[13]~I .input_sync_reset = "none";
defparam \ALUOut[13]~I .oe_async_reset = "none";
defparam \ALUOut[13]~I .oe_power_up = "low";
defparam \ALUOut[13]~I .oe_register_mode = "none";
defparam \ALUOut[13]~I .oe_sync_reset = "none";
defparam \ALUOut[13]~I .operation_mode = "output";
defparam \ALUOut[13]~I .output_async_reset = "none";
defparam \ALUOut[13]~I .output_power_up = "low";
defparam \ALUOut[13]~I .output_register_mode = "none";
defparam \ALUOut[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[12]~I (
	.datain(\inst12|Mux19~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[12]));
// synopsys translate_off
defparam \ALUOut[12]~I .input_async_reset = "none";
defparam \ALUOut[12]~I .input_power_up = "low";
defparam \ALUOut[12]~I .input_register_mode = "none";
defparam \ALUOut[12]~I .input_sync_reset = "none";
defparam \ALUOut[12]~I .oe_async_reset = "none";
defparam \ALUOut[12]~I .oe_power_up = "low";
defparam \ALUOut[12]~I .oe_register_mode = "none";
defparam \ALUOut[12]~I .oe_sync_reset = "none";
defparam \ALUOut[12]~I .operation_mode = "output";
defparam \ALUOut[12]~I .output_async_reset = "none";
defparam \ALUOut[12]~I .output_power_up = "low";
defparam \ALUOut[12]~I .output_register_mode = "none";
defparam \ALUOut[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[11]~I (
	.datain(\inst12|Mux20~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[11]));
// synopsys translate_off
defparam \ALUOut[11]~I .input_async_reset = "none";
defparam \ALUOut[11]~I .input_power_up = "low";
defparam \ALUOut[11]~I .input_register_mode = "none";
defparam \ALUOut[11]~I .input_sync_reset = "none";
defparam \ALUOut[11]~I .oe_async_reset = "none";
defparam \ALUOut[11]~I .oe_power_up = "low";
defparam \ALUOut[11]~I .oe_register_mode = "none";
defparam \ALUOut[11]~I .oe_sync_reset = "none";
defparam \ALUOut[11]~I .operation_mode = "output";
defparam \ALUOut[11]~I .output_async_reset = "none";
defparam \ALUOut[11]~I .output_power_up = "low";
defparam \ALUOut[11]~I .output_register_mode = "none";
defparam \ALUOut[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[10]~I (
	.datain(\inst12|Mux21~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[10]));
// synopsys translate_off
defparam \ALUOut[10]~I .input_async_reset = "none";
defparam \ALUOut[10]~I .input_power_up = "low";
defparam \ALUOut[10]~I .input_register_mode = "none";
defparam \ALUOut[10]~I .input_sync_reset = "none";
defparam \ALUOut[10]~I .oe_async_reset = "none";
defparam \ALUOut[10]~I .oe_power_up = "low";
defparam \ALUOut[10]~I .oe_register_mode = "none";
defparam \ALUOut[10]~I .oe_sync_reset = "none";
defparam \ALUOut[10]~I .operation_mode = "output";
defparam \ALUOut[10]~I .output_async_reset = "none";
defparam \ALUOut[10]~I .output_power_up = "low";
defparam \ALUOut[10]~I .output_register_mode = "none";
defparam \ALUOut[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[9]~I (
	.datain(\inst12|Mux22~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[9]));
// synopsys translate_off
defparam \ALUOut[9]~I .input_async_reset = "none";
defparam \ALUOut[9]~I .input_power_up = "low";
defparam \ALUOut[9]~I .input_register_mode = "none";
defparam \ALUOut[9]~I .input_sync_reset = "none";
defparam \ALUOut[9]~I .oe_async_reset = "none";
defparam \ALUOut[9]~I .oe_power_up = "low";
defparam \ALUOut[9]~I .oe_register_mode = "none";
defparam \ALUOut[9]~I .oe_sync_reset = "none";
defparam \ALUOut[9]~I .operation_mode = "output";
defparam \ALUOut[9]~I .output_async_reset = "none";
defparam \ALUOut[9]~I .output_power_up = "low";
defparam \ALUOut[9]~I .output_register_mode = "none";
defparam \ALUOut[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[8]~I (
	.datain(\inst12|Mux23~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[8]));
// synopsys translate_off
defparam \ALUOut[8]~I .input_async_reset = "none";
defparam \ALUOut[8]~I .input_power_up = "low";
defparam \ALUOut[8]~I .input_register_mode = "none";
defparam \ALUOut[8]~I .input_sync_reset = "none";
defparam \ALUOut[8]~I .oe_async_reset = "none";
defparam \ALUOut[8]~I .oe_power_up = "low";
defparam \ALUOut[8]~I .oe_register_mode = "none";
defparam \ALUOut[8]~I .oe_sync_reset = "none";
defparam \ALUOut[8]~I .operation_mode = "output";
defparam \ALUOut[8]~I .output_async_reset = "none";
defparam \ALUOut[8]~I .output_power_up = "low";
defparam \ALUOut[8]~I .output_register_mode = "none";
defparam \ALUOut[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[7]~I (
	.datain(\inst12|Mux24~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[7]));
// synopsys translate_off
defparam \ALUOut[7]~I .input_async_reset = "none";
defparam \ALUOut[7]~I .input_power_up = "low";
defparam \ALUOut[7]~I .input_register_mode = "none";
defparam \ALUOut[7]~I .input_sync_reset = "none";
defparam \ALUOut[7]~I .oe_async_reset = "none";
defparam \ALUOut[7]~I .oe_power_up = "low";
defparam \ALUOut[7]~I .oe_register_mode = "none";
defparam \ALUOut[7]~I .oe_sync_reset = "none";
defparam \ALUOut[7]~I .operation_mode = "output";
defparam \ALUOut[7]~I .output_async_reset = "none";
defparam \ALUOut[7]~I .output_power_up = "low";
defparam \ALUOut[7]~I .output_register_mode = "none";
defparam \ALUOut[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[6]~I (
	.datain(\inst12|Mux25~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[6]));
// synopsys translate_off
defparam \ALUOut[6]~I .input_async_reset = "none";
defparam \ALUOut[6]~I .input_power_up = "low";
defparam \ALUOut[6]~I .input_register_mode = "none";
defparam \ALUOut[6]~I .input_sync_reset = "none";
defparam \ALUOut[6]~I .oe_async_reset = "none";
defparam \ALUOut[6]~I .oe_power_up = "low";
defparam \ALUOut[6]~I .oe_register_mode = "none";
defparam \ALUOut[6]~I .oe_sync_reset = "none";
defparam \ALUOut[6]~I .operation_mode = "output";
defparam \ALUOut[6]~I .output_async_reset = "none";
defparam \ALUOut[6]~I .output_power_up = "low";
defparam \ALUOut[6]~I .output_register_mode = "none";
defparam \ALUOut[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[5]~I (
	.datain(\inst12|Mux26~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[5]));
// synopsys translate_off
defparam \ALUOut[5]~I .input_async_reset = "none";
defparam \ALUOut[5]~I .input_power_up = "low";
defparam \ALUOut[5]~I .input_register_mode = "none";
defparam \ALUOut[5]~I .input_sync_reset = "none";
defparam \ALUOut[5]~I .oe_async_reset = "none";
defparam \ALUOut[5]~I .oe_power_up = "low";
defparam \ALUOut[5]~I .oe_register_mode = "none";
defparam \ALUOut[5]~I .oe_sync_reset = "none";
defparam \ALUOut[5]~I .operation_mode = "output";
defparam \ALUOut[5]~I .output_async_reset = "none";
defparam \ALUOut[5]~I .output_power_up = "low";
defparam \ALUOut[5]~I .output_register_mode = "none";
defparam \ALUOut[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[4]~I (
	.datain(\inst12|Mux27~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[4]));
// synopsys translate_off
defparam \ALUOut[4]~I .input_async_reset = "none";
defparam \ALUOut[4]~I .input_power_up = "low";
defparam \ALUOut[4]~I .input_register_mode = "none";
defparam \ALUOut[4]~I .input_sync_reset = "none";
defparam \ALUOut[4]~I .oe_async_reset = "none";
defparam \ALUOut[4]~I .oe_power_up = "low";
defparam \ALUOut[4]~I .oe_register_mode = "none";
defparam \ALUOut[4]~I .oe_sync_reset = "none";
defparam \ALUOut[4]~I .operation_mode = "output";
defparam \ALUOut[4]~I .output_async_reset = "none";
defparam \ALUOut[4]~I .output_power_up = "low";
defparam \ALUOut[4]~I .output_register_mode = "none";
defparam \ALUOut[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[3]~I (
	.datain(\inst12|Mux28~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[3]));
// synopsys translate_off
defparam \ALUOut[3]~I .input_async_reset = "none";
defparam \ALUOut[3]~I .input_power_up = "low";
defparam \ALUOut[3]~I .input_register_mode = "none";
defparam \ALUOut[3]~I .input_sync_reset = "none";
defparam \ALUOut[3]~I .oe_async_reset = "none";
defparam \ALUOut[3]~I .oe_power_up = "low";
defparam \ALUOut[3]~I .oe_register_mode = "none";
defparam \ALUOut[3]~I .oe_sync_reset = "none";
defparam \ALUOut[3]~I .operation_mode = "output";
defparam \ALUOut[3]~I .output_async_reset = "none";
defparam \ALUOut[3]~I .output_power_up = "low";
defparam \ALUOut[3]~I .output_register_mode = "none";
defparam \ALUOut[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[2]~I (
	.datain(\inst12|Mux29~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[2]));
// synopsys translate_off
defparam \ALUOut[2]~I .input_async_reset = "none";
defparam \ALUOut[2]~I .input_power_up = "low";
defparam \ALUOut[2]~I .input_register_mode = "none";
defparam \ALUOut[2]~I .input_sync_reset = "none";
defparam \ALUOut[2]~I .oe_async_reset = "none";
defparam \ALUOut[2]~I .oe_power_up = "low";
defparam \ALUOut[2]~I .oe_register_mode = "none";
defparam \ALUOut[2]~I .oe_sync_reset = "none";
defparam \ALUOut[2]~I .operation_mode = "output";
defparam \ALUOut[2]~I .output_async_reset = "none";
defparam \ALUOut[2]~I .output_power_up = "low";
defparam \ALUOut[2]~I .output_register_mode = "none";
defparam \ALUOut[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[1]~I (
	.datain(\inst12|Mux30~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[1]));
// synopsys translate_off
defparam \ALUOut[1]~I .input_async_reset = "none";
defparam \ALUOut[1]~I .input_power_up = "low";
defparam \ALUOut[1]~I .input_register_mode = "none";
defparam \ALUOut[1]~I .input_sync_reset = "none";
defparam \ALUOut[1]~I .oe_async_reset = "none";
defparam \ALUOut[1]~I .oe_power_up = "low";
defparam \ALUOut[1]~I .oe_register_mode = "none";
defparam \ALUOut[1]~I .oe_sync_reset = "none";
defparam \ALUOut[1]~I .operation_mode = "output";
defparam \ALUOut[1]~I .output_async_reset = "none";
defparam \ALUOut[1]~I .output_power_up = "low";
defparam \ALUOut[1]~I .output_register_mode = "none";
defparam \ALUOut[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[0]~I (
	.datain(\inst12|Mux31~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[0]));
// synopsys translate_off
defparam \ALUOut[0]~I .input_async_reset = "none";
defparam \ALUOut[0]~I .input_power_up = "low";
defparam \ALUOut[0]~I .input_register_mode = "none";
defparam \ALUOut[0]~I .input_sync_reset = "none";
defparam \ALUOut[0]~I .oe_async_reset = "none";
defparam \ALUOut[0]~I .oe_power_up = "low";
defparam \ALUOut[0]~I .oe_register_mode = "none";
defparam \ALUOut[0]~I .oe_sync_reset = "none";
defparam \ALUOut[0]~I .operation_mode = "output";
defparam \ALUOut[0]~I .output_async_reset = "none";
defparam \ALUOut[0]~I .output_power_up = "low";
defparam \ALUOut[0]~I .output_register_mode = "none";
defparam \ALUOut[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[31]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[31]));
// synopsys translate_off
defparam \Mem[31]~I .input_async_reset = "none";
defparam \Mem[31]~I .input_power_up = "low";
defparam \Mem[31]~I .input_register_mode = "none";
defparam \Mem[31]~I .input_sync_reset = "none";
defparam \Mem[31]~I .oe_async_reset = "none";
defparam \Mem[31]~I .oe_power_up = "low";
defparam \Mem[31]~I .oe_register_mode = "none";
defparam \Mem[31]~I .oe_sync_reset = "none";
defparam \Mem[31]~I .operation_mode = "output";
defparam \Mem[31]~I .output_async_reset = "none";
defparam \Mem[31]~I .output_power_up = "low";
defparam \Mem[31]~I .output_register_mode = "none";
defparam \Mem[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[30]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[30]));
// synopsys translate_off
defparam \Mem[30]~I .input_async_reset = "none";
defparam \Mem[30]~I .input_power_up = "low";
defparam \Mem[30]~I .input_register_mode = "none";
defparam \Mem[30]~I .input_sync_reset = "none";
defparam \Mem[30]~I .oe_async_reset = "none";
defparam \Mem[30]~I .oe_power_up = "low";
defparam \Mem[30]~I .oe_register_mode = "none";
defparam \Mem[30]~I .oe_sync_reset = "none";
defparam \Mem[30]~I .operation_mode = "output";
defparam \Mem[30]~I .output_async_reset = "none";
defparam \Mem[30]~I .output_power_up = "low";
defparam \Mem[30]~I .output_register_mode = "none";
defparam \Mem[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[29]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[29]));
// synopsys translate_off
defparam \Mem[29]~I .input_async_reset = "none";
defparam \Mem[29]~I .input_power_up = "low";
defparam \Mem[29]~I .input_register_mode = "none";
defparam \Mem[29]~I .input_sync_reset = "none";
defparam \Mem[29]~I .oe_async_reset = "none";
defparam \Mem[29]~I .oe_power_up = "low";
defparam \Mem[29]~I .oe_register_mode = "none";
defparam \Mem[29]~I .oe_sync_reset = "none";
defparam \Mem[29]~I .operation_mode = "output";
defparam \Mem[29]~I .output_async_reset = "none";
defparam \Mem[29]~I .output_power_up = "low";
defparam \Mem[29]~I .output_register_mode = "none";
defparam \Mem[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[28]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[28]));
// synopsys translate_off
defparam \Mem[28]~I .input_async_reset = "none";
defparam \Mem[28]~I .input_power_up = "low";
defparam \Mem[28]~I .input_register_mode = "none";
defparam \Mem[28]~I .input_sync_reset = "none";
defparam \Mem[28]~I .oe_async_reset = "none";
defparam \Mem[28]~I .oe_power_up = "low";
defparam \Mem[28]~I .oe_register_mode = "none";
defparam \Mem[28]~I .oe_sync_reset = "none";
defparam \Mem[28]~I .operation_mode = "output";
defparam \Mem[28]~I .output_async_reset = "none";
defparam \Mem[28]~I .output_power_up = "low";
defparam \Mem[28]~I .output_register_mode = "none";
defparam \Mem[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[27]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[27]));
// synopsys translate_off
defparam \Mem[27]~I .input_async_reset = "none";
defparam \Mem[27]~I .input_power_up = "low";
defparam \Mem[27]~I .input_register_mode = "none";
defparam \Mem[27]~I .input_sync_reset = "none";
defparam \Mem[27]~I .oe_async_reset = "none";
defparam \Mem[27]~I .oe_power_up = "low";
defparam \Mem[27]~I .oe_register_mode = "none";
defparam \Mem[27]~I .oe_sync_reset = "none";
defparam \Mem[27]~I .operation_mode = "output";
defparam \Mem[27]~I .output_async_reset = "none";
defparam \Mem[27]~I .output_power_up = "low";
defparam \Mem[27]~I .output_register_mode = "none";
defparam \Mem[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[26]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[26]));
// synopsys translate_off
defparam \Mem[26]~I .input_async_reset = "none";
defparam \Mem[26]~I .input_power_up = "low";
defparam \Mem[26]~I .input_register_mode = "none";
defparam \Mem[26]~I .input_sync_reset = "none";
defparam \Mem[26]~I .oe_async_reset = "none";
defparam \Mem[26]~I .oe_power_up = "low";
defparam \Mem[26]~I .oe_register_mode = "none";
defparam \Mem[26]~I .oe_sync_reset = "none";
defparam \Mem[26]~I .operation_mode = "output";
defparam \Mem[26]~I .output_async_reset = "none";
defparam \Mem[26]~I .output_power_up = "low";
defparam \Mem[26]~I .output_register_mode = "none";
defparam \Mem[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[25]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[25]));
// synopsys translate_off
defparam \Mem[25]~I .input_async_reset = "none";
defparam \Mem[25]~I .input_power_up = "low";
defparam \Mem[25]~I .input_register_mode = "none";
defparam \Mem[25]~I .input_sync_reset = "none";
defparam \Mem[25]~I .oe_async_reset = "none";
defparam \Mem[25]~I .oe_power_up = "low";
defparam \Mem[25]~I .oe_register_mode = "none";
defparam \Mem[25]~I .oe_sync_reset = "none";
defparam \Mem[25]~I .operation_mode = "output";
defparam \Mem[25]~I .output_async_reset = "none";
defparam \Mem[25]~I .output_power_up = "low";
defparam \Mem[25]~I .output_register_mode = "none";
defparam \Mem[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[24]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[24]));
// synopsys translate_off
defparam \Mem[24]~I .input_async_reset = "none";
defparam \Mem[24]~I .input_power_up = "low";
defparam \Mem[24]~I .input_register_mode = "none";
defparam \Mem[24]~I .input_sync_reset = "none";
defparam \Mem[24]~I .oe_async_reset = "none";
defparam \Mem[24]~I .oe_power_up = "low";
defparam \Mem[24]~I .oe_register_mode = "none";
defparam \Mem[24]~I .oe_sync_reset = "none";
defparam \Mem[24]~I .operation_mode = "output";
defparam \Mem[24]~I .output_async_reset = "none";
defparam \Mem[24]~I .output_power_up = "low";
defparam \Mem[24]~I .output_register_mode = "none";
defparam \Mem[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[23]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[23]));
// synopsys translate_off
defparam \Mem[23]~I .input_async_reset = "none";
defparam \Mem[23]~I .input_power_up = "low";
defparam \Mem[23]~I .input_register_mode = "none";
defparam \Mem[23]~I .input_sync_reset = "none";
defparam \Mem[23]~I .oe_async_reset = "none";
defparam \Mem[23]~I .oe_power_up = "low";
defparam \Mem[23]~I .oe_register_mode = "none";
defparam \Mem[23]~I .oe_sync_reset = "none";
defparam \Mem[23]~I .operation_mode = "output";
defparam \Mem[23]~I .output_async_reset = "none";
defparam \Mem[23]~I .output_power_up = "low";
defparam \Mem[23]~I .output_register_mode = "none";
defparam \Mem[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[22]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[22]));
// synopsys translate_off
defparam \Mem[22]~I .input_async_reset = "none";
defparam \Mem[22]~I .input_power_up = "low";
defparam \Mem[22]~I .input_register_mode = "none";
defparam \Mem[22]~I .input_sync_reset = "none";
defparam \Mem[22]~I .oe_async_reset = "none";
defparam \Mem[22]~I .oe_power_up = "low";
defparam \Mem[22]~I .oe_register_mode = "none";
defparam \Mem[22]~I .oe_sync_reset = "none";
defparam \Mem[22]~I .operation_mode = "output";
defparam \Mem[22]~I .output_async_reset = "none";
defparam \Mem[22]~I .output_power_up = "low";
defparam \Mem[22]~I .output_register_mode = "none";
defparam \Mem[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[21]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[21]));
// synopsys translate_off
defparam \Mem[21]~I .input_async_reset = "none";
defparam \Mem[21]~I .input_power_up = "low";
defparam \Mem[21]~I .input_register_mode = "none";
defparam \Mem[21]~I .input_sync_reset = "none";
defparam \Mem[21]~I .oe_async_reset = "none";
defparam \Mem[21]~I .oe_power_up = "low";
defparam \Mem[21]~I .oe_register_mode = "none";
defparam \Mem[21]~I .oe_sync_reset = "none";
defparam \Mem[21]~I .operation_mode = "output";
defparam \Mem[21]~I .output_async_reset = "none";
defparam \Mem[21]~I .output_power_up = "low";
defparam \Mem[21]~I .output_register_mode = "none";
defparam \Mem[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[20]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[20]));
// synopsys translate_off
defparam \Mem[20]~I .input_async_reset = "none";
defparam \Mem[20]~I .input_power_up = "low";
defparam \Mem[20]~I .input_register_mode = "none";
defparam \Mem[20]~I .input_sync_reset = "none";
defparam \Mem[20]~I .oe_async_reset = "none";
defparam \Mem[20]~I .oe_power_up = "low";
defparam \Mem[20]~I .oe_register_mode = "none";
defparam \Mem[20]~I .oe_sync_reset = "none";
defparam \Mem[20]~I .operation_mode = "output";
defparam \Mem[20]~I .output_async_reset = "none";
defparam \Mem[20]~I .output_power_up = "low";
defparam \Mem[20]~I .output_register_mode = "none";
defparam \Mem[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[19]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[19]));
// synopsys translate_off
defparam \Mem[19]~I .input_async_reset = "none";
defparam \Mem[19]~I .input_power_up = "low";
defparam \Mem[19]~I .input_register_mode = "none";
defparam \Mem[19]~I .input_sync_reset = "none";
defparam \Mem[19]~I .oe_async_reset = "none";
defparam \Mem[19]~I .oe_power_up = "low";
defparam \Mem[19]~I .oe_register_mode = "none";
defparam \Mem[19]~I .oe_sync_reset = "none";
defparam \Mem[19]~I .operation_mode = "output";
defparam \Mem[19]~I .output_async_reset = "none";
defparam \Mem[19]~I .output_power_up = "low";
defparam \Mem[19]~I .output_register_mode = "none";
defparam \Mem[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[18]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[18]));
// synopsys translate_off
defparam \Mem[18]~I .input_async_reset = "none";
defparam \Mem[18]~I .input_power_up = "low";
defparam \Mem[18]~I .input_register_mode = "none";
defparam \Mem[18]~I .input_sync_reset = "none";
defparam \Mem[18]~I .oe_async_reset = "none";
defparam \Mem[18]~I .oe_power_up = "low";
defparam \Mem[18]~I .oe_register_mode = "none";
defparam \Mem[18]~I .oe_sync_reset = "none";
defparam \Mem[18]~I .operation_mode = "output";
defparam \Mem[18]~I .output_async_reset = "none";
defparam \Mem[18]~I .output_power_up = "low";
defparam \Mem[18]~I .output_register_mode = "none";
defparam \Mem[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[17]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[17]));
// synopsys translate_off
defparam \Mem[17]~I .input_async_reset = "none";
defparam \Mem[17]~I .input_power_up = "low";
defparam \Mem[17]~I .input_register_mode = "none";
defparam \Mem[17]~I .input_sync_reset = "none";
defparam \Mem[17]~I .oe_async_reset = "none";
defparam \Mem[17]~I .oe_power_up = "low";
defparam \Mem[17]~I .oe_register_mode = "none";
defparam \Mem[17]~I .oe_sync_reset = "none";
defparam \Mem[17]~I .operation_mode = "output";
defparam \Mem[17]~I .output_async_reset = "none";
defparam \Mem[17]~I .output_power_up = "low";
defparam \Mem[17]~I .output_register_mode = "none";
defparam \Mem[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[16]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[16]));
// synopsys translate_off
defparam \Mem[16]~I .input_async_reset = "none";
defparam \Mem[16]~I .input_power_up = "low";
defparam \Mem[16]~I .input_register_mode = "none";
defparam \Mem[16]~I .input_sync_reset = "none";
defparam \Mem[16]~I .oe_async_reset = "none";
defparam \Mem[16]~I .oe_power_up = "low";
defparam \Mem[16]~I .oe_register_mode = "none";
defparam \Mem[16]~I .oe_sync_reset = "none";
defparam \Mem[16]~I .operation_mode = "output";
defparam \Mem[16]~I .output_async_reset = "none";
defparam \Mem[16]~I .output_power_up = "low";
defparam \Mem[16]~I .output_register_mode = "none";
defparam \Mem[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[15]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[15]));
// synopsys translate_off
defparam \Mem[15]~I .input_async_reset = "none";
defparam \Mem[15]~I .input_power_up = "low";
defparam \Mem[15]~I .input_register_mode = "none";
defparam \Mem[15]~I .input_sync_reset = "none";
defparam \Mem[15]~I .oe_async_reset = "none";
defparam \Mem[15]~I .oe_power_up = "low";
defparam \Mem[15]~I .oe_register_mode = "none";
defparam \Mem[15]~I .oe_sync_reset = "none";
defparam \Mem[15]~I .operation_mode = "output";
defparam \Mem[15]~I .output_async_reset = "none";
defparam \Mem[15]~I .output_power_up = "low";
defparam \Mem[15]~I .output_register_mode = "none";
defparam \Mem[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[14]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[14]));
// synopsys translate_off
defparam \Mem[14]~I .input_async_reset = "none";
defparam \Mem[14]~I .input_power_up = "low";
defparam \Mem[14]~I .input_register_mode = "none";
defparam \Mem[14]~I .input_sync_reset = "none";
defparam \Mem[14]~I .oe_async_reset = "none";
defparam \Mem[14]~I .oe_power_up = "low";
defparam \Mem[14]~I .oe_register_mode = "none";
defparam \Mem[14]~I .oe_sync_reset = "none";
defparam \Mem[14]~I .operation_mode = "output";
defparam \Mem[14]~I .output_async_reset = "none";
defparam \Mem[14]~I .output_power_up = "low";
defparam \Mem[14]~I .output_register_mode = "none";
defparam \Mem[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[13]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[13]));
// synopsys translate_off
defparam \Mem[13]~I .input_async_reset = "none";
defparam \Mem[13]~I .input_power_up = "low";
defparam \Mem[13]~I .input_register_mode = "none";
defparam \Mem[13]~I .input_sync_reset = "none";
defparam \Mem[13]~I .oe_async_reset = "none";
defparam \Mem[13]~I .oe_power_up = "low";
defparam \Mem[13]~I .oe_register_mode = "none";
defparam \Mem[13]~I .oe_sync_reset = "none";
defparam \Mem[13]~I .operation_mode = "output";
defparam \Mem[13]~I .output_async_reset = "none";
defparam \Mem[13]~I .output_power_up = "low";
defparam \Mem[13]~I .output_register_mode = "none";
defparam \Mem[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[12]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[12]));
// synopsys translate_off
defparam \Mem[12]~I .input_async_reset = "none";
defparam \Mem[12]~I .input_power_up = "low";
defparam \Mem[12]~I .input_register_mode = "none";
defparam \Mem[12]~I .input_sync_reset = "none";
defparam \Mem[12]~I .oe_async_reset = "none";
defparam \Mem[12]~I .oe_power_up = "low";
defparam \Mem[12]~I .oe_register_mode = "none";
defparam \Mem[12]~I .oe_sync_reset = "none";
defparam \Mem[12]~I .operation_mode = "output";
defparam \Mem[12]~I .output_async_reset = "none";
defparam \Mem[12]~I .output_power_up = "low";
defparam \Mem[12]~I .output_register_mode = "none";
defparam \Mem[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[11]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[11]));
// synopsys translate_off
defparam \Mem[11]~I .input_async_reset = "none";
defparam \Mem[11]~I .input_power_up = "low";
defparam \Mem[11]~I .input_register_mode = "none";
defparam \Mem[11]~I .input_sync_reset = "none";
defparam \Mem[11]~I .oe_async_reset = "none";
defparam \Mem[11]~I .oe_power_up = "low";
defparam \Mem[11]~I .oe_register_mode = "none";
defparam \Mem[11]~I .oe_sync_reset = "none";
defparam \Mem[11]~I .operation_mode = "output";
defparam \Mem[11]~I .output_async_reset = "none";
defparam \Mem[11]~I .output_power_up = "low";
defparam \Mem[11]~I .output_register_mode = "none";
defparam \Mem[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[10]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[10]));
// synopsys translate_off
defparam \Mem[10]~I .input_async_reset = "none";
defparam \Mem[10]~I .input_power_up = "low";
defparam \Mem[10]~I .input_register_mode = "none";
defparam \Mem[10]~I .input_sync_reset = "none";
defparam \Mem[10]~I .oe_async_reset = "none";
defparam \Mem[10]~I .oe_power_up = "low";
defparam \Mem[10]~I .oe_register_mode = "none";
defparam \Mem[10]~I .oe_sync_reset = "none";
defparam \Mem[10]~I .operation_mode = "output";
defparam \Mem[10]~I .output_async_reset = "none";
defparam \Mem[10]~I .output_power_up = "low";
defparam \Mem[10]~I .output_register_mode = "none";
defparam \Mem[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[9]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[9]));
// synopsys translate_off
defparam \Mem[9]~I .input_async_reset = "none";
defparam \Mem[9]~I .input_power_up = "low";
defparam \Mem[9]~I .input_register_mode = "none";
defparam \Mem[9]~I .input_sync_reset = "none";
defparam \Mem[9]~I .oe_async_reset = "none";
defparam \Mem[9]~I .oe_power_up = "low";
defparam \Mem[9]~I .oe_register_mode = "none";
defparam \Mem[9]~I .oe_sync_reset = "none";
defparam \Mem[9]~I .operation_mode = "output";
defparam \Mem[9]~I .output_async_reset = "none";
defparam \Mem[9]~I .output_power_up = "low";
defparam \Mem[9]~I .output_register_mode = "none";
defparam \Mem[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[8]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[8]));
// synopsys translate_off
defparam \Mem[8]~I .input_async_reset = "none";
defparam \Mem[8]~I .input_power_up = "low";
defparam \Mem[8]~I .input_register_mode = "none";
defparam \Mem[8]~I .input_sync_reset = "none";
defparam \Mem[8]~I .oe_async_reset = "none";
defparam \Mem[8]~I .oe_power_up = "low";
defparam \Mem[8]~I .oe_register_mode = "none";
defparam \Mem[8]~I .oe_sync_reset = "none";
defparam \Mem[8]~I .operation_mode = "output";
defparam \Mem[8]~I .output_async_reset = "none";
defparam \Mem[8]~I .output_power_up = "low";
defparam \Mem[8]~I .output_register_mode = "none";
defparam \Mem[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[7]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[7]));
// synopsys translate_off
defparam \Mem[7]~I .input_async_reset = "none";
defparam \Mem[7]~I .input_power_up = "low";
defparam \Mem[7]~I .input_register_mode = "none";
defparam \Mem[7]~I .input_sync_reset = "none";
defparam \Mem[7]~I .oe_async_reset = "none";
defparam \Mem[7]~I .oe_power_up = "low";
defparam \Mem[7]~I .oe_register_mode = "none";
defparam \Mem[7]~I .oe_sync_reset = "none";
defparam \Mem[7]~I .operation_mode = "output";
defparam \Mem[7]~I .output_async_reset = "none";
defparam \Mem[7]~I .output_power_up = "low";
defparam \Mem[7]~I .output_register_mode = "none";
defparam \Mem[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[6]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[6]));
// synopsys translate_off
defparam \Mem[6]~I .input_async_reset = "none";
defparam \Mem[6]~I .input_power_up = "low";
defparam \Mem[6]~I .input_register_mode = "none";
defparam \Mem[6]~I .input_sync_reset = "none";
defparam \Mem[6]~I .oe_async_reset = "none";
defparam \Mem[6]~I .oe_power_up = "low";
defparam \Mem[6]~I .oe_register_mode = "none";
defparam \Mem[6]~I .oe_sync_reset = "none";
defparam \Mem[6]~I .operation_mode = "output";
defparam \Mem[6]~I .output_async_reset = "none";
defparam \Mem[6]~I .output_power_up = "low";
defparam \Mem[6]~I .output_register_mode = "none";
defparam \Mem[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[5]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[5]));
// synopsys translate_off
defparam \Mem[5]~I .input_async_reset = "none";
defparam \Mem[5]~I .input_power_up = "low";
defparam \Mem[5]~I .input_register_mode = "none";
defparam \Mem[5]~I .input_sync_reset = "none";
defparam \Mem[5]~I .oe_async_reset = "none";
defparam \Mem[5]~I .oe_power_up = "low";
defparam \Mem[5]~I .oe_register_mode = "none";
defparam \Mem[5]~I .oe_sync_reset = "none";
defparam \Mem[5]~I .operation_mode = "output";
defparam \Mem[5]~I .output_async_reset = "none";
defparam \Mem[5]~I .output_power_up = "low";
defparam \Mem[5]~I .output_register_mode = "none";
defparam \Mem[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[4]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[4]));
// synopsys translate_off
defparam \Mem[4]~I .input_async_reset = "none";
defparam \Mem[4]~I .input_power_up = "low";
defparam \Mem[4]~I .input_register_mode = "none";
defparam \Mem[4]~I .input_sync_reset = "none";
defparam \Mem[4]~I .oe_async_reset = "none";
defparam \Mem[4]~I .oe_power_up = "low";
defparam \Mem[4]~I .oe_register_mode = "none";
defparam \Mem[4]~I .oe_sync_reset = "none";
defparam \Mem[4]~I .operation_mode = "output";
defparam \Mem[4]~I .output_async_reset = "none";
defparam \Mem[4]~I .output_power_up = "low";
defparam \Mem[4]~I .output_register_mode = "none";
defparam \Mem[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[3]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[3]));
// synopsys translate_off
defparam \Mem[3]~I .input_async_reset = "none";
defparam \Mem[3]~I .input_power_up = "low";
defparam \Mem[3]~I .input_register_mode = "none";
defparam \Mem[3]~I .input_sync_reset = "none";
defparam \Mem[3]~I .oe_async_reset = "none";
defparam \Mem[3]~I .oe_power_up = "low";
defparam \Mem[3]~I .oe_register_mode = "none";
defparam \Mem[3]~I .oe_sync_reset = "none";
defparam \Mem[3]~I .operation_mode = "output";
defparam \Mem[3]~I .output_async_reset = "none";
defparam \Mem[3]~I .output_power_up = "low";
defparam \Mem[3]~I .output_register_mode = "none";
defparam \Mem[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[2]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[2]));
// synopsys translate_off
defparam \Mem[2]~I .input_async_reset = "none";
defparam \Mem[2]~I .input_power_up = "low";
defparam \Mem[2]~I .input_register_mode = "none";
defparam \Mem[2]~I .input_sync_reset = "none";
defparam \Mem[2]~I .oe_async_reset = "none";
defparam \Mem[2]~I .oe_power_up = "low";
defparam \Mem[2]~I .oe_register_mode = "none";
defparam \Mem[2]~I .oe_sync_reset = "none";
defparam \Mem[2]~I .operation_mode = "output";
defparam \Mem[2]~I .output_async_reset = "none";
defparam \Mem[2]~I .output_power_up = "low";
defparam \Mem[2]~I .output_register_mode = "none";
defparam \Mem[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[1]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[1]));
// synopsys translate_off
defparam \Mem[1]~I .input_async_reset = "none";
defparam \Mem[1]~I .input_power_up = "low";
defparam \Mem[1]~I .input_register_mode = "none";
defparam \Mem[1]~I .input_sync_reset = "none";
defparam \Mem[1]~I .oe_async_reset = "none";
defparam \Mem[1]~I .oe_power_up = "low";
defparam \Mem[1]~I .oe_register_mode = "none";
defparam \Mem[1]~I .oe_sync_reset = "none";
defparam \Mem[1]~I .operation_mode = "output";
defparam \Mem[1]~I .output_async_reset = "none";
defparam \Mem[1]~I .output_power_up = "low";
defparam \Mem[1]~I .output_register_mode = "none";
defparam \Mem[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem[0]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem[0]));
// synopsys translate_off
defparam \Mem[0]~I .input_async_reset = "none";
defparam \Mem[0]~I .input_power_up = "low";
defparam \Mem[0]~I .input_register_mode = "none";
defparam \Mem[0]~I .input_sync_reset = "none";
defparam \Mem[0]~I .oe_async_reset = "none";
defparam \Mem[0]~I .oe_power_up = "low";
defparam \Mem[0]~I .oe_register_mode = "none";
defparam \Mem[0]~I .oe_sync_reset = "none";
defparam \Mem[0]~I .operation_mode = "output";
defparam \Mem[0]~I .output_async_reset = "none";
defparam \Mem[0]~I .output_power_up = "low";
defparam \Mem[0]~I .output_register_mode = "none";
defparam \Mem[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemWr~I (
	.datain(\inst7|Equal7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemWr));
// synopsys translate_off
defparam \MemWr~I .input_async_reset = "none";
defparam \MemWr~I .input_power_up = "low";
defparam \MemWr~I .input_register_mode = "none";
defparam \MemWr~I .input_sync_reset = "none";
defparam \MemWr~I .oe_async_reset = "none";
defparam \MemWr~I .oe_power_up = "low";
defparam \MemWr~I .oe_register_mode = "none";
defparam \MemWr~I .oe_sync_reset = "none";
defparam \MemWr~I .operation_mode = "output";
defparam \MemWr~I .output_async_reset = "none";
defparam \MemWr~I .output_power_up = "low";
defparam \MemWr~I .output_register_mode = "none";
defparam \MemWr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemRead~I (
	.datain(\inst7|Equal4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemRead));
// synopsys translate_off
defparam \MemRead~I .input_async_reset = "none";
defparam \MemRead~I .input_power_up = "low";
defparam \MemRead~I .input_register_mode = "none";
defparam \MemRead~I .input_sync_reset = "none";
defparam \MemRead~I .oe_async_reset = "none";
defparam \MemRead~I .oe_power_up = "low";
defparam \MemRead~I .oe_register_mode = "none";
defparam \MemRead~I .oe_sync_reset = "none";
defparam \MemRead~I .operation_mode = "output";
defparam \MemRead~I .output_async_reset = "none";
defparam \MemRead~I .output_power_up = "low";
defparam \MemRead~I .output_register_mode = "none";
defparam \MemRead~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[31]~I (
	.datain(\inst18|Mux32~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[31]));
// synopsys translate_off
defparam \RtData[31]~I .input_async_reset = "none";
defparam \RtData[31]~I .input_power_up = "low";
defparam \RtData[31]~I .input_register_mode = "none";
defparam \RtData[31]~I .input_sync_reset = "none";
defparam \RtData[31]~I .oe_async_reset = "none";
defparam \RtData[31]~I .oe_power_up = "low";
defparam \RtData[31]~I .oe_register_mode = "none";
defparam \RtData[31]~I .oe_sync_reset = "none";
defparam \RtData[31]~I .operation_mode = "output";
defparam \RtData[31]~I .output_async_reset = "none";
defparam \RtData[31]~I .output_power_up = "low";
defparam \RtData[31]~I .output_register_mode = "none";
defparam \RtData[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[30]~I (
	.datain(\inst18|Mux33~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[30]));
// synopsys translate_off
defparam \RtData[30]~I .input_async_reset = "none";
defparam \RtData[30]~I .input_power_up = "low";
defparam \RtData[30]~I .input_register_mode = "none";
defparam \RtData[30]~I .input_sync_reset = "none";
defparam \RtData[30]~I .oe_async_reset = "none";
defparam \RtData[30]~I .oe_power_up = "low";
defparam \RtData[30]~I .oe_register_mode = "none";
defparam \RtData[30]~I .oe_sync_reset = "none";
defparam \RtData[30]~I .operation_mode = "output";
defparam \RtData[30]~I .output_async_reset = "none";
defparam \RtData[30]~I .output_power_up = "low";
defparam \RtData[30]~I .output_register_mode = "none";
defparam \RtData[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[29]~I (
	.datain(\inst18|Mux34~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[29]));
// synopsys translate_off
defparam \RtData[29]~I .input_async_reset = "none";
defparam \RtData[29]~I .input_power_up = "low";
defparam \RtData[29]~I .input_register_mode = "none";
defparam \RtData[29]~I .input_sync_reset = "none";
defparam \RtData[29]~I .oe_async_reset = "none";
defparam \RtData[29]~I .oe_power_up = "low";
defparam \RtData[29]~I .oe_register_mode = "none";
defparam \RtData[29]~I .oe_sync_reset = "none";
defparam \RtData[29]~I .operation_mode = "output";
defparam \RtData[29]~I .output_async_reset = "none";
defparam \RtData[29]~I .output_power_up = "low";
defparam \RtData[29]~I .output_register_mode = "none";
defparam \RtData[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[28]~I (
	.datain(\inst18|Mux35~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[28]));
// synopsys translate_off
defparam \RtData[28]~I .input_async_reset = "none";
defparam \RtData[28]~I .input_power_up = "low";
defparam \RtData[28]~I .input_register_mode = "none";
defparam \RtData[28]~I .input_sync_reset = "none";
defparam \RtData[28]~I .oe_async_reset = "none";
defparam \RtData[28]~I .oe_power_up = "low";
defparam \RtData[28]~I .oe_register_mode = "none";
defparam \RtData[28]~I .oe_sync_reset = "none";
defparam \RtData[28]~I .operation_mode = "output";
defparam \RtData[28]~I .output_async_reset = "none";
defparam \RtData[28]~I .output_power_up = "low";
defparam \RtData[28]~I .output_register_mode = "none";
defparam \RtData[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[27]~I (
	.datain(\inst18|Mux36~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[27]));
// synopsys translate_off
defparam \RtData[27]~I .input_async_reset = "none";
defparam \RtData[27]~I .input_power_up = "low";
defparam \RtData[27]~I .input_register_mode = "none";
defparam \RtData[27]~I .input_sync_reset = "none";
defparam \RtData[27]~I .oe_async_reset = "none";
defparam \RtData[27]~I .oe_power_up = "low";
defparam \RtData[27]~I .oe_register_mode = "none";
defparam \RtData[27]~I .oe_sync_reset = "none";
defparam \RtData[27]~I .operation_mode = "output";
defparam \RtData[27]~I .output_async_reset = "none";
defparam \RtData[27]~I .output_power_up = "low";
defparam \RtData[27]~I .output_register_mode = "none";
defparam \RtData[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[26]~I (
	.datain(\inst18|Mux37~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[26]));
// synopsys translate_off
defparam \RtData[26]~I .input_async_reset = "none";
defparam \RtData[26]~I .input_power_up = "low";
defparam \RtData[26]~I .input_register_mode = "none";
defparam \RtData[26]~I .input_sync_reset = "none";
defparam \RtData[26]~I .oe_async_reset = "none";
defparam \RtData[26]~I .oe_power_up = "low";
defparam \RtData[26]~I .oe_register_mode = "none";
defparam \RtData[26]~I .oe_sync_reset = "none";
defparam \RtData[26]~I .operation_mode = "output";
defparam \RtData[26]~I .output_async_reset = "none";
defparam \RtData[26]~I .output_power_up = "low";
defparam \RtData[26]~I .output_register_mode = "none";
defparam \RtData[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[25]~I (
	.datain(\inst18|Mux38~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[25]));
// synopsys translate_off
defparam \RtData[25]~I .input_async_reset = "none";
defparam \RtData[25]~I .input_power_up = "low";
defparam \RtData[25]~I .input_register_mode = "none";
defparam \RtData[25]~I .input_sync_reset = "none";
defparam \RtData[25]~I .oe_async_reset = "none";
defparam \RtData[25]~I .oe_power_up = "low";
defparam \RtData[25]~I .oe_register_mode = "none";
defparam \RtData[25]~I .oe_sync_reset = "none";
defparam \RtData[25]~I .operation_mode = "output";
defparam \RtData[25]~I .output_async_reset = "none";
defparam \RtData[25]~I .output_power_up = "low";
defparam \RtData[25]~I .output_register_mode = "none";
defparam \RtData[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[24]~I (
	.datain(\inst18|Mux39~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[24]));
// synopsys translate_off
defparam \RtData[24]~I .input_async_reset = "none";
defparam \RtData[24]~I .input_power_up = "low";
defparam \RtData[24]~I .input_register_mode = "none";
defparam \RtData[24]~I .input_sync_reset = "none";
defparam \RtData[24]~I .oe_async_reset = "none";
defparam \RtData[24]~I .oe_power_up = "low";
defparam \RtData[24]~I .oe_register_mode = "none";
defparam \RtData[24]~I .oe_sync_reset = "none";
defparam \RtData[24]~I .operation_mode = "output";
defparam \RtData[24]~I .output_async_reset = "none";
defparam \RtData[24]~I .output_power_up = "low";
defparam \RtData[24]~I .output_register_mode = "none";
defparam \RtData[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[23]~I (
	.datain(\inst18|Mux40~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[23]));
// synopsys translate_off
defparam \RtData[23]~I .input_async_reset = "none";
defparam \RtData[23]~I .input_power_up = "low";
defparam \RtData[23]~I .input_register_mode = "none";
defparam \RtData[23]~I .input_sync_reset = "none";
defparam \RtData[23]~I .oe_async_reset = "none";
defparam \RtData[23]~I .oe_power_up = "low";
defparam \RtData[23]~I .oe_register_mode = "none";
defparam \RtData[23]~I .oe_sync_reset = "none";
defparam \RtData[23]~I .operation_mode = "output";
defparam \RtData[23]~I .output_async_reset = "none";
defparam \RtData[23]~I .output_power_up = "low";
defparam \RtData[23]~I .output_register_mode = "none";
defparam \RtData[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[22]~I (
	.datain(\inst18|Mux41~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[22]));
// synopsys translate_off
defparam \RtData[22]~I .input_async_reset = "none";
defparam \RtData[22]~I .input_power_up = "low";
defparam \RtData[22]~I .input_register_mode = "none";
defparam \RtData[22]~I .input_sync_reset = "none";
defparam \RtData[22]~I .oe_async_reset = "none";
defparam \RtData[22]~I .oe_power_up = "low";
defparam \RtData[22]~I .oe_register_mode = "none";
defparam \RtData[22]~I .oe_sync_reset = "none";
defparam \RtData[22]~I .operation_mode = "output";
defparam \RtData[22]~I .output_async_reset = "none";
defparam \RtData[22]~I .output_power_up = "low";
defparam \RtData[22]~I .output_register_mode = "none";
defparam \RtData[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[21]~I (
	.datain(\inst18|Mux42~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[21]));
// synopsys translate_off
defparam \RtData[21]~I .input_async_reset = "none";
defparam \RtData[21]~I .input_power_up = "low";
defparam \RtData[21]~I .input_register_mode = "none";
defparam \RtData[21]~I .input_sync_reset = "none";
defparam \RtData[21]~I .oe_async_reset = "none";
defparam \RtData[21]~I .oe_power_up = "low";
defparam \RtData[21]~I .oe_register_mode = "none";
defparam \RtData[21]~I .oe_sync_reset = "none";
defparam \RtData[21]~I .operation_mode = "output";
defparam \RtData[21]~I .output_async_reset = "none";
defparam \RtData[21]~I .output_power_up = "low";
defparam \RtData[21]~I .output_register_mode = "none";
defparam \RtData[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[20]~I (
	.datain(\inst18|Mux43~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[20]));
// synopsys translate_off
defparam \RtData[20]~I .input_async_reset = "none";
defparam \RtData[20]~I .input_power_up = "low";
defparam \RtData[20]~I .input_register_mode = "none";
defparam \RtData[20]~I .input_sync_reset = "none";
defparam \RtData[20]~I .oe_async_reset = "none";
defparam \RtData[20]~I .oe_power_up = "low";
defparam \RtData[20]~I .oe_register_mode = "none";
defparam \RtData[20]~I .oe_sync_reset = "none";
defparam \RtData[20]~I .operation_mode = "output";
defparam \RtData[20]~I .output_async_reset = "none";
defparam \RtData[20]~I .output_power_up = "low";
defparam \RtData[20]~I .output_register_mode = "none";
defparam \RtData[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[19]~I (
	.datain(\inst18|Mux44~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[19]));
// synopsys translate_off
defparam \RtData[19]~I .input_async_reset = "none";
defparam \RtData[19]~I .input_power_up = "low";
defparam \RtData[19]~I .input_register_mode = "none";
defparam \RtData[19]~I .input_sync_reset = "none";
defparam \RtData[19]~I .oe_async_reset = "none";
defparam \RtData[19]~I .oe_power_up = "low";
defparam \RtData[19]~I .oe_register_mode = "none";
defparam \RtData[19]~I .oe_sync_reset = "none";
defparam \RtData[19]~I .operation_mode = "output";
defparam \RtData[19]~I .output_async_reset = "none";
defparam \RtData[19]~I .output_power_up = "low";
defparam \RtData[19]~I .output_register_mode = "none";
defparam \RtData[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[18]~I (
	.datain(\inst18|Mux45~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[18]));
// synopsys translate_off
defparam \RtData[18]~I .input_async_reset = "none";
defparam \RtData[18]~I .input_power_up = "low";
defparam \RtData[18]~I .input_register_mode = "none";
defparam \RtData[18]~I .input_sync_reset = "none";
defparam \RtData[18]~I .oe_async_reset = "none";
defparam \RtData[18]~I .oe_power_up = "low";
defparam \RtData[18]~I .oe_register_mode = "none";
defparam \RtData[18]~I .oe_sync_reset = "none";
defparam \RtData[18]~I .operation_mode = "output";
defparam \RtData[18]~I .output_async_reset = "none";
defparam \RtData[18]~I .output_power_up = "low";
defparam \RtData[18]~I .output_register_mode = "none";
defparam \RtData[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[17]~I (
	.datain(\inst18|Mux46~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[17]));
// synopsys translate_off
defparam \RtData[17]~I .input_async_reset = "none";
defparam \RtData[17]~I .input_power_up = "low";
defparam \RtData[17]~I .input_register_mode = "none";
defparam \RtData[17]~I .input_sync_reset = "none";
defparam \RtData[17]~I .oe_async_reset = "none";
defparam \RtData[17]~I .oe_power_up = "low";
defparam \RtData[17]~I .oe_register_mode = "none";
defparam \RtData[17]~I .oe_sync_reset = "none";
defparam \RtData[17]~I .operation_mode = "output";
defparam \RtData[17]~I .output_async_reset = "none";
defparam \RtData[17]~I .output_power_up = "low";
defparam \RtData[17]~I .output_register_mode = "none";
defparam \RtData[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[16]~I (
	.datain(\inst18|Mux47~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[16]));
// synopsys translate_off
defparam \RtData[16]~I .input_async_reset = "none";
defparam \RtData[16]~I .input_power_up = "low";
defparam \RtData[16]~I .input_register_mode = "none";
defparam \RtData[16]~I .input_sync_reset = "none";
defparam \RtData[16]~I .oe_async_reset = "none";
defparam \RtData[16]~I .oe_power_up = "low";
defparam \RtData[16]~I .oe_register_mode = "none";
defparam \RtData[16]~I .oe_sync_reset = "none";
defparam \RtData[16]~I .operation_mode = "output";
defparam \RtData[16]~I .output_async_reset = "none";
defparam \RtData[16]~I .output_power_up = "low";
defparam \RtData[16]~I .output_register_mode = "none";
defparam \RtData[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[15]~I (
	.datain(\inst18|Mux48~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[15]));
// synopsys translate_off
defparam \RtData[15]~I .input_async_reset = "none";
defparam \RtData[15]~I .input_power_up = "low";
defparam \RtData[15]~I .input_register_mode = "none";
defparam \RtData[15]~I .input_sync_reset = "none";
defparam \RtData[15]~I .oe_async_reset = "none";
defparam \RtData[15]~I .oe_power_up = "low";
defparam \RtData[15]~I .oe_register_mode = "none";
defparam \RtData[15]~I .oe_sync_reset = "none";
defparam \RtData[15]~I .operation_mode = "output";
defparam \RtData[15]~I .output_async_reset = "none";
defparam \RtData[15]~I .output_power_up = "low";
defparam \RtData[15]~I .output_register_mode = "none";
defparam \RtData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[14]~I (
	.datain(\inst18|Mux49~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[14]));
// synopsys translate_off
defparam \RtData[14]~I .input_async_reset = "none";
defparam \RtData[14]~I .input_power_up = "low";
defparam \RtData[14]~I .input_register_mode = "none";
defparam \RtData[14]~I .input_sync_reset = "none";
defparam \RtData[14]~I .oe_async_reset = "none";
defparam \RtData[14]~I .oe_power_up = "low";
defparam \RtData[14]~I .oe_register_mode = "none";
defparam \RtData[14]~I .oe_sync_reset = "none";
defparam \RtData[14]~I .operation_mode = "output";
defparam \RtData[14]~I .output_async_reset = "none";
defparam \RtData[14]~I .output_power_up = "low";
defparam \RtData[14]~I .output_register_mode = "none";
defparam \RtData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[13]~I (
	.datain(\inst18|Mux50~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[13]));
// synopsys translate_off
defparam \RtData[13]~I .input_async_reset = "none";
defparam \RtData[13]~I .input_power_up = "low";
defparam \RtData[13]~I .input_register_mode = "none";
defparam \RtData[13]~I .input_sync_reset = "none";
defparam \RtData[13]~I .oe_async_reset = "none";
defparam \RtData[13]~I .oe_power_up = "low";
defparam \RtData[13]~I .oe_register_mode = "none";
defparam \RtData[13]~I .oe_sync_reset = "none";
defparam \RtData[13]~I .operation_mode = "output";
defparam \RtData[13]~I .output_async_reset = "none";
defparam \RtData[13]~I .output_power_up = "low";
defparam \RtData[13]~I .output_register_mode = "none";
defparam \RtData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[12]~I (
	.datain(\inst18|Mux51~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[12]));
// synopsys translate_off
defparam \RtData[12]~I .input_async_reset = "none";
defparam \RtData[12]~I .input_power_up = "low";
defparam \RtData[12]~I .input_register_mode = "none";
defparam \RtData[12]~I .input_sync_reset = "none";
defparam \RtData[12]~I .oe_async_reset = "none";
defparam \RtData[12]~I .oe_power_up = "low";
defparam \RtData[12]~I .oe_register_mode = "none";
defparam \RtData[12]~I .oe_sync_reset = "none";
defparam \RtData[12]~I .operation_mode = "output";
defparam \RtData[12]~I .output_async_reset = "none";
defparam \RtData[12]~I .output_power_up = "low";
defparam \RtData[12]~I .output_register_mode = "none";
defparam \RtData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[11]~I (
	.datain(\inst18|Mux52~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[11]));
// synopsys translate_off
defparam \RtData[11]~I .input_async_reset = "none";
defparam \RtData[11]~I .input_power_up = "low";
defparam \RtData[11]~I .input_register_mode = "none";
defparam \RtData[11]~I .input_sync_reset = "none";
defparam \RtData[11]~I .oe_async_reset = "none";
defparam \RtData[11]~I .oe_power_up = "low";
defparam \RtData[11]~I .oe_register_mode = "none";
defparam \RtData[11]~I .oe_sync_reset = "none";
defparam \RtData[11]~I .operation_mode = "output";
defparam \RtData[11]~I .output_async_reset = "none";
defparam \RtData[11]~I .output_power_up = "low";
defparam \RtData[11]~I .output_register_mode = "none";
defparam \RtData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[10]~I (
	.datain(\inst18|Mux53~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[10]));
// synopsys translate_off
defparam \RtData[10]~I .input_async_reset = "none";
defparam \RtData[10]~I .input_power_up = "low";
defparam \RtData[10]~I .input_register_mode = "none";
defparam \RtData[10]~I .input_sync_reset = "none";
defparam \RtData[10]~I .oe_async_reset = "none";
defparam \RtData[10]~I .oe_power_up = "low";
defparam \RtData[10]~I .oe_register_mode = "none";
defparam \RtData[10]~I .oe_sync_reset = "none";
defparam \RtData[10]~I .operation_mode = "output";
defparam \RtData[10]~I .output_async_reset = "none";
defparam \RtData[10]~I .output_power_up = "low";
defparam \RtData[10]~I .output_register_mode = "none";
defparam \RtData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[9]~I (
	.datain(\inst18|Mux54~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[9]));
// synopsys translate_off
defparam \RtData[9]~I .input_async_reset = "none";
defparam \RtData[9]~I .input_power_up = "low";
defparam \RtData[9]~I .input_register_mode = "none";
defparam \RtData[9]~I .input_sync_reset = "none";
defparam \RtData[9]~I .oe_async_reset = "none";
defparam \RtData[9]~I .oe_power_up = "low";
defparam \RtData[9]~I .oe_register_mode = "none";
defparam \RtData[9]~I .oe_sync_reset = "none";
defparam \RtData[9]~I .operation_mode = "output";
defparam \RtData[9]~I .output_async_reset = "none";
defparam \RtData[9]~I .output_power_up = "low";
defparam \RtData[9]~I .output_register_mode = "none";
defparam \RtData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[8]~I (
	.datain(\inst18|Mux55~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[8]));
// synopsys translate_off
defparam \RtData[8]~I .input_async_reset = "none";
defparam \RtData[8]~I .input_power_up = "low";
defparam \RtData[8]~I .input_register_mode = "none";
defparam \RtData[8]~I .input_sync_reset = "none";
defparam \RtData[8]~I .oe_async_reset = "none";
defparam \RtData[8]~I .oe_power_up = "low";
defparam \RtData[8]~I .oe_register_mode = "none";
defparam \RtData[8]~I .oe_sync_reset = "none";
defparam \RtData[8]~I .operation_mode = "output";
defparam \RtData[8]~I .output_async_reset = "none";
defparam \RtData[8]~I .output_power_up = "low";
defparam \RtData[8]~I .output_register_mode = "none";
defparam \RtData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[7]~I (
	.datain(\inst18|Mux56~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[7]));
// synopsys translate_off
defparam \RtData[7]~I .input_async_reset = "none";
defparam \RtData[7]~I .input_power_up = "low";
defparam \RtData[7]~I .input_register_mode = "none";
defparam \RtData[7]~I .input_sync_reset = "none";
defparam \RtData[7]~I .oe_async_reset = "none";
defparam \RtData[7]~I .oe_power_up = "low";
defparam \RtData[7]~I .oe_register_mode = "none";
defparam \RtData[7]~I .oe_sync_reset = "none";
defparam \RtData[7]~I .operation_mode = "output";
defparam \RtData[7]~I .output_async_reset = "none";
defparam \RtData[7]~I .output_power_up = "low";
defparam \RtData[7]~I .output_register_mode = "none";
defparam \RtData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[6]~I (
	.datain(\inst18|Mux57~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[6]));
// synopsys translate_off
defparam \RtData[6]~I .input_async_reset = "none";
defparam \RtData[6]~I .input_power_up = "low";
defparam \RtData[6]~I .input_register_mode = "none";
defparam \RtData[6]~I .input_sync_reset = "none";
defparam \RtData[6]~I .oe_async_reset = "none";
defparam \RtData[6]~I .oe_power_up = "low";
defparam \RtData[6]~I .oe_register_mode = "none";
defparam \RtData[6]~I .oe_sync_reset = "none";
defparam \RtData[6]~I .operation_mode = "output";
defparam \RtData[6]~I .output_async_reset = "none";
defparam \RtData[6]~I .output_power_up = "low";
defparam \RtData[6]~I .output_register_mode = "none";
defparam \RtData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[5]~I (
	.datain(\inst18|Mux58~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[5]));
// synopsys translate_off
defparam \RtData[5]~I .input_async_reset = "none";
defparam \RtData[5]~I .input_power_up = "low";
defparam \RtData[5]~I .input_register_mode = "none";
defparam \RtData[5]~I .input_sync_reset = "none";
defparam \RtData[5]~I .oe_async_reset = "none";
defparam \RtData[5]~I .oe_power_up = "low";
defparam \RtData[5]~I .oe_register_mode = "none";
defparam \RtData[5]~I .oe_sync_reset = "none";
defparam \RtData[5]~I .operation_mode = "output";
defparam \RtData[5]~I .output_async_reset = "none";
defparam \RtData[5]~I .output_power_up = "low";
defparam \RtData[5]~I .output_register_mode = "none";
defparam \RtData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[4]~I (
	.datain(\inst18|Mux59~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[4]));
// synopsys translate_off
defparam \RtData[4]~I .input_async_reset = "none";
defparam \RtData[4]~I .input_power_up = "low";
defparam \RtData[4]~I .input_register_mode = "none";
defparam \RtData[4]~I .input_sync_reset = "none";
defparam \RtData[4]~I .oe_async_reset = "none";
defparam \RtData[4]~I .oe_power_up = "low";
defparam \RtData[4]~I .oe_register_mode = "none";
defparam \RtData[4]~I .oe_sync_reset = "none";
defparam \RtData[4]~I .operation_mode = "output";
defparam \RtData[4]~I .output_async_reset = "none";
defparam \RtData[4]~I .output_power_up = "low";
defparam \RtData[4]~I .output_register_mode = "none";
defparam \RtData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[3]~I (
	.datain(\inst18|Mux60~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[3]));
// synopsys translate_off
defparam \RtData[3]~I .input_async_reset = "none";
defparam \RtData[3]~I .input_power_up = "low";
defparam \RtData[3]~I .input_register_mode = "none";
defparam \RtData[3]~I .input_sync_reset = "none";
defparam \RtData[3]~I .oe_async_reset = "none";
defparam \RtData[3]~I .oe_power_up = "low";
defparam \RtData[3]~I .oe_register_mode = "none";
defparam \RtData[3]~I .oe_sync_reset = "none";
defparam \RtData[3]~I .operation_mode = "output";
defparam \RtData[3]~I .output_async_reset = "none";
defparam \RtData[3]~I .output_power_up = "low";
defparam \RtData[3]~I .output_register_mode = "none";
defparam \RtData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[2]~I (
	.datain(\inst18|Mux61~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[2]));
// synopsys translate_off
defparam \RtData[2]~I .input_async_reset = "none";
defparam \RtData[2]~I .input_power_up = "low";
defparam \RtData[2]~I .input_register_mode = "none";
defparam \RtData[2]~I .input_sync_reset = "none";
defparam \RtData[2]~I .oe_async_reset = "none";
defparam \RtData[2]~I .oe_power_up = "low";
defparam \RtData[2]~I .oe_register_mode = "none";
defparam \RtData[2]~I .oe_sync_reset = "none";
defparam \RtData[2]~I .operation_mode = "output";
defparam \RtData[2]~I .output_async_reset = "none";
defparam \RtData[2]~I .output_power_up = "low";
defparam \RtData[2]~I .output_register_mode = "none";
defparam \RtData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[1]~I (
	.datain(\inst18|Mux62~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[1]));
// synopsys translate_off
defparam \RtData[1]~I .input_async_reset = "none";
defparam \RtData[1]~I .input_power_up = "low";
defparam \RtData[1]~I .input_register_mode = "none";
defparam \RtData[1]~I .input_sync_reset = "none";
defparam \RtData[1]~I .oe_async_reset = "none";
defparam \RtData[1]~I .oe_power_up = "low";
defparam \RtData[1]~I .oe_register_mode = "none";
defparam \RtData[1]~I .oe_sync_reset = "none";
defparam \RtData[1]~I .operation_mode = "output";
defparam \RtData[1]~I .output_async_reset = "none";
defparam \RtData[1]~I .output_power_up = "low";
defparam \RtData[1]~I .output_register_mode = "none";
defparam \RtData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[0]~I (
	.datain(\inst18|Mux63~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[0]));
// synopsys translate_off
defparam \RtData[0]~I .input_async_reset = "none";
defparam \RtData[0]~I .input_power_up = "low";
defparam \RtData[0]~I .input_register_mode = "none";
defparam \RtData[0]~I .input_sync_reset = "none";
defparam \RtData[0]~I .oe_async_reset = "none";
defparam \RtData[0]~I .oe_power_up = "low";
defparam \RtData[0]~I .oe_register_mode = "none";
defparam \RtData[0]~I .oe_sync_reset = "none";
defparam \RtData[0]~I .operation_mode = "output";
defparam \RtData[0]~I .output_async_reset = "none";
defparam \RtData[0]~I .output_power_up = "low";
defparam \RtData[0]~I .output_register_mode = "none";
defparam \RtData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUctl[3]~I (
	.datain(\inst|Mux0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUctl[3]));
// synopsys translate_off
defparam \ALUctl[3]~I .input_async_reset = "none";
defparam \ALUctl[3]~I .input_power_up = "low";
defparam \ALUctl[3]~I .input_register_mode = "none";
defparam \ALUctl[3]~I .input_sync_reset = "none";
defparam \ALUctl[3]~I .oe_async_reset = "none";
defparam \ALUctl[3]~I .oe_power_up = "low";
defparam \ALUctl[3]~I .oe_register_mode = "none";
defparam \ALUctl[3]~I .oe_sync_reset = "none";
defparam \ALUctl[3]~I .operation_mode = "output";
defparam \ALUctl[3]~I .output_async_reset = "none";
defparam \ALUctl[3]~I .output_power_up = "low";
defparam \ALUctl[3]~I .output_register_mode = "none";
defparam \ALUctl[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUctl[2]~I (
	.datain(\inst|Mux1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUctl[2]));
// synopsys translate_off
defparam \ALUctl[2]~I .input_async_reset = "none";
defparam \ALUctl[2]~I .input_power_up = "low";
defparam \ALUctl[2]~I .input_register_mode = "none";
defparam \ALUctl[2]~I .input_sync_reset = "none";
defparam \ALUctl[2]~I .oe_async_reset = "none";
defparam \ALUctl[2]~I .oe_power_up = "low";
defparam \ALUctl[2]~I .oe_register_mode = "none";
defparam \ALUctl[2]~I .oe_sync_reset = "none";
defparam \ALUctl[2]~I .operation_mode = "output";
defparam \ALUctl[2]~I .output_async_reset = "none";
defparam \ALUctl[2]~I .output_power_up = "low";
defparam \ALUctl[2]~I .output_register_mode = "none";
defparam \ALUctl[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUctl[1]~I (
	.datain(!\inst12|Mux4~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUctl[1]));
// synopsys translate_off
defparam \ALUctl[1]~I .input_async_reset = "none";
defparam \ALUctl[1]~I .input_power_up = "low";
defparam \ALUctl[1]~I .input_register_mode = "none";
defparam \ALUctl[1]~I .input_sync_reset = "none";
defparam \ALUctl[1]~I .oe_async_reset = "none";
defparam \ALUctl[1]~I .oe_power_up = "low";
defparam \ALUctl[1]~I .oe_register_mode = "none";
defparam \ALUctl[1]~I .oe_sync_reset = "none";
defparam \ALUctl[1]~I .operation_mode = "output";
defparam \ALUctl[1]~I .output_async_reset = "none";
defparam \ALUctl[1]~I .output_power_up = "low";
defparam \ALUctl[1]~I .output_register_mode = "none";
defparam \ALUctl[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUctl[0]~I (
	.datain(\inst|Mux2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUctl[0]));
// synopsys translate_off
defparam \ALUctl[0]~I .input_async_reset = "none";
defparam \ALUctl[0]~I .input_power_up = "low";
defparam \ALUctl[0]~I .input_register_mode = "none";
defparam \ALUctl[0]~I .input_sync_reset = "none";
defparam \ALUctl[0]~I .oe_async_reset = "none";
defparam \ALUctl[0]~I .oe_power_up = "low";
defparam \ALUctl[0]~I .oe_register_mode = "none";
defparam \ALUctl[0]~I .oe_sync_reset = "none";
defparam \ALUctl[0]~I .operation_mode = "output";
defparam \ALUctl[0]~I .output_async_reset = "none";
defparam \ALUctl[0]~I .output_power_up = "low";
defparam \ALUctl[0]~I .output_register_mode = "none";
defparam \ALUctl[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUop[1]~I (
	.datain(\inst7|Equal5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUop[1]));
// synopsys translate_off
defparam \ALUop[1]~I .input_async_reset = "none";
defparam \ALUop[1]~I .input_power_up = "low";
defparam \ALUop[1]~I .input_register_mode = "none";
defparam \ALUop[1]~I .input_sync_reset = "none";
defparam \ALUop[1]~I .oe_async_reset = "none";
defparam \ALUop[1]~I .oe_power_up = "low";
defparam \ALUop[1]~I .oe_register_mode = "none";
defparam \ALUop[1]~I .oe_sync_reset = "none";
defparam \ALUop[1]~I .operation_mode = "output";
defparam \ALUop[1]~I .output_async_reset = "none";
defparam \ALUop[1]~I .output_power_up = "low";
defparam \ALUop[1]~I .output_register_mode = "none";
defparam \ALUop[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUop[0]~I (
	.datain(\inst7|Equal6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUop[0]));
// synopsys translate_off
defparam \ALUop[0]~I .input_async_reset = "none";
defparam \ALUop[0]~I .input_power_up = "low";
defparam \ALUop[0]~I .input_register_mode = "none";
defparam \ALUop[0]~I .input_sync_reset = "none";
defparam \ALUop[0]~I .oe_async_reset = "none";
defparam \ALUop[0]~I .oe_power_up = "low";
defparam \ALUop[0]~I .oe_register_mode = "none";
defparam \ALUop[0]~I .oe_sync_reset = "none";
defparam \ALUop[0]~I .operation_mode = "output";
defparam \ALUop[0]~I .output_async_reset = "none";
defparam \ALUop[0]~I .output_power_up = "low";
defparam \ALUop[0]~I .output_register_mode = "none";
defparam \ALUop[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[31]~I (
	.datain(\inst8|DataB[31]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[31]));
// synopsys translate_off
defparam \DataB[31]~I .input_async_reset = "none";
defparam \DataB[31]~I .input_power_up = "low";
defparam \DataB[31]~I .input_register_mode = "none";
defparam \DataB[31]~I .input_sync_reset = "none";
defparam \DataB[31]~I .oe_async_reset = "none";
defparam \DataB[31]~I .oe_power_up = "low";
defparam \DataB[31]~I .oe_register_mode = "none";
defparam \DataB[31]~I .oe_sync_reset = "none";
defparam \DataB[31]~I .operation_mode = "output";
defparam \DataB[31]~I .output_async_reset = "none";
defparam \DataB[31]~I .output_power_up = "low";
defparam \DataB[31]~I .output_register_mode = "none";
defparam \DataB[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[30]~I (
	.datain(\inst8|DataB[30]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[30]));
// synopsys translate_off
defparam \DataB[30]~I .input_async_reset = "none";
defparam \DataB[30]~I .input_power_up = "low";
defparam \DataB[30]~I .input_register_mode = "none";
defparam \DataB[30]~I .input_sync_reset = "none";
defparam \DataB[30]~I .oe_async_reset = "none";
defparam \DataB[30]~I .oe_power_up = "low";
defparam \DataB[30]~I .oe_register_mode = "none";
defparam \DataB[30]~I .oe_sync_reset = "none";
defparam \DataB[30]~I .operation_mode = "output";
defparam \DataB[30]~I .output_async_reset = "none";
defparam \DataB[30]~I .output_power_up = "low";
defparam \DataB[30]~I .output_register_mode = "none";
defparam \DataB[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[29]~I (
	.datain(\inst8|DataB[29]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[29]));
// synopsys translate_off
defparam \DataB[29]~I .input_async_reset = "none";
defparam \DataB[29]~I .input_power_up = "low";
defparam \DataB[29]~I .input_register_mode = "none";
defparam \DataB[29]~I .input_sync_reset = "none";
defparam \DataB[29]~I .oe_async_reset = "none";
defparam \DataB[29]~I .oe_power_up = "low";
defparam \DataB[29]~I .oe_register_mode = "none";
defparam \DataB[29]~I .oe_sync_reset = "none";
defparam \DataB[29]~I .operation_mode = "output";
defparam \DataB[29]~I .output_async_reset = "none";
defparam \DataB[29]~I .output_power_up = "low";
defparam \DataB[29]~I .output_register_mode = "none";
defparam \DataB[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[28]~I (
	.datain(\inst8|DataB[28]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[28]));
// synopsys translate_off
defparam \DataB[28]~I .input_async_reset = "none";
defparam \DataB[28]~I .input_power_up = "low";
defparam \DataB[28]~I .input_register_mode = "none";
defparam \DataB[28]~I .input_sync_reset = "none";
defparam \DataB[28]~I .oe_async_reset = "none";
defparam \DataB[28]~I .oe_power_up = "low";
defparam \DataB[28]~I .oe_register_mode = "none";
defparam \DataB[28]~I .oe_sync_reset = "none";
defparam \DataB[28]~I .operation_mode = "output";
defparam \DataB[28]~I .output_async_reset = "none";
defparam \DataB[28]~I .output_power_up = "low";
defparam \DataB[28]~I .output_register_mode = "none";
defparam \DataB[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[27]~I (
	.datain(\inst8|DataB[27]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[27]));
// synopsys translate_off
defparam \DataB[27]~I .input_async_reset = "none";
defparam \DataB[27]~I .input_power_up = "low";
defparam \DataB[27]~I .input_register_mode = "none";
defparam \DataB[27]~I .input_sync_reset = "none";
defparam \DataB[27]~I .oe_async_reset = "none";
defparam \DataB[27]~I .oe_power_up = "low";
defparam \DataB[27]~I .oe_register_mode = "none";
defparam \DataB[27]~I .oe_sync_reset = "none";
defparam \DataB[27]~I .operation_mode = "output";
defparam \DataB[27]~I .output_async_reset = "none";
defparam \DataB[27]~I .output_power_up = "low";
defparam \DataB[27]~I .output_register_mode = "none";
defparam \DataB[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[26]~I (
	.datain(\inst8|DataB[26]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[26]));
// synopsys translate_off
defparam \DataB[26]~I .input_async_reset = "none";
defparam \DataB[26]~I .input_power_up = "low";
defparam \DataB[26]~I .input_register_mode = "none";
defparam \DataB[26]~I .input_sync_reset = "none";
defparam \DataB[26]~I .oe_async_reset = "none";
defparam \DataB[26]~I .oe_power_up = "low";
defparam \DataB[26]~I .oe_register_mode = "none";
defparam \DataB[26]~I .oe_sync_reset = "none";
defparam \DataB[26]~I .operation_mode = "output";
defparam \DataB[26]~I .output_async_reset = "none";
defparam \DataB[26]~I .output_power_up = "low";
defparam \DataB[26]~I .output_register_mode = "none";
defparam \DataB[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[25]~I (
	.datain(\inst8|DataB[25]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[25]));
// synopsys translate_off
defparam \DataB[25]~I .input_async_reset = "none";
defparam \DataB[25]~I .input_power_up = "low";
defparam \DataB[25]~I .input_register_mode = "none";
defparam \DataB[25]~I .input_sync_reset = "none";
defparam \DataB[25]~I .oe_async_reset = "none";
defparam \DataB[25]~I .oe_power_up = "low";
defparam \DataB[25]~I .oe_register_mode = "none";
defparam \DataB[25]~I .oe_sync_reset = "none";
defparam \DataB[25]~I .operation_mode = "output";
defparam \DataB[25]~I .output_async_reset = "none";
defparam \DataB[25]~I .output_power_up = "low";
defparam \DataB[25]~I .output_register_mode = "none";
defparam \DataB[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[24]~I (
	.datain(\inst8|DataB[24]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[24]));
// synopsys translate_off
defparam \DataB[24]~I .input_async_reset = "none";
defparam \DataB[24]~I .input_power_up = "low";
defparam \DataB[24]~I .input_register_mode = "none";
defparam \DataB[24]~I .input_sync_reset = "none";
defparam \DataB[24]~I .oe_async_reset = "none";
defparam \DataB[24]~I .oe_power_up = "low";
defparam \DataB[24]~I .oe_register_mode = "none";
defparam \DataB[24]~I .oe_sync_reset = "none";
defparam \DataB[24]~I .operation_mode = "output";
defparam \DataB[24]~I .output_async_reset = "none";
defparam \DataB[24]~I .output_power_up = "low";
defparam \DataB[24]~I .output_register_mode = "none";
defparam \DataB[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[23]~I (
	.datain(\inst8|DataB[23]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[23]));
// synopsys translate_off
defparam \DataB[23]~I .input_async_reset = "none";
defparam \DataB[23]~I .input_power_up = "low";
defparam \DataB[23]~I .input_register_mode = "none";
defparam \DataB[23]~I .input_sync_reset = "none";
defparam \DataB[23]~I .oe_async_reset = "none";
defparam \DataB[23]~I .oe_power_up = "low";
defparam \DataB[23]~I .oe_register_mode = "none";
defparam \DataB[23]~I .oe_sync_reset = "none";
defparam \DataB[23]~I .operation_mode = "output";
defparam \DataB[23]~I .output_async_reset = "none";
defparam \DataB[23]~I .output_power_up = "low";
defparam \DataB[23]~I .output_register_mode = "none";
defparam \DataB[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[22]~I (
	.datain(\inst8|DataB[22]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[22]));
// synopsys translate_off
defparam \DataB[22]~I .input_async_reset = "none";
defparam \DataB[22]~I .input_power_up = "low";
defparam \DataB[22]~I .input_register_mode = "none";
defparam \DataB[22]~I .input_sync_reset = "none";
defparam \DataB[22]~I .oe_async_reset = "none";
defparam \DataB[22]~I .oe_power_up = "low";
defparam \DataB[22]~I .oe_register_mode = "none";
defparam \DataB[22]~I .oe_sync_reset = "none";
defparam \DataB[22]~I .operation_mode = "output";
defparam \DataB[22]~I .output_async_reset = "none";
defparam \DataB[22]~I .output_power_up = "low";
defparam \DataB[22]~I .output_register_mode = "none";
defparam \DataB[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[21]~I (
	.datain(\inst8|DataB[21]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[21]));
// synopsys translate_off
defparam \DataB[21]~I .input_async_reset = "none";
defparam \DataB[21]~I .input_power_up = "low";
defparam \DataB[21]~I .input_register_mode = "none";
defparam \DataB[21]~I .input_sync_reset = "none";
defparam \DataB[21]~I .oe_async_reset = "none";
defparam \DataB[21]~I .oe_power_up = "low";
defparam \DataB[21]~I .oe_register_mode = "none";
defparam \DataB[21]~I .oe_sync_reset = "none";
defparam \DataB[21]~I .operation_mode = "output";
defparam \DataB[21]~I .output_async_reset = "none";
defparam \DataB[21]~I .output_power_up = "low";
defparam \DataB[21]~I .output_register_mode = "none";
defparam \DataB[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[20]~I (
	.datain(\inst8|DataB[20]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[20]));
// synopsys translate_off
defparam \DataB[20]~I .input_async_reset = "none";
defparam \DataB[20]~I .input_power_up = "low";
defparam \DataB[20]~I .input_register_mode = "none";
defparam \DataB[20]~I .input_sync_reset = "none";
defparam \DataB[20]~I .oe_async_reset = "none";
defparam \DataB[20]~I .oe_power_up = "low";
defparam \DataB[20]~I .oe_register_mode = "none";
defparam \DataB[20]~I .oe_sync_reset = "none";
defparam \DataB[20]~I .operation_mode = "output";
defparam \DataB[20]~I .output_async_reset = "none";
defparam \DataB[20]~I .output_power_up = "low";
defparam \DataB[20]~I .output_register_mode = "none";
defparam \DataB[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[19]~I (
	.datain(\inst8|DataB[19]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[19]));
// synopsys translate_off
defparam \DataB[19]~I .input_async_reset = "none";
defparam \DataB[19]~I .input_power_up = "low";
defparam \DataB[19]~I .input_register_mode = "none";
defparam \DataB[19]~I .input_sync_reset = "none";
defparam \DataB[19]~I .oe_async_reset = "none";
defparam \DataB[19]~I .oe_power_up = "low";
defparam \DataB[19]~I .oe_register_mode = "none";
defparam \DataB[19]~I .oe_sync_reset = "none";
defparam \DataB[19]~I .operation_mode = "output";
defparam \DataB[19]~I .output_async_reset = "none";
defparam \DataB[19]~I .output_power_up = "low";
defparam \DataB[19]~I .output_register_mode = "none";
defparam \DataB[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[18]~I (
	.datain(\inst8|DataB[18]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[18]));
// synopsys translate_off
defparam \DataB[18]~I .input_async_reset = "none";
defparam \DataB[18]~I .input_power_up = "low";
defparam \DataB[18]~I .input_register_mode = "none";
defparam \DataB[18]~I .input_sync_reset = "none";
defparam \DataB[18]~I .oe_async_reset = "none";
defparam \DataB[18]~I .oe_power_up = "low";
defparam \DataB[18]~I .oe_register_mode = "none";
defparam \DataB[18]~I .oe_sync_reset = "none";
defparam \DataB[18]~I .operation_mode = "output";
defparam \DataB[18]~I .output_async_reset = "none";
defparam \DataB[18]~I .output_power_up = "low";
defparam \DataB[18]~I .output_register_mode = "none";
defparam \DataB[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[17]~I (
	.datain(\inst8|DataB[17]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[17]));
// synopsys translate_off
defparam \DataB[17]~I .input_async_reset = "none";
defparam \DataB[17]~I .input_power_up = "low";
defparam \DataB[17]~I .input_register_mode = "none";
defparam \DataB[17]~I .input_sync_reset = "none";
defparam \DataB[17]~I .oe_async_reset = "none";
defparam \DataB[17]~I .oe_power_up = "low";
defparam \DataB[17]~I .oe_register_mode = "none";
defparam \DataB[17]~I .oe_sync_reset = "none";
defparam \DataB[17]~I .operation_mode = "output";
defparam \DataB[17]~I .output_async_reset = "none";
defparam \DataB[17]~I .output_power_up = "low";
defparam \DataB[17]~I .output_register_mode = "none";
defparam \DataB[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[16]~I (
	.datain(\inst8|DataB[16]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[16]));
// synopsys translate_off
defparam \DataB[16]~I .input_async_reset = "none";
defparam \DataB[16]~I .input_power_up = "low";
defparam \DataB[16]~I .input_register_mode = "none";
defparam \DataB[16]~I .input_sync_reset = "none";
defparam \DataB[16]~I .oe_async_reset = "none";
defparam \DataB[16]~I .oe_power_up = "low";
defparam \DataB[16]~I .oe_register_mode = "none";
defparam \DataB[16]~I .oe_sync_reset = "none";
defparam \DataB[16]~I .operation_mode = "output";
defparam \DataB[16]~I .output_async_reset = "none";
defparam \DataB[16]~I .output_power_up = "low";
defparam \DataB[16]~I .output_register_mode = "none";
defparam \DataB[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[15]~I (
	.datain(\inst8|DataB[15]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[15]));
// synopsys translate_off
defparam \DataB[15]~I .input_async_reset = "none";
defparam \DataB[15]~I .input_power_up = "low";
defparam \DataB[15]~I .input_register_mode = "none";
defparam \DataB[15]~I .input_sync_reset = "none";
defparam \DataB[15]~I .oe_async_reset = "none";
defparam \DataB[15]~I .oe_power_up = "low";
defparam \DataB[15]~I .oe_register_mode = "none";
defparam \DataB[15]~I .oe_sync_reset = "none";
defparam \DataB[15]~I .operation_mode = "output";
defparam \DataB[15]~I .output_async_reset = "none";
defparam \DataB[15]~I .output_power_up = "low";
defparam \DataB[15]~I .output_register_mode = "none";
defparam \DataB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[14]~I (
	.datain(\inst8|DataB[14]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[14]));
// synopsys translate_off
defparam \DataB[14]~I .input_async_reset = "none";
defparam \DataB[14]~I .input_power_up = "low";
defparam \DataB[14]~I .input_register_mode = "none";
defparam \DataB[14]~I .input_sync_reset = "none";
defparam \DataB[14]~I .oe_async_reset = "none";
defparam \DataB[14]~I .oe_power_up = "low";
defparam \DataB[14]~I .oe_register_mode = "none";
defparam \DataB[14]~I .oe_sync_reset = "none";
defparam \DataB[14]~I .operation_mode = "output";
defparam \DataB[14]~I .output_async_reset = "none";
defparam \DataB[14]~I .output_power_up = "low";
defparam \DataB[14]~I .output_register_mode = "none";
defparam \DataB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[13]~I (
	.datain(\inst8|DataB[13]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[13]));
// synopsys translate_off
defparam \DataB[13]~I .input_async_reset = "none";
defparam \DataB[13]~I .input_power_up = "low";
defparam \DataB[13]~I .input_register_mode = "none";
defparam \DataB[13]~I .input_sync_reset = "none";
defparam \DataB[13]~I .oe_async_reset = "none";
defparam \DataB[13]~I .oe_power_up = "low";
defparam \DataB[13]~I .oe_register_mode = "none";
defparam \DataB[13]~I .oe_sync_reset = "none";
defparam \DataB[13]~I .operation_mode = "output";
defparam \DataB[13]~I .output_async_reset = "none";
defparam \DataB[13]~I .output_power_up = "low";
defparam \DataB[13]~I .output_register_mode = "none";
defparam \DataB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[12]~I (
	.datain(\inst8|DataB[12]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[12]));
// synopsys translate_off
defparam \DataB[12]~I .input_async_reset = "none";
defparam \DataB[12]~I .input_power_up = "low";
defparam \DataB[12]~I .input_register_mode = "none";
defparam \DataB[12]~I .input_sync_reset = "none";
defparam \DataB[12]~I .oe_async_reset = "none";
defparam \DataB[12]~I .oe_power_up = "low";
defparam \DataB[12]~I .oe_register_mode = "none";
defparam \DataB[12]~I .oe_sync_reset = "none";
defparam \DataB[12]~I .operation_mode = "output";
defparam \DataB[12]~I .output_async_reset = "none";
defparam \DataB[12]~I .output_power_up = "low";
defparam \DataB[12]~I .output_register_mode = "none";
defparam \DataB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[11]~I (
	.datain(\inst8|DataB[11]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[11]));
// synopsys translate_off
defparam \DataB[11]~I .input_async_reset = "none";
defparam \DataB[11]~I .input_power_up = "low";
defparam \DataB[11]~I .input_register_mode = "none";
defparam \DataB[11]~I .input_sync_reset = "none";
defparam \DataB[11]~I .oe_async_reset = "none";
defparam \DataB[11]~I .oe_power_up = "low";
defparam \DataB[11]~I .oe_register_mode = "none";
defparam \DataB[11]~I .oe_sync_reset = "none";
defparam \DataB[11]~I .operation_mode = "output";
defparam \DataB[11]~I .output_async_reset = "none";
defparam \DataB[11]~I .output_power_up = "low";
defparam \DataB[11]~I .output_register_mode = "none";
defparam \DataB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[10]~I (
	.datain(\inst8|DataB[10]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[10]));
// synopsys translate_off
defparam \DataB[10]~I .input_async_reset = "none";
defparam \DataB[10]~I .input_power_up = "low";
defparam \DataB[10]~I .input_register_mode = "none";
defparam \DataB[10]~I .input_sync_reset = "none";
defparam \DataB[10]~I .oe_async_reset = "none";
defparam \DataB[10]~I .oe_power_up = "low";
defparam \DataB[10]~I .oe_register_mode = "none";
defparam \DataB[10]~I .oe_sync_reset = "none";
defparam \DataB[10]~I .operation_mode = "output";
defparam \DataB[10]~I .output_async_reset = "none";
defparam \DataB[10]~I .output_power_up = "low";
defparam \DataB[10]~I .output_register_mode = "none";
defparam \DataB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[9]~I (
	.datain(\inst8|DataB[9]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[9]));
// synopsys translate_off
defparam \DataB[9]~I .input_async_reset = "none";
defparam \DataB[9]~I .input_power_up = "low";
defparam \DataB[9]~I .input_register_mode = "none";
defparam \DataB[9]~I .input_sync_reset = "none";
defparam \DataB[9]~I .oe_async_reset = "none";
defparam \DataB[9]~I .oe_power_up = "low";
defparam \DataB[9]~I .oe_register_mode = "none";
defparam \DataB[9]~I .oe_sync_reset = "none";
defparam \DataB[9]~I .operation_mode = "output";
defparam \DataB[9]~I .output_async_reset = "none";
defparam \DataB[9]~I .output_power_up = "low";
defparam \DataB[9]~I .output_register_mode = "none";
defparam \DataB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[8]~I (
	.datain(\inst8|DataB[8]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[8]));
// synopsys translate_off
defparam \DataB[8]~I .input_async_reset = "none";
defparam \DataB[8]~I .input_power_up = "low";
defparam \DataB[8]~I .input_register_mode = "none";
defparam \DataB[8]~I .input_sync_reset = "none";
defparam \DataB[8]~I .oe_async_reset = "none";
defparam \DataB[8]~I .oe_power_up = "low";
defparam \DataB[8]~I .oe_register_mode = "none";
defparam \DataB[8]~I .oe_sync_reset = "none";
defparam \DataB[8]~I .operation_mode = "output";
defparam \DataB[8]~I .output_async_reset = "none";
defparam \DataB[8]~I .output_power_up = "low";
defparam \DataB[8]~I .output_register_mode = "none";
defparam \DataB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[7]~I (
	.datain(\inst8|DataB[7]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[7]));
// synopsys translate_off
defparam \DataB[7]~I .input_async_reset = "none";
defparam \DataB[7]~I .input_power_up = "low";
defparam \DataB[7]~I .input_register_mode = "none";
defparam \DataB[7]~I .input_sync_reset = "none";
defparam \DataB[7]~I .oe_async_reset = "none";
defparam \DataB[7]~I .oe_power_up = "low";
defparam \DataB[7]~I .oe_register_mode = "none";
defparam \DataB[7]~I .oe_sync_reset = "none";
defparam \DataB[7]~I .operation_mode = "output";
defparam \DataB[7]~I .output_async_reset = "none";
defparam \DataB[7]~I .output_power_up = "low";
defparam \DataB[7]~I .output_register_mode = "none";
defparam \DataB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[6]~I (
	.datain(\inst8|DataB[6]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[6]));
// synopsys translate_off
defparam \DataB[6]~I .input_async_reset = "none";
defparam \DataB[6]~I .input_power_up = "low";
defparam \DataB[6]~I .input_register_mode = "none";
defparam \DataB[6]~I .input_sync_reset = "none";
defparam \DataB[6]~I .oe_async_reset = "none";
defparam \DataB[6]~I .oe_power_up = "low";
defparam \DataB[6]~I .oe_register_mode = "none";
defparam \DataB[6]~I .oe_sync_reset = "none";
defparam \DataB[6]~I .operation_mode = "output";
defparam \DataB[6]~I .output_async_reset = "none";
defparam \DataB[6]~I .output_power_up = "low";
defparam \DataB[6]~I .output_register_mode = "none";
defparam \DataB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[5]~I (
	.datain(\inst8|DataB[5]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[5]));
// synopsys translate_off
defparam \DataB[5]~I .input_async_reset = "none";
defparam \DataB[5]~I .input_power_up = "low";
defparam \DataB[5]~I .input_register_mode = "none";
defparam \DataB[5]~I .input_sync_reset = "none";
defparam \DataB[5]~I .oe_async_reset = "none";
defparam \DataB[5]~I .oe_power_up = "low";
defparam \DataB[5]~I .oe_register_mode = "none";
defparam \DataB[5]~I .oe_sync_reset = "none";
defparam \DataB[5]~I .operation_mode = "output";
defparam \DataB[5]~I .output_async_reset = "none";
defparam \DataB[5]~I .output_power_up = "low";
defparam \DataB[5]~I .output_register_mode = "none";
defparam \DataB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[4]~I (
	.datain(\inst8|DataB[4]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[4]));
// synopsys translate_off
defparam \DataB[4]~I .input_async_reset = "none";
defparam \DataB[4]~I .input_power_up = "low";
defparam \DataB[4]~I .input_register_mode = "none";
defparam \DataB[4]~I .input_sync_reset = "none";
defparam \DataB[4]~I .oe_async_reset = "none";
defparam \DataB[4]~I .oe_power_up = "low";
defparam \DataB[4]~I .oe_register_mode = "none";
defparam \DataB[4]~I .oe_sync_reset = "none";
defparam \DataB[4]~I .operation_mode = "output";
defparam \DataB[4]~I .output_async_reset = "none";
defparam \DataB[4]~I .output_power_up = "low";
defparam \DataB[4]~I .output_register_mode = "none";
defparam \DataB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[3]~I (
	.datain(\inst8|DataB[3]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[3]));
// synopsys translate_off
defparam \DataB[3]~I .input_async_reset = "none";
defparam \DataB[3]~I .input_power_up = "low";
defparam \DataB[3]~I .input_register_mode = "none";
defparam \DataB[3]~I .input_sync_reset = "none";
defparam \DataB[3]~I .oe_async_reset = "none";
defparam \DataB[3]~I .oe_power_up = "low";
defparam \DataB[3]~I .oe_register_mode = "none";
defparam \DataB[3]~I .oe_sync_reset = "none";
defparam \DataB[3]~I .operation_mode = "output";
defparam \DataB[3]~I .output_async_reset = "none";
defparam \DataB[3]~I .output_power_up = "low";
defparam \DataB[3]~I .output_register_mode = "none";
defparam \DataB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[2]~I (
	.datain(\inst8|DataB[2]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[2]));
// synopsys translate_off
defparam \DataB[2]~I .input_async_reset = "none";
defparam \DataB[2]~I .input_power_up = "low";
defparam \DataB[2]~I .input_register_mode = "none";
defparam \DataB[2]~I .input_sync_reset = "none";
defparam \DataB[2]~I .oe_async_reset = "none";
defparam \DataB[2]~I .oe_power_up = "low";
defparam \DataB[2]~I .oe_register_mode = "none";
defparam \DataB[2]~I .oe_sync_reset = "none";
defparam \DataB[2]~I .operation_mode = "output";
defparam \DataB[2]~I .output_async_reset = "none";
defparam \DataB[2]~I .output_power_up = "low";
defparam \DataB[2]~I .output_register_mode = "none";
defparam \DataB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[1]~I (
	.datain(\inst8|DataB[1]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[1]));
// synopsys translate_off
defparam \DataB[1]~I .input_async_reset = "none";
defparam \DataB[1]~I .input_power_up = "low";
defparam \DataB[1]~I .input_register_mode = "none";
defparam \DataB[1]~I .input_sync_reset = "none";
defparam \DataB[1]~I .oe_async_reset = "none";
defparam \DataB[1]~I .oe_power_up = "low";
defparam \DataB[1]~I .oe_register_mode = "none";
defparam \DataB[1]~I .oe_sync_reset = "none";
defparam \DataB[1]~I .operation_mode = "output";
defparam \DataB[1]~I .output_async_reset = "none";
defparam \DataB[1]~I .output_power_up = "low";
defparam \DataB[1]~I .output_register_mode = "none";
defparam \DataB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataB[0]~I (
	.datain(\inst8|DataB[0]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataB[0]));
// synopsys translate_off
defparam \DataB[0]~I .input_async_reset = "none";
defparam \DataB[0]~I .input_power_up = "low";
defparam \DataB[0]~I .input_register_mode = "none";
defparam \DataB[0]~I .input_sync_reset = "none";
defparam \DataB[0]~I .oe_async_reset = "none";
defparam \DataB[0]~I .oe_power_up = "low";
defparam \DataB[0]~I .oe_register_mode = "none";
defparam \DataB[0]~I .oe_sync_reset = "none";
defparam \DataB[0]~I .operation_mode = "output";
defparam \DataB[0]~I .output_async_reset = "none";
defparam \DataB[0]~I .output_power_up = "low";
defparam \DataB[0]~I .output_register_mode = "none";
defparam \DataB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUSrc~I (
	.datain(\inst7|Equal4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUSrc));
// synopsys translate_off
defparam \ALUSrc~I .input_async_reset = "none";
defparam \ALUSrc~I .input_power_up = "low";
defparam \ALUSrc~I .input_register_mode = "none";
defparam \ALUSrc~I .input_sync_reset = "none";
defparam \ALUSrc~I .oe_async_reset = "none";
defparam \ALUSrc~I .oe_power_up = "low";
defparam \ALUSrc~I .oe_register_mode = "none";
defparam \ALUSrc~I .oe_sync_reset = "none";
defparam \ALUSrc~I .operation_mode = "output";
defparam \ALUSrc~I .output_async_reset = "none";
defparam \ALUSrc~I .output_power_up = "low";
defparam \ALUSrc~I .output_register_mode = "none";
defparam \ALUSrc~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[31]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[31]));
// synopsys translate_off
defparam \Imm32[31]~I .input_async_reset = "none";
defparam \Imm32[31]~I .input_power_up = "low";
defparam \Imm32[31]~I .input_register_mode = "none";
defparam \Imm32[31]~I .input_sync_reset = "none";
defparam \Imm32[31]~I .oe_async_reset = "none";
defparam \Imm32[31]~I .oe_power_up = "low";
defparam \Imm32[31]~I .oe_register_mode = "none";
defparam \Imm32[31]~I .oe_sync_reset = "none";
defparam \Imm32[31]~I .operation_mode = "output";
defparam \Imm32[31]~I .output_async_reset = "none";
defparam \Imm32[31]~I .output_power_up = "low";
defparam \Imm32[31]~I .output_register_mode = "none";
defparam \Imm32[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[30]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[30]));
// synopsys translate_off
defparam \Imm32[30]~I .input_async_reset = "none";
defparam \Imm32[30]~I .input_power_up = "low";
defparam \Imm32[30]~I .input_register_mode = "none";
defparam \Imm32[30]~I .input_sync_reset = "none";
defparam \Imm32[30]~I .oe_async_reset = "none";
defparam \Imm32[30]~I .oe_power_up = "low";
defparam \Imm32[30]~I .oe_register_mode = "none";
defparam \Imm32[30]~I .oe_sync_reset = "none";
defparam \Imm32[30]~I .operation_mode = "output";
defparam \Imm32[30]~I .output_async_reset = "none";
defparam \Imm32[30]~I .output_power_up = "low";
defparam \Imm32[30]~I .output_register_mode = "none";
defparam \Imm32[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[29]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[29]));
// synopsys translate_off
defparam \Imm32[29]~I .input_async_reset = "none";
defparam \Imm32[29]~I .input_power_up = "low";
defparam \Imm32[29]~I .input_register_mode = "none";
defparam \Imm32[29]~I .input_sync_reset = "none";
defparam \Imm32[29]~I .oe_async_reset = "none";
defparam \Imm32[29]~I .oe_power_up = "low";
defparam \Imm32[29]~I .oe_register_mode = "none";
defparam \Imm32[29]~I .oe_sync_reset = "none";
defparam \Imm32[29]~I .operation_mode = "output";
defparam \Imm32[29]~I .output_async_reset = "none";
defparam \Imm32[29]~I .output_power_up = "low";
defparam \Imm32[29]~I .output_register_mode = "none";
defparam \Imm32[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[28]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[28]));
// synopsys translate_off
defparam \Imm32[28]~I .input_async_reset = "none";
defparam \Imm32[28]~I .input_power_up = "low";
defparam \Imm32[28]~I .input_register_mode = "none";
defparam \Imm32[28]~I .input_sync_reset = "none";
defparam \Imm32[28]~I .oe_async_reset = "none";
defparam \Imm32[28]~I .oe_power_up = "low";
defparam \Imm32[28]~I .oe_register_mode = "none";
defparam \Imm32[28]~I .oe_sync_reset = "none";
defparam \Imm32[28]~I .operation_mode = "output";
defparam \Imm32[28]~I .output_async_reset = "none";
defparam \Imm32[28]~I .output_power_up = "low";
defparam \Imm32[28]~I .output_register_mode = "none";
defparam \Imm32[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[27]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[27]));
// synopsys translate_off
defparam \Imm32[27]~I .input_async_reset = "none";
defparam \Imm32[27]~I .input_power_up = "low";
defparam \Imm32[27]~I .input_register_mode = "none";
defparam \Imm32[27]~I .input_sync_reset = "none";
defparam \Imm32[27]~I .oe_async_reset = "none";
defparam \Imm32[27]~I .oe_power_up = "low";
defparam \Imm32[27]~I .oe_register_mode = "none";
defparam \Imm32[27]~I .oe_sync_reset = "none";
defparam \Imm32[27]~I .operation_mode = "output";
defparam \Imm32[27]~I .output_async_reset = "none";
defparam \Imm32[27]~I .output_power_up = "low";
defparam \Imm32[27]~I .output_register_mode = "none";
defparam \Imm32[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[26]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[26]));
// synopsys translate_off
defparam \Imm32[26]~I .input_async_reset = "none";
defparam \Imm32[26]~I .input_power_up = "low";
defparam \Imm32[26]~I .input_register_mode = "none";
defparam \Imm32[26]~I .input_sync_reset = "none";
defparam \Imm32[26]~I .oe_async_reset = "none";
defparam \Imm32[26]~I .oe_power_up = "low";
defparam \Imm32[26]~I .oe_register_mode = "none";
defparam \Imm32[26]~I .oe_sync_reset = "none";
defparam \Imm32[26]~I .operation_mode = "output";
defparam \Imm32[26]~I .output_async_reset = "none";
defparam \Imm32[26]~I .output_power_up = "low";
defparam \Imm32[26]~I .output_register_mode = "none";
defparam \Imm32[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[25]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[25]));
// synopsys translate_off
defparam \Imm32[25]~I .input_async_reset = "none";
defparam \Imm32[25]~I .input_power_up = "low";
defparam \Imm32[25]~I .input_register_mode = "none";
defparam \Imm32[25]~I .input_sync_reset = "none";
defparam \Imm32[25]~I .oe_async_reset = "none";
defparam \Imm32[25]~I .oe_power_up = "low";
defparam \Imm32[25]~I .oe_register_mode = "none";
defparam \Imm32[25]~I .oe_sync_reset = "none";
defparam \Imm32[25]~I .operation_mode = "output";
defparam \Imm32[25]~I .output_async_reset = "none";
defparam \Imm32[25]~I .output_power_up = "low";
defparam \Imm32[25]~I .output_register_mode = "none";
defparam \Imm32[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[24]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[24]));
// synopsys translate_off
defparam \Imm32[24]~I .input_async_reset = "none";
defparam \Imm32[24]~I .input_power_up = "low";
defparam \Imm32[24]~I .input_register_mode = "none";
defparam \Imm32[24]~I .input_sync_reset = "none";
defparam \Imm32[24]~I .oe_async_reset = "none";
defparam \Imm32[24]~I .oe_power_up = "low";
defparam \Imm32[24]~I .oe_register_mode = "none";
defparam \Imm32[24]~I .oe_sync_reset = "none";
defparam \Imm32[24]~I .operation_mode = "output";
defparam \Imm32[24]~I .output_async_reset = "none";
defparam \Imm32[24]~I .output_power_up = "low";
defparam \Imm32[24]~I .output_register_mode = "none";
defparam \Imm32[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[23]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[23]));
// synopsys translate_off
defparam \Imm32[23]~I .input_async_reset = "none";
defparam \Imm32[23]~I .input_power_up = "low";
defparam \Imm32[23]~I .input_register_mode = "none";
defparam \Imm32[23]~I .input_sync_reset = "none";
defparam \Imm32[23]~I .oe_async_reset = "none";
defparam \Imm32[23]~I .oe_power_up = "low";
defparam \Imm32[23]~I .oe_register_mode = "none";
defparam \Imm32[23]~I .oe_sync_reset = "none";
defparam \Imm32[23]~I .operation_mode = "output";
defparam \Imm32[23]~I .output_async_reset = "none";
defparam \Imm32[23]~I .output_power_up = "low";
defparam \Imm32[23]~I .output_register_mode = "none";
defparam \Imm32[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[22]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[22]));
// synopsys translate_off
defparam \Imm32[22]~I .input_async_reset = "none";
defparam \Imm32[22]~I .input_power_up = "low";
defparam \Imm32[22]~I .input_register_mode = "none";
defparam \Imm32[22]~I .input_sync_reset = "none";
defparam \Imm32[22]~I .oe_async_reset = "none";
defparam \Imm32[22]~I .oe_power_up = "low";
defparam \Imm32[22]~I .oe_register_mode = "none";
defparam \Imm32[22]~I .oe_sync_reset = "none";
defparam \Imm32[22]~I .operation_mode = "output";
defparam \Imm32[22]~I .output_async_reset = "none";
defparam \Imm32[22]~I .output_power_up = "low";
defparam \Imm32[22]~I .output_register_mode = "none";
defparam \Imm32[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[21]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[21]));
// synopsys translate_off
defparam \Imm32[21]~I .input_async_reset = "none";
defparam \Imm32[21]~I .input_power_up = "low";
defparam \Imm32[21]~I .input_register_mode = "none";
defparam \Imm32[21]~I .input_sync_reset = "none";
defparam \Imm32[21]~I .oe_async_reset = "none";
defparam \Imm32[21]~I .oe_power_up = "low";
defparam \Imm32[21]~I .oe_register_mode = "none";
defparam \Imm32[21]~I .oe_sync_reset = "none";
defparam \Imm32[21]~I .operation_mode = "output";
defparam \Imm32[21]~I .output_async_reset = "none";
defparam \Imm32[21]~I .output_power_up = "low";
defparam \Imm32[21]~I .output_register_mode = "none";
defparam \Imm32[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[20]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[20]));
// synopsys translate_off
defparam \Imm32[20]~I .input_async_reset = "none";
defparam \Imm32[20]~I .input_power_up = "low";
defparam \Imm32[20]~I .input_register_mode = "none";
defparam \Imm32[20]~I .input_sync_reset = "none";
defparam \Imm32[20]~I .oe_async_reset = "none";
defparam \Imm32[20]~I .oe_power_up = "low";
defparam \Imm32[20]~I .oe_register_mode = "none";
defparam \Imm32[20]~I .oe_sync_reset = "none";
defparam \Imm32[20]~I .operation_mode = "output";
defparam \Imm32[20]~I .output_async_reset = "none";
defparam \Imm32[20]~I .output_power_up = "low";
defparam \Imm32[20]~I .output_register_mode = "none";
defparam \Imm32[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[19]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[19]));
// synopsys translate_off
defparam \Imm32[19]~I .input_async_reset = "none";
defparam \Imm32[19]~I .input_power_up = "low";
defparam \Imm32[19]~I .input_register_mode = "none";
defparam \Imm32[19]~I .input_sync_reset = "none";
defparam \Imm32[19]~I .oe_async_reset = "none";
defparam \Imm32[19]~I .oe_power_up = "low";
defparam \Imm32[19]~I .oe_register_mode = "none";
defparam \Imm32[19]~I .oe_sync_reset = "none";
defparam \Imm32[19]~I .operation_mode = "output";
defparam \Imm32[19]~I .output_async_reset = "none";
defparam \Imm32[19]~I .output_power_up = "low";
defparam \Imm32[19]~I .output_register_mode = "none";
defparam \Imm32[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[18]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[18]));
// synopsys translate_off
defparam \Imm32[18]~I .input_async_reset = "none";
defparam \Imm32[18]~I .input_power_up = "low";
defparam \Imm32[18]~I .input_register_mode = "none";
defparam \Imm32[18]~I .input_sync_reset = "none";
defparam \Imm32[18]~I .oe_async_reset = "none";
defparam \Imm32[18]~I .oe_power_up = "low";
defparam \Imm32[18]~I .oe_register_mode = "none";
defparam \Imm32[18]~I .oe_sync_reset = "none";
defparam \Imm32[18]~I .operation_mode = "output";
defparam \Imm32[18]~I .output_async_reset = "none";
defparam \Imm32[18]~I .output_power_up = "low";
defparam \Imm32[18]~I .output_register_mode = "none";
defparam \Imm32[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[17]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[17]));
// synopsys translate_off
defparam \Imm32[17]~I .input_async_reset = "none";
defparam \Imm32[17]~I .input_power_up = "low";
defparam \Imm32[17]~I .input_register_mode = "none";
defparam \Imm32[17]~I .input_sync_reset = "none";
defparam \Imm32[17]~I .oe_async_reset = "none";
defparam \Imm32[17]~I .oe_power_up = "low";
defparam \Imm32[17]~I .oe_register_mode = "none";
defparam \Imm32[17]~I .oe_sync_reset = "none";
defparam \Imm32[17]~I .operation_mode = "output";
defparam \Imm32[17]~I .output_async_reset = "none";
defparam \Imm32[17]~I .output_power_up = "low";
defparam \Imm32[17]~I .output_register_mode = "none";
defparam \Imm32[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[16]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[16]));
// synopsys translate_off
defparam \Imm32[16]~I .input_async_reset = "none";
defparam \Imm32[16]~I .input_power_up = "low";
defparam \Imm32[16]~I .input_register_mode = "none";
defparam \Imm32[16]~I .input_sync_reset = "none";
defparam \Imm32[16]~I .oe_async_reset = "none";
defparam \Imm32[16]~I .oe_power_up = "low";
defparam \Imm32[16]~I .oe_register_mode = "none";
defparam \Imm32[16]~I .oe_sync_reset = "none";
defparam \Imm32[16]~I .operation_mode = "output";
defparam \Imm32[16]~I .output_async_reset = "none";
defparam \Imm32[16]~I .output_power_up = "low";
defparam \Imm32[16]~I .output_register_mode = "none";
defparam \Imm32[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[15]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[15]));
// synopsys translate_off
defparam \Imm32[15]~I .input_async_reset = "none";
defparam \Imm32[15]~I .input_power_up = "low";
defparam \Imm32[15]~I .input_register_mode = "none";
defparam \Imm32[15]~I .input_sync_reset = "none";
defparam \Imm32[15]~I .oe_async_reset = "none";
defparam \Imm32[15]~I .oe_power_up = "low";
defparam \Imm32[15]~I .oe_register_mode = "none";
defparam \Imm32[15]~I .oe_sync_reset = "none";
defparam \Imm32[15]~I .operation_mode = "output";
defparam \Imm32[15]~I .output_async_reset = "none";
defparam \Imm32[15]~I .output_power_up = "low";
defparam \Imm32[15]~I .output_register_mode = "none";
defparam \Imm32[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[14]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[14]));
// synopsys translate_off
defparam \Imm32[14]~I .input_async_reset = "none";
defparam \Imm32[14]~I .input_power_up = "low";
defparam \Imm32[14]~I .input_register_mode = "none";
defparam \Imm32[14]~I .input_sync_reset = "none";
defparam \Imm32[14]~I .oe_async_reset = "none";
defparam \Imm32[14]~I .oe_power_up = "low";
defparam \Imm32[14]~I .oe_register_mode = "none";
defparam \Imm32[14]~I .oe_sync_reset = "none";
defparam \Imm32[14]~I .operation_mode = "output";
defparam \Imm32[14]~I .output_async_reset = "none";
defparam \Imm32[14]~I .output_power_up = "low";
defparam \Imm32[14]~I .output_register_mode = "none";
defparam \Imm32[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[13]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[13]));
// synopsys translate_off
defparam \Imm32[13]~I .input_async_reset = "none";
defparam \Imm32[13]~I .input_power_up = "low";
defparam \Imm32[13]~I .input_register_mode = "none";
defparam \Imm32[13]~I .input_sync_reset = "none";
defparam \Imm32[13]~I .oe_async_reset = "none";
defparam \Imm32[13]~I .oe_power_up = "low";
defparam \Imm32[13]~I .oe_register_mode = "none";
defparam \Imm32[13]~I .oe_sync_reset = "none";
defparam \Imm32[13]~I .operation_mode = "output";
defparam \Imm32[13]~I .output_async_reset = "none";
defparam \Imm32[13]~I .output_power_up = "low";
defparam \Imm32[13]~I .output_register_mode = "none";
defparam \Imm32[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[12]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[12]));
// synopsys translate_off
defparam \Imm32[12]~I .input_async_reset = "none";
defparam \Imm32[12]~I .input_power_up = "low";
defparam \Imm32[12]~I .input_register_mode = "none";
defparam \Imm32[12]~I .input_sync_reset = "none";
defparam \Imm32[12]~I .oe_async_reset = "none";
defparam \Imm32[12]~I .oe_power_up = "low";
defparam \Imm32[12]~I .oe_register_mode = "none";
defparam \Imm32[12]~I .oe_sync_reset = "none";
defparam \Imm32[12]~I .operation_mode = "output";
defparam \Imm32[12]~I .output_async_reset = "none";
defparam \Imm32[12]~I .output_power_up = "low";
defparam \Imm32[12]~I .output_register_mode = "none";
defparam \Imm32[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[11]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[11]));
// synopsys translate_off
defparam \Imm32[11]~I .input_async_reset = "none";
defparam \Imm32[11]~I .input_power_up = "low";
defparam \Imm32[11]~I .input_register_mode = "none";
defparam \Imm32[11]~I .input_sync_reset = "none";
defparam \Imm32[11]~I .oe_async_reset = "none";
defparam \Imm32[11]~I .oe_power_up = "low";
defparam \Imm32[11]~I .oe_register_mode = "none";
defparam \Imm32[11]~I .oe_sync_reset = "none";
defparam \Imm32[11]~I .operation_mode = "output";
defparam \Imm32[11]~I .output_async_reset = "none";
defparam \Imm32[11]~I .output_power_up = "low";
defparam \Imm32[11]~I .output_register_mode = "none";
defparam \Imm32[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[10]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[10]));
// synopsys translate_off
defparam \Imm32[10]~I .input_async_reset = "none";
defparam \Imm32[10]~I .input_power_up = "low";
defparam \Imm32[10]~I .input_register_mode = "none";
defparam \Imm32[10]~I .input_sync_reset = "none";
defparam \Imm32[10]~I .oe_async_reset = "none";
defparam \Imm32[10]~I .oe_power_up = "low";
defparam \Imm32[10]~I .oe_register_mode = "none";
defparam \Imm32[10]~I .oe_sync_reset = "none";
defparam \Imm32[10]~I .operation_mode = "output";
defparam \Imm32[10]~I .output_async_reset = "none";
defparam \Imm32[10]~I .output_power_up = "low";
defparam \Imm32[10]~I .output_register_mode = "none";
defparam \Imm32[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[9]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[9]));
// synopsys translate_off
defparam \Imm32[9]~I .input_async_reset = "none";
defparam \Imm32[9]~I .input_power_up = "low";
defparam \Imm32[9]~I .input_register_mode = "none";
defparam \Imm32[9]~I .input_sync_reset = "none";
defparam \Imm32[9]~I .oe_async_reset = "none";
defparam \Imm32[9]~I .oe_power_up = "low";
defparam \Imm32[9]~I .oe_register_mode = "none";
defparam \Imm32[9]~I .oe_sync_reset = "none";
defparam \Imm32[9]~I .operation_mode = "output";
defparam \Imm32[9]~I .output_async_reset = "none";
defparam \Imm32[9]~I .output_power_up = "low";
defparam \Imm32[9]~I .output_register_mode = "none";
defparam \Imm32[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[8]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[8]));
// synopsys translate_off
defparam \Imm32[8]~I .input_async_reset = "none";
defparam \Imm32[8]~I .input_power_up = "low";
defparam \Imm32[8]~I .input_register_mode = "none";
defparam \Imm32[8]~I .input_sync_reset = "none";
defparam \Imm32[8]~I .oe_async_reset = "none";
defparam \Imm32[8]~I .oe_power_up = "low";
defparam \Imm32[8]~I .oe_register_mode = "none";
defparam \Imm32[8]~I .oe_sync_reset = "none";
defparam \Imm32[8]~I .operation_mode = "output";
defparam \Imm32[8]~I .output_async_reset = "none";
defparam \Imm32[8]~I .output_power_up = "low";
defparam \Imm32[8]~I .output_register_mode = "none";
defparam \Imm32[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[7]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[7]));
// synopsys translate_off
defparam \Imm32[7]~I .input_async_reset = "none";
defparam \Imm32[7]~I .input_power_up = "low";
defparam \Imm32[7]~I .input_register_mode = "none";
defparam \Imm32[7]~I .input_sync_reset = "none";
defparam \Imm32[7]~I .oe_async_reset = "none";
defparam \Imm32[7]~I .oe_power_up = "low";
defparam \Imm32[7]~I .oe_register_mode = "none";
defparam \Imm32[7]~I .oe_sync_reset = "none";
defparam \Imm32[7]~I .operation_mode = "output";
defparam \Imm32[7]~I .output_async_reset = "none";
defparam \Imm32[7]~I .output_power_up = "low";
defparam \Imm32[7]~I .output_register_mode = "none";
defparam \Imm32[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[6]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[6]));
// synopsys translate_off
defparam \Imm32[6]~I .input_async_reset = "none";
defparam \Imm32[6]~I .input_power_up = "low";
defparam \Imm32[6]~I .input_register_mode = "none";
defparam \Imm32[6]~I .input_sync_reset = "none";
defparam \Imm32[6]~I .oe_async_reset = "none";
defparam \Imm32[6]~I .oe_power_up = "low";
defparam \Imm32[6]~I .oe_register_mode = "none";
defparam \Imm32[6]~I .oe_sync_reset = "none";
defparam \Imm32[6]~I .operation_mode = "output";
defparam \Imm32[6]~I .output_async_reset = "none";
defparam \Imm32[6]~I .output_power_up = "low";
defparam \Imm32[6]~I .output_register_mode = "none";
defparam \Imm32[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[5]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[5]));
// synopsys translate_off
defparam \Imm32[5]~I .input_async_reset = "none";
defparam \Imm32[5]~I .input_power_up = "low";
defparam \Imm32[5]~I .input_register_mode = "none";
defparam \Imm32[5]~I .input_sync_reset = "none";
defparam \Imm32[5]~I .oe_async_reset = "none";
defparam \Imm32[5]~I .oe_power_up = "low";
defparam \Imm32[5]~I .oe_register_mode = "none";
defparam \Imm32[5]~I .oe_sync_reset = "none";
defparam \Imm32[5]~I .operation_mode = "output";
defparam \Imm32[5]~I .output_async_reset = "none";
defparam \Imm32[5]~I .output_power_up = "low";
defparam \Imm32[5]~I .output_register_mode = "none";
defparam \Imm32[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[4]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[4]));
// synopsys translate_off
defparam \Imm32[4]~I .input_async_reset = "none";
defparam \Imm32[4]~I .input_power_up = "low";
defparam \Imm32[4]~I .input_register_mode = "none";
defparam \Imm32[4]~I .input_sync_reset = "none";
defparam \Imm32[4]~I .oe_async_reset = "none";
defparam \Imm32[4]~I .oe_power_up = "low";
defparam \Imm32[4]~I .oe_register_mode = "none";
defparam \Imm32[4]~I .oe_sync_reset = "none";
defparam \Imm32[4]~I .operation_mode = "output";
defparam \Imm32[4]~I .output_async_reset = "none";
defparam \Imm32[4]~I .output_power_up = "low";
defparam \Imm32[4]~I .output_register_mode = "none";
defparam \Imm32[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[3]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[3]));
// synopsys translate_off
defparam \Imm32[3]~I .input_async_reset = "none";
defparam \Imm32[3]~I .input_power_up = "low";
defparam \Imm32[3]~I .input_register_mode = "none";
defparam \Imm32[3]~I .input_sync_reset = "none";
defparam \Imm32[3]~I .oe_async_reset = "none";
defparam \Imm32[3]~I .oe_power_up = "low";
defparam \Imm32[3]~I .oe_register_mode = "none";
defparam \Imm32[3]~I .oe_sync_reset = "none";
defparam \Imm32[3]~I .operation_mode = "output";
defparam \Imm32[3]~I .output_async_reset = "none";
defparam \Imm32[3]~I .output_power_up = "low";
defparam \Imm32[3]~I .output_register_mode = "none";
defparam \Imm32[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[2]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[2]));
// synopsys translate_off
defparam \Imm32[2]~I .input_async_reset = "none";
defparam \Imm32[2]~I .input_power_up = "low";
defparam \Imm32[2]~I .input_register_mode = "none";
defparam \Imm32[2]~I .input_sync_reset = "none";
defparam \Imm32[2]~I .oe_async_reset = "none";
defparam \Imm32[2]~I .oe_power_up = "low";
defparam \Imm32[2]~I .oe_register_mode = "none";
defparam \Imm32[2]~I .oe_sync_reset = "none";
defparam \Imm32[2]~I .operation_mode = "output";
defparam \Imm32[2]~I .output_async_reset = "none";
defparam \Imm32[2]~I .output_power_up = "low";
defparam \Imm32[2]~I .output_register_mode = "none";
defparam \Imm32[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[1]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[1]));
// synopsys translate_off
defparam \Imm32[1]~I .input_async_reset = "none";
defparam \Imm32[1]~I .input_power_up = "low";
defparam \Imm32[1]~I .input_register_mode = "none";
defparam \Imm32[1]~I .input_sync_reset = "none";
defparam \Imm32[1]~I .oe_async_reset = "none";
defparam \Imm32[1]~I .oe_power_up = "low";
defparam \Imm32[1]~I .oe_register_mode = "none";
defparam \Imm32[1]~I .oe_sync_reset = "none";
defparam \Imm32[1]~I .operation_mode = "output";
defparam \Imm32[1]~I .output_async_reset = "none";
defparam \Imm32[1]~I .output_power_up = "low";
defparam \Imm32[1]~I .output_register_mode = "none";
defparam \Imm32[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Imm32[0]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Imm32[0]));
// synopsys translate_off
defparam \Imm32[0]~I .input_async_reset = "none";
defparam \Imm32[0]~I .input_power_up = "low";
defparam \Imm32[0]~I .input_register_mode = "none";
defparam \Imm32[0]~I .input_sync_reset = "none";
defparam \Imm32[0]~I .oe_async_reset = "none";
defparam \Imm32[0]~I .oe_power_up = "low";
defparam \Imm32[0]~I .oe_register_mode = "none";
defparam \Imm32[0]~I .oe_sync_reset = "none";
defparam \Imm32[0]~I .operation_mode = "output";
defparam \Imm32[0]~I .output_async_reset = "none";
defparam \Imm32[0]~I .output_power_up = "low";
defparam \Imm32[0]~I .output_register_mode = "none";
defparam \Imm32[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch~I (
	.datain(\inst7|Equal6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch));
// synopsys translate_off
defparam \Branch~I .input_async_reset = "none";
defparam \Branch~I .input_power_up = "low";
defparam \Branch~I .input_register_mode = "none";
defparam \Branch~I .input_sync_reset = "none";
defparam \Branch~I .oe_async_reset = "none";
defparam \Branch~I .oe_power_up = "low";
defparam \Branch~I .oe_register_mode = "none";
defparam \Branch~I .oe_sync_reset = "none";
defparam \Branch~I .operation_mode = "output";
defparam \Branch~I .output_async_reset = "none";
defparam \Branch~I .output_power_up = "low";
defparam \Branch~I .output_register_mode = "none";
defparam \Branch~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[31]~I (
	.datain(\inst20|Bimm [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[31]));
// synopsys translate_off
defparam \Bimm[31]~I .input_async_reset = "none";
defparam \Bimm[31]~I .input_power_up = "low";
defparam \Bimm[31]~I .input_register_mode = "none";
defparam \Bimm[31]~I .input_sync_reset = "none";
defparam \Bimm[31]~I .oe_async_reset = "none";
defparam \Bimm[31]~I .oe_power_up = "low";
defparam \Bimm[31]~I .oe_register_mode = "none";
defparam \Bimm[31]~I .oe_sync_reset = "none";
defparam \Bimm[31]~I .operation_mode = "output";
defparam \Bimm[31]~I .output_async_reset = "none";
defparam \Bimm[31]~I .output_power_up = "low";
defparam \Bimm[31]~I .output_register_mode = "none";
defparam \Bimm[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[30]~I (
	.datain(\inst20|Bimm [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[30]));
// synopsys translate_off
defparam \Bimm[30]~I .input_async_reset = "none";
defparam \Bimm[30]~I .input_power_up = "low";
defparam \Bimm[30]~I .input_register_mode = "none";
defparam \Bimm[30]~I .input_sync_reset = "none";
defparam \Bimm[30]~I .oe_async_reset = "none";
defparam \Bimm[30]~I .oe_power_up = "low";
defparam \Bimm[30]~I .oe_register_mode = "none";
defparam \Bimm[30]~I .oe_sync_reset = "none";
defparam \Bimm[30]~I .operation_mode = "output";
defparam \Bimm[30]~I .output_async_reset = "none";
defparam \Bimm[30]~I .output_power_up = "low";
defparam \Bimm[30]~I .output_register_mode = "none";
defparam \Bimm[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[29]~I (
	.datain(\inst20|Bimm [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[29]));
// synopsys translate_off
defparam \Bimm[29]~I .input_async_reset = "none";
defparam \Bimm[29]~I .input_power_up = "low";
defparam \Bimm[29]~I .input_register_mode = "none";
defparam \Bimm[29]~I .input_sync_reset = "none";
defparam \Bimm[29]~I .oe_async_reset = "none";
defparam \Bimm[29]~I .oe_power_up = "low";
defparam \Bimm[29]~I .oe_register_mode = "none";
defparam \Bimm[29]~I .oe_sync_reset = "none";
defparam \Bimm[29]~I .operation_mode = "output";
defparam \Bimm[29]~I .output_async_reset = "none";
defparam \Bimm[29]~I .output_power_up = "low";
defparam \Bimm[29]~I .output_register_mode = "none";
defparam \Bimm[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[28]~I (
	.datain(\inst20|Bimm [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[28]));
// synopsys translate_off
defparam \Bimm[28]~I .input_async_reset = "none";
defparam \Bimm[28]~I .input_power_up = "low";
defparam \Bimm[28]~I .input_register_mode = "none";
defparam \Bimm[28]~I .input_sync_reset = "none";
defparam \Bimm[28]~I .oe_async_reset = "none";
defparam \Bimm[28]~I .oe_power_up = "low";
defparam \Bimm[28]~I .oe_register_mode = "none";
defparam \Bimm[28]~I .oe_sync_reset = "none";
defparam \Bimm[28]~I .operation_mode = "output";
defparam \Bimm[28]~I .output_async_reset = "none";
defparam \Bimm[28]~I .output_power_up = "low";
defparam \Bimm[28]~I .output_register_mode = "none";
defparam \Bimm[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[27]~I (
	.datain(\inst20|Bimm [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[27]));
// synopsys translate_off
defparam \Bimm[27]~I .input_async_reset = "none";
defparam \Bimm[27]~I .input_power_up = "low";
defparam \Bimm[27]~I .input_register_mode = "none";
defparam \Bimm[27]~I .input_sync_reset = "none";
defparam \Bimm[27]~I .oe_async_reset = "none";
defparam \Bimm[27]~I .oe_power_up = "low";
defparam \Bimm[27]~I .oe_register_mode = "none";
defparam \Bimm[27]~I .oe_sync_reset = "none";
defparam \Bimm[27]~I .operation_mode = "output";
defparam \Bimm[27]~I .output_async_reset = "none";
defparam \Bimm[27]~I .output_power_up = "low";
defparam \Bimm[27]~I .output_register_mode = "none";
defparam \Bimm[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[26]~I (
	.datain(\inst20|Bimm [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[26]));
// synopsys translate_off
defparam \Bimm[26]~I .input_async_reset = "none";
defparam \Bimm[26]~I .input_power_up = "low";
defparam \Bimm[26]~I .input_register_mode = "none";
defparam \Bimm[26]~I .input_sync_reset = "none";
defparam \Bimm[26]~I .oe_async_reset = "none";
defparam \Bimm[26]~I .oe_power_up = "low";
defparam \Bimm[26]~I .oe_register_mode = "none";
defparam \Bimm[26]~I .oe_sync_reset = "none";
defparam \Bimm[26]~I .operation_mode = "output";
defparam \Bimm[26]~I .output_async_reset = "none";
defparam \Bimm[26]~I .output_power_up = "low";
defparam \Bimm[26]~I .output_register_mode = "none";
defparam \Bimm[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[25]~I (
	.datain(\inst20|Bimm [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[25]));
// synopsys translate_off
defparam \Bimm[25]~I .input_async_reset = "none";
defparam \Bimm[25]~I .input_power_up = "low";
defparam \Bimm[25]~I .input_register_mode = "none";
defparam \Bimm[25]~I .input_sync_reset = "none";
defparam \Bimm[25]~I .oe_async_reset = "none";
defparam \Bimm[25]~I .oe_power_up = "low";
defparam \Bimm[25]~I .oe_register_mode = "none";
defparam \Bimm[25]~I .oe_sync_reset = "none";
defparam \Bimm[25]~I .operation_mode = "output";
defparam \Bimm[25]~I .output_async_reset = "none";
defparam \Bimm[25]~I .output_power_up = "low";
defparam \Bimm[25]~I .output_register_mode = "none";
defparam \Bimm[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[24]~I (
	.datain(\inst20|Bimm [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[24]));
// synopsys translate_off
defparam \Bimm[24]~I .input_async_reset = "none";
defparam \Bimm[24]~I .input_power_up = "low";
defparam \Bimm[24]~I .input_register_mode = "none";
defparam \Bimm[24]~I .input_sync_reset = "none";
defparam \Bimm[24]~I .oe_async_reset = "none";
defparam \Bimm[24]~I .oe_power_up = "low";
defparam \Bimm[24]~I .oe_register_mode = "none";
defparam \Bimm[24]~I .oe_sync_reset = "none";
defparam \Bimm[24]~I .operation_mode = "output";
defparam \Bimm[24]~I .output_async_reset = "none";
defparam \Bimm[24]~I .output_power_up = "low";
defparam \Bimm[24]~I .output_register_mode = "none";
defparam \Bimm[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[23]~I (
	.datain(\inst20|Bimm [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[23]));
// synopsys translate_off
defparam \Bimm[23]~I .input_async_reset = "none";
defparam \Bimm[23]~I .input_power_up = "low";
defparam \Bimm[23]~I .input_register_mode = "none";
defparam \Bimm[23]~I .input_sync_reset = "none";
defparam \Bimm[23]~I .oe_async_reset = "none";
defparam \Bimm[23]~I .oe_power_up = "low";
defparam \Bimm[23]~I .oe_register_mode = "none";
defparam \Bimm[23]~I .oe_sync_reset = "none";
defparam \Bimm[23]~I .operation_mode = "output";
defparam \Bimm[23]~I .output_async_reset = "none";
defparam \Bimm[23]~I .output_power_up = "low";
defparam \Bimm[23]~I .output_register_mode = "none";
defparam \Bimm[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[22]~I (
	.datain(\inst20|Bimm [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[22]));
// synopsys translate_off
defparam \Bimm[22]~I .input_async_reset = "none";
defparam \Bimm[22]~I .input_power_up = "low";
defparam \Bimm[22]~I .input_register_mode = "none";
defparam \Bimm[22]~I .input_sync_reset = "none";
defparam \Bimm[22]~I .oe_async_reset = "none";
defparam \Bimm[22]~I .oe_power_up = "low";
defparam \Bimm[22]~I .oe_register_mode = "none";
defparam \Bimm[22]~I .oe_sync_reset = "none";
defparam \Bimm[22]~I .operation_mode = "output";
defparam \Bimm[22]~I .output_async_reset = "none";
defparam \Bimm[22]~I .output_power_up = "low";
defparam \Bimm[22]~I .output_register_mode = "none";
defparam \Bimm[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[21]~I (
	.datain(\inst20|Bimm [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[21]));
// synopsys translate_off
defparam \Bimm[21]~I .input_async_reset = "none";
defparam \Bimm[21]~I .input_power_up = "low";
defparam \Bimm[21]~I .input_register_mode = "none";
defparam \Bimm[21]~I .input_sync_reset = "none";
defparam \Bimm[21]~I .oe_async_reset = "none";
defparam \Bimm[21]~I .oe_power_up = "low";
defparam \Bimm[21]~I .oe_register_mode = "none";
defparam \Bimm[21]~I .oe_sync_reset = "none";
defparam \Bimm[21]~I .operation_mode = "output";
defparam \Bimm[21]~I .output_async_reset = "none";
defparam \Bimm[21]~I .output_power_up = "low";
defparam \Bimm[21]~I .output_register_mode = "none";
defparam \Bimm[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[20]~I (
	.datain(\inst20|Bimm [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[20]));
// synopsys translate_off
defparam \Bimm[20]~I .input_async_reset = "none";
defparam \Bimm[20]~I .input_power_up = "low";
defparam \Bimm[20]~I .input_register_mode = "none";
defparam \Bimm[20]~I .input_sync_reset = "none";
defparam \Bimm[20]~I .oe_async_reset = "none";
defparam \Bimm[20]~I .oe_power_up = "low";
defparam \Bimm[20]~I .oe_register_mode = "none";
defparam \Bimm[20]~I .oe_sync_reset = "none";
defparam \Bimm[20]~I .operation_mode = "output";
defparam \Bimm[20]~I .output_async_reset = "none";
defparam \Bimm[20]~I .output_power_up = "low";
defparam \Bimm[20]~I .output_register_mode = "none";
defparam \Bimm[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[19]~I (
	.datain(\inst20|Bimm [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[19]));
// synopsys translate_off
defparam \Bimm[19]~I .input_async_reset = "none";
defparam \Bimm[19]~I .input_power_up = "low";
defparam \Bimm[19]~I .input_register_mode = "none";
defparam \Bimm[19]~I .input_sync_reset = "none";
defparam \Bimm[19]~I .oe_async_reset = "none";
defparam \Bimm[19]~I .oe_power_up = "low";
defparam \Bimm[19]~I .oe_register_mode = "none";
defparam \Bimm[19]~I .oe_sync_reset = "none";
defparam \Bimm[19]~I .operation_mode = "output";
defparam \Bimm[19]~I .output_async_reset = "none";
defparam \Bimm[19]~I .output_power_up = "low";
defparam \Bimm[19]~I .output_register_mode = "none";
defparam \Bimm[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[18]~I (
	.datain(\inst20|Bimm [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[18]));
// synopsys translate_off
defparam \Bimm[18]~I .input_async_reset = "none";
defparam \Bimm[18]~I .input_power_up = "low";
defparam \Bimm[18]~I .input_register_mode = "none";
defparam \Bimm[18]~I .input_sync_reset = "none";
defparam \Bimm[18]~I .oe_async_reset = "none";
defparam \Bimm[18]~I .oe_power_up = "low";
defparam \Bimm[18]~I .oe_register_mode = "none";
defparam \Bimm[18]~I .oe_sync_reset = "none";
defparam \Bimm[18]~I .operation_mode = "output";
defparam \Bimm[18]~I .output_async_reset = "none";
defparam \Bimm[18]~I .output_power_up = "low";
defparam \Bimm[18]~I .output_register_mode = "none";
defparam \Bimm[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[17]~I (
	.datain(\inst20|Bimm [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[17]));
// synopsys translate_off
defparam \Bimm[17]~I .input_async_reset = "none";
defparam \Bimm[17]~I .input_power_up = "low";
defparam \Bimm[17]~I .input_register_mode = "none";
defparam \Bimm[17]~I .input_sync_reset = "none";
defparam \Bimm[17]~I .oe_async_reset = "none";
defparam \Bimm[17]~I .oe_power_up = "low";
defparam \Bimm[17]~I .oe_register_mode = "none";
defparam \Bimm[17]~I .oe_sync_reset = "none";
defparam \Bimm[17]~I .operation_mode = "output";
defparam \Bimm[17]~I .output_async_reset = "none";
defparam \Bimm[17]~I .output_power_up = "low";
defparam \Bimm[17]~I .output_register_mode = "none";
defparam \Bimm[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[16]~I (
	.datain(\inst20|Bimm [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[16]));
// synopsys translate_off
defparam \Bimm[16]~I .input_async_reset = "none";
defparam \Bimm[16]~I .input_power_up = "low";
defparam \Bimm[16]~I .input_register_mode = "none";
defparam \Bimm[16]~I .input_sync_reset = "none";
defparam \Bimm[16]~I .oe_async_reset = "none";
defparam \Bimm[16]~I .oe_power_up = "low";
defparam \Bimm[16]~I .oe_register_mode = "none";
defparam \Bimm[16]~I .oe_sync_reset = "none";
defparam \Bimm[16]~I .operation_mode = "output";
defparam \Bimm[16]~I .output_async_reset = "none";
defparam \Bimm[16]~I .output_power_up = "low";
defparam \Bimm[16]~I .output_register_mode = "none";
defparam \Bimm[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[15]~I (
	.datain(\inst20|Bimm [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[15]));
// synopsys translate_off
defparam \Bimm[15]~I .input_async_reset = "none";
defparam \Bimm[15]~I .input_power_up = "low";
defparam \Bimm[15]~I .input_register_mode = "none";
defparam \Bimm[15]~I .input_sync_reset = "none";
defparam \Bimm[15]~I .oe_async_reset = "none";
defparam \Bimm[15]~I .oe_power_up = "low";
defparam \Bimm[15]~I .oe_register_mode = "none";
defparam \Bimm[15]~I .oe_sync_reset = "none";
defparam \Bimm[15]~I .operation_mode = "output";
defparam \Bimm[15]~I .output_async_reset = "none";
defparam \Bimm[15]~I .output_power_up = "low";
defparam \Bimm[15]~I .output_register_mode = "none";
defparam \Bimm[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[14]~I (
	.datain(\inst20|Bimm [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[14]));
// synopsys translate_off
defparam \Bimm[14]~I .input_async_reset = "none";
defparam \Bimm[14]~I .input_power_up = "low";
defparam \Bimm[14]~I .input_register_mode = "none";
defparam \Bimm[14]~I .input_sync_reset = "none";
defparam \Bimm[14]~I .oe_async_reset = "none";
defparam \Bimm[14]~I .oe_power_up = "low";
defparam \Bimm[14]~I .oe_register_mode = "none";
defparam \Bimm[14]~I .oe_sync_reset = "none";
defparam \Bimm[14]~I .operation_mode = "output";
defparam \Bimm[14]~I .output_async_reset = "none";
defparam \Bimm[14]~I .output_power_up = "low";
defparam \Bimm[14]~I .output_register_mode = "none";
defparam \Bimm[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[13]~I (
	.datain(\inst20|Bimm [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[13]));
// synopsys translate_off
defparam \Bimm[13]~I .input_async_reset = "none";
defparam \Bimm[13]~I .input_power_up = "low";
defparam \Bimm[13]~I .input_register_mode = "none";
defparam \Bimm[13]~I .input_sync_reset = "none";
defparam \Bimm[13]~I .oe_async_reset = "none";
defparam \Bimm[13]~I .oe_power_up = "low";
defparam \Bimm[13]~I .oe_register_mode = "none";
defparam \Bimm[13]~I .oe_sync_reset = "none";
defparam \Bimm[13]~I .operation_mode = "output";
defparam \Bimm[13]~I .output_async_reset = "none";
defparam \Bimm[13]~I .output_power_up = "low";
defparam \Bimm[13]~I .output_register_mode = "none";
defparam \Bimm[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[12]~I (
	.datain(\inst20|Bimm [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[12]));
// synopsys translate_off
defparam \Bimm[12]~I .input_async_reset = "none";
defparam \Bimm[12]~I .input_power_up = "low";
defparam \Bimm[12]~I .input_register_mode = "none";
defparam \Bimm[12]~I .input_sync_reset = "none";
defparam \Bimm[12]~I .oe_async_reset = "none";
defparam \Bimm[12]~I .oe_power_up = "low";
defparam \Bimm[12]~I .oe_register_mode = "none";
defparam \Bimm[12]~I .oe_sync_reset = "none";
defparam \Bimm[12]~I .operation_mode = "output";
defparam \Bimm[12]~I .output_async_reset = "none";
defparam \Bimm[12]~I .output_power_up = "low";
defparam \Bimm[12]~I .output_register_mode = "none";
defparam \Bimm[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[11]~I (
	.datain(\inst20|Bimm [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[11]));
// synopsys translate_off
defparam \Bimm[11]~I .input_async_reset = "none";
defparam \Bimm[11]~I .input_power_up = "low";
defparam \Bimm[11]~I .input_register_mode = "none";
defparam \Bimm[11]~I .input_sync_reset = "none";
defparam \Bimm[11]~I .oe_async_reset = "none";
defparam \Bimm[11]~I .oe_power_up = "low";
defparam \Bimm[11]~I .oe_register_mode = "none";
defparam \Bimm[11]~I .oe_sync_reset = "none";
defparam \Bimm[11]~I .operation_mode = "output";
defparam \Bimm[11]~I .output_async_reset = "none";
defparam \Bimm[11]~I .output_power_up = "low";
defparam \Bimm[11]~I .output_register_mode = "none";
defparam \Bimm[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[10]~I (
	.datain(\inst20|Bimm [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[10]));
// synopsys translate_off
defparam \Bimm[10]~I .input_async_reset = "none";
defparam \Bimm[10]~I .input_power_up = "low";
defparam \Bimm[10]~I .input_register_mode = "none";
defparam \Bimm[10]~I .input_sync_reset = "none";
defparam \Bimm[10]~I .oe_async_reset = "none";
defparam \Bimm[10]~I .oe_power_up = "low";
defparam \Bimm[10]~I .oe_register_mode = "none";
defparam \Bimm[10]~I .oe_sync_reset = "none";
defparam \Bimm[10]~I .operation_mode = "output";
defparam \Bimm[10]~I .output_async_reset = "none";
defparam \Bimm[10]~I .output_power_up = "low";
defparam \Bimm[10]~I .output_register_mode = "none";
defparam \Bimm[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[9]~I (
	.datain(\inst20|Bimm [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[9]));
// synopsys translate_off
defparam \Bimm[9]~I .input_async_reset = "none";
defparam \Bimm[9]~I .input_power_up = "low";
defparam \Bimm[9]~I .input_register_mode = "none";
defparam \Bimm[9]~I .input_sync_reset = "none";
defparam \Bimm[9]~I .oe_async_reset = "none";
defparam \Bimm[9]~I .oe_power_up = "low";
defparam \Bimm[9]~I .oe_register_mode = "none";
defparam \Bimm[9]~I .oe_sync_reset = "none";
defparam \Bimm[9]~I .operation_mode = "output";
defparam \Bimm[9]~I .output_async_reset = "none";
defparam \Bimm[9]~I .output_power_up = "low";
defparam \Bimm[9]~I .output_register_mode = "none";
defparam \Bimm[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[8]~I (
	.datain(\inst20|Bimm [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[8]));
// synopsys translate_off
defparam \Bimm[8]~I .input_async_reset = "none";
defparam \Bimm[8]~I .input_power_up = "low";
defparam \Bimm[8]~I .input_register_mode = "none";
defparam \Bimm[8]~I .input_sync_reset = "none";
defparam \Bimm[8]~I .oe_async_reset = "none";
defparam \Bimm[8]~I .oe_power_up = "low";
defparam \Bimm[8]~I .oe_register_mode = "none";
defparam \Bimm[8]~I .oe_sync_reset = "none";
defparam \Bimm[8]~I .operation_mode = "output";
defparam \Bimm[8]~I .output_async_reset = "none";
defparam \Bimm[8]~I .output_power_up = "low";
defparam \Bimm[8]~I .output_register_mode = "none";
defparam \Bimm[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[7]~I (
	.datain(\inst20|Bimm [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[7]));
// synopsys translate_off
defparam \Bimm[7]~I .input_async_reset = "none";
defparam \Bimm[7]~I .input_power_up = "low";
defparam \Bimm[7]~I .input_register_mode = "none";
defparam \Bimm[7]~I .input_sync_reset = "none";
defparam \Bimm[7]~I .oe_async_reset = "none";
defparam \Bimm[7]~I .oe_power_up = "low";
defparam \Bimm[7]~I .oe_register_mode = "none";
defparam \Bimm[7]~I .oe_sync_reset = "none";
defparam \Bimm[7]~I .operation_mode = "output";
defparam \Bimm[7]~I .output_async_reset = "none";
defparam \Bimm[7]~I .output_power_up = "low";
defparam \Bimm[7]~I .output_register_mode = "none";
defparam \Bimm[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[6]~I (
	.datain(\inst20|Bimm [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[6]));
// synopsys translate_off
defparam \Bimm[6]~I .input_async_reset = "none";
defparam \Bimm[6]~I .input_power_up = "low";
defparam \Bimm[6]~I .input_register_mode = "none";
defparam \Bimm[6]~I .input_sync_reset = "none";
defparam \Bimm[6]~I .oe_async_reset = "none";
defparam \Bimm[6]~I .oe_power_up = "low";
defparam \Bimm[6]~I .oe_register_mode = "none";
defparam \Bimm[6]~I .oe_sync_reset = "none";
defparam \Bimm[6]~I .operation_mode = "output";
defparam \Bimm[6]~I .output_async_reset = "none";
defparam \Bimm[6]~I .output_power_up = "low";
defparam \Bimm[6]~I .output_register_mode = "none";
defparam \Bimm[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[5]~I (
	.datain(\inst20|Bimm [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[5]));
// synopsys translate_off
defparam \Bimm[5]~I .input_async_reset = "none";
defparam \Bimm[5]~I .input_power_up = "low";
defparam \Bimm[5]~I .input_register_mode = "none";
defparam \Bimm[5]~I .input_sync_reset = "none";
defparam \Bimm[5]~I .oe_async_reset = "none";
defparam \Bimm[5]~I .oe_power_up = "low";
defparam \Bimm[5]~I .oe_register_mode = "none";
defparam \Bimm[5]~I .oe_sync_reset = "none";
defparam \Bimm[5]~I .operation_mode = "output";
defparam \Bimm[5]~I .output_async_reset = "none";
defparam \Bimm[5]~I .output_power_up = "low";
defparam \Bimm[5]~I .output_register_mode = "none";
defparam \Bimm[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[4]~I (
	.datain(\inst20|Bimm [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[4]));
// synopsys translate_off
defparam \Bimm[4]~I .input_async_reset = "none";
defparam \Bimm[4]~I .input_power_up = "low";
defparam \Bimm[4]~I .input_register_mode = "none";
defparam \Bimm[4]~I .input_sync_reset = "none";
defparam \Bimm[4]~I .oe_async_reset = "none";
defparam \Bimm[4]~I .oe_power_up = "low";
defparam \Bimm[4]~I .oe_register_mode = "none";
defparam \Bimm[4]~I .oe_sync_reset = "none";
defparam \Bimm[4]~I .operation_mode = "output";
defparam \Bimm[4]~I .output_async_reset = "none";
defparam \Bimm[4]~I .output_power_up = "low";
defparam \Bimm[4]~I .output_register_mode = "none";
defparam \Bimm[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[3]~I (
	.datain(\inst20|Bimm [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[3]));
// synopsys translate_off
defparam \Bimm[3]~I .input_async_reset = "none";
defparam \Bimm[3]~I .input_power_up = "low";
defparam \Bimm[3]~I .input_register_mode = "none";
defparam \Bimm[3]~I .input_sync_reset = "none";
defparam \Bimm[3]~I .oe_async_reset = "none";
defparam \Bimm[3]~I .oe_power_up = "low";
defparam \Bimm[3]~I .oe_register_mode = "none";
defparam \Bimm[3]~I .oe_sync_reset = "none";
defparam \Bimm[3]~I .operation_mode = "output";
defparam \Bimm[3]~I .output_async_reset = "none";
defparam \Bimm[3]~I .output_power_up = "low";
defparam \Bimm[3]~I .output_register_mode = "none";
defparam \Bimm[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[2]~I (
	.datain(\inst20|Bimm [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[2]));
// synopsys translate_off
defparam \Bimm[2]~I .input_async_reset = "none";
defparam \Bimm[2]~I .input_power_up = "low";
defparam \Bimm[2]~I .input_register_mode = "none";
defparam \Bimm[2]~I .input_sync_reset = "none";
defparam \Bimm[2]~I .oe_async_reset = "none";
defparam \Bimm[2]~I .oe_power_up = "low";
defparam \Bimm[2]~I .oe_register_mode = "none";
defparam \Bimm[2]~I .oe_sync_reset = "none";
defparam \Bimm[2]~I .operation_mode = "output";
defparam \Bimm[2]~I .output_async_reset = "none";
defparam \Bimm[2]~I .output_power_up = "low";
defparam \Bimm[2]~I .output_register_mode = "none";
defparam \Bimm[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[1]));
// synopsys translate_off
defparam \Bimm[1]~I .input_async_reset = "none";
defparam \Bimm[1]~I .input_power_up = "low";
defparam \Bimm[1]~I .input_register_mode = "none";
defparam \Bimm[1]~I .input_sync_reset = "none";
defparam \Bimm[1]~I .oe_async_reset = "none";
defparam \Bimm[1]~I .oe_power_up = "low";
defparam \Bimm[1]~I .oe_register_mode = "none";
defparam \Bimm[1]~I .oe_sync_reset = "none";
defparam \Bimm[1]~I .operation_mode = "output";
defparam \Bimm[1]~I .output_async_reset = "none";
defparam \Bimm[1]~I .output_power_up = "low";
defparam \Bimm[1]~I .output_register_mode = "none";
defparam \Bimm[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bimm[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bimm[0]));
// synopsys translate_off
defparam \Bimm[0]~I .input_async_reset = "none";
defparam \Bimm[0]~I .input_power_up = "low";
defparam \Bimm[0]~I .input_register_mode = "none";
defparam \Bimm[0]~I .input_sync_reset = "none";
defparam \Bimm[0]~I .oe_async_reset = "none";
defparam \Bimm[0]~I .oe_power_up = "low";
defparam \Bimm[0]~I .oe_register_mode = "none";
defparam \Bimm[0]~I .oe_sync_reset = "none";
defparam \Bimm[0]~I .operation_mode = "output";
defparam \Bimm[0]~I .output_async_reset = "none";
defparam \Bimm[0]~I .output_power_up = "low";
defparam \Bimm[0]~I .output_register_mode = "none";
defparam \Bimm[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[31]~I (
	.datain(\inst20|newPC [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[31]));
// synopsys translate_off
defparam \jumpPC[31]~I .input_async_reset = "none";
defparam \jumpPC[31]~I .input_power_up = "low";
defparam \jumpPC[31]~I .input_register_mode = "none";
defparam \jumpPC[31]~I .input_sync_reset = "none";
defparam \jumpPC[31]~I .oe_async_reset = "none";
defparam \jumpPC[31]~I .oe_power_up = "low";
defparam \jumpPC[31]~I .oe_register_mode = "none";
defparam \jumpPC[31]~I .oe_sync_reset = "none";
defparam \jumpPC[31]~I .operation_mode = "output";
defparam \jumpPC[31]~I .output_async_reset = "none";
defparam \jumpPC[31]~I .output_power_up = "low";
defparam \jumpPC[31]~I .output_register_mode = "none";
defparam \jumpPC[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[30]~I (
	.datain(\inst20|jumpPC [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[30]));
// synopsys translate_off
defparam \jumpPC[30]~I .input_async_reset = "none";
defparam \jumpPC[30]~I .input_power_up = "low";
defparam \jumpPC[30]~I .input_register_mode = "none";
defparam \jumpPC[30]~I .input_sync_reset = "none";
defparam \jumpPC[30]~I .oe_async_reset = "none";
defparam \jumpPC[30]~I .oe_power_up = "low";
defparam \jumpPC[30]~I .oe_register_mode = "none";
defparam \jumpPC[30]~I .oe_sync_reset = "none";
defparam \jumpPC[30]~I .operation_mode = "output";
defparam \jumpPC[30]~I .output_async_reset = "none";
defparam \jumpPC[30]~I .output_power_up = "low";
defparam \jumpPC[30]~I .output_register_mode = "none";
defparam \jumpPC[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[29]~I (
	.datain(\inst20|jumpPC [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[29]));
// synopsys translate_off
defparam \jumpPC[29]~I .input_async_reset = "none";
defparam \jumpPC[29]~I .input_power_up = "low";
defparam \jumpPC[29]~I .input_register_mode = "none";
defparam \jumpPC[29]~I .input_sync_reset = "none";
defparam \jumpPC[29]~I .oe_async_reset = "none";
defparam \jumpPC[29]~I .oe_power_up = "low";
defparam \jumpPC[29]~I .oe_register_mode = "none";
defparam \jumpPC[29]~I .oe_sync_reset = "none";
defparam \jumpPC[29]~I .operation_mode = "output";
defparam \jumpPC[29]~I .output_async_reset = "none";
defparam \jumpPC[29]~I .output_power_up = "low";
defparam \jumpPC[29]~I .output_register_mode = "none";
defparam \jumpPC[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[28]~I (
	.datain(\inst20|newPC [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[28]));
// synopsys translate_off
defparam \jumpPC[28]~I .input_async_reset = "none";
defparam \jumpPC[28]~I .input_power_up = "low";
defparam \jumpPC[28]~I .input_register_mode = "none";
defparam \jumpPC[28]~I .input_sync_reset = "none";
defparam \jumpPC[28]~I .oe_async_reset = "none";
defparam \jumpPC[28]~I .oe_power_up = "low";
defparam \jumpPC[28]~I .oe_register_mode = "none";
defparam \jumpPC[28]~I .oe_sync_reset = "none";
defparam \jumpPC[28]~I .operation_mode = "output";
defparam \jumpPC[28]~I .output_async_reset = "none";
defparam \jumpPC[28]~I .output_power_up = "low";
defparam \jumpPC[28]~I .output_register_mode = "none";
defparam \jumpPC[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[27]~I (
	.datain(\inst20|jumpPC [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[27]));
// synopsys translate_off
defparam \jumpPC[27]~I .input_async_reset = "none";
defparam \jumpPC[27]~I .input_power_up = "low";
defparam \jumpPC[27]~I .input_register_mode = "none";
defparam \jumpPC[27]~I .input_sync_reset = "none";
defparam \jumpPC[27]~I .oe_async_reset = "none";
defparam \jumpPC[27]~I .oe_power_up = "low";
defparam \jumpPC[27]~I .oe_register_mode = "none";
defparam \jumpPC[27]~I .oe_sync_reset = "none";
defparam \jumpPC[27]~I .operation_mode = "output";
defparam \jumpPC[27]~I .output_async_reset = "none";
defparam \jumpPC[27]~I .output_power_up = "low";
defparam \jumpPC[27]~I .output_register_mode = "none";
defparam \jumpPC[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[26]~I (
	.datain(\inst20|jumpPC [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[26]));
// synopsys translate_off
defparam \jumpPC[26]~I .input_async_reset = "none";
defparam \jumpPC[26]~I .input_power_up = "low";
defparam \jumpPC[26]~I .input_register_mode = "none";
defparam \jumpPC[26]~I .input_sync_reset = "none";
defparam \jumpPC[26]~I .oe_async_reset = "none";
defparam \jumpPC[26]~I .oe_power_up = "low";
defparam \jumpPC[26]~I .oe_register_mode = "none";
defparam \jumpPC[26]~I .oe_sync_reset = "none";
defparam \jumpPC[26]~I .operation_mode = "output";
defparam \jumpPC[26]~I .output_async_reset = "none";
defparam \jumpPC[26]~I .output_power_up = "low";
defparam \jumpPC[26]~I .output_register_mode = "none";
defparam \jumpPC[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[25]~I (
	.datain(\inst20|jumpPC [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[25]));
// synopsys translate_off
defparam \jumpPC[25]~I .input_async_reset = "none";
defparam \jumpPC[25]~I .input_power_up = "low";
defparam \jumpPC[25]~I .input_register_mode = "none";
defparam \jumpPC[25]~I .input_sync_reset = "none";
defparam \jumpPC[25]~I .oe_async_reset = "none";
defparam \jumpPC[25]~I .oe_power_up = "low";
defparam \jumpPC[25]~I .oe_register_mode = "none";
defparam \jumpPC[25]~I .oe_sync_reset = "none";
defparam \jumpPC[25]~I .operation_mode = "output";
defparam \jumpPC[25]~I .output_async_reset = "none";
defparam \jumpPC[25]~I .output_power_up = "low";
defparam \jumpPC[25]~I .output_register_mode = "none";
defparam \jumpPC[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[24]~I (
	.datain(\inst20|jumpPC [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[24]));
// synopsys translate_off
defparam \jumpPC[24]~I .input_async_reset = "none";
defparam \jumpPC[24]~I .input_power_up = "low";
defparam \jumpPC[24]~I .input_register_mode = "none";
defparam \jumpPC[24]~I .input_sync_reset = "none";
defparam \jumpPC[24]~I .oe_async_reset = "none";
defparam \jumpPC[24]~I .oe_power_up = "low";
defparam \jumpPC[24]~I .oe_register_mode = "none";
defparam \jumpPC[24]~I .oe_sync_reset = "none";
defparam \jumpPC[24]~I .operation_mode = "output";
defparam \jumpPC[24]~I .output_async_reset = "none";
defparam \jumpPC[24]~I .output_power_up = "low";
defparam \jumpPC[24]~I .output_register_mode = "none";
defparam \jumpPC[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[23]~I (
	.datain(\inst20|jumpPC [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[23]));
// synopsys translate_off
defparam \jumpPC[23]~I .input_async_reset = "none";
defparam \jumpPC[23]~I .input_power_up = "low";
defparam \jumpPC[23]~I .input_register_mode = "none";
defparam \jumpPC[23]~I .input_sync_reset = "none";
defparam \jumpPC[23]~I .oe_async_reset = "none";
defparam \jumpPC[23]~I .oe_power_up = "low";
defparam \jumpPC[23]~I .oe_register_mode = "none";
defparam \jumpPC[23]~I .oe_sync_reset = "none";
defparam \jumpPC[23]~I .operation_mode = "output";
defparam \jumpPC[23]~I .output_async_reset = "none";
defparam \jumpPC[23]~I .output_power_up = "low";
defparam \jumpPC[23]~I .output_register_mode = "none";
defparam \jumpPC[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[22]~I (
	.datain(\inst20|jumpPC [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[22]));
// synopsys translate_off
defparam \jumpPC[22]~I .input_async_reset = "none";
defparam \jumpPC[22]~I .input_power_up = "low";
defparam \jumpPC[22]~I .input_register_mode = "none";
defparam \jumpPC[22]~I .input_sync_reset = "none";
defparam \jumpPC[22]~I .oe_async_reset = "none";
defparam \jumpPC[22]~I .oe_power_up = "low";
defparam \jumpPC[22]~I .oe_register_mode = "none";
defparam \jumpPC[22]~I .oe_sync_reset = "none";
defparam \jumpPC[22]~I .operation_mode = "output";
defparam \jumpPC[22]~I .output_async_reset = "none";
defparam \jumpPC[22]~I .output_power_up = "low";
defparam \jumpPC[22]~I .output_register_mode = "none";
defparam \jumpPC[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[21]~I (
	.datain(\inst20|jumpPC [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[21]));
// synopsys translate_off
defparam \jumpPC[21]~I .input_async_reset = "none";
defparam \jumpPC[21]~I .input_power_up = "low";
defparam \jumpPC[21]~I .input_register_mode = "none";
defparam \jumpPC[21]~I .input_sync_reset = "none";
defparam \jumpPC[21]~I .oe_async_reset = "none";
defparam \jumpPC[21]~I .oe_power_up = "low";
defparam \jumpPC[21]~I .oe_register_mode = "none";
defparam \jumpPC[21]~I .oe_sync_reset = "none";
defparam \jumpPC[21]~I .operation_mode = "output";
defparam \jumpPC[21]~I .output_async_reset = "none";
defparam \jumpPC[21]~I .output_power_up = "low";
defparam \jumpPC[21]~I .output_register_mode = "none";
defparam \jumpPC[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[20]~I (
	.datain(\inst20|jumpPC [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[20]));
// synopsys translate_off
defparam \jumpPC[20]~I .input_async_reset = "none";
defparam \jumpPC[20]~I .input_power_up = "low";
defparam \jumpPC[20]~I .input_register_mode = "none";
defparam \jumpPC[20]~I .input_sync_reset = "none";
defparam \jumpPC[20]~I .oe_async_reset = "none";
defparam \jumpPC[20]~I .oe_power_up = "low";
defparam \jumpPC[20]~I .oe_register_mode = "none";
defparam \jumpPC[20]~I .oe_sync_reset = "none";
defparam \jumpPC[20]~I .operation_mode = "output";
defparam \jumpPC[20]~I .output_async_reset = "none";
defparam \jumpPC[20]~I .output_power_up = "low";
defparam \jumpPC[20]~I .output_register_mode = "none";
defparam \jumpPC[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[19]~I (
	.datain(\inst20|jumpPC [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[19]));
// synopsys translate_off
defparam \jumpPC[19]~I .input_async_reset = "none";
defparam \jumpPC[19]~I .input_power_up = "low";
defparam \jumpPC[19]~I .input_register_mode = "none";
defparam \jumpPC[19]~I .input_sync_reset = "none";
defparam \jumpPC[19]~I .oe_async_reset = "none";
defparam \jumpPC[19]~I .oe_power_up = "low";
defparam \jumpPC[19]~I .oe_register_mode = "none";
defparam \jumpPC[19]~I .oe_sync_reset = "none";
defparam \jumpPC[19]~I .operation_mode = "output";
defparam \jumpPC[19]~I .output_async_reset = "none";
defparam \jumpPC[19]~I .output_power_up = "low";
defparam \jumpPC[19]~I .output_register_mode = "none";
defparam \jumpPC[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[18]~I (
	.datain(\inst20|jumpPC [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[18]));
// synopsys translate_off
defparam \jumpPC[18]~I .input_async_reset = "none";
defparam \jumpPC[18]~I .input_power_up = "low";
defparam \jumpPC[18]~I .input_register_mode = "none";
defparam \jumpPC[18]~I .input_sync_reset = "none";
defparam \jumpPC[18]~I .oe_async_reset = "none";
defparam \jumpPC[18]~I .oe_power_up = "low";
defparam \jumpPC[18]~I .oe_register_mode = "none";
defparam \jumpPC[18]~I .oe_sync_reset = "none";
defparam \jumpPC[18]~I .operation_mode = "output";
defparam \jumpPC[18]~I .output_async_reset = "none";
defparam \jumpPC[18]~I .output_power_up = "low";
defparam \jumpPC[18]~I .output_register_mode = "none";
defparam \jumpPC[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[17]~I (
	.datain(\inst20|jumpPC [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[17]));
// synopsys translate_off
defparam \jumpPC[17]~I .input_async_reset = "none";
defparam \jumpPC[17]~I .input_power_up = "low";
defparam \jumpPC[17]~I .input_register_mode = "none";
defparam \jumpPC[17]~I .input_sync_reset = "none";
defparam \jumpPC[17]~I .oe_async_reset = "none";
defparam \jumpPC[17]~I .oe_power_up = "low";
defparam \jumpPC[17]~I .oe_register_mode = "none";
defparam \jumpPC[17]~I .oe_sync_reset = "none";
defparam \jumpPC[17]~I .operation_mode = "output";
defparam \jumpPC[17]~I .output_async_reset = "none";
defparam \jumpPC[17]~I .output_power_up = "low";
defparam \jumpPC[17]~I .output_register_mode = "none";
defparam \jumpPC[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[16]~I (
	.datain(\inst20|jumpPC [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[16]));
// synopsys translate_off
defparam \jumpPC[16]~I .input_async_reset = "none";
defparam \jumpPC[16]~I .input_power_up = "low";
defparam \jumpPC[16]~I .input_register_mode = "none";
defparam \jumpPC[16]~I .input_sync_reset = "none";
defparam \jumpPC[16]~I .oe_async_reset = "none";
defparam \jumpPC[16]~I .oe_power_up = "low";
defparam \jumpPC[16]~I .oe_register_mode = "none";
defparam \jumpPC[16]~I .oe_sync_reset = "none";
defparam \jumpPC[16]~I .operation_mode = "output";
defparam \jumpPC[16]~I .output_async_reset = "none";
defparam \jumpPC[16]~I .output_power_up = "low";
defparam \jumpPC[16]~I .output_register_mode = "none";
defparam \jumpPC[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[15]~I (
	.datain(\inst20|jumpPC [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[15]));
// synopsys translate_off
defparam \jumpPC[15]~I .input_async_reset = "none";
defparam \jumpPC[15]~I .input_power_up = "low";
defparam \jumpPC[15]~I .input_register_mode = "none";
defparam \jumpPC[15]~I .input_sync_reset = "none";
defparam \jumpPC[15]~I .oe_async_reset = "none";
defparam \jumpPC[15]~I .oe_power_up = "low";
defparam \jumpPC[15]~I .oe_register_mode = "none";
defparam \jumpPC[15]~I .oe_sync_reset = "none";
defparam \jumpPC[15]~I .operation_mode = "output";
defparam \jumpPC[15]~I .output_async_reset = "none";
defparam \jumpPC[15]~I .output_power_up = "low";
defparam \jumpPC[15]~I .output_register_mode = "none";
defparam \jumpPC[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[14]~I (
	.datain(\inst20|jumpPC [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[14]));
// synopsys translate_off
defparam \jumpPC[14]~I .input_async_reset = "none";
defparam \jumpPC[14]~I .input_power_up = "low";
defparam \jumpPC[14]~I .input_register_mode = "none";
defparam \jumpPC[14]~I .input_sync_reset = "none";
defparam \jumpPC[14]~I .oe_async_reset = "none";
defparam \jumpPC[14]~I .oe_power_up = "low";
defparam \jumpPC[14]~I .oe_register_mode = "none";
defparam \jumpPC[14]~I .oe_sync_reset = "none";
defparam \jumpPC[14]~I .operation_mode = "output";
defparam \jumpPC[14]~I .output_async_reset = "none";
defparam \jumpPC[14]~I .output_power_up = "low";
defparam \jumpPC[14]~I .output_register_mode = "none";
defparam \jumpPC[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[13]~I (
	.datain(\inst20|jumpPC [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[13]));
// synopsys translate_off
defparam \jumpPC[13]~I .input_async_reset = "none";
defparam \jumpPC[13]~I .input_power_up = "low";
defparam \jumpPC[13]~I .input_register_mode = "none";
defparam \jumpPC[13]~I .input_sync_reset = "none";
defparam \jumpPC[13]~I .oe_async_reset = "none";
defparam \jumpPC[13]~I .oe_power_up = "low";
defparam \jumpPC[13]~I .oe_register_mode = "none";
defparam \jumpPC[13]~I .oe_sync_reset = "none";
defparam \jumpPC[13]~I .operation_mode = "output";
defparam \jumpPC[13]~I .output_async_reset = "none";
defparam \jumpPC[13]~I .output_power_up = "low";
defparam \jumpPC[13]~I .output_register_mode = "none";
defparam \jumpPC[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[12]~I (
	.datain(\inst20|jumpPC [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[12]));
// synopsys translate_off
defparam \jumpPC[12]~I .input_async_reset = "none";
defparam \jumpPC[12]~I .input_power_up = "low";
defparam \jumpPC[12]~I .input_register_mode = "none";
defparam \jumpPC[12]~I .input_sync_reset = "none";
defparam \jumpPC[12]~I .oe_async_reset = "none";
defparam \jumpPC[12]~I .oe_power_up = "low";
defparam \jumpPC[12]~I .oe_register_mode = "none";
defparam \jumpPC[12]~I .oe_sync_reset = "none";
defparam \jumpPC[12]~I .operation_mode = "output";
defparam \jumpPC[12]~I .output_async_reset = "none";
defparam \jumpPC[12]~I .output_power_up = "low";
defparam \jumpPC[12]~I .output_register_mode = "none";
defparam \jumpPC[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[11]~I (
	.datain(\inst20|jumpPC [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[11]));
// synopsys translate_off
defparam \jumpPC[11]~I .input_async_reset = "none";
defparam \jumpPC[11]~I .input_power_up = "low";
defparam \jumpPC[11]~I .input_register_mode = "none";
defparam \jumpPC[11]~I .input_sync_reset = "none";
defparam \jumpPC[11]~I .oe_async_reset = "none";
defparam \jumpPC[11]~I .oe_power_up = "low";
defparam \jumpPC[11]~I .oe_register_mode = "none";
defparam \jumpPC[11]~I .oe_sync_reset = "none";
defparam \jumpPC[11]~I .operation_mode = "output";
defparam \jumpPC[11]~I .output_async_reset = "none";
defparam \jumpPC[11]~I .output_power_up = "low";
defparam \jumpPC[11]~I .output_register_mode = "none";
defparam \jumpPC[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[10]~I (
	.datain(\inst20|jumpPC [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[10]));
// synopsys translate_off
defparam \jumpPC[10]~I .input_async_reset = "none";
defparam \jumpPC[10]~I .input_power_up = "low";
defparam \jumpPC[10]~I .input_register_mode = "none";
defparam \jumpPC[10]~I .input_sync_reset = "none";
defparam \jumpPC[10]~I .oe_async_reset = "none";
defparam \jumpPC[10]~I .oe_power_up = "low";
defparam \jumpPC[10]~I .oe_register_mode = "none";
defparam \jumpPC[10]~I .oe_sync_reset = "none";
defparam \jumpPC[10]~I .operation_mode = "output";
defparam \jumpPC[10]~I .output_async_reset = "none";
defparam \jumpPC[10]~I .output_power_up = "low";
defparam \jumpPC[10]~I .output_register_mode = "none";
defparam \jumpPC[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[9]~I (
	.datain(\inst20|jumpPC [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[9]));
// synopsys translate_off
defparam \jumpPC[9]~I .input_async_reset = "none";
defparam \jumpPC[9]~I .input_power_up = "low";
defparam \jumpPC[9]~I .input_register_mode = "none";
defparam \jumpPC[9]~I .input_sync_reset = "none";
defparam \jumpPC[9]~I .oe_async_reset = "none";
defparam \jumpPC[9]~I .oe_power_up = "low";
defparam \jumpPC[9]~I .oe_register_mode = "none";
defparam \jumpPC[9]~I .oe_sync_reset = "none";
defparam \jumpPC[9]~I .operation_mode = "output";
defparam \jumpPC[9]~I .output_async_reset = "none";
defparam \jumpPC[9]~I .output_power_up = "low";
defparam \jumpPC[9]~I .output_register_mode = "none";
defparam \jumpPC[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[8]~I (
	.datain(\inst20|jumpPC [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[8]));
// synopsys translate_off
defparam \jumpPC[8]~I .input_async_reset = "none";
defparam \jumpPC[8]~I .input_power_up = "low";
defparam \jumpPC[8]~I .input_register_mode = "none";
defparam \jumpPC[8]~I .input_sync_reset = "none";
defparam \jumpPC[8]~I .oe_async_reset = "none";
defparam \jumpPC[8]~I .oe_power_up = "low";
defparam \jumpPC[8]~I .oe_register_mode = "none";
defparam \jumpPC[8]~I .oe_sync_reset = "none";
defparam \jumpPC[8]~I .operation_mode = "output";
defparam \jumpPC[8]~I .output_async_reset = "none";
defparam \jumpPC[8]~I .output_power_up = "low";
defparam \jumpPC[8]~I .output_register_mode = "none";
defparam \jumpPC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[7]~I (
	.datain(\inst20|jumpPC [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[7]));
// synopsys translate_off
defparam \jumpPC[7]~I .input_async_reset = "none";
defparam \jumpPC[7]~I .input_power_up = "low";
defparam \jumpPC[7]~I .input_register_mode = "none";
defparam \jumpPC[7]~I .input_sync_reset = "none";
defparam \jumpPC[7]~I .oe_async_reset = "none";
defparam \jumpPC[7]~I .oe_power_up = "low";
defparam \jumpPC[7]~I .oe_register_mode = "none";
defparam \jumpPC[7]~I .oe_sync_reset = "none";
defparam \jumpPC[7]~I .operation_mode = "output";
defparam \jumpPC[7]~I .output_async_reset = "none";
defparam \jumpPC[7]~I .output_power_up = "low";
defparam \jumpPC[7]~I .output_register_mode = "none";
defparam \jumpPC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[6]~I (
	.datain(\inst20|jumpPC [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[6]));
// synopsys translate_off
defparam \jumpPC[6]~I .input_async_reset = "none";
defparam \jumpPC[6]~I .input_power_up = "low";
defparam \jumpPC[6]~I .input_register_mode = "none";
defparam \jumpPC[6]~I .input_sync_reset = "none";
defparam \jumpPC[6]~I .oe_async_reset = "none";
defparam \jumpPC[6]~I .oe_power_up = "low";
defparam \jumpPC[6]~I .oe_register_mode = "none";
defparam \jumpPC[6]~I .oe_sync_reset = "none";
defparam \jumpPC[6]~I .operation_mode = "output";
defparam \jumpPC[6]~I .output_async_reset = "none";
defparam \jumpPC[6]~I .output_power_up = "low";
defparam \jumpPC[6]~I .output_register_mode = "none";
defparam \jumpPC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[5]~I (
	.datain(\inst20|jumpPC [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[5]));
// synopsys translate_off
defparam \jumpPC[5]~I .input_async_reset = "none";
defparam \jumpPC[5]~I .input_power_up = "low";
defparam \jumpPC[5]~I .input_register_mode = "none";
defparam \jumpPC[5]~I .input_sync_reset = "none";
defparam \jumpPC[5]~I .oe_async_reset = "none";
defparam \jumpPC[5]~I .oe_power_up = "low";
defparam \jumpPC[5]~I .oe_register_mode = "none";
defparam \jumpPC[5]~I .oe_sync_reset = "none";
defparam \jumpPC[5]~I .operation_mode = "output";
defparam \jumpPC[5]~I .output_async_reset = "none";
defparam \jumpPC[5]~I .output_power_up = "low";
defparam \jumpPC[5]~I .output_register_mode = "none";
defparam \jumpPC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[4]~I (
	.datain(\inst20|jumpPC [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[4]));
// synopsys translate_off
defparam \jumpPC[4]~I .input_async_reset = "none";
defparam \jumpPC[4]~I .input_power_up = "low";
defparam \jumpPC[4]~I .input_register_mode = "none";
defparam \jumpPC[4]~I .input_sync_reset = "none";
defparam \jumpPC[4]~I .oe_async_reset = "none";
defparam \jumpPC[4]~I .oe_power_up = "low";
defparam \jumpPC[4]~I .oe_register_mode = "none";
defparam \jumpPC[4]~I .oe_sync_reset = "none";
defparam \jumpPC[4]~I .operation_mode = "output";
defparam \jumpPC[4]~I .output_async_reset = "none";
defparam \jumpPC[4]~I .output_power_up = "low";
defparam \jumpPC[4]~I .output_register_mode = "none";
defparam \jumpPC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[3]~I (
	.datain(\inst20|jumpPC [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[3]));
// synopsys translate_off
defparam \jumpPC[3]~I .input_async_reset = "none";
defparam \jumpPC[3]~I .input_power_up = "low";
defparam \jumpPC[3]~I .input_register_mode = "none";
defparam \jumpPC[3]~I .input_sync_reset = "none";
defparam \jumpPC[3]~I .oe_async_reset = "none";
defparam \jumpPC[3]~I .oe_power_up = "low";
defparam \jumpPC[3]~I .oe_register_mode = "none";
defparam \jumpPC[3]~I .oe_sync_reset = "none";
defparam \jumpPC[3]~I .operation_mode = "output";
defparam \jumpPC[3]~I .output_async_reset = "none";
defparam \jumpPC[3]~I .output_power_up = "low";
defparam \jumpPC[3]~I .output_register_mode = "none";
defparam \jumpPC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[2]~I (
	.datain(\inst20|jumpPC [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[2]));
// synopsys translate_off
defparam \jumpPC[2]~I .input_async_reset = "none";
defparam \jumpPC[2]~I .input_power_up = "low";
defparam \jumpPC[2]~I .input_register_mode = "none";
defparam \jumpPC[2]~I .input_sync_reset = "none";
defparam \jumpPC[2]~I .oe_async_reset = "none";
defparam \jumpPC[2]~I .oe_power_up = "low";
defparam \jumpPC[2]~I .oe_register_mode = "none";
defparam \jumpPC[2]~I .oe_sync_reset = "none";
defparam \jumpPC[2]~I .operation_mode = "output";
defparam \jumpPC[2]~I .output_async_reset = "none";
defparam \jumpPC[2]~I .output_power_up = "low";
defparam \jumpPC[2]~I .output_register_mode = "none";
defparam \jumpPC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[1]));
// synopsys translate_off
defparam \jumpPC[1]~I .input_async_reset = "none";
defparam \jumpPC[1]~I .input_power_up = "low";
defparam \jumpPC[1]~I .input_register_mode = "none";
defparam \jumpPC[1]~I .input_sync_reset = "none";
defparam \jumpPC[1]~I .oe_async_reset = "none";
defparam \jumpPC[1]~I .oe_power_up = "low";
defparam \jumpPC[1]~I .oe_register_mode = "none";
defparam \jumpPC[1]~I .oe_sync_reset = "none";
defparam \jumpPC[1]~I .operation_mode = "output";
defparam \jumpPC[1]~I .output_async_reset = "none";
defparam \jumpPC[1]~I .output_power_up = "low";
defparam \jumpPC[1]~I .output_register_mode = "none";
defparam \jumpPC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpPC[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpPC[0]));
// synopsys translate_off
defparam \jumpPC[0]~I .input_async_reset = "none";
defparam \jumpPC[0]~I .input_power_up = "low";
defparam \jumpPC[0]~I .input_register_mode = "none";
defparam \jumpPC[0]~I .input_sync_reset = "none";
defparam \jumpPC[0]~I .oe_async_reset = "none";
defparam \jumpPC[0]~I .oe_power_up = "low";
defparam \jumpPC[0]~I .oe_register_mode = "none";
defparam \jumpPC[0]~I .oe_sync_reset = "none";
defparam \jumpPC[0]~I .operation_mode = "output";
defparam \jumpPC[0]~I .output_async_reset = "none";
defparam \jumpPC[0]~I .output_power_up = "low";
defparam \jumpPC[0]~I .output_register_mode = "none";
defparam \jumpPC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[31]~I (
	.datain(\inst20|newPC [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[31]));
// synopsys translate_off
defparam \newPC[31]~I .input_async_reset = "none";
defparam \newPC[31]~I .input_power_up = "low";
defparam \newPC[31]~I .input_register_mode = "none";
defparam \newPC[31]~I .input_sync_reset = "none";
defparam \newPC[31]~I .oe_async_reset = "none";
defparam \newPC[31]~I .oe_power_up = "low";
defparam \newPC[31]~I .oe_register_mode = "none";
defparam \newPC[31]~I .oe_sync_reset = "none";
defparam \newPC[31]~I .operation_mode = "output";
defparam \newPC[31]~I .output_async_reset = "none";
defparam \newPC[31]~I .output_power_up = "low";
defparam \newPC[31]~I .output_register_mode = "none";
defparam \newPC[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[30]~I (
	.datain(\inst20|jumpPC [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[30]));
// synopsys translate_off
defparam \newPC[30]~I .input_async_reset = "none";
defparam \newPC[30]~I .input_power_up = "low";
defparam \newPC[30]~I .input_register_mode = "none";
defparam \newPC[30]~I .input_sync_reset = "none";
defparam \newPC[30]~I .oe_async_reset = "none";
defparam \newPC[30]~I .oe_power_up = "low";
defparam \newPC[30]~I .oe_register_mode = "none";
defparam \newPC[30]~I .oe_sync_reset = "none";
defparam \newPC[30]~I .operation_mode = "output";
defparam \newPC[30]~I .output_async_reset = "none";
defparam \newPC[30]~I .output_power_up = "low";
defparam \newPC[30]~I .output_register_mode = "none";
defparam \newPC[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[29]~I (
	.datain(\inst20|jumpPC [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[29]));
// synopsys translate_off
defparam \newPC[29]~I .input_async_reset = "none";
defparam \newPC[29]~I .input_power_up = "low";
defparam \newPC[29]~I .input_register_mode = "none";
defparam \newPC[29]~I .input_sync_reset = "none";
defparam \newPC[29]~I .oe_async_reset = "none";
defparam \newPC[29]~I .oe_power_up = "low";
defparam \newPC[29]~I .oe_register_mode = "none";
defparam \newPC[29]~I .oe_sync_reset = "none";
defparam \newPC[29]~I .operation_mode = "output";
defparam \newPC[29]~I .output_async_reset = "none";
defparam \newPC[29]~I .output_power_up = "low";
defparam \newPC[29]~I .output_register_mode = "none";
defparam \newPC[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[28]~I (
	.datain(\inst20|newPC [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[28]));
// synopsys translate_off
defparam \newPC[28]~I .input_async_reset = "none";
defparam \newPC[28]~I .input_power_up = "low";
defparam \newPC[28]~I .input_register_mode = "none";
defparam \newPC[28]~I .input_sync_reset = "none";
defparam \newPC[28]~I .oe_async_reset = "none";
defparam \newPC[28]~I .oe_power_up = "low";
defparam \newPC[28]~I .oe_register_mode = "none";
defparam \newPC[28]~I .oe_sync_reset = "none";
defparam \newPC[28]~I .operation_mode = "output";
defparam \newPC[28]~I .output_async_reset = "none";
defparam \newPC[28]~I .output_power_up = "low";
defparam \newPC[28]~I .output_register_mode = "none";
defparam \newPC[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[27]));
// synopsys translate_off
defparam \newPC[27]~I .input_async_reset = "none";
defparam \newPC[27]~I .input_power_up = "low";
defparam \newPC[27]~I .input_register_mode = "none";
defparam \newPC[27]~I .input_sync_reset = "none";
defparam \newPC[27]~I .oe_async_reset = "none";
defparam \newPC[27]~I .oe_power_up = "low";
defparam \newPC[27]~I .oe_register_mode = "none";
defparam \newPC[27]~I .oe_sync_reset = "none";
defparam \newPC[27]~I .operation_mode = "output";
defparam \newPC[27]~I .output_async_reset = "none";
defparam \newPC[27]~I .output_power_up = "low";
defparam \newPC[27]~I .output_register_mode = "none";
defparam \newPC[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[26]));
// synopsys translate_off
defparam \newPC[26]~I .input_async_reset = "none";
defparam \newPC[26]~I .input_power_up = "low";
defparam \newPC[26]~I .input_register_mode = "none";
defparam \newPC[26]~I .input_sync_reset = "none";
defparam \newPC[26]~I .oe_async_reset = "none";
defparam \newPC[26]~I .oe_power_up = "low";
defparam \newPC[26]~I .oe_register_mode = "none";
defparam \newPC[26]~I .oe_sync_reset = "none";
defparam \newPC[26]~I .operation_mode = "output";
defparam \newPC[26]~I .output_async_reset = "none";
defparam \newPC[26]~I .output_power_up = "low";
defparam \newPC[26]~I .output_register_mode = "none";
defparam \newPC[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[25]));
// synopsys translate_off
defparam \newPC[25]~I .input_async_reset = "none";
defparam \newPC[25]~I .input_power_up = "low";
defparam \newPC[25]~I .input_register_mode = "none";
defparam \newPC[25]~I .input_sync_reset = "none";
defparam \newPC[25]~I .oe_async_reset = "none";
defparam \newPC[25]~I .oe_power_up = "low";
defparam \newPC[25]~I .oe_register_mode = "none";
defparam \newPC[25]~I .oe_sync_reset = "none";
defparam \newPC[25]~I .operation_mode = "output";
defparam \newPC[25]~I .output_async_reset = "none";
defparam \newPC[25]~I .output_power_up = "low";
defparam \newPC[25]~I .output_register_mode = "none";
defparam \newPC[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[24]));
// synopsys translate_off
defparam \newPC[24]~I .input_async_reset = "none";
defparam \newPC[24]~I .input_power_up = "low";
defparam \newPC[24]~I .input_register_mode = "none";
defparam \newPC[24]~I .input_sync_reset = "none";
defparam \newPC[24]~I .oe_async_reset = "none";
defparam \newPC[24]~I .oe_power_up = "low";
defparam \newPC[24]~I .oe_register_mode = "none";
defparam \newPC[24]~I .oe_sync_reset = "none";
defparam \newPC[24]~I .operation_mode = "output";
defparam \newPC[24]~I .output_async_reset = "none";
defparam \newPC[24]~I .output_power_up = "low";
defparam \newPC[24]~I .output_register_mode = "none";
defparam \newPC[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[23]));
// synopsys translate_off
defparam \newPC[23]~I .input_async_reset = "none";
defparam \newPC[23]~I .input_power_up = "low";
defparam \newPC[23]~I .input_register_mode = "none";
defparam \newPC[23]~I .input_sync_reset = "none";
defparam \newPC[23]~I .oe_async_reset = "none";
defparam \newPC[23]~I .oe_power_up = "low";
defparam \newPC[23]~I .oe_register_mode = "none";
defparam \newPC[23]~I .oe_sync_reset = "none";
defparam \newPC[23]~I .operation_mode = "output";
defparam \newPC[23]~I .output_async_reset = "none";
defparam \newPC[23]~I .output_power_up = "low";
defparam \newPC[23]~I .output_register_mode = "none";
defparam \newPC[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[22]));
// synopsys translate_off
defparam \newPC[22]~I .input_async_reset = "none";
defparam \newPC[22]~I .input_power_up = "low";
defparam \newPC[22]~I .input_register_mode = "none";
defparam \newPC[22]~I .input_sync_reset = "none";
defparam \newPC[22]~I .oe_async_reset = "none";
defparam \newPC[22]~I .oe_power_up = "low";
defparam \newPC[22]~I .oe_register_mode = "none";
defparam \newPC[22]~I .oe_sync_reset = "none";
defparam \newPC[22]~I .operation_mode = "output";
defparam \newPC[22]~I .output_async_reset = "none";
defparam \newPC[22]~I .output_power_up = "low";
defparam \newPC[22]~I .output_register_mode = "none";
defparam \newPC[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[21]));
// synopsys translate_off
defparam \newPC[21]~I .input_async_reset = "none";
defparam \newPC[21]~I .input_power_up = "low";
defparam \newPC[21]~I .input_register_mode = "none";
defparam \newPC[21]~I .input_sync_reset = "none";
defparam \newPC[21]~I .oe_async_reset = "none";
defparam \newPC[21]~I .oe_power_up = "low";
defparam \newPC[21]~I .oe_register_mode = "none";
defparam \newPC[21]~I .oe_sync_reset = "none";
defparam \newPC[21]~I .operation_mode = "output";
defparam \newPC[21]~I .output_async_reset = "none";
defparam \newPC[21]~I .output_power_up = "low";
defparam \newPC[21]~I .output_register_mode = "none";
defparam \newPC[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[20]));
// synopsys translate_off
defparam \newPC[20]~I .input_async_reset = "none";
defparam \newPC[20]~I .input_power_up = "low";
defparam \newPC[20]~I .input_register_mode = "none";
defparam \newPC[20]~I .input_sync_reset = "none";
defparam \newPC[20]~I .oe_async_reset = "none";
defparam \newPC[20]~I .oe_power_up = "low";
defparam \newPC[20]~I .oe_register_mode = "none";
defparam \newPC[20]~I .oe_sync_reset = "none";
defparam \newPC[20]~I .operation_mode = "output";
defparam \newPC[20]~I .output_async_reset = "none";
defparam \newPC[20]~I .output_power_up = "low";
defparam \newPC[20]~I .output_register_mode = "none";
defparam \newPC[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[19]));
// synopsys translate_off
defparam \newPC[19]~I .input_async_reset = "none";
defparam \newPC[19]~I .input_power_up = "low";
defparam \newPC[19]~I .input_register_mode = "none";
defparam \newPC[19]~I .input_sync_reset = "none";
defparam \newPC[19]~I .oe_async_reset = "none";
defparam \newPC[19]~I .oe_power_up = "low";
defparam \newPC[19]~I .oe_register_mode = "none";
defparam \newPC[19]~I .oe_sync_reset = "none";
defparam \newPC[19]~I .operation_mode = "output";
defparam \newPC[19]~I .output_async_reset = "none";
defparam \newPC[19]~I .output_power_up = "low";
defparam \newPC[19]~I .output_register_mode = "none";
defparam \newPC[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[18]));
// synopsys translate_off
defparam \newPC[18]~I .input_async_reset = "none";
defparam \newPC[18]~I .input_power_up = "low";
defparam \newPC[18]~I .input_register_mode = "none";
defparam \newPC[18]~I .input_sync_reset = "none";
defparam \newPC[18]~I .oe_async_reset = "none";
defparam \newPC[18]~I .oe_power_up = "low";
defparam \newPC[18]~I .oe_register_mode = "none";
defparam \newPC[18]~I .oe_sync_reset = "none";
defparam \newPC[18]~I .operation_mode = "output";
defparam \newPC[18]~I .output_async_reset = "none";
defparam \newPC[18]~I .output_power_up = "low";
defparam \newPC[18]~I .output_register_mode = "none";
defparam \newPC[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[17]));
// synopsys translate_off
defparam \newPC[17]~I .input_async_reset = "none";
defparam \newPC[17]~I .input_power_up = "low";
defparam \newPC[17]~I .input_register_mode = "none";
defparam \newPC[17]~I .input_sync_reset = "none";
defparam \newPC[17]~I .oe_async_reset = "none";
defparam \newPC[17]~I .oe_power_up = "low";
defparam \newPC[17]~I .oe_register_mode = "none";
defparam \newPC[17]~I .oe_sync_reset = "none";
defparam \newPC[17]~I .operation_mode = "output";
defparam \newPC[17]~I .output_async_reset = "none";
defparam \newPC[17]~I .output_power_up = "low";
defparam \newPC[17]~I .output_register_mode = "none";
defparam \newPC[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[16]));
// synopsys translate_off
defparam \newPC[16]~I .input_async_reset = "none";
defparam \newPC[16]~I .input_power_up = "low";
defparam \newPC[16]~I .input_register_mode = "none";
defparam \newPC[16]~I .input_sync_reset = "none";
defparam \newPC[16]~I .oe_async_reset = "none";
defparam \newPC[16]~I .oe_power_up = "low";
defparam \newPC[16]~I .oe_register_mode = "none";
defparam \newPC[16]~I .oe_sync_reset = "none";
defparam \newPC[16]~I .operation_mode = "output";
defparam \newPC[16]~I .output_async_reset = "none";
defparam \newPC[16]~I .output_power_up = "low";
defparam \newPC[16]~I .output_register_mode = "none";
defparam \newPC[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[15]));
// synopsys translate_off
defparam \newPC[15]~I .input_async_reset = "none";
defparam \newPC[15]~I .input_power_up = "low";
defparam \newPC[15]~I .input_register_mode = "none";
defparam \newPC[15]~I .input_sync_reset = "none";
defparam \newPC[15]~I .oe_async_reset = "none";
defparam \newPC[15]~I .oe_power_up = "low";
defparam \newPC[15]~I .oe_register_mode = "none";
defparam \newPC[15]~I .oe_sync_reset = "none";
defparam \newPC[15]~I .operation_mode = "output";
defparam \newPC[15]~I .output_async_reset = "none";
defparam \newPC[15]~I .output_power_up = "low";
defparam \newPC[15]~I .output_register_mode = "none";
defparam \newPC[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[14]));
// synopsys translate_off
defparam \newPC[14]~I .input_async_reset = "none";
defparam \newPC[14]~I .input_power_up = "low";
defparam \newPC[14]~I .input_register_mode = "none";
defparam \newPC[14]~I .input_sync_reset = "none";
defparam \newPC[14]~I .oe_async_reset = "none";
defparam \newPC[14]~I .oe_power_up = "low";
defparam \newPC[14]~I .oe_register_mode = "none";
defparam \newPC[14]~I .oe_sync_reset = "none";
defparam \newPC[14]~I .operation_mode = "output";
defparam \newPC[14]~I .output_async_reset = "none";
defparam \newPC[14]~I .output_power_up = "low";
defparam \newPC[14]~I .output_register_mode = "none";
defparam \newPC[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[13]));
// synopsys translate_off
defparam \newPC[13]~I .input_async_reset = "none";
defparam \newPC[13]~I .input_power_up = "low";
defparam \newPC[13]~I .input_register_mode = "none";
defparam \newPC[13]~I .input_sync_reset = "none";
defparam \newPC[13]~I .oe_async_reset = "none";
defparam \newPC[13]~I .oe_power_up = "low";
defparam \newPC[13]~I .oe_register_mode = "none";
defparam \newPC[13]~I .oe_sync_reset = "none";
defparam \newPC[13]~I .operation_mode = "output";
defparam \newPC[13]~I .output_async_reset = "none";
defparam \newPC[13]~I .output_power_up = "low";
defparam \newPC[13]~I .output_register_mode = "none";
defparam \newPC[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[12]));
// synopsys translate_off
defparam \newPC[12]~I .input_async_reset = "none";
defparam \newPC[12]~I .input_power_up = "low";
defparam \newPC[12]~I .input_register_mode = "none";
defparam \newPC[12]~I .input_sync_reset = "none";
defparam \newPC[12]~I .oe_async_reset = "none";
defparam \newPC[12]~I .oe_power_up = "low";
defparam \newPC[12]~I .oe_register_mode = "none";
defparam \newPC[12]~I .oe_sync_reset = "none";
defparam \newPC[12]~I .operation_mode = "output";
defparam \newPC[12]~I .output_async_reset = "none";
defparam \newPC[12]~I .output_power_up = "low";
defparam \newPC[12]~I .output_register_mode = "none";
defparam \newPC[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[11]));
// synopsys translate_off
defparam \newPC[11]~I .input_async_reset = "none";
defparam \newPC[11]~I .input_power_up = "low";
defparam \newPC[11]~I .input_register_mode = "none";
defparam \newPC[11]~I .input_sync_reset = "none";
defparam \newPC[11]~I .oe_async_reset = "none";
defparam \newPC[11]~I .oe_power_up = "low";
defparam \newPC[11]~I .oe_register_mode = "none";
defparam \newPC[11]~I .oe_sync_reset = "none";
defparam \newPC[11]~I .operation_mode = "output";
defparam \newPC[11]~I .output_async_reset = "none";
defparam \newPC[11]~I .output_power_up = "low";
defparam \newPC[11]~I .output_register_mode = "none";
defparam \newPC[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[10]));
// synopsys translate_off
defparam \newPC[10]~I .input_async_reset = "none";
defparam \newPC[10]~I .input_power_up = "low";
defparam \newPC[10]~I .input_register_mode = "none";
defparam \newPC[10]~I .input_sync_reset = "none";
defparam \newPC[10]~I .oe_async_reset = "none";
defparam \newPC[10]~I .oe_power_up = "low";
defparam \newPC[10]~I .oe_register_mode = "none";
defparam \newPC[10]~I .oe_sync_reset = "none";
defparam \newPC[10]~I .operation_mode = "output";
defparam \newPC[10]~I .output_async_reset = "none";
defparam \newPC[10]~I .output_power_up = "low";
defparam \newPC[10]~I .output_register_mode = "none";
defparam \newPC[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[9]));
// synopsys translate_off
defparam \newPC[9]~I .input_async_reset = "none";
defparam \newPC[9]~I .input_power_up = "low";
defparam \newPC[9]~I .input_register_mode = "none";
defparam \newPC[9]~I .input_sync_reset = "none";
defparam \newPC[9]~I .oe_async_reset = "none";
defparam \newPC[9]~I .oe_power_up = "low";
defparam \newPC[9]~I .oe_register_mode = "none";
defparam \newPC[9]~I .oe_sync_reset = "none";
defparam \newPC[9]~I .operation_mode = "output";
defparam \newPC[9]~I .output_async_reset = "none";
defparam \newPC[9]~I .output_power_up = "low";
defparam \newPC[9]~I .output_register_mode = "none";
defparam \newPC[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[8]));
// synopsys translate_off
defparam \newPC[8]~I .input_async_reset = "none";
defparam \newPC[8]~I .input_power_up = "low";
defparam \newPC[8]~I .input_register_mode = "none";
defparam \newPC[8]~I .input_sync_reset = "none";
defparam \newPC[8]~I .oe_async_reset = "none";
defparam \newPC[8]~I .oe_power_up = "low";
defparam \newPC[8]~I .oe_register_mode = "none";
defparam \newPC[8]~I .oe_sync_reset = "none";
defparam \newPC[8]~I .operation_mode = "output";
defparam \newPC[8]~I .output_async_reset = "none";
defparam \newPC[8]~I .output_power_up = "low";
defparam \newPC[8]~I .output_register_mode = "none";
defparam \newPC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[7]));
// synopsys translate_off
defparam \newPC[7]~I .input_async_reset = "none";
defparam \newPC[7]~I .input_power_up = "low";
defparam \newPC[7]~I .input_register_mode = "none";
defparam \newPC[7]~I .input_sync_reset = "none";
defparam \newPC[7]~I .oe_async_reset = "none";
defparam \newPC[7]~I .oe_power_up = "low";
defparam \newPC[7]~I .oe_register_mode = "none";
defparam \newPC[7]~I .oe_sync_reset = "none";
defparam \newPC[7]~I .operation_mode = "output";
defparam \newPC[7]~I .output_async_reset = "none";
defparam \newPC[7]~I .output_power_up = "low";
defparam \newPC[7]~I .output_register_mode = "none";
defparam \newPC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[6]));
// synopsys translate_off
defparam \newPC[6]~I .input_async_reset = "none";
defparam \newPC[6]~I .input_power_up = "low";
defparam \newPC[6]~I .input_register_mode = "none";
defparam \newPC[6]~I .input_sync_reset = "none";
defparam \newPC[6]~I .oe_async_reset = "none";
defparam \newPC[6]~I .oe_power_up = "low";
defparam \newPC[6]~I .oe_register_mode = "none";
defparam \newPC[6]~I .oe_sync_reset = "none";
defparam \newPC[6]~I .operation_mode = "output";
defparam \newPC[6]~I .output_async_reset = "none";
defparam \newPC[6]~I .output_power_up = "low";
defparam \newPC[6]~I .output_register_mode = "none";
defparam \newPC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[5]));
// synopsys translate_off
defparam \newPC[5]~I .input_async_reset = "none";
defparam \newPC[5]~I .input_power_up = "low";
defparam \newPC[5]~I .input_register_mode = "none";
defparam \newPC[5]~I .input_sync_reset = "none";
defparam \newPC[5]~I .oe_async_reset = "none";
defparam \newPC[5]~I .oe_power_up = "low";
defparam \newPC[5]~I .oe_register_mode = "none";
defparam \newPC[5]~I .oe_sync_reset = "none";
defparam \newPC[5]~I .operation_mode = "output";
defparam \newPC[5]~I .output_async_reset = "none";
defparam \newPC[5]~I .output_power_up = "low";
defparam \newPC[5]~I .output_register_mode = "none";
defparam \newPC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[4]));
// synopsys translate_off
defparam \newPC[4]~I .input_async_reset = "none";
defparam \newPC[4]~I .input_power_up = "low";
defparam \newPC[4]~I .input_register_mode = "none";
defparam \newPC[4]~I .input_sync_reset = "none";
defparam \newPC[4]~I .oe_async_reset = "none";
defparam \newPC[4]~I .oe_power_up = "low";
defparam \newPC[4]~I .oe_register_mode = "none";
defparam \newPC[4]~I .oe_sync_reset = "none";
defparam \newPC[4]~I .operation_mode = "output";
defparam \newPC[4]~I .output_async_reset = "none";
defparam \newPC[4]~I .output_power_up = "low";
defparam \newPC[4]~I .output_register_mode = "none";
defparam \newPC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[3]));
// synopsys translate_off
defparam \newPC[3]~I .input_async_reset = "none";
defparam \newPC[3]~I .input_power_up = "low";
defparam \newPC[3]~I .input_register_mode = "none";
defparam \newPC[3]~I .input_sync_reset = "none";
defparam \newPC[3]~I .oe_async_reset = "none";
defparam \newPC[3]~I .oe_power_up = "low";
defparam \newPC[3]~I .oe_register_mode = "none";
defparam \newPC[3]~I .oe_sync_reset = "none";
defparam \newPC[3]~I .operation_mode = "output";
defparam \newPC[3]~I .output_async_reset = "none";
defparam \newPC[3]~I .output_power_up = "low";
defparam \newPC[3]~I .output_register_mode = "none";
defparam \newPC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[2]));
// synopsys translate_off
defparam \newPC[2]~I .input_async_reset = "none";
defparam \newPC[2]~I .input_power_up = "low";
defparam \newPC[2]~I .input_register_mode = "none";
defparam \newPC[2]~I .input_sync_reset = "none";
defparam \newPC[2]~I .oe_async_reset = "none";
defparam \newPC[2]~I .oe_power_up = "low";
defparam \newPC[2]~I .oe_register_mode = "none";
defparam \newPC[2]~I .oe_sync_reset = "none";
defparam \newPC[2]~I .operation_mode = "output";
defparam \newPC[2]~I .output_async_reset = "none";
defparam \newPC[2]~I .output_power_up = "low";
defparam \newPC[2]~I .output_register_mode = "none";
defparam \newPC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[1]));
// synopsys translate_off
defparam \newPC[1]~I .input_async_reset = "none";
defparam \newPC[1]~I .input_power_up = "low";
defparam \newPC[1]~I .input_register_mode = "none";
defparam \newPC[1]~I .input_sync_reset = "none";
defparam \newPC[1]~I .oe_async_reset = "none";
defparam \newPC[1]~I .oe_power_up = "low";
defparam \newPC[1]~I .oe_register_mode = "none";
defparam \newPC[1]~I .oe_sync_reset = "none";
defparam \newPC[1]~I .operation_mode = "output";
defparam \newPC[1]~I .output_async_reset = "none";
defparam \newPC[1]~I .output_power_up = "low";
defparam \newPC[1]~I .output_register_mode = "none";
defparam \newPC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \newPC[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(newPC[0]));
// synopsys translate_off
defparam \newPC[0]~I .input_async_reset = "none";
defparam \newPC[0]~I .input_power_up = "low";
defparam \newPC[0]~I .input_register_mode = "none";
defparam \newPC[0]~I .input_sync_reset = "none";
defparam \newPC[0]~I .oe_async_reset = "none";
defparam \newPC[0]~I .oe_power_up = "low";
defparam \newPC[0]~I .oe_register_mode = "none";
defparam \newPC[0]~I .oe_sync_reset = "none";
defparam \newPC[0]~I .operation_mode = "output";
defparam \newPC[0]~I .output_async_reset = "none";
defparam \newPC[0]~I .output_power_up = "low";
defparam \newPC[0]~I .output_register_mode = "none";
defparam \newPC[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
