<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys-sv</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/sdw_stmt002.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_stmt002.v</a>
defines: 
time_elapsed: 0.013s
ram usage: 9664 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpo1pl5cqj/run.sh
+ cat /tmpfs/tmp/tmpo1pl5cqj/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests  <a href="../../../../third_party/tests/ivtest/ivltests/sdw_stmt002.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_stmt002.v</a>
+ antmicro-yosys -Q -T /tmpfs/tmp/tmpo1pl5cqj/scr.ys

-- Executing script file `/tmpfs/tmp/tmpo1pl5cqj/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tests/ivtest/ivltests/sdw_stmt002.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_stmt002.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tests/ivtest/ivltests/sdw_stmt002.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_stmt002.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\main&#39;.
FAILED - sdw_stmt002 - var1 not 8&#39;hxx
FAILED -  sdw_stmt002 -var2 not 8&#39;hxx
FAILED -  sdw_stmt002 -var3 not 4&#39;hx
FAILED -  sdw_stmt002 -var4 not 1&#39;bx
FAILED -  sdw_stmt002 -var5 not 8&#39;hxx
FAILED - sdw_stmt002 - var1 not 8&#39;h96
FAILED -  sdw_stmt002 -var2 not 8&#39;hff
FAILED -  sdw_stmt002 -var3 not 4&#39;hf
FAILED -  sdw_stmt002 -var4 not 1&#39;b0
FAILED -  sdw_stmt002 -var5 not 8&#39;h99
FAILED -  sdw_stmt002 - subfield assign failed
FAILED -  sdw_stmt002 -var3 octal assign
FAILED -  sdw_stmt002 -var4 not 1&#39;b1
FAILED -  sdw_stmt002 -var5 not 8&#39;h66
FAILED - sdw_stmt002 - subfield assign(1) w/ 0 extension
FAILED -  sdw_stmt002 -subfield assign(2)
FAILED -  sdw_stmt002 - 4bit from 8 bit assign
FAILED -  sdw_stmt002 - single sub-bit assign 
PASSED
Successfully finished Verilog frontend.

</pre>
</body>