// Seed: 1660127541
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input tri0 id_2,
    output tri1 id_3,
    input wand id_4,
    output tri0 module_0,
    output tri1 id_6,
    output supply1 id_7
);
  logic id_9, id_10, id_11;
  wire id_12;
endmodule
module module_0 #(
    parameter id_0 = 32'd36
) (
    input uwire _id_0,
    output supply0 id_1,
    input tri0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_7 = 0;
  logic id_5 = module_1[id_0];
  assign id_1 = {~id_2{-1}};
endmodule
