#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jul  8 10:06:21 2025
# Process ID: 61148
# Current directory: C:/Users/12109/OneDrive/Desktop/NSK/test/AXI4-switch/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent66620 C:\Users\12109\OneDrive\Desktop\NSK\test\AXI4-switch\project_1\project_1.xpr
# Log file: C:/Users/12109/OneDrive/Desktop/NSK/test/AXI4-switch/project_1/vivado.log
# Journal file: C:/Users/12109/OneDrive/Desktop/NSK/test/AXI4-switch/project_1\vivado.jou
# Running On: Asus_Zephyrus, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 10, Host memory: 33960 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/12109/OneDrive/Desktop/NSK/test/AXI4-switch/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/12109/OneDrive/Desktop/NSK/AXI4_interconnect/AXI4-switch/project_1' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-1] Default IP Output Path : Directory not found as 'C:/Users/12109/OneDrive/Desktop/NSK/test/AXI4-switch/project_1/project_1.gen/sources_1'; using path 'C:/Users/12109/OneDrive/Desktop/NSK/AXI4_interconnect/AXI4-switch/project_1/project_1.gen/sources_1' instead.
INFO: [BD 41-2613] The output directory c:/Users/12109/OneDrive/Desktop/NSK/test/AXI4-switch/project_1/project_1.gen/sources_1/bd/axi4_switch_buffered for axi4_switch_buffered cannot be found.
WARNING: [Project 1-312] File not found as 'C:/Users/12109/OneDrive/Desktop/NSK/test/AXI4-switch/project_1/project_1.gen/sources_1/bd/axi4_switch_buffered/hdl/axi4_switch_buffered_wrapper.v'; using path 'C:/Users/12109/OneDrive/Desktop/NSK/AXI4_interconnect/AXI4-switch/project_1/project_1.gen/sources_1/bd/axi4_switch_buffered/hdl/axi4_switch_buffered_wrapper.v' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1985.371 ; gain = 434.637
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_IN' by 2 for port or parameter 'port_busy'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_IN' by 2 for port or parameter 'port_order'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_IN' by 2 for port or parameter 'port_valid'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_IN' by 2 for port or parameter 'port_last'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_IN' by 2 for port or parameter 'cur_state'
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_s0_i' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_s0_i' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_s1_i' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_s1_i' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_m0_o' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_m0_o' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi_s0_i'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_compile_order -fileset sources_1
open_bd_design {C:/Users/12109/OneDrive/Desktop/NSK/test/AXI4-switch/project_1/project_1.srcs/sources_1/bd/axi4_switch_buffered/axi4_switch_buffered.bd}
Reading block design file <C:/Users/12109/OneDrive/Desktop/NSK/test/AXI4-switch/project_1/project_1.srcs/sources_1/bd/axi4_switch_buffered/axi4_switch_buffered.bd>...
Adding component instance block -- xilinx.com:module_ref:axi4_switch_custom:1.0 - axi4_switch_custom_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_IN' by 2 for port or parameter 'port_busy'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_IN' by 2 for port or parameter 'port_order'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_IN' by 2 for port or parameter 'port_valid'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_IN' by 2 for port or parameter 'port_last'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_IN' by 2 for port or parameter 'cur_state'
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_s0_i' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_s0_i' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_s1_i' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_s1_i' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_m0_o' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_m0_o' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi_s0_i'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-3420] Updated axi4_switch_buffered_axi4_switch_custom_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'clk'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'axi4_switch_buffered_axi4_switch_custom_0_0'. These changes may impact your design.
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:tkeep_byte_to_dword:1.0 - tkeep_byte_to_dword_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-3420] Updated axi4_switch_buffered_tkeep_byte_to_dword_0_0 to use current project options
Adding component instance block -- xilinx.com:module_ref:tkeep_byte_to_dword:1.0 - tkeep_byte_to_dword_1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-3420] Updated axi4_switch_buffered_tkeep_byte_to_dword_1_0 to use current project options
Successfully read diagram <axi4_switch_buffered> from block design file <C:/Users/12109/OneDrive/Desktop/NSK/test/AXI4-switch/project_1/project_1.srcs/sources_1/bd/axi4_switch_buffered/axi4_switch_buffered.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2003.766 ; gain = 10.016
close_bd_design [get_bd_designs axi4_switch_buffered]
Wrote  : <C:/Users/12109/OneDrive/Desktop/NSK/test/AXI4-switch/project_1/project_1.srcs/sources_1/bd/axi4_switch_buffered/ui/bd_7c5832ad.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul  8 10:08:03 2025...
