Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Mar 20 11:56:49 2024
| Host         : DESKTOP-K67LBEE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file afisare_7seg_timing_summary_routed.rpt -pb afisare_7seg_timing_summary_routed.pb -rpx afisare_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : afisare_7seg
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (17)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: clk_out_seg (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   26          inf        0.000                      0                   26           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.629ns  (logic 1.610ns (28.607%)  route 4.018ns (71.393%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P14                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.663     2.643    reset_IBUF
    SLICE_X0Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.793 r  Seg[6]_i_6/O
                         net (fo=4, routed)           1.041     3.834    S[0]
    SLICE_X0Y72          LUT6 (Prop_lut6_I3_O)        0.326     4.160 r  Seg[6]_i_2/O
                         net (fo=7, routed)           1.314     5.475    sel0[3]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.154     5.629 r  Seg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.629    Seg[5]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  Seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.599ns  (logic 1.580ns (28.225%)  route 4.018ns (71.775%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P14                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.663     2.643    reset_IBUF
    SLICE_X0Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.793 r  Seg[6]_i_6/O
                         net (fo=4, routed)           1.041     3.834    S[0]
    SLICE_X0Y72          LUT6 (Prop_lut6_I3_O)        0.326     4.160 r  Seg[6]_i_2/O
                         net (fo=7, routed)           1.314     5.475    sel0[3]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     5.599 r  Seg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.599    Seg[4]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  Seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.593ns  (logic 1.580ns (28.252%)  route 4.013ns (71.748%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P14                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.663     2.643    reset_IBUF
    SLICE_X0Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.793 r  Seg[6]_i_6/O
                         net (fo=4, routed)           1.041     3.834    S[0]
    SLICE_X0Y72          LUT6 (Prop_lut6_I3_O)        0.326     4.160 r  Seg[6]_i_2/O
                         net (fo=7, routed)           1.309     5.469    sel0[3]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     5.593 r  Seg[6]_i_1/O
                         net (fo=1, routed)           0.000     5.593    Seg[6]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  Seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.421ns  (logic 1.608ns (29.666%)  route 3.813ns (70.334%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P14                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.663     2.643    reset_IBUF
    SLICE_X0Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.793 r  Seg[6]_i_6/O
                         net (fo=4, routed)           1.041     3.834    S[0]
    SLICE_X0Y72          LUT6 (Prop_lut6_I3_O)        0.326     4.160 r  Seg[6]_i_2/O
                         net (fo=7, routed)           1.109     5.269    sel0[3]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.152     5.421 r  Seg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.421    Seg[3]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  Seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.418ns  (logic 1.608ns (29.681%)  route 3.810ns (70.319%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P14                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.663     2.643    reset_IBUF
    SLICE_X0Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.793 r  Seg[6]_i_6/O
                         net (fo=4, routed)           1.041     3.834    S[0]
    SLICE_X0Y72          LUT6 (Prop_lut6_I3_O)        0.326     4.160 r  Seg[6]_i_2/O
                         net (fo=7, routed)           1.106     5.266    sel0[3]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.152     5.418 r  Seg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.418    Seg[1]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  Seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.393ns  (logic 1.580ns (29.301%)  route 3.813ns (70.699%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P14                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.663     2.643    reset_IBUF
    SLICE_X0Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.793 r  Seg[6]_i_6/O
                         net (fo=4, routed)           1.041     3.834    S[0]
    SLICE_X0Y72          LUT6 (Prop_lut6_I3_O)        0.326     4.160 f  Seg[6]_i_2/O
                         net (fo=7, routed)           1.109     5.269    sel0[3]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     5.393 r  Seg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.393    Seg[2]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  Seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.390ns  (logic 1.580ns (29.316%)  route 3.810ns (70.684%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P14                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.663     2.643    reset_IBUF
    SLICE_X0Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.793 r  Seg[6]_i_6/O
                         net (fo=4, routed)           1.041     3.834    S[0]
    SLICE_X0Y72          LUT6 (Prop_lut6_I3_O)        0.326     4.160 r  Seg[6]_i_2/O
                         net (fo=7, routed)           1.106     5.266    sel0[3]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     5.390 r  Seg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.390    Seg[0]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  Seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.135ns  (logic 3.257ns (63.430%)  route 1.878ns (36.570%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  Seg_reg[1]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Seg_reg[1]/Q
                         net (fo=1, routed)           1.878     2.297    Seg_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         2.838     5.135 r  Seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.135    Seg[1]
    V12                                                               r  Seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.116ns  (logic 3.249ns (63.498%)  route 1.867ns (36.502%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  Seg_reg[3]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Seg_reg[3]/Q
                         net (fo=1, routed)           1.867     2.286    Seg_OBUF[3]
    U11                  OBUF (Prop_obuf_I_O)         2.830     5.116 r  Seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.116    Seg[3]
    U11                                                               r  Seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 An_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            An[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.076ns  (logic 3.264ns (64.302%)  route 1.812ns (35.698%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  An_reg[1]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  An_reg[1]/Q
                         net (fo=1, routed)           1.812     2.231    An_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.845     5.076 r  An_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.076    An[1]
    T10                                                               r  An[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            An_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.226ns (60.629%)  route 0.147ns (39.371%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  S_reg[1]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  S_reg[1]/Q
                         net (fo=7, routed)           0.147     0.275    S_reg_n_0_[1]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.098     0.373 r  An[0]_i_1/O
                         net (fo=1, routed)           0.000     0.373    An[0]_i_1_n_0
    SLICE_X0Y53          FDRE                                         r  An_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            An_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.226ns (60.467%)  route 0.148ns (39.533%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  S_reg[1]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  S_reg[1]/Q
                         net (fo=7, routed)           0.148     0.276    S_reg_n_0_[1]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.098     0.374 r  An[2]_i_1/O
                         net (fo=1, routed)           0.000     0.374    An[2]_i_1_n_0
    SLICE_X0Y53          FDRE                                         r  An_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            An_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.229ns (60.943%)  route 0.147ns (39.057%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  S_reg[1]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  S_reg[1]/Q
                         net (fo=7, routed)           0.147     0.275    S_reg_n_0_[1]
    SLICE_X0Y53          LUT3 (Prop_lut3_I1_O)        0.101     0.376 r  An[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    An[1]_i_1_n_0
    SLICE_X0Y53          FDRE                                         r  An_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            An_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.230ns (60.885%)  route 0.148ns (39.115%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  S_reg[1]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  S_reg[1]/Q
                         net (fo=7, routed)           0.148     0.276    S_reg_n_0_[1]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.102     0.378 r  An[3]_i_1/O
                         net (fo=1, routed)           0.000     0.378    An[3]_i_1_n_0
    SLICE_X0Y53          FDRE                                         r  An_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            S_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.184ns (41.856%)  route 0.256ns (58.144%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  S_reg[0]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  S_reg[0]/Q
                         net (fo=8, routed)           0.256     0.397    S_reg_n_0_[0]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.043     0.440 r  S[1]_i_1/O
                         net (fo=1, routed)           0.000     0.440    p_0_in[1]
    SLICE_X0Y53          FDRE                                         r  S_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            S_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.186ns (42.120%)  route 0.256ns (57.880%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  S_reg[0]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  S_reg[0]/Q
                         net (fo=8, routed)           0.256     0.397    S_reg_n_0_[0]
    SLICE_X0Y53          LUT2 (Prop_lut2_I0_O)        0.045     0.442 r  S[0]_i_1/O
                         net (fo=1, routed)           0.000     0.442    p_0_in[0]
    SLICE_X0Y53          FDRE                                         r  S_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.722ns  (logic 0.186ns (25.777%)  route 0.536ns (74.223%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  S_reg[0]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  S_reg[0]/Q
                         net (fo=8, routed)           0.359     0.500    S_reg_n_0_[0]
    SLICE_X0Y65          LUT3 (Prop_lut3_I1_O)        0.045     0.545 r  DP_i_1/O
                         net (fo=1, routed)           0.177     0.722    DP_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  DP_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD1[2]
                            (input port)
  Destination:            Seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.301ns (31.181%)  route 0.663ns (68.819%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  BCD1[2] (IN)
                         net (fo=0)                   0.000     0.000    BCD1[2]
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  BCD1_IBUF[2]_inst/O
                         net (fo=1, routed)           0.396     0.606    BCD1_IBUF[2]
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.045     0.651 r  Seg[6]_i_3/O
                         net (fo=7, routed)           0.267     0.919    sel0[2]
    SLICE_X0Y66          LUT4 (Prop_lut4_I1_O)        0.045     0.964 r  Seg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.964    Seg[6]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  Seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD1[1]
                            (input port)
  Destination:            Seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.303ns (31.099%)  route 0.672ns (68.901%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  BCD1[1] (IN)
                         net (fo=0)                   0.000     0.000    BCD1[1]
    T15                  IBUF (Prop_ibuf_I_O)         0.213     0.213 r  BCD1_IBUF[1]_inst/O
                         net (fo=1, routed)           0.407     0.620    BCD1_IBUF[1]
    SLICE_X0Y71          LUT6 (Prop_lut6_I0_O)        0.045     0.665 r  Seg[6]_i_5/O
                         net (fo=7, routed)           0.265     0.930    sel0[1]
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.045     0.975 r  Seg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.975    Seg[0]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  Seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD1[1]
                            (input port)
  Destination:            Seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.978ns  (logic 0.306ns (31.310%)  route 0.672ns (68.690%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  BCD1[1] (IN)
                         net (fo=0)                   0.000     0.000    BCD1[1]
    T15                  IBUF (Prop_ibuf_I_O)         0.213     0.213 r  BCD1_IBUF[1]_inst/O
                         net (fo=1, routed)           0.407     0.620    BCD1_IBUF[1]
    SLICE_X0Y71          LUT6 (Prop_lut6_I0_O)        0.045     0.665 r  Seg[6]_i_5/O
                         net (fo=7, routed)           0.265     0.930    sel0[1]
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.048     0.978 r  Seg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.978    Seg[1]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  Seg_reg[1]/D
  -------------------------------------------------------------------    -------------------





