==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.1
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab1/fir.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 0.553713 seconds; current memory usage: 53 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'fir' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'fir' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.043102 seconds; current memory usage: 53.4 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'fir' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.012529 seconds; current memory usage: 53.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'fir' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'fir/c' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'fir/x' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'fir_mul_32s_32s_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'fir'.
@I [HLS-111] Elapsed time: 0.020754 seconds; current memory usage: 53.9 MB.
@I [RTMG-282] Generating pipelined core: 'fir_mul_32s_32s_32_6_MulnS_0'
@I [RTMG-278] Implementing memory 'fir_shift_reg_ram' using distributed RAMs with power-on initialization.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'fir'.
@I [WVHDL-304] Generating RTL VHDL for 'fir'.
@I [WVLOG-307] Generating RTL Verilog for 'fir'.
@I [HLS-112] Total elapsed time: 2.964 seconds; peak memory usage: 53.9 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
