# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3615 \
    name data_176_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_176_val \
    op interface \
    ports { data_176_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3616 \
    name data_177_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_177_val \
    op interface \
    ports { data_177_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3617 \
    name data_178_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_178_val \
    op interface \
    ports { data_178_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3618 \
    name data_179_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_179_val \
    op interface \
    ports { data_179_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3619 \
    name data_180_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_180_val \
    op interface \
    ports { data_180_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3620 \
    name data_181_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_181_val \
    op interface \
    ports { data_181_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3621 \
    name data_182_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_182_val \
    op interface \
    ports { data_182_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3622 \
    name data_183_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_183_val \
    op interface \
    ports { data_183_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3623 \
    name data_184_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_184_val \
    op interface \
    ports { data_184_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3624 \
    name data_185_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_185_val \
    op interface \
    ports { data_185_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3625 \
    name data_186_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_186_val \
    op interface \
    ports { data_186_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3626 \
    name data_187_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_187_val \
    op interface \
    ports { data_187_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3627 \
    name data_188_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_188_val \
    op interface \
    ports { data_188_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3628 \
    name data_189_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_189_val \
    op interface \
    ports { data_189_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3629 \
    name data_190_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_190_val \
    op interface \
    ports { data_190_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3630 \
    name data_191_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_191_val \
    op interface \
    ports { data_191_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3631 \
    name weights_176_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_176_val \
    op interface \
    ports { weights_176_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3632 \
    name weights_177_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_177_val \
    op interface \
    ports { weights_177_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3633 \
    name weights_178_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_178_val \
    op interface \
    ports { weights_178_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3634 \
    name weights_179_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_179_val \
    op interface \
    ports { weights_179_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3635 \
    name weights_180_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_180_val \
    op interface \
    ports { weights_180_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3636 \
    name weights_181_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_181_val \
    op interface \
    ports { weights_181_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3637 \
    name weights_182_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_182_val \
    op interface \
    ports { weights_182_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3638 \
    name weights_183_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_183_val \
    op interface \
    ports { weights_183_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3639 \
    name weights_184_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_184_val \
    op interface \
    ports { weights_184_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3640 \
    name weights_185_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_185_val \
    op interface \
    ports { weights_185_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3641 \
    name weights_186_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_186_val \
    op interface \
    ports { weights_186_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3642 \
    name weights_187_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_187_val \
    op interface \
    ports { weights_187_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3643 \
    name weights_188_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_188_val \
    op interface \
    ports { weights_188_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3644 \
    name weights_189_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_189_val \
    op interface \
    ports { weights_189_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3645 \
    name weights_190_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_190_val \
    op interface \
    ports { weights_190_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3646 \
    name weights_191_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_191_val \
    op interface \
    ports { weights_191_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3647 \
    name idx \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_idx \
    op interface \
    ports { idx { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


