
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.112471                       # Number of seconds simulated
sim_ticks                                112471295529                       # Number of ticks simulated
final_tick                               642109012839                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135493                       # Simulator instruction rate (inst/s)
host_op_rate                                   171064                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6880042                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888808                       # Number of bytes of host memory used
host_seconds                                 16347.47                       # Real time elapsed on the host
sim_insts                                  2214963972                       # Number of instructions simulated
sim_ops                                    2796462198                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     12287232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4543872                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16834432                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1953792                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1953792                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        95994                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        35499                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                131519                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15264                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15264                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11381                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    109247715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18209                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     40400281                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               149677586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11381                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18209                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29590                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17371472                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17371472                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17371472                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11381                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    109247715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18209                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     40400281                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              167049058                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               269715338                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21369147                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17403788                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1906062                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8399911                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8094507                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230242                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86411                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192959892                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120242955                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21369147                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10324749                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25412495                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5669174                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      19155696                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11799448                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1903666                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    241262961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.602894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.959901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       215850466     89.47%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2722792      1.13%     90.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2132954      0.88%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2292516      0.95%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1956794      0.81%     93.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1087691      0.45%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746066      0.31%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1941706      0.80%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12531976      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    241262961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.079229                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.445814                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190689760                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     21463044                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25269805                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       112005                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3728343                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3644176                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6535                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145190139                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51744                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3728343                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190949539                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       17897459                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2441677                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25125811                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1120120                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     144969672                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2415                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        427463                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       560164                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8348                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202833111                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675633458                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675633458                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34382405                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32747                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16667                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3603569                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13951847                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7843315                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       291719                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1743305                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144456734                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32747                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137151751                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        75437                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     19997251                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41272292                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          587                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    241262961                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.568474                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.276951                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    183401106     76.02%     76.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24398308     10.11%     86.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12305195      5.10%     91.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7981841      3.31%     94.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6580495      2.73%     97.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2585751      1.07%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3178598      1.32%     99.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778129      0.32%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53538      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    241262961                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962041     75.30%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146022     11.43%     86.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169632     13.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113719012     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006802      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13605997      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7803860      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137151751                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.508506                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277695                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009316                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    516919595                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164487457                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133352153                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138429446                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       145361                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1800247                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          725                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       133749                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          549                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3728343                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       17114510                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       322741                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144489481                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          382                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13951847                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7843315                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16667                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        251557                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12512                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          725                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1133608                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064812                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2198420                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134572355                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13478248                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2579396                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21281434                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19210030                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7803186                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.498942                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133353906                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133352153                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79196542                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213441886                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.494418                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371045                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22034182                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1927209                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    237534618                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.515573                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367239                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    187811897     79.07%     79.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23290045      9.80%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10799745      4.55%     93.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818239      2.03%     95.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3649603      1.54%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1540653      0.65%     97.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1536347      0.65%     98.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1102360      0.46%     98.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2985729      1.26%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    237534618                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2985729                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           379049434                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292729496                       # The number of ROB writes
system.switch_cpus0.timesIdled                2850402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28452377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.697153                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.697153                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.370761                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.370761                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608372784                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183736929                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137850158                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               269715338                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23175463                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19017964                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2166545                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9803385                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9123917                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2313180                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       102119                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    207887928                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127131859                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23175463                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11437097                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27412181                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5996171                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      10539503                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12570637                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2157271                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    249650483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.624673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.981304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       222238302     89.02%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2041667      0.82%     89.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3697774      1.48%     91.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2185362      0.88%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1794508      0.72%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1595803      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          885183      0.35%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2206533      0.88%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13005351      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    249650483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.085926                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.471356                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       206181229                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     12259448                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27332213                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        66998                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3810592                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3808405                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155882738                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1624                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3810592                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       206485332                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         895248                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     10433049                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27077234                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       949025                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155835200                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        103768                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       547901                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    219572530                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    723223030                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    723223030                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    186668519                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32904006                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37136                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18592                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2743999                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14461911                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7806580                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        75345                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1760824                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154654951                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37136                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147540782                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        69211                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18197939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37491623                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    249650483                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.590989                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.279744                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    188201692     75.39%     75.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24460699      9.80%     85.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12797780      5.13%     90.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9014773      3.61%     93.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9017758      3.61%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3227505      1.29%     98.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2461442      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       287677      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       181157      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    249650483                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          53943     13.66%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176048     44.60%     58.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       164765     41.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124490947     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2018851      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18544      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13226133      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7786307      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147540782                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.547024                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             394756                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    545196014                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    172890282                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145025962                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147935538                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       299456                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2332455                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          256                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        93458                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3810592                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         680949                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58828                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154692087                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        17203                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14461911                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7806580                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18592                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         48436                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          256                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1250279                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1129368                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2379647                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145859229                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13125234                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1681553                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20911536                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20670092                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7786302                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.540790                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145026020                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145025962                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84866479                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231091943                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.537700                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367241                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108533910                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    133783321                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20909042                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37088                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2184858                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    245839891                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.544189                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.394958                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    191222249     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26636261     10.83%     88.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10224068      4.16%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5382595      2.19%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4571182      1.86%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2171833      0.88%     97.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1020726      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1604926      0.65%     98.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3006051      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    245839891                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108533910                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     133783321                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19842576                       # Number of memory references committed
system.switch_cpus1.commit.loads             12129454                       # Number of loads committed
system.switch_cpus1.commit.membars              18544                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19410580                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        120439393                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2767011                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3006051                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           397526203                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          313195324                       # The number of ROB writes
system.switch_cpus1.timesIdled                3065292                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20064855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108533910                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            133783321                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108533910                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.485079                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.485079                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.402402                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.402402                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655869237                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202583888                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144368492                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37088                       # number of misc regfile writes
system.l20.replacements                        103871                       # number of replacements
system.l20.tagsinuse                               32                       # Cycle average of tags in use
system.l20.total_refs                             152                       # Total number of references to valid blocks.
system.l20.sampled_refs                        103903                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.001463                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.452970                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.003551                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    29.538676                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.004803                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.076655                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000111                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.923084                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000150                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          152                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    152                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7867                       # number of Writeback hits
system.l20.Writeback_hits::total                 7867                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          152                       # number of demand (read+write) hits
system.l20.demand_hits::total                     152                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          152                       # number of overall hits
system.l20.overall_hits::total                    152                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        95994                       # number of ReadReq misses
system.l20.ReadReq_misses::total                96004                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        95994                       # number of demand (read+write) misses
system.l20.demand_misses::total                 96004                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        95994                       # number of overall misses
system.l20.overall_misses::total                96004                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1703516                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  20344941477                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    20346644993                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1703516                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  20344941477                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     20346644993                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1703516                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  20344941477                       # number of overall miss cycles
system.l20.overall_miss_latency::total    20346644993                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96146                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96156                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7867                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7867                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96146                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96156                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96146                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96156                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.998419                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.998419                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.998419                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.998419                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.998419                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.998419                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 170351.600000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 211939.719951                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 211935.388036                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 170351.600000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 211939.719951                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 211935.388036                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 170351.600000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 211939.719951                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 211935.388036                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7719                       # number of writebacks
system.l20.writebacks::total                     7719                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        95994                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           96004                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        95994                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            96004                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        95994                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           96004                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1104404                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  14590667808                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  14591772212                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1104404                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  14590667808                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  14591772212                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1104404                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  14590667808                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  14591772212                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.998419                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.998419                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.998419                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.998419                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.998419                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.998419                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 110440.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 151995.622726                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 151991.294238                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 110440.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 151995.622726                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 151991.294238                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 110440.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 151995.622726                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 151991.294238                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         43193                       # number of replacements
system.l21.tagsinuse                               32                       # Cycle average of tags in use
system.l21.total_refs                             134                       # Total number of references to valid blocks.
system.l21.sampled_refs                         43225                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.003100                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            5.923370                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.008695                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    26.061421                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.006514                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.185105                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000272                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.814419                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000204                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          134                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    134                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7678                       # number of Writeback hits
system.l21.Writeback_hits::total                 7678                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          134                       # number of demand (read+write) hits
system.l21.demand_hits::total                     134                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          134                       # number of overall hits
system.l21.overall_hits::total                    134                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        35499                       # number of ReadReq misses
system.l21.ReadReq_misses::total                35515                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        35499                       # number of demand (read+write) misses
system.l21.demand_misses::total                 35515                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        35499                       # number of overall misses
system.l21.overall_misses::total                35515                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3016021                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   7221777577                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7224793598                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3016021                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   7221777577                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7224793598                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3016021                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   7221777577                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7224793598                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        35633                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              35649                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7678                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7678                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        35633                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               35649                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        35633                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              35649                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.996239                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.996241                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.996239                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.996241                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.996239                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.996241                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 188501.312500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203436.084876                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203429.356554                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 188501.312500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203436.084876                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203429.356554                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 188501.312500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203436.084876                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203429.356554                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7545                       # number of writebacks
system.l21.writebacks::total                     7545                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        35499                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           35515                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        35499                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            35515                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        35499                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           35515                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2052711                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5085013825                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5087066536                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2052711                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5085013825                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5087066536                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2052711                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5085013825                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5087066536                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.996239                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.996241                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.996239                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.996241                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.996239                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.996241                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128294.437500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143243.861095                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143237.126172                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 128294.437500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143243.861095                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143237.126172                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 128294.437500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143243.861095                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143237.126172                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.996591                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011807088                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849738.734918                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.996591                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016020                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876597                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11799438                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11799438                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11799438                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11799438                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11799438                       # number of overall hits
system.cpu0.icache.overall_hits::total       11799438                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1891516                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1891516                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1891516                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1891516                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1891516                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1891516                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11799448                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11799448                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11799448                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11799448                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11799448                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11799448                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 189151.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 189151.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 189151.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 189151.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 189151.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 189151.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1786516                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1786516                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1786516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1786516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1786516                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1786516                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178651.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178651.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178651.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178651.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178651.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178651.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96146                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190962831                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96402                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1980.901133                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.615764                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.384236                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916468                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083532                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10378557                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10378557                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677217                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677217                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16484                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16484                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18055774                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18055774                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18055774                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18055774                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402701                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402701                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402796                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402796                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402796                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402796                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  87894442283                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  87894442283                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8833014                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8833014                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  87903275297                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  87903275297                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  87903275297                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  87903275297                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10781258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10781258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18458570                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18458570                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18458570                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18458570                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037352                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037352                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021822                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021822                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021822                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021822                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 218262.289597                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 218262.289597                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 92979.094737                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92979.094737                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 218232.741380                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 218232.741380                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 218232.741380                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 218232.741380                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7867                       # number of writebacks
system.cpu0.dcache.writebacks::total             7867                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306555                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306555                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306650                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306650                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306650                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306650                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96146                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96146                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96146                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96146                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96146                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96146                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  21156638428                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  21156638428                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  21156638428                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  21156638428                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  21156638428                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  21156638428                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008918                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008918                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005209                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005209                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005209                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005209                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 220046.995486                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 220046.995486                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 220046.995486                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 220046.995486                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 220046.995486                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 220046.995486                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.080613                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019008334                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205645.744589                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.080613                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024168                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738911                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12570621                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12570621                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12570621                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12570621                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12570621                       # number of overall hits
system.cpu1.icache.overall_hits::total       12570621                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3316821                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3316821                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3316821                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3316821                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3316821                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3316821                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12570637                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12570637                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12570637                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12570637                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12570637                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12570637                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 207301.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 207301.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 207301.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 207301.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 207301.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 207301.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3148821                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3148821                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3148821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3148821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3148821                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3148821                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 196801.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 196801.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 196801.312500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 196801.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 196801.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 196801.312500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 35633                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164723433                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35889                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4589.802809                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.522058                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.477942                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904383                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095617                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9780937                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9780937                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7676034                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7676034                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18571                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18571                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18544                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18544                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17456971                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17456971                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17456971                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17456971                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        91844                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        91844                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        91844                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         91844                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        91844                       # number of overall misses
system.cpu1.dcache.overall_misses::total        91844                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20428501146                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20428501146                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20428501146                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20428501146                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20428501146                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20428501146                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9872781                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9872781                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7676034                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7676034                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18544                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18544                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17548815                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17548815                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17548815                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17548815                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009303                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009303                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005234                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005234                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005234                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005234                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 222426.082771                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 222426.082771                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 222426.082771                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 222426.082771                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 222426.082771                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 222426.082771                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7678                       # number of writebacks
system.cpu1.dcache.writebacks::total             7678                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        56211                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        56211                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        56211                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        56211                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        56211                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        56211                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35633                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35633                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        35633                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        35633                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        35633                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        35633                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7540768923                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7540768923                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7540768923                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7540768923                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7540768923                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7540768923                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 211623.184211                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 211623.184211                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 211623.184211                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 211623.184211                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 211623.184211                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 211623.184211                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
