read -sv run_verilog_mid/adder_32b_9_77_52473dec4bb4a15834b79382e0a75229.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_77_52473dec4bb4a15834b79382e0a75229_yosys.v
