#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jan  4 21:39:57 2024
# Process ID: 2181724
# Current directory: /root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.runs/impl_1
# Command line: vivado -log cpm_pcie_exerciser_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source cpm_pcie_exerciser_wrapper.tcl -notrace
# Log file: /root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.runs/impl_1/cpm_pcie_exerciser_wrapper.vdi
# Journal file: /root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.runs/impl_1/vivado.jou
# Running On: matthew-xilinx, OS: Linux, CPU Frequency: 2286.815 MHz, CPU Physical cores: 32, Host memory: 269937 MB
#-----------------------------------------------------------
Sourcing tcl script '/root/.Xilinx/Vivado/Vivado_init.tcl'
501 Beta devices matching pattern found, 126 enabled.
enable_beta_device: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2433.844 ; gain = 133.934 ; free physical = 221688 ; free virtual = 238182
source cpm_pcie_exerciser_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top cpm_pcie_exerciser_wrapper -part xcvp1202-vsva2785-2MHP-e-S-es1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvp1202-vsva2785-2MHP-e-S-es1
INFO: [Project 1-454] Reading design checkpoint '/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/axis_ila_0.dcp' for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set'
INFO: [Project 1-454] Reading design checkpoint '/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/axis_ila_1.dcp' for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states'
INFO: [Project 1-454] Reading design checkpoint '/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/axis_ila_2.dcp' for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states'
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3784.125 ; gain = 0.000 ; free physical = 220340 ; free virtual = 236834
INFO: [Netlist 29-17] Analyzing 2528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Constraints 18-6336] Loading Clock Expansion Window constraints config file for device xcvp1202.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states UUID: a257383d-c778-5116-b882-c54a32b8ce21 
INFO: [Chipscope 16-324] Core: pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states UUID: 4820ea5a-7755-5add-9b86-9fcb564a34cf 
INFO: [Chipscope 16-324] Core: pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set UUID: 4f88c4c8-e73f-5dc4-abfa-36aa239ce653 
Reading NOC Solution File '/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.runs/synth_1/cpm_pcie_exerciser_wrapper/cpm_pcie_exerciser_wrapper.ncr'
Reading Traffic File '/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/bd/exerciser/nsln/exerciser.nts' for cell 'exerciser_i'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). Noc Frequency: 1000 0 error slaves
INFO: [Constraints 18-5160] Reading Static MEM File '/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/bd/exerciser/ip/exerciser_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_6f6a_cpm_0_0_gt_quad_3.mem' for cell 'exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst'
INFO: [Constraints 18-5160] Reading Static MEM File '/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/bd/exerciser/ip/exerciser_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_6f6a_cpm_0_0_gt_quad_2.mem' for cell 'exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_10/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu6_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_10/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu6_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_16/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu12_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_16/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu12_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_17/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_17/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_23/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/tc_axis_mu0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_23/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/tc_axis_mu0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_24/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/cc_axis_mu0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_24/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/cc_axis_mu0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_25/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/cc_axis_mu1/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_25/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/cc_axis_mu1/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_26/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/cc_axis_mu2/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_26/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/cc_axis_mu2/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_27/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/cc_axis_mu3/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_27/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/cc_axis_mu3/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/axis_ila_v1_2/constraints/axis_ila_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/axis_ila_v1_2/constraints/axis_ila_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/axis_ila_v1_2/constraints/axis_ila.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/axis_ila_v1_2/constraints/axis_ila.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_4/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu0_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_4/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu0_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_5/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_5/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_6/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_6/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_7/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_7/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_8/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu4_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_8/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu4_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_9/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu5_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_9/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu5_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_15/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu11_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_15/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu11_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_11/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu7_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_11/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu7_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_12/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu8_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_12/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu8_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_13/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu9_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_13/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu9_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_14/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_14/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_15/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_15/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_16/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu12_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_16/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu12_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_17/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu13_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_17/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu13_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_23/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/tc_axis_mu0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_23/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/tc_axis_mu0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_24/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/cc_axis_mu0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_24/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/cc_axis_mu0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_25/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/cc_axis_mu1/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_25/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/cc_axis_mu1/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_26/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/cc_axis_mu2/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_26/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/cc_axis_mu2/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_27/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/cc_axis_mu3/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/bd_0/ip/ip_27/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/cc_axis_mu3/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/axis_ila_v1_2/constraints/axis_ila_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/axis_ila_v1_2/constraints/axis_ila_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/axis_ila_v1_2/constraints/axis_ila.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_2/axis_ila_v1_2/constraints/axis_ila.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_19/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/cc_axis_mu2/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_19/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/cc_axis_mu2/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/bd/exerciser/ip/exerciser_versal_cips_0_0/bd_0/ip/ip_0/pspmc_v1_3/constraints/usr_constraints.xdc] for cell 'exerciser_i/versal_cips_0/inst/pspmc_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/bd/exerciser/ip/exerciser_versal_cips_0_0/bd_0/ip/ip_0/pspmc_v1_3/constraints/usr_constraints.xdc] for cell 'exerciser_i/versal_cips_0/inst/pspmc_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/bd/exerciser/ip/exerciser_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_6f6a_cpm_0_0_gt_quad_3.xdc] for cell 'exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/bd/exerciser/ip/exerciser_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_6f6a_cpm_0_0_gt_quad_3.xdc:42]
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/bd/exerciser/ip/exerciser_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_6f6a_cpm_0_0_gt_quad_3.xdc] for cell 'exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/bd/exerciser/ip/exerciser_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_6f6a_cpm_0_0_gt_quad_2.xdc] for cell 'exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/bd/exerciser/ip/exerciser_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_6f6a_cpm_0_0_gt_quad_2.xdc:42]
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/bd/exerciser/ip/exerciser_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_6f6a_cpm_0_0_gt_quad_2.xdc] for cell 'exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/bd/exerciser/ip/exerciser_versal_cips_0_0/bd_0/ip/ip_1/ip_cpm5.xdc] for cell 'exerciser_i/versal_cips_0/inst/cpm_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/bd/exerciser/ip/exerciser_versal_cips_0_0/bd_0/ip/ip_1/ip_cpm5.xdc:12]
INFO: [Timing 38-2] Deriving generated clocks [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/bd/exerciser/ip/exerciser_versal_cips_0_0/bd_0/ip/ip_1/ip_cpm5.xdc:12]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 5883.711 ; gain = 1576.715 ; free physical = 218468 ; free virtual = 234962
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/bd/exerciser/ip/exerciser_versal_cips_0_0/bd_0/ip/ip_1/ip_cpm5.xdc] for cell 'exerciser_i/versal_cips_0/inst/cpm_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_5/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu1_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_5/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu1_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_6/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu2_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_6/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu2_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_7/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu3_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_7/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu3_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_8/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu4_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_8/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu4_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_9/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu5_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_9/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu5_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_10/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu6_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_10/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu6_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/tc_axis_mu0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/tc_axis_mu0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_17/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/cc_axis_mu0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_17/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/cc_axis_mu0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_18/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/cc_axis_mu1/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_18/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/cc_axis_mu1/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/bd/exerciser/ip/exerciser_versal_cips_0_0/bd_0/ip/ip_0/bd_6f6a_pspmc_0_0.xdc] for cell 'exerciser_i/versal_cips_0/inst/pspmc_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/bd/exerciser/ip/exerciser_versal_cips_0_0/bd_0/ip/ip_0/bd_6f6a_pspmc_0_0.xdc] for cell 'exerciser_i/versal_cips_0/inst/pspmc_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_20/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/cc_axis_mu3/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_20/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/cc_axis_mu3/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/axis_ila_v1_2/constraints/axis_ila_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/axis_ila_v1_2/constraints/axis_ila_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/axis_ila_v1_2/constraints/axis_ila.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_0/axis_ila_v1_2/constraints/axis_ila.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_4/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu0_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_4/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu0_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_5/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu1_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_5/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu1_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_6/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu2_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_6/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu2_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_7/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu3_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_7/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu3_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_8/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu4_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_8/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu4_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_9/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu5_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_9/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu5_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_10/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu6_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_10/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu6_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_11/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu7_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_11/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu7_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_12/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu8_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_12/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu8_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_13/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_13/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst'
Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_14/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu10_0/inst'
Finished Parsing XDC File [/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.gen/sources_1/ip/axis_ila_1/bd_0/ip/ip_14/axis_mu_v1_0/constraints/axis_mu_impl.xdc] for cell 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu10_0/inst'
Parsing XDC File [/tools/Xilinx/Vivado/2023.1/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_ACAP_CPM_PCIE_PIO_Design/cpm5_pcie_pio/constraints/top_impl.xdc]
Finished Parsing XDC File [/tools/Xilinx/Vivado/2023.1/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_ACAP_CPM_PCIE_PIO_Design/cpm5_pcie_pio/constraints/top_impl.xdc]
INFO: [Project 1-1714] 41 XPM XDC files have been applied to the design.
WARNING: [Chipscope 16-570] Could not find a suitable clock for the AXI Debug Hub aclk pin during core insertion. This may cause timing violations in your design.
Details: During core insertion, a clock with a period more than 5 ns could not be found for connection to the aclk pin of the AXI Debug Hub. Instead, the clock 'pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/clk' with a period of 4.00 was used.
Resolution: If you encounter timing violations associated with the AXI Debug Hub due to the clock connected to the aclk pin of AXI Debug Hub, there are some things you can do to intervene:
1) if a suitable clock exists in the synthesized design, use the connect_debug_port XDC command to direct Vivado to use this clock to drive the aclk pin of the inserted AXI Debug Hub
2) if no suitable clock exists in the synthesized design, create a clock in your source code (i.e., using the clock wizard) and connect it to a manually instantiated AXI Debug Hub in your source code
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5883.711 ; gain = 0.000 ; free physical = 218464 ; free virtual = 234959
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2528 instances were transformed.
  (CARRY8) => LUT6CY (LUTCY1, LUTCY2): 1160 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 979 instances
  DSP58 => DSP58 (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, VCC): 1 instance 
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 368 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 20 instances

82 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 5883.711 ; gain = 3064.367 ; free physical = 218464 ; free virtual = 234959
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202-es1'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 5947.742 ; gain = 64.031 ; free physical = 218463 ; free virtual = 234958

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15992ee89

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5947.742 ; gain = 0.000 ; free physical = 218454 ; free virtual = 234950

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : proc_sys_reset 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:proc_sys_reset:5.0 for cell proc_sys_reset_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : axi_dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:axi_dbg_hub:2.0 for cell axi_dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : axi_noc 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:axi_noc:1.0 for cell axi_noc_CV.
Reading Traffic File '/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.runs/impl_1/.Xil/Vivado-2181724-matthew-xilinx/axi_noc_CV.0/out/noc.nts'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 2 insts (0 INI), 1 path  (0 INI). After Merge: 2 insts (0 INI), 1 path  (0 INI). Noc Frequency: 1000 0 error slaves
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 5a94ae99
NoC Constraints | Checksum: 6b1e75c1
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 3f42f11
INFO: [Chipscope 16-324] Core: axi_dbg_hub UUID: b9d1f848-6d8a-558e-b272-313ca4912c24 
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5947.742 ; gain = 0.000 ; free physical = 218388 ; free virtual = 234890
Phase 1 Generate And Synthesize Debug Cores | Checksum: 11f07c3b7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 5947.742 ; gain = 0.000 ; free physical = 218388 ; free virtual = 234890
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 39 pins
INFO: [Opt 31-138] Pushed 74 inverter(s) to 4709 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 224bbb35b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 5947.742 ; gain = 0.000 ; free physical = 218386 ; free virtual = 234888
INFO: [Opt 31-389] Phase Retarget created 593 cells and removed 901 cells
INFO: [Opt 31-1021] In phase Retarget, 119 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 215a44015

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 5947.742 ; gain = 0.000 ; free physical = 218386 ; free virtual = 234888
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 116 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1405 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1fb82655c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 5947.742 ; gain = 0.000 ; free physical = 218385 ; free virtual = 234888
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 7791 cells
INFO: [Opt 31-1021] In phase Sweep, 8679 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 1fb82655c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 5947.742 ; gain = 0.000 ; free physical = 218385 ; free virtual = 234888
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 182d9e767

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 5947.742 ; gain = 0.000 ; free physical = 218385 ; free virtual = 234888
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 182d9e767

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 5947.742 ; gain = 0.000 ; free physical = 218385 ; free virtual = 234888
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1217 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             593  |             901  |                                            119  |
|  Constant propagation         |               1  |             116  |                                           1405  |
|  Sweep                        |               0  |            7791  |                                           8679  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           1217  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5947.742 ; gain = 0.000 ; free physical = 218385 ; free virtual = 234888
Ending Logic Optimization Task | Checksum: 182d9e767

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 5947.742 ; gain = 0.000 ; free physical = 218385 ; free virtual = 234888

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 182d9e767

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5947.742 ; gain = 0.000 ; free physical = 218385 ; free virtual = 234888

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5947.742 ; gain = 0.000 ; free physical = 218385 ; free virtual = 234888
Ending Netlist Obfuscation Task | Checksum: 182d9e767

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5947.742 ; gain = 0.000 ; free physical = 218385 ; free virtual = 234888
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 5947.742 ; gain = 64.031 ; free physical = 218385 ; free virtual = 234888
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-4] Executing : report_drc -file cpm_pcie_exerciser_wrapper_drc_opted.rpt -pb cpm_pcie_exerciser_wrapper_drc_opted.pb -rpx cpm_pcie_exerciser_wrapper_drc_opted.rpx
Command: report_drc -file cpm_pcie_exerciser_wrapper_drc_opted.rpt -pb cpm_pcie_exerciser_wrapper_drc_opted.pb -rpx cpm_pcie_exerciser_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.runs/impl_1/cpm_pcie_exerciser_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.26 . Memory (MB): peak = 6082.164 ; gain = 57.020 ; free physical = 218245 ; free virtual = 234778
INFO: [Common 17-1381] The checkpoint '/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.runs/impl_1/cpm_pcie_exerciser_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202-es1'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 56 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6098.172 ; gain = 0.000 ; free physical = 218252 ; free virtual = 234775
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13ab89ecf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6098.172 ; gain = 0.000 ; free physical = 218252 ; free virtual = 234775
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6098.172 ; gain = 0.000 ; free physical = 218252 ; free virtual = 234775

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12cae5dc6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 6672.852 ; gain = 574.680 ; free physical = 217649 ; free virtual = 234172

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1771372b8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 6943.246 ; gain = 845.074 ; free physical = 217381 ; free virtual = 233904

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1771372b8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 6943.246 ; gain = 845.074 ; free physical = 217381 ; free virtual = 233904
Phase 1 Placer Initialization | Checksum: 1771372b8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 6943.246 ; gain = 845.074 ; free physical = 217380 ; free virtual = 233903

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1f7a986be

Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 6989.664 ; gain = 891.492 ; free physical = 217359 ; free virtual = 233882

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3165] Check ILP status: ILP-based clock placer completed successfully 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6989.664 ; gain = 0.000 ; free physical = 217359 ; free virtual = 233882
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1ec3be7fd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 6989.664 ; gain = 891.492 ; free physical = 217359 ; free virtual = 233882

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1ec3be7fd

Time (s): cpu = 00:01:10 ; elapsed = 00:00:36 . Memory (MB): peak = 7555.645 ; gain = 1457.473 ; free physical = 216750 ; free virtual = 233273

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 19b250541

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 7587.660 ; gain = 1489.488 ; free physical = 216749 ; free virtual = 233272

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 19b250541

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 7587.660 ; gain = 1489.488 ; free physical = 216749 ; free virtual = 233272
Phase 2.1.1 Partition Driven Placement | Checksum: 19b250541

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 7587.660 ; gain = 1489.488 ; free physical = 216749 ; free virtual = 233272
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 5a94ae99
NoC Constraints | Checksum: 62edeaa1
NoC Incremental Solution | Checksum: 3f42f11
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 3344b84b
Phase 2.1 Floorplanning | Checksum: 21f22ff68

Time (s): cpu = 00:01:15 ; elapsed = 00:00:37 . Memory (MB): peak = 7587.660 ; gain = 1489.488 ; free physical = 216749 ; free virtual = 233272

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f7cc9405

Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 7587.660 ; gain = 1489.488 ; free physical = 216749 ; free virtual = 233272

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1da78fbd9

Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 7587.660 ; gain = 1489.488 ; free physical = 216749 ; free virtual = 233272

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 124e0df77

Time (s): cpu = 00:05:39 ; elapsed = 00:01:42 . Memory (MB): peak = 7777.691 ; gain = 1679.520 ; free physical = 216543 ; free virtual = 233066

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 65 LUTNM shape to break, 2694 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 22, two critical 43, total 64, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1320 nets or LUTs. Breaked 64 LUTs, combined 1256 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[904] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[913] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[921] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[902] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[922] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[903] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[920] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[901] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[1012] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[919] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net aer_err_cor_reg[10] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net p_9_in[3] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[912] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[1023] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[1022] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[914] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[905] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[896] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[892] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[891] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[918] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[907] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[909] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[898] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[900] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[897] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[915] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[1021] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[917] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[911] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[906] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[899] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[910] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net s_axis_rq_tdata[908] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net cfg_msg_transmit_data[0] due to MARK_DEBUG attribute.
INFO: [Physopt 32-1030] Pass 1. Identified 21 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 3 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 3 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7777.691 ; gain = 0.000 ; free physical = 216543 ; free virtual = 233066
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/pcie1_user_reset. Replicated 10 times.
INFO: [Physopt 32-81] Processed net proc_sys_reset/U0/peripheral_aresetn[0]. Replicated 2 times.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-782] Net pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[112]_0[23] was not replicated
INFO: [Physopt 32-780] Instance pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_ila_intf/inst has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-232] Optimized 2 nets. Created 12 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 12 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 7777.691 ; gain = 0.000 ; free physical = 216543 ; free virtual = 233066
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7777.691 ; gain = 0.000 ; free physical = 216544 ; free virtual = 233067
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7777.691 ; gain = 0.000 ; free physical = 216544 ; free virtual = 233067

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           64  |           1256  |                  1320  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |          35  |           1  |  00:00:00  |
|  Very High Fanout                                 |           12  |              0  |                     2  |           2  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           76  |           1256  |                  1323  |          37  |          10  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 12420ad75

Time (s): cpu = 00:05:46 ; elapsed = 00:01:47 . Memory (MB): peak = 7777.691 ; gain = 1679.520 ; free physical = 216543 ; free virtual = 233066
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7777.691 ; gain = 0.000 ; free physical = 216545 ; free virtual = 233068
Phase 2.4 Global Placement Core | Checksum: 2d6695636

Time (s): cpu = 00:06:24 ; elapsed = 00:01:57 . Memory (MB): peak = 7777.691 ; gain = 1679.520 ; free physical = 216544 ; free virtual = 233067
Phase 2 Global Placement | Checksum: 1b7fb55ff

Time (s): cpu = 00:06:24 ; elapsed = 00:01:57 . Memory (MB): peak = 7777.691 ; gain = 1679.520 ; free physical = 216544 ; free virtual = 233067

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 247fcfcb0

Time (s): cpu = 00:06:43 ; elapsed = 00:02:02 . Memory (MB): peak = 7777.691 ; gain = 1679.520 ; free physical = 216544 ; free virtual = 233067

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ba7750f5

Time (s): cpu = 00:06:54 ; elapsed = 00:02:07 . Memory (MB): peak = 7777.691 ; gain = 1679.520 ; free physical = 216543 ; free virtual = 233066

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1c62ab6cb

Time (s): cpu = 00:07:16 ; elapsed = 00:02:14 . Memory (MB): peak = 7791.691 ; gain = 1693.520 ; free physical = 216527 ; free virtual = 233050

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 172189cab

Time (s): cpu = 00:07:16 ; elapsed = 00:02:14 . Memory (MB): peak = 7791.691 ; gain = 1693.520 ; free physical = 216527 ; free virtual = 233050

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1e90bff36

Time (s): cpu = 00:07:19 ; elapsed = 00:02:17 . Memory (MB): peak = 7791.691 ; gain = 1693.520 ; free physical = 216508 ; free virtual = 233031
Phase 3.3.3 Slice Area Swap | Checksum: 1e90bff36

Time (s): cpu = 00:07:19 ; elapsed = 00:02:17 . Memory (MB): peak = 7791.691 ; gain = 1693.520 ; free physical = 216508 ; free virtual = 233031
Phase 3.3 Small Shape DP | Checksum: e57918fc

Time (s): cpu = 00:07:26 ; elapsed = 00:02:19 . Memory (MB): peak = 7791.691 ; gain = 1693.520 ; free physical = 216510 ; free virtual = 233033

Phase 3.4 Optimize BEL assignments
Phase 3.4 Optimize BEL assignments | Checksum: 183d7e754

Time (s): cpu = 00:07:45 ; elapsed = 00:02:25 . Memory (MB): peak = 7791.691 ; gain = 1693.520 ; free physical = 216507 ; free virtual = 233030

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 114dfc68d

Time (s): cpu = 00:07:47 ; elapsed = 00:02:27 . Memory (MB): peak = 7791.691 ; gain = 1693.520 ; free physical = 216506 ; free virtual = 233029

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 8f777ec4

Time (s): cpu = 00:08:04 ; elapsed = 00:02:32 . Memory (MB): peak = 7816.125 ; gain = 1717.953 ; free physical = 216503 ; free virtual = 233026
Phase 3 Detail Placement | Checksum: 8f777ec4

Time (s): cpu = 00:08:04 ; elapsed = 00:02:33 . Memory (MB): peak = 7816.125 ; gain = 1717.953 ; free physical = 216503 ; free virtual = 233026

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7834.109 ; gain = 0.000 ; free physical = 216441 ; free virtual = 232964

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 220d44c11

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.358 | TNS=-8.723 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a81de26e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 7834.109 ; gain = 0.000 ; free physical = 216442 ; free virtual = 232965
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2947b2904

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 7834.109 ; gain = 0.000 ; free physical = 216442 ; free virtual = 232965
Phase 4.1.1.1 BUFG Insertion | Checksum: 220d44c11

Time (s): cpu = 00:08:38 ; elapsed = 00:02:46 . Memory (MB): peak = 7834.109 ; gain = 1735.938 ; free physical = 216442 ; free virtual = 232965

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 220d44c11

Time (s): cpu = 00:08:38 ; elapsed = 00:02:46 . Memory (MB): peak = 7834.109 ; gain = 1735.938 ; free physical = 216442 ; free virtual = 232965

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.146. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 2913774a2

Time (s): cpu = 00:10:12 ; elapsed = 00:04:19 . Memory (MB): peak = 7834.109 ; gain = 1735.938 ; free physical = 216447 ; free virtual = 232970

Time (s): cpu = 00:10:12 ; elapsed = 00:04:19 . Memory (MB): peak = 7834.109 ; gain = 1735.938 ; free physical = 216447 ; free virtual = 232970
Phase 4.1 Post Commit Optimization | Checksum: 2913774a2

Time (s): cpu = 00:10:12 ; elapsed = 00:04:20 . Memory (MB): peak = 7834.109 ; gain = 1735.938 ; free physical = 216447 ; free virtual = 232970
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7940.109 ; gain = 0.000 ; free physical = 216341 ; free virtual = 232864

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 196d56484

Time (s): cpu = 00:10:27 ; elapsed = 00:04:25 . Memory (MB): peak = 7940.109 ; gain = 1841.938 ; free physical = 216341 ; free virtual = 232864

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|              16x16|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                2x2|              16x16|
|___________|___________________|___________________|___________________|
|       West|                4x4|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 196d56484

Time (s): cpu = 00:10:28 ; elapsed = 00:04:26 . Memory (MB): peak = 7940.109 ; gain = 1841.938 ; free physical = 216341 ; free virtual = 232864
Phase 4.3 Placer Reporting | Checksum: 196d56484

Time (s): cpu = 00:10:28 ; elapsed = 00:04:26 . Memory (MB): peak = 7940.109 ; gain = 1841.938 ; free physical = 216341 ; free virtual = 232864

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7940.109 ; gain = 0.000 ; free physical = 216341 ; free virtual = 232864

Time (s): cpu = 00:10:28 ; elapsed = 00:04:26 . Memory (MB): peak = 7940.109 ; gain = 1841.938 ; free physical = 216341 ; free virtual = 232864
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ed8291b6

Time (s): cpu = 00:10:28 ; elapsed = 00:04:26 . Memory (MB): peak = 7940.109 ; gain = 1841.938 ; free physical = 216341 ; free virtual = 232864
Ending Placer Task | Checksum: b6528f06

Time (s): cpu = 00:10:28 ; elapsed = 00:04:26 . Memory (MB): peak = 7940.109 ; gain = 1841.938 ; free physical = 216341 ; free virtual = 232864
INFO: [Common 17-83] Releasing license: Implementation
213 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:10:34 ; elapsed = 00:04:29 . Memory (MB): peak = 7940.109 ; gain = 1857.945 ; free physical = 216341 ; free virtual = 232864
INFO: [runtcl-4] Executing : report_io -file cpm_pcie_exerciser_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.38 . Memory (MB): peak = 7940.109 ; gain = 0.000 ; free physical = 216343 ; free virtual = 232867
INFO: [runtcl-4] Executing : report_utilization -file cpm_pcie_exerciser_wrapper_utilization_placed.rpt -pb cpm_pcie_exerciser_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cpm_pcie_exerciser_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 7940.109 ; gain = 0.000 ; free physical = 216346 ; free virtual = 232870
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 7956.117 ; gain = 8.004 ; free physical = 216247 ; free virtual = 232873
INFO: [Common 17-1381] The checkpoint '/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.runs/impl_1/cpm_pcie_exerciser_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7964.121 ; gain = 24.012 ; free physical = 216321 ; free virtual = 232873
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202-es1'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 7964.121 ; gain = 0.000 ; free physical = 216321 ; free virtual = 232872
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 11.94s |  WALL: 3.10s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7964.121 ; gain = 0.000 ; free physical = 216321 ; free virtual = 232872

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.175 | TNS=-1.823 |
Phase 1 Physical Synthesis Initialization | Checksum: 10f283731

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.175 | TNS=-1.823 |

Phase 2 Clock Skew Optimization
Phase 2 Clock Skew Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 3 Interconnect Retime Optimization
INFO: [Physopt 32-1307] No pins found for interconnect retiming optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1307] No pins found for interconnect retiming optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Interconnect Retime Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 4 Critical Cell Group Optimization
INFO: [Physopt 32-1308] No target optimiztaion net found for cell group optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 4 Critical Cell Group Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 5 LUT Restructuring
INFO: [Physopt 32-670] No setup violation found.  LUT Restructuring was not performed.
Phase 5 LUT Restructuring | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 6 Single LUT Optimization
INFO: [Physopt 32-670] No setup violation found.  Single LUT Optimization was not performed.
Phase 6 Single LUT Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 7 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 7 Shift Register Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 8 Clock Skew Optimization
INFO: [Physopt 32-670] No setup violation found.  Clock Skew Optimization was not performed.
Phase 8 Clock Skew Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 9 Interconnect Retime Optimization
INFO: [Physopt 32-1307] No pins found for interconnect retiming optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1307] No pins found for interconnect retiming optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Interconnect Retime Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 10 Critical Cell Group Optimization
INFO: [Physopt 32-1308] No target optimiztaion net found for cell group optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Critical Cell Group Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 11 LUT Restructuring
INFO: [Physopt 32-670] No setup violation found.  LUT Restructuring was not performed.
Phase 11 LUT Restructuring | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 12 Single LUT Optimization
INFO: [Physopt 32-670] No setup violation found.  Single LUT Optimization was not performed.
Phase 12 Single LUT Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 13 LUT Cascade Optimization
INFO: [Physopt 32-670] No setup violation found.  LUT Cascade Optimization was not performed.
Phase 13 LUT Cascade Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 14 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 14 DSP Register Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 15 BRAM Register Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 16 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 16 URAM Register Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 17 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 17 DSP Register Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 18 BRAM Register Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 19 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 19 URAM Register Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 20 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 20 Shift Register Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 21 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 21 Critical Pin Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 22 Clock Skew Optimization
INFO: [Physopt 32-670] No setup violation found.  Clock Skew Optimization was not performed.
Phase 22 Clock Skew Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 23 Interconnect Retime Optimization
INFO: [Physopt 32-1307] No pins found for interconnect retiming optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1307] No pins found for interconnect retiming optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 Interconnect Retime Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 24 Critical Cell Group Optimization
INFO: [Physopt 32-1308] No target optimiztaion net found for cell group optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 Critical Cell Group Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 25 LUT Restructuring
INFO: [Physopt 32-670] No setup violation found.  LUT Restructuring was not performed.
Phase 25 LUT Restructuring | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 26 Single LUT Optimization
INFO: [Physopt 32-670] No setup violation found.  Single LUT Optimization was not performed.
Phase 26 Single LUT Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 27 LUT Cascade Optimization
INFO: [Physopt 32-670] No setup violation found.  LUT Cascade Optimization was not performed.
Phase 27 LUT Cascade Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 28 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
Phase 28 Critical Path Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 29 BRAM Enable Optimization
Phase 29 BRAM Enable Optimization | Checksum: 10f283731

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873

Phase 30 LUT Cascade Breaking on Clock Domain Crossing Paths
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
Phase 30 LUT Cascade Breaking on Clock Domain Crossing Paths | Checksum: 10f283731

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7972.125 ; gain = 0.000 ; free physical = 216322 ; free virtual = 232873
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.002 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Clock Skew            |          0.177  |          1.823  |            0  |              0  |                    15  |           0  |           1  |  00:00:00  |
|  Interconnect Retime   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell Group   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  LUT Restructuring     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Single LUT            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  LUT Cascade           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                 |          0.177  |          1.823  |            0  |              0  |                    15  |           0  |           9  |  00:00:01  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7972.125 ; gain = 0.000 ; free physical = 216322 ; free virtual = 232873
Ending Physical Synthesis Task | Checksum: 13d723329

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873
INFO: [Common 17-83] Releasing license: Implementation
267 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 7972.125 ; gain = 8.004 ; free physical = 216322 ; free virtual = 232873
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 7972.125 ; gain = 0.000 ; free physical = 216222 ; free virtual = 232874
INFO: [Common 17-1381] The checkpoint '/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.runs/impl_1/cpm_pcie_exerciser_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202-es1'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5e6f1841 ConstDB: 0 ShapeSum: 1b17b802 RouteDB: 3dacd150
INFO: [DRC 23-27] Running DRC with 8 threads
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7972.125 ; gain = 0.000 ; free physical = 216301 ; free virtual = 232879
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ20RXFINEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ20RXFINEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ20RXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ20RXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ20TXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ20TXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ21RXFINEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ21RXFINEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ21RXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ21RXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ21TXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ21TXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ22RXFINEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ22RXFINEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ22RXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ22RXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ22TXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ22TXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ23RXFINEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ23RXFINEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ23RXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ23RXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ23TXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ23TXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ30RXFINEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ30RXFINEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ30RXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ30RXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ30TXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ30TXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ31RXFINEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ31RXFINEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ31RXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ31RXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ31TXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ31TXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ32RXFINEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ32RXFINEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ32RXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ32RXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ32TXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ32TXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ33RXFINEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ33RXFINEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ33RXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ33RXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ33TXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ33TXPHASEALIGNDONESF that is directly connected to the VCC/GND source
Post Restoration Checksum: NetGraph: fb10ae19 | NumContArr: 5b7d8414 | Constraints: a4910d08 | Timing: 0
Phase 1 Build RT Design | Checksum: 1fb1f3f35

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 7972.125 ; gain = 0.000 ; free physical = 216301 ; free virtual = 232879

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1fb1f3f35

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 7972.125 ; gain = 0.000 ; free physical = 216301 ; free virtual = 232879

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1fb1f3f35

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 7972.125 ; gain = 0.000 ; free physical = 216301 ; free virtual = 232879

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: ea1e4b13

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 7972.125 ; gain = 0.000 ; free physical = 216276 ; free virtual = 232853

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 270f2cf47

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 7972.125 ; gain = 0.000 ; free physical = 216277 ; free virtual = 232854
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.121  | TNS=0.000  | WHS=-0.172 | THS=-67.914|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000138601 %
  Global Horizontal Routing Utilization  = 8.07744e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 53146
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 46257
  Number of Partially Routed Nets     = 6889
  Number of Node Overlaps             = 2

Phase 2 Router Initialization | Checksum: 222c19661

Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 8011.121 ; gain = 38.996 ; free physical = 216240 ; free virtual = 232817

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Phase 3.1.1 SLL Assignment | Checksum: 222c19661

Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 8011.121 ; gain = 38.996 ; free physical = 216240 ; free virtual = 232817
Phase 3.1 Global Routing | Checksum: 222c19661

Time (s): cpu = 00:01:05 ; elapsed = 00:00:27 . Memory (MB): peak = 8011.121 ; gain = 38.996 ; free physical = 216240 ; free virtual = 232817
Phase 3 Initial Routing | Checksum: 280e4575c

Time (s): cpu = 00:01:20 ; elapsed = 00:00:38 . Memory (MB): peak = 8011.121 ; gain = 38.996 ; free physical = 216239 ; free virtual = 232816

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3297
 Number of Nodes with overlaps = 405
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.113 | TNS=-0.696 | WHS=0.017  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1ce73970b

Time (s): cpu = 00:03:12 ; elapsed = 00:01:26 . Memory (MB): peak = 8011.121 ; gain = 38.996 ; free physical = 215904 ; free virtual = 232803

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.006  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 3474b081a

Time (s): cpu = 00:03:17 ; elapsed = 00:01:29 . Memory (MB): peak = 8011.121 ; gain = 38.996 ; free physical = 215960 ; free virtual = 232799
Phase 4 Rip-up And Reroute | Checksum: 3474b081a

Time (s): cpu = 00:03:17 ; elapsed = 00:01:29 . Memory (MB): peak = 8011.121 ; gain = 38.996 ; free physical = 215960 ; free virtual = 232799

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 3474b081a

Time (s): cpu = 00:03:17 ; elapsed = 00:01:29 . Memory (MB): peak = 8011.121 ; gain = 38.996 ; free physical = 215960 ; free virtual = 232799

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 3474b081a

Time (s): cpu = 00:03:17 ; elapsed = 00:01:29 . Memory (MB): peak = 8011.121 ; gain = 38.996 ; free physical = 215960 ; free virtual = 232799
Phase 5 Delay and Skew Optimization | Checksum: 3474b081a

Time (s): cpu = 00:03:18 ; elapsed = 00:01:29 . Memory (MB): peak = 8011.121 ; gain = 38.996 ; free physical = 215960 ; free virtual = 232799

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 369518222

Time (s): cpu = 00:03:26 ; elapsed = 00:01:32 . Memory (MB): peak = 8011.121 ; gain = 38.996 ; free physical = 215959 ; free virtual = 232798
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.006  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 369518222

Time (s): cpu = 00:03:26 ; elapsed = 00:01:32 . Memory (MB): peak = 8011.121 ; gain = 38.996 ; free physical = 215959 ; free virtual = 232798
Phase 6 Post Hold Fix | Checksum: 369518222

Time (s): cpu = 00:03:26 ; elapsed = 00:01:32 . Memory (MB): peak = 8011.121 ; gain = 38.996 ; free physical = 215959 ; free virtual = 232798

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.838382 %
  Global Horizontal Routing Utilization  = 0.926492 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 352d670aa

Time (s): cpu = 00:03:27 ; elapsed = 00:01:32 . Memory (MB): peak = 8011.121 ; gain = 38.996 ; free physical = 215959 ; free virtual = 232798

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 352d670aa

Time (s): cpu = 00:03:27 ; elapsed = 00:01:32 . Memory (MB): peak = 8011.121 ; gain = 38.996 ; free physical = 215959 ; free virtual = 232798

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0 to physical pin GTYP_QUAD_X0Y5/HSCLK0_LCPLLNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK0_RPLLGTREFCLK0 to physical pin GTYP_QUAD_X0Y5/HSCLK0_RPLLNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0 to physical pin GTYP_QUAD_X0Y5/HSCLK1_LCPLLNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK1_RPLLGTREFCLK0 to physical pin GTYP_QUAD_X0Y5/HSCLK1_RPLLNORTHREFCLK1
Phase 9 Depositing Routes | Checksum: 2e5cabb33

Time (s): cpu = 00:03:32 ; elapsed = 00:01:36 . Memory (MB): peak = 8011.121 ; gain = 38.996 ; free physical = 215959 ; free virtual = 232798

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.007  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 28fbf2d7b

Time (s): cpu = 00:03:44 ; elapsed = 00:01:39 . Memory (MB): peak = 8011.121 ; gain = 38.996 ; free physical = 215959 ; free virtual = 232798
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: eecb1e5e

Time (s): cpu = 00:03:45 ; elapsed = 00:01:40 . Memory (MB): peak = 8043.137 ; gain = 71.012 ; free physical = 215959 ; free virtual = 232798

Time (s): cpu = 00:03:45 ; elapsed = 00:01:40 . Memory (MB): peak = 8043.137 ; gain = 71.012 ; free physical = 215959 ; free virtual = 232798

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
313 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:53 ; elapsed = 00:01:43 . Memory (MB): peak = 8043.137 ; gain = 71.012 ; free physical = 215959 ; free virtual = 232798
INFO: [runtcl-4] Executing : report_drc -file cpm_pcie_exerciser_wrapper_drc_routed.rpt -pb cpm_pcie_exerciser_wrapper_drc_routed.pb -rpx cpm_pcie_exerciser_wrapper_drc_routed.rpx
Command: report_drc -file cpm_pcie_exerciser_wrapper_drc_routed.rpt -pb cpm_pcie_exerciser_wrapper_drc_routed.pb -rpx cpm_pcie_exerciser_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.runs/impl_1/cpm_pcie_exerciser_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cpm_pcie_exerciser_wrapper_methodology_drc_routed.rpt -pb cpm_pcie_exerciser_wrapper_methodology_drc_routed.pb -rpx cpm_pcie_exerciser_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cpm_pcie_exerciser_wrapper_methodology_drc_routed.rpt -pb cpm_pcie_exerciser_wrapper_methodology_drc_routed.pb -rpx cpm_pcie_exerciser_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.runs/impl_1/cpm_pcie_exerciser_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 8099.188 ; gain = 0.000 ; free physical = 215938 ; free virtual = 232777
INFO: [runtcl-4] Executing : report_power -file cpm_pcie_exerciser_wrapper_power_routed.rpt -pb cpm_pcie_exerciser_wrapper_power_summary_routed.pb -rpx cpm_pcie_exerciser_wrapper_power_routed.rpx
Command: report_power -file cpm_pcie_exerciser_wrapper_power_routed.rpt -pb cpm_pcie_exerciser_wrapper_power_summary_routed.pb -rpx cpm_pcie_exerciser_wrapper_power_routed.rpx
WARNING: [Power 33-422] Few of the IOs have not been defined by the user for which power has been reported as 0 W. 
Please define IOSTANDARD for all the IOs in the design for accurate power estimation.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
323 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 8201.590 ; gain = 102.402 ; free physical = 215934 ; free virtual = 232785
INFO: [runtcl-4] Executing : report_route_status -file cpm_pcie_exerciser_wrapper_route_status.rpt -pb cpm_pcie_exerciser_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file cpm_pcie_exerciser_wrapper_timing_summary_routed.rpt -pb cpm_pcie_exerciser_wrapper_timing_summary_routed.pb -rpx cpm_pcie_exerciser_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MHP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cpm_pcie_exerciser_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cpm_pcie_exerciser_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cpm_pcie_exerciser_wrapper_bus_skew_routed.rpt -pb cpm_pcie_exerciser_wrapper_bus_skew_routed.pb -rpx cpm_pcie_exerciser_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MHP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 8201.590 ; gain = 0.000 ; free physical = 215822 ; free virtual = 232788
INFO: [Common 17-1381] The checkpoint '/root/xuguo/xilinx_pro/vpk120/versal_pcie_cpm5_exerciser/versal_pcie_cpm5_exerciser.runs/impl_1/cpm_pcie_exerciser_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-208] The XPM instance: <pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst> is part of IP: <pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mem>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst> is part of IP: <pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst> is part of IP: <pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst> is part of IP: <pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst> is part of IP: <pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst> is part of IP: <pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_device_image -force cpm_pcie_exerciser_wrapper.pdi
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202-es1'
Running DRC as a precondition to command write_device_image
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC AVALXA-267] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-267] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-267] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-271] CLK_DOM_COM_NC: Cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0 output pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0 multiplier stage pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_29 (pin pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_29/I0) is not included in the LUT equation: 'O6=(A5)+((~A5)*A6)+((~A5)*(~A6)*A1)+((~A5)*(~A6)*(~A1)*A2*(~A3))+((~A5)*(~A6)*(~A1)*(~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 1334 net(s) have no routable loads. The problem bus(es) and/or net(s) are pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_INTR_CTRL/cfg_interrupt_msix_int, pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_INTR_CTRL/cfg_interrupt_msix_vec_pending[1:0], pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_itct/inst/u_mu_itct/cfg_out_o, pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_itct/inst/u_mu_itct/cfg_out_o, pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_itct/inst/u_mu_itct/cfg_out_o, pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/client_tag_released_0, pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/client_tag_released_0_wire, pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/client_tag_released_1, pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/client_tag_released_1_wire, pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/client_tag_released_2, pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/client_tag_released_2_wire, pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/client_tag_released_3, pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/client_tag_released_3_wire, pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/client_tag_released_4, pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/client_tag_released_4_wire... and (the first 15 of 1082 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 60 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
Generating PS PMC files.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
INFO: [Bitstream 40-812] Reading NPI Startup sequence definitions
INFO: [Bitstream 40-811] Reading NPI Shutdown sequence definitions
INFO: [Bitstream 40-810] Reading NPI Preconfig sequence definitions
Creating bitstream...
Writing NPI partition ./cpm_gtyp.rcdo...
Creating bitstream...
INFO: [Bitstream 40-283] Bitstream size = 16648448 bits
Writing CDO partition ./cpm_pcie_exerciser_wrapper.rcdo...
Writing NPI partition ./cpm_pcie_exerciser_wrapper.rnpi...
Generating bif file cpm_pcie_exerciser_wrapper.bif for base design.
Generating Hard Block Files
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
WARNING : No interface that uses file system is available 

/tools/Xilinx/Vivado/2023.1/gnu/microblaze/lin
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_17/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_13/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_13/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_0/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_3/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_8/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_0/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_0/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_8/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_7/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_8/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_0/src
Include files for this library have already been copied.
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_7/src
Include files for this library have already been copied.
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_16/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_7/src
Compiling Xilpdi Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_8/src
Compiling XilLoader Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_1/src
Compiling XilPuf Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_1/src
Compiling XilOcp Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_7/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_8/src
Compiling XilPLMI Library
xplmi_debug.c:78:6: warning: "XPLMI_UART_NUM_INSTANCES" is not defined, evaluates to 0 [-Wundef]
   78 | #if (XPLMI_UART_NUM_INSTANCES > 0U)
      |      ^~~~~~~~~~~~~~~~~~~~~~~~
xplmi_debug.c:84:6: warning: "XPLMI_UART_NUM_INSTANCES" is not defined, evaluates to 0 [-Wundef]
   84 | #if (XPLMI_UART_NUM_INSTANCES > 1U)
      |      ^~~~~~~~~~~~~~~~~~~~~~~~
xplmi_debug.c: In function 'XPlmi_InitUart':
xplmi_debug.c:117:6: warning: "XPLMI_UART_NUM_INSTANCES" is not defined, evaluates to 0 [-Wundef]
  117 | #if (XPLMI_UART_NUM_INSTANCES > 0U)
      |      ^~~~~~~~~~~~~~~~~~~~~~~~
xplmi_debug.c:107:14: warning: unused variable 'UartBaseAddr' [-Wunused-variable]
  107 |         u32 *UartBaseAddr = XPlmi_GetUartBaseAddr();
      |              ^~~~~~~~~~~~
xplmi_debug.c: In function 'XPlmi_ConfigUart':
xplmi_debug.c:204:6: warning: "XPLMI_UART_NUM_INSTANCES" is not defined, evaluates to 0 [-Wundef]
  204 | #if (XPLMI_UART_NUM_INSTANCES > 0U)
      |      ^~~~~~~~~~~~~~~~~~~~~~~~
xplmi_debug.c:201:25: warning: unused parameter 'UartSelect' [-Wunused-parameter]
  201 | int XPlmi_ConfigUart(u8 UartSelect, u8 UartEnable)
      |                      ~~~^~~~~~~~~~
xplmi_debug.c:201:40: warning: unused parameter 'UartEnable' [-Wunused-parameter]
  201 | int XPlmi_ConfigUart(u8 UartSelect, u8 UartEnable)
      |                                     ~~~^~~~~~~~~~
xplmi_debug.c: In function 'outbyte':
xplmi_debug.c:260:6: warning: "XPLMI_UART_NUM_INSTANCES" is not defined, evaluates to 0 [-Wundef]
  260 | #if (XPLMI_UART_NUM_INSTANCES > 0U)
      |      ^~~~~~~~~~~~~~~~~~~~~~~~
xplmi_debug.c: At top level:
xplmi_debug.c:76: warning: macro "XPLMI_UART_SELECT_CURRENT" is not used [-Wunused-macros]
   76 | #define XPLMI_UART_SELECT_CURRENT       (0U) /**< Flag indicates current uart is selected */
      | 
xplmi_debug.c:74: warning: macro "XPLMI_SPP_INPUT_CLK_FREQ" is not used [-Wunused-macros]
   74 | #define XPLMI_SPP_INPUT_CLK_FREQ        (25000000U) /**< SPP Input Clk Freq
      | 
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_0/src
Compiling XilCert Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_1/src
Compiling XilNvm Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_0/src
Compiling XilPM Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_1/src
Compiling XilSecure Library
Finished building libraries sequentially.
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_17/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_13/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_13/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_0/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_3/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_8/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_0/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_0/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_8/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_7/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_8/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_0/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_7/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_16/src
Include files for this library have already been copied.
Include files for this library have already been copied.
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_17/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_13/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_13/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_1/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_0/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_3/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_8/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_0/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_16/src
Compiling xsysmonpsv
DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o
xcoresightpsdcc.c:39:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   39 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:1110:67: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
 1110 | #define XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                                   ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:17: note: in expansion of macro 'XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |                 XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
microblaze_sleep.c:81:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   81 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
Finished building libraries parallelly.
/tools/Xilinx/Vivado/2023.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/bin/microblaze-xilinx-elf/microblaze-xilinx-elf-ar.real: creating versal_cips_0_pspmc_0_psv_pmc_0/lib/libxil.a
Finished building libraries
APU IPIs are not enabled. Linux boot would not work.
lto-wrapper.real: warning: using serial compilation of 5 LTRANS jobs
lto-wrapper.real: note: see the '-flto' option documentation for more information
INFO: [Project 1-1179] Generating cpm_pcie_exerciser_wrapper.bif file ...
Running bootgen.
Found bootgen at /tools/Xilinx/Vivado/2023.1/bin/bootgen
Running '/tools/Xilinx/Vivado/2023.1/bin/bootgen -arch versal -image cpm_pcie_exerciser_wrapper.bif -w -o ./cpm_pcie_exerciser_wrapper.pdi'


****** Bootgen v2023.1
  **** Build date : Apr 18 2023-23:27:00
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

Bootgen Completed Successfully.
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
354 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_device_image completed successfully
write_device_image: Time (s): cpu = 00:02:01 ; elapsed = 00:01:44 . Memory (MB): peak = 10543.828 ; gain = 2302.219 ; free physical = 213768 ; free virtual = 230661
INFO: [Common 17-206] Exiting Vivado at Thu Jan  4 21:50:35 2024...
