Benchmark: b15_C

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
date
Fri May 14 00:09:39 2021
set_host_options -max_cores 8
1
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set timing_separate_clock_gating_group     true
true
set design   [getenv "DESIGN"]
b15_C
set search_path [concat * $search_path]
* . /opt/programs/synopsys/dc/libraries/syn /opt/programs/synopsys/dc/minpower/syn /opt/programs/synopsys/dc/dw/syn_ver /opt/programs/synopsys/dc/dw/sim_ver
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set_dont_use [get_lib_cells NangateOpenCellLibrary/*]
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
1
set_attribute [get_lib_cells NangateOpenCellLibrary/NAND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/AND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/NOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/OR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/OR2_X1 NangateOpenCellLibrary/OR2_X2 NangateOpenCellLibrary/OR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/XOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XOR2_X1 NangateOpenCellLibrary/XOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/XNOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XNOR2_X1 NangateOpenCellLibrary/XNOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/INV_*] dont_use false
Information: Attribute 'dont_use' is set on 6 objects. (UID-186)
NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32
analyze -library WORK -format sverilog ../Results/$design/${design}_lock.v
Running PRESTO HDLC
Compiling source file ../Results/b15_C/b15_C_lock.v
Presto compilation completed successfully.
1
elaborate ${design}_lock
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'b15_C_lock'.
1
create_clock -name VCLK -period 10  -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
set input_ports  [all_inputs]
{READY_N STATEBS16_REG_SCAN_IN REIP_REG_31__SCAN_IN REIP_REG_30__SCAN_IN REIP_REG_29__SCAN_IN REIP_REG_28__SCAN_IN REIP_REG_27__SCAN_IN REIP_REG_26__SCAN_IN REIP_REG_25__SCAN_IN REIP_REG_24__SCAN_IN REIP_REG_23__SCAN_IN REIP_REG_22__SCAN_IN REIP_REG_21__SCAN_IN REIP_REG_20__SCAN_IN REIP_REG_19__SCAN_IN REIP_REG_18__SCAN_IN REIP_REG_17__SCAN_IN REIP_REG_16__SCAN_IN STATE_REG_2__SCAN_IN STATE_REG_1__SCAN_IN STATE_REG_0__SCAN_IN STATE2_REG_3__SCAN_IN STATE2_REG_2__SCAN_IN STATE2_REG_1__SCAN_IN STATE2_REG_0__SCAN_IN INSTQUEUE_REG_15__7__SCAN_IN INSTQUEUE_REG_15__6__SCAN_IN INSTQUEUE_REG_15__5__SCAN_IN INSTQUEUE_REG_15__4__SCAN_IN INSTQUEUE_REG_15__3__SCAN_IN INSTQUEUE_REG_15__2__SCAN_IN INSTQUEUE_REG_15__1__SCAN_IN INSTQUEUE_REG_15__0__SCAN_IN INSTQUEUE_REG_14__7__SCAN_IN INSTQUEUE_REG_14__6__SCAN_IN INSTQUEUE_REG_14__5__SCAN_IN INSTQUEUE_REG_14__4__SCAN_IN INSTQUEUE_REG_14__3__SCAN_IN INSTQUEUE_REG_14__2__SCAN_IN INSTQUEUE_REG_14__1__SCAN_IN INSTQUEUE_REG_14__0__SCAN_IN INSTQUEUE_REG_13__7__SCAN_IN INSTQUEUE_REG_13__6__SCAN_IN INSTQUEUE_REG_13__5__SCAN_IN INSTQUEUE_REG_13__4__SCAN_IN INSTQUEUE_REG_13__3__SCAN_IN INSTQUEUE_REG_13__2__SCAN_IN INSTQUEUE_REG_13__1__SCAN_IN INSTQUEUE_REG_13__0__SCAN_IN INSTQUEUE_REG_12__7__SCAN_IN INSTQUEUE_REG_12__6__SCAN_IN INSTQUEUE_REG_12__5__SCAN_IN INSTQUEUE_REG_12__4__SCAN_IN INSTQUEUE_REG_12__3__SCAN_IN INSTQUEUE_REG_12__2__SCAN_IN INSTQUEUE_REG_12__1__SCAN_IN INSTQUEUE_REG_12__0__SCAN_IN INSTQUEUE_REG_11__7__SCAN_IN INSTQUEUE_REG_11__6__SCAN_IN INSTQUEUE_REG_11__5__SCAN_IN INSTQUEUE_REG_11__4__SCAN_IN INSTQUEUE_REG_11__3__SCAN_IN INSTQUEUE_REG_11__2__SCAN_IN INSTQUEUE_REG_11__1__SCAN_IN INSTQUEUE_REG_11__0__SCAN_IN INSTQUEUE_REG_10__7__SCAN_IN INSTQUEUE_REG_10__6__SCAN_IN INSTQUEUE_REG_10__5__SCAN_IN INSTQUEUE_REG_10__4__SCAN_IN INSTQUEUE_REG_10__3__SCAN_IN INSTQUEUE_REG_10__2__SCAN_IN INSTQUEUE_REG_10__1__SCAN_IN INSTQUEUE_REG_10__0__SCAN_IN INSTQUEUE_REG_9__7__SCAN_IN INSTQUEUE_REG_9__6__SCAN_IN INSTQUEUE_REG_9__5__SCAN_IN INSTQUEUE_REG_9__4__SCAN_IN INSTQUEUE_REG_9__3__SCAN_IN INSTQUEUE_REG_9__2__SCAN_IN INSTQUEUE_REG_9__1__SCAN_IN INSTQUEUE_REG_9__0__SCAN_IN INSTQUEUE_REG_8__7__SCAN_IN INSTQUEUE_REG_8__6__SCAN_IN INSTQUEUE_REG_8__5__SCAN_IN INSTQUEUE_REG_8__4__SCAN_IN INSTQUEUE_REG_8__3__SCAN_IN INSTQUEUE_REG_8__2__SCAN_IN INSTQUEUE_REG_8__1__SCAN_IN INSTQUEUE_REG_8__0__SCAN_IN INSTQUEUE_REG_7__7__SCAN_IN INSTQUEUE_REG_7__6__SCAN_IN INSTQUEUE_REG_7__5__SCAN_IN INSTQUEUE_REG_7__4__SCAN_IN INSTQUEUE_REG_7__3__SCAN_IN INSTQUEUE_REG_7__2__SCAN_IN INSTQUEUE_REG_7__1__SCAN_IN INSTQUEUE_REG_7__0__SCAN_IN INSTQUEUE_REG_6__7__SCAN_IN INSTQUEUE_REG_6__6__SCAN_IN INSTQUEUE_REG_6__5__SCAN_IN ...}
set output_ports [all_outputs]
{U2796}
set_input_delay -max 1 [get_ports $input_ports ] -clock VCLK
1
set_input_delay -min 0 [get_ports $input_ports ] -clock VCLK
1
set_output_delay -max 2 [get_ports $output_ports ] -clock VCLK
1
set_output_delay -min 1 [get_ports $output_ports ] -clock VCLK
1
ungroup -flatten -all
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'b15_C_lock'

Loaded alib file './alib-52/Nangate_Library_slow_ccs.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'b15_C_lock'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04     436.0      0.00       0.0       0.0                           6526.8286
    0:00:05     436.0      0.00       0.0       0.0                           6526.8286
    0:00:05     436.0      0.00       0.0       0.0                           6526.8286
    0:00:05     436.0      0.00       0.0       0.0                           6526.8286
    0:00:05     436.0      0.00       0.0       0.0                           6526.8286
    0:00:05     436.0      0.00       0.0       0.0                           6526.8286
    0:00:05     436.0      0.00       0.0       0.0                           6526.8286
    0:00:05     436.0      0.00       0.0       0.0                           6526.8286
    0:00:05     436.0      0.00       0.0       0.0                           6526.8286
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -increment 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: There are 63 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     436.0      0.00       0.0       0.0                           6526.8286
    0:00:00     436.0      0.00       0.0       0.0                           6526.8286

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286

  Beginning Delay Optimization
  ----------------------------
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -increment 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: There are 63 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286

  Beginning Delay Optimization
  ----------------------------
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
    0:00:01     436.0      0.00       0.0       0.0                           6526.8286
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
set bus_naming_style "%s_%d"
%s_%d
define_name_rules verilog -target_bus_naming_style "%s_%d"
1
change_names -rules verilog -hier
1
write -format verilog -hierarchy -output ../Results/$design/${design}_lock_synth_2ip.v 
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/b15_C/b15_C_lock_synth_2ip.v'.
Warning: Bus naming style currently specified as %s_%d, verilog syntax requires bus naming style to be "[]".  (VO-13)
1
exit

Thank you...

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set start [clock seconds]
1620936594
date
Fri May 14 00:09:54 2021
set_host_options -max_cores 8
1
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set timing_separate_clock_gating_group     true
true
set design   [getenv "DESIGN"]
b15_C
set keysize  [getenv "KEYSIZE"]
80
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
read_verilog -netlist ../Results/$design/${design}_lock_synth_2ip.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/b15_C/b15_C_lock_synth_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/b15_C/b15_C_lock_synth_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/b15_C/b15_C_lock.db:b15_C_lock'
Loaded 1 design.
Current design is 'b15_C_lock'.
b15_C_lock
set netList [get_attribute [get_nets] full_name]
READY_N STATEBS16_REG_SCAN_IN REIP_REG_31__SCAN_IN REIP_REG_30__SCAN_IN REIP_REG_29__SCAN_IN REIP_REG_28__SCAN_IN REIP_REG_27__SCAN_IN REIP_REG_26__SCAN_IN REIP_REG_25__SCAN_IN REIP_REG_24__SCAN_IN REIP_REG_23__SCAN_IN REIP_REG_22__SCAN_IN REIP_REG_21__SCAN_IN REIP_REG_20__SCAN_IN REIP_REG_19__SCAN_IN REIP_REG_18__SCAN_IN REIP_REG_17__SCAN_IN REIP_REG_16__SCAN_IN STATE_REG_2__SCAN_IN STATE_REG_1__SCAN_IN STATE_REG_0__SCAN_IN STATE2_REG_3__SCAN_IN STATE2_REG_2__SCAN_IN STATE2_REG_1__SCAN_IN STATE2_REG_0__SCAN_IN INSTQUEUE_REG_15__7__SCAN_IN INSTQUEUE_REG_15__6__SCAN_IN INSTQUEUE_REG_15__5__SCAN_IN INSTQUEUE_REG_15__4__SCAN_IN INSTQUEUE_REG_15__3__SCAN_IN INSTQUEUE_REG_15__2__SCAN_IN INSTQUEUE_REG_15__1__SCAN_IN INSTQUEUE_REG_15__0__SCAN_IN INSTQUEUE_REG_14__7__SCAN_IN INSTQUEUE_REG_14__6__SCAN_IN INSTQUEUE_REG_14__5__SCAN_IN INSTQUEUE_REG_14__4__SCAN_IN INSTQUEUE_REG_14__3__SCAN_IN INSTQUEUE_REG_14__2__SCAN_IN INSTQUEUE_REG_14__1__SCAN_IN INSTQUEUE_REG_14__0__SCAN_IN INSTQUEUE_REG_13__7__SCAN_IN INSTQUEUE_REG_13__6__SCAN_IN INSTQUEUE_REG_13__5__SCAN_IN INSTQUEUE_REG_13__4__SCAN_IN INSTQUEUE_REG_13__3__SCAN_IN INSTQUEUE_REG_13__2__SCAN_IN INSTQUEUE_REG_13__1__SCAN_IN INSTQUEUE_REG_13__0__SCAN_IN INSTQUEUE_REG_12__7__SCAN_IN INSTQUEUE_REG_12__6__SCAN_IN INSTQUEUE_REG_12__5__SCAN_IN INSTQUEUE_REG_12__4__SCAN_IN INSTQUEUE_REG_12__3__SCAN_IN INSTQUEUE_REG_12__2__SCAN_IN INSTQUEUE_REG_12__1__SCAN_IN INSTQUEUE_REG_12__0__SCAN_IN INSTQUEUE_REG_11__7__SCAN_IN INSTQUEUE_REG_11__6__SCAN_IN INSTQUEUE_REG_11__5__SCAN_IN INSTQUEUE_REG_11__4__SCAN_IN INSTQUEUE_REG_11__3__SCAN_IN INSTQUEUE_REG_11__2__SCAN_IN INSTQUEUE_REG_11__1__SCAN_IN INSTQUEUE_REG_11__0__SCAN_IN INSTQUEUE_REG_10__7__SCAN_IN INSTQUEUE_REG_10__6__SCAN_IN INSTQUEUE_REG_10__5__SCAN_IN INSTQUEUE_REG_10__4__SCAN_IN INSTQUEUE_REG_10__3__SCAN_IN INSTQUEUE_REG_10__2__SCAN_IN INSTQUEUE_REG_10__1__SCAN_IN INSTQUEUE_REG_10__0__SCAN_IN INSTQUEUE_REG_9__7__SCAN_IN INSTQUEUE_REG_9__6__SCAN_IN INSTQUEUE_REG_9__5__SCAN_IN INSTQUEUE_REG_9__4__SCAN_IN INSTQUEUE_REG_9__3__SCAN_IN INSTQUEUE_REG_9__2__SCAN_IN INSTQUEUE_REG_9__1__SCAN_IN INSTQUEUE_REG_9__0__SCAN_IN INSTQUEUE_REG_8__7__SCAN_IN INSTQUEUE_REG_8__6__SCAN_IN INSTQUEUE_REG_8__5__SCAN_IN INSTQUEUE_REG_8__4__SCAN_IN INSTQUEUE_REG_8__3__SCAN_IN INSTQUEUE_REG_8__2__SCAN_IN INSTQUEUE_REG_8__1__SCAN_IN INSTQUEUE_REG_8__0__SCAN_IN INSTQUEUE_REG_7__7__SCAN_IN INSTQUEUE_REG_7__6__SCAN_IN INSTQUEUE_REG_7__5__SCAN_IN INSTQUEUE_REG_7__4__SCAN_IN INSTQUEUE_REG_7__3__SCAN_IN INSTQUEUE_REG_7__2__SCAN_IN INSTQUEUE_REG_7__1__SCAN_IN INSTQUEUE_REG_7__0__SCAN_IN INSTQUEUE_REG_6__7__SCAN_IN INSTQUEUE_REG_6__6__SCAN_IN INSTQUEUE_REG_6__5__SCAN_IN INSTQUEUE_REG_6__4__SCAN_IN INSTQUEUE_REG_6__3__SCAN_IN INSTQUEUE_REG_6__2__SCAN_IN INSTQUEUE_REG_6__1__SCAN_IN INSTQUEUE_REG_6__0__SCAN_IN INSTQUEUE_REG_5__7__SCAN_IN INSTQUEUE_REG_5__6__SCAN_IN INSTQUEUE_REG_5__5__SCAN_IN INSTQUEUE_REG_5__4__SCAN_IN INSTQUEUE_REG_5__3__SCAN_IN INSTQUEUE_REG_5__2__SCAN_IN INSTQUEUE_REG_5__1__SCAN_IN INSTQUEUE_REG_5__0__SCAN_IN INSTQUEUE_REG_4__7__SCAN_IN INSTQUEUE_REG_4__6__SCAN_IN INSTQUEUE_REG_4__5__SCAN_IN INSTQUEUE_REG_4__4__SCAN_IN INSTQUEUE_REG_4__3__SCAN_IN INSTQUEUE_REG_4__2__SCAN_IN INSTQUEUE_REG_4__1__SCAN_IN INSTQUEUE_REG_4__0__SCAN_IN INSTQUEUE_REG_3__7__SCAN_IN INSTQUEUE_REG_3__6__SCAN_IN INSTQUEUE_REG_3__5__SCAN_IN INSTQUEUE_REG_3__4__SCAN_IN INSTQUEUE_REG_3__3__SCAN_IN INSTQUEUE_REG_3__2__SCAN_IN INSTQUEUE_REG_3__1__SCAN_IN INSTQUEUE_REG_3__0__SCAN_IN INSTQUEUE_REG_2__7__SCAN_IN INSTQUEUE_REG_2__6__SCAN_IN INSTQUEUE_REG_2__5__SCAN_IN INSTQUEUE_REG_2__4__SCAN_IN INSTQUEUE_REG_2__3__SCAN_IN INSTQUEUE_REG_2__2__SCAN_IN INSTQUEUE_REG_2__1__SCAN_IN INSTQUEUE_REG_2__0__SCAN_IN INSTQUEUE_REG_1__7__SCAN_IN INSTQUEUE_REG_1__6__SCAN_IN INSTQUEUE_REG_1__5__SCAN_IN INSTQUEUE_REG_1__4__SCAN_IN INSTQUEUE_REG_1__3__SCAN_IN INSTQUEUE_REG_1__2__SCAN_IN INSTQUEUE_REG_1__1__SCAN_IN INSTQUEUE_REG_1__0__SCAN_IN INSTQUEUE_REG_0__7__SCAN_IN INSTQUEUE_REG_0__6__SCAN_IN INSTQUEUE_REG_0__5__SCAN_IN INSTQUEUE_REG_0__4__SCAN_IN INSTQUEUE_REG_0__3__SCAN_IN INSTQUEUE_REG_0__2__SCAN_IN INSTQUEUE_REG_0__1__SCAN_IN INSTQUEUE_REG_0__0__SCAN_IN INSTQUEUERD_ADDR_REG_4__SCAN_IN INSTQUEUERD_ADDR_REG_3__SCAN_IN INSTQUEUERD_ADDR_REG_2__SCAN_IN INSTQUEUERD_ADDR_REG_1__SCAN_IN INSTQUEUERD_ADDR_REG_0__SCAN_IN INSTQUEUEWR_ADDR_REG_4__SCAN_IN INSTQUEUEWR_ADDR_REG_3__SCAN_IN INSTQUEUEWR_ADDR_REG_2__SCAN_IN INSTQUEUEWR_ADDR_REG_1__SCAN_IN INSTQUEUEWR_ADDR_REG_0__SCAN_IN PHYADDRPOINTER_REG_0__SCAN_IN PHYADDRPOINTER_REG_1__SCAN_IN PHYADDRPOINTER_REG_2__SCAN_IN PHYADDRPOINTER_REG_3__SCAN_IN PHYADDRPOINTER_REG_4__SCAN_IN PHYADDRPOINTER_REG_5__SCAN_IN PHYADDRPOINTER_REG_6__SCAN_IN PHYADDRPOINTER_REG_7__SCAN_IN PHYADDRPOINTER_REG_8__SCAN_IN PHYADDRPOINTER_REG_9__SCAN_IN PHYADDRPOINTER_REG_10__SCAN_IN PHYADDRPOINTER_REG_11__SCAN_IN PHYADDRPOINTER_REG_12__SCAN_IN PHYADDRPOINTER_REG_13__SCAN_IN PHYADDRPOINTER_REG_14__SCAN_IN PHYADDRPOINTER_REG_15__SCAN_IN PHYADDRPOINTER_REG_16__SCAN_IN PHYADDRPOINTER_REG_17__SCAN_IN PHYADDRPOINTER_REG_18__SCAN_IN PHYADDRPOINTER_REG_19__SCAN_IN PHYADDRPOINTER_REG_20__SCAN_IN PHYADDRPOINTER_REG_21__SCAN_IN PHYADDRPOINTER_REG_22__SCAN_IN PHYADDRPOINTER_REG_23__SCAN_IN PHYADDRPOINTER_REG_24__SCAN_IN PHYADDRPOINTER_REG_25__SCAN_IN PHYADDRPOINTER_REG_26__SCAN_IN PHYADDRPOINTER_REG_27__SCAN_IN PHYADDRPOINTER_REG_28__SCAN_IN PHYADDRPOINTER_REG_29__SCAN_IN PHYADDRPOINTER_REG_30__SCAN_IN PHYADDRPOINTER_REG_31__SCAN_IN EBX_REG_0__SCAN_IN EBX_REG_1__SCAN_IN EBX_REG_2__SCAN_IN EBX_REG_3__SCAN_IN EBX_REG_4__SCAN_IN EBX_REG_5__SCAN_IN EBX_REG_6__SCAN_IN EBX_REG_7__SCAN_IN EBX_REG_8__SCAN_IN EBX_REG_9__SCAN_IN EBX_REG_10__SCAN_IN EBX_REG_11__SCAN_IN EBX_REG_12__SCAN_IN EBX_REG_13__SCAN_IN EBX_REG_14__SCAN_IN EBX_REG_15__SCAN_IN EBX_REG_16__SCAN_IN EBX_REG_17__SCAN_IN EBX_REG_18__SCAN_IN EBX_REG_19__SCAN_IN EBX_REG_20__SCAN_IN EBX_REG_21__SCAN_IN EBX_REG_22__SCAN_IN EBX_REG_23__SCAN_IN EBX_REG_24__SCAN_IN EBX_REG_25__SCAN_IN EBX_REG_26__SCAN_IN EBX_REG_27__SCAN_IN EBX_REG_28__SCAN_IN EBX_REG_29__SCAN_IN EBX_REG_30__SCAN_IN EBX_REG_31__SCAN_IN REIP_REG_1__SCAN_IN REIP_REG_2__SCAN_IN REIP_REG_3__SCAN_IN REIP_REG_4__SCAN_IN REIP_REG_5__SCAN_IN REIP_REG_6__SCAN_IN REIP_REG_7__SCAN_IN REIP_REG_8__SCAN_IN REIP_REG_9__SCAN_IN REIP_REG_10__SCAN_IN REIP_REG_11__SCAN_IN REIP_REG_12__SCAN_IN REIP_REG_13__SCAN_IN REIP_REG_14__SCAN_IN REIP_REG_15__SCAN_IN U2796 n2220 n2221 n2222 n2223 n2224 n2225 n2226 n2227 n2228 n2229 n2230 n2231 n2232 n2233 n2234 n2235 n2236 n2237 n2238 n2239 n2240 n2241 n2242 n2243 n2244 n2245 n2246 n2247 n2248 n2249 n2250 n2251 n2252 n2253 n2254 n2255 n2256 n2257 n2258 n2259 n2260 n2261 n2262 n2263 n2264 n2265 n2266 n2267 n2268 n2269 n2270 n2271 n2272 n2273 n2274 n2275 n2276 n2277 n2278 n2279 n2280 n2281 n2282 n2283 n2284 n2285 n2286 n2287 n2288 n2289 n2290 n2291 n2292 n2293 n2294 n2295 n2296 n2297 n2298 n2299 n2300 n2301 n2302 n2303 n2304 n2305 n2306 n2307 n2308 n2309 n2310 n2311 n2312 n2313 n2314 n2315 n2316 n2317 n2318 n2319 n2320 n2321 n2322 n2323 n2324 n2325 n2326 n2327 n2328 n2329 n2330 n2331 n2332 n2333 n2334 n2335 n2336 n2337 n2338 n2339 n2340 n2341 n2342 n2343 n2344 n2345 n2346 n2347 n2348 n2349 n2350 n2351 n2352 n2353 n2354 n2355 n2356 n2357 n2358 n2359 n2360 n2361 n2362 n2363 n2364 n2365 n2366 n2367 n2368 n2369 n2370 n2371 n2372 n2373 n2374 n2375 n2376 n2377 n2378 n2379 n2380 n2381 n2382 n2383 n2384 n2385 n2386 n2387 n2388 n2389 n2390 n2391 n2392 n2393 n2394 n2395 n2396 n2397 n2398 n2399 n2400 n2401 n2402 n2403 n2404 n2405 n2406 n2407 n2408 n2409 n2410 n2411 n2412 n2413 n2414 n2415 n2416 n2417 n2418 n2419 n2420 n2421 n2422 n2423 n2424 n2425 n2426 n2427 n2428 n2429 n2430 n2431 n2432 n2433 n2434 n2435 n2436 n2437 n2438 n2439 n2440 n2441 n2442 n2443 n2444 n2445 n2446 n2447 n2448 n2449 n2450 n2451 n2452 n2453 n2454 n2455 n2456 n2457 n2458 n2459 n2460 n2461 n2462 n2463 n2464 n2465 n2466 n2467 n2468 n2469 n2470 n2471 n2472 n2473 n2474 n2475 n2476 n2477 n2478 n2479 n2480 n2481 n2482 n2483 n2484 n2485 n2486 n2487 n2488 n2489 n2490 n2491 n2492 n2493 n2494 n2495 n2496 n2497 n2498 n2499 n2500 n2501 n2502 n2503 n2504 n2505 n2506 n2507 n2508 n2509 n2510 n2511 n2512 n2513 n2514 n2515 n2516 n2517 n2518 n2519 n2520 n2521 n2522 n2523 n2524 n2525 n2526 n2527 n2528 n2529 n2530 n2531 n2532 n2533 n2534 n2535 n2536 n2537 n2538 n2539 n2540 n2541 n2542 n2543 n2544 n2545 n2546 n2547 n2548 n2549 n2550 n2551 n2552 n2553 n2554 n2555 n2556 n2557 n2558 n2559 n2560 n2561 n2562 n2563 n2564 n2565 n2566 n2567 n2568 n2569 n2570 n2571 n2572 n2573 n2574 n2575 n2576 n2577 n2578 n2579 n2580 n2581 n2582 n2583 n2584 n2585 n2586 n2587 n2588 n2589 n2590 n2591 n2592 n2593 n2594 n2595 n2596 n2597 n2598 n2599 n2600 n2601 n2602 n2603 n2604 n2605 n2606 n2607 n2608 n2609 n2610 n2611 n2612 n2613 n2614 n2615 n2616 n2617 n2618 n2619 n2620 n2621 n2622 n2623 n2624 n2625 n2626 n2627 n2628 n2629 n2630 n2631 n2632 n2633 n2634 n2635 n2636 n2637 n2638 n2639 n2640 n2641 n2642 n2643 n2644 n2645 n2646 n2647 n2648 n2649 n2650 n2651 n2652 n2653 n2654 n2655 n2656 n2657 n2658 n2659 n2660 n2661 n2662 n2663 n2664 n2665 n2666 n2667 n2668 n2669 n2670 n2671 n2672 n2673 n2674 n2675 n2676 n2677 n2678 n2679 n2680 n2681 n2682 n2683 n2684 n2685 n2686 n2687 n2688 n2689 n2690 n2691 n2692 n2693 n2694 n2695 n2696 n2697 n2698 n2699 n2700 n2701 n2702 n2703 n2704 n2705 n2706 n2707 n2708 n2709 n2710 n2711 n2712 n2713 n2714 n2715 n2716 n2717 n2718 n2719 n2720 n2721 n2722 n2723 n2724 n2725 n2726 n2727 n2728 n2729 n2730 n2731 n2732 n2733 n2734 n2735 n2736 n2737 n2738 n2739 n2740 n2741 n2742 n2743 n2744 n2745 n2746 n2747 n2748 n2749 n2750 n2751 n2752 n2753 n2754 n2755 n2756 n2757 n2758 n2759
echo -n "" > ../Results/$design/mcas_nets.txt
foreach n $netList {
    set cellSize [sizeof_collection [all_fanin -to $n -only_cells]]
    set inSize [sizeof_collection [all_fanin -to $n -startpoints_only]]

    if { $keysize == $inSize  && $cellSize < [expr $keysize*2]} {
        echo "net: $n, size: $cellSize"
	echo $n >> ../Results/$design/mcas_nets.txt
    }
}
net: n2759, size: 85
set end [clock seconds]
1620936595
puts "Time: [expr ($end - $start)]"
Time: 1
exit

Thank you...
Flipsignal is: n2759

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#!/usr/bin/tclsh
set design [getenv "DESIGN"]
b15_C
set flipsignal [getenv "FLIPSIGNAL"]
n2759
set lib [getenv LIB]
2ip
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
sh mkdir -p ../Results
sh mkdir -p ../Results/$design
#read_verilog -netlist ../Results/${design}/CASlock_${design}_lock_synth_${lib}.v
read_verilog -netlist ../Results/${design}/${design}_lock_synth_${lib}.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/b15_C/b15_C_lock_synth_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/b15_C/b15_C_lock_synth_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/b15_C/b15_C_lock.db:b15_C_lock'
Loaded 1 design.
Current design is 'b15_C_lock'.
b15_C_lock
create_port CASOP -direction "out"
Creating port 'CASOP' in design 'b15_C_lock'.
1
connect_net $flipsignal CASOP
Connecting net 'n2759' to port 'CASOP'.
1
proc listdiff {a b} {
    set diff {}
    foreach i $a {
        if { [lsearch -exact $b $i]==-1} {
            lappend diff $i
        }
    }
    return $diff
}
set all_ports [get_attribute [get_ports * -filter "direction == out"] full_name]
U2796 CASOP
set rem_ports [listdiff $all_ports CASOP]
U2796
foreach f $rem_ports {
    remove_port $f
}
Removing port 'U2796' in design 'b15_C_lock'.
set all_cells [get_attribute [get_cells] full_name]
U2223 U2224 U2225 U2226 U2227 U2228 U2229 U2230 U2231 U2232 U2233 U2234 U2235 U2236 U2237 U2238 U2239 U2240 U2241 U2242 U2243 U2244 U2245 U2246 U2247 U2248 U2249 U2250 U2251 U2252 U2253 U2254 U2255 U2256 U2257 U2258 U2259 U2260 U2261 U2262 U2263 U2264 U2265 U2266 U2267 U2268 U2269 U2270 U2271 U2272 U2273 U2274 U2275 U2276 U2277 U2278 U2279 U2280 U2281 U2282 U2283 U2284 U2285 U2286 U2287 U2288 U2289 U2290 U2291 U2292 U2293 U2294 U2295 U2296 U2297 U2298 U2299 U2300 U2301 U2302 U2303 U2304 U2305 U2306 U2307 U2308 U2309 U2310 U2311 U2312 U2313 U2314 U2315 U2316 U2317 U2318 U2319 U2320 U2321 U2322 U2323 U2324 U2325 U2326 U2327 U2328 U2329 U2330 U2331 U2332 U2333 U2334 U2335 U2336 U2337 U2338 U2339 U2340 U2341 U2342 U2343 U2344 U2345 U2346 U2347 U2348 U2349 U2350 U2351 U2352 U2353 U2354 U2355 U2356 U2357 U2358 U2359 U2360 U2361 U2362 U2363 U2364 U2365 U2366 U2367 U2368 U2369 U2370 U2371 U2372 U2373 U2374 U2375 U2376 U2377 U2378 U2379 U2380 U2381 U2382 U2383 U2384 U2385 U2386 U2387 U2388 U2389 U2390 U2391 U2392 U2393 U2394 U2395 U2396 U2397 U2398 U2399 U2400 U2401 U2402 U2403 U2404 U2405 U2406 U2407 U2408 U2409 U2410 U2411 U2412 U2413 U2414 U2415 U2416 U2417 U2418 U2419 U2420 U2421 U2422 U2423 U2424 U2425 U2426 U2427 U2428 U2429 U2430 U2431 U2432 U2433 U2434 U2435 U2436 U2437 U2438 U2439 U2440 U2441 U2442 U2443 U2444 U2445 U2446 U2447 U2448 U2449 U2450 U2451 U2452 U2453 U2454 U2455 U2456 U2457 U2458 U2459 U2460 U2461 U2462 U2463 U2464 U2465 U2466 U2467 U2468 U2469 U2470 U2471 U2472 U2473 U2474 U2475 U2476 U2477 U2478 U2479 U2480 U2481 U2482 U2483 U2484 U2485 U2486 U2487 U2488 U2489 U2490 U2491 U2492 U2493 U2494 U2495 U2496 U2497 U2498 U2499 U2500 U2501 U2502 U2503 U2504 U2505 U2506 U2507 U2508 U2509 U2510 U2511 U2512 U2513 U2514 U2515 U2516 U2517 U2518 U2519 U2520 U2521 U2522 U2523 U2524 U2525 U2526 U2527 U2528 U2529 U2530 U2531 U2532 U2533 U2534 U2535 U2536 U2537 U2538 U2539 U2540 U2541 U2542 U2543 U2544 U2545 U2546 U2547 U2548 U2549 U2550 U2551 U2552 U2553 U2554 U2555 U2556 U2557 U2558 U2559 U2560 U2561 U2562 U2563 U2564 U2565 U2566 U2567 U2568 U2569 U2570 U2571 U2572 U2573 U2574 U2575 U2576 U2577 U2578 U2579 U2580 U2581 U2582 U2583 U2584 U2585 U2586 U2587 U2588 U2589 U2590 U2591 U2592 U2593 U2594 U2595 U2596 U2597 U2598 U2599 U2600 U2601 U2602 U2603 U2604 U2605 U2606 U2607 U2608 U2609 U2610 U2611 U2612 U2613 U2614 U2615 U2616 U2617 U2618 U2619 U2620 U2621 U2622 U2623 U2624 U2625 U2626 U2627 U2628 U2629 U2630 U2631 U2632 U2633 U2634 U2635 U2636 U2637 U2638 U2639 U2640 U2641 U2642 U2643 U2644 U2645 U2646 U2647 U2648 U2649 U2650 U2651 U2652 U2653 U2654 U2655 U2656 U2657 U2658 U2659 U2660 U2661 U2662 U2663 U2664 U2665 U2666 U2667 U2668 U2669 U2670 U2671 U2672 U2673 U2674 U2675 U2676 U2677 U2678 U2679 U2680 U2681 U2682 U2683 U2684 U2685 U2686 U2687 U2688 U2689 U2690 U2691 U2692 U2693 U2694 U2695 U2696 U2697 U2698 U2699 U2700 U2701 U2702 U2703 U2704 U2705 U2706 U2707 U2708 U2709 U2710 U2711 U2712 U2713 U2714 U2715 U2716 U2717 U2718 U2719 U2720 U2721 U2722 U2723 U2724 U2725 U2726 U2727 U2728 U2729 U2730 U2731 U2732 U2733 U2734 U2735 U2736 U2737 U2738 U2739 U2740 U2741 U2742 U2743 U2744 U2745 U2746 U2747 U2748 U2749 U2750 U2751 U2752 U2753 U2754 U2755 U2756 U2757 U2758 U2759 U2760 U2761 U2762 U2763
set cur_cells [get_attribute [all_fanin -to CASOP -only_cells] full_name]
U2233 U2234 U2236 U2235 U2240 U2238 U2237 U2241 U2239 U2242 U2244 U2243 U2245 U2246 U2247 U2232 U2251 U2250 U2248 U2252 U2249 U2253 U2254 U2228 U2255 U2231 U2229 U2256 U2230 U2257 U2258 U2262 U2261 U2259 U2263 U2260 U2264 U2265 U2266 U2267 U2268 U2270 U2269 U2271 U2273 U2272 U2274 U2275 U2227 U2276 U2226 U2278 U2277 U2279 U2281 U2280 U2282 U2283 U2284 U2285 U2286 U2287 U2290 U2288 U2291 U2289 U2292 U2225 U2293 U2294 U2295 U2296 U2297 U2224 U2298 U2299 U2300 U2223 U2301 U2304 U2302 U2305 U2303 U2306 U2307
echo $cur_cells
U2233 U2234 U2236 U2235 U2240 U2238 U2237 U2241 U2239 U2242 U2244 U2243 U2245 U2246 U2247 U2232 U2251 U2250 U2248 U2252 U2249 U2253 U2254 U2228 U2255 U2231 U2229 U2256 U2230 U2257 U2258 U2262 U2261 U2259 U2263 U2260 U2264 U2265 U2266 U2267 U2268 U2270 U2269 U2271 U2273 U2272 U2274 U2275 U2227 U2276 U2226 U2278 U2277 U2279 U2281 U2280 U2282 U2283 U2284 U2285 U2286 U2287 U2290 U2288 U2291 U2289 U2292 U2225 U2293 U2294 U2295 U2296 U2297 U2224 U2298 U2299 U2300 U2223 U2301 U2304 U2302 U2305 U2303 U2306 U2307
set rem_cells [listdiff $all_cells $cur_cells]
U2308 U2309 U2310 U2311 U2312 U2313 U2314 U2315 U2316 U2317 U2318 U2319 U2320 U2321 U2322 U2323 U2324 U2325 U2326 U2327 U2328 U2329 U2330 U2331 U2332 U2333 U2334 U2335 U2336 U2337 U2338 U2339 U2340 U2341 U2342 U2343 U2344 U2345 U2346 U2347 U2348 U2349 U2350 U2351 U2352 U2353 U2354 U2355 U2356 U2357 U2358 U2359 U2360 U2361 U2362 U2363 U2364 U2365 U2366 U2367 U2368 U2369 U2370 U2371 U2372 U2373 U2374 U2375 U2376 U2377 U2378 U2379 U2380 U2381 U2382 U2383 U2384 U2385 U2386 U2387 U2388 U2389 U2390 U2391 U2392 U2393 U2394 U2395 U2396 U2397 U2398 U2399 U2400 U2401 U2402 U2403 U2404 U2405 U2406 U2407 U2408 U2409 U2410 U2411 U2412 U2413 U2414 U2415 U2416 U2417 U2418 U2419 U2420 U2421 U2422 U2423 U2424 U2425 U2426 U2427 U2428 U2429 U2430 U2431 U2432 U2433 U2434 U2435 U2436 U2437 U2438 U2439 U2440 U2441 U2442 U2443 U2444 U2445 U2446 U2447 U2448 U2449 U2450 U2451 U2452 U2453 U2454 U2455 U2456 U2457 U2458 U2459 U2460 U2461 U2462 U2463 U2464 U2465 U2466 U2467 U2468 U2469 U2470 U2471 U2472 U2473 U2474 U2475 U2476 U2477 U2478 U2479 U2480 U2481 U2482 U2483 U2484 U2485 U2486 U2487 U2488 U2489 U2490 U2491 U2492 U2493 U2494 U2495 U2496 U2497 U2498 U2499 U2500 U2501 U2502 U2503 U2504 U2505 U2506 U2507 U2508 U2509 U2510 U2511 U2512 U2513 U2514 U2515 U2516 U2517 U2518 U2519 U2520 U2521 U2522 U2523 U2524 U2525 U2526 U2527 U2528 U2529 U2530 U2531 U2532 U2533 U2534 U2535 U2536 U2537 U2538 U2539 U2540 U2541 U2542 U2543 U2544 U2545 U2546 U2547 U2548 U2549 U2550 U2551 U2552 U2553 U2554 U2555 U2556 U2557 U2558 U2559 U2560 U2561 U2562 U2563 U2564 U2565 U2566 U2567 U2568 U2569 U2570 U2571 U2572 U2573 U2574 U2575 U2576 U2577 U2578 U2579 U2580 U2581 U2582 U2583 U2584 U2585 U2586 U2587 U2588 U2589 U2590 U2591 U2592 U2593 U2594 U2595 U2596 U2597 U2598 U2599 U2600 U2601 U2602 U2603 U2604 U2605 U2606 U2607 U2608 U2609 U2610 U2611 U2612 U2613 U2614 U2615 U2616 U2617 U2618 U2619 U2620 U2621 U2622 U2623 U2624 U2625 U2626 U2627 U2628 U2629 U2630 U2631 U2632 U2633 U2634 U2635 U2636 U2637 U2638 U2639 U2640 U2641 U2642 U2643 U2644 U2645 U2646 U2647 U2648 U2649 U2650 U2651 U2652 U2653 U2654 U2655 U2656 U2657 U2658 U2659 U2660 U2661 U2662 U2663 U2664 U2665 U2666 U2667 U2668 U2669 U2670 U2671 U2672 U2673 U2674 U2675 U2676 U2677 U2678 U2679 U2680 U2681 U2682 U2683 U2684 U2685 U2686 U2687 U2688 U2689 U2690 U2691 U2692 U2693 U2694 U2695 U2696 U2697 U2698 U2699 U2700 U2701 U2702 U2703 U2704 U2705 U2706 U2707 U2708 U2709 U2710 U2711 U2712 U2713 U2714 U2715 U2716 U2717 U2718 U2719 U2720 U2721 U2722 U2723 U2724 U2725 U2726 U2727 U2728 U2729 U2730 U2731 U2732 U2733 U2734 U2735 U2736 U2737 U2738 U2739 U2740 U2741 U2742 U2743 U2744 U2745 U2746 U2747 U2748 U2749 U2750 U2751 U2752 U2753 U2754 U2755 U2756 U2757 U2758 U2759 U2760 U2761 U2762 U2763
echo $rem_cells
U2308 U2309 U2310 U2311 U2312 U2313 U2314 U2315 U2316 U2317 U2318 U2319 U2320 U2321 U2322 U2323 U2324 U2325 U2326 U2327 U2328 U2329 U2330 U2331 U2332 U2333 U2334 U2335 U2336 U2337 U2338 U2339 U2340 U2341 U2342 U2343 U2344 U2345 U2346 U2347 U2348 U2349 U2350 U2351 U2352 U2353 U2354 U2355 U2356 U2357 U2358 U2359 U2360 U2361 U2362 U2363 U2364 U2365 U2366 U2367 U2368 U2369 U2370 U2371 U2372 U2373 U2374 U2375 U2376 U2377 U2378 U2379 U2380 U2381 U2382 U2383 U2384 U2385 U2386 U2387 U2388 U2389 U2390 U2391 U2392 U2393 U2394 U2395 U2396 U2397 U2398 U2399 U2400 U2401 U2402 U2403 U2404 U2405 U2406 U2407 U2408 U2409 U2410 U2411 U2412 U2413 U2414 U2415 U2416 U2417 U2418 U2419 U2420 U2421 U2422 U2423 U2424 U2425 U2426 U2427 U2428 U2429 U2430 U2431 U2432 U2433 U2434 U2435 U2436 U2437 U2438 U2439 U2440 U2441 U2442 U2443 U2444 U2445 U2446 U2447 U2448 U2449 U2450 U2451 U2452 U2453 U2454 U2455 U2456 U2457 U2458 U2459 U2460 U2461 U2462 U2463 U2464 U2465 U2466 U2467 U2468 U2469 U2470 U2471 U2472 U2473 U2474 U2475 U2476 U2477 U2478 U2479 U2480 U2481 U2482 U2483 U2484 U2485 U2486 U2487 U2488 U2489 U2490 U2491 U2492 U2493 U2494 U2495 U2496 U2497 U2498 U2499 U2500 U2501 U2502 U2503 U2504 U2505 U2506 U2507 U2508 U2509 U2510 U2511 U2512 U2513 U2514 U2515 U2516 U2517 U2518 U2519 U2520 U2521 U2522 U2523 U2524 U2525 U2526 U2527 U2528 U2529 U2530 U2531 U2532 U2533 U2534 U2535 U2536 U2537 U2538 U2539 U2540 U2541 U2542 U2543 U2544 U2545 U2546 U2547 U2548 U2549 U2550 U2551 U2552 U2553 U2554 U2555 U2556 U2557 U2558 U2559 U2560 U2561 U2562 U2563 U2564 U2565 U2566 U2567 U2568 U2569 U2570 U2571 U2572 U2573 U2574 U2575 U2576 U2577 U2578 U2579 U2580 U2581 U2582 U2583 U2584 U2585 U2586 U2587 U2588 U2589 U2590 U2591 U2592 U2593 U2594 U2595 U2596 U2597 U2598 U2599 U2600 U2601 U2602 U2603 U2604 U2605 U2606 U2607 U2608 U2609 U2610 U2611 U2612 U2613 U2614 U2615 U2616 U2617 U2618 U2619 U2620 U2621 U2622 U2623 U2624 U2625 U2626 U2627 U2628 U2629 U2630 U2631 U2632 U2633 U2634 U2635 U2636 U2637 U2638 U2639 U2640 U2641 U2642 U2643 U2644 U2645 U2646 U2647 U2648 U2649 U2650 U2651 U2652 U2653 U2654 U2655 U2656 U2657 U2658 U2659 U2660 U2661 U2662 U2663 U2664 U2665 U2666 U2667 U2668 U2669 U2670 U2671 U2672 U2673 U2674 U2675 U2676 U2677 U2678 U2679 U2680 U2681 U2682 U2683 U2684 U2685 U2686 U2687 U2688 U2689 U2690 U2691 U2692 U2693 U2694 U2695 U2696 U2697 U2698 U2699 U2700 U2701 U2702 U2703 U2704 U2705 U2706 U2707 U2708 U2709 U2710 U2711 U2712 U2713 U2714 U2715 U2716 U2717 U2718 U2719 U2720 U2721 U2722 U2723 U2724 U2725 U2726 U2727 U2728 U2729 U2730 U2731 U2732 U2733 U2734 U2735 U2736 U2737 U2738 U2739 U2740 U2741 U2742 U2743 U2744 U2745 U2746 U2747 U2748 U2749 U2750 U2751 U2752 U2753 U2754 U2755 U2756 U2757 U2758 U2759 U2760 U2761 U2762 U2763
foreach c $rem_cells {
    remove_cell $c
}
Removing cell 'U2308' in design 'b15_C_lock'.
Removing cell 'U2309' in design 'b15_C_lock'.
Removing cell 'U2310' in design 'b15_C_lock'.
Removing cell 'U2311' in design 'b15_C_lock'.
Removing cell 'U2312' in design 'b15_C_lock'.
Removing cell 'U2313' in design 'b15_C_lock'.
Removing cell 'U2314' in design 'b15_C_lock'.
Removing cell 'U2315' in design 'b15_C_lock'.
Removing cell 'U2316' in design 'b15_C_lock'.
Removing cell 'U2317' in design 'b15_C_lock'.
Removing cell 'U2318' in design 'b15_C_lock'.
Removing cell 'U2319' in design 'b15_C_lock'.
Removing cell 'U2320' in design 'b15_C_lock'.
Removing cell 'U2321' in design 'b15_C_lock'.
Removing cell 'U2322' in design 'b15_C_lock'.
Removing cell 'U2323' in design 'b15_C_lock'.
Removing cell 'U2324' in design 'b15_C_lock'.
Removing cell 'U2325' in design 'b15_C_lock'.
Removing cell 'U2326' in design 'b15_C_lock'.
Removing cell 'U2327' in design 'b15_C_lock'.
Removing cell 'U2328' in design 'b15_C_lock'.
Removing cell 'U2329' in design 'b15_C_lock'.
Removing cell 'U2330' in design 'b15_C_lock'.
Removing cell 'U2331' in design 'b15_C_lock'.
Removing cell 'U2332' in design 'b15_C_lock'.
Removing cell 'U2333' in design 'b15_C_lock'.
Removing cell 'U2334' in design 'b15_C_lock'.
Removing cell 'U2335' in design 'b15_C_lock'.
Removing cell 'U2336' in design 'b15_C_lock'.
Removing cell 'U2337' in design 'b15_C_lock'.
Removing cell 'U2338' in design 'b15_C_lock'.
Removing cell 'U2339' in design 'b15_C_lock'.
Removing cell 'U2340' in design 'b15_C_lock'.
Removing cell 'U2341' in design 'b15_C_lock'.
Removing cell 'U2342' in design 'b15_C_lock'.
Removing cell 'U2343' in design 'b15_C_lock'.
Removing cell 'U2344' in design 'b15_C_lock'.
Removing cell 'U2345' in design 'b15_C_lock'.
Removing cell 'U2346' in design 'b15_C_lock'.
Removing cell 'U2347' in design 'b15_C_lock'.
Removing cell 'U2348' in design 'b15_C_lock'.
Removing cell 'U2349' in design 'b15_C_lock'.
Removing cell 'U2350' in design 'b15_C_lock'.
Removing cell 'U2351' in design 'b15_C_lock'.
Removing cell 'U2352' in design 'b15_C_lock'.
Removing cell 'U2353' in design 'b15_C_lock'.
Removing cell 'U2354' in design 'b15_C_lock'.
Removing cell 'U2355' in design 'b15_C_lock'.
Removing cell 'U2356' in design 'b15_C_lock'.
Removing cell 'U2357' in design 'b15_C_lock'.
Removing cell 'U2358' in design 'b15_C_lock'.
Removing cell 'U2359' in design 'b15_C_lock'.
Removing cell 'U2360' in design 'b15_C_lock'.
Removing cell 'U2361' in design 'b15_C_lock'.
Removing cell 'U2362' in design 'b15_C_lock'.
Removing cell 'U2363' in design 'b15_C_lock'.
Removing cell 'U2364' in design 'b15_C_lock'.
Removing cell 'U2365' in design 'b15_C_lock'.
Removing cell 'U2366' in design 'b15_C_lock'.
Removing cell 'U2367' in design 'b15_C_lock'.
Removing cell 'U2368' in design 'b15_C_lock'.
Removing cell 'U2369' in design 'b15_C_lock'.
Removing cell 'U2370' in design 'b15_C_lock'.
Removing cell 'U2371' in design 'b15_C_lock'.
Removing cell 'U2372' in design 'b15_C_lock'.
Removing cell 'U2373' in design 'b15_C_lock'.
Removing cell 'U2374' in design 'b15_C_lock'.
Removing cell 'U2375' in design 'b15_C_lock'.
Removing cell 'U2376' in design 'b15_C_lock'.
Removing cell 'U2377' in design 'b15_C_lock'.
Removing cell 'U2378' in design 'b15_C_lock'.
Removing cell 'U2379' in design 'b15_C_lock'.
Removing cell 'U2380' in design 'b15_C_lock'.
Removing cell 'U2381' in design 'b15_C_lock'.
Removing cell 'U2382' in design 'b15_C_lock'.
Removing cell 'U2383' in design 'b15_C_lock'.
Removing cell 'U2384' in design 'b15_C_lock'.
Removing cell 'U2385' in design 'b15_C_lock'.
Removing cell 'U2386' in design 'b15_C_lock'.
Removing cell 'U2387' in design 'b15_C_lock'.
Removing cell 'U2388' in design 'b15_C_lock'.
Removing cell 'U2389' in design 'b15_C_lock'.
Removing cell 'U2390' in design 'b15_C_lock'.
Removing cell 'U2391' in design 'b15_C_lock'.
Removing cell 'U2392' in design 'b15_C_lock'.
Removing cell 'U2393' in design 'b15_C_lock'.
Removing cell 'U2394' in design 'b15_C_lock'.
Removing cell 'U2395' in design 'b15_C_lock'.
Removing cell 'U2396' in design 'b15_C_lock'.
Removing cell 'U2397' in design 'b15_C_lock'.
Removing cell 'U2398' in design 'b15_C_lock'.
Removing cell 'U2399' in design 'b15_C_lock'.
Removing cell 'U2400' in design 'b15_C_lock'.
Removing cell 'U2401' in design 'b15_C_lock'.
Removing cell 'U2402' in design 'b15_C_lock'.
Removing cell 'U2403' in design 'b15_C_lock'.
Removing cell 'U2404' in design 'b15_C_lock'.
Removing cell 'U2405' in design 'b15_C_lock'.
Removing cell 'U2406' in design 'b15_C_lock'.
Removing cell 'U2407' in design 'b15_C_lock'.
Removing cell 'U2408' in design 'b15_C_lock'.
Removing cell 'U2409' in design 'b15_C_lock'.
Removing cell 'U2410' in design 'b15_C_lock'.
Removing cell 'U2411' in design 'b15_C_lock'.
Removing cell 'U2412' in design 'b15_C_lock'.
Removing cell 'U2413' in design 'b15_C_lock'.
Removing cell 'U2414' in design 'b15_C_lock'.
Removing cell 'U2415' in design 'b15_C_lock'.
Removing cell 'U2416' in design 'b15_C_lock'.
Removing cell 'U2417' in design 'b15_C_lock'.
Removing cell 'U2418' in design 'b15_C_lock'.
Removing cell 'U2419' in design 'b15_C_lock'.
Removing cell 'U2420' in design 'b15_C_lock'.
Removing cell 'U2421' in design 'b15_C_lock'.
Removing cell 'U2422' in design 'b15_C_lock'.
Removing cell 'U2423' in design 'b15_C_lock'.
Removing cell 'U2424' in design 'b15_C_lock'.
Removing cell 'U2425' in design 'b15_C_lock'.
Removing cell 'U2426' in design 'b15_C_lock'.
Removing cell 'U2427' in design 'b15_C_lock'.
Removing cell 'U2428' in design 'b15_C_lock'.
Removing cell 'U2429' in design 'b15_C_lock'.
Removing cell 'U2430' in design 'b15_C_lock'.
Removing cell 'U2431' in design 'b15_C_lock'.
Removing cell 'U2432' in design 'b15_C_lock'.
Removing cell 'U2433' in design 'b15_C_lock'.
Removing cell 'U2434' in design 'b15_C_lock'.
Removing cell 'U2435' in design 'b15_C_lock'.
Removing cell 'U2436' in design 'b15_C_lock'.
Removing cell 'U2437' in design 'b15_C_lock'.
Removing cell 'U2438' in design 'b15_C_lock'.
Removing cell 'U2439' in design 'b15_C_lock'.
Removing cell 'U2440' in design 'b15_C_lock'.
Removing cell 'U2441' in design 'b15_C_lock'.
Removing cell 'U2442' in design 'b15_C_lock'.
Removing cell 'U2443' in design 'b15_C_lock'.
Removing cell 'U2444' in design 'b15_C_lock'.
Removing cell 'U2445' in design 'b15_C_lock'.
Removing cell 'U2446' in design 'b15_C_lock'.
Removing cell 'U2447' in design 'b15_C_lock'.
Removing cell 'U2448' in design 'b15_C_lock'.
Removing cell 'U2449' in design 'b15_C_lock'.
Removing cell 'U2450' in design 'b15_C_lock'.
Removing cell 'U2451' in design 'b15_C_lock'.
Removing cell 'U2452' in design 'b15_C_lock'.
Removing cell 'U2453' in design 'b15_C_lock'.
Removing cell 'U2454' in design 'b15_C_lock'.
Removing cell 'U2455' in design 'b15_C_lock'.
Removing cell 'U2456' in design 'b15_C_lock'.
Removing cell 'U2457' in design 'b15_C_lock'.
Removing cell 'U2458' in design 'b15_C_lock'.
Removing cell 'U2459' in design 'b15_C_lock'.
Removing cell 'U2460' in design 'b15_C_lock'.
Removing cell 'U2461' in design 'b15_C_lock'.
Removing cell 'U2462' in design 'b15_C_lock'.
Removing cell 'U2463' in design 'b15_C_lock'.
Removing cell 'U2464' in design 'b15_C_lock'.
Removing cell 'U2465' in design 'b15_C_lock'.
Removing cell 'U2466' in design 'b15_C_lock'.
Removing cell 'U2467' in design 'b15_C_lock'.
Removing cell 'U2468' in design 'b15_C_lock'.
Removing cell 'U2469' in design 'b15_C_lock'.
Removing cell 'U2470' in design 'b15_C_lock'.
Removing cell 'U2471' in design 'b15_C_lock'.
Removing cell 'U2472' in design 'b15_C_lock'.
Removing cell 'U2473' in design 'b15_C_lock'.
Removing cell 'U2474' in design 'b15_C_lock'.
Removing cell 'U2475' in design 'b15_C_lock'.
Removing cell 'U2476' in design 'b15_C_lock'.
Removing cell 'U2477' in design 'b15_C_lock'.
Removing cell 'U2478' in design 'b15_C_lock'.
Removing cell 'U2479' in design 'b15_C_lock'.
Removing cell 'U2480' in design 'b15_C_lock'.
Removing cell 'U2481' in design 'b15_C_lock'.
Removing cell 'U2482' in design 'b15_C_lock'.
Removing cell 'U2483' in design 'b15_C_lock'.
Removing cell 'U2484' in design 'b15_C_lock'.
Removing cell 'U2485' in design 'b15_C_lock'.
Removing cell 'U2486' in design 'b15_C_lock'.
Removing cell 'U2487' in design 'b15_C_lock'.
Removing cell 'U2488' in design 'b15_C_lock'.
Removing cell 'U2489' in design 'b15_C_lock'.
Removing cell 'U2490' in design 'b15_C_lock'.
Removing cell 'U2491' in design 'b15_C_lock'.
Removing cell 'U2492' in design 'b15_C_lock'.
Removing cell 'U2493' in design 'b15_C_lock'.
Removing cell 'U2494' in design 'b15_C_lock'.
Removing cell 'U2495' in design 'b15_C_lock'.
Removing cell 'U2496' in design 'b15_C_lock'.
Removing cell 'U2497' in design 'b15_C_lock'.
Removing cell 'U2498' in design 'b15_C_lock'.
Removing cell 'U2499' in design 'b15_C_lock'.
Removing cell 'U2500' in design 'b15_C_lock'.
Removing cell 'U2501' in design 'b15_C_lock'.
Removing cell 'U2502' in design 'b15_C_lock'.
Removing cell 'U2503' in design 'b15_C_lock'.
Removing cell 'U2504' in design 'b15_C_lock'.
Removing cell 'U2505' in design 'b15_C_lock'.
Removing cell 'U2506' in design 'b15_C_lock'.
Removing cell 'U2507' in design 'b15_C_lock'.
Removing cell 'U2508' in design 'b15_C_lock'.
Removing cell 'U2509' in design 'b15_C_lock'.
Removing cell 'U2510' in design 'b15_C_lock'.
Removing cell 'U2511' in design 'b15_C_lock'.
Removing cell 'U2512' in design 'b15_C_lock'.
Removing cell 'U2513' in design 'b15_C_lock'.
Removing cell 'U2514' in design 'b15_C_lock'.
Removing cell 'U2515' in design 'b15_C_lock'.
Removing cell 'U2516' in design 'b15_C_lock'.
Removing cell 'U2517' in design 'b15_C_lock'.
Removing cell 'U2518' in design 'b15_C_lock'.
Removing cell 'U2519' in design 'b15_C_lock'.
Removing cell 'U2520' in design 'b15_C_lock'.
Removing cell 'U2521' in design 'b15_C_lock'.
Removing cell 'U2522' in design 'b15_C_lock'.
Removing cell 'U2523' in design 'b15_C_lock'.
Removing cell 'U2524' in design 'b15_C_lock'.
Removing cell 'U2525' in design 'b15_C_lock'.
Removing cell 'U2526' in design 'b15_C_lock'.
Removing cell 'U2527' in design 'b15_C_lock'.
Removing cell 'U2528' in design 'b15_C_lock'.
Removing cell 'U2529' in design 'b15_C_lock'.
Removing cell 'U2530' in design 'b15_C_lock'.
Removing cell 'U2531' in design 'b15_C_lock'.
Removing cell 'U2532' in design 'b15_C_lock'.
Removing cell 'U2533' in design 'b15_C_lock'.
Removing cell 'U2534' in design 'b15_C_lock'.
Removing cell 'U2535' in design 'b15_C_lock'.
Removing cell 'U2536' in design 'b15_C_lock'.
Removing cell 'U2537' in design 'b15_C_lock'.
Removing cell 'U2538' in design 'b15_C_lock'.
Removing cell 'U2539' in design 'b15_C_lock'.
Removing cell 'U2540' in design 'b15_C_lock'.
Removing cell 'U2541' in design 'b15_C_lock'.
Removing cell 'U2542' in design 'b15_C_lock'.
Removing cell 'U2543' in design 'b15_C_lock'.
Removing cell 'U2544' in design 'b15_C_lock'.
Removing cell 'U2545' in design 'b15_C_lock'.
Removing cell 'U2546' in design 'b15_C_lock'.
Removing cell 'U2547' in design 'b15_C_lock'.
Removing cell 'U2548' in design 'b15_C_lock'.
Removing cell 'U2549' in design 'b15_C_lock'.
Removing cell 'U2550' in design 'b15_C_lock'.
Removing cell 'U2551' in design 'b15_C_lock'.
Removing cell 'U2552' in design 'b15_C_lock'.
Removing cell 'U2553' in design 'b15_C_lock'.
Removing cell 'U2554' in design 'b15_C_lock'.
Removing cell 'U2555' in design 'b15_C_lock'.
Removing cell 'U2556' in design 'b15_C_lock'.
Removing cell 'U2557' in design 'b15_C_lock'.
Removing cell 'U2558' in design 'b15_C_lock'.
Removing cell 'U2559' in design 'b15_C_lock'.
Removing cell 'U2560' in design 'b15_C_lock'.
Removing cell 'U2561' in design 'b15_C_lock'.
Removing cell 'U2562' in design 'b15_C_lock'.
Removing cell 'U2563' in design 'b15_C_lock'.
Removing cell 'U2564' in design 'b15_C_lock'.
Removing cell 'U2565' in design 'b15_C_lock'.
Removing cell 'U2566' in design 'b15_C_lock'.
Removing cell 'U2567' in design 'b15_C_lock'.
Removing cell 'U2568' in design 'b15_C_lock'.
Removing cell 'U2569' in design 'b15_C_lock'.
Removing cell 'U2570' in design 'b15_C_lock'.
Removing cell 'U2571' in design 'b15_C_lock'.
Removing cell 'U2572' in design 'b15_C_lock'.
Removing cell 'U2573' in design 'b15_C_lock'.
Removing cell 'U2574' in design 'b15_C_lock'.
Removing cell 'U2575' in design 'b15_C_lock'.
Removing cell 'U2576' in design 'b15_C_lock'.
Removing cell 'U2577' in design 'b15_C_lock'.
Removing cell 'U2578' in design 'b15_C_lock'.
Removing cell 'U2579' in design 'b15_C_lock'.
Removing cell 'U2580' in design 'b15_C_lock'.
Removing cell 'U2581' in design 'b15_C_lock'.
Removing cell 'U2582' in design 'b15_C_lock'.
Removing cell 'U2583' in design 'b15_C_lock'.
Removing cell 'U2584' in design 'b15_C_lock'.
Removing cell 'U2585' in design 'b15_C_lock'.
Removing cell 'U2586' in design 'b15_C_lock'.
Removing cell 'U2587' in design 'b15_C_lock'.
Removing cell 'U2588' in design 'b15_C_lock'.
Removing cell 'U2589' in design 'b15_C_lock'.
Removing cell 'U2590' in design 'b15_C_lock'.
Removing cell 'U2591' in design 'b15_C_lock'.
Removing cell 'U2592' in design 'b15_C_lock'.
Removing cell 'U2593' in design 'b15_C_lock'.
Removing cell 'U2594' in design 'b15_C_lock'.
Removing cell 'U2595' in design 'b15_C_lock'.
Removing cell 'U2596' in design 'b15_C_lock'.
Removing cell 'U2597' in design 'b15_C_lock'.
Removing cell 'U2598' in design 'b15_C_lock'.
Removing cell 'U2599' in design 'b15_C_lock'.
Removing cell 'U2600' in design 'b15_C_lock'.
Removing cell 'U2601' in design 'b15_C_lock'.
Removing cell 'U2602' in design 'b15_C_lock'.
Removing cell 'U2603' in design 'b15_C_lock'.
Removing cell 'U2604' in design 'b15_C_lock'.
Removing cell 'U2605' in design 'b15_C_lock'.
Removing cell 'U2606' in design 'b15_C_lock'.
Removing cell 'U2607' in design 'b15_C_lock'.
Removing cell 'U2608' in design 'b15_C_lock'.
Removing cell 'U2609' in design 'b15_C_lock'.
Removing cell 'U2610' in design 'b15_C_lock'.
Removing cell 'U2611' in design 'b15_C_lock'.
Removing cell 'U2612' in design 'b15_C_lock'.
Removing cell 'U2613' in design 'b15_C_lock'.
Removing cell 'U2614' in design 'b15_C_lock'.
Removing cell 'U2615' in design 'b15_C_lock'.
Removing cell 'U2616' in design 'b15_C_lock'.
Removing cell 'U2617' in design 'b15_C_lock'.
Removing cell 'U2618' in design 'b15_C_lock'.
Removing cell 'U2619' in design 'b15_C_lock'.
Removing cell 'U2620' in design 'b15_C_lock'.
Removing cell 'U2621' in design 'b15_C_lock'.
Removing cell 'U2622' in design 'b15_C_lock'.
Removing cell 'U2623' in design 'b15_C_lock'.
Removing cell 'U2624' in design 'b15_C_lock'.
Removing cell 'U2625' in design 'b15_C_lock'.
Removing cell 'U2626' in design 'b15_C_lock'.
Removing cell 'U2627' in design 'b15_C_lock'.
Removing cell 'U2628' in design 'b15_C_lock'.
Removing cell 'U2629' in design 'b15_C_lock'.
Removing cell 'U2630' in design 'b15_C_lock'.
Removing cell 'U2631' in design 'b15_C_lock'.
Removing cell 'U2632' in design 'b15_C_lock'.
Removing cell 'U2633' in design 'b15_C_lock'.
Removing cell 'U2634' in design 'b15_C_lock'.
Removing cell 'U2635' in design 'b15_C_lock'.
Removing cell 'U2636' in design 'b15_C_lock'.
Removing cell 'U2637' in design 'b15_C_lock'.
Removing cell 'U2638' in design 'b15_C_lock'.
Removing cell 'U2639' in design 'b15_C_lock'.
Removing cell 'U2640' in design 'b15_C_lock'.
Removing cell 'U2641' in design 'b15_C_lock'.
Removing cell 'U2642' in design 'b15_C_lock'.
Removing cell 'U2643' in design 'b15_C_lock'.
Removing cell 'U2644' in design 'b15_C_lock'.
Removing cell 'U2645' in design 'b15_C_lock'.
Removing cell 'U2646' in design 'b15_C_lock'.
Removing cell 'U2647' in design 'b15_C_lock'.
Removing cell 'U2648' in design 'b15_C_lock'.
Removing cell 'U2649' in design 'b15_C_lock'.
Removing cell 'U2650' in design 'b15_C_lock'.
Removing cell 'U2651' in design 'b15_C_lock'.
Removing cell 'U2652' in design 'b15_C_lock'.
Removing cell 'U2653' in design 'b15_C_lock'.
Removing cell 'U2654' in design 'b15_C_lock'.
Removing cell 'U2655' in design 'b15_C_lock'.
Removing cell 'U2656' in design 'b15_C_lock'.
Removing cell 'U2657' in design 'b15_C_lock'.
Removing cell 'U2658' in design 'b15_C_lock'.
Removing cell 'U2659' in design 'b15_C_lock'.
Removing cell 'U2660' in design 'b15_C_lock'.
Removing cell 'U2661' in design 'b15_C_lock'.
Removing cell 'U2662' in design 'b15_C_lock'.
Removing cell 'U2663' in design 'b15_C_lock'.
Removing cell 'U2664' in design 'b15_C_lock'.
Removing cell 'U2665' in design 'b15_C_lock'.
Removing cell 'U2666' in design 'b15_C_lock'.
Removing cell 'U2667' in design 'b15_C_lock'.
Removing cell 'U2668' in design 'b15_C_lock'.
Removing cell 'U2669' in design 'b15_C_lock'.
Removing cell 'U2670' in design 'b15_C_lock'.
Removing cell 'U2671' in design 'b15_C_lock'.
Removing cell 'U2672' in design 'b15_C_lock'.
Removing cell 'U2673' in design 'b15_C_lock'.
Removing cell 'U2674' in design 'b15_C_lock'.
Removing cell 'U2675' in design 'b15_C_lock'.
Removing cell 'U2676' in design 'b15_C_lock'.
Removing cell 'U2677' in design 'b15_C_lock'.
Removing cell 'U2678' in design 'b15_C_lock'.
Removing cell 'U2679' in design 'b15_C_lock'.
Removing cell 'U2680' in design 'b15_C_lock'.
Removing cell 'U2681' in design 'b15_C_lock'.
Removing cell 'U2682' in design 'b15_C_lock'.
Removing cell 'U2683' in design 'b15_C_lock'.
Removing cell 'U2684' in design 'b15_C_lock'.
Removing cell 'U2685' in design 'b15_C_lock'.
Removing cell 'U2686' in design 'b15_C_lock'.
Removing cell 'U2687' in design 'b15_C_lock'.
Removing cell 'U2688' in design 'b15_C_lock'.
Removing cell 'U2689' in design 'b15_C_lock'.
Removing cell 'U2690' in design 'b15_C_lock'.
Removing cell 'U2691' in design 'b15_C_lock'.
Removing cell 'U2692' in design 'b15_C_lock'.
Removing cell 'U2693' in design 'b15_C_lock'.
Removing cell 'U2694' in design 'b15_C_lock'.
Removing cell 'U2695' in design 'b15_C_lock'.
Removing cell 'U2696' in design 'b15_C_lock'.
Removing cell 'U2697' in design 'b15_C_lock'.
Removing cell 'U2698' in design 'b15_C_lock'.
Removing cell 'U2699' in design 'b15_C_lock'.
Removing cell 'U2700' in design 'b15_C_lock'.
Removing cell 'U2701' in design 'b15_C_lock'.
Removing cell 'U2702' in design 'b15_C_lock'.
Removing cell 'U2703' in design 'b15_C_lock'.
Removing cell 'U2704' in design 'b15_C_lock'.
Removing cell 'U2705' in design 'b15_C_lock'.
Removing cell 'U2706' in design 'b15_C_lock'.
Removing cell 'U2707' in design 'b15_C_lock'.
Removing cell 'U2708' in design 'b15_C_lock'.
Removing cell 'U2709' in design 'b15_C_lock'.
Removing cell 'U2710' in design 'b15_C_lock'.
Removing cell 'U2711' in design 'b15_C_lock'.
Removing cell 'U2712' in design 'b15_C_lock'.
Removing cell 'U2713' in design 'b15_C_lock'.
Removing cell 'U2714' in design 'b15_C_lock'.
Removing cell 'U2715' in design 'b15_C_lock'.
Removing cell 'U2716' in design 'b15_C_lock'.
Removing cell 'U2717' in design 'b15_C_lock'.
Removing cell 'U2718' in design 'b15_C_lock'.
Removing cell 'U2719' in design 'b15_C_lock'.
Removing cell 'U2720' in design 'b15_C_lock'.
Removing cell 'U2721' in design 'b15_C_lock'.
Removing cell 'U2722' in design 'b15_C_lock'.
Removing cell 'U2723' in design 'b15_C_lock'.
Removing cell 'U2724' in design 'b15_C_lock'.
Removing cell 'U2725' in design 'b15_C_lock'.
Removing cell 'U2726' in design 'b15_C_lock'.
Removing cell 'U2727' in design 'b15_C_lock'.
Removing cell 'U2728' in design 'b15_C_lock'.
Removing cell 'U2729' in design 'b15_C_lock'.
Removing cell 'U2730' in design 'b15_C_lock'.
Removing cell 'U2731' in design 'b15_C_lock'.
Removing cell 'U2732' in design 'b15_C_lock'.
Removing cell 'U2733' in design 'b15_C_lock'.
Removing cell 'U2734' in design 'b15_C_lock'.
Removing cell 'U2735' in design 'b15_C_lock'.
Removing cell 'U2736' in design 'b15_C_lock'.
Removing cell 'U2737' in design 'b15_C_lock'.
Removing cell 'U2738' in design 'b15_C_lock'.
Removing cell 'U2739' in design 'b15_C_lock'.
Removing cell 'U2740' in design 'b15_C_lock'.
Removing cell 'U2741' in design 'b15_C_lock'.
Removing cell 'U2742' in design 'b15_C_lock'.
Removing cell 'U2743' in design 'b15_C_lock'.
Removing cell 'U2744' in design 'b15_C_lock'.
Removing cell 'U2745' in design 'b15_C_lock'.
Removing cell 'U2746' in design 'b15_C_lock'.
Removing cell 'U2747' in design 'b15_C_lock'.
Removing cell 'U2748' in design 'b15_C_lock'.
Removing cell 'U2749' in design 'b15_C_lock'.
Removing cell 'U2750' in design 'b15_C_lock'.
Removing cell 'U2751' in design 'b15_C_lock'.
Removing cell 'U2752' in design 'b15_C_lock'.
Removing cell 'U2753' in design 'b15_C_lock'.
Removing cell 'U2754' in design 'b15_C_lock'.
Removing cell 'U2755' in design 'b15_C_lock'.
Removing cell 'U2756' in design 'b15_C_lock'.
Removing cell 'U2757' in design 'b15_C_lock'.
Removing cell 'U2758' in design 'b15_C_lock'.
Removing cell 'U2759' in design 'b15_C_lock'.
Removing cell 'U2760' in design 'b15_C_lock'.
Removing cell 'U2761' in design 'b15_C_lock'.
Removing cell 'U2762' in design 'b15_C_lock'.
Removing cell 'U2763' in design 'b15_C_lock'.
set PI [get_attribute  [get_ports * -filter "direction == in"] full_name]
READY_N STATEBS16_REG_SCAN_IN REIP_REG_31__SCAN_IN REIP_REG_30__SCAN_IN REIP_REG_29__SCAN_IN REIP_REG_28__SCAN_IN REIP_REG_27__SCAN_IN REIP_REG_26__SCAN_IN REIP_REG_25__SCAN_IN REIP_REG_24__SCAN_IN REIP_REG_23__SCAN_IN REIP_REG_22__SCAN_IN REIP_REG_21__SCAN_IN REIP_REG_20__SCAN_IN REIP_REG_19__SCAN_IN REIP_REG_18__SCAN_IN REIP_REG_17__SCAN_IN REIP_REG_16__SCAN_IN STATE_REG_2__SCAN_IN STATE_REG_1__SCAN_IN STATE_REG_0__SCAN_IN STATE2_REG_3__SCAN_IN STATE2_REG_2__SCAN_IN STATE2_REG_1__SCAN_IN STATE2_REG_0__SCAN_IN INSTQUEUE_REG_15__7__SCAN_IN INSTQUEUE_REG_15__6__SCAN_IN INSTQUEUE_REG_15__5__SCAN_IN INSTQUEUE_REG_15__4__SCAN_IN INSTQUEUE_REG_15__3__SCAN_IN INSTQUEUE_REG_15__2__SCAN_IN INSTQUEUE_REG_15__1__SCAN_IN INSTQUEUE_REG_15__0__SCAN_IN INSTQUEUE_REG_14__7__SCAN_IN INSTQUEUE_REG_14__6__SCAN_IN INSTQUEUE_REG_14__5__SCAN_IN INSTQUEUE_REG_14__4__SCAN_IN INSTQUEUE_REG_14__3__SCAN_IN INSTQUEUE_REG_14__2__SCAN_IN INSTQUEUE_REG_14__1__SCAN_IN INSTQUEUE_REG_14__0__SCAN_IN INSTQUEUE_REG_13__7__SCAN_IN INSTQUEUE_REG_13__6__SCAN_IN INSTQUEUE_REG_13__5__SCAN_IN INSTQUEUE_REG_13__4__SCAN_IN INSTQUEUE_REG_13__3__SCAN_IN INSTQUEUE_REG_13__2__SCAN_IN INSTQUEUE_REG_13__1__SCAN_IN INSTQUEUE_REG_13__0__SCAN_IN INSTQUEUE_REG_12__7__SCAN_IN INSTQUEUE_REG_12__6__SCAN_IN INSTQUEUE_REG_12__5__SCAN_IN INSTQUEUE_REG_12__4__SCAN_IN INSTQUEUE_REG_12__3__SCAN_IN INSTQUEUE_REG_12__2__SCAN_IN INSTQUEUE_REG_12__1__SCAN_IN INSTQUEUE_REG_12__0__SCAN_IN INSTQUEUE_REG_11__7__SCAN_IN INSTQUEUE_REG_11__6__SCAN_IN INSTQUEUE_REG_11__5__SCAN_IN INSTQUEUE_REG_11__4__SCAN_IN INSTQUEUE_REG_11__3__SCAN_IN INSTQUEUE_REG_11__2__SCAN_IN INSTQUEUE_REG_11__1__SCAN_IN INSTQUEUE_REG_11__0__SCAN_IN INSTQUEUE_REG_10__7__SCAN_IN INSTQUEUE_REG_10__6__SCAN_IN INSTQUEUE_REG_10__5__SCAN_IN INSTQUEUE_REG_10__4__SCAN_IN INSTQUEUE_REG_10__3__SCAN_IN INSTQUEUE_REG_10__2__SCAN_IN INSTQUEUE_REG_10__1__SCAN_IN INSTQUEUE_REG_10__0__SCAN_IN INSTQUEUE_REG_9__7__SCAN_IN INSTQUEUE_REG_9__6__SCAN_IN INSTQUEUE_REG_9__5__SCAN_IN INSTQUEUE_REG_9__4__SCAN_IN INSTQUEUE_REG_9__3__SCAN_IN INSTQUEUE_REG_9__2__SCAN_IN INSTQUEUE_REG_9__1__SCAN_IN INSTQUEUE_REG_9__0__SCAN_IN INSTQUEUE_REG_8__7__SCAN_IN INSTQUEUE_REG_8__6__SCAN_IN INSTQUEUE_REG_8__5__SCAN_IN INSTQUEUE_REG_8__4__SCAN_IN INSTQUEUE_REG_8__3__SCAN_IN INSTQUEUE_REG_8__2__SCAN_IN INSTQUEUE_REG_8__1__SCAN_IN INSTQUEUE_REG_8__0__SCAN_IN INSTQUEUE_REG_7__7__SCAN_IN INSTQUEUE_REG_7__6__SCAN_IN INSTQUEUE_REG_7__5__SCAN_IN INSTQUEUE_REG_7__4__SCAN_IN INSTQUEUE_REG_7__3__SCAN_IN INSTQUEUE_REG_7__2__SCAN_IN INSTQUEUE_REG_7__1__SCAN_IN INSTQUEUE_REG_7__0__SCAN_IN INSTQUEUE_REG_6__7__SCAN_IN INSTQUEUE_REG_6__6__SCAN_IN INSTQUEUE_REG_6__5__SCAN_IN INSTQUEUE_REG_6__4__SCAN_IN INSTQUEUE_REG_6__3__SCAN_IN INSTQUEUE_REG_6__2__SCAN_IN INSTQUEUE_REG_6__1__SCAN_IN INSTQUEUE_REG_6__0__SCAN_IN INSTQUEUE_REG_5__7__SCAN_IN INSTQUEUE_REG_5__6__SCAN_IN INSTQUEUE_REG_5__5__SCAN_IN INSTQUEUE_REG_5__4__SCAN_IN INSTQUEUE_REG_5__3__SCAN_IN INSTQUEUE_REG_5__2__SCAN_IN INSTQUEUE_REG_5__1__SCAN_IN INSTQUEUE_REG_5__0__SCAN_IN INSTQUEUE_REG_4__7__SCAN_IN INSTQUEUE_REG_4__6__SCAN_IN INSTQUEUE_REG_4__5__SCAN_IN INSTQUEUE_REG_4__4__SCAN_IN INSTQUEUE_REG_4__3__SCAN_IN INSTQUEUE_REG_4__2__SCAN_IN INSTQUEUE_REG_4__1__SCAN_IN INSTQUEUE_REG_4__0__SCAN_IN INSTQUEUE_REG_3__7__SCAN_IN INSTQUEUE_REG_3__6__SCAN_IN INSTQUEUE_REG_3__5__SCAN_IN INSTQUEUE_REG_3__4__SCAN_IN INSTQUEUE_REG_3__3__SCAN_IN INSTQUEUE_REG_3__2__SCAN_IN INSTQUEUE_REG_3__1__SCAN_IN INSTQUEUE_REG_3__0__SCAN_IN INSTQUEUE_REG_2__7__SCAN_IN INSTQUEUE_REG_2__6__SCAN_IN INSTQUEUE_REG_2__5__SCAN_IN INSTQUEUE_REG_2__4__SCAN_IN INSTQUEUE_REG_2__3__SCAN_IN INSTQUEUE_REG_2__2__SCAN_IN INSTQUEUE_REG_2__1__SCAN_IN INSTQUEUE_REG_2__0__SCAN_IN INSTQUEUE_REG_1__7__SCAN_IN INSTQUEUE_REG_1__6__SCAN_IN INSTQUEUE_REG_1__5__SCAN_IN INSTQUEUE_REG_1__4__SCAN_IN INSTQUEUE_REG_1__3__SCAN_IN INSTQUEUE_REG_1__2__SCAN_IN INSTQUEUE_REG_1__1__SCAN_IN INSTQUEUE_REG_1__0__SCAN_IN INSTQUEUE_REG_0__7__SCAN_IN INSTQUEUE_REG_0__6__SCAN_IN INSTQUEUE_REG_0__5__SCAN_IN INSTQUEUE_REG_0__4__SCAN_IN INSTQUEUE_REG_0__3__SCAN_IN INSTQUEUE_REG_0__2__SCAN_IN INSTQUEUE_REG_0__1__SCAN_IN INSTQUEUE_REG_0__0__SCAN_IN INSTQUEUERD_ADDR_REG_4__SCAN_IN INSTQUEUERD_ADDR_REG_3__SCAN_IN INSTQUEUERD_ADDR_REG_2__SCAN_IN INSTQUEUERD_ADDR_REG_1__SCAN_IN INSTQUEUERD_ADDR_REG_0__SCAN_IN INSTQUEUEWR_ADDR_REG_4__SCAN_IN INSTQUEUEWR_ADDR_REG_3__SCAN_IN INSTQUEUEWR_ADDR_REG_2__SCAN_IN INSTQUEUEWR_ADDR_REG_1__SCAN_IN INSTQUEUEWR_ADDR_REG_0__SCAN_IN INSTADDRPOINTER_REG_1__SCAN_IN INSTADDRPOINTER_REG_2__SCAN_IN INSTADDRPOINTER_REG_3__SCAN_IN INSTADDRPOINTER_REG_4__SCAN_IN INSTADDRPOINTER_REG_5__SCAN_IN INSTADDRPOINTER_REG_6__SCAN_IN INSTADDRPOINTER_REG_7__SCAN_IN INSTADDRPOINTER_REG_8__SCAN_IN INSTADDRPOINTER_REG_9__SCAN_IN INSTADDRPOINTER_REG_10__SCAN_IN INSTADDRPOINTER_REG_11__SCAN_IN INSTADDRPOINTER_REG_12__SCAN_IN INSTADDRPOINTER_REG_13__SCAN_IN INSTADDRPOINTER_REG_14__SCAN_IN INSTADDRPOINTER_REG_15__SCAN_IN INSTADDRPOINTER_REG_16__SCAN_IN INSTADDRPOINTER_REG_17__SCAN_IN INSTADDRPOINTER_REG_18__SCAN_IN INSTADDRPOINTER_REG_19__SCAN_IN INSTADDRPOINTER_REG_20__SCAN_IN INSTADDRPOINTER_REG_21__SCAN_IN INSTADDRPOINTER_REG_22__SCAN_IN INSTADDRPOINTER_REG_23__SCAN_IN INSTADDRPOINTER_REG_24__SCAN_IN INSTADDRPOINTER_REG_25__SCAN_IN INSTADDRPOINTER_REG_26__SCAN_IN INSTADDRPOINTER_REG_27__SCAN_IN INSTADDRPOINTER_REG_28__SCAN_IN INSTADDRPOINTER_REG_29__SCAN_IN INSTADDRPOINTER_REG_30__SCAN_IN INSTADDRPOINTER_REG_31__SCAN_IN PHYADDRPOINTER_REG_0__SCAN_IN PHYADDRPOINTER_REG_1__SCAN_IN PHYADDRPOINTER_REG_2__SCAN_IN PHYADDRPOINTER_REG_3__SCAN_IN PHYADDRPOINTER_REG_4__SCAN_IN PHYADDRPOINTER_REG_5__SCAN_IN PHYADDRPOINTER_REG_6__SCAN_IN PHYADDRPOINTER_REG_7__SCAN_IN PHYADDRPOINTER_REG_8__SCAN_IN PHYADDRPOINTER_REG_9__SCAN_IN PHYADDRPOINTER_REG_10__SCAN_IN PHYADDRPOINTER_REG_11__SCAN_IN PHYADDRPOINTER_REG_12__SCAN_IN PHYADDRPOINTER_REG_13__SCAN_IN PHYADDRPOINTER_REG_14__SCAN_IN PHYADDRPOINTER_REG_15__SCAN_IN PHYADDRPOINTER_REG_16__SCAN_IN PHYADDRPOINTER_REG_17__SCAN_IN PHYADDRPOINTER_REG_18__SCAN_IN PHYADDRPOINTER_REG_19__SCAN_IN PHYADDRPOINTER_REG_20__SCAN_IN PHYADDRPOINTER_REG_21__SCAN_IN PHYADDRPOINTER_REG_22__SCAN_IN PHYADDRPOINTER_REG_23__SCAN_IN PHYADDRPOINTER_REG_24__SCAN_IN PHYADDRPOINTER_REG_25__SCAN_IN PHYADDRPOINTER_REG_26__SCAN_IN PHYADDRPOINTER_REG_27__SCAN_IN PHYADDRPOINTER_REG_28__SCAN_IN PHYADDRPOINTER_REG_29__SCAN_IN PHYADDRPOINTER_REG_30__SCAN_IN PHYADDRPOINTER_REG_31__SCAN_IN EAX_REG_0__SCAN_IN EAX_REG_1__SCAN_IN EAX_REG_2__SCAN_IN EAX_REG_3__SCAN_IN EAX_REG_4__SCAN_IN EAX_REG_5__SCAN_IN EAX_REG_6__SCAN_IN EAX_REG_7__SCAN_IN EAX_REG_8__SCAN_IN EAX_REG_9__SCAN_IN EAX_REG_10__SCAN_IN EAX_REG_11__SCAN_IN EAX_REG_12__SCAN_IN EAX_REG_13__SCAN_IN EAX_REG_14__SCAN_IN EAX_REG_15__SCAN_IN EAX_REG_16__SCAN_IN EAX_REG_17__SCAN_IN EAX_REG_18__SCAN_IN EAX_REG_19__SCAN_IN EAX_REG_20__SCAN_IN EAX_REG_21__SCAN_IN EAX_REG_22__SCAN_IN EAX_REG_23__SCAN_IN EAX_REG_24__SCAN_IN EAX_REG_25__SCAN_IN EAX_REG_26__SCAN_IN EAX_REG_27__SCAN_IN EAX_REG_28__SCAN_IN EAX_REG_29__SCAN_IN EAX_REG_30__SCAN_IN EAX_REG_31__SCAN_IN EBX_REG_0__SCAN_IN EBX_REG_1__SCAN_IN EBX_REG_2__SCAN_IN EBX_REG_3__SCAN_IN EBX_REG_4__SCAN_IN EBX_REG_5__SCAN_IN EBX_REG_6__SCAN_IN EBX_REG_7__SCAN_IN EBX_REG_8__SCAN_IN EBX_REG_9__SCAN_IN EBX_REG_10__SCAN_IN EBX_REG_11__SCAN_IN EBX_REG_12__SCAN_IN EBX_REG_13__SCAN_IN EBX_REG_14__SCAN_IN EBX_REG_15__SCAN_IN EBX_REG_16__SCAN_IN EBX_REG_17__SCAN_IN EBX_REG_18__SCAN_IN EBX_REG_19__SCAN_IN EBX_REG_20__SCAN_IN EBX_REG_21__SCAN_IN EBX_REG_22__SCAN_IN EBX_REG_23__SCAN_IN EBX_REG_24__SCAN_IN EBX_REG_25__SCAN_IN EBX_REG_26__SCAN_IN EBX_REG_27__SCAN_IN EBX_REG_28__SCAN_IN EBX_REG_29__SCAN_IN EBX_REG_30__SCAN_IN EBX_REG_31__SCAN_IN REIP_REG_1__SCAN_IN REIP_REG_2__SCAN_IN REIP_REG_3__SCAN_IN REIP_REG_4__SCAN_IN REIP_REG_5__SCAN_IN REIP_REG_6__SCAN_IN REIP_REG_7__SCAN_IN REIP_REG_8__SCAN_IN REIP_REG_9__SCAN_IN REIP_REG_10__SCAN_IN REIP_REG_11__SCAN_IN REIP_REG_12__SCAN_IN REIP_REG_13__SCAN_IN REIP_REG_14__SCAN_IN REIP_REG_15__SCAN_IN
foreach p $PI {
    set len [sizeof_collection  [all_connected $p]]
    echo $len
    if {$len < 2} {
        echo $p
        remove_port $p
    }
}
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
1
INSTQUEUE_REG_9__0__SCAN_IN
Removing port 'INSTQUEUE_REG_9__0__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_8__7__SCAN_IN
Removing port 'INSTQUEUE_REG_8__7__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_8__6__SCAN_IN
Removing port 'INSTQUEUE_REG_8__6__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_8__5__SCAN_IN
Removing port 'INSTQUEUE_REG_8__5__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_8__4__SCAN_IN
Removing port 'INSTQUEUE_REG_8__4__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_8__3__SCAN_IN
Removing port 'INSTQUEUE_REG_8__3__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_8__2__SCAN_IN
Removing port 'INSTQUEUE_REG_8__2__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_8__1__SCAN_IN
Removing port 'INSTQUEUE_REG_8__1__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_8__0__SCAN_IN
Removing port 'INSTQUEUE_REG_8__0__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_7__7__SCAN_IN
Removing port 'INSTQUEUE_REG_7__7__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_7__6__SCAN_IN
Removing port 'INSTQUEUE_REG_7__6__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_7__5__SCAN_IN
Removing port 'INSTQUEUE_REG_7__5__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_7__4__SCAN_IN
Removing port 'INSTQUEUE_REG_7__4__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_7__3__SCAN_IN
Removing port 'INSTQUEUE_REG_7__3__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_7__2__SCAN_IN
Removing port 'INSTQUEUE_REG_7__2__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_7__1__SCAN_IN
Removing port 'INSTQUEUE_REG_7__1__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_7__0__SCAN_IN
Removing port 'INSTQUEUE_REG_7__0__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_6__7__SCAN_IN
Removing port 'INSTQUEUE_REG_6__7__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_6__6__SCAN_IN
Removing port 'INSTQUEUE_REG_6__6__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_6__5__SCAN_IN
Removing port 'INSTQUEUE_REG_6__5__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_6__4__SCAN_IN
Removing port 'INSTQUEUE_REG_6__4__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_6__3__SCAN_IN
Removing port 'INSTQUEUE_REG_6__3__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_6__2__SCAN_IN
Removing port 'INSTQUEUE_REG_6__2__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_6__1__SCAN_IN
Removing port 'INSTQUEUE_REG_6__1__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_6__0__SCAN_IN
Removing port 'INSTQUEUE_REG_6__0__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_5__7__SCAN_IN
Removing port 'INSTQUEUE_REG_5__7__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_5__6__SCAN_IN
Removing port 'INSTQUEUE_REG_5__6__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_5__5__SCAN_IN
Removing port 'INSTQUEUE_REG_5__5__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_5__4__SCAN_IN
Removing port 'INSTQUEUE_REG_5__4__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_5__3__SCAN_IN
Removing port 'INSTQUEUE_REG_5__3__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_5__2__SCAN_IN
Removing port 'INSTQUEUE_REG_5__2__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_5__1__SCAN_IN
Removing port 'INSTQUEUE_REG_5__1__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_5__0__SCAN_IN
Removing port 'INSTQUEUE_REG_5__0__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_4__7__SCAN_IN
Removing port 'INSTQUEUE_REG_4__7__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_4__6__SCAN_IN
Removing port 'INSTQUEUE_REG_4__6__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_4__5__SCAN_IN
Removing port 'INSTQUEUE_REG_4__5__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_4__4__SCAN_IN
Removing port 'INSTQUEUE_REG_4__4__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_4__3__SCAN_IN
Removing port 'INSTQUEUE_REG_4__3__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_4__2__SCAN_IN
Removing port 'INSTQUEUE_REG_4__2__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_4__1__SCAN_IN
Removing port 'INSTQUEUE_REG_4__1__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_4__0__SCAN_IN
Removing port 'INSTQUEUE_REG_4__0__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_3__7__SCAN_IN
Removing port 'INSTQUEUE_REG_3__7__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_3__6__SCAN_IN
Removing port 'INSTQUEUE_REG_3__6__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_3__5__SCAN_IN
Removing port 'INSTQUEUE_REG_3__5__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_3__4__SCAN_IN
Removing port 'INSTQUEUE_REG_3__4__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_3__3__SCAN_IN
Removing port 'INSTQUEUE_REG_3__3__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_3__2__SCAN_IN
Removing port 'INSTQUEUE_REG_3__2__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_3__1__SCAN_IN
Removing port 'INSTQUEUE_REG_3__1__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_3__0__SCAN_IN
Removing port 'INSTQUEUE_REG_3__0__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_2__7__SCAN_IN
Removing port 'INSTQUEUE_REG_2__7__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_2__6__SCAN_IN
Removing port 'INSTQUEUE_REG_2__6__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_2__5__SCAN_IN
Removing port 'INSTQUEUE_REG_2__5__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_2__4__SCAN_IN
Removing port 'INSTQUEUE_REG_2__4__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_2__3__SCAN_IN
Removing port 'INSTQUEUE_REG_2__3__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_2__2__SCAN_IN
Removing port 'INSTQUEUE_REG_2__2__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_2__1__SCAN_IN
Removing port 'INSTQUEUE_REG_2__1__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_2__0__SCAN_IN
Removing port 'INSTQUEUE_REG_2__0__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_1__7__SCAN_IN
Removing port 'INSTQUEUE_REG_1__7__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_1__6__SCAN_IN
Removing port 'INSTQUEUE_REG_1__6__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_1__5__SCAN_IN
Removing port 'INSTQUEUE_REG_1__5__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_1__4__SCAN_IN
Removing port 'INSTQUEUE_REG_1__4__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_1__3__SCAN_IN
Removing port 'INSTQUEUE_REG_1__3__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_1__2__SCAN_IN
Removing port 'INSTQUEUE_REG_1__2__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_1__1__SCAN_IN
Removing port 'INSTQUEUE_REG_1__1__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_1__0__SCAN_IN
Removing port 'INSTQUEUE_REG_1__0__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_0__7__SCAN_IN
Removing port 'INSTQUEUE_REG_0__7__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_0__6__SCAN_IN
Removing port 'INSTQUEUE_REG_0__6__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_0__5__SCAN_IN
Removing port 'INSTQUEUE_REG_0__5__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_0__4__SCAN_IN
Removing port 'INSTQUEUE_REG_0__4__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_0__3__SCAN_IN
Removing port 'INSTQUEUE_REG_0__3__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_0__2__SCAN_IN
Removing port 'INSTQUEUE_REG_0__2__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_0__1__SCAN_IN
Removing port 'INSTQUEUE_REG_0__1__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUE_REG_0__0__SCAN_IN
Removing port 'INSTQUEUE_REG_0__0__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUERD_ADDR_REG_4__SCAN_IN
Removing port 'INSTQUEUERD_ADDR_REG_4__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUERD_ADDR_REG_3__SCAN_IN
Removing port 'INSTQUEUERD_ADDR_REG_3__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUERD_ADDR_REG_2__SCAN_IN
Removing port 'INSTQUEUERD_ADDR_REG_2__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUERD_ADDR_REG_1__SCAN_IN
Removing port 'INSTQUEUERD_ADDR_REG_1__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUERD_ADDR_REG_0__SCAN_IN
Removing port 'INSTQUEUERD_ADDR_REG_0__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUEWR_ADDR_REG_4__SCAN_IN
Removing port 'INSTQUEUEWR_ADDR_REG_4__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUEWR_ADDR_REG_3__SCAN_IN
Removing port 'INSTQUEUEWR_ADDR_REG_3__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUEWR_ADDR_REG_2__SCAN_IN
Removing port 'INSTQUEUEWR_ADDR_REG_2__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUEWR_ADDR_REG_1__SCAN_IN
Removing port 'INSTQUEUEWR_ADDR_REG_1__SCAN_IN' in design 'b15_C_lock'.
1
INSTQUEUEWR_ADDR_REG_0__SCAN_IN
Removing port 'INSTQUEUEWR_ADDR_REG_0__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_1__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_1__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_2__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_2__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_3__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_3__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_4__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_4__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_5__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_5__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_6__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_6__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_7__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_7__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_8__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_8__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_9__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_9__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_10__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_10__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_11__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_11__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_12__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_12__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_13__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_13__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_14__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_14__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_15__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_15__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_16__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_16__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_17__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_17__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_18__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_18__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_19__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_19__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_20__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_20__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_21__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_21__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_22__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_22__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_23__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_23__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_24__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_24__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_25__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_25__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_26__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_26__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_27__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_27__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_28__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_28__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_29__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_29__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_30__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_30__SCAN_IN' in design 'b15_C_lock'.
0
INSTADDRPOINTER_REG_31__SCAN_IN
Removing port 'INSTADDRPOINTER_REG_31__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_0__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_0__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_1__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_1__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_2__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_2__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_3__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_3__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_4__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_4__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_5__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_5__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_6__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_6__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_7__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_7__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_8__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_8__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_9__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_9__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_10__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_10__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_11__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_11__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_12__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_12__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_13__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_13__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_14__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_14__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_15__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_15__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_16__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_16__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_17__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_17__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_18__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_18__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_19__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_19__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_20__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_20__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_21__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_21__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_22__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_22__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_23__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_23__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_24__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_24__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_25__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_25__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_26__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_26__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_27__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_27__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_28__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_28__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_29__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_29__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_30__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_30__SCAN_IN' in design 'b15_C_lock'.
1
PHYADDRPOINTER_REG_31__SCAN_IN
Removing port 'PHYADDRPOINTER_REG_31__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_0__SCAN_IN
Removing port 'EAX_REG_0__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_1__SCAN_IN
Removing port 'EAX_REG_1__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_2__SCAN_IN
Removing port 'EAX_REG_2__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_3__SCAN_IN
Removing port 'EAX_REG_3__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_4__SCAN_IN
Removing port 'EAX_REG_4__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_5__SCAN_IN
Removing port 'EAX_REG_5__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_6__SCAN_IN
Removing port 'EAX_REG_6__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_7__SCAN_IN
Removing port 'EAX_REG_7__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_8__SCAN_IN
Removing port 'EAX_REG_8__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_9__SCAN_IN
Removing port 'EAX_REG_9__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_10__SCAN_IN
Removing port 'EAX_REG_10__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_11__SCAN_IN
Removing port 'EAX_REG_11__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_12__SCAN_IN
Removing port 'EAX_REG_12__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_13__SCAN_IN
Removing port 'EAX_REG_13__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_14__SCAN_IN
Removing port 'EAX_REG_14__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_15__SCAN_IN
Removing port 'EAX_REG_15__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_16__SCAN_IN
Removing port 'EAX_REG_16__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_17__SCAN_IN
Removing port 'EAX_REG_17__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_18__SCAN_IN
Removing port 'EAX_REG_18__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_19__SCAN_IN
Removing port 'EAX_REG_19__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_20__SCAN_IN
Removing port 'EAX_REG_20__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_21__SCAN_IN
Removing port 'EAX_REG_21__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_22__SCAN_IN
Removing port 'EAX_REG_22__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_23__SCAN_IN
Removing port 'EAX_REG_23__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_24__SCAN_IN
Removing port 'EAX_REG_24__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_25__SCAN_IN
Removing port 'EAX_REG_25__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_26__SCAN_IN
Removing port 'EAX_REG_26__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_27__SCAN_IN
Removing port 'EAX_REG_27__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_28__SCAN_IN
Removing port 'EAX_REG_28__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_29__SCAN_IN
Removing port 'EAX_REG_29__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_30__SCAN_IN
Removing port 'EAX_REG_30__SCAN_IN' in design 'b15_C_lock'.
0
EAX_REG_31__SCAN_IN
Removing port 'EAX_REG_31__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_0__SCAN_IN
Removing port 'EBX_REG_0__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_1__SCAN_IN
Removing port 'EBX_REG_1__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_2__SCAN_IN
Removing port 'EBX_REG_2__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_3__SCAN_IN
Removing port 'EBX_REG_3__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_4__SCAN_IN
Removing port 'EBX_REG_4__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_5__SCAN_IN
Removing port 'EBX_REG_5__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_6__SCAN_IN
Removing port 'EBX_REG_6__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_7__SCAN_IN
Removing port 'EBX_REG_7__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_8__SCAN_IN
Removing port 'EBX_REG_8__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_9__SCAN_IN
Removing port 'EBX_REG_9__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_10__SCAN_IN
Removing port 'EBX_REG_10__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_11__SCAN_IN
Removing port 'EBX_REG_11__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_12__SCAN_IN
Removing port 'EBX_REG_12__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_13__SCAN_IN
Removing port 'EBX_REG_13__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_14__SCAN_IN
Removing port 'EBX_REG_14__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_15__SCAN_IN
Removing port 'EBX_REG_15__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_16__SCAN_IN
Removing port 'EBX_REG_16__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_17__SCAN_IN
Removing port 'EBX_REG_17__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_18__SCAN_IN
Removing port 'EBX_REG_18__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_19__SCAN_IN
Removing port 'EBX_REG_19__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_20__SCAN_IN
Removing port 'EBX_REG_20__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_21__SCAN_IN
Removing port 'EBX_REG_21__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_22__SCAN_IN
Removing port 'EBX_REG_22__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_23__SCAN_IN
Removing port 'EBX_REG_23__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_24__SCAN_IN
Removing port 'EBX_REG_24__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_25__SCAN_IN
Removing port 'EBX_REG_25__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_26__SCAN_IN
Removing port 'EBX_REG_26__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_27__SCAN_IN
Removing port 'EBX_REG_27__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_28__SCAN_IN
Removing port 'EBX_REG_28__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_29__SCAN_IN
Removing port 'EBX_REG_29__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_30__SCAN_IN
Removing port 'EBX_REG_30__SCAN_IN' in design 'b15_C_lock'.
1
EBX_REG_31__SCAN_IN
Removing port 'EBX_REG_31__SCAN_IN' in design 'b15_C_lock'.
1
REIP_REG_1__SCAN_IN
Removing port 'REIP_REG_1__SCAN_IN' in design 'b15_C_lock'.
1
REIP_REG_2__SCAN_IN
Removing port 'REIP_REG_2__SCAN_IN' in design 'b15_C_lock'.
1
REIP_REG_3__SCAN_IN
Removing port 'REIP_REG_3__SCAN_IN' in design 'b15_C_lock'.
1
REIP_REG_4__SCAN_IN
Removing port 'REIP_REG_4__SCAN_IN' in design 'b15_C_lock'.
1
REIP_REG_5__SCAN_IN
Removing port 'REIP_REG_5__SCAN_IN' in design 'b15_C_lock'.
1
REIP_REG_6__SCAN_IN
Removing port 'REIP_REG_6__SCAN_IN' in design 'b15_C_lock'.
1
REIP_REG_7__SCAN_IN
Removing port 'REIP_REG_7__SCAN_IN' in design 'b15_C_lock'.
1
REIP_REG_8__SCAN_IN
Removing port 'REIP_REG_8__SCAN_IN' in design 'b15_C_lock'.
1
REIP_REG_9__SCAN_IN
Removing port 'REIP_REG_9__SCAN_IN' in design 'b15_C_lock'.
1
REIP_REG_10__SCAN_IN
Removing port 'REIP_REG_10__SCAN_IN' in design 'b15_C_lock'.
1
REIP_REG_11__SCAN_IN
Removing port 'REIP_REG_11__SCAN_IN' in design 'b15_C_lock'.
1
REIP_REG_12__SCAN_IN
Removing port 'REIP_REG_12__SCAN_IN' in design 'b15_C_lock'.
1
REIP_REG_13__SCAN_IN
Removing port 'REIP_REG_13__SCAN_IN' in design 'b15_C_lock'.
1
REIP_REG_14__SCAN_IN
Removing port 'REIP_REG_14__SCAN_IN' in design 'b15_C_lock'.
1
REIP_REG_15__SCAN_IN
Removing port 'REIP_REG_15__SCAN_IN' in design 'b15_C_lock'.
write -format verilog -hierarchy -output ../Results/$design/CASlock_${design}_${flipsignal}_${lib}.v
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/b15_C/CASlock_b15_C_n2759_2ip.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit

Thank you...
  NAND2_X1 U2223 ( .A1(INSTQUEUE_REG_9__7__SCAN_IN), .A2(        INSTQUEUE_REG_9__6__SCAN_IN), .ZN(n2296) );
  NAND2_X1 U2224 ( .A1(INSTQUEUE_REG_10__3__SCAN_IN), .A2(        INSTQUEUE_REG_10__4__SCAN_IN), .ZN(n2292) );
  INV_X1 U2225 ( .A(INSTQUEUE_REG_11__1__SCAN_IN), .ZN(n2286) );
  NAND2_X1 U2226 ( .A1(INSTQUEUE_REG_12__7__SCAN_IN), .A2(        INSTQUEUE_REG_13__2__SCAN_IN), .ZN(n2269) );
  INV_X1 U2227 ( .A(INSTQUEUE_REG_13__3__SCAN_IN), .ZN(n2267) );
  INV_X1 U2228 ( .A(INSTQUEUE_REG_15__6__SCAN_IN), .ZN(n2220) );
  NOR2_X1 U2229 ( .A1(INSTQUEUE_REG_15__3__SCAN_IN), .A2(n2220), .ZN(n2221) );
  NAND2_X1 U2230 ( .A1(INSTQUEUE_REG_15__4__SCAN_IN), .A2(n2221), .ZN(n2247)         );
  NAND2_X1 U2231 ( .A1(STATE2_REG_1__SCAN_IN), .A2(STATE2_REG_0__SCAN_IN),         .ZN(n2245) );
  INV_X1 U2232 ( .A(REIP_REG_18__SCAN_IN), .ZN(n2236) );
  NAND2_X1 U2233 ( .A1(STATEBS16_REG_SCAN_IN), .A2(READY_N), .ZN(n2222) );
  NAND2_X1 U2234 ( .A1(n2222), .A2(REIP_REG_31__SCAN_IN), .ZN(n2223) );
  NAND2_X1 U2235 ( .A1(n2223), .A2(REIP_REG_30__SCAN_IN), .ZN(n2225) );
  NOR2_X1 U2236 ( .A1(REIP_REG_28__SCAN_IN), .A2(REIP_REG_29__SCAN_IN), .ZN(        n2224) );
  NAND2_X1 U2237 ( .A1(n2225), .A2(n2224), .ZN(n2227) );
  NOR2_X1 U2238 ( .A1(REIP_REG_26__SCAN_IN), .A2(REIP_REG_27__SCAN_IN), .ZN(        n2226) );
  NAND2_X1 U2239 ( .A1(n2227), .A2(n2226), .ZN(n2229) );
  NAND2_X1 U2240 ( .A1(REIP_REG_23__SCAN_IN), .A2(REIP_REG_25__SCAN_IN), .ZN(        n2731) );
  NOR2_X1 U2241 ( .A1(REIP_REG_24__SCAN_IN), .A2(n2731), .ZN(n2228) );
  NAND2_X1 U2242 ( .A1(n2229), .A2(n2228), .ZN(n2230) );
  NAND2_X1 U2243 ( .A1(n2230), .A2(REIP_REG_22__SCAN_IN), .ZN(n2232) );
  INV_X1 U2244 ( .A(REIP_REG_21__SCAN_IN), .ZN(n2231) );
  NAND2_X1 U2245 ( .A1(n2232), .A2(n2231), .ZN(n2233) );
  NAND2_X1 U2246 ( .A1(n2233), .A2(REIP_REG_20__SCAN_IN), .ZN(n2234) );
  NOR2_X1 U2247 ( .A1(n2234), .A2(REIP_REG_19__SCAN_IN), .ZN(n2235) );
  NOR2_X1 U2248 ( .A1(n2236), .A2(n2235), .ZN(n2237) );
  NOR2_X1 U2249 ( .A1(REIP_REG_17__SCAN_IN), .A2(n2237), .ZN(n2241) );
  NOR2_X1 U2250 ( .A1(STATE_REG_2__SCAN_IN), .A2(STATE_REG_1__SCAN_IN), .ZN(        n2239) );
  NOR2_X1 U2251 ( .A1(STATE_REG_0__SCAN_IN), .A2(REIP_REG_16__SCAN_IN), .ZN(        n2238) );
  NAND2_X1 U2252 ( .A1(n2239), .A2(n2238), .ZN(n2240) );
  NOR2_X1 U2253 ( .A1(n2241), .A2(n2240), .ZN(n2242) );
  NOR2_X1 U2254 ( .A1(STATE2_REG_3__SCAN_IN), .A2(n2242), .ZN(n2243) );
  NOR2_X1 U2255 ( .A1(n2243), .A2(STATE2_REG_2__SCAN_IN), .ZN(n2244) );
  NOR2_X1 U2256 ( .A1(n2245), .A2(n2244), .ZN(n2246) );
  NOR2_X1 U2257 ( .A1(n2247), .A2(n2246), .ZN(n2248) );
  NAND2_X1 U2258 ( .A1(INSTQUEUE_REG_15__7__SCAN_IN), .A2(n2248), .ZN(n2249)         );
  NOR2_X1 U2259 ( .A1(INSTQUEUE_REG_15__5__SCAN_IN), .A2(n2249), .ZN(n2250) );
  NOR2_X1 U2260 ( .A1(INSTQUEUE_REG_15__2__SCAN_IN), .A2(n2250), .ZN(n2254) );
  NOR2_X1 U2261 ( .A1(INSTQUEUE_REG_15__0__SCAN_IN), .A2(        INSTQUEUE_REG_14__5__SCAN_IN), .ZN(n2252) );
  NOR2_X1 U2262 ( .A1(INSTQUEUE_REG_15__1__SCAN_IN), .A2(        INSTQUEUE_REG_14__6__SCAN_IN), .ZN(n2251) );
  NAND2_X1 U2263 ( .A1(n2252), .A2(n2251), .ZN(n2253) );
  NOR2_X1 U2264 ( .A1(n2254), .A2(n2253), .ZN(n2255) );
  NAND2_X1 U2265 ( .A1(n2255), .A2(INSTQUEUE_REG_14__7__SCAN_IN), .ZN(n2256)         );
  AND2_X1 U2266 ( .A1(n2256), .A2(INSTQUEUE_REG_14__4__SCAN_IN), .ZN(n2257) );
  NAND2_X1 U2267 ( .A1(INSTQUEUE_REG_14__3__SCAN_IN), .A2(n2257), .ZN(n2258)         );
  NAND2_X1 U2268 ( .A1(n2258), .A2(INSTQUEUE_REG_14__2__SCAN_IN), .ZN(n2259)         );
  NAND2_X1 U2269 ( .A1(n2259), .A2(INSTQUEUE_REG_14__1__SCAN_IN), .ZN(n2261)         );
  INV_X1 U2270 ( .A(INSTQUEUE_REG_14__0__SCAN_IN), .ZN(n2260) );
  NAND2_X1 U2271 ( .A1(n2261), .A2(n2260), .ZN(n2262) );
  NAND2_X1 U2272 ( .A1(n2262), .A2(INSTQUEUE_REG_13__7__SCAN_IN), .ZN(n2264)         );
  NOR2_X1 U2273 ( .A1(INSTQUEUE_REG_13__5__SCAN_IN), .A2(        INSTQUEUE_REG_13__4__SCAN_IN), .ZN(n2263) );
  NAND2_X1 U2274 ( .A1(n2264), .A2(n2263), .ZN(n2265) );
  NOR2_X1 U2275 ( .A1(INSTQUEUE_REG_13__6__SCAN_IN), .A2(n2265), .ZN(n2266) );
  NOR2_X1 U2276 ( .A1(n2267), .A2(n2266), .ZN(n2268) );
  NOR2_X1 U2277 ( .A1(n2269), .A2(n2268), .ZN(n2271) );
  NOR2_X1 U2278 ( .A1(INSTQUEUE_REG_13__1__SCAN_IN), .A2(        INSTQUEUE_REG_13__0__SCAN_IN), .ZN(n2270) );
  NAND2_X1 U2279 ( .A1(n2271), .A2(n2270), .ZN(n2272) );
  NAND2_X1 U2280 ( .A1(INSTQUEUE_REG_12__6__SCAN_IN), .A2(n2272), .ZN(n2274)         );
  AND2_X1 U2281 ( .A1(INSTQUEUE_REG_12__5__SCAN_IN), .A2(        INSTQUEUE_REG_12__4__SCAN_IN), .ZN(n2273) );
  NAND2_X1 U2282 ( .A1(n2274), .A2(n2273), .ZN(n2275) );
  NAND2_X1 U2283 ( .A1(n2275), .A2(INSTQUEUE_REG_12__3__SCAN_IN), .ZN(n2276)         );
  NAND2_X1 U2284 ( .A1(n2276), .A2(INSTQUEUE_REG_12__2__SCAN_IN), .ZN(n2277)         );
  NOR2_X1 U2285 ( .A1(INSTQUEUE_REG_12__0__SCAN_IN), .A2(n2277), .ZN(n2278) );
  NAND2_X1 U2286 ( .A1(INSTQUEUE_REG_12__1__SCAN_IN), .A2(n2278), .ZN(n2279)         );
  NAND2_X1 U2287 ( .A1(n2279), .A2(INSTQUEUE_REG_11__7__SCAN_IN), .ZN(n2280)         );
  NAND2_X1 U2288 ( .A1(n2280), .A2(INSTQUEUE_REG_11__6__SCAN_IN), .ZN(n2281)         );
  AND2_X1 U2289 ( .A1(INSTQUEUE_REG_11__3__SCAN_IN), .A2(n2281), .ZN(n2284) );
  NAND2_X1 U2290 ( .A1(INSTQUEUE_REG_11__5__SCAN_IN), .A2(        INSTQUEUE_REG_11__2__SCAN_IN), .ZN(n2282) );
  NOR2_X1 U2291 ( .A1(INSTQUEUE_REG_11__4__SCAN_IN), .A2(n2282), .ZN(n2283) );
  NAND2_X1 U2292 ( .A1(n2284), .A2(n2283), .ZN(n2285) );
  NAND2_X1 U2293 ( .A1(n2286), .A2(n2285), .ZN(n2287) );
  NAND2_X1 U2294 ( .A1(n2287), .A2(INSTQUEUE_REG_11__0__SCAN_IN), .ZN(n2288)         );
  AND2_X1 U2295 ( .A1(n2288), .A2(INSTQUEUE_REG_10__5__SCAN_IN), .ZN(n2289) );
  NAND2_X1 U2296 ( .A1(n2289), .A2(INSTQUEUE_REG_10__7__SCAN_IN), .ZN(n2290)         );
  NOR2_X1 U2297 ( .A1(INSTQUEUE_REG_10__6__SCAN_IN), .A2(n2290), .ZN(n2291) );
  NOR2_X1 U2298 ( .A1(n2292), .A2(n2291), .ZN(n2293) );
  NAND2_X1 U2299 ( .A1(n2293), .A2(INSTQUEUE_REG_10__1__SCAN_IN), .ZN(n2294)         );
  NOR2_X1 U2300 ( .A1(INSTQUEUE_REG_10__2__SCAN_IN), .A2(n2294), .ZN(n2295) );
  NOR2_X1 U2301 ( .A1(n2296), .A2(n2295), .ZN(n2297) );
  NAND2_X1 U2302 ( .A1(INSTQUEUE_REG_10__0__SCAN_IN), .A2(n2297), .ZN(n2298)         );
  NAND2_X1 U2303 ( .A1(n2298), .A2(INSTQUEUE_REG_9__5__SCAN_IN), .ZN(n2301) );
  NAND2_X1 U2304 ( .A1(INSTQUEUE_REG_9__1__SCAN_IN), .A2(        INSTQUEUE_REG_9__2__SCAN_IN), .ZN(n2299) );
  NOR2_X1 U2305 ( .A1(INSTQUEUE_REG_9__4__SCAN_IN), .A2(n2299), .ZN(n2300) );
  NAND2_X1 U2306 ( .A1(n2301), .A2(n2300), .ZN(n2302) );
  NOR2_X1 U2307 ( .A1(INSTQUEUE_REG_9__3__SCAN_IN), .A2(n2302), .ZN(n2759) );
inputs=80 keys=160 outputs=1 gates=320
iteration: 1; vars: 2320; clauses: 2082; decisions: 397
iteration: 2; vars: 2958; clauses: 3676; decisions: 1045
iteration: 3; vars: 3596; clauses: 1661; decisions: 1660
iteration: 4; vars: 4234; clauses: 3229; decisions: 2195
iteration: 5; vars: 4872; clauses: 1616; decisions: 2576
iteration: 6; vars: 5510; clauses: 3154; decisions: 3037
iteration: 7; vars: 6148; clauses: 1736; decisions: 3490
iteration: 8; vars: 6786; clauses: 3274; decisions: 3867
iteration: 9; vars: 7424; clauses: 1733; decisions: 4246
iteration: 10; vars: 8062; clauses: 1671; decisions: 8966
iteration: 11; vars: 8700; clauses: 3233; decisions: 9339
iteration: 12; vars: 9338; clauses: 1699; decisions: 9819
iteration: 13; vars: 9976; clauses: 1639; decisions: 10188
iteration: 14; vars: 10614; clauses: 1282; decisions: 10561
iteration: 15; vars: 11252; clauses: 1320; decisions: 10930
iteration: 16; vars: 11890; clauses: 1365; decisions: 11303
iteration: 17; vars: 12528; clauses: 1354; decisions: 11672
iteration: 18; vars: 13166; clauses: 1342; decisions: 12048
iteration: 19; vars: 13804; clauses: 1325; decisions: 12416
iteration: 20; vars: 14442; clauses: 1221; decisions: 12787
iteration: 21; vars: 15080; clauses: 1286; decisions: 13155
iteration: 22; vars: 15718; clauses: 1232; decisions: 13526
iteration: 23; vars: 16356; clauses: 1295; decisions: 13894
iteration: 24; vars: 16994; clauses: 1271; decisions: 14264
iteration: 25; vars: 17632; clauses: 1183; decisions: 14625
iteration: 26; vars: 18270; clauses: 1217; decisions: 14986
iteration: 27; vars: 18908; clauses: 1287; decisions: 15346
iteration: 28; vars: 19546; clauses: 1503; decisions: 15840
iteration: 29; vars: 20184; clauses: 1351; decisions: 16201
iteration: 30; vars: 20822; clauses: 1384; decisions: 16561
iteration: 31; vars: 21460; clauses: 1287; decisions: 16915
iteration: 32; vars: 22098; clauses: 1245; decisions: 17333
iteration: 33; vars: 22736; clauses: 1310; decisions: 17678
iteration: 34; vars: 23374; clauses: 1325; decisions: 18024
iteration: 35; vars: 24012; clauses: 1396; decisions: 18368
iteration: 36; vars: 24650; clauses: 1385; decisions: 18713
iteration: 37; vars: 25288; clauses: 1362; decisions: 19057
iteration: 38; vars: 25926; clauses: 1336; decisions: 19400
iteration: 39; vars: 26564; clauses: 1356; decisions: 19744
iteration: 40; vars: 27202; clauses: 1269; decisions: 20088
iteration: 41; vars: 27840; clauses: 1259; decisions: 20432
iteration: 42; vars: 28478; clauses: 1262; decisions: 20775
iteration: 43; vars: 29116; clauses: 1174; decisions: 21110
iteration: 44; vars: 29754; clauses: 1213; decisions: 21441
iteration: 45; vars: 30392; clauses: 1157; decisions: 21770
iteration: 46; vars: 31030; clauses: 1284; decisions: 22266
iteration: 47; vars: 31668; clauses: 1185; decisions: 22594
iteration: 48; vars: 32306; clauses: 1245; decisions: 22921
iteration: 49; vars: 32944; clauses: 1236; decisions: 23307
iteration: 50; vars: 33582; clauses: 1252; decisions: 23635
iteration: 51; vars: 34220; clauses: 1283; decisions: 23963
iteration: 52; vars: 34858; clauses: 1230; decisions: 24337
iteration: 53; vars: 35496; clauses: 1165; decisions: 24710
iteration: 54; vars: 36134; clauses: 1195; decisions: 25029
iteration: 55; vars: 36772; clauses: 1271; decisions: 25393
iteration: 56; vars: 37410; clauses: 1196; decisions: 25753
iteration: 57; vars: 38048; clauses: 1126; decisions: 26112
iteration: 58; vars: 38686; clauses: 1296; decisions: 26657
iteration: 59; vars: 39324; clauses: 1115; decisions: 26972
iteration: 60; vars: 39962; clauses: 1169; decisions: 27287
iteration: 61; vars: 40600; clauses: 1210; decisions: 27600
iteration: 62; vars: 41238; clauses: 1193; decisions: 27915
iteration: 63; vars: 41876; clauses: 1156; decisions: 28226
iteration: 64; vars: 42514; clauses: 1278; decisions: 28533
iteration: 65; vars: 43152; clauses: 1245; decisions: 28839
iteration: 66; vars: 43790; clauses: 1281; decisions: 29146
iteration: 67; vars: 44428; clauses: 1339; decisions: 29452
iteration: 68; vars: 45066; clauses: 1354; decisions: 29757
iteration: 69; vars: 45704; clauses: 1334; decisions: 30063
iteration: 70; vars: 46342; clauses: 1491; decisions: 30414
iteration: 71; vars: 46980; clauses: 1390; decisions: 30718
iteration: 72; vars: 47618; clauses: 1389; decisions: 31022
iteration: 73; vars: 48256; clauses: 1147; decisions: 31318
iteration: 74; vars: 48894; clauses: 1089; decisions: 31614
iteration: 75; vars: 49532; clauses: 1103; decisions: 31890
iteration: 76; vars: 50170; clauses: 1102; decisions: 32176
iteration: 77; vars: 50808; clauses: 1059; decisions: 32459
iteration: 78; vars: 51446; clauses: 1042; decisions: 32739
iteration: 79; vars: 52084; clauses: 984; decisions: 33009
iteration: 80; vars: 52722; clauses: 988; decisions: 33286
iteration: 81; vars: 53360; clauses: 1009; decisions: 33560
iteration: 82; vars: 53998; clauses: 976; decisions: 33824
iteration: 83; vars: 54636; clauses: 1013; decisions: 34088
iteration: 84; vars: 55274; clauses: 990; decisions: 34352
iteration: 85; vars: 55912; clauses: 1129; decisions: 34617
iteration: 86; vars: 56550; clauses: 1167; decisions: 34881
iteration: 87; vars: 57188; clauses: 1115; decisions: 35140
iteration: 88; vars: 57826; clauses: 1208; decisions: 35399
iteration: 89; vars: 58464; clauses: 1234; decisions: 35663
iteration: 90; vars: 59102; clauses: 1195; decisions: 35928
iteration: 91; vars: 59740; clauses: 1227; decisions: 36188
iteration: 92; vars: 60378; clauses: 1259; decisions: 36452
iteration: 93; vars: 61016; clauses: 1290; decisions: 36714
iteration: 94; vars: 61654; clauses: 1289; decisions: 36976
iteration: 95; vars: 62292; clauses: 1263; decisions: 37237
iteration: 96; vars: 62930; clauses: 1237; decisions: 37499
iteration: 97; vars: 63568; clauses: 1235; decisions: 37760
iteration: 98; vars: 64206; clauses: 1245; decisions: 38024
iteration: 99; vars: 64844; clauses: 1164; decisions: 38286
iteration: 100; vars: 65482; clauses: 1218; decisions: 38579
iteration: 101; vars: 66120; clauses: 1144; decisions: 38843
iteration: 102; vars: 66758; clauses: 1130; decisions: 39104
iteration: 103; vars: 67396; clauses: 1112; decisions: 39365
iteration: 104; vars: 68034; clauses: 1056; decisions: 39628
iteration: 105; vars: 68672; clauses: 1007; decisions: 39889
iteration: 106; vars: 69310; clauses: 1019; decisions: 40150
iteration: 107; vars: 69948; clauses: 1018; decisions: 40411
iteration: 108; vars: 70586; clauses: 1017; decisions: 40672
iteration: 109; vars: 71224; clauses: 1108; decisions: 40932
iteration: 110; vars: 71862; clauses: 1102; decisions: 41192
iteration: 111; vars: 72500; clauses: 1096; decisions: 41456
iteration: 112; vars: 73138; clauses: 1139; decisions: 41719
iteration: 113; vars: 73776; clauses: 1145; decisions: 41981
iteration: 114; vars: 74414; clauses: 1171; decisions: 42243
iteration: 115; vars: 75052; clauses: 1243; decisions: 42507
iteration: 116; vars: 75690; clauses: 1230; decisions: 42764
iteration: 117; vars: 76328; clauses: 1218; decisions: 43022
iteration: 118; vars: 76966; clauses: 1345; decisions: 43307
iteration: 119; vars: 77604; clauses: 1246; decisions: 43568
iteration: 120; vars: 78242; clauses: 1245; decisions: 43828
iteration: 121; vars: 78880; clauses: 1346; decisions: 44110
iteration: 122; vars: 79518; clauses: 1277; decisions: 44369
iteration: 123; vars: 80156; clauses: 1274; decisions: 44631
iteration: 124; vars: 80794; clauses: 1435; decisions: 44914
iteration: 125; vars: 81432; clauses: 1396; decisions: 45175
iteration: 126; vars: 82070; clauses: 1415; decisions: 45434
iteration: 127; vars: 82708; clauses: 1482; decisions: 45720
iteration: 128; vars: 83346; clauses: 1392; decisions: 45979
iteration: 129; vars: 83984; clauses: 1401; decisions: 46237
iteration: 130; vars: 84622; clauses: 1401; decisions: 46495
iteration: 131; vars: 85260; clauses: 1399; decisions: 46753
iteration: 132; vars: 85898; clauses: 1367; decisions: 47011
iteration: 133; vars: 86536; clauses: 1415; decisions: 47268
iteration: 134; vars: 87174; clauses: 1416; decisions: 47525
iteration: 135; vars: 87812; clauses: 1427; decisions: 47780
iteration: 136; vars: 88450; clauses: 1483; decisions: 48037
iteration: 137; vars: 89088; clauses: 1435; decisions: 48292
iteration: 138; vars: 89726; clauses: 1421; decisions: 48547
iteration: 139; vars: 90364; clauses: 1511; decisions: 48813
iteration: 140; vars: 91002; clauses: 1398; decisions: 49074
iteration: 141; vars: 91640; clauses: 1334; decisions: 49335
iteration: 142; vars: 92278; clauses: 1349; decisions: 49587
iteration: 143; vars: 92916; clauses: 1357; decisions: 49838
iteration: 144; vars: 93554; clauses: 1339; decisions: 50121
iteration: 145; vars: 94192; clauses: 1408; decisions: 50373
iteration: 146; vars: 94830; clauses: 1378; decisions: 50622
iteration: 147; vars: 95468; clauses: 1377; decisions: 50865
iteration: 148; vars: 96106; clauses: 1459; decisions: 51109
iteration: 149; vars: 96744; clauses: 1488; decisions: 51355
iteration: 150; vars: 97382; clauses: 1485; decisions: 51600
iteration: 151; vars: 98020; clauses: 1486; decisions: 51850
iteration: 152; vars: 98658; clauses: 1514; decisions: 52096
iteration: 153; vars: 99296; clauses: 1508; decisions: 52346
iteration: 154; vars: 99934; clauses: 1594; decisions: 52649
iteration: 155; vars: 100572; clauses: 1531; decisions: 52899
iteration: 156; vars: 101210; clauses: 1567; decisions: 53145
iteration: 157; vars: 101848; clauses: 1729; decisions: 53411
iteration: 158; vars: 102486; clauses: 1690; decisions: 53659
iteration: 159; vars: 103124; clauses: 1697; decisions: 53910
iteration: 160; vars: 103762; clauses: 1799; decisions: 54159
iteration: 161; vars: 104400; clauses: 1801; decisions: 54408
iteration: 162; vars: 105038; clauses: 1791; decisions: 54654
iteration: 163; vars: 105676; clauses: 1768; decisions: 54905
iteration: 164; vars: 106314; clauses: 1808; decisions: 55154
iteration: 165; vars: 106952; clauses: 1841; decisions: 55401
iteration: 166; vars: 107590; clauses: 2006; decisions: 55651
iteration: 167; vars: 108228; clauses: 1934; decisions: 55901
iteration: 168; vars: 108866; clauses: 1976; decisions: 56149
iteration: 169; vars: 109504; clauses: 2020; decisions: 56396
iteration: 170; vars: 110142; clauses: 2057; decisions: 56641
iteration: 171; vars: 110780; clauses: 2060; decisions: 56893
iteration: 172; vars: 111418; clauses: 2162; decisions: 57142
iteration: 173; vars: 112056; clauses: 2131; decisions: 57390
iteration: 174; vars: 112694; clauses: 2098; decisions: 57636
iteration: 175; vars: 113332; clauses: 2193; decisions: 57889
iteration: 176; vars: 113970; clauses: 2124; decisions: 58137
iteration: 177; vars: 114608; clauses: 2154; decisions: 58384
iteration: 178; vars: 115246; clauses: 2320; decisions: 58632
iteration: 179; vars: 115884; clauses: 2227; decisions: 58881
iteration: 180; vars: 116522; clauses: 2258; decisions: 59127
iteration: 181; vars: 117160; clauses: 2306; decisions: 59373
iteration: 182; vars: 117798; clauses: 2333; decisions: 59622
iteration: 183; vars: 118436; clauses: 2370; decisions: 59869
iteration: 184; vars: 119074; clauses: 2420; decisions: 60115
iteration: 185; vars: 119712; clauses: 2438; decisions: 60359
iteration: 186; vars: 120350; clauses: 2483; decisions: 60610
iteration: 187; vars: 120988; clauses: 2533; decisions: 60859
iteration: 188; vars: 121626; clauses: 2555; decisions: 61107
iteration: 189; vars: 122264; clauses: 2580; decisions: 61353
iteration: 190; vars: 122902; clauses: 2627; decisions: 61603
iteration: 191; vars: 123540; clauses: 2673; decisions: 61852
iteration: 192; vars: 124178; clauses: 2711; decisions: 62099
iteration: 193; vars: 124816; clauses: 2756; decisions: 62344
iteration: 194; vars: 125454; clauses: 2803; decisions: 62593
iteration: 195; vars: 126092; clauses: 4131; decisions: 62824
iteration: 196; vars: 126730; clauses: 1259; decisions: 63061
iteration: 197; vars: 127368; clauses: 1256; decisions: 63298
iteration: 198; vars: 128006; clauses: 1183; decisions: 63532
iteration: 199; vars: 128644; clauses: 1144; decisions: 63764
iteration: 200; vars: 129282; clauses: 1074; decisions: 63994
iteration: 201; vars: 129920; clauses: 1076; decisions: 64222
iteration: 202; vars: 130558; clauses: 1042; decisions: 64442
iteration: 203; vars: 131196; clauses: 1066; decisions: 64661
iteration: 204; vars: 131834; clauses: 1070; decisions: 64880
iteration: 205; vars: 132472; clauses: 1070; decisions: 65099
iteration: 206; vars: 133110; clauses: 1143; decisions: 65316
iteration: 207; vars: 133748; clauses: 1167; decisions: 65534
iteration: 208; vars: 134386; clauses: 1177; decisions: 65752
iteration: 209; vars: 135024; clauses: 1235; decisions: 65971
iteration: 210; vars: 135662; clauses: 1179; decisions: 66190
iteration: 211; vars: 136300; clauses: 1197; decisions: 66409
iteration: 212; vars: 136938; clauses: 1258; decisions: 66627
iteration: 213; vars: 137576; clauses: 1187; decisions: 66845
iteration: 214; vars: 138214; clauses: 1204; decisions: 67063
iteration: 215; vars: 138852; clauses: 1279; decisions: 67313
iteration: 216; vars: 139490; clauses: 1239; decisions: 67533
iteration: 217; vars: 140128; clauses: 1235; decisions: 67753
iteration: 218; vars: 140766; clauses: 1290; decisions: 67972
iteration: 219; vars: 141404; clauses: 1276; decisions: 68190
iteration: 220; vars: 142042; clauses: 1263; decisions: 68409
iteration: 221; vars: 142680; clauses: 1337; decisions: 68628
iteration: 222; vars: 143318; clauses: 1335; decisions: 68846
iteration: 223; vars: 143956; clauses: 1320; decisions: 69063
iteration: 224; vars: 144594; clauses: 1386; decisions: 69310
iteration: 225; vars: 145232; clauses: 1286; decisions: 69528
iteration: 226; vars: 145870; clauses: 1286; decisions: 69745
iteration: 227; vars: 146508; clauses: 1335; decisions: 69962
iteration: 228; vars: 147146; clauses: 1256; decisions: 70179
iteration: 229; vars: 147784; clauses: 1172; decisions: 70394
iteration: 230; vars: 148422; clauses: 982; decisions: 70604
iteration: 231; vars: 149060; clauses: 982; decisions: 70810
iteration: 232; vars: 149698; clauses: 967; decisions: 71027
iteration: 233; vars: 150336; clauses: 970; decisions: 71231
iteration: 234; vars: 150974; clauses: 969; decisions: 71434
iteration: 235; vars: 151612; clauses: 957; decisions: 71636
iteration: 236; vars: 152250; clauses: 915; decisions: 71835
iteration: 237; vars: 152888; clauses: 900; decisions: 72027
iteration: 238; vars: 153526; clauses: 877; decisions: 72218
iteration: 239; vars: 154164; clauses: 880; decisions: 72409
iteration: 240; vars: 154802; clauses: 872; decisions: 72611
iteration: 241; vars: 155440; clauses: 879; decisions: 72803
iteration: 242; vars: 156078; clauses: 942; decisions: 72993
iteration: 243; vars: 156716; clauses: 882; decisions: 73183
iteration: 244; vars: 157354; clauses: 885; decisions: 73372
iteration: 245; vars: 157992; clauses: 882; decisions: 73560
iteration: 246; vars: 158630; clauses: 841; decisions: 73741
iteration: 247; vars: 159268; clauses: 803; decisions: 73920
iteration: 248; vars: 159906; clauses: 788; decisions: 74089
iteration: 249; vars: 160544; clauses: 786; decisions: 74258
iteration: 250; vars: 161182; clauses: 768; decisions: 74433
