

================================================================
== Vitis HLS Report for 'Block_entry1_proc1'
================================================================
* Date:           Thu Jan  2 03:28:27 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  1.000 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  9.090 ns|  9.090 ns|    2|    2|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       52|    -|
|Register             |        -|     -|        4|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        4|       56|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  20|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |fifo_cte_1_TDATA_blk_n         |   9|          2|    1|          2|
    |fifo_cte_1_TDATA_int_regslice  |  14|          3|   32|         96|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  52|         11|   35|        104|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  3|   0|    3|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|   Block_entry1_proc1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|   Block_entry1_proc1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|   Block_entry1_proc1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|   Block_entry1_proc1|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|   Block_entry1_proc1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|   Block_entry1_proc1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|   Block_entry1_proc1|  return value|
|alpha              |   in|   32|     ap_none|                alpha|        scalar|
|fifo_cte_1_TDATA   |  out|   32|        axis|  fifo_cte_1_V_data_V|       pointer|
|fifo_cte_1_TVALID  |  out|    1|        axis|  fifo_cte_1_V_last_V|       pointer|
|fifo_cte_1_TREADY  |   in|    1|        axis|  fifo_cte_1_V_last_V|       pointer|
|fifo_cte_1_TLAST   |  out|    1|        axis|  fifo_cte_1_V_last_V|       pointer|
|fifo_cte_1_TKEEP   |  out|    4|        axis|  fifo_cte_1_V_keep_V|       pointer|
|fifo_cte_1_TSTRB   |  out|    4|        axis|  fifo_cte_1_V_strb_V|       pointer|
|beta               |   in|   32|     ap_none|                 beta|        scalar|
+-------------------+-----+-----+------------+---------------------+--------------+

