vendor_name = ModelSim
source_file = 1, C:/Users/ASUS/Documents/VHDL/HalfAdder/HalfAdder.vhd
source_file = 1, C:/Users/ASUS/Documents/VHDL/HalfAdder/db/HalfAdder.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = HalfAdder
instance = comp, \Sum~output\, Sum~output, HalfAdder, 1
instance = comp, \Cout~output\, Cout~output, HalfAdder, 1
instance = comp, \A~input\, A~input, HalfAdder, 1
instance = comp, \B~input\, B~input, HalfAdder, 1
instance = comp, \Sum~0\, Sum~0, HalfAdder, 1
instance = comp, \Cout~0\, Cout~0, HalfAdder, 1
