#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan 26 15:13:33 2018
# Process ID: 7900
# Current directory: D:/Project/warmup/vivado/Z_lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8084 D:\Project\warmup\vivado\Z_lab1\Z_lab1.xpr
# Log file: D:/Project/warmup/vivado/Z_lab1/vivado.log
# Journal file: D:/Project/warmup/vivado/Z_lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Project/warmup/vivado/Z_lab1/Z_lab1.xpr
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "leds_4bits ( leds_4bits ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
save_bd_design
validate_bd_design
make_wrapper -files [get_files D:/Project/warmup/vivado/Z_lab1/Z_lab1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse D:/Project/warmup/vivado/Z_lab1/Z_lab1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
open_hw
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_hw
open_run impl_1
file mkdir D:/Project/warmup/vivado/Z_lab1/Z_lab1.sdk
file copy -force D:/Project/warmup/vivado/Z_lab1/Z_lab1.runs/impl_1/design_1_wrapper.sysdef D:/Project/warmup/vivado/Z_lab1/Z_lab1.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Project/warmup/vivado/Z_lab1/Z_lab1.sdk -hwspec D:/Project/warmup/vivado/Z_lab1/Z_lab1.sdk/design_1_wrapper.hdf
