{"files":[{"patch":"@@ -1374,2 +1374,2 @@\n-instruct reduce_addF(fRegF src1_dst, vReg src2, vReg tmp) %{\n-  match(Set src1_dst (AddReductionVF src1_dst src2));\n+instruct reduce_addF(fRegF dst, fRegF src1, vReg src2, vReg tmp) %{\n+  match(Set dst (AddReductionVF src1 src2));\n@@ -1378,1 +1378,1 @@\n-  format %{ \"reduce_addF $src1_dst, $src1_dst, $src2\\t# KILL $tmp\" %}\n+  format %{ \"reduce_addF $dst, $src1, $src2\\t# KILL $tmp\" %}\n@@ -1381,1 +1381,1 @@\n-    __ vfmv_s_f(as_VectorRegister($tmp$$reg), $src1_dst$$FloatRegister);\n+    __ vfmv_s_f(as_VectorRegister($tmp$$reg), $src1$$FloatRegister);\n@@ -1384,1 +1384,1 @@\n-    __ vfmv_f_s($src1_dst$$FloatRegister, as_VectorRegister($tmp$$reg));\n+    __ vfmv_f_s($dst$$FloatRegister, as_VectorRegister($tmp$$reg));\n@@ -1389,2 +1389,2 @@\n-instruct reduce_addD(fRegD src1_dst, vReg src2, vReg tmp) %{\n-  match(Set src1_dst (AddReductionVD src1_dst src2));\n+instruct reduce_addD(fRegD dst, fRegD src1, vReg src2, vReg tmp) %{\n+  match(Set dst (AddReductionVD src1 src2));\n@@ -1393,1 +1393,1 @@\n-  format %{ \"reduce_addD $src1_dst, $src1_dst, $src2\\t# KILL $tmp\" %}\n+  format %{ \"reduce_addD $dst, $src1, $src2\\t# KILL $tmp\" %}\n@@ -1396,1 +1396,1 @@\n-    __ vfmv_s_f(as_VectorRegister($tmp$$reg), $src1_dst$$FloatRegister);\n+    __ vfmv_s_f(as_VectorRegister($tmp$$reg), $src1$$FloatRegister);\n@@ -1399,1 +1399,1 @@\n-    __ vfmv_f_s($src1_dst$$FloatRegister, as_VectorRegister($tmp$$reg));\n+    __ vfmv_f_s($dst$$FloatRegister, as_VectorRegister($tmp$$reg));\n@@ -1440,2 +1440,2 @@\n-instruct reduce_addF_masked(fRegF src1_dst, vReg src2, vRegMask_V0 v0, vReg tmp) %{\n-  match(Set src1_dst (AddReductionVF (Binary src1_dst src2) v0));\n+instruct reduce_addF_masked(fRegF dst, fRegF src1, vReg src2, vRegMask_V0 v0, vReg tmp) %{\n+  match(Set dst (AddReductionVF (Binary src1 src2) v0));\n@@ -1444,1 +1444,1 @@\n-  format %{ \"reduce_addF_masked $src1_dst, $src1_dst, $src2, $v0\\t# KILL $tmp\" %}\n+  format %{ \"reduce_addF_masked $dst, $src1, $src2, $v0\\t# KILL $tmp\" %}\n@@ -1447,1 +1447,1 @@\n-    __ vfmv_s_f(as_VectorRegister($tmp$$reg), $src1_dst$$FloatRegister);\n+    __ vfmv_s_f(as_VectorRegister($tmp$$reg), $src1$$FloatRegister);\n@@ -1450,1 +1450,1 @@\n-    __ vfmv_f_s($src1_dst$$FloatRegister, as_VectorRegister($tmp$$reg));\n+    __ vfmv_f_s($dst$$FloatRegister, as_VectorRegister($tmp$$reg));\n@@ -1455,2 +1455,2 @@\n-instruct reduce_addD_masked(fRegD src1_dst, vReg src2, vRegMask_V0 v0, vReg tmp) %{\n-  match(Set src1_dst (AddReductionVD (Binary src1_dst src2) v0));\n+instruct reduce_addD_masked(fRegD dst, fRegD src1, vReg src2, vRegMask_V0 v0, vReg tmp) %{\n+  match(Set dst (AddReductionVD (Binary src1 src2) v0));\n@@ -1459,1 +1459,1 @@\n-  format %{ \"reduce_addD_masked $src1_dst, $src1_dst, $src2, $v0\\t# KILL $tmp\" %}\n+  format %{ \"reduce_addD_masked $dst, $src1, $src2, $v0\\t# KILL $tmp\" %}\n@@ -1462,1 +1462,1 @@\n-    __ vfmv_s_f(as_VectorRegister($tmp$$reg), $src1_dst$$FloatRegister);\n+    __ vfmv_s_f(as_VectorRegister($tmp$$reg), $src1$$FloatRegister);\n@@ -1465,1 +1465,1 @@\n-    __ vfmv_f_s($src1_dst$$FloatRegister, as_VectorRegister($tmp$$reg));\n+    __ vfmv_f_s($dst$$FloatRegister, as_VectorRegister($tmp$$reg));\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":20,"deletions":20,"binary":false,"changes":40,"status":"modified"}]}