<div align="center">

# JTAG/1500/1687 Network Design and Verification

![Version](https://img.shields.io/badge/version-2.0.0-blue)
![License](https://img.shields.io/badge/license-MIT-green)
![Build Status](https://img.shields.io/badge/build-passing-brightgreen)
![Coverage](https://img.shields.io/badge/coverage-95%25-brightgreen)
![Platform](https://img.shields.io/badge/platform-Linux%20%7C%20macOS%20%7C%20Windows-lightgrey)
![Tools](https://img.shields.io/badge/tools-Icarus%20%7C%20Yosys%20%7C%20Verilator%20%7C%20Vivado-orange)

*A comprehensive, standards-compliant test infrastructure for digital designs*

</div>

## Overview

This project implements a complete test and debug infrastructure for digital designs, featuring JTAG (IEEE 1149.1), IEEE 1500 wrapper, and IEEE 1687 network components. The system provides boundary scan capabilities, core-level testing, and embedded instrument access in a standards-compliant implementation.

## Features

- **JTAG Controller (IEEE 1149.1)**
  - Complete TAP controller state machine
  - Instruction and data register handling
  - Standard instructions (IDCODE, BYPASS, EXTEST, SAMPLE)
  - Reset control and state indicators

- **IEEE 1500 Wrapper**
  - Core-level test access
  - Wrapper Instruction Register (WIR) 
  - Wrapper Boundary Register (WBR)
  - Multiple test modes (EXTEST, INTEST, BYPASS, etc.)

- **IEEE 1687 Network**
  - Embedded instrument access
  - Segment Insertion Bit (SIB) support
  - Reconfigurable scan path
  - Instrument selection and control

- **Cross-platform Build System**
  - Support for Linux, macOS, and Windows
  - Both open-source and commercial tool flows
  - Comprehensive Makefile and scripts

## ğŸš€ Quick Start

### One-Command Setup
```bash
# Clone and setup in one go
git clone https://github.com/muditbhargava66/JTAG-1500-1687-Network-Design-and-Verification.git
cd JTAG-1500-1687-Network-Design-and-Verification

# Install required tools automatically
./scripts/install_tools.sh

# Run complete verification flow
make all

# Run specific testbench with GUI
make sim-tb_jtag_controller
make sim-gui
```

## Directory Structure

```
.
â”œâ”€â”€ docs/                            # Documentation
â”‚   â”œâ”€â”€ README.md                    # Documentation index and quick reference
â”‚   â”œâ”€â”€ project_description.md       # Project overview and architecture
â”‚   â”œâ”€â”€ requirements.md              # Functional and non-functional requirements
â”‚   â”œâ”€â”€ design_specifications.md     # Module specifications
â”‚   â”œâ”€â”€ verification_plan.md         # Verification strategy and test plans
â”‚   â”œâ”€â”€ test_strategy.md             # Testing approach and methodologies
â”‚   â”œâ”€â”€ vivado_usage_guide.md        # Complete Xilinx Vivado integration guide
â”‚   â””â”€â”€ opensource_tools_guide.md    # Comprehensive open-source tools guide
â”œâ”€â”€ scripts/                         # Automation scripts
â”‚   â”œâ”€â”€ common.sh                    # Common shell functions
â”‚   â”œâ”€â”€ run_simulation.sh            # Cross-platform simulation script
â”‚   â”œâ”€â”€ run_synthesis.sh             # Cross-platform synthesis script
â”‚   â”œâ”€â”€ analyze_coverage.sh          # Cross-platform coverage analysis
â”‚   â”œâ”€â”€ run_formal.sh                # Formal verification script
â”‚   â”œâ”€â”€ install_tools.sh             # Automated tool installation
â”‚   â”œâ”€â”€ generate_html_report.sh      # HTML report generation
â”‚   â”œâ”€â”€ realtime_monitor.sh          # Real-time monitoring
â”‚   â”œâ”€â”€ gui_controller.py            # GUI test controller
â”‚   â”œâ”€â”€ Vivado/                      # Vivado-specific TCL scripts
â”‚   â””â”€â”€ html_templates/              # HTML report templates
â”œâ”€â”€ src/                             # Source files
â”‚   â”œâ”€â”€ rtl/                         # RTL implementation (14 modules)
â”‚   â”‚   â”œâ”€â”€ jtag_controller.v        # JTAG TAP controller
â”‚   â”‚   â”œâ”€â”€ jtag_system.v            # Complete JTAG system integration
â”‚   â”‚   â”œâ”€â”€ jtag_memory_interface.v  # Memory access interface
â”‚   â”‚   â”œâ”€â”€ boundary_scan_chain.v    # Basic boundary scan implementation
â”‚   â”‚   â”œâ”€â”€ boundary_scan_chain_enhanced.v # Advanced boundary scan
â”‚   â”‚   â”œâ”€â”€ ieee1500_wrapper.v       # IEEE 1500 wrapper implementation
â”‚   â”‚   â”œâ”€â”€ ieee1687_network.v       # IEEE 1687 network implementation
â”‚   â”‚   â”œâ”€â”€ loopback_module.v        # Basic loopback functionality
â”‚   â”‚   â”œâ”€â”€ simple_scan_chain.v      # Icarus-compatible scan chain
â”‚   â”‚   â”œâ”€â”€ optimized_scan_chain.v   # Advanced scan chain
â”‚   â”‚   â”œâ”€â”€ test_compressor.v        # Test compression
â”‚   â”‚   â”œâ”€â”€ secure_jtag.v            # Secure JTAG features
â”‚   â”‚   â”œâ”€â”€ power_manager.v          # Power management
â”‚   â”‚   â””â”€â”€ top_module.v             # Top-level integration
â”‚   â”œâ”€â”€ bsdl/                        # BSDL descriptions
â”‚   â”‚   â””â”€â”€ jtag_controller.bsdl     # JTAG controller BSDL file
â”‚   â”œâ”€â”€ icl/                         # IEEE 1500 descriptions
â”‚   â”‚   â””â”€â”€ jtag_network.icl         # ICL description file
â”‚   â”œâ”€â”€ pdl/                         # PDL procedures
â”‚   â”‚   â””â”€â”€ jtag_procedures.pdl      # JTAG procedures in PDL
â”‚   â””â”€â”€ tb/                          # Test benches (12 testbenches)
â”‚       â”œâ”€â”€ tb_jtag_controller.sv    # JTAG controller tests
â”‚       â”œâ”€â”€ tb_jtag_memory_access.v  # Memory access tests
â”‚       â”œâ”€â”€ tb_boundary_scan_chain.sv # Boundary scan tests
â”‚       â”œâ”€â”€ tb_loopback_module.sv    # Loopback module tests
â”‚       â”œâ”€â”€ tb_ieee1500_wrapper.sv   # IEEE 1500 wrapper tests
â”‚       â”œâ”€â”€ tb_ieee1687_network.sv   # IEEE 1687 network tests
â”‚       â”œâ”€â”€ tb_top_module.sv         # Top module integration tests
â”‚       â”œâ”€â”€ tb_simple_scan_chain.v   # Simple scan chain tests
â”‚       â”œâ”€â”€ tb_stress_test.v         # Stress testing
â”‚       â”œâ”€â”€ tb_fault_simulator.sv    # Fault simulation tests
â”‚       â”œâ”€â”€ tb_pattern_generator.sv  # Pattern generation tests
â”‚       â””â”€â”€ tb_stress_tester.sv      # Advanced stress tests
â”œâ”€â”€ results/                         # Build and test results
â”‚   â”œâ”€â”€ simulation/                  # Simulation outputs
â”‚   â”‚   â”œâ”€â”€ waveforms/               # Waveform files
â”‚   â”‚   â””â”€â”€ logs/                    # Simulation logs
â”‚   â”œâ”€â”€ synthesis/                   # Synthesis outputs
â”‚   â”‚   â””â”€â”€ reports/                 # Synthesis reports
â”‚   â””â”€â”€ coverage/                    # Coverage analysis results
â”‚       â””â”€â”€ reports/                 # Coverage reports
â”œâ”€â”€ Makefile                         # Cross-platform build system
â”œâ”€â”€ CONTRIBUTING.md                  # Contribution guidelines
â”œâ”€â”€ FUTURE.md                        # Future development roadmap
â”œâ”€â”€ setup_project.sh                 # Project setup script
â””â”€â”€ README.md                        # This file
```

## ğŸ“‹ Prerequisites & Installation

### Automated Installation (Recommended)

The project includes an automated tool installer that works across platforms:

```bash
# Check what tools you have
make check-env

# Install missing tools automatically
./scripts/install_tools.sh

# Verify installation
./scripts/install_tools.sh --verify
```

### Manual Installation

**Open-Source Flow:**
- **Icarus Verilog** (simulation) - `iverilog`, `vvp`
- **Yosys** (synthesis) - Logic synthesis and optimization
- **Verilator** (coverage/analysis) - Fast simulation and coverage
- **Surfer/GTKWave** (waveform viewing) - Signal visualization

**Commercial Flow (Optional):**
- **Vivado Design Suite** - Complete FPGA design environment

### Platform-Specific Setup

<details>
<summary><strong>ğŸ macOS</strong></summary>

```bash
# Using Homebrew (recommended)
brew install icarus-verilog yosys verilator
brew install --cask surfer  # Modern waveform viewer (recommended for macOS)
brew install gtkwave         # Traditional waveform viewer (alternative)

# Verify installation
make check-env
```
</details>

<details>
<summary><strong>ğŸ§ Linux (Ubuntu/Debian)</strong></summary>

```bash
# Update package list
sudo apt-get update

# Install core tools
sudo apt-get install -y iverilog yosys verilator gtkwave build-essential

# Optional: Install Surfer for modern waveform viewing
# Download from https://surfer-project.org/

# Verify installation
make check-env
```
</details>

<details>
<summary><strong>ğŸªŸ Windows</strong></summary>

**Option 1: WSL2 (Recommended)**
```bash
# Install WSL2 with Ubuntu
wsl --install -d Ubuntu

# In Ubuntu terminal:
sudo apt-get update
sudo apt-get install -y iverilog yosys verilator gtkwave build-essential
```

**Option 2: Native Windows**
- Download individual installers from tool websites
- Use MSYS2 for Unix-like environment
</details>

## ğŸ”§ Usage Guide

### Build System Overview

The project uses a sophisticated cross-platform build system with automatic tool detection:

```bash
# Complete verification flow
make all                    # Run simulation + synthesis + coverage

# Individual operations
make sim                    # Run all simulations
make syn                    # Run synthesis
make cov                    # Run coverage analysis
make clean                  # Clean all generated files
```

### ğŸ¯ Targeted Testing

**Run specific testbench:**
```bash
make sim-tb_jtag_controller     # Test JTAG controller only
make sim-tb_ieee1500_wrapper    # Test IEEE 1500 wrapper
make sim-tb_top_module          # Test complete integration
```

**Interactive debugging:**
```bash
make sim-gui                    # Open waveform viewer automatically
make sim-tb_jtag_controller     # Then manually: gtkwave results/simulation/waveforms/tb_jtag_controller.vcd
```

### ğŸ“Š Expected Output

When you run `make all`, you should see output like this:

```
Checking environment...
âœ“ iverilog found
âœ“ vvp found  
âœ“ verilator found
âœ“ yosys found

Running simulation...
[INFO] Simulating tb_jtag_controller
[INFO] Compilation successful for tb_jtag_controller
[INFO] Simulation completed for tb_jtag_controller
[INFO] Waveform generated: results/simulation/waveforms/tb_jtag_controller.vcd

Running synthesis...
[INFO] Synthesizing top_module
[INFO] Synthesis completed for top_module
[INFO] See report: results/synthesis/reports/top_module_stats.rpt

Running coverage analysis...
[INFO] Successfully analyzed 6/6 testbenches
[INFO] Coverage reports: results/coverage/reports/
```

### ğŸ” Advanced Usage Examples

**Debug a failing test:**
```bash
# Run with verbose output
./scripts/run_simulation.sh --testbench tb_jtag_controller --debug

# Check logs
cat results/simulation/logs/tb_jtag_controller.log
```

**Synthesis for specific module:**
```bash
./scripts/run_synthesis.sh --module jtag_controller --debug
```

**Coverage analysis with tracing:**
```bash
./scripts/analyze_coverage.sh --testbench tb_top_module --debug
```

**Run synthesis for a specific module:**
```bash
make syn_top_module
```

**Run coverage analysis:**
```bash
make cov
```

**Clean all generated files:**
```bash
make clean
```

**View all available targets:**
```bash
make help
```

### Using Individual Scripts

If you prefer to use the scripts directly:

**Run simulation:**
```bash
./scripts/run_simulation.sh [-t TESTBENCH] [-g] [-d] [-c]
```

**Run synthesis:**
```bash
./scripts/run_synthesis.sh [-m MODULE] [-d] [-c]
```

**Run coverage analysis:**
```bash
./scripts/analyze_coverage.sh [-t TESTBENCH] [-d] [-c]
```

Where:
- `-t TESTBENCH`: Specify a testbench to run
- `-m MODULE`: Specify a module to synthesize
- `-g`: Enable GUI mode (for simulation)
- `-d`: Enable debug mode with verbose output
- `-c`: Clean results before running

## Example Usage Scenarios

### Basic JTAG Testing

```bash
# Run the JTAG controller test bench
make sim_tb_jtag_controller

# View the waveform (choose your preferred viewer)
surfer results/simulation/waveforms/tb_jtag_controller.vcd   # Modern viewer
gtkwave results/simulation/waveforms/tb_jtag_controller.vcd  # Traditional viewer
```

### IEEE 1500 Wrapper Testing

```bash
# Run the IEEE 1500 wrapper test bench
make sim_tb_ieee1500_wrapper

# Check coverage
make cov_tb_ieee1500_wrapper

# View coverage report
open results/coverage/reports/tb_ieee1500_wrapper_annotated/index.html
```

### IEEE 1687 Network Testing

```bash
# Run the IEEE 1687 network test bench
make sim_tb_ieee1687_network

# View waveform in GUI mode
make sim_gui
```

### Complete System Testing

```bash
# Run comprehensive test for the top module
make test_top_module
```

## Documentation

The project includes comprehensive documentation:

- **Project Description** (`docs/project_description.md`): Overview, architecture, and goals
- **Requirements** (`docs/requirements.md`): Functional and non-functional requirements
- **Design Specifications** (`docs/design_specifications.md`): Detailed module specifications
- **Verification Plan** (`docs/verification_plan.md`): Test planning and verification approach
- **Test Strategy** (`docs/test_strategy.md`): Testing methodologies and targets
- **Future Roadmap** (`FUTURE.md`): Planned features and enhancements
- **Contributing Guidelines** (`CONTRIBUTING.md`): How to contribute to the project

## Visualization Examples

Here are some key visualizations to help understand the project:

### JTAG State Machine
```
                  â”Œâ”€â”€â”€â”€â”€â”€â”€â”
                  â”‚ Reset â”‚
                  â””â”€â”€â”€â”¬â”€â”€â”€â”˜
                      â”‚
                      â–¼
              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
              â”‚ Run-Test/Idleâ”‚â—„â”€â”€â”
              â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
                     â”‚           â”‚
                     â–¼           â”‚
            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
            â”‚ Select-DR-Scan  â”‚  â”‚
            â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜  â”‚
                  â”‚     â”‚        â”‚
                  â–¼     â–¼        â”‚
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚ Capture-DR  â”‚  â”‚Select-IR-Scanâ”‚
      â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
             â”‚                â”‚
             â–¼                â–¼
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚  Shift-DR   â”‚  â”‚ Capture-IR  â”‚
      â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
             â”‚                â”‚
             â–¼                â–¼
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚  Exit1-DR   â”‚  â”‚  Shift-IR   â”‚
      â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
             â”‚                â”‚
             â–¼                â–¼
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚  Pause-DR   â”‚  â”‚  Exit1-IR   â”‚
      â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
             â”‚                â”‚
             â–¼                â–¼
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚  Exit2-DR   â”‚  â”‚  Pause-IR   â”‚
      â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
             â”‚                â”‚
             â–¼                â–¼
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚  Update-DR  â”‚  â”‚  Exit2-IR   â”‚
      â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
             â”‚                â”‚
             â”‚                â–¼
             â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
             â”‚         â”‚  Update-IR  â”‚
             â”‚         â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
             â”‚                â”‚
             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### IEEE 1500 Wrapper Architecture
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                Core Boundary                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚                  Core Logic               â”‚    â”‚
â”‚  â”‚                                           â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                â”‚                 â”‚                â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚ Wrapper Boundary  â”‚  â”‚ Wrapper Boundary      â”‚ â”‚
â”‚  â”‚ Register (Input)  â”‚  â”‚ Register (Output)     â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                â”‚                 â”‚                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                 â”‚                 â”‚
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚       IEEE 1500 Wrapper Interface       â”‚
      â”‚ WIR                                 WBR â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                 â”‚                 â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚ WSI             â”‚  â”‚  WSO          â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### IEEE 1687 Network Example
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ JTAG TAP                                             â”‚
â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
      â”‚                                           â”‚
      â–¼                                           â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ IEEE 1687   â”‚                           â”‚   TDO      â”‚
â”‚ Controller  â”‚                           â”‚            â”‚
â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜                           â””â”€â”€â”€â”€â”€â–²â”€â”€â”€â”€â”€â”€â”˜
      â”‚                                         â”‚
      â–¼                                         â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€-â”€-â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”
â”‚ SIB 1       â”œâ”€â”€â”€â”€â”€â”€â–º Instr 1 â”œâ”€â”€-â”€â”€â”€â”€â–º  SIB 2         â”‚
â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€-â”€-â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
      â”‚                                         â”‚
      â”‚                                         â–¼
      â”‚                               â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Instr 2         â”‚
                                      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## Contributing

We welcome contributions to this project! Please see [CONTRIBUTING.md](CONTRIBUTING.md) for detailed guidelines on how to contribute.

In brief:
1. Fork the repository
2. Create a feature branch
3. Make your changes with appropriate tests
4. Submit a pull request

## License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

## Acknowledgements

- IEEE for the relevant standards (1149.1, 1500, 1687)
- Open-source EDA tool developers
- Contributors to the project


<div align="center">

## Star History

<a href="https://www.star-history.com/#muditbhargava66/JTAG-1500-1687-Network-Design-and-Verification&Date">
 <picture>
   <source media="(prefers-color-scheme: dark)" srcset="https://api.star-history.com/svg?repos=muditbhargava66/JTAG-1500-1687-Network-Design-and-Verification&type=Date&theme=dark" />
   <source media="(prefers-color-scheme: light)" srcset="https://api.star-history.com/svg?repos=muditbhargava66/JTAG-1500-1687-Network-Design-and-Verification&type=Date" />
   <img alt="Star History Chart" src="https://api.star-history.com/svg?repos=muditbhargava66/JTAG-1500-1687-Network-Design-and-Verification&type=Date" />
 </picture>
</a>

---

â­ï¸ Star the repo and consider contributing!  
  
ğŸ“« **Contact**: [@muditbhargava66](https://github.com/muditbhargava66)
ğŸ› **Report Issues**: [Issue Tracker](https://github.com/muditbhargava66/JTAG-1500-1687-Network-Design-and-Verification/issues)
  
Â© 2025 Mudit Bhargava. [MIT License](LICENSE)  
<!-- Copyright symbol using HTML entity for better compatibility -->
</div>