$comment
	File created using the following command:
		vcd file Aula2.msim.vcd -direction
$end
$date
	Wed Aug 25 18:01:03 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula2_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 SW [9] $end
$var wire 1 1 SW [8] $end
$var wire 1 2 SW [7] $end
$var wire 1 3 SW [6] $end
$var wire 1 4 SW [5] $end
$var wire 1 5 SW [4] $end
$var wire 1 6 SW [3] $end
$var wire 1 7 SW [2] $end
$var wire 1 8 SW [1] $end
$var wire 1 9 SW [0] $end

$scope module i1 $end
$var wire 1 : gnd $end
$var wire 1 ; vcc $end
$var wire 1 < unknown $end
$var wire 1 = devoe $end
$var wire 1 > devclrn $end
$var wire 1 ? devpor $end
$var wire 1 @ ww_devoe $end
$var wire 1 A ww_devclrn $end
$var wire 1 B ww_devpor $end
$var wire 1 C ww_CLOCK_50 $end
$var wire 1 D ww_KEY [3] $end
$var wire 1 E ww_KEY [2] $end
$var wire 1 F ww_KEY [1] $end
$var wire 1 G ww_KEY [0] $end
$var wire 1 H ww_SW [9] $end
$var wire 1 I ww_SW [8] $end
$var wire 1 J ww_SW [7] $end
$var wire 1 K ww_SW [6] $end
$var wire 1 L ww_SW [5] $end
$var wire 1 M ww_SW [4] $end
$var wire 1 N ww_SW [3] $end
$var wire 1 O ww_SW [2] $end
$var wire 1 P ww_SW [1] $end
$var wire 1 Q ww_SW [0] $end
$var wire 1 R ww_LEDR [9] $end
$var wire 1 S ww_LEDR [8] $end
$var wire 1 T ww_LEDR [7] $end
$var wire 1 U ww_LEDR [6] $end
$var wire 1 V ww_LEDR [5] $end
$var wire 1 W ww_LEDR [4] $end
$var wire 1 X ww_LEDR [3] $end
$var wire 1 Y ww_LEDR [2] $end
$var wire 1 Z ww_LEDR [1] $end
$var wire 1 [ ww_LEDR [0] $end
$var wire 1 \ \CLOCK_50~input_o\ $end
$var wire 1 ] \KEY[1]~input_o\ $end
$var wire 1 ^ \KEY[2]~input_o\ $end
$var wire 1 _ \SW[4]~input_o\ $end
$var wire 1 ` \SW[5]~input_o\ $end
$var wire 1 a \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 b \KEY[0]~input_o\ $end
$var wire 1 c \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 d \KEY[3]~input_o\ $end
$var wire 1 e \REG_MEF|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 f \ROM1|memROM~5_combout\ $end
$var wire 1 g \REG_MEF|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 h \ROM1|memROM~4_combout\ $end
$var wire 1 i \ROM1|memROM~3_combout\ $end
$var wire 1 j \SW[6]~input_o\ $end
$var wire 1 k \ULA1|Add0~18_cout\ $end
$var wire 1 l \ULA1|Add0~1_sumout\ $end
$var wire 1 m \SW[0]~input_o\ $end
$var wire 1 n \ROM1|memROM~0_combout\ $end
$var wire 1 o \ROM1|memROM~2_combout\ $end
$var wire 1 p \ROM1|memROM~1_combout\ $end
$var wire 1 q \SW[7]~input_o\ $end
$var wire 1 r \ULA1|Add0~2\ $end
$var wire 1 s \ULA1|Add0~5_sumout\ $end
$var wire 1 t \SW[1]~input_o\ $end
$var wire 1 u \SW[8]~input_o\ $end
$var wire 1 v \ULA1|Add0~6\ $end
$var wire 1 w \ULA1|Add0~9_sumout\ $end
$var wire 1 x \SW[2]~input_o\ $end
$var wire 1 y \SW[9]~input_o\ $end
$var wire 1 z \ULA1|Add0~10\ $end
$var wire 1 { \ULA1|Add0~13_sumout\ $end
$var wire 1 | \SW[3]~input_o\ $end
$var wire 1 } \REG1|DOUT\ [3] $end
$var wire 1 ~ \REG1|DOUT\ [2] $end
$var wire 1 !! \REG1|DOUT\ [1] $end
$var wire 1 "! \REG1|DOUT\ [0] $end
$var wire 1 #! \REG_MEF|DOUT\ [3] $end
$var wire 1 $! \REG_MEF|DOUT\ [2] $end
$var wire 1 %! \REG_MEF|DOUT\ [1] $end
$var wire 1 &! \REG_MEF|DOUT\ [0] $end
$var wire 1 '! \REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 (! \REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 )! \REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 *! \REG1|ALT_INV_DOUT\ [0] $end
$var wire 1 +! \REG_MEF|ALT_INV_DOUT\ [2] $end
$var wire 1 ,! \REG_MEF|ALT_INV_DOUT\ [1] $end
$var wire 1 -! \REG_MEF|ALT_INV_DOUT\ [0] $end
$var wire 1 .! \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 /! \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 0! \REG_MEF|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 1! \REG_MEF|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 2! \ALT_INV_SW[9]~input_o\ $end
$var wire 1 3! \ALT_INV_SW[8]~input_o\ $end
$var wire 1 4! \ALT_INV_SW[7]~input_o\ $end
$var wire 1 5! \ALT_INV_SW[6]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0:
1;
x<
1=
1>
1?
1@
1A
1B
0C
0\
0]
0^
0_
0`
xa
0b
0c
0d
0e
1f
0g
0h
0i
0j
0k
0l
0m
1n
1o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0.!
0/!
10!
11!
12!
13!
14!
15!
0"
0#
0$
0%
00
01
02
03
04
05
06
07
08
09
1&
0'
1(
1)
0*
0+
0,
0-
0.
0/
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
0S
1T
1U
0V
0W
0X
0Y
0Z
0[
0}
0~
0!!
0"!
x#!
0$!
0%!
0&!
1'!
1(!
1)!
1*!
1+!
1,!
1-!
$end
#1000000
