4.1
read_file -format verilog {/home/raid7_2/userb06/b06090/hw2/autoseller7.v}
uplevel #0 source /home/raid7_2/userb06/b06090/hw2/synthesis.tcl
uplevel #0 check_design
compile -exact_map
uplevel #0 { report_area }
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group }
uplevel #0 { report_power -analysis_effort low }
write -hierarchy -format verilog -output /home/raid7_2/userb06/b06090/hw2/autoseller_syn_7.v
write_sdf -version 2.1 autoseller_syn.sdf