**Basic simulation workflow in Linux**
_Author:_ Benji Huang, IC major class 2019
_Organization:_ Harbin University of Science and Technology
_Date:_ Mar25.2023
_Environment:_ CentOS_7, VMware16 Pro
_Code Type:_ Verilog, System Verilog, Makefile
---
该FIFO_cmp源码旨在帮助初学者从Windows环境，快速学习Linux环境下HDL的仿真
