{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1546869847169 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "8-bit-cpu EP3C55F484C8 " "Selected device EP3C55F484C8 for design \"8-bit-cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1546869847183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546869847269 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546869847269 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1546869847425 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C8 " "Device EP3C16F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546869847911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C8 " "Device EP3C40F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546869847911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Device EP3C80F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546869847911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C8 " "Device EP3C120F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546869847911 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1546869847911 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1578 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546869847915 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1580 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546869847915 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1582 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546869847915 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1584 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546869847915 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1586 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546869847915 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1546869847915 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1546869847918 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1546869847922 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "173 173 " "No exact pin location assignment(s) for 173 pins of 173 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FC " "Pin FC not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FC } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 96 384 560 112 "FC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_B " "Pin RD_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 264 992 1168 280 "RD_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T2 " "Pin T2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { T2 } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 440 352 528 456 "T2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T1 " "Pin T1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { T1 } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 424 352 528 440 "T1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FZ " "Pin FZ not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FZ } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 112 384 560 128 "FZ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T3 " "Pin T3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { T3 } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 456 352 528 472 "T3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Pin IR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 640 264 440 656 "IR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Pin IR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 640 264 440 656 "IR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Pin IR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 640 264 440 656 "IR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Pin IR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 640 264 440 656 "IR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Pin IR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 640 264 440 656 "IR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Pin IR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 640 264 440 656 "IR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Pin IR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 640 264 440 656 "IR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Pin IR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 640 264 440 656 "IR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_B " "Pin PC_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 328 992 1168 344 "PC_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDIR " "Pin LDIR not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LDIR } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 200 992 1168 216 "LDIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDIR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT_B " "Pin DOUT_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DOUT_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 136 992 1168 152 "DOUT_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD " "Pin LOAD not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 216 992 1168 232 "LOAD" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T4 " "Pin T4 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { T4 } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 472 352 528 488 "T4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDPC " "Pin LDPC not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LDPC } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 344 992 1168 360 "LDPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDPC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAR " "Pin LDAR not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LDAR } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 232 992 1168 248 "LDAR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[7\] " "Pin BUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 64 384 560 80 "BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[6\] " "Pin BUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 64 384 560 80 "BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[5\] " "Pin BUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 64 384 560 80 "BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[4\] " "Pin BUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 64 384 560 80 "BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[3\] " "Pin BUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 64 384 560 80 "BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[2\] " "Pin BUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 64 384 560 80 "BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[1\] " "Pin BUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 64 384 560 80 "BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[0\] " "Pin BUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 64 384 560 80 "BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[7\] " "Pin RAM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 512 992 1168 528 "RAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[6\] " "Pin RAM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 512 992 1168 528 "RAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[5\] " "Pin RAM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 512 992 1168 528 "RAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[4\] " "Pin RAM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 512 992 1168 528 "RAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[3\] " "Pin RAM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 512 992 1168 528 "RAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[2\] " "Pin RAM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 512 992 1168 528 "RAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[1\] " "Pin RAM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 512 992 1168 528 "RAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM\[0\] " "Pin RAM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 512 992 1168 528 "RAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[24\] " "Pin M\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[24] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[23\] " "Pin M\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[23] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[22\] " "Pin M\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[22] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[21\] " "Pin M\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[21] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[20\] " "Pin M\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[20] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[19\] " "Pin M\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[19] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[18\] " "Pin M\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[18] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[17\] " "Pin M\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[17] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[16\] " "Pin M\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[16] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[15\] " "Pin M\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[15] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[14\] " "Pin M\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[14] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[13\] " "Pin M\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[13] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[12\] " "Pin M\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[12] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[11\] " "Pin M\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[11] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[10\] " "Pin M\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[10] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[9\] " "Pin M\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[9] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[8\] " "Pin M\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[8] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[7\] " "Pin M\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[6\] " "Pin M\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[5\] " "Pin M\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[4\] " "Pin M\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[3\] " "Pin M\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[2\] " "Pin M\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[1\] " "Pin M\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 88 992 1168 104 "M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[7\] " "Pin AR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 608 264 440 624 "AR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[6\] " "Pin AR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 608 264 440 624 "AR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[5\] " "Pin AR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 608 264 440 624 "AR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[4\] " "Pin AR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 608 264 440 624 "AR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[3\] " "Pin AR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 608 264 440 624 "AR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[2\] " "Pin AR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 608 264 440 624 "AR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[1\] " "Pin AR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 608 264 440 624 "AR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[0\] " "Pin AR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 608 264 440 624 "AR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_B " "Pin RAM_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 120 992 1168 136 "RAM_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RJ_B " "Pin RJ_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RJ_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 280 992 1168 296 "RJ_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RJ_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_B " "Pin ALU_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 312 992 1168 328 "ALU_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS_B " "Pin RS_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RS_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 248 992 1168 264 "RS_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDDR1 " "Pin LDDR1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LDDR1 } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 168 992 1168 184 "LDDR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDDR1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDDR2 " "Pin LDDR2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LDDR2 } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 184 992 1168 200 "LDDR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDDR2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDRI " "Pin LDRI not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LDRI } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 152 992 1168 168 "LDRI" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDRI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW_B " "Pin SW_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 104 992 1168 120 "SW_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SFT_B " "Pin SFT_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SFT_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 296 992 1168 312 "SFT_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SFT_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDR0 " "Pin LDR0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LDR0 } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 208 328 504 224 "LDR0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDR0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDR1 " "Pin LDR1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LDR1 } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 224 328 504 240 "LDR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDR1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDR2 " "Pin LDR2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LDR2 } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 240 328 504 256 "LDR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDR2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0_B " "Pin R0_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 256 328 504 272 "R0_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1_B " "Pin R1_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 272 328 504 288 "R1_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2_B " "Pin R2_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2_B } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 288 328 504 304 "R2_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[7\] " "Pin ALU\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 80 384 560 96 "ALU" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[6\] " "Pin ALU\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 80 384 560 96 "ALU" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[5\] " "Pin ALU\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 80 384 560 96 "ALU" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[4\] " "Pin ALU\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 80 384 560 96 "ALU" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[3\] " "Pin ALU\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 80 384 560 96 "ALU" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[2\] " "Pin ALU\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 80 384 560 96 "ALU" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[1\] " "Pin ALU\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 80 384 560 96 "ALU" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[0\] " "Pin ALU\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 80 384 560 96 "ALU" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[7\] " "Pin DOUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DOUT[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 624 264 440 640 "DOUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[6\] " "Pin DOUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DOUT[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 624 264 440 640 "DOUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[5\] " "Pin DOUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DOUT[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 624 264 440 640 "DOUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[4\] " "Pin DOUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DOUT[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 624 264 440 640 "DOUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[3\] " "Pin DOUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DOUT[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 624 264 440 640 "DOUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[2\] " "Pin DOUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DOUT[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 624 264 440 640 "DOUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[1\] " "Pin DOUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DOUT[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 624 264 440 640 "DOUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[0\] " "Pin DOUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DOUT[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 624 264 440 640 "DOUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[7\] " "Pin DR1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR1[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 176 384 560 192 "DR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[6\] " "Pin DR1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR1[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 176 384 560 192 "DR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[5\] " "Pin DR1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR1[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 176 384 560 192 "DR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[4\] " "Pin DR1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR1[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 176 384 560 192 "DR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[3\] " "Pin DR1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR1[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 176 384 560 192 "DR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[2\] " "Pin DR1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR1[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 176 384 560 192 "DR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[1\] " "Pin DR1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR1[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 176 384 560 192 "DR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[0\] " "Pin DR1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR1[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 176 384 560 192 "DR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[7\] " "Pin DR2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR2[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 384 560 208 "DR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[6\] " "Pin DR2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR2[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 384 560 208 "DR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[5\] " "Pin DR2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR2[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 384 560 208 "DR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[4\] " "Pin DR2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR2[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 384 560 208 "DR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[3\] " "Pin DR2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR2[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 384 560 208 "DR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[2\] " "Pin DR2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR2[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 384 560 208 "DR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[1\] " "Pin DR2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR2[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 384 560 208 "DR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[0\] " "Pin DR2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DR2[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 384 560 208 "DR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DR2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 576 264 440 592 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 576 264 440 592 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 576 264 440 592 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 576 264 440 592 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 576 264 440 592 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 576 264 440 592 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 576 264 440 592 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 576 264 440 592 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[7\] " "Pin R0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 128 384 560 144 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[6\] " "Pin R0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 128 384 560 144 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[5\] " "Pin R0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 128 384 560 144 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[4\] " "Pin R0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 128 384 560 144 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[3\] " "Pin R0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 128 384 560 144 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[2\] " "Pin R0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 128 384 560 144 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[1\] " "Pin R0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 128 384 560 144 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[0\] " "Pin R0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 128 384 560 144 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[7\] " "Pin R1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 144 384 560 160 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[6\] " "Pin R1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 144 384 560 160 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[5\] " "Pin R1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 144 384 560 160 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[4\] " "Pin R1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 144 384 560 160 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[3\] " "Pin R1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 144 384 560 160 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[2\] " "Pin R1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 144 384 560 160 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[1\] " "Pin R1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 144 384 560 160 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[0\] " "Pin R1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 144 384 560 160 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[7\] " "Pin R2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 160 384 560 176 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[6\] " "Pin R2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 160 384 560 176 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[5\] " "Pin R2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 160 384 560 176 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[4\] " "Pin R2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 160 384 560 176 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[3\] " "Pin R2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 160 384 560 176 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[2\] " "Pin R2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 160 384 560 176 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[1\] " "Pin R2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 160 384 560 176 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[0\] " "Pin R2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 160 384 560 176 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SE\[6\] " "Pin SE\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SE[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 360 992 1168 376 "SE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SE[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SE\[5\] " "Pin SE\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SE[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 360 992 1168 376 "SE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SE\[4\] " "Pin SE\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SE[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 360 992 1168 376 "SE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SE\[3\] " "Pin SE\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SE[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 360 992 1168 376 "SE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SE\[2\] " "Pin SE\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SE[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 360 992 1168 376 "SE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SE\[1\] " "Pin SE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SE[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 360 992 1168 376 "SE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uA\[5\] " "Pin uA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uA[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 72 992 1168 88 "uA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uA\[4\] " "Pin uA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uA[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 72 992 1168 88 "uA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uA\[3\] " "Pin uA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uA[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 72 992 1168 88 "uA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uA\[2\] " "Pin uA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uA[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 72 992 1168 88 "uA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uA\[1\] " "Pin uA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uA[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 72 992 1168 88 "uA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uA\[0\] " "Pin uA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uA[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 72 992 1168 88 "uA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Pin RST not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RST } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 152 568 736 168 "RST" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[7\] " "Pin IN\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[7] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 -56 112 208 "IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[6\] " "Pin IN\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[6] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 -56 112 208 "IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[5\] " "Pin IN\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[5] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 -56 112 208 "IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[4\] " "Pin IN\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[4] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 -56 112 208 "IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[3\] " "Pin IN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[3] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 -56 112 208 "IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[2\] " "Pin IN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[2] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 -56 112 208 "IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[1\] " "Pin IN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[1] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 -56 112 208 "IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[0\] " "Pin IN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN[0] } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 192 -56 112 208 "IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP " "Pin STEP not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { STEP } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 440 8 176 456 "STEP" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SWB " "Pin SWB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SWB } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 136 568 736 152 "SWB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SWA " "Pin SWA not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SWA } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 120 568 736 136 "SWA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 424 8 176 440 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546869848894 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1546869848894 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "69 " "TimeQuest Timing Analyzer is analyzing 69 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1546869849436 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "8-bit-cpu.sdc " "Synopsys Design Constraints File file not found: '8-bit-cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1546869849438 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1546869849438 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1546869849447 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1546869849448 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1546869849449 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STEP:inst1\|inst  " "Automatically promoted node STEP:inst1\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546869849512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP:inst1\|inst1 " "Destination node STEP:inst1\|inst1" {  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { { 288 600 664 368 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP:inst1|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a6 " "Destination node uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 160 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a7 " "Destination node uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 181 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a8 " "Destination node uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 202 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a12 " "Destination node uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 286 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a13 " "Destination node uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 307 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a14 " "Destination node uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 328 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a15 " "Destination node uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 349 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a16 " "Destination node uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|ram_block1a16" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 370 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|q_a[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP:inst1\|inst5~0 " "Destination node STEP:inst1\|inst5~0" {  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { { 192 456 520 272 "inst5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP:inst1|inst5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1043 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1546869849512 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1546869849512 ""}  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { { 288 456 520 368 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP:inst1|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546869849512 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst7\|inst10  " "Automatically promoted node ALU_MD:inst7\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546869849514 ""}  } { { "ALU_MD.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/ALU_MD.bdf" { { 312 456 520 360 "inst10" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_MD:inst7|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546869849514 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst7\|inst11  " "Automatically promoted node ALU_MD:inst7\|inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546869849514 ""}  } { { "ALU_MD.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/ALU_MD.bdf" { { 360 456 520 408 "inst11" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_MD:inst7|inst11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546869849514 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst7\|REG0_2:inst2\|inst3  " "Automatically promoted node ALU_MD:inst7\|REG0_2:inst2\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546869849514 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 208 440 504 256 "inst3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_MD:inst7|REG0_2:inst2|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546869849514 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst7\|REG0_2:inst2\|inst4  " "Automatically promoted node ALU_MD:inst7\|REG0_2:inst2\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546869849515 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 304 440 504 352 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_MD:inst7|REG0_2:inst2|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546869849515 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst7\|REG0_2:inst2\|inst5  " "Automatically promoted node ALU_MD:inst7\|REG0_2:inst2\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546869849515 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 400 440 504 448 "inst5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_MD:inst7|REG0_2:inst2|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546869849515 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGS_MD:inst4\|inst4  " "Automatically promoted node REGS_MD:inst4\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546869849515 ""}  } { { "REGS_MD.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REGS_MD.bdf" { { 232 152 216 280 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS_MD:inst4|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546869849515 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGS_MD:inst4\|inst6  " "Automatically promoted node REGS_MD:inst4\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546869849515 ""}  } { { "REGS_MD.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REGS_MD.bdf" { { 136 480 544 184 "inst6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS_MD:inst4|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546869849515 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGS_MD:inst4\|inst9  " "Automatically promoted node REGS_MD:inst4\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546869849515 ""}  } { { "REGS_MD.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REGS_MD.bdf" { { 296 816 880 344 "inst9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS_MD:inst4|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546869849515 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGS_MD:inst4\|inst7  " "Automatically promoted node REGS_MD:inst4\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546869849515 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Destination node REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849515 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[0\] " "Destination node REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[0\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849515 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1546869849515 ""}  } { { "REGS_MD.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REGS_MD.bdf" { { 272 480 544 320 "inst7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS_MD:inst4|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546869849515 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STEP:inst1\|inst2  " "Automatically promoted node STEP:inst1\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546869849517 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP:inst1\|inst3 " "Destination node STEP:inst1\|inst3" {  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { { 288 872 936 368 "inst3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP:inst1|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849517 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP:inst1\|inst5~0 " "Destination node STEP:inst1\|inst5~0" {  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { { 192 456 520 272 "inst5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP:inst1|inst5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1043 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849517 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uI_C:inst11\|inst~0 " "Destination node uPC:inst6\|uI_C:inst11\|inst~0" {  } { { "uI_C.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uI_C.bdf" { { 200 416 464 264 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uI_C:inst11|inst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1056 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849517 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP:inst1\|inst5~1 " "Destination node STEP:inst1\|inst5~1" {  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { { 192 456 520 272 "inst5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP:inst1|inst5~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1059 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849517 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uI_C:inst11\|inst10~1 " "Destination node uPC:inst6\|uI_C:inst11\|inst10~1" {  } { { "uI_C.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uI_C.bdf" { { 88 608 656 152 "inst10" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uI_C:inst11|inst10~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1062 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849517 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uI_C:inst11\|inst9~0 " "Destination node uPC:inst6\|uI_C:inst11\|inst9~0" {  } { { "uI_C.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uI_C.bdf" { { 88 752 800 152 "inst9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uI_C:inst11|inst9~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1065 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849517 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T3~output " "Destination node T3~output" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 456 352 528 472 "T3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T3~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1414 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849517 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1546869849517 ""}  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { { 288 728 792 368 "inst2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP:inst1|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546869849517 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STEP:inst1\|inst4  " "Automatically promoted node STEP:inst1\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546869849517 ""}  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { { 304 344 408 352 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP:inst1|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546869849517 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN AB11 (CLK14, DIFFCLK_6n)) " "Automatically promoted node RST~input (placed in PIN AB11 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546869849518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst3~2 " "Destination node uPC:inst6\|uA_reg:inst9\|inst3~2" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 584 648 256 "inst3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst3~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst1~2 " "Destination node uPC:inst6\|uA_reg:inst9\|inst1~2" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 312 376 256 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst5~2 " "Destination node uPC:inst6\|uA_reg:inst9\|inst5~2" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 872 936 256 "inst5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst5~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst4~2 " "Destination node uPC:inst6\|uA_reg:inst9\|inst4~2" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 728 792 256 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst4~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst~2 " "Destination node uPC:inst6\|uA_reg:inst9\|inst~2" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 168 232 256 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst3~0 " "Destination node uPC:inst6\|uA_reg:inst9\|inst3~0" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 584 648 256 "inst3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst1~0 " "Destination node uPC:inst6\|uA_reg:inst9\|inst1~0" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 312 376 256 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst5~0 " "Destination node uPC:inst6\|uA_reg:inst9\|inst5~0" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 872 936 256 "inst5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst4~0 " "Destination node uPC:inst6\|uA_reg:inst9\|inst4~0" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 728 792 256 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst6\|uA_reg:inst9\|inst~0 " "Destination node uPC:inst6\|uA_reg:inst9\|inst~0" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 168 232 256 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uPC:inst6|uA_reg:inst9|inst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546869849518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1546869849518 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1546869849518 ""}  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 152 568 736 168 "RST" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1561 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546869849518 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STEP~input (placed in PIN AA11 (CLK15, DIFFCLK_6p)) " "Automatically promoted node STEP~input (placed in PIN AA11 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546869849519 ""}  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 440 8 176 456 "STEP" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 0 { 0 ""} 0 1570 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546869849519 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1546869850063 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546869850064 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546869850065 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546869850066 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546869850067 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1546869850068 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1546869850069 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1546869850070 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1546869850072 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1546869850073 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1546869850073 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "171 unused 2.5V 11 160 0 " "Number of I/O pins in group: 171 (unused VREF, 2.5V VCCIO, 11 input, 160 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1546869850081 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1546869850081 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1546869850081 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546869850083 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546869850083 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 40 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546869850083 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546869850083 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 42 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546869850083 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546869850083 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546869850083 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1546869850083 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1546869850083 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1546869850083 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546869850236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1546869852667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546869853059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1546869853076 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1546869859446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546869859446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1546869860159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X44_Y43 X54_Y53 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X44_Y43 to location X54_Y53" {  } { { "loc" "" { Generic "F:/GitHub/Computer-composition-principle/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X44_Y43 to location X54_Y53"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X44_Y43 to location X54_Y53"} 44 43 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1546869862792 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1546869862792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546869866848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1546869866850 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1546869866850 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.61 " "Total time spent on timing analysis during the Fitter is 2.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1546869866889 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546869866935 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546869867587 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546869867627 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546869868280 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546869869113 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/GitHub/Computer-composition-principle/output_files/8-bit-cpu.fit.smsg " "Generated suppressed messages file F:/GitHub/Computer-composition-principle/output_files/8-bit-cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1546869870194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5332 " "Peak virtual memory: 5332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546869870732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 07 22:04:30 2019 " "Processing ended: Mon Jan 07 22:04:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546869870732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546869870732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546869870732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1546869870732 ""}
