[
    [], 
    [
        "0x0020", 
        "\ntx_packet_control\n", 
        "\n\nBit\n\t\t\t\t\t\t\t\t\t\t0\u2014configures the TX path. 0: Enables the\n\t\t\t\t\t\t\t\t\t\t\tTX path. \n1: Disables the TX path.\n\t\t\t\t\t\t\t\t\t\t\tThe MAC IP core indicates a backpressure on the\n\t\t\t\t\t\t\t\t\t\t\tAvalon-ST transmit data interface by deasserting the\n\t\t\t\t\t\t\t\t\t\t\t\tavalon_st_tx_ready\n\t\t\t\t\t\t\t\t\t\t\tsignal. When disabled, the IP core stops generating new\n\t\t\t\t\t\t\t\t\t\t\tpause and PFC frames.\n\nBits 31:1\u2014reserved. \n\nYou can change the value of this register as\n\t\t\t\t\t\t\t\t\tnecessary. If the TX path is disabled while a frame is being\n\t\t\t\t\t\t\t\t\ttransmitted, the MAC IP core completes the transmission before\n\t\t\t\t\t\t\t\t\tdisabling the TX path. \n", 
        "RW", 
        "0x0 "
    ], 
    [
        "0x0022 ", 
        "\ntx_transfer_status\n", 
        "\nThe MAC sets the following bits to indicate the\n\t\t\t\t\t\t\t\t\tstatus of the TX datapath.\n\nBits 7:0\u2014reserved. \nBit 8: TX datapath status.0: The TX datapath is idle.\n1: A TX data transfer is in\n\t\t\t\t\t\t\t\t\t\t\tprogress.\n\nBits 11:9\u2014reserved. \nBit 12: TX datapath reset status. 0: The TX datapath is not in\n\t\t\t\t\t\t\t\t\t\t\treset.\n1: The TX datapath is in\n\t\t\t\t\t\t\t\t\t\t\treset.\n\n\n", 
        "RO ", 
        "0x0 "
    ], 
    [
        "0x0024", 
        "\ntx_pad_control\n", 
        "\n\nBit\n\t\t\t\t\t\t\t\t\t\t0\u2014padding insertion enable on transmit. 0: Disables padding insertion. The client must ensure\n\t\t\t\t\t\t\t\t\t\t\tthat the length of the data frame meets the minimum\n\t\t\t\t\t\t\t\t\t\t\tlength as required by the IEEE 802.3 specifications.\n\t\t\t\t\t\t\t\t\t\t\t\n1: Enables padding insertion. The\n\t\t\t\t\t\t\t\t\t\t\tMAC IP core inserts padding bytes into the data frames\n\t\t\t\t\t\t\t\t\t\t\tfrom the client to meet the minimum length as required\n\t\t\t\t\t\t\t\t\t\t\tby the IEEE 802.3 specifications. \nWhen padding insertion is enabled, you must set tx_crc_control[] to 0x3 to\n\t\t\t\t\t\t\t\t\t\t\tenable CRC insertion. \n\nBits 31:1\u2014reserved. \n\nConfigure this register before you enable the MAC\n\t\t\t\t\t\t\t\t\tIP core for operations. \n", 
        "RW", 
        "0x1"
    ], 
    [
        "0x0026", 
        "\ntx_crc_control\n", 
        "\n\nBit\n\t\t\t\t\t\t\t\t\t\t0\u2014always set this bit to 1. \nBit\n\t\t\t\t\t\t\t\t\t\t1\u2014configures CRC insertion. 0: Disables\n\t\t\t\t\t\t\t\t\t\t\tCRC insertion. The client must provide the CRC field and\n\t\t\t\t\t\t\t\t\t\t\tensure that the length of the data frame meets the\n\t\t\t\t\t\t\t\t\t\t\tminimum required length. \n1:\n\t\t\t\t\t\t\t\t\t\t\tEnables CRC insertion. The MAC IP core computes the CRC\n\t\t\t\t\t\t\t\t\t\t\tfield and inserts it into the data frame. \n\nBits 31:2\u2014reserved. \n\nConfigure this register before you enable the MAC\n\t\t\t\t\t\t\t\t\tIP core for operations. \n", 
        "RW", 
        "0x3"
    ], 
    [
        "0x0028", 
        "\ntx_preamble_control\n7\n", 
        "\n\nBit\n\t\t\t\t\t\t\t\t\t\t0\u2014configures the preamble passthrough mode on transmit. 0: Disables preamble passthrough. The\n\t\t\t\t\t\t\t\t\t\t\tMAC IP core inserts the standard preamble specified by\n\t\t\t\t\t\t\t\t\t\t\tthe IEEE 802.3 specifications into the data frame.\n\t\t\t\t\t\t\t\t\t\t\t\n1: Enables preamble passthrough.\n\t\t\t\t\t\t\t\t\t\t\tThe MAC IP core identifies the first 8 bytes of the data\n\t\t\t\t\t\t\t\t\t\t\tframe from the client as a custom preamble. \n\nBits 31:1\u2014reserved. \n\nConfigure this register before you enable the MAC\n\t\t\t\t\t\t\t\t\tIP core for operations. \n", 
        "RW ", 
        "0x0"
    ], 
    [
        "0x002A", 
        "\ntx_src_addr_override\n", 
        "\n\nBit\n\t\t\t\t\t\t\t\t\t\t0\u2014configures source address override. 0:\n\t\t\t\t\t\t\t\t\t\t\tDisables source address override. The client must fill\n\t\t\t\t\t\t\t\t\t\t\tthe source address field with a valid address.. \n1: Enables source address override. The\n\t\t\t\t\t\t\t\t\t\t\tMAC IP core overwrites the source address field in data\n\t\t\t\t\t\t\t\t\t\t\tframes with the primary MAC address specified in the\n\t\t\t\t\t\t\t\t\t\t\t\ttx_primary_mac_addr0 and tx_primary_mac_addr1\n\t\t\t\t\t\t\t\t\t\t\tregisters. \n\nBits 31:1\u2014reserved. \n\nConfigure this register before you enable the MAC\n\t\t\t\t\t\t\t\t\tIP core for operations. \n", 
        "RW", 
        "0x0"
    ], 
    [
        "0x002C ", 
        "\ntx_frame_maxlength\n", 
        "\n\nBits 15:0\u2014specify the maximum allowable frame length. The\n\t\t\t\t\t\t\t\t\t\tMAC IP core uses this register only for the purpose of\n\t\t\t\t\t\t\t\t\t\tcollecting statistics. When the length of the data frame\n\t\t\t\t\t\t\t\t\t\tfrom the client exceeds this value, the MAC IP core asserts\n\t\t\t\t\t\t\t\t\t\tthe avalon_st_txstatus_error[1] signal to flag the\n\t\t\t\t\t\t\t\t\t\tframe as oversized. The MAC IP core then forwards the\n\t\t\t\t\t\t\t\t\t\toversized frame through the transmit datapath as is. \nBits 31:16\u2014reserved. \n\nConfigure this register before you enable the MAC\n\t\t\t\t\t\t\t\t\tIP core for operations. \n", 
        "RW", 
        "0x5EE (1518)"
    ], 
    [
        "0x002D", 
        "\ntx_vlan_detection\n", 
        "\n\nBit 0\u2014TX VLAN detection disable.0: The MAC detects VLAN and stacked\n\t\t\t\t\t\t\t\t\t\t\tVLAN frames.\n1: The MAC does not\n\t\t\t\t\t\t\t\t\t\t\tdetect VLAN and stacked VLAN frames. When received, the\n\t\t\t\t\t\t\t\t\t\t\tMAC treats them as basic frames and considers their tags\n\t\t\t\t\t\t\t\t\t\t\tas payload bytes.\n\nBits 31:1\u2014reserved.\n\n", 
        "RW", 
        "0x0"
    ], 
    [
        "\n0x002E\n0x081E\n", 
        "\ntx_ipg_10g\n", 
        "\n\nBit 0\u2014use this bit to specify the average\n\t\t\t\t\t\t\t\t\t\tIPG for operating speed of 10 Gbps.0:\n\t\t\t\t\t\t\t\t\t\t\tSets the average IPG to 8 bytes.\n1: Sets the average IPG to 12 bytes.\n\nBits 31:1\u2014reserved.\n\nThe Unidirectional feature does not support an\n\t\t\t\t\t\t\t\t\taverage IPG of 8 bytes.\nIf you turn on Use\n\t\t\t\t\t\t\t\t\t\tlegacy Ethernet 10G MAC Avalon Memory-Mapped\n\t\t\t\t\t\t\t\t\t\tinterface, the word offset is 0x081E. Otherwise, the word offset\n\t\t\t\t\t\t\t\t\tis 0x002E.\n", 
        "RW", 
        "0x1"
    ], 
    [
        "\n0x002F\n0x081F\n", 
        "\ntx_ipg_10M_100M_1G\n", 
        "\n\nBits 3:0\u2014use these bits to specify the\n\t\t\t\t\t\t\t\t\t\taverage IPG for operating speed of 10 Mbps, 100 Mbps or 1\n\t\t\t\t\t\t\t\t\t\tGbps. Valid values are between 8 to 15 bytes.\nBits 31:4\u2014reserved.\n\nIf you turn on Use\n\t\t\t\t\t\t\t\t\t\tlegacy Ethernet 10G MAC Avalon Memory-Mapped\n\t\t\t\t\t\t\t\t\t\tinterface, the word offset is 0x081F. Otherwise, the word offset\n\t\t\t\t\t\t\t\t\tis 0x002F.\n", 
        "RW", 
        "0x0C"
    ], 
    [
        "0x003E", 
        "\ntx_underflow_counter0\n", 
        "\n36-bit error counter that collects the number of\n\t\t\t\t\t\t\t\t\ttruncated TX frames when TX buffer underflow persists. \n\n\ntx_underflow_counter0:\n\t\t\t\t\t\t\t\t\t\tLower 32 bits of the error counter. \n\ntx_underflow_counter1[3:0]: Upper 4 bits of\n\t\t\t\t\t\t\t\t\t\tthe error counter. \n\ntx_underflow_counter1[31:4]\u2014reserved. \n\nTo read the counter, read the lower 32 bits\n\t\t\t\t\t\t\t\t\tfollowed by the upper 4 bits. The IP core clears the counter\n\t\t\t\t\t\t\t\t\tafter a read.\n", 
        "RO", 
        "0x0"
    ], 
    [
        "0x003F", 
        "\ntx_underflow_counter1\n"
    ]
]