m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/simulation/modelsim
Efpga
Z1 w1755830431
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 2
R0
Z5 8D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/FPGA.vhd
Z6 FD:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/FPGA.vhd
l0
L5 1
VhE9jkU9d7gWGUT7f?^:M>3
!s100 4zLF]SN9M9B2FXfUf;Ie30
Z7 OV;C;2020.1;71
31
Z8 !s110 1755831288
!i10b 1
Z9 !s108 1755831288.000000
Z10 !s90 -reportprogress|300|-93|-work|work|D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/FPGA.vhd|
Z11 !s107 D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/FPGA.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Astructural
R2
R3
R4
DEx4 work 4 fpga 0 22 hE9jkU9d7gWGUT7f?^:M>3
!i122 2
l34
L14 72
VZFYW>Jok71>WTA>lN[A@<0
!s100 XkZCfGF3ODPm7W0^8Fj`30
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Efullsub
Z14 w1755829079
R3
R4
!i122 0
R0
Z15 8D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub.vhd
Z16 FD:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub.vhd
l0
L4 1
Vf>>IBzGf=ITnVohZFN6K_2
!s100 XMjjJ;0^U:]2d[Jd^kf911
R7
31
Z17 !s110 1755831287
!i10b 1
Z18 !s108 1755831287.000000
Z19 !s90 -reportprogress|300|-93|-work|work|D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub.vhd|
Z20 !s107 D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub.vhd|
!i113 1
R12
R13
Astructural
R3
R4
DEx4 work 7 fullsub 0 22 f>>IBzGf=ITnVohZFN6K_2
!i122 0
l15
L11 21
VehQalFPl^fMcKPdFEWj:Q3
!s100 ;f9IR<:`9T:gSJFPbab`b3
R7
31
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13
Efullsub_4bits
R14
R3
R4
!i122 1
R0
Z21 8D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub_4bits.vhd
Z22 FD:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub_4bits.vhd
l0
L4 1
VU>?AFbzkcOfR_e<V1A?b43
!s100 98oJWjej9U<19Q:FOK:SR0
R7
31
R8
!i10b 1
R9
Z23 !s90 -reportprogress|300|-93|-work|work|D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub_4bits.vhd|
Z24 !s107 D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub_4bits.vhd|
!i113 1
R12
R13
Astructural
R3
R4
DEx4 work 13 fullsub_4bits 0 22 U>?AFbzkcOfR_e<V1A?b43
!i122 1
l25
L13 50
V[_n9gFi1iU3<mQX2Vm[HK2
!s100 :Y`B6@_9onB=VkQGX9zhN2
R7
31
R8
!i10b 1
R9
R23
R24
!i113 1
R12
R13
Efullsub_4bits_tb
R14
R3
R4
!i122 3
R0
Z25 8D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub_4bits_TB.vhd
Z26 FD:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub_4bits_TB.vhd
l0
L4 1
VhYSaUHZleg8^On[8oRSWF3
!s100 [[U7ARhOi[3VR`o5<XcH;2
R7
31
R8
!i10b 1
R9
Z27 !s90 -reportprogress|300|-93|-work|work|D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub_4bits_TB.vhd|
!s107 D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub_4bits_TB.vhd|
!i113 1
R12
R13
Astructural
R3
R4
DEx4 work 16 fullsub_4bits_tb 0 22 hYSaUHZleg8^On[8oRSWF3
!i122 3
l24
L7 45
VFfcVEKZ75ELCKoM<eP4;J2
!s100 Aed6W7GZD0jnFW3ZgIKDI2
R7
31
R8
!i10b 1
R9
R27
Z28 !s107 D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub_4bits_TB.vhd|
!i113 1
R12
R13
