Generated by Fabric Compiler ( version 2023.2-SP1 <build 147282> ) at Fri Jun 14 17:44:48 2024


Route Optimize started.

IO Port Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT             | DIRECTION     | LOC      | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | DDR_RES     | HYS     | DYN_TERM     | PREEMP     | OUTPUT_IMPEDANCE     | CONSTRAINT     | IO_REGISTER     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| fan              | output        | AK21     | BANKL7     | 1.2       | HSUL12         | 0.1       | UNUSED         | SLOW     | N                        | NA            | NA                  | NA                | NA                    | NA             | NA          | NA      | NA           | NA         | NA                   | YES            | NA              
| fpga_rst_n       | input         | R28      | BANKL5     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA                  | NA                | NA                    | NA             | NA          | ON      | NA           | NA         | NA                   | YES            | NA              
| i_clk_100_n      | input         | E20      | BANKL2     | 1.2       | HSUL12D        | NA        | UNUSED         | NA       | NA                       | NA            | NA                  | OFF               | NA                    | NA             | 50          | ON      | OFF          | NA         | NA                   | YES            | NA              
| i_clk_100_p      | input         | F20      | BANKL2     | 1.2       | HSUL12D        | NA        | UNUSED         | NA       | NA                       | NA            | NA                  | OFF               | NA                    | NA             | 50          | ON      | OFF          | NA         | NA                   | YES            | NA              
| i_clk_50         | input         | T26      | BANKL5     | 3.3       | LVCMOS33       | NA        | UNUSED         | NA       | NA                       | NA            | NA                  | NA                | NA                    | NA             | NA          | ON      | NA           | NA         | NA                   | YES            | NA              
| rxd              | input         | P21      | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA                  | NA                | NA                    | NA             | NA          | ON      | NA           | NA         | NA                   | YES            | NA              
| sfp_1_tx_dis     | output        | V19      | BANKL5     | 3.3       | LVCMOS33       | 4         | UNUSED         | SLOW     | N                        | NA            | NA                  | NA                | NA                    | OFF            | NA          | NA      | NA           | NA         | NA                   | YES            | NA              
| txd              | output        | P22      | BANKL4     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA            | NA                  | NA                | NA                    | OFF            | NA          | NA      | NA           | NA         | NA                   | YES            | NA              
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 840           | 0                  
| Use of BKCL                 | 4        | 7             | 58                 
| Use of BKCLHP               | 0        | 3             | 0                  
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 609      | 42050         | 2                  
|   FF                        | 1921     | 336400        | 1                  
|   LUT                       | 1072     | 168200        | 1                  
|   LUT-FF pairs              | 603      | 168200        | 1                  
|   LUT-CONST                 | 185      | 168200        | 1                  
| Use of CLMS                 | 230      | 18850         | 2                  
|   FF                        | 762      | 150800        | 1                  
|   LUT                       | 464      | 75400         | 1                  
|   LUT-FF pairs              | 291      | 75400         | 1                  
|   LUT-CONST                 | 28       | 75400         | 1                  
|   Distributed RAM           | 8        | 75400         | 1                  
| Use of DDRPHY_CPD           | 0        | 17            | 0                  
| Use of DDRPHY_CPD_HP        | 0        | 3             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 10            | 0                  
| Use of DDR_PHY              | 0        | 28            | 0                  
| Use of DDR_PHY_R            | 0        | 12            | 0                  
| Use of DRM                  | 2        | 480           | 1                  
| Use of GCLK_INBUF_SYN       | 0        | 40            | 0                  
| Use of GPLL                 | 1        | 10            | 10                 
| Use of GSEB                 | 0        | 746           | 0                  
| Use of HARD0                | 254      | 36600         | 1                  
| Use of HCKB                 | 4        | 168           | 3                  
|  HCKB dataused              | 0        | 168           | 0                  
|  HCKB-BYPASS                | 2        | 168           | 2                  
| Use of HSSTHP               | 1        | 4             | 25                 
|   HSST_LANE                 | 1        | 16            | 7                  
|   HSST_PLL                  | 1        | 4             | 25                 
| Use of HSSTHP_BUFDS         | 1        | 8             | 13                 
| Use of IO                   | 8        | 500           | 2                  
|   IOBD                      | 5        | 168           | 3                  
|   IOBDHP                    | 0        | 72            | 0                  
|   IOBS                      | 3        | 182           | 2                  
|   IOBSHP                    | 0        | 78            | 0                  
| Use of IOCKB                | 0        | 40            | 0                  
| Use of IOLHP                | 0        | 150           | 0                  
| Use of IOLHP_FIFO           | 0        | 12            | 0                  
|  IOLHP_FIFO-BYPASS          | 0        | 12            | 0                  
| Use of IOLHR                | 7        | 350           | 2                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 20            | 0                  
| Use of PCIEGEN3             | 0        | 1             | 0                  
| Use of PPLL                 | 0        | 10            | 0                  
| Use of RCKB                 | 0        | 40            | 0                  
|  RCKB dataused              | 0        | 40            | 0                  
|  RCKB-BYPASS                | 0        | 40            | 0                  
| Use of RESCAL               | 0        | 3             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SPAD                 | 2        | 16            | 13                 
| Use of TSERDES              | 0        | 56            | 0                  
| Use of USCM                 | 2        | 32            | 7                  
|  USCM dataused              | 2        | 32            | 7                  
|  USCM-BYPASS                | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Global Clock Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                         | Site Of GClk Inst     | Input Pin     | Net of Input                  | Driver Inst                                                                               | Driver Pin               | Site Of Driver Inst       | Output Pin     | Net of Output        | Clock Loads     | Non_Clock Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LinkMain/CLKBUFG_u/gopclkbufg     | USCM_359_930          | CLK           | LinkMain/o_p_refck2core_0     | LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds     | PMA_REFCLK_TO_FABRIC     | HSSTHP_BUFDS_663_1856     | CLKOUT         | LinkMain/o_usclk     | 359             | 0                   
| clkbufg_0/gopclkbufg              | USCM_359_882          | CLK           | clk_50                        | Pll_50mhz/u_gpll/gpll_inst                                                                | CLKOUT0                  | GPLL_7_769                | CLKOUT         | ntclkbufg_0          | 981             | 0                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Horizontal Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| HClk Inst                            | Site Of HClk Inst     | Input Pin     | Net of Input                   | Driver Inst                                                                                  | Driver Pin        | Site Of Driver Inst     | Output Pin     | Net of Output      | Clock Loads     | Non_Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LinkMain/CLKBUFX_rx/clkbufc_inst     | HCKB_357_2016         | CLKIN         | LinkMain/o_p_clk2core_rx_0     | LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane     | P_RCLK2FABRIC     | HSSTHP_664_1836         | CLKOUT         | LinkMain/rxclk     | 631             | 0                   
| LinkMain/CLKBUFX_tx/clkbufc_inst     | HCKB_357_2017         | CLKIN         | LinkMain/o_p_clk2core_tx_0     | LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane     | P_TCLK2FABRIC     | HSSTHP_664_1836         | CLKOUT         | LinkMain/txclk     | 153             | 0                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                       | Site Of Pll Inst     | Pin          | Net Of Pin      | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst        | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll_50mhz/u_gpll/gpll_inst     | GPLL_7_769           | CLKFB        | nullptr         |  -              |  -                  | nullptr                  | nullptr              | nullptr                       
| Pll_50mhz/u_gpll/gpll_inst     | GPLL_7_769           | CLKIN1       | nt_i_clk_50     |  -              |  -                  | i_clk_50_ibuf/opit_1     | DI_TO_CLK            | IOLHR_16_774                  
| Pll_50mhz/u_gpll/gpll_inst     | GPLL_7_769           | CLKIN2       | _GND163         |  -              |  -                  | GND_163                  | Z                    | CLMA_21_792                   
| Pll_50mhz/u_gpll/gpll_inst     | GPLL_7_769           | CLKOUT0      | clk_50          | 981             | 0                   |  ...                     |  ...                 |  ...                          
| Pll_50mhz/u_gpll/gpll_inst     | GPLL_7_769           | CLKOUT0N     | nullptr         | 0               | 0                   | nullptr                  | nullptr              | nullptr                       
| Pll_50mhz/u_gpll/gpll_inst     | GPLL_7_769           | CLKOUT1      | nullptr         | 0               | 0                   | nullptr                  | nullptr              | nullptr                       
| Pll_50mhz/u_gpll/gpll_inst     | GPLL_7_769           | CLKOUT1N     | nullptr         | 0               | 0                   | nullptr                  | nullptr              | nullptr                       
| Pll_50mhz/u_gpll/gpll_inst     | GPLL_7_769           | CLKOUT2      | nullptr         | 0               | 0                   | nullptr                  | nullptr              | nullptr                       
| Pll_50mhz/u_gpll/gpll_inst     | GPLL_7_769           | CLKOUT2N     | nullptr         | 0               | 0                   | nullptr                  | nullptr              | nullptr                       
| Pll_50mhz/u_gpll/gpll_inst     | GPLL_7_769           | CLKOUT3      | nullptr         | 0               | 0                   | nullptr                  | nullptr              | nullptr                       
| Pll_50mhz/u_gpll/gpll_inst     | GPLL_7_769           | CLKOUT3N     | nullptr         | 0               | 0                   | nullptr                  | nullptr              | nullptr                       
| Pll_50mhz/u_gpll/gpll_inst     | GPLL_7_769           | CLKOUT4      | nullptr         | 0               | 0                   | nullptr                  | nullptr              | nullptr                       
| Pll_50mhz/u_gpll/gpll_inst     | GPLL_7_769           | CLKOUT5      | nullptr         | 0               | 0                   | nullptr                  | nullptr              | nullptr                       
| Pll_50mhz/u_gpll/gpll_inst     | GPLL_7_769           | CLKOUT6      | nullptr         | 0               | 0                   | nullptr                  | nullptr              | nullptr                       
| Pll_50mhz/u_gpll/gpll_inst     | GPLL_7_769           | CLKOUTF      | nullptr         | 0               | 0                   | nullptr                  | nullptr              | nullptr                       
| Pll_50mhz/u_gpll/gpll_inst     | GPLL_7_769           | CLKOUTFN     | nullptr         | 0               | 0                   | nullptr                  | nullptr              | nullptr                       
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                                                       | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | BKCLHP     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTHP     | IO     | IOCKB     | KEYRAM     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | TSERDES     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Main                                                                                                   | 1536     | 2683     | 8                   | 0       | 2       | 0       | 0          | 0          | 1       | 0              | 0                    | 0           | 0                  | 1        | 2        | 1          | 8      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 2        
| + Debug(Debug_pll)                                                                                     | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 2      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
| + LinkMain(Link10G)                                                                                    | 1301     | 2330     | 0                   | 0       | 2       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 2        | 1          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 1        
|   + MAC_10G(MAC_Link)                                                                                  | 340      | 569      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + reset_pro_top(reset_pro_top)                                                                     | 2        | 9        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|       + apb_rst_syn(rst_syn)                                                                           | 0        | 3        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|       + rx_rst_syn(rst_syn)                                                                            | 0        | 3        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|       + tx_rst_syn(rst_syn)                                                                            | 0        | 3        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + xge_cfg_reg(cfg_reg)                                                                             | 231      | 443      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + xge_mac_alarm_detect(alarm_detect)                                                               | 100      | 115      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + xge_mac_alarm_insert(alarm_insert)                                                               | 2        | 2        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + xge_mac_reg_union_inst(xge_mac_reg_union)                                                        | 5        | 0        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|   + PCS_10G(pgr_BaseR_core_v1_0)                                                                       | 655      | 1515     | 0                   | 0       | 2       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + u0_tx_encode(pgr_tx_encode_v1_0)                                                                 | 2        | 11       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + u1_tx_scramble(pgr_tx_scramble_v1_0)                                                             | 32       | 204      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + u2_tx_gearbox(pgr_tx_gearbox_v1_0)                                                               | 97       | 210      | 0                   | 0       | 1       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|       + FIFO_CORE_tx(FIFO_CORE)                                                                        | 82       | 100      | 0                   | 0       | 1       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|         + U_ipm2l_fifo_FIFO_CORE(ipm2l_fifo_v1_10_FIFO_CORE)                                           | 82       | 100      | 0                   | 0       | 1       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|           + U_ipm2l_fifo_ctrl(ipm2l_fifo_ctrl_v1_1_FIFO_CORE)                                          | 82       | 100      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|           + U_ipm2l_sdpram(ipm2l_sdpram_v1_10_FIFO_CORE)                                               | 0        | 0        | 0                   | 0       | 1       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + u3_rx_synchronization(pgr_rx_synchronization_v1_0)                                               | 60       | 159      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + u4_rx_descramble(pgr_rx_descramble_v1_0)                                                         | 137      | 411      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|       + u_prbs_chk(pgr_prbs_gen_v1_0_1)                                                                | 36       | 85       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + u5_rx_decode(pgr_rx_decode_v1_0)                                                                 | 111      | 285      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + u6_rx_ctc(pgr_rx_ctc_v1_0)                                                                       | 149      | 180      | 0                   | 0       | 1       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|       + fifo_512x44_inst(fifo_512x44)                                                                  | 81       | 98       | 0                   | 0       | 1       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|         + U_ipm2l_fifo_fifo_512x44(ipm2l_fifo_v1_10_fifo_512x44)                                       | 81       | 98       | 0                   | 0       | 1       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|           + U_ipm2l_fifo_ctrl(ipm2l_fifo_ctrl_v1_1_fifo_512x44)                                        | 81       | 98       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|           + U_ipm2l_sdpram(ipm2l_sdpram_v1_10_fifo_512x44)                                             | 0        | 0        | 0                   | 0       | 1       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + u7_reg_management(pgr_reg_management_v1_0)                                                       | 67       | 55       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|       + aligned_sync(ips_baser_sync_v1_0)                                                              | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|       + block_lock_sync(ips_baser_sync_v1_0)                                                           | 1        | 2        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|       + rx_sigdet_sync(ips_baser_sync_v1_0)                                                            | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|   + PHY_10G(Transceiver_10G)                                                                           | 244      | 191      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 1          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + U_GTP_HSSTHP_WRAPPER(ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a)                                 | 76       | 50       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 1          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|       + CHANNEL0_ENABLE.U_LANE0_WRAP(ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5)                  | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0.25       | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|       + HPLL_ENABLE.U_HPLL_WRAP(ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6)                        | 71       | 50       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 1          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|       + U_APB_BRIDGE(ipm2t_hssthp_apb_bridge_v1_0)                                                     | 5        | 0        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + U_IPM2T_HSSTHP_RST(ipm2t_hssthp_rst_v1_8a)                                                       | 167      | 141      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|       + AUTO_MODE.hssthp_rst_rx(ipm2t_hssthp_rst_rx_v1_5b)                                             | 90       | 73       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|         + RXLANE0_ENABLE.rxlane_fsm0(ipm2t_hssthp_rxlane_rst_fsm_v1_5b)                                | 50       | 39       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|         + SYNC_RXLANE[0].cdr_align_deb(ipm2t_hssthp_rst_debounce_v1_0)                                 | 23       | 15       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|         + SYNC_RXLANE[0].cdr_align_sync(ipm2t_hssthp_rst_sync_v1_0)                                    | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|         + SYNC_RXLANE[0].sigdet_deb(ipm2t_hssthp_rst_debounce_v1_0_1)                                  | 17       | 15       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|         + SYNC_RXLANE[0].sigdet_sync(ipm2t_hssthp_rst_sync_v1_0)                                       | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|       + AUTO_MODE.hssthp_rst_tx(ipm2t_hssthp_rst_tx_v1_5)                                              | 27       | 25       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|         + TXLANE0_ENABLE.txlane_rst_fsm0(ipm2t_hssthp_txlane_rst_fsm_v1_5)                             | 27       | 25       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|       + RST_WITH_HPLL.hssthp_rst_hpll(ipm2t_hssthp_rst_hpll_v1_3)                                      | 50       | 43       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|         + hpll0_lock_sync(ipm2t_hssthp_rst_sync_v1_0)                                                  | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|         + hpll_rst_fsm_0(ipm2t_hssthp_hpll_rst_fsm_v1_3)                                               | 29       | 18       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|         + hpll_rstn_sync(ipm2t_hssthp_rst_sync_v1_0)                                                   | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|         + pll0_lock_wtchdg(ipm2t_hssthp_rst_wtchdg_v1_0)                                               | 21       | 21       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|   + RegCONFIG(pgr_reg_union_v1_0)                                                                      | 13       | 3        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|   + Reg_bridge(reg_union_bridge_top)                                                                   | 4        | 3        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|   + pcs_rx_rst_inst(pgr_rst_syn_v1_0)                                                                  | 10       | 12       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|   + pcs_tx_rst_inst(pgr_rst_syn_v1_0)                                                                  | 10       | 12       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|   + pma_hsst_rst_inst(pgr_rst_syn_v1_0)                                                                | 9        | 12       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|   + rst_debounce_inst(pgr_rst_debounce_v1_0)                                                           | 15       | 13       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
| + Pll_50mhz(PLL_IN_50)                                                                                 | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 1        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
| + uart_ctrl_inst(pgr_uart_ctrl_top_32bit)                                                              | 229      | 353      | 8                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|   + u_rstn_sync(rstn_sync_32bit)                                                                       | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|   + u_uart_ctrl(pgr_uart_ctrl_32bit)                                                                   | 139      | 240      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + u_apb_mif(pgr_apb_mif_32bit)                                                                     | 61       | 125      | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + u_cmd_parser(pgr_cmd_parser_32bit)                                                               | 44       | 85       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + u_mdio_mif(pgr_mdio_mif_16bit)                                                                   | 29       | 30       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|   + u_uart_top(pgr_uart_top_32bit)                                                                     | 90       | 111      | 8                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + u_pgr_clk_gen(pgr_clk_gen_32bit)                                                                 | 19       | 18       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + u_pgr_uart_rx(pgr_uart_rx_32bit)                                                                 | 17       | 29       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + u_pgr_uart_tx(pgr_uart_tx_32bit)                                                                 | 15       | 18       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + u_rx_fifo(pgr_fifo_top_32bit)                                                                    | 18       | 23       | 4                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|       + u_prefetch_fifo(pgr_prefetch_fifo)                                                             | 18       | 23       | 4                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|         + ipm_distributed_fifo_v1_2_pgr_prefetch_fifo(ipm_distributed_fifo_v1_2_pgr_prefetch_fifo)     | 13       | 14       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|           + ipm_distributed_sdpram_pgr_prefetch_fifo(ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo)    | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|           + u_ipm_distributed_fifo_ctr(ipm_distributed_fifo_ctr_v1_0)                                  | 13       | 14       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|     + u_tx_fifo(pgr_fifo_top_32bit)                                                                    | 21       | 23       | 4                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|       + u_prefetch_fifo(pgr_prefetch_fifo)                                                             | 21       | 23       | 4                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|         + ipm_distributed_fifo_v1_2_pgr_prefetch_fifo(ipm_distributed_fifo_v1_2_pgr_prefetch_fifo)     | 15       | 14       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|           + ipm_distributed_sdpram_pgr_prefetch_fifo(ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo)    | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
|           + u_ipm_distributed_fifo_ctr(ipm_distributed_fifo_ctr_v1_0)                                  | 15       | 14       | 0                   | 0       | 0       | 0       | 0          | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0            | 0        | 0        | 0          | 0             | 0           | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+---------------------------------------------------------------------------------------+
| Type       | File Name                                                               
+---------------------------------------------------------------------------------------+
| Input      | G:/Current_Pango/TenGigTest/place_route/Main_route.adf                  
| Output     | G:/Current_Pango/TenGigTest/place_route/Main_pnr.adf                    
|            | G:/Current_Pango/TenGigTest/place_route/Main.ror                        
|            | G:/Current_Pango/TenGigTest/place_route/Main_prr_route_optimize.prt     
|            | G:/Current_Pango/TenGigTest/place_route/Main_route_optimize.netlist     
|            | G:/Current_Pango/TenGigTest/place_route/ror.db                          
+---------------------------------------------------------------------------------------+


Flow Command: route_optimize 
Peak memory: 2,150 MB
Total CPU time to route_optimize completion : 0h:0m:9s
Process Total CPU time to route_optimize completion : 0h:0m:9s
Total real time to route_optimize completion : 0h:0m:25s
