#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Aug  3 18:35:22 2024
# Process ID: 1371282
# Current directory: /home/nagafusa/work/spadi/Fakernet/SAMIDARE
# Command line: vivado
# Log file: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/vivado.log
# Journal file: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/vivado.jou
# Running On: e16fpga01, OS: Linux, CPU Frequency: 5681.644 MHz, CPU Physical cores: 32, Host memory: 66513 MB
#-----------------------------------------------------------
start_gui
open_project /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd}
set_property location {3 959 851} [get_bd_cells SAMPA_I2C_wrapper]
update_module_reference top_block_I2C_Controller_v1_0_0_1
regenerate_bd_layout
create_bd_cell -type module -reference I2C_Controller_v1_0 I2C_Controller_v1_0_0
delete_bd_objs [get_bd_cells I2C_Controller_v1_0_0]
save_bd_design
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
delete_bd_objs [get_bd_nets SAMPA_I2C_wrapper/m00_axi_init_axi_txn_1]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_0]
undo
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_0]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_0] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_read]
save_bd_design
regenerate_bd_layout
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
update_module_reference top_block_reg_switch_0_0
startgroup
make_bd_pins_external  [get_bd_pins fakernet/reg_switch_0/start_i2c_read_o] [get_bd_pins fakernet/reg_switch_0/start_i2c_write_all_o] [get_bd_pins fakernet/reg_switch_0/start_i2c_write_o] [get_bd_pins fakernet/reg_switch_0/i2c_addr_o]
endgroup
undo
startgroup
make_bd_pins_external  [get_bd_pins fakernet/reg_switch_0/start_i2c_read_o] [get_bd_pins fakernet/reg_switch_0/start_i2c_write_o] [get_bd_pins fakernet/reg_switch_0/start_i2c_write_all_o] [get_bd_pins fakernet/reg_switch_0/i2c_addr_o]
endgroup
save_bd_design
regenerate_bd_layout -hierarchy [get_bd_cells fakernet]
delete_bd_objs [get_bd_nets fakernet_start_i2c_read_o_0] [get_bd_ports start_i2c_read_o_0]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_o_0] [get_bd_ports start_i2c_write_o_0]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_all_o_0] [get_bd_ports start_i2c_write_all_o_0]
delete_bd_objs [get_bd_nets fakernet_i2c_addr_o_0] [get_bd_ports i2c_addr_o_0]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_0]
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
delete_bd_objs [get_bd_nets SAMPA_I2C_wrapper/start_reg_read_1]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_0] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_write]
connect_bd_net [get_bd_pins fakernet/start_i2c_read_o_0] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_read]
regenerate_bd_layout
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_0]
delete_bd_objs [get_bd_nets fakernet/reg_switch_0_start_i2c_write] [get_bd_pins fakernet/start_i2c_write_0]
set_property name start_i2c_read_o [get_bd_pins fakernet/start_i2c_read_o_0]
set_property name start_i2c_write_o [get_bd_pins fakernet/start_i2c_write_o_0]
set_property name start_i2c_write_all_o [get_bd_pins fakernet/start_i2c_write_all_o_0]
save_bd_design
set_property name i2c_addr_o [get_bd_pins fakernet/i2c_addr_o_0]
regenerate_bd_layout
delete_bd_objs [get_bd_nets SAMPA_I2C_wrapper/start_reg_write_1]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_write]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_all_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_write_all]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_all_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_addr_i]
undo
connect_bd_net [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_addr_i] [get_bd_pins fakernet/i2c_addr_o]
save_bd_design
regenerate_bd_layout
delete_bd_objs [get_bd_pins SAMPA_I2C_wrapper/start_reg_write]
delete_bd_objs [get_bd_pins SAMPA_I2C_wrapper/start_reg_read]
delete_bd_objs [get_bd_pins SAMPA_I2C_wrapper/m00_axi_init_axi_txn]
set_property name start_reg_read [get_bd_pins SAMPA_I2C_wrapper/start_reg_read1]
set_property name start_reg_write [get_bd_pins SAMPA_I2C_wrapper/start_reg_write1]
save_bd_design
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
update_module_reference top_block_reg_switch_0_0
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
delete_bd_objs [get_bd_nets fakernet_start_i2c_read_o_0] [get_bd_nets SAMPA_I2C_wrapper/start_reg_read1_1] [get_bd_pins SAMPA_I2C_wrapper/start_reg_read]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_o] [get_bd_nets SAMPA_I2C_wrapper/start_reg_write1_1] [get_bd_pins SAMPA_I2C_wrapper/start_reg_write]
delete_bd_objs [get_bd_nets SAMPA_I2C_wrapper/start_reg_write_all_1] [get_bd_nets fakernet_start_i2c_write_all_o] [get_bd_pins SAMPA_I2C_wrapper/start_reg_write_all]
connect_bd_net [get_bd_pins fakernet/start_i2c_read_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_read]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_all_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write_all]
regenerate_bd_layout
save_bd_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
update_module_reference top_block_reg_switch_0_0
delete_bd_objs [get_bd_nets fakernet_i2c_addr_o] [get_bd_nets SAMPA_I2C_wrapper/i2c_addr_i_1] [get_bd_pins SAMPA_I2C_wrapper/i2c_addr_i]
delete_bd_objs [get_bd_nets fakernet/reg_switch_0_i2c_addr_o] [get_bd_pins fakernet/i2c_addr_o]
connect_bd_net [get_bd_pins fakernet/reg_switch_0/i2c_waddr_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i]
connect_bd_net [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_raddr_i] [get_bd_pins fakernet/reg_switch_0/i2c_raddr_o]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
regenerate_bd_layout
regenerate_bd_layout
launch_runs impl_1 -jobs 32
wait_on_run impl_1
update_module_reference top_block_I2C_Controller_v1_0_0_1
reset_run synth_1
launch_runs impl_1 -jobs 32
wait_on_run impl_1
regenerate_bd_layout
create_bd_port -dir O HBTRG_N
create_bd_port -dir O HBTRG_P
create_bd_port -dir O BX_SYNX_TRG_N
create_bd_port -dir I BX_SYNC_TRG_P
undo
create_bd_port -dir O BX_SYNC_TRG_P
create_bd_port -dir O -from 3 -to 0 TRG_N
create_bd_port -dir O -from 3 -to 0 TRG_P
create_bd_port -dir O -from 3 -to 0 HRSTB_N
create_bd_port -dir O -from 3 -to 0 HRSTB_P
create_bd_port -dir O -from 3 -to 0 CLKSOIN_N
create_bd_port -dir O -from 3 -to 0 CLKSOIN_P
regenerate_bd_layout
create_bd_port -dir IO -from 7 -to 0 GPION
create_bd_port -dir IO -from 7 -to 0 GPIOP
save_bd_design
update_module_reference top_block_I2C_Controller_v1_0_0_1
reset_run synth_1
launch_runs impl_1 -jobs 32
wait_on_run impl_1
open_run impl_1
update_module_reference top_block_reg_switch_0_0
update_module_reference top_block_reg_switch_0_0
regenerate_bd_layout
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {232.098} \
  CONFIG.CLKOUT1_PHASE_ERROR {191.950} \
  CONFIG.CLKOUT2_JITTER {337.434} \
  CONFIG.CLKOUT2_PHASE_ERROR {191.950} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {10.0} \
  CONFIG.CLKOUT3_JITTER {272.548} \
  CONFIG.CLKOUT3_PHASE_ERROR {191.950} \
  CONFIG.CLKOUT4_JITTER {216.942} \
  CONFIG.CLKOUT4_PHASE_ERROR {191.950} \
  CONFIG.CLKOUT5_JITTER {171.779} \
  CONFIG.CLKOUT5_PHASE_ERROR {191.950} \
  CONFIG.CLKOUT6_JITTER {180.876} \
  CONFIG.CLKOUT6_PHASE_ERROR {191.950} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.0} \
  CONFIG.CLKOUT6_USED {true} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {25.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {25.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {100} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {40} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {20} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {8} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {10} \
  CONFIG.NUM_OUT_CLKS {6} \
] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {175.009} \
  CONFIG.CLKOUT1_PHASE_ERROR {156.430} \
  CONFIG.CLKOUT2_JITTER {270.090} \
  CONFIG.CLKOUT2_PHASE_ERROR {156.430} \
  CONFIG.CLKOUT3_JITTER {198.171} \
  CONFIG.CLKOUT3_PHASE_ERROR {156.430} \
  CONFIG.CLKOUT4_JITTER {165.954} \
  CONFIG.CLKOUT4_PHASE_ERROR {156.430} \
  CONFIG.CLKOUT5_JITTER {141.617} \
  CONFIG.CLKOUT5_PHASE_ERROR {156.430} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {31.250} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {31.250} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {125} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {50} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {25} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {10} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.NUM_OUT_CLKS {5} \
] [get_bd_cells clk_wiz_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_1
endgroup
connect_bd_net [get_bd_ports BASECLK] [get_bd_pins clk_wiz_1/clk_in1]
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_1]
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {250.0} \
  CONFIG.CLKOUT1_DRIVES {Buffer} \
  CONFIG.CLKOUT1_JITTER {128.655} \
  CONFIG.CLKOUT1_PHASE_ERROR {166.174} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {320.000} \
  CONFIG.CLKOUT2_DRIVES {Buffer} \
  CONFIG.CLKOUT3_DRIVES {Buffer} \
  CONFIG.CLKOUT4_DRIVES {Buffer} \
  CONFIG.CLKOUT5_DRIVES {Buffer} \
  CONFIG.CLKOUT6_DRIVES {Buffer} \
  CONFIG.CLKOUT7_DRIVES {Buffer} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {30.000} \
  CONFIG.MMCM_CLKIN1_PERIOD {25.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.750} \
  CONFIG.MMCM_COMPENSATION {AUTO} \
  CONFIG.OPTIMIZE_CLOCKING_STRUCTURE_EN {true} \
  CONFIG.PRIMITIVE {Auto} \
  CONFIG.PRIM_IN_FREQ {40.000} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_RESET {false} \
] [get_bd_cells clk_wiz_1]
endgroup
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_DRIVES {Buffer} \
  CONFIG.CLKOUT1_JITTER {128.655} \
  CONFIG.CLKOUT1_PHASE_ERROR {166.174} \
  CONFIG.CLKOUT2_JITTER {152.933} \
  CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT2_PHASE_ERROR {166.174} \
  CONFIG.CLKOUT2_USED {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {30.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.750} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {1} \
  CONFIG.NUM_OUT_CLKS {1} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
] [get_bd_cells clk_wiz_1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
set_property location {3 743 1363} [get_bd_cells util_ds_buf_0]
set_property CONFIG.C_BUF_TYPE {OBUFDS} [get_bd_cells util_ds_buf_0]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins util_ds_buf_0/OBUF_IN]
set_property location {5 2635 -33} [get_bd_cells util_ds_buf_0]
connect_bd_net [get_bd_ports CLKSOIN_P] [get_bd_pins util_ds_buf_0/OBUF_DS_P]
connect_bd_net [get_bd_ports CLKSOIN_N] [get_bd_pins util_ds_buf_0/OBUF_DS_N]
regenerate_bd_layout
create_bd_port -dir O SAMPA_EN_A
create_bd_port -dir I SAMPA_EN_D
regenerate_bd_layout
undo
undo
create_bd_port -dir O SAMPA_EN_D
set_property location {1985 362} [get_bd_ports SAMPA_EN_D]
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_1]
set_property -dict [list \
  CONFIG.AUTO_PRIMITIVE {MMCM} \
  CONFIG.CLKIN1_JITTER_PS {250.0} \
  CONFIG.CLKOUT1_DRIVES {Buffer} \
  CONFIG.CLKOUT1_JITTER {128.655} \
  CONFIG.CLKOUT1_PHASE_ERROR {166.174} \
  CONFIG.CLKOUT2_DRIVES {Buffer} \
  CONFIG.CLKOUT3_DRIVES {Buffer} \
  CONFIG.CLKOUT4_DRIVES {Buffer} \
  CONFIG.CLKOUT5_DRIVES {Buffer} \
  CONFIG.CLKOUT6_DRIVES {Buffer} \
  CONFIG.CLKOUT7_DRIVES {Buffer} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {30.000} \
  CONFIG.MMCM_CLKIN1_PERIOD {25.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.750} \
  CONFIG.MMCM_COMPENSATION {AUTO} \
  CONFIG.OPTIMIZE_CLOCKING_STRUCTURE_EN {true} \
  CONFIG.PRIMITIVE {Auto} \
  CONFIG.PRIM_IN_FREQ {40.000} \
  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_POWER_DOWN {true} \
  CONFIG.USE_RESET {false} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {false} \
] [get_bd_cells clk_wiz_1]
endgroup
close [ open /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/SAMPA_POWER_ON.v w ]
add_files /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/SAMPA_POWER_ON.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_bd_design
update_compile_order -fileset sources_1
create_peripheral user.org user SAMPA_PON 1.0 -dir /home/nagafusa/work/spadi/Fakernet/ip_repo
add_peripheral_interface M00_AXI -interface_mode master -axi_type lite [ipx::find_open_core user.org:user:SAMPA_PON:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:SAMPA_PON:1.0]
write_peripheral [ipx::find_open_core user.org:user:SAMPA_PON:1.0]
set_property  ip_repo_paths  {/home/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_PON_1_0 /home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0 /home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0 /home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0 /home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0} [current_project]
update_ip_catalog -rebuild
add_files -norecurse {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0.v /home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0_M00_AXI.v}
update_compile_order -fileset sources_1
update_module_reference top_block_reg_switch_0_0
create_bd_cell -type module -reference SAMPA_PON_v1_0 SAMPA_PON_v1_0_0
connect_bd_net [get_bd_ports SAMPA_EN_A] [get_bd_pins SAMPA_PON_v1_0_0/sampa_power_on]
connect_bd_net [get_bd_ports SAMPA_EN_D] [get_bd_pins SAMPA_PON_v1_0_0/sampa_power_on]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/clk_wiz_0/clk_out5 (125 MHz)} Clk_xbar {/clk_wiz_0/clk_out5 (125 MHz)} Master {/SAMPA_PON_v1_0_0/m00_axi} Slave {/reg_bram/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins SAMPA_PON_v1_0_0/m00_axi]
regenerate_bd_layout
regenerate_bd_layout
update_module_reference top_block_SAMPA_PON_v1_0_0_0
update_compile_order -fileset sources_1
create_bd_port -dir O -from 6 -to 0 CLK_CFG
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {5 5119 212} [get_bd_cells xlconstant_0]
set_property -dict [list \
  CONFIG.CONST_VAL {0b0000011} \
  CONFIG.CONST_WIDTH {7} \
] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_ports CLK_CFG] [get_bd_pins xlconstant_0/dout]
startgroup
endgroup
regenerate_bd_layout
reset_run top_block_clk_wiz_0_0_synth_1
reset_run top_block_xbar_1_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 32
wait_on_run impl_1
update_module_reference top_block_SAMPA_PON_v1_0_0_0
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
delete_bd_objs [get_bd_nets CLK_0_1]
connect_bd_net [get_bd_ports BASECLK] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins clk_wiz_1/clk_in1]
connect_bd_net [get_bd_pins SAMPA_PON_v1_0_0/sampa_power_on] [get_bd_pins clk_wiz_1/power_down]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 fakernet/util_vector_logic_0
endgroup
move_bd_cells [get_bd_cells /] [get_bd_cells fakernet/util_vector_logic_0]
set_property -dict [list \
  CONFIG.C_OPERATION {not} \
  CONFIG.C_SIZE {1} \
] [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_nets SAMPA_PON_v1_0_0_sampa_power_on]
connect_bd_net [get_bd_ports SAMPA_EN_A] [get_bd_pins SAMPA_PON_v1_0_0/sampa_power_on]
connect_bd_net [get_bd_ports SAMPA_EN_D] [get_bd_pins SAMPA_PON_v1_0_0/sampa_power_on]
connect_bd_net [get_bd_pins SAMPA_PON_v1_0_0/sampa_power_on] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins clk_wiz_1/power_down]
regenerate_bd_layout
startgroup
set_property CONFIG.PRIM_SOURCE {Global_buffer} [get_bd_cells clk_wiz_1]
endgroup
reset_run top_block_clk_wiz_1_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 32
wait_on_run impl_1
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -jobs 32
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
startgroup
set_property CONFIG.C_SIZE {4} [get_bd_cells util_ds_buf_0]
endgroup
delete_bd_objs [get_bd_nets util_ds_buf_0_OBUF_DS_N]
delete_bd_objs [get_bd_nets util_ds_buf_0_OBUF_DS_P]
delete_bd_objs [get_bd_ports CLKSOIN_P]
delete_bd_objs [get_bd_ports CLKSOIN_N]
undo
undo
undo
redo
redo
redo
create_bd_port -dir O -from 3 -to 0 -type clk CLKSOIN_P
create_bd_port -dir O -from 3 -to 0 -type clk CLKSOIN_N
set_property location {2070 1256} [get_bd_ports CLKSOIN_P]
startgroup
connect_bd_net [get_bd_ports CLKSOIN_P] [get_bd_pins util_ds_buf_0/OBUF_DS_P]
connect_bd_net [get_bd_ports CLKSOIN_N] [get_bd_pins util_ds_buf_0/OBUF_DS_P]
endgroup
delete_bd_objs [get_bd_nets util_ds_buf_0_OBUF_DS_P]
connect_bd_net [get_bd_ports CLKSOIN_P] [get_bd_pins util_ds_buf_0/OBUF_DS_P]
connect_bd_net [get_bd_ports CLKSOIN_N] [get_bd_pins util_ds_buf_0/OBUF_DS_N]
regenerate_bd_layout
reset_run top_block_util_ds_buf_0_1_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 32
wait_on_run impl_1
delete_bd_objs [get_bd_nets RST_1] [get_bd_ports RST]
startgroup
create_bd_port -dir I -type rst PUSH_SW
endgroup
connect_bd_net [get_bd_ports PUSH_SW] [get_bd_pins reset/RST]
reset_run impl_1
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -jobs 32
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_1
endgroup
delete_bd_objs [get_bd_cells util_ds_buf_1]
generate_target all [get_files /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
set_property is_loc_fixed true [get_ports [list  BX_SYNX_TRG_N]]
set_property is_loc_fixed false [get_ports [list  BX_SYNX_TRG_N]]
startgroup
place_ports {CLKSOIN_P[3]} F21
set_property is_loc_fixed true [get_ports [list  {CLKSOIN_P[3]}]]
endgroup
set_property is_loc_fixed true [get_ports [list  {CLKSOIN_P[0]}]]
reset_run synth_1
save_constraints -force
launch_runs impl_1 -jobs 32
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property is_loc_fixed true [get_ports [list  BX_SYNX_TRG_N]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_1
endgroup
set_property location {6 2157 741} [get_bd_cells util_ds_buf_1]
set_property location {6 2175 165} [get_bd_cells util_ds_buf_1]
set_property CONFIG.C_SIZE {4} [get_bd_cells util_ds_buf_1]
set_property location {6 2175 117} [get_bd_cells util_ds_buf_1]
set_property CONFIG.C_BUF_TYPE {OBUFDS} [get_bd_cells util_ds_buf_1]
connect_bd_net [get_bd_ports TRG_P] [get_bd_pins util_ds_buf_1/OBUF_DS_P]
connect_bd_net [get_bd_ports TRG_N] [get_bd_pins util_ds_buf_1/OBUF_DS_N]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_2
endgroup
set_property location {6 2171 12} [get_bd_cells util_ds_buf_2]
set_property -dict [list \
  CONFIG.C_BUF_TYPE {OBUFDS} \
  CONFIG.C_SIZE {4} \
] [get_bd_cells util_ds_buf_2]
connect_bd_net [get_bd_ports HRSTB_P] [get_bd_pins util_ds_buf_2/OBUF_DS_P]
connect_bd_net [get_bd_ports HRSTB_N] [get_bd_pins util_ds_buf_2/OBUF_DS_N]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_3
endgroup
set_property location {5 1738 44} [get_bd_cells util_ds_buf_3]
set_property CONFIG.C_BUF_TYPE {OBUFDS} [get_bd_cells util_ds_buf_3]
connect_bd_net [get_bd_ports HBTRG_P] [get_bd_pins util_ds_buf_3/OBUF_DS_P]
connect_bd_net [get_bd_ports HBTRG_N] [get_bd_pins util_ds_buf_3/OBUF_DS_N]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_4
endgroup
set_property location {5 1859 164} [get_bd_cells util_ds_buf_3]
set_property location {5 1906 49} [get_bd_cells util_ds_buf_4]
set_property CONFIG.C_BUF_TYPE {OBUFDS} [get_bd_cells util_ds_buf_4]
connect_bd_net [get_bd_ports BX_SYNC_TRG_P] [get_bd_pins util_ds_buf_4/OBUF_DS_P]
connect_bd_net [get_bd_ports BX_SYNX_TRG_N] [get_bd_pins util_ds_buf_4/OBUF_DS_N]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {4.5 1649 1476} [get_bd_cells xlconcat_0]
set_property CONFIG.NUM_PORTS {4} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets clk_wiz_1_clk_out1]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins xlconcat_0/In3]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins util_ds_buf_0/OBUF_IN]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (40 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins util_ds_buf_1/OBUF_IN]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (40 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins util_ds_buf_2/OBUF_IN]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (40 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins util_ds_buf_3/OBUF_IN]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (40 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins util_ds_buf_4/OBUF_IN]
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_2
endgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_2]
set_property -dict [list \
  CONFIG.AUTO_PRIMITIVE {PLL} \
  CONFIG.CLKOUT1_DRIVES {Buffer} \
  CONFIG.CLKOUT1_JITTER {174.629} \
  CONFIG.CLKOUT1_PHASE_ERROR {114.212} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40.000} \
  CONFIG.CLKOUT2_DRIVES {Buffer} \
  CONFIG.CLKOUT3_DRIVES {Buffer} \
  CONFIG.CLKOUT4_DRIVES {Buffer} \
  CONFIG.CLKOUT5_DRIVES {Buffer} \
  CONFIG.CLKOUT6_DRIVES {Buffer} \
  CONFIG.CLKOUT7_DRIVES {Buffer} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {8} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {20} \
  CONFIG.MMCM_COMPENSATION {AUTO} \
  CONFIG.OPTIMIZE_CLOCKING_STRUCTURE_EN {true} \
  CONFIG.PRIMITIVE {Auto} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_POWER_DOWN {true} \
  CONFIG.USE_RESET {false} \
] [get_bd_cells clk_wiz_2]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port} Manual_Source {Auto}}  [get_bd_pins clk_wiz_2/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (40 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins util_ds_buf_1/OBUF_IN]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (40 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins util_ds_buf_2/OBUF_IN]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (40 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins util_ds_buf_3/OBUF_IN]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (40 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins util_ds_buf_4/OBUF_IN]
endgroup
undo
connect_bd_net [get_bd_pins clk_wiz_2/clk_in1] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins util_ds_buf_4/OBUF_IN]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins util_ds_buf_3/OBUF_IN]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins util_ds_buf_1/OBUF_IN]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins util_ds_buf_2/OBUF_IN]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {4.5 1218 1200} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins clk_wiz_2/power_down]
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -jobs 32
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {144.719} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {8} \
] [get_bd_cells clk_wiz_2]
endgroup
save_bd_design
launch_runs impl_1 -jobs 32
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_2]
endgroup
save_bd_design
launch_runs impl_1 -jobs 32
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
set_property is_loc_fixed true [get_ports [list  {HRSTB_P[2]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property CONFIG.NUM_PORTS {4} [get_bd_cells xlconcat_1]
delete_bd_objs [get_bd_nets clk_wiz_2_clk_out1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_2
endgroup
set_property CONFIG.NUM_PORTS {4} [get_bd_cells xlconcat_2]
connect_bd_net [get_bd_pins xlconcat_2/dout] [get_bd_pins util_ds_buf_2/OBUF_IN]
connect_bd_net [get_bd_pins xlconcat_1/dout] [get_bd_pins util_ds_buf_1/OBUF_IN]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins util_ds_buf_3/OBUF_IN]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins util_ds_buf_4/OBUF_IN]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins xlconcat_1/In3]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins xlconcat_1/In2]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins xlconcat_1/In1]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins xlconcat_1/In0]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins xlconcat_2/In3]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins xlconcat_2/In2]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins xlconcat_2/In1]
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins xlconcat_2/In0]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
set_property is_loc_fixed true [get_ports [list  {TRG_P[2]}]]
set_property is_loc_fixed true [get_ports [list  {TRG_P[1]}]]
set_property is_loc_fixed true [get_ports [list  {HRSTB_P[3]}]]
set_property is_loc_fixed true [get_ports [list  {HRSTB_P[1]}]]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
current_hw_device [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
regenerate_bd_layout -hierarchy [get_bd_cells fakernet]
open_bd_design {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
update_module_reference top_block_reg_switch_0_0
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
connect_bd_net [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_done] [get_bd_pins fakernet/reg_switch_0/i2c_rdata_i]
delete_bd_objs [get_bd_nets fakernet/i2c_rdata_i_1]
delete_bd_objs [get_bd_nets SAMPA_I2C_wrapper_i2c_done]
delete_bd_objs [get_bd_pins fakernet/i2c_rdata_i]
connect_bd_net [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_rdata_o] [get_bd_pins fakernet/reg_switch_0/i2c_rdata_i]
connect_bd_net [get_bd_pins fakernet/reg_switch_0/i2c_done] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_done]
save_bd_design
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/state_sw__0[0]} {top_block_i/fakernet/reg_switch_0/inst/state_sw__0[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list top_block_i/fakernet/reg_switch_0/axi_aresetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_o ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {top_block_i/fakernet/reg_switch_0/inst/state_sw__0} {top_block_i/fakernet/reg_switch_0/regacc_addr_i} {top_block_i/fakernet/reg_switch_0/regacc_addr_o} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o} {top_block_i/fakernet/reg_switch_0/regacc_done_i} {top_block_i/fakernet/reg_switch_0/regacc_done_o} {top_block_i/fakernet/reg_switch_0/regacc_read_i} {top_block_i/fakernet/reg_switch_0/regacc_read_o} {top_block_i/fakernet/reg_switch_0/regacc_write_i} {u_ila_0_axi_aresetn} {u_ila_0_regacc_addr_o} {u_ila_0_regacc_write_o} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes top_block_i/fakernet/reg_switch_0/regacc_write_i -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes top_block_i/reset/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
commit_hw_vio [get_hw_probes {top_block_i/reset/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes top_block_i/reset/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
commit_hw_vio [get_hw_probes {top_block_i/reset/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes top_block_i/reset/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
commit_hw_vio [get_hw_probes {top_block_i/reset/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes top_block_i/reset/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
commit_hw_vio [get_hw_probes {top_block_i/reset/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property OUTPUT_VALUE 1 [get_hw_probes top_block_i/reset/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
commit_hw_vio [get_hw_probes {top_block_i/reset/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes top_block_i/reset/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
commit_hw_vio [get_hw_probes {top_block_i/reset/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes top_block_i/fakernet/reg_switch_0/regacc_done_i -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes top_block_i/fakernet/reg_switch_0/regacc_write_i -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes top_block_i/fakernet/reg_switch_0/regacc_done_i -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes top_block_i/fakernet/reg_switch_0/regacc_write_i -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes top_block_i/fakernet/reg_switch_0/regacc_write_i -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes top_block_i/fakernet/reg_switch_0/regacc_read_i -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
update_module_reference top_block_reg_switch_0_0
set_property OUTPUT_VALUE 1 [get_hw_probes top_block_i/reset/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
commit_hw_vio [get_hw_probes {top_block_i/reset/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/state_sw__0[0]} {top_block_i/fakernet/reg_switch_0/inst/state_sw__0[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list top_block_i/fakernet/reg_switch_0/axi_aresetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_o ]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list top_block_i/fakernet/reg_switch_0/axi_aresetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_o ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
set_property OUTPUT_VALUE 0 [get_hw_probes top_block_i/reset/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
commit_hw_vio [get_hw_probes {top_block_i/reset/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes top_block_i/reset/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
commit_hw_vio [get_hw_probes {top_block_i/reset/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes top_block_i/reset/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
commit_hw_vio [get_hw_probes {top_block_i/reset/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
update_module_reference top_block_reg_switch_0_0
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
set_property port_width 25 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list top_block_i/fakernet/reg_switch_0/axi_aresetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_o ]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/m00_axi_rdata[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list top_block_i/fakernet/reg_switch_0/axi_aresetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/txn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/reads_done_reg ]]
update_module_reference top_block_u_led_inst_0_0
connect_bd_net [get_bd_pins led_module/u_led_inst_0/power_on] [get_bd_pins SAMPA_PON_v1_0_0/sampa_power_on]
regenerate_bd_layout
save_constraints -force
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
startgroup
route_design -physical_nets
reset_run synth_1
update_module_reference top_block_reg_switch_0_0
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
reset_run synth_1
update_module_reference top_block_reg_switch_0_0
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {LED_OBUF} {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg} {top_block_i/SAMPA_PON_v1_0_0/inst/txn} {u_ila_0_m00_axi_rdata} {u_ila_0_m00_axi_rdata} {u_ila_0_reads_done_reg} {u_ila_0_regacc_done_o} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes top_block_i/reset/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
commit_hw_vio [get_hw_probes {top_block_i/reset/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes top_block_i/reset/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
commit_hw_vio [get_hw_probes {top_block_i/reset/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes top_block_i/fakernet/reg_switch_0/regacc_read_i -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes top_block_i/fakernet/reg_switch_0/regacc_write_i -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes top_block_i/fakernet/reg_switch_0/regacc_write_i -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes top_block_i/fakernet/reg_switch_0/regacc_read_i -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
update_module_reference top_block_reg_switch_0_0
update_module_reference top_block_reg_switch_0_0
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
close_design
close_design
open_run synth_1 -name synth_1
reset_run synth_1
update_module_reference top_block_reg_switch_0_0
launch_runs synth_1 -jobs 32
wait_on_run synth_1
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
reset_run synth_1
update_module_reference top_block_reg_switch_0_0
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
reset_run synth_1
update_module_reference top_block_reg_switch_0_0
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
reset_run synth_1
update_module_reference top_block_reg_switch_0_0
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
set_property port_width 28 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/m00_axi_rdata[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[0]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[1]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[2]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[3]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[4]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[5]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[6]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[7]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[8]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[9]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[10]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[11]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[12]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[13]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[14]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[15]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[16]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[17]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[18]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[19]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[20]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[21]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[22]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[23]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[24]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[25]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[26]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[27]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[28]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[29]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[30]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[0]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[1]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[2]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[3]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[4]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[5]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[6]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[7]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[8]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[9]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[10]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[11]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[12]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[13]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[14]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[15]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[16]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[17]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[18]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[19]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[20]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[21]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[22]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[23]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[24]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[25]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[26]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[27]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[28]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[29]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[30]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/state_sw[0]} {top_block_i/fakernet/reg_switch_0/inst/state_sw[1]} {top_block_i/fakernet/reg_switch_0/inst/state_sw[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list top_block_i/fakernet/reg_switch_0/axi_aresetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/reads_done_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/txn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list top_block_i/fakernet/reg_switch_0/inst/i2c_addr ]]
update_module_reference top_block_SAMPA_PON_v1_0_0_0
update_module_reference top_block_I2C_Controller_v1_0_0_1
save_constraints -force
reset_run synth_1
update_module_reference top_block_I2C_Controller_v1_0_0_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
reset_run top_block_I2C_Controller_v1_0_0_1_synth_1
reset_run synth_1
update_module_reference top_block_I2C_Controller_v1_0_0_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
reset_run top_block_I2C_Controller_v1_0_0_1_synth_1
reset_run synth_1
update_module_reference top_block_I2C_Controller_v1_0_0_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
connect_debug_port u_ila_1/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/state_sw[0]} {top_block_i/fakernet/reg_switch_0/inst/state_sw[1]} {top_block_i/fakernet/reg_switch_0/inst/state_sw[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[0]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[1]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[2]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[3]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[4]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[5]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[6]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[7]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[8]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[9]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[10]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[11]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[12]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[13]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[14]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[15]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[16]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[17]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[18]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[19]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[20]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[21]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[22]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[23]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[24]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[25]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[26]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[27]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[28]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[29]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[30]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[0]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[1]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[2]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[3]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[4]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[5]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[6]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[7]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[8]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[9]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[10]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[11]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[12]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[13]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[14]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[15]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[16]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[17]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[18]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[19]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[20]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[21]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[22]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[23]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[24]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[25]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[26]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[27]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[28]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[29]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[30]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/m00_axi_rdata[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list top_block_i/fakernet/reg_switch_0/axi_aresetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list top_block_i/fakernet/reg_switch_0/inst/i2c_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/reads_done_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/txn ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[0]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[1]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[2]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[3]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[4]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[5]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[6]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[7]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[8]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[9]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[10]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[11]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[12]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[13]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[14]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[15]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[16]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[17]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[18]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[19]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[20]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[21]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[22]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[23]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[24]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[25]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[26]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[27]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[28]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[29]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[30]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[31]} ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {top_block_i/fakernet/reg_switch_0/inst/i2c_addr} {u_ila_0_i2c_waddr_o} {u_ila_0_regacc_data_rd_i} {u_ila_0_regacc_done_i} {u_ila_0_sampa_rdata} {u_ila_0_state_sw} }
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes top_block_i/fakernet/reg_switch_0/regacc_write_i -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b0 [get_hw_probes top_block_i/fakernet/reg_switch_0/regacc_read_i -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes top_block_i/SAMPA_PON_v1_0_0/inst/txn -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes top_block_i/fakernet/reg_switch_0/regacc_write_i -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
update_module_reference top_block_I2C_Controller_v1_0_0_1
update_module_reference top_block_SAMPA_PON_v1_0_0_0
update_module_reference top_block_reg_switch_0_0
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
close_design
reset_run synth_1
update_module_reference top_block_reg_switch_0_0
launch_runs synth_1 -jobs 32
wait_on_run synth_1
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes top_block_i/SAMPA_PON_v1_0_0/inst/txn -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes top_block_i/fakernet/reg_switch_0/regacc_write_i -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
connect_debug_port u_ila_1/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[0]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[1]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[2]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[3]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[4]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[5]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[6]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[7]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[8]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[9]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[10]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[11]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[12]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[13]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[14]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[15]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[16]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[17]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[18]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[19]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[20]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[21]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[22]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[23]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[24]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[25]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[26]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[27]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[28]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[29]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[30]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[0]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[1]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[2]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[3]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[4]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[5]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[6]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[7]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[8]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[9]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[10]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[11]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[12]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[13]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[14]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[15]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[16]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[17]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[18]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[19]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[20]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[21]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[22]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[23]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[24]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[25]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[26]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[27]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[28]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[29]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[30]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/state_sw[0]} {top_block_i/fakernet/reg_switch_0/inst/state_sw[1]} {top_block_i/fakernet/reg_switch_0/inst/state_sw[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/m00_axi_rdata[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list top_block_i/fakernet/reg_switch_0/axi_aresetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list top_block_i/fakernet/reg_switch_0/inst/i2c_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/reads_done_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/txn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_bready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_bvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_txn_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/sampa_power_on ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[0]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[1]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[2]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[3]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[4]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[5]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[6]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[7]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[8]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[9]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[10]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[11]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[12]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[13]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[14]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[15]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[16]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[17]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[18]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[19]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[20]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[21]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[22]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[23]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[24]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[25]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[26]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[27]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[28]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[29]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[30]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[31]} ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
close_design
open_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes top_block_i/reset/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
commit_hw_vio [get_hw_probes {top_block_i/reset/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes top_block_i/reset/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
commit_hw_vio [get_hw_probes {top_block_i/reset/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
set_property CONTROL.TRIGGER_CONDITION OR [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes top_block_i/SAMPA_PON_v1_0_0/inst/txn -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {u_ila_1_i2c_rdata_i} {u_ila_1_i2c_rdata_i[0]_1} {u_ila_1_i2c_rdata_i[0]_2} {u_ila_1_i2c_rdata_i[0]_3} {u_ila_1_i2c_rdata_i[0]_4} {u_ila_1_i2c_rdata_i[0]_5} {u_ila_1_i2c_rdata_i[0]_6} {u_ila_1_i2c_rdata_i[0]_7} {u_ila_1_i2c_rdata_i[0]_8} {u_ila_1_i2c_rdata_i[0]_9} {u_ila_1_i2c_rdata_i[0]_10} {u_ila_1_i2c_rdata_i[0]_11} {u_ila_1_i2c_rdata_i[0]_12} {u_ila_1_i2c_rdata_i[0]_13} {u_ila_1_i2c_rdata_i[0]_14} {u_ila_1_i2c_rdata_i[0]_15} {u_ila_1_i2c_rdata_i[0]_16} {u_ila_1_i2c_rdata_i[0]_17} {u_ila_1_i2c_rdata_i[0]_18} {u_ila_1_i2c_rdata_i[0]_19} {u_ila_1_i2c_rdata_i[0]_20} {u_ila_1_i2c_rdata_i[0]_21} {u_ila_1_i2c_rdata_i[0]_22} {u_ila_1_i2c_rdata_i[0]_23} {u_ila_1_i2c_rdata_i[0]_24} {u_ila_1_i2c_rdata_i[0]_25} {u_ila_1_i2c_rdata_i[0]_26} {u_ila_1_i2c_rdata_i[0]_27} {u_ila_1_i2c_rdata_i[0]_28} {u_ila_1_i2c_rdata_i[0]_29} {u_ila_1_i2c_rdata_i[0]_30} {u_ila_1_i2c_rdata_i[0]_31} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {top_block_i/SAMPA_PON_v1_0_0/m00_axi_arready} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_bready} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_bvalid} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rready} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rvalid} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
open_run synth_1 -name synth_1
reset_run synth_1
update_module_reference top_block_SAMPA_PON_v1_0_0_0
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
connect_debug_port u_ila_1/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 28 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/M_AXI_RDATA[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[0]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[1]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[2]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[3]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[4]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[5]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[6]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[7]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[8]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[9]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[10]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[11]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[12]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[13]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[14]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[15]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[16]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[17]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[18]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[19]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[20]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[21]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[22]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[23]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[24]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[25]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[26]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[27]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[28]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[29]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[30]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[0]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[1]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[2]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[3]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[4]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[5]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[6]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[7]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[8]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[9]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[10]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[11]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[12]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[13]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[14]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[15]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[16]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[17]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[18]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[19]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[20]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[21]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[22]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[23]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[24]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[25]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[26]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[27]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[28]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[29]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[30]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/state_sw[0]} {top_block_i/fakernet/reg_switch_0/inst/state_sw[1]} {top_block_i/fakernet/reg_switch_0/inst/state_sw[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list top_block_i/fakernet/reg_switch_0/axi_aresetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list top_block_i/fakernet/reg_switch_0/inst/i2c_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_bready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_bvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_txn_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/txn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/PON ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[0]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[1]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[2]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[3]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[4]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[5]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[6]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[7]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[8]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[9]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[10]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[11]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[12]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[13]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[14]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[15]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[16]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[17]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[18]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[19]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[20]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[21]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[22]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[23]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[24]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[25]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[26]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[27]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[28]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[29]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[30]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[31]} ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr} {top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on} {u_ila_0_m00_axi_txn_done} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
update_module_reference top_block_SAMPA_PON_v1_0_0_0
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
update_module_reference {top_block_LED_REG_READ_SEPARAT_0_0 top_block_LED_REG_READ_SEPARAT_1_0}
update_module_reference top_block_SAMPA_PON_v1_0_0_0
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
reset_run top_block_SAMPA_PON_v1_0_0_0_synth_1
reset_run synth_1
update_module_reference top_block_SAMPA_PON_v1_0_0_0
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
connect_debug_port u_ila_1/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 28 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/M_AXI_RDATA[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[0]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[1]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[2]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[3]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[4]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[5]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[6]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[7]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[8]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[9]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[10]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[11]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[12]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[13]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[14]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[15]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[16]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[17]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[18]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[19]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[20]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[21]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[22]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[23]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[24]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[25]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[26]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[27]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[28]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[29]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[30]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[0]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[1]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[2]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[3]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[4]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[5]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[6]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[7]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[8]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[9]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[10]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[11]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[12]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[13]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[14]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[15]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[16]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[17]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[18]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[19]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[20]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[21]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[22]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[23]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[24]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[25]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[26]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[27]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[28]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[29]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[30]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/state_sw[0]} {top_block_i/fakernet/reg_switch_0/inst/state_sw[1]} {top_block_i/fakernet/reg_switch_0/inst/state_sw[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[0]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[1]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[2]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[3]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[4]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[5]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[6]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[7]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[8]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[9]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[10]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[11]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[12]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[13]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[14]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[15]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[16]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[17]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[18]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[19]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[20]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[21]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[22]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[23]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[24]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[25]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[26]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[27]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[28]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[29]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[30]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list top_block_i/fakernet/reg_switch_0/axi_aresetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list top_block_i/fakernet/reg_switch_0/inst/i2c_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_bready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_bvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_txn_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/PON ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/txn ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[0]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[1]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[2]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[3]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[4]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[5]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[6]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[7]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[8]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[9]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[10]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[11]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[12]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[13]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[14]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[15]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[16]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[17]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[18]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[19]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[20]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[21]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[22]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[23]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[24]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[25]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[26]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[27]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[28]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[29]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[30]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[31]} ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_axi_araddr} {u_ila_0_m00_axi_rdata} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes top_block_i/reset/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
commit_hw_vio [get_hw_probes {top_block_i/reset/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes top_block_i/reset/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
commit_hw_vio [get_hw_probes {top_block_i/reset/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
startgroup
set_property CONFIG.C_M00_AXI_TARGET_SLAVE_BASE_ADDR {0xC0000000} [get_bd_cells SAMPA_PON_v1_0_0]
endgroup
save_bd_design
reset_run synth_1
reset_run top_block_SAMPA_PON_v1_0_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes top_block_i/SAMPA_PON_v1_0_0/inst/txn -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
startgroup
set_property -dict [list \
  CONFIG.C_M00_AXI_TARGET_SLAVE_BASE_ADDR {0xC0000000} \
  CONFIG.C_M01_AXI_TARGET_SLAVE_BASE_ADDR {0xC0000000} \
] [get_bd_cells SAMPA_I2C_wrapper/I2C_Controller_v1_0_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.C_M00_AXI_TARGET_SLAVE_BASE_ADDR {0x40000000} \
  CONFIG.C_M01_AXI_TARGET_SLAVE_BASE_ADDR {0x40000000} \
] [get_bd_cells SAMPA_I2C_wrapper/I2C_Controller_v1_0_0]
endgroup
startgroup
endgroup
set_property offset 0x40800000 [get_bd_addr_segs {SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi/SEG_axi_bram_ctrl_1_Mem0}]
set_property offset 0xC0000000 [get_bd_addr_segs {SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi/SEG_axi_bram_ctrl_1_Mem0}]
startgroup
set_property CONFIG.C_M00_AXI_TARGET_SLAVE_BASE_ADDR {0xC0000000} [get_bd_cells SAMPA_I2C_wrapper/I2C_Controller_v1_0_0]
endgroup
reset_run top_block_I2C_Controller_v1_0_0_1_synth_1
save_bd_design
reset_run synth_1
update_module_reference top_block_reg_switch_0_0
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
reset_run synth_1
update_module_reference top_block_I2C_Controller_v1_0_0_1
