library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity sqrt is
port(	reloj, ninicio: in std_logic;
		a,b: in unsigned(8 downto 0);
		fin: out std_logic;
		salida: out unsigned(8 downto 0)
);
end sqrt;

architecture a of sqrt is
signal elfin: std_logic;
begin
	fin <= elfin;
	process(reloj, ninicio)
	variable x,y,resultado: unsigned(8 downto 0);
	--variable datobcd: std_logic_vector(11 downto 0);
	--variable i: integer range 0 to 7;