Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Apr 22 18:48:42 2023
| Host         : BrooksRig running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file APUF_CTRL_timing_summary_routed.rpt -pb APUF_CTRL_timing_summary_routed.pb -rpx APUF_CTRL_timing_summary_routed.rpx
| Design       : APUF_CTRL
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1           
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: challenge_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: challenge_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: challenge_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: challenge_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: challenge_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: challenge_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: challenge_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: challenge_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: challenge_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: challenge_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: challenge_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: challenge_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: challenge_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: challenge_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: challenge_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: challenge_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: signal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.422        0.000                      0                  241        0.163        0.000                      0                  241       41.166        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.422        0.000                      0                  241        0.163        0.000                      0                  241       41.166        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.422ns  (required time - arrival time)
  Source:                 URX/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            URX/r_Rx_Byte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 1.135ns (25.679%)  route 3.285ns (74.321%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.183 - 83.333 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     5.152    URX/i_Clock
    SLICE_X2Y35          FDRE                                         r  URX/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  URX/r_SM_Main_reg[1]/Q
                         net (fo=32, routed)          1.157     6.827    URX/r_SM_Main_reg_n_0_[1]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.117     6.944 r  URX/r_Bit_Index[2]_i_4/O
                         net (fo=1, routed)           0.811     7.755    URX/r_Bit_Index[2]_i_4_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.348     8.103 r  URX/r_Bit_Index[2]_i_2/O
                         net (fo=10, routed)          0.839     8.942    URX/r_Bit_Index[2]_i_2_n_0
    SLICE_X5Y33          LUT4 (Prop_lut4_I2_O)        0.152     9.094 r  URX/r_Rx_Byte[4]_i_1/O
                         net (fo=1, routed)           0.478     9.572    URX/r_Rx_Byte[4]_i_1_n_0
    SLICE_X5Y32          FDRE                                         r  URX/r_Rx_Byte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.590    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.681 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.502    88.183    URX/i_Clock
    SLICE_X5Y32          FDRE                                         r  URX/r_Rx_Byte_reg[4]/C
                         clock pessimism              0.259    88.442    
                         clock uncertainty           -0.035    88.407    
    SLICE_X5Y32          FDRE (Setup_fdre_C_CE)      -0.413    87.994    URX/r_Rx_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         87.994    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                 78.422    

Slack (MET) :             78.457ns  (required time - arrival time)
  Source:                 URX/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            URX/r_Rx_Byte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.135ns (25.659%)  route 3.288ns (74.341%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     5.152    URX/i_Clock
    SLICE_X2Y35          FDRE                                         r  URX/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  URX/r_SM_Main_reg[1]/Q
                         net (fo=32, routed)          1.157     6.827    URX/r_SM_Main_reg_n_0_[1]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.117     6.944 r  URX/r_Bit_Index[2]_i_4/O
                         net (fo=1, routed)           0.811     7.755    URX/r_Bit_Index[2]_i_4_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.348     8.103 r  URX/r_Bit_Index[2]_i_2/O
                         net (fo=10, routed)          0.837     8.940    URX/r_Bit_Index[2]_i_2_n_0
    SLICE_X5Y33          LUT4 (Prop_lut4_I2_O)        0.152     9.092 r  URX/r_Rx_Byte[1]_i_1/O
                         net (fo=1, routed)           0.483     9.575    URX/r_Rx_Byte[1]_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  URX/r_Rx_Byte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.590    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.681 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.499    88.180    URX/i_Clock
    SLICE_X6Y30          FDRE                                         r  URX/r_Rx_Byte_reg[1]/C
                         clock pessimism              0.259    88.439    
                         clock uncertainty           -0.035    88.404    
    SLICE_X6Y30          FDRE (Setup_fdre_C_CE)      -0.371    88.033    URX/r_Rx_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         88.033    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                 78.457    

Slack (MET) :             78.650ns  (required time - arrival time)
  Source:                 URX/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            URX/r_Rx_Byte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 1.107ns (25.179%)  route 3.290ns (74.821%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     5.152    URX/i_Clock
    SLICE_X2Y35          FDRE                                         r  URX/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  URX/r_SM_Main_reg[1]/Q
                         net (fo=32, routed)          1.157     6.827    URX/r_SM_Main_reg_n_0_[1]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.117     6.944 r  URX/r_Bit_Index[2]_i_4/O
                         net (fo=1, routed)           0.811     7.755    URX/r_Bit_Index[2]_i_4_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.348     8.103 r  URX/r_Bit_Index[2]_i_2/O
                         net (fo=10, routed)          0.839     8.942    URX/r_Bit_Index[2]_i_2_n_0
    SLICE_X5Y33          LUT4 (Prop_lut4_I2_O)        0.124     9.066 r  URX/r_Rx_Byte[2]_i_1/O
                         net (fo=1, routed)           0.482     9.549    URX/r_Rx_Byte[2]_i_1_n_0
    SLICE_X7Y30          FDRE                                         r  URX/r_Rx_Byte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.590    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.681 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.499    88.180    URX/i_Clock
    SLICE_X7Y30          FDRE                                         r  URX/r_Rx_Byte_reg[2]/C
                         clock pessimism              0.259    88.439    
                         clock uncertainty           -0.035    88.404    
    SLICE_X7Y30          FDRE (Setup_fdre_C_CE)      -0.205    88.199    URX/r_Rx_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         88.199    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                 78.650    

Slack (MET) :             78.668ns  (required time - arrival time)
  Source:                 URX/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            URX/r_Rx_Byte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.107ns (25.255%)  route 3.276ns (74.745%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.185 - 83.333 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     5.152    URX/i_Clock
    SLICE_X2Y35          FDRE                                         r  URX/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  URX/r_SM_Main_reg[1]/Q
                         net (fo=32, routed)          1.157     6.827    URX/r_SM_Main_reg_n_0_[1]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.117     6.944 r  URX/r_Bit_Index[2]_i_4/O
                         net (fo=1, routed)           0.811     7.755    URX/r_Bit_Index[2]_i_4_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.348     8.103 r  URX/r_Bit_Index[2]_i_2/O
                         net (fo=10, routed)          0.837     8.940    URX/r_Bit_Index[2]_i_2_n_0
    SLICE_X5Y33          LUT4 (Prop_lut4_I2_O)        0.124     9.064 r  URX/r_Rx_Byte[0]_i_1/O
                         net (fo=1, routed)           0.471     9.535    URX/r_Rx_Byte[0]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  URX/r_Rx_Byte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.590    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.681 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    88.185    URX/i_Clock
    SLICE_X5Y34          FDRE                                         r  URX/r_Rx_Byte_reg[0]/C
                         clock pessimism              0.259    88.444    
                         clock uncertainty           -0.035    88.409    
    SLICE_X5Y34          FDRE (Setup_fdre_C_CE)      -0.205    88.204    URX/r_Rx_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         88.204    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                 78.668    

Slack (MET) :             78.759ns  (required time - arrival time)
  Source:                 URX/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            URX/r_Rx_Byte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.136ns (27.785%)  route 2.953ns (72.215%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 88.184 - 83.333 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     5.152    URX/i_Clock
    SLICE_X2Y35          FDRE                                         r  URX/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  URX/r_SM_Main_reg[1]/Q
                         net (fo=32, routed)          1.157     6.827    URX/r_SM_Main_reg_n_0_[1]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.117     6.944 r  URX/r_Bit_Index[2]_i_4/O
                         net (fo=1, routed)           0.811     7.755    URX/r_Bit_Index[2]_i_4_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.348     8.103 r  URX/r_Bit_Index[2]_i_2/O
                         net (fo=10, routed)          0.602     8.705    URX/r_Bit_Index[2]_i_2_n_0
    SLICE_X5Y33          LUT4 (Prop_lut4_I2_O)        0.153     8.858 r  URX/r_Rx_Byte[6]_i_1/O
                         net (fo=1, routed)           0.382     9.241    URX/r_Rx_Byte[6]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  URX/r_Rx_Byte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.590    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.681 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.503    88.184    URX/i_Clock
    SLICE_X5Y33          FDRE                                         r  URX/r_Rx_Byte_reg[6]/C
                         clock pessimism              0.259    88.443    
                         clock uncertainty           -0.035    88.408    
    SLICE_X5Y33          FDRE (Setup_fdre_C_CE)      -0.408    88.000    URX/r_Rx_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                         88.000    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                 78.759    

Slack (MET) :             78.930ns  (required time - arrival time)
  Source:                 URX/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            URX/r_Rx_Byte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.107ns (26.632%)  route 3.050ns (73.368%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 88.184 - 83.333 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     5.152    URX/i_Clock
    SLICE_X2Y35          FDRE                                         r  URX/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  URX/r_SM_Main_reg[1]/Q
                         net (fo=32, routed)          1.157     6.827    URX/r_SM_Main_reg_n_0_[1]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.117     6.944 r  URX/r_Bit_Index[2]_i_4/O
                         net (fo=1, routed)           0.811     7.755    URX/r_Bit_Index[2]_i_4_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.348     8.103 r  URX/r_Bit_Index[2]_i_2/O
                         net (fo=10, routed)          0.602     8.705    URX/r_Bit_Index[2]_i_2_n_0
    SLICE_X5Y33          LUT4 (Prop_lut4_I2_O)        0.124     8.829 r  URX/r_Rx_Byte[3]_i_1/O
                         net (fo=1, routed)           0.479     9.309    URX/r_Rx_Byte[3]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  URX/r_Rx_Byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.590    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.681 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.503    88.184    URX/i_Clock
    SLICE_X6Y33          FDRE                                         r  URX/r_Rx_Byte_reg[3]/C
                         clock pessimism              0.259    88.443    
                         clock uncertainty           -0.035    88.408    
    SLICE_X6Y33          FDRE (Setup_fdre_C_CE)      -0.169    88.239    URX/r_Rx_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         88.239    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                 78.930    

Slack (MET) :             78.975ns  (required time - arrival time)
  Source:                 prev_rx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rsp_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.766ns (19.805%)  route 3.102ns (80.195%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.146    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  prev_rx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  prev_rx_valid_reg/Q
                         net (fo=3, routed)           0.971     6.635    prev_rx_valid
    SLICE_X4Y31          LUT4 (Prop_lut4_I3_O)        0.124     6.759 r  challenge[15]_i_2/O
                         net (fo=19, routed)          1.593     8.352    challenge
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.124     8.476 r  rsp_counter[7]_i_1/O
                         net (fo=8, routed)           0.537     9.014    rsp_counter[7]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  rsp_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.590    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.681 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.499    88.180    clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  rsp_counter_reg[0]/C
                         clock pessimism              0.273    88.453    
                         clock uncertainty           -0.035    88.418    
    SLICE_X0Y28          FDRE (Setup_fdre_C_R)       -0.429    87.989    rsp_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         87.989    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                 78.975    

Slack (MET) :             78.975ns  (required time - arrival time)
  Source:                 prev_rx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rsp_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.766ns (19.805%)  route 3.102ns (80.195%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.146    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  prev_rx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  prev_rx_valid_reg/Q
                         net (fo=3, routed)           0.971     6.635    prev_rx_valid
    SLICE_X4Y31          LUT4 (Prop_lut4_I3_O)        0.124     6.759 r  challenge[15]_i_2/O
                         net (fo=19, routed)          1.593     8.352    challenge
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.124     8.476 r  rsp_counter[7]_i_1/O
                         net (fo=8, routed)           0.537     9.014    rsp_counter[7]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  rsp_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.590    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.681 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.499    88.180    clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  rsp_counter_reg[2]/C
                         clock pessimism              0.273    88.453    
                         clock uncertainty           -0.035    88.418    
    SLICE_X0Y28          FDRE (Setup_fdre_C_R)       -0.429    87.989    rsp_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         87.989    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                 78.975    

Slack (MET) :             78.975ns  (required time - arrival time)
  Source:                 prev_rx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rsp_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.766ns (19.805%)  route 3.102ns (80.195%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.146    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  prev_rx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  prev_rx_valid_reg/Q
                         net (fo=3, routed)           0.971     6.635    prev_rx_valid
    SLICE_X4Y31          LUT4 (Prop_lut4_I3_O)        0.124     6.759 r  challenge[15]_i_2/O
                         net (fo=19, routed)          1.593     8.352    challenge
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.124     8.476 r  rsp_counter[7]_i_1/O
                         net (fo=8, routed)           0.537     9.014    rsp_counter[7]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  rsp_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.590    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.681 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.499    88.180    clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  rsp_counter_reg[6]/C
                         clock pessimism              0.273    88.453    
                         clock uncertainty           -0.035    88.418    
    SLICE_X0Y28          FDRE (Setup_fdre_C_R)       -0.429    87.989    rsp_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         87.989    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                 78.975    

Slack (MET) :             78.975ns  (required time - arrival time)
  Source:                 prev_rx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rsp_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.766ns (19.805%)  route 3.102ns (80.195%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.146    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  prev_rx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  prev_rx_valid_reg/Q
                         net (fo=3, routed)           0.971     6.635    prev_rx_valid
    SLICE_X4Y31          LUT4 (Prop_lut4_I3_O)        0.124     6.759 r  challenge[15]_i_2/O
                         net (fo=19, routed)          1.593     8.352    challenge
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.124     8.476 r  rsp_counter[7]_i_1/O
                         net (fo=8, routed)           0.537     9.014    rsp_counter[7]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  rsp_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.590    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.681 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.499    88.180    clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  rsp_counter_reg[7]/C
                         clock pessimism              0.273    88.453    
                         clock uncertainty           -0.035    88.418    
    SLICE_X0Y28          FDRE (Setup_fdre_C_R)       -0.429    87.989    rsp_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         87.989    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                 78.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 URX/r_Rx_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.584     1.474    URX/i_Clock
    SLICE_X5Y32          FDRE                                         r  URX/r_Rx_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  URX/r_Rx_Byte_reg[4]/Q
                         net (fo=1, routed)           0.110     1.725    rx_input[4]
    SLICE_X5Y31          FDRE                                         r  rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.851     1.985    clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  rx_data_reg[4]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.075     1.562    rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 URX/r_Rx_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.475    URX/i_Clock
    SLICE_X5Y33          FDRE                                         r  URX/r_Rx_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  URX/r_Rx_Byte_reg[6]/Q
                         net (fo=1, routed)           0.101     1.717    rx_input[6]
    SLICE_X6Y32          FDRE                                         r  rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.852     1.986    clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  rx_data_reg[6]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.063     1.551    rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 UTX/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UTX/o_Tx_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.655%)  route 0.116ns (38.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.477    UTX/i_Clock
    SLICE_X0Y36          FDRE                                         r  UTX/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  UTX/r_Bit_Index_reg[0]/Q
                         net (fo=5, routed)           0.116     1.733    UTX/r_Bit_Index_reg_n_0_[0]
    SLICE_X2Y36          LUT6 (Prop_lut6_I2_O)        0.045     1.778 r  UTX/o_Tx_Serial_i_1/O
                         net (fo=1, routed)           0.000     1.778    UTX/o_Tx_Serial_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  UTX/o_Tx_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.857     1.991    UTX/i_Clock
    SLICE_X2Y36          FDRE                                         r  UTX/o_Tx_Serial_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.120     1.612    UTX/o_Tx_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rx_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            challenge_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.583     1.473    clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  rx_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rx_data_reg[10]/Q
                         net (fo=1, routed)           0.110     1.724    rx_data_reg_n_0_[10]
    SLICE_X4Y30          FDRE                                         r  challenge_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.850     1.984    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  challenge_reg[10]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.066     1.552    challenge_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            challenge_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.583     1.473    clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rx_data_reg[0]/Q
                         net (fo=2, routed)           0.116     1.730    rx_data_reg_n_0_[0]
    SLICE_X4Y30          FDRE                                         r  challenge_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.850     1.984    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  challenge_reg[0]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.070     1.556    challenge_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            challenge_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.584     1.474    clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  rx_data_reg[3]/Q
                         net (fo=2, routed)           0.105     1.743    rx_data_reg_n_0_[3]
    SLICE_X4Y31          FDRE                                         r  challenge_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.851     1.985    clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  challenge_reg[3]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.070     1.557    challenge_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 in_byte_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            in_byte_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.582     1.472    clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  in_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  in_byte_count_reg[0]/Q
                         net (fo=3, routed)           0.135     1.748    p_0_in[1]
    SLICE_X3Y30          FDRE                                         r  in_byte_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.852     1.986    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  in_byte_count_reg[1]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.070     1.557    in_byte_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            challenge_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.747%)  route 0.154ns (52.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.583     1.473    clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rx_data_reg[11]/Q
                         net (fo=1, routed)           0.154     1.768    rx_data_reg_n_0_[11]
    SLICE_X6Y31          FDRE                                         r  challenge_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.851     1.985    clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  challenge_reg[11]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.075     1.562    challenge_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            challenge_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.156%)  route 0.123ns (42.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.584     1.474    clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  rx_data_reg[5]/Q
                         net (fo=2, routed)           0.123     1.761    rx_data_reg_n_0_[5]
    SLICE_X6Y31          FDRE                                         r  challenge_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.851     1.985    clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  challenge_reg[5]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.063     1.550    challenge_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 URX/r_Rx_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.827%)  route 0.160ns (53.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.582     1.472    URX/i_Clock
    SLICE_X7Y30          FDRE                                         r  URX/r_Rx_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  URX/r_Rx_Byte_reg[2]/Q
                         net (fo=1, routed)           0.160     1.773    rx_input[2]
    SLICE_X5Y31          FDRE                                         r  rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.851     1.985    clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  rx_data_reg[2]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.072     1.559    rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X4Y30    challenge_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X4Y30    challenge_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X6Y31    challenge_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X4Y30    challenge_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X4Y30    challenge_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y32    challenge_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X4Y29    challenge_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y30    challenge_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X4Y32    challenge_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X4Y30    challenge_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X4Y30    challenge_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X4Y30    challenge_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X4Y30    challenge_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X6Y31    challenge_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X6Y31    challenge_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X4Y30    challenge_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X4Y30    challenge_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X4Y30    challenge_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X4Y30    challenge_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y30    challenge_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y30    challenge_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y30    challenge_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y30    challenge_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X6Y31    challenge_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X6Y31    challenge_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y30    challenge_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y30    challenge_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y30    challenge_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y30    challenge_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            A/PCSPUF/DFF/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.080ns  (logic 6.867ns (34.199%)  route 13.213ns (65.801%))
  Logic Levels:           28  (LUT1=10 LUT3=8 MUXF7=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.613     5.140    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     5.658 r  signal_reg/Q
                         net (fo=10, routed)          1.259     6.917    A/s1
    SLICE_X2Y31          LUT1 (Prop_lut1_I0_O)        0.124     7.041 r  A/primaryEnableLUT/O
                         net (fo=2, routed)           0.538     7.579    A/enablePrimaryLUTOut
    SLICE_X2Y31          MUXF7 (Prop_muxf7_S_O)       0.292     7.871 r  A/primaryEnableMUX/O
                         net (fo=2, routed)           0.447     8.318    A/enablePrimary
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.297     8.615 r  A/botEnableLUT/O
                         net (fo=2, routed)           0.806     9.421    A/enableBotLUTOut
    SLICE_X1Y30          MUXF7 (Prop_muxf7_I1_O)      0.341     9.762 r  A/botEnableMUX/O
                         net (fo=4, routed)           0.673    10.435    A/PCSPUF/bot0/c
    SLICE_X2Y30          LUT1 (Prop_lut1_I0_O)        0.299    10.734 f  A/PCSPUF/bot0/cbar_LUT/O
                         net (fo=1, routed)           0.592    11.326    A/PCSPUF/bot0/cbar
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.124    11.450 f  A/PCSPUF/bot0/c6LUT/O
                         net (fo=1, routed)           0.000    11.450    A/PCSPUF/bot0/Z1
    SLICE_X3Y30          MUXF7 (Prop_muxf7_I1_O)      0.245    11.695 f  A/PCSPUF/bot0/muxOut/O
                         net (fo=4, routed)           0.340    12.035    A/PCSPUF/bot1/c
    SLICE_X4Y30          LUT1 (Prop_lut1_I0_O)        0.298    12.333 r  A/PCSPUF/bot1/cbar_LUT/O
                         net (fo=1, routed)           0.714    13.047    A/PCSPUF/bot1/cbar
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.124    13.171 r  A/PCSPUF/bot1/c6LUT/O
                         net (fo=1, routed)           0.000    13.171    A/PCSPUF/bot1/Z1
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I1_O)      0.245    13.416 r  A/PCSPUF/bot1/muxOut/O
                         net (fo=4, routed)           0.326    13.742    A/PCSPUF/bot2/c
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.298    14.040 f  A/PCSPUF/bot2/cbar_LUT/O
                         net (fo=1, routed)           0.613    14.653    A/PCSPUF/bot2/cbar
    SLICE_X7Y30          LUT3 (Prop_lut3_I1_O)        0.124    14.777 f  A/PCSPUF/bot2/c6LUT/O
                         net (fo=1, routed)           0.000    14.777    A/PCSPUF/bot2/Z1
    SLICE_X7Y30          MUXF7 (Prop_muxf7_I1_O)      0.245    15.022 f  A/PCSPUF/bot2/muxOut/O
                         net (fo=4, routed)           0.805    15.827    A/PCSPUF/bot3/b
    SLICE_X8Y30          LUT1 (Prop_lut1_I0_O)        0.298    16.125 r  A/PCSPUF/bot3/bbar_LUT/O
                         net (fo=1, routed)           0.754    16.879    A/PCSPUF/bot3/bbar
    SLICE_X9Y30          LUT3 (Prop_lut3_I2_O)        0.124    17.003 r  A/PCSPUF/bot3/d6LUT/O
                         net (fo=1, routed)           0.000    17.003    A/PCSPUF/bot3/Z0
    SLICE_X9Y30          MUXF7 (Prop_muxf7_I0_O)      0.238    17.241 r  A/PCSPUF/bot3/muxOut/O
                         net (fo=4, routed)           0.620    17.861    A/PCSPUF/bot4/b
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.298    18.159 f  A/PCSPUF/bot4/bbar_LUT/O
                         net (fo=1, routed)           0.754    18.913    A/PCSPUF/bot4/bbar
    SLICE_X9Y26          LUT3 (Prop_lut3_I2_O)        0.124    19.037 f  A/PCSPUF/bot4/d6LUT/O
                         net (fo=1, routed)           0.000    19.037    A/PCSPUF/bot4/Z0
    SLICE_X9Y26          MUXF7 (Prop_muxf7_I0_O)      0.238    19.275 f  A/PCSPUF/bot4/muxOut/O
                         net (fo=4, routed)           0.560    19.836    A/PCSPUF/bot5/c
    SLICE_X6Y26          LUT1 (Prop_lut1_I0_O)        0.298    20.134 r  A/PCSPUF/bot5/cbar_LUT/O
                         net (fo=1, routed)           0.641    20.775    A/PCSPUF/bot5/cbar
    SLICE_X7Y26          LUT3 (Prop_lut3_I1_O)        0.124    20.899 r  A/PCSPUF/bot5/c6LUT/O
                         net (fo=1, routed)           0.000    20.899    A/PCSPUF/bot5/Z1
    SLICE_X7Y26          MUXF7 (Prop_muxf7_I1_O)      0.245    21.144 r  A/PCSPUF/bot5/muxOut/O
                         net (fo=4, routed)           0.494    21.638    A/PCSPUF/bot6/c
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.298    21.936 f  A/PCSPUF/bot6/cbar_LUT/O
                         net (fo=1, routed)           0.642    22.577    A/PCSPUF/bot6/cbar
    SLICE_X5Y26          LUT3 (Prop_lut3_I1_O)        0.124    22.701 f  A/PCSPUF/bot6/c6LUT/O
                         net (fo=1, routed)           0.000    22.701    A/PCSPUF/bot6/Z1
    SLICE_X5Y26          MUXF7 (Prop_muxf7_I1_O)      0.245    22.946 f  A/PCSPUF/bot6/muxOut/O
                         net (fo=4, routed)           0.479    23.425    A/PCSPUF/bot7/c
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.298    23.723 r  A/PCSPUF/bot7/cbar_LUT/O
                         net (fo=1, routed)           0.639    24.363    A/PCSPUF/bot7/cbar
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.124    24.487 r  A/PCSPUF/bot7/c6LUT/O
                         net (fo=1, routed)           0.000    24.487    A/PCSPUF/bot7/Z1
    SLICE_X3Y26          MUXF7 (Prop_muxf7_I1_O)      0.217    24.704 r  A/PCSPUF/bot7/muxOut/O
                         net (fo=1, routed)           0.516    25.220    A/PCSPUF/DFF/D
    SLICE_X1Y27          FDRE                                         r  A/PCSPUF/DFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UTX/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.711ns  (logic 4.034ns (70.635%)  route 1.677ns (29.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     5.152    UTX/i_Clock
    SLICE_X2Y36          FDRE                                         r  UTX/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  UTX/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           1.677     7.347    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516    10.863 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    10.863    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 challenge_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            A/PCSPUF/DFF/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.226ns (36.027%)  route 0.401ns (63.973%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.581     1.471    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  challenge_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  challenge_reg[15]/Q
                         net (fo=2, routed)           0.236     1.848    A/PCSPUF/bot7/c2
    SLICE_X3Y26          MUXF7 (Prop_muxf7_S_O)       0.085     1.933 r  A/PCSPUF/bot7/muxOut/O
                         net (fo=1, routed)           0.165     2.098    A/PCSPUF/DFF/D
    SLICE_X1Y27          FDRE                                         r  A/PCSPUF/DFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UTX/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.707ns  (logic 1.381ns (80.901%)  route 0.326ns (19.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.477    UTX/i_Clock
    SLICE_X2Y36          FDRE                                         r  UTX/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  UTX/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           0.326     1.967    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         1.217     3.184 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.184    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            URX/r_Rx_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.406ns  (logic 1.452ns (60.365%)  route 0.954ns (39.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rx_IBUF_inst/O
                         net (fo=1, routed)           0.954     2.406    URX/i_Rx_Serial
    SLICE_X2Y35          FDRE                                         r  URX/r_Rx_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.506     4.854    URX/i_Clock
    SLICE_X2Y35          FDRE                                         r  URX/r_Rx_Data_R_reg/C

Slack:                    inf
  Source:                 A/PCSPUF/DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.315ns  (logic 0.755ns (57.401%)  route 0.560ns (42.599%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  A/PCSPUF/DFF/Q_reg/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  A/PCSPUF/DFF/Q_reg/Q
                         net (fo=1, routed)           0.560     1.191    response
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  tx_data[0]_i_2/O
                         net (fo=1, routed)           0.000     1.315    tx_data[0]_i_2_n_0
    SLICE_X0Y31          FDRE                                         r  tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.501     4.849    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  tx_data_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/PCSPUF/DFF/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.249ns (53.399%)  route 0.217ns (46.601%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  A/PCSPUF/DFF/Q_reg/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  A/PCSPUF/DFF/Q_reg/Q
                         net (fo=1, routed)           0.217     0.421    response
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.045     0.466 r  tx_data[0]_i_2/O
                         net (fo=1, routed)           0.000     0.466    tx_data[0]_i_2_n_0
    SLICE_X0Y31          FDRE                                         r  tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.853     1.987    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  tx_data_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            URX/r_Rx_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.221ns (36.683%)  route 0.381ns (63.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rx_IBUF_inst/O
                         net (fo=1, routed)           0.381     0.601    URX/i_Rx_Serial
    SLICE_X2Y35          FDRE                                         r  URX/r_Rx_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.857     1.991    URX/i_Clock
    SLICE_X2Y35          FDRE                                         r  URX/r_Rx_Data_R_reg/C





