Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 24 12:39:45 2024
| Host         : LAPTOP-54TG6O0D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sort_top_timing_summary_routed.rpt -pb sort_top_timing_summary_routed.pb -rpx sort_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sort_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     3           
TIMING-18  Warning           Missing input or output delay   11          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (4)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: my_seg/Fren_divider2/yp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.141        0.000                      0                 1118        0.118        0.000                      0                 1118        8.750        0.000                       0                   226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.141        0.000                      0                 1118        0.118        0.000                      0                 1118        8.750        0.000                       0                   226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 mt/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt/u_regfile/rf_reg_r2_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.603ns  (logic 4.359ns (23.431%)  route 14.244ns (76.569%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=6 RAMD32=1 RAMS32=1 RAMS64E=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.646     5.249    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.419     5.668 r  mt/pc_reg[2]/Q
                         net (fo=37, routed)          1.219     6.887    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A0
    SLICE_X14Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299     7.186 r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/O
                         net (fo=11, routed)          0.986     8.172    mt/u_regfile/spo[31]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.296 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=15, routed)          1.001     9.298    mt/u_regfile/bbstub_spo[27]_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.466     9.887    mt/u_regfile/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.124    10.011 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.541    11.552    mt/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y92          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    11.702 r  mt/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=8, routed)           1.097    12.799    mt/u_regfile/rdata20[0]
    SLICE_X13Y93         LUT5 (Prop_lut5_I0_O)        0.354    13.153 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=11, routed)          0.523    13.675    mt/u_regfile/alu_src2[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.326    14.001 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.630    14.631    mt/u_regfile/u_alu/adder_b[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.211 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.211    mt/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.545 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_88/O[1]
                         net (fo=1, routed)           0.649    16.194    mt/u_regfile/rf_reg_r1_0_31_6_11_i_88_n_6
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.303    16.497 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.403    16.900    mt/u_regfile/rf_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.024 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.151    17.176    mt/u_regfile/rf_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.300 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.422    17.722    mt/u_regfile/rf_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124    17.846 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=2, routed)           1.059    18.905    mt/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.152    19.057 r  mt/u_regfile/dmem_i_1/O
                         net (fo=32, routed)          0.754    19.810    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/A3
    SLICE_X6Y89          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.326    20.136 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP/O
                         net (fo=20, routed)          1.385    21.521    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[31]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124    21.645 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_35/O
                         net (fo=1, routed)           0.433    22.078    mt/u_regfile/rf_reg_r1_0_31_6_11_i_35_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.124    22.202 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.782    22.984    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I1_O)        0.124    23.108 r  mt/u_regfile/rf_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=4, routed)           0.744    23.852    mt/u_regfile/rf_reg_r2_0_31_30_31__0/D
    SLICE_X2Y96          RAMD32                                       r  mt/u_regfile/rf_reg_r2_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.605    25.028    mt/u_regfile/rf_reg_r2_0_31_30_31__0/WCLK
    SLICE_X2Y96          RAMD32                                       r  mt/u_regfile/rf_reg_r2_0_31_30_31__0/DP/CLK
                         clock pessimism              0.259    25.287    
                         clock uncertainty           -0.035    25.251    
    SLICE_X2Y96          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    24.993    mt/u_regfile/rf_reg_r2_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                         -23.852    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 mt/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.580ns  (logic 4.359ns (23.460%)  route 14.221ns (76.540%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=6 RAMD32=1 RAMS32=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.646     5.249    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.419     5.668 r  mt/pc_reg[2]/Q
                         net (fo=37, routed)          1.219     6.887    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A0
    SLICE_X14Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299     7.186 r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/O
                         net (fo=11, routed)          0.986     8.172    mt/u_regfile/spo[31]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.296 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=15, routed)          1.001     9.298    mt/u_regfile/bbstub_spo[27]_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.466     9.887    mt/u_regfile/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.124    10.011 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.541    11.552    mt/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y92          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    11.702 r  mt/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=8, routed)           1.097    12.799    mt/u_regfile/rdata20[0]
    SLICE_X13Y93         LUT5 (Prop_lut5_I0_O)        0.354    13.153 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=11, routed)          0.523    13.675    mt/u_regfile/alu_src2[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.326    14.001 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.630    14.631    mt/u_regfile/u_alu/adder_b[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.211 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.211    mt/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.545 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_88/O[1]
                         net (fo=1, routed)           0.649    16.194    mt/u_regfile/rf_reg_r1_0_31_6_11_i_88_n_6
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.303    16.497 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.403    16.900    mt/u_regfile/rf_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.024 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.151    17.176    mt/u_regfile/rf_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.300 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.422    17.722    mt/u_regfile/rf_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124    17.846 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=2, routed)           1.059    18.905    mt/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.152    19.057 r  mt/u_regfile/dmem_i_1/O
                         net (fo=32, routed)          0.754    19.810    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/A3
    SLICE_X6Y89          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.326    20.136 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP/O
                         net (fo=20, routed)          1.385    21.521    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[31]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124    21.645 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_35/O
                         net (fo=1, routed)           0.433    22.078    mt/u_regfile/rf_reg_r1_0_31_6_11_i_35_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.124    22.202 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.867    23.069    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.124    23.193 r  mt/u_regfile/rf_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.637    23.829    mt/u_regfile/rf_reg_r1_0_31_12_17/DIC1
    SLICE_X6Y96          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.603    25.026    mt/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y96          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.259    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X6Y96          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    25.000    mt/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -23.829    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 mt/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt/u_regfile/rf_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.665ns  (logic 4.359ns (23.353%)  route 14.306ns (76.647%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=6 RAMD32=1 RAMS32=1 RAMS64E=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 25.027 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.646     5.249    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.419     5.668 r  mt/pc_reg[2]/Q
                         net (fo=37, routed)          1.219     6.887    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A0
    SLICE_X14Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299     7.186 r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/O
                         net (fo=11, routed)          0.986     8.172    mt/u_regfile/spo[31]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.296 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=15, routed)          1.001     9.298    mt/u_regfile/bbstub_spo[27]_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.466     9.887    mt/u_regfile/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.124    10.011 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.541    11.552    mt/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y92          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    11.702 r  mt/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=8, routed)           1.097    12.799    mt/u_regfile/rdata20[0]
    SLICE_X13Y93         LUT5 (Prop_lut5_I0_O)        0.354    13.153 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=11, routed)          0.523    13.675    mt/u_regfile/alu_src2[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.326    14.001 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.630    14.631    mt/u_regfile/u_alu/adder_b[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.211 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.211    mt/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.545 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_88/O[1]
                         net (fo=1, routed)           0.649    16.194    mt/u_regfile/rf_reg_r1_0_31_6_11_i_88_n_6
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.303    16.497 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.403    16.900    mt/u_regfile/rf_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.024 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.151    17.176    mt/u_regfile/rf_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.300 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.422    17.722    mt/u_regfile/rf_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124    17.846 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=2, routed)           1.059    18.905    mt/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.152    19.057 r  mt/u_regfile/dmem_i_1/O
                         net (fo=32, routed)          0.754    19.810    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/A3
    SLICE_X6Y89          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.326    20.136 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP/O
                         net (fo=20, routed)          1.385    21.521    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[31]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124    21.645 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_35/O
                         net (fo=1, routed)           0.433    22.078    mt/u_regfile/rf_reg_r1_0_31_6_11_i_35_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.124    22.202 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.961    23.162    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I3_O)        0.124    23.286 r  mt/u_regfile/rf_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.628    23.914    mt/u_regfile/rf_reg_r1_0_31_24_29/DIA0
    SLICE_X6Y97          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.604    25.027    mt/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y97          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.259    25.286    
                         clock uncertainty           -0.035    25.250    
    SLICE_X6Y97          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    25.089    mt/u_regfile/rf_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         25.089    
                         arrival time                         -23.914    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 mt/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt/u_regfile/rf_reg_r1_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.539ns  (logic 4.359ns (23.513%)  route 14.180ns (76.487%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=6 RAMD32=1 RAMS32=1 RAMS64E=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.646     5.249    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.419     5.668 r  mt/pc_reg[2]/Q
                         net (fo=37, routed)          1.219     6.887    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A0
    SLICE_X14Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299     7.186 r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/O
                         net (fo=11, routed)          0.986     8.172    mt/u_regfile/spo[31]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.296 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=15, routed)          1.001     9.298    mt/u_regfile/bbstub_spo[27]_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.466     9.887    mt/u_regfile/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.124    10.011 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.541    11.552    mt/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y92          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    11.702 r  mt/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=8, routed)           1.097    12.799    mt/u_regfile/rdata20[0]
    SLICE_X13Y93         LUT5 (Prop_lut5_I0_O)        0.354    13.153 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=11, routed)          0.523    13.675    mt/u_regfile/alu_src2[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.326    14.001 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.630    14.631    mt/u_regfile/u_alu/adder_b[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.211 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.211    mt/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.545 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_88/O[1]
                         net (fo=1, routed)           0.649    16.194    mt/u_regfile/rf_reg_r1_0_31_6_11_i_88_n_6
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.303    16.497 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.403    16.900    mt/u_regfile/rf_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.024 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.151    17.176    mt/u_regfile/rf_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.300 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.422    17.722    mt/u_regfile/rf_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124    17.846 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=2, routed)           1.059    18.905    mt/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.152    19.057 r  mt/u_regfile/dmem_i_1/O
                         net (fo=32, routed)          0.754    19.810    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/A3
    SLICE_X6Y89          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.326    20.136 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP/O
                         net (fo=20, routed)          1.385    21.521    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[31]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124    21.645 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_35/O
                         net (fo=1, routed)           0.433    22.078    mt/u_regfile/rf_reg_r1_0_31_6_11_i_35_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.124    22.202 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.782    22.984    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I1_O)        0.124    23.108 r  mt/u_regfile/rf_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=4, routed)           0.680    23.788    mt/u_regfile/rf_reg_r1_0_31_30_31__0/D
    SLICE_X2Y96          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.605    25.028    mt/u_regfile/rf_reg_r1_0_31_30_31__0/WCLK
    SLICE_X2Y96          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_30_31__0/DP/CLK
                         clock pessimism              0.259    25.287    
                         clock uncertainty           -0.035    25.251    
    SLICE_X2Y96          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    25.013    mt/u_regfile/rf_reg_r1_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         25.013    
                         arrival time                         -23.788    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 mt/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt/u_regfile/rf_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.589ns  (logic 4.359ns (23.449%)  route 14.230ns (76.551%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=6 RAMD32=1 RAMS32=1 RAMS64E=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 25.027 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.646     5.249    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.419     5.668 r  mt/pc_reg[2]/Q
                         net (fo=37, routed)          1.219     6.887    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A0
    SLICE_X14Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299     7.186 r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/O
                         net (fo=11, routed)          0.986     8.172    mt/u_regfile/spo[31]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.296 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=15, routed)          1.001     9.298    mt/u_regfile/bbstub_spo[27]_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.466     9.887    mt/u_regfile/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.124    10.011 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.541    11.552    mt/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y92          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    11.702 r  mt/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=8, routed)           1.097    12.799    mt/u_regfile/rdata20[0]
    SLICE_X13Y93         LUT5 (Prop_lut5_I0_O)        0.354    13.153 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=11, routed)          0.523    13.675    mt/u_regfile/alu_src2[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.326    14.001 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.630    14.631    mt/u_regfile/u_alu/adder_b[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.211 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.211    mt/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.545 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_88/O[1]
                         net (fo=1, routed)           0.649    16.194    mt/u_regfile/rf_reg_r1_0_31_6_11_i_88_n_6
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.303    16.497 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.403    16.900    mt/u_regfile/rf_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.024 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.151    17.176    mt/u_regfile/rf_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.300 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.422    17.722    mt/u_regfile/rf_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124    17.846 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=2, routed)           1.059    18.905    mt/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.152    19.057 r  mt/u_regfile/dmem_i_1/O
                         net (fo=32, routed)          0.754    19.810    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/A3
    SLICE_X6Y89          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.326    20.136 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP/O
                         net (fo=20, routed)          1.385    21.521    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[31]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124    21.645 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_35/O
                         net (fo=1, routed)           0.433    22.078    mt/u_regfile/rf_reg_r1_0_31_6_11_i_35_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.124    22.202 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.755    22.957    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.124    23.081 r  mt/u_regfile/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.757    23.838    mt/u_regfile/rf_reg_r1_0_31_24_29/DIB0
    SLICE_X6Y97          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.604    25.027    mt/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y97          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.259    25.286    
                         clock uncertainty           -0.035    25.250    
    SLICE_X6Y97          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    25.065    mt/u_regfile/rf_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         25.065    
                         arrival time                         -23.838    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 mt/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt/u_regfile/rf_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.542ns  (logic 4.359ns (23.509%)  route 14.183ns (76.491%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=6 RAMD32=1 RAMS32=1 RAMS64E=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 25.029 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.646     5.249    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.419     5.668 r  mt/pc_reg[2]/Q
                         net (fo=37, routed)          1.219     6.887    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A0
    SLICE_X14Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299     7.186 r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/O
                         net (fo=11, routed)          0.986     8.172    mt/u_regfile/spo[31]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.296 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=15, routed)          1.001     9.298    mt/u_regfile/bbstub_spo[27]_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.466     9.887    mt/u_regfile/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.124    10.011 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.541    11.552    mt/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y92          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    11.702 r  mt/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=8, routed)           1.097    12.799    mt/u_regfile/rdata20[0]
    SLICE_X13Y93         LUT5 (Prop_lut5_I0_O)        0.354    13.153 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=11, routed)          0.523    13.675    mt/u_regfile/alu_src2[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.326    14.001 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.630    14.631    mt/u_regfile/u_alu/adder_b[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.211 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.211    mt/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.545 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_88/O[1]
                         net (fo=1, routed)           0.649    16.194    mt/u_regfile/rf_reg_r1_0_31_6_11_i_88_n_6
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.303    16.497 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.403    16.900    mt/u_regfile/rf_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.024 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.151    17.176    mt/u_regfile/rf_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.300 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.422    17.722    mt/u_regfile/rf_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124    17.846 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=2, routed)           1.059    18.905    mt/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.152    19.057 r  mt/u_regfile/dmem_i_1/O
                         net (fo=32, routed)          0.754    19.810    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/A3
    SLICE_X6Y89          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.326    20.136 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP/O
                         net (fo=20, routed)          1.385    21.521    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[31]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124    21.645 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_35/O
                         net (fo=1, routed)           0.433    22.078    mt/u_regfile/rf_reg_r1_0_31_6_11_i_35_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.124    22.202 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.755    22.957    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.124    23.081 r  mt/u_regfile/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.709    23.790    mt/u_regfile/rf_reg_r2_0_31_24_29/DIB0
    SLICE_X2Y97          RAMD32                                       r  mt/u_regfile/rf_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.606    25.029    mt/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y97          RAMD32                                       r  mt/u_regfile/rf_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.259    25.288    
                         clock uncertainty           -0.035    25.252    
    SLICE_X2Y97          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    25.067    mt/u_regfile/rf_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         25.067    
                         arrival time                         -23.790    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 mt/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.442ns  (logic 4.359ns (23.637%)  route 14.083ns (76.363%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=6 RAMD32=1 RAMS32=1 RAMS64E=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 25.029 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.646     5.249    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.419     5.668 r  mt/pc_reg[2]/Q
                         net (fo=37, routed)          1.219     6.887    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A0
    SLICE_X14Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299     7.186 r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/O
                         net (fo=11, routed)          0.986     8.172    mt/u_regfile/spo[31]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.296 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=15, routed)          1.001     9.298    mt/u_regfile/bbstub_spo[27]_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.466     9.887    mt/u_regfile/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.124    10.011 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.541    11.552    mt/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y92          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    11.702 r  mt/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=8, routed)           1.097    12.799    mt/u_regfile/rdata20[0]
    SLICE_X13Y93         LUT5 (Prop_lut5_I0_O)        0.354    13.153 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=11, routed)          0.523    13.675    mt/u_regfile/alu_src2[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.326    14.001 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.630    14.631    mt/u_regfile/u_alu/adder_b[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.211 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.211    mt/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.545 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_88/O[1]
                         net (fo=1, routed)           0.649    16.194    mt/u_regfile/rf_reg_r1_0_31_6_11_i_88_n_6
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.303    16.497 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.403    16.900    mt/u_regfile/rf_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.024 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.151    17.176    mt/u_regfile/rf_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.300 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.422    17.722    mt/u_regfile/rf_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124    17.846 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=2, routed)           1.059    18.905    mt/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.152    19.057 r  mt/u_regfile/dmem_i_1/O
                         net (fo=32, routed)          0.754    19.810    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/A3
    SLICE_X6Y89          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.326    20.136 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP/O
                         net (fo=20, routed)          1.385    21.521    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[31]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124    21.645 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_35/O
                         net (fo=1, routed)           0.433    22.078    mt/u_regfile/rf_reg_r1_0_31_6_11_i_35_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.124    22.202 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.813    23.015    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.124    23.139 r  mt/u_regfile/rf_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.552    23.690    mt/u_regfile/rf_reg_r2_0_31_24_29/DIA1
    SLICE_X2Y97          RAMD32                                       r  mt/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.606    25.029    mt/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y97          RAMD32                                       r  mt/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.259    25.288    
                         clock uncertainty           -0.035    25.252    
    SLICE_X2Y97          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    24.994    mt/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.994    
                         arrival time                         -23.690    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 mt/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt/u_regfile/rf_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.506ns  (logic 4.359ns (23.554%)  route 14.147ns (76.446%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=6 RAMD32=1 RAMS32=1 RAMS64E=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 25.029 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.646     5.249    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.419     5.668 r  mt/pc_reg[2]/Q
                         net (fo=37, routed)          1.219     6.887    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A0
    SLICE_X14Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299     7.186 r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/O
                         net (fo=11, routed)          0.986     8.172    mt/u_regfile/spo[31]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.296 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=15, routed)          1.001     9.298    mt/u_regfile/bbstub_spo[27]_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.466     9.887    mt/u_regfile/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.124    10.011 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.541    11.552    mt/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y92          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    11.702 r  mt/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=8, routed)           1.097    12.799    mt/u_regfile/rdata20[0]
    SLICE_X13Y93         LUT5 (Prop_lut5_I0_O)        0.354    13.153 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=11, routed)          0.523    13.675    mt/u_regfile/alu_src2[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.326    14.001 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.630    14.631    mt/u_regfile/u_alu/adder_b[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.211 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.211    mt/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.545 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_88/O[1]
                         net (fo=1, routed)           0.649    16.194    mt/u_regfile/rf_reg_r1_0_31_6_11_i_88_n_6
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.303    16.497 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.403    16.900    mt/u_regfile/rf_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.024 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.151    17.176    mt/u_regfile/rf_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.300 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.422    17.722    mt/u_regfile/rf_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124    17.846 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=2, routed)           1.059    18.905    mt/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.152    19.057 r  mt/u_regfile/dmem_i_1/O
                         net (fo=32, routed)          0.754    19.810    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/A3
    SLICE_X6Y89          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.326    20.136 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP/O
                         net (fo=20, routed)          1.385    21.521    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[31]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124    21.645 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_35/O
                         net (fo=1, routed)           0.433    22.078    mt/u_regfile/rf_reg_r1_0_31_6_11_i_35_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.124    22.202 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.801    23.002    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124    23.126 r  mt/u_regfile/rf_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.629    23.755    mt/u_regfile/rf_reg_r1_0_31_18_23/DIB0
    SLICE_X2Y99          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.606    25.029    mt/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y99          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.259    25.288    
                         clock uncertainty           -0.035    25.252    
    SLICE_X2Y99          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    25.067    mt/u_regfile/rf_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         25.067    
                         arrival time                         -23.755    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 mt/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.440ns  (logic 4.359ns (23.639%)  route 14.081ns (76.361%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=6 RAMD32=1 RAMS32=1 RAMS64E=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.646     5.249    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.419     5.668 r  mt/pc_reg[2]/Q
                         net (fo=37, routed)          1.219     6.887    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A0
    SLICE_X14Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299     7.186 r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/O
                         net (fo=11, routed)          0.986     8.172    mt/u_regfile/spo[31]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.296 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=15, routed)          1.001     9.298    mt/u_regfile/bbstub_spo[27]_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.466     9.887    mt/u_regfile/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.124    10.011 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.541    11.552    mt/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y92          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    11.702 r  mt/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=8, routed)           1.097    12.799    mt/u_regfile/rdata20[0]
    SLICE_X13Y93         LUT5 (Prop_lut5_I0_O)        0.354    13.153 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=11, routed)          0.523    13.675    mt/u_regfile/alu_src2[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.326    14.001 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.630    14.631    mt/u_regfile/u_alu/adder_b[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.211 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.211    mt/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.545 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_88/O[1]
                         net (fo=1, routed)           0.649    16.194    mt/u_regfile/rf_reg_r1_0_31_6_11_i_88_n_6
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.303    16.497 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.403    16.900    mt/u_regfile/rf_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.024 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.151    17.176    mt/u_regfile/rf_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.300 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.422    17.722    mt/u_regfile/rf_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124    17.846 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=2, routed)           1.059    18.905    mt/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.152    19.057 r  mt/u_regfile/dmem_i_1/O
                         net (fo=32, routed)          0.754    19.810    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/A3
    SLICE_X6Y89          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.326    20.136 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP/O
                         net (fo=20, routed)          1.385    21.521    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[31]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124    21.645 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_35/O
                         net (fo=1, routed)           0.433    22.078    mt/u_regfile/rf_reg_r1_0_31_6_11_i_35_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.124    22.202 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.867    23.069    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.124    23.193 r  mt/u_regfile/rf_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.496    23.688    mt/u_regfile/rf_reg_r2_0_31_12_17/DIC1
    SLICE_X2Y95          RAMD32                                       r  mt/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.605    25.028    mt/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X2Y95          RAMD32                                       r  mt/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.259    25.287    
                         clock uncertainty           -0.035    25.251    
    SLICE_X2Y95          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    25.002    mt/u_regfile/rf_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         25.002    
                         arrival time                         -23.688    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 mt/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mt/u_regfile/rf_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.521ns  (logic 4.359ns (23.535%)  route 14.162ns (76.465%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=6 RAMD32=1 RAMS32=1 RAMS64E=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 25.029 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.646     5.249    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.419     5.668 r  mt/pc_reg[2]/Q
                         net (fo=37, routed)          1.219     6.887    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A0
    SLICE_X14Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299     7.186 r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/O
                         net (fo=11, routed)          0.986     8.172    mt/u_regfile/spo[31]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.296 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=15, routed)          1.001     9.298    mt/u_regfile/bbstub_spo[27]_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.466     9.887    mt/u_regfile/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.124    10.011 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.541    11.552    mt/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y92          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    11.702 r  mt/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=8, routed)           1.097    12.799    mt/u_regfile/rdata20[0]
    SLICE_X13Y93         LUT5 (Prop_lut5_I0_O)        0.354    13.153 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=11, routed)          0.523    13.675    mt/u_regfile/alu_src2[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.326    14.001 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.630    14.631    mt/u_regfile/u_alu/adder_b[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.211 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.211    mt/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.545 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_88/O[1]
                         net (fo=1, routed)           0.649    16.194    mt/u_regfile/rf_reg_r1_0_31_6_11_i_88_n_6
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.303    16.497 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.403    16.900    mt/u_regfile/rf_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.024 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.151    17.176    mt/u_regfile/rf_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.300 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.422    17.722    mt/u_regfile/rf_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124    17.846 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=2, routed)           1.059    18.905    mt/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.152    19.057 r  mt/u_regfile/dmem_i_1/O
                         net (fo=32, routed)          0.754    19.810    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/A3
    SLICE_X6Y89          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.326    20.136 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP/O
                         net (fo=20, routed)          1.385    21.521    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[31]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124    21.645 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_35/O
                         net (fo=1, routed)           0.433    22.078    mt/u_regfile/rf_reg_r1_0_31_6_11_i_35_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.124    22.202 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.961    23.162    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I3_O)        0.124    23.286 r  mt/u_regfile/rf_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.484    23.770    mt/u_regfile/rf_reg_r2_0_31_24_29/DIA0
    SLICE_X2Y97          RAMD32                                       r  mt/u_regfile/rf_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.606    25.029    mt/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y97          RAMD32                                       r  mt/u_regfile/rf_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.259    25.288    
                         clock uncertainty           -0.035    25.252    
    SLICE_X2Y97          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    25.091    mt/u_regfile/rf_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -23.770    
  -------------------------------------------------------------------
                         slack                                  1.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mt/pc_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.747%)  route 0.233ns (62.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.576     1.495    mt/clk_IBUF_BUFG
    SLICE_X13Y97         FDSE                                         r  mt/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDSE (Prop_fdse_C_Q)         0.141     1.636 r  mt/pc_reg[5]/Q
                         net (fo=36, routed)          0.233     1.869    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A3
    SLICE_X14Y97         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.847     2.012    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/WCLK
    SLICE_X14Y97         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X14Y97         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.751    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mt/pc_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.747%)  route 0.233ns (62.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.576     1.495    mt/clk_IBUF_BUFG
    SLICE_X13Y97         FDSE                                         r  mt/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDSE (Prop_fdse_C_Q)         0.141     1.636 r  mt/pc_reg[5]/Q
                         net (fo=36, routed)          0.233     1.869    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/A3
    SLICE_X14Y97         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.847     2.012    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/WCLK
    SLICE_X14Y97         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X14Y97         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.751    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mt/pc_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.747%)  route 0.233ns (62.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.576     1.495    mt/clk_IBUF_BUFG
    SLICE_X13Y97         FDSE                                         r  mt/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDSE (Prop_fdse_C_Q)         0.141     1.636 r  mt/pc_reg[5]/Q
                         net (fo=36, routed)          0.233     1.869    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/A3
    SLICE_X14Y97         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.847     2.012    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/WCLK
    SLICE_X14Y97         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X14Y97         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.751    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mt/pc_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.747%)  route 0.233ns (62.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.576     1.495    mt/clk_IBUF_BUFG
    SLICE_X13Y97         FDSE                                         r  mt/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDSE (Prop_fdse_C_Q)         0.141     1.636 r  mt/pc_reg[5]/Q
                         net (fo=36, routed)          0.233     1.869    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/A3
    SLICE_X14Y97         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.847     2.012    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/WCLK
    SLICE_X14Y97         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/SP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X14Y97         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.751    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mt/pc_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_28_28/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.640%)  route 0.351ns (71.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.575     1.494    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.141     1.635 r  mt/pc_reg[3]/Q
                         net (fo=36, routed)          0.351     1.987    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_28_28/A1
    SLICE_X14Y95         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_28_28/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.846     2.011    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_28_28/WCLK
    SLICE_X14Y95         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_28_28/SP/CLK
                         clock pessimism             -0.500     1.510    
    SLICE_X14Y95         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.819    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_28_28/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mt/pc_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_29_29/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.640%)  route 0.351ns (71.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.575     1.494    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.141     1.635 r  mt/pc_reg[3]/Q
                         net (fo=36, routed)          0.351     1.987    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_29_29/A1
    SLICE_X14Y95         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_29_29/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.846     2.011    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_29_29/WCLK
    SLICE_X14Y95         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_29_29/SP/CLK
                         clock pessimism             -0.500     1.510    
    SLICE_X14Y95         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.819    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_29_29/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mt/pc_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.640%)  route 0.351ns (71.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.575     1.494    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.141     1.635 r  mt/pc_reg[3]/Q
                         net (fo=36, routed)          0.351     1.987    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/A1
    SLICE_X14Y95         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.846     2.011    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/WCLK
    SLICE_X14Y95         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/SP/CLK
                         clock pessimism             -0.500     1.510    
    SLICE_X14Y95         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.819    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mt/pc_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_30_30/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.640%)  route 0.351ns (71.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.575     1.494    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.141     1.635 r  mt/pc_reg[3]/Q
                         net (fo=36, routed)          0.351     1.987    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_30_30/A1
    SLICE_X14Y95         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_30_30/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.846     2.011    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_30_30/WCLK
    SLICE_X14Y95         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_30_30/SP/CLK
                         clock pessimism             -0.500     1.510    
    SLICE_X14Y95         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.819    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_30_30/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mt/pc_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_24_24/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.408%)  route 0.217ns (60.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.575     1.494    mt/clk_IBUF_BUFG
    SLICE_X13Y96         FDSE                                         r  mt/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDSE (Prop_fdse_C_Q)         0.141     1.635 r  mt/pc_reg[7]/Q
                         net (fo=36, routed)          0.217     1.852    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_24_24/A5
    SLICE_X14Y96         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_24_24/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.846     2.011    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_24_24/WCLK
    SLICE_X14Y96         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_24_24/SP/CLK
                         clock pessimism             -0.500     1.510    
    SLICE_X14Y96         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.680    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_24_24/SP
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mt/pc_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.408%)  route 0.217ns (60.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.575     1.494    mt/clk_IBUF_BUFG
    SLICE_X13Y96         FDSE                                         r  mt/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDSE (Prop_fdse_C_Q)         0.141     1.635 r  mt/pc_reg[7]/Q
                         net (fo=36, routed)          0.217     1.852    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/A5
    SLICE_X14Y96         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.846     2.011    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/WCLK
    SLICE_X14Y96         RAMS64E                                      r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/SP/CLK
                         clock pessimism             -0.500     1.510    
    SLICE_X14Y96         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.680    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/SP
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X4Y87     data_sram_top_addr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X4Y87     data_sram_top_addr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X4Y87     data_sram_top_addr_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X4Y87     data_sram_top_addr_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X4Y86     nextReg_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X4Y86     priorReg_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X10Y94    mt/pc_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X10Y97    mt/pc_reg[10]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X10Y97    mt/pc_reg[11]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y89     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y89     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y89     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y89     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y89     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y89     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y89     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y89     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y90     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y90     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y89     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y89     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y89     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y89     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y89     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y89     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y89     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X2Y89     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y90     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X6Y90     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.126ns  (logic 6.261ns (38.825%)  route 9.865ns (61.175%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=9, routed)           2.585     4.063    mt/u_regfile/start_IBUF
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.152     4.215 r  mt/u_regfile/dmem_i_4/O
                         net (fo=32, routed)          1.263     5.478    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_2_2/A0
    SLICE_X2Y91          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.474     5.951 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_2_2/SP/O
                         net (fo=4, routed)           1.270     7.221    my_seg/counter_8_1/spo[2]
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.345 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.714     8.059    my_seg/counter_8_1/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     8.183 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.974     9.157    my_seg/counter_8_1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I3_O)        0.152     9.309 r  my_seg/counter_8_1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.060    12.368    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.757    16.126 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.126    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.684ns  (logic 6.350ns (40.486%)  route 9.334ns (59.514%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=9, routed)           2.585     4.063    mt/u_regfile/start_IBUF
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.152     4.215 r  mt/u_regfile/dmem_i_4/O
                         net (fo=32, routed)          1.240     5.455    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/A0
    SLICE_X2Y92          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.327     5.782 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/SP/O
                         net (fo=5, routed)           1.197     6.979    my_seg/counter_8_1/spo[21]
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.152     7.131 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.969     8.100    my_seg/counter_8_1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.326     8.426 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.829     9.255    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.152     9.407 r  my_seg/counter_8_1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.514    11.921    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763    15.684 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.684    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.502ns  (logic 6.343ns (40.920%)  route 9.158ns (59.080%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=9, routed)           2.585     4.063    mt/u_regfile/start_IBUF
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.152     4.215 r  mt/u_regfile/dmem_i_4/O
                         net (fo=32, routed)          1.240     5.455    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/A0
    SLICE_X2Y92          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.327     5.782 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/SP/O
                         net (fo=5, routed)           1.197     6.979    my_seg/counter_8_1/spo[21]
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.152     7.131 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.969     8.100    my_seg/counter_8_1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.326     8.426 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.604     9.030    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I3_O)        0.150     9.180 r  my_seg/counter_8_1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.563    11.743    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    15.502 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.502    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.479ns  (logic 6.136ns (39.641%)  route 9.343ns (60.359%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=9, routed)           2.585     4.063    mt/u_regfile/start_IBUF
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.152     4.215 r  mt/u_regfile/dmem_i_4/O
                         net (fo=32, routed)          1.240     5.455    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/A0
    SLICE_X2Y92          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.327     5.782 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/SP/O
                         net (fo=5, routed)           1.197     6.979    my_seg/counter_8_1/spo[21]
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.152     7.131 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.969     8.100    my_seg/counter_8_1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.326     8.426 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.436     8.862    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.124     8.986 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.916    11.902    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.479 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.479    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.843ns  (logic 5.968ns (40.210%)  route 8.875ns (59.790%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=9, routed)           2.585     4.063    mt/u_regfile/start_IBUF
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.152     4.215 r  mt/u_regfile/dmem_i_4/O
                         net (fo=32, routed)          1.263     5.478    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_2_2/A0
    SLICE_X2Y91          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.474     5.951 f  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_2_2/SP/O
                         net (fo=4, routed)           1.270     7.221    my_seg/counter_8_1/spo[2]
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.345 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.714     8.059    my_seg/counter_8_1/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     8.183 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.974     9.157    my_seg/counter_8_1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     9.281 r  my_seg/counter_8_1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.069    11.350    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.843 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.843    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.788ns  (logic 6.092ns (41.199%)  route 8.695ns (58.801%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=9, routed)           2.585     4.063    mt/u_regfile/start_IBUF
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.152     4.215 r  mt/u_regfile/dmem_i_4/O
                         net (fo=32, routed)          1.240     5.455    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/A0
    SLICE_X2Y92          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.327     5.782 f  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/SP/O
                         net (fo=5, routed)           1.197     6.979    my_seg/counter_8_1/spo[21]
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.152     7.131 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.969     8.100    my_seg/counter_8_1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.326     8.426 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.604     9.030    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  my_seg/counter_8_1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.100    11.254    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.788 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.788    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.774ns  (logic 6.096ns (41.262%)  route 8.678ns (58.738%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=9, routed)           2.585     4.063    mt/u_regfile/start_IBUF
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.152     4.215 r  mt/u_regfile/dmem_i_4/O
                         net (fo=32, routed)          1.240     5.455    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/A0
    SLICE_X2Y92          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.327     5.782 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/SP/O
                         net (fo=5, routed)           1.197     6.979    my_seg/counter_8_1/spo[21]
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.152     7.131 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.969     8.100    my_seg/counter_8_1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.326     8.426 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.829     9.255    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     9.379 r  my_seg/counter_8_1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.858    11.237    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.774 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.774    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_seg/counter_8_1/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.676ns  (logic 4.098ns (42.348%)  route 5.578ns (57.652%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  my_seg/counter_8_1/q_reg[2]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  my_seg/counter_8_1/q_reg[2]/Q
                         net (fo=20, routed)          0.894     1.350    my_seg/counter_8_1/q_reg_n_0_[2]
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.124     1.474 r  my_seg/counter_8_1/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.684     6.158    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.676 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.676    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_seg/counter_8_1/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 4.363ns (54.376%)  route 3.661ns (45.624%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  my_seg/counter_8_1/q_reg[2]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  my_seg/counter_8_1/q_reg[2]/Q
                         net (fo=20, routed)          0.894     1.350    my_seg/counter_8_1/q_reg_n_0_[2]
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.150     1.500 r  my_seg/counter_8_1/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.767     4.267    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.757     8.024 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.024    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_seg/counter_8_1/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.948ns  (logic 4.154ns (52.267%)  route 3.794ns (47.733%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  my_seg/counter_8_1/q_reg[0]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  my_seg/counter_8_1/q_reg[0]/Q
                         net (fo=24, routed)          1.027     1.483    my_seg/counter_8_1/q_reg_n_0_[0]
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.124     1.607 r  my_seg/counter_8_1/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.767     4.374    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.948 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.948    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_seg/counter_8_1/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_seg/counter_8_1/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.184ns (34.168%)  route 0.355ns (65.832%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  my_seg/counter_8_1/q_reg[0]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  my_seg/counter_8_1/q_reg[0]/Q
                         net (fo=24, routed)          0.206     0.347    my_seg/counter_8_1/q_reg_n_0_[0]
    SLICE_X3Y88          LUT1 (Prop_lut1_I0_O)        0.043     0.390 r  my_seg/counter_8_1/q[0]_i_1/O
                         net (fo=1, routed)           0.149     0.539    my_seg/counter_8_1/q[0]_i_1_n_0
    SLICE_X3Y88          FDCE                                         r  my_seg/counter_8_1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_seg/counter_8_1/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_seg/counter_8_1/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.186ns (32.277%)  route 0.390ns (67.723%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  my_seg/counter_8_1/q_reg[0]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  my_seg/counter_8_1/q_reg[0]/Q
                         net (fo=24, routed)          0.274     0.415    my_seg/counter_8_1/q_reg_n_0_[0]
    SLICE_X4Y88          LUT2 (Prop_lut2_I0_O)        0.045     0.460 r  my_seg/counter_8_1/q[1]_i_1/O
                         net (fo=1, routed)           0.116     0.576    my_seg/counter_8_1/q[1]_i_1_n_0
    SLICE_X3Y88          FDCE                                         r  my_seg/counter_8_1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_seg/counter_8_1/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_seg/counter_8_1/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.186ns (31.659%)  route 0.402ns (68.341%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  my_seg/counter_8_1/q_reg[0]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  my_seg/counter_8_1/q_reg[0]/Q
                         net (fo=24, routed)          0.204     0.345    my_seg/counter_8_1/q_reg_n_0_[0]
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  my_seg/counter_8_1/q[2]_i_1/O
                         net (fo=1, routed)           0.198     0.588    my_seg/counter_8_1/q[2]_i_1_n_0
    SLICE_X3Y88          FDCE                                         r  my_seg/counter_8_1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_seg/counter_8_1/q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 0.337ns (16.412%)  route 1.714ns (83.588%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  rstn_IBUF_inst/O
                         net (fo=41, routed)          0.950     1.241    my_seg/Fren_divider2/rstn_IBUF
    SLICE_X3Y78          LUT1 (Prop_lut1_I0_O)        0.045     1.286 f  my_seg/Fren_divider2/ce_reg_i_1/O
                         net (fo=43, routed)          0.764     2.050    my_seg/counter_8_1/q_reg[2]_0
    SLICE_X3Y88          FDCE                                         f  my_seg/counter_8_1/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_seg/counter_8_1/q_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 0.337ns (16.412%)  route 1.714ns (83.588%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  rstn_IBUF_inst/O
                         net (fo=41, routed)          0.950     1.241    my_seg/Fren_divider2/rstn_IBUF
    SLICE_X3Y78          LUT1 (Prop_lut1_I0_O)        0.045     1.286 f  my_seg/Fren_divider2/ce_reg_i_1/O
                         net (fo=43, routed)          0.764     2.050    my_seg/counter_8_1/q_reg[2]_0
    SLICE_X3Y88          FDCE                                         f  my_seg/counter_8_1/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_seg/counter_8_1/q_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 0.337ns (16.412%)  route 1.714ns (83.588%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  rstn_IBUF_inst/O
                         net (fo=41, routed)          0.950     1.241    my_seg/Fren_divider2/rstn_IBUF
    SLICE_X3Y78          LUT1 (Prop_lut1_I0_O)        0.045     1.286 f  my_seg/Fren_divider2/ce_reg_i_1/O
                         net (fo=43, routed)          0.764     2.050    my_seg/counter_8_1/q_reg[2]_0
    SLICE_X3Y88          FDCE                                         f  my_seg/counter_8_1/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_seg/counter_8_1/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.437ns (67.846%)  route 0.681ns (32.154%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  my_seg/counter_8_1/q_reg[0]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  my_seg/counter_8_1/q_reg[0]/Q
                         net (fo=24, routed)          0.275     0.416    my_seg/counter_8_1/q_reg_n_0_[0]
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.045     0.461 r  my_seg/counter_8_1/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.405     0.867    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.118 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.118    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_seg/counter_8_1/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.425ns (64.320%)  route 0.791ns (35.680%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  my_seg/counter_8_1/q_reg[2]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  my_seg/counter_8_1/q_reg[2]/Q
                         net (fo=20, routed)          0.140     0.281    my_seg/counter_8_1/q_reg_n_0_[2]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.045     0.326 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.159     0.484    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.045     0.529 r  my_seg/counter_8_1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.492     1.022    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.216 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.216    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_seg/counter_8_1/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.422ns (61.390%)  route 0.895ns (38.610%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  my_seg/counter_8_1/q_reg[1]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  my_seg/counter_8_1/q_reg[1]/Q
                         net (fo=23, routed)          0.319     0.460    my_seg/counter_8_1/q_reg_n_0_[1]
    SLICE_X0Y87          LUT3 (Prop_lut3_I1_O)        0.045     0.505 r  my_seg/counter_8_1/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.575     1.081    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     2.317 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.317    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_seg/counter_8_1/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.469ns (63.253%)  route 0.853ns (36.747%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  my_seg/counter_8_1/q_reg[2]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  my_seg/counter_8_1/q_reg[2]/Q
                         net (fo=20, routed)          0.140     0.281    my_seg/counter_8_1/q_reg_n_0_[2]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.045     0.326 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.305     0.630    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.045     0.675 r  my_seg/counter_8_1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.084    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.323 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.323    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mt/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.121ns  (logic 8.358ns (33.273%)  route 16.762ns (66.727%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=5 LUT6=3 OBUF=1 RAMD32=1 RAMS32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.646     5.249    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.419     5.668 r  mt/pc_reg[2]/Q
                         net (fo=37, routed)          1.219     6.887    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A0
    SLICE_X14Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299     7.186 r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/O
                         net (fo=11, routed)          0.986     8.172    mt/u_regfile/spo[31]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.296 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=15, routed)          1.001     9.298    mt/u_regfile/bbstub_spo[27]_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.466     9.887    mt/u_regfile/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.124    10.011 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.541    11.552    mt/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y92          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    11.702 r  mt/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=8, routed)           1.097    12.799    mt/u_regfile/rdata20[0]
    SLICE_X13Y93         LUT5 (Prop_lut5_I0_O)        0.354    13.153 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=11, routed)          0.523    13.675    mt/u_regfile/alu_src2[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.326    14.001 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.630    14.631    mt/u_regfile/u_alu/adder_b[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.211 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.211    mt/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.545 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_88/O[1]
                         net (fo=1, routed)           0.649    16.194    mt/u_regfile/rf_reg_r1_0_31_6_11_i_88_n_6
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.303    16.497 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.403    16.900    mt/u_regfile/rf_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.024 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.151    17.176    mt/u_regfile/rf_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.300 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.422    17.722    mt/u_regfile/rf_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124    17.846 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=2, routed)           1.059    18.905    mt/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.152    19.057 r  mt/u_regfile/dmem_i_1/O
                         net (fo=32, routed)          0.933    19.990    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/A3
    SLICE_X2Y92          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.312    20.302 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/SP/O
                         net (fo=5, routed)           1.197    21.499    my_seg/counter_8_1/spo[21]
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.152    21.651 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.969    22.620    my_seg/counter_8_1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.326    22.946 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.457    23.403    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.150    23.553 r  my_seg/counter_8_1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.060    26.612    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.757    30.370 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    30.370    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mt/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.955ns  (logic 8.366ns (33.524%)  route 16.589ns (66.476%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=5 LUT6=3 OBUF=1 RAMD32=1 RAMS32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.646     5.249    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.419     5.668 r  mt/pc_reg[2]/Q
                         net (fo=37, routed)          1.219     6.887    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A0
    SLICE_X14Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299     7.186 r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/O
                         net (fo=11, routed)          0.986     8.172    mt/u_regfile/spo[31]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.296 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=15, routed)          1.001     9.298    mt/u_regfile/bbstub_spo[27]_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.466     9.887    mt/u_regfile/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.124    10.011 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.541    11.552    mt/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y92          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    11.702 r  mt/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=8, routed)           1.097    12.799    mt/u_regfile/rdata20[0]
    SLICE_X13Y93         LUT5 (Prop_lut5_I0_O)        0.354    13.153 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=11, routed)          0.523    13.675    mt/u_regfile/alu_src2[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.326    14.001 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.630    14.631    mt/u_regfile/u_alu/adder_b[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.211 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.211    mt/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.545 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_88/O[1]
                         net (fo=1, routed)           0.649    16.194    mt/u_regfile/rf_reg_r1_0_31_6_11_i_88_n_6
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.303    16.497 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.403    16.900    mt/u_regfile/rf_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.024 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.151    17.176    mt/u_regfile/rf_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.300 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.422    17.722    mt/u_regfile/rf_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124    17.846 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=2, routed)           1.059    18.905    mt/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.152    19.057 r  mt/u_regfile/dmem_i_1/O
                         net (fo=32, routed)          0.933    19.990    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/A3
    SLICE_X2Y92          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.312    20.302 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/SP/O
                         net (fo=5, routed)           1.197    21.499    my_seg/counter_8_1/spo[21]
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.152    21.651 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.969    22.620    my_seg/counter_8_1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.326    22.946 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.829    23.775    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.152    23.927 r  my_seg/counter_8_1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.514    26.441    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763    30.203 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    30.203    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mt/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.773ns  (logic 8.359ns (33.744%)  route 16.413ns (66.256%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=5 LUT6=3 OBUF=1 RAMD32=1 RAMS32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.646     5.249    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.419     5.668 r  mt/pc_reg[2]/Q
                         net (fo=37, routed)          1.219     6.887    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A0
    SLICE_X14Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299     7.186 r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/O
                         net (fo=11, routed)          0.986     8.172    mt/u_regfile/spo[31]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.296 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=15, routed)          1.001     9.298    mt/u_regfile/bbstub_spo[27]_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.466     9.887    mt/u_regfile/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.124    10.011 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.541    11.552    mt/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y92          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    11.702 r  mt/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=8, routed)           1.097    12.799    mt/u_regfile/rdata20[0]
    SLICE_X13Y93         LUT5 (Prop_lut5_I0_O)        0.354    13.153 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=11, routed)          0.523    13.675    mt/u_regfile/alu_src2[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.326    14.001 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.630    14.631    mt/u_regfile/u_alu/adder_b[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.211 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.211    mt/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.545 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_88/O[1]
                         net (fo=1, routed)           0.649    16.194    mt/u_regfile/rf_reg_r1_0_31_6_11_i_88_n_6
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.303    16.497 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.403    16.900    mt/u_regfile/rf_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.024 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.151    17.176    mt/u_regfile/rf_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.300 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.422    17.722    mt/u_regfile/rf_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124    17.846 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=2, routed)           1.059    18.905    mt/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.152    19.057 r  mt/u_regfile/dmem_i_1/O
                         net (fo=32, routed)          0.933    19.990    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/A3
    SLICE_X2Y92          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.312    20.302 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/SP/O
                         net (fo=5, routed)           1.197    21.499    my_seg/counter_8_1/spo[21]
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.152    21.651 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.969    22.620    my_seg/counter_8_1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.326    22.946 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.604    23.550    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I3_O)        0.150    23.700 r  my_seg/counter_8_1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.563    26.263    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    30.021 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    30.021    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mt/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.750ns  (logic 8.152ns (32.938%)  route 16.598ns (67.062%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=5 LUT6=3 OBUF=1 RAMD32=1 RAMS32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.646     5.249    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.419     5.668 r  mt/pc_reg[2]/Q
                         net (fo=37, routed)          1.219     6.887    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A0
    SLICE_X14Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299     7.186 r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/O
                         net (fo=11, routed)          0.986     8.172    mt/u_regfile/spo[31]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.296 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=15, routed)          1.001     9.298    mt/u_regfile/bbstub_spo[27]_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.466     9.887    mt/u_regfile/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.124    10.011 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.541    11.552    mt/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y92          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    11.702 r  mt/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=8, routed)           1.097    12.799    mt/u_regfile/rdata20[0]
    SLICE_X13Y93         LUT5 (Prop_lut5_I0_O)        0.354    13.153 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=11, routed)          0.523    13.675    mt/u_regfile/alu_src2[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.326    14.001 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.630    14.631    mt/u_regfile/u_alu/adder_b[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.211 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.211    mt/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.545 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_88/O[1]
                         net (fo=1, routed)           0.649    16.194    mt/u_regfile/rf_reg_r1_0_31_6_11_i_88_n_6
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.303    16.497 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.403    16.900    mt/u_regfile/rf_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.024 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.151    17.176    mt/u_regfile/rf_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.300 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.422    17.722    mt/u_regfile/rf_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124    17.846 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=2, routed)           1.059    18.905    mt/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.152    19.057 r  mt/u_regfile/dmem_i_1/O
                         net (fo=32, routed)          0.933    19.990    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/A3
    SLICE_X2Y92          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.312    20.302 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/SP/O
                         net (fo=5, routed)           1.197    21.499    my_seg/counter_8_1/spo[21]
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.152    21.651 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.969    22.620    my_seg/counter_8_1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.326    22.946 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.436    23.382    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.124    23.506 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.916    26.421    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    29.998 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.998    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mt/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.059ns  (logic 8.109ns (33.703%)  route 15.950ns (66.297%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=5 LUT6=3 OBUF=1 RAMD32=1 RAMS32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.646     5.249    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.419     5.668 r  mt/pc_reg[2]/Q
                         net (fo=37, routed)          1.219     6.887    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A0
    SLICE_X14Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299     7.186 r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/O
                         net (fo=11, routed)          0.986     8.172    mt/u_regfile/spo[31]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.296 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=15, routed)          1.001     9.298    mt/u_regfile/bbstub_spo[27]_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.466     9.887    mt/u_regfile/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.124    10.011 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.541    11.552    mt/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y92          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    11.702 r  mt/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=8, routed)           1.097    12.799    mt/u_regfile/rdata20[0]
    SLICE_X13Y93         LUT5 (Prop_lut5_I0_O)        0.354    13.153 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=11, routed)          0.523    13.675    mt/u_regfile/alu_src2[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.326    14.001 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.630    14.631    mt/u_regfile/u_alu/adder_b[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.211 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.211    mt/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.545 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_88/O[1]
                         net (fo=1, routed)           0.649    16.194    mt/u_regfile/rf_reg_r1_0_31_6_11_i_88_n_6
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.303    16.497 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.403    16.900    mt/u_regfile/rf_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.024 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.151    17.176    mt/u_regfile/rf_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.300 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.422    17.722    mt/u_regfile/rf_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124    17.846 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=2, routed)           1.059    18.905    mt/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.152    19.057 r  mt/u_regfile/dmem_i_1/O
                         net (fo=32, routed)          0.933    19.990    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/A3
    SLICE_X2Y92          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.312    20.302 f  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/SP/O
                         net (fo=5, routed)           1.197    21.499    my_seg/counter_8_1/spo[21]
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.152    21.651 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.969    22.620    my_seg/counter_8_1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.326    22.946 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.604    23.550    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I2_O)        0.124    23.674 r  my_seg/counter_8_1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.100    25.774    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    29.308 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    29.308    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mt/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.045ns  (logic 8.112ns (33.738%)  route 15.933ns (66.262%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=5 LUT6=3 OBUF=1 RAMD32=1 RAMS32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.646     5.249    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.419     5.668 r  mt/pc_reg[2]/Q
                         net (fo=37, routed)          1.219     6.887    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A0
    SLICE_X14Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299     7.186 r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/O
                         net (fo=11, routed)          0.986     8.172    mt/u_regfile/spo[31]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.296 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=15, routed)          1.001     9.298    mt/u_regfile/bbstub_spo[27]_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.466     9.887    mt/u_regfile/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.124    10.011 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.541    11.552    mt/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y92          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    11.702 r  mt/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=8, routed)           1.097    12.799    mt/u_regfile/rdata20[0]
    SLICE_X13Y93         LUT5 (Prop_lut5_I0_O)        0.354    13.153 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=11, routed)          0.523    13.675    mt/u_regfile/alu_src2[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.326    14.001 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.630    14.631    mt/u_regfile/u_alu/adder_b[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.211 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.211    mt/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.545 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_88/O[1]
                         net (fo=1, routed)           0.649    16.194    mt/u_regfile/rf_reg_r1_0_31_6_11_i_88_n_6
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.303    16.497 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.403    16.900    mt/u_regfile/rf_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.024 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.151    17.176    mt/u_regfile/rf_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.300 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.422    17.722    mt/u_regfile/rf_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124    17.846 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=2, routed)           1.059    18.905    mt/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.152    19.057 r  mt/u_regfile/dmem_i_1/O
                         net (fo=32, routed)          0.933    19.990    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/A3
    SLICE_X2Y92          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.312    20.302 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/SP/O
                         net (fo=5, routed)           1.197    21.499    my_seg/counter_8_1/spo[21]
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.152    21.651 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.969    22.620    my_seg/counter_8_1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.326    22.946 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.829    23.775    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124    23.899 r  my_seg/counter_8_1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.858    25.757    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    29.294 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.294    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mt/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.840ns  (logic 8.068ns (33.842%)  route 15.772ns (66.158%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=5 LUT6=3 OBUF=1 RAMD32=1 RAMS32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.646     5.249    mt/clk_IBUF_BUFG
    SLICE_X13Y95         FDSE                                         r  mt/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_fdse_C_Q)         0.419     5.668 r  mt/pc_reg[2]/Q
                         net (fo=37, routed)          1.219     6.887    imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A0
    SLICE_X14Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299     7.186 r  imem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/O
                         net (fo=11, routed)          0.986     8.172    mt/u_regfile/spo[31]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.296 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=15, routed)          1.001     9.298    mt/u_regfile/bbstub_spo[27]_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.466     9.887    mt/u_regfile/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.124    10.011 r  mt/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.541    11.552    mt/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y92          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    11.702 r  mt/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=8, routed)           1.097    12.799    mt/u_regfile/rdata20[0]
    SLICE_X13Y93         LUT5 (Prop_lut5_I0_O)        0.354    13.153 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=11, routed)          0.523    13.675    mt/u_regfile/alu_src2[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.326    14.001 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.630    14.631    mt/u_regfile/u_alu/adder_b[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.211 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.211    mt/u_regfile/rf_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.545 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_88/O[1]
                         net (fo=1, routed)           0.649    16.194    mt/u_regfile/rf_reg_r1_0_31_6_11_i_88_n_6
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.303    16.497 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_121/O
                         net (fo=1, routed)           0.403    16.900    mt/u_regfile/rf_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.024 r  mt/u_regfile/rf_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.151    17.176    mt/u_regfile/rf_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.124    17.300 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_57/O
                         net (fo=1, routed)           0.422    17.722    mt/u_regfile/rf_reg_r1_0_31_0_5_i_57_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124    17.846 f  mt/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=2, routed)           1.059    18.905    mt/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.152    19.057 r  mt/u_regfile/dmem_i_1/O
                         net (fo=32, routed)          0.933    19.990    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/A3
    SLICE_X2Y92          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.312    20.302 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/SP/O
                         net (fo=5, routed)           1.197    21.499    my_seg/counter_8_1/spo[21]
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.152    21.651 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.969    22.620    my_seg/counter_8_1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.326    22.946 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.457    23.403    my_seg/counter_8_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.124    23.527 r  my_seg/counter_8_1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.069    25.596    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    29.089 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.089    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.763ns  (logic 1.715ns (62.088%)  route 1.047ns (37.912%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.602     1.521    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/WCLK
    SLICE_X2Y89          RAMS32                                       r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.907 f  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/O
                         net (fo=3, routed)           0.129     2.037    my_seg/counter_8_1/spo[12]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045     2.082 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.213     2.295    my_seg/counter_8_1/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X5Y88          LUT4 (Prop_lut4_I0_O)        0.045     2.340 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.213     2.552    my_seg/counter_8_1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I3_O)        0.045     2.597 r  my_seg/counter_8_1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.492     3.090    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.284 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.284    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.763ns  (logic 1.759ns (63.657%)  route 1.004ns (36.343%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.603     1.522    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/WCLK
    SLICE_X2Y91          RAMS32                                       r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.908 f  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/O
                         net (fo=5, routed)           0.177     2.086    my_seg/counter_8_1/spo[30]
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.045     2.131 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.211     2.342    my_seg/counter_8_1/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.045     2.387 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.207     2.594    my_seg/counter_8_1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I2_O)        0.045     2.639 r  my_seg/counter_8_1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.409     3.048    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.286 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.286    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.961ns  (logic 1.755ns (59.282%)  route 1.206ns (40.718%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.603     1.522    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/WCLK
    SLICE_X2Y91          RAMS32                                       r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.908 f  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/O
                         net (fo=5, routed)           0.177     2.086    my_seg/counter_8_1/spo[30]
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.045     2.131 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.211     2.342    my_seg/counter_8_1/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.045     2.387 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.291     2.678    my_seg/counter_8_1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.045     2.723 r  my_seg/counter_8_1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.526     3.249    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.483 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.483    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.148ns  (logic 1.845ns (58.626%)  route 1.302ns (41.374%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.603     1.522    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/WCLK
    SLICE_X2Y91          RAMS32                                       r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.908 f  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/O
                         net (fo=5, routed)           0.177     2.086    my_seg/counter_8_1/spo[30]
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.045     2.131 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.211     2.342    my_seg/counter_8_1/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.045     2.387 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.207     2.594    my_seg/counter_8_1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I3_O)        0.046     2.640 r  my_seg/counter_8_1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.707     3.347    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.323     4.670 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.670    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.169ns  (logic 1.798ns (56.743%)  route 1.371ns (43.257%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.603     1.522    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/WCLK
    SLICE_X2Y91          RAMS32                                       r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.908 f  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/O
                         net (fo=5, routed)           0.177     2.086    my_seg/counter_8_1/spo[30]
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.045     2.131 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.211     2.342    my_seg/counter_8_1/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.045     2.387 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.121     2.508    my_seg/counter_8_1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I2_O)        0.045     2.553 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.862     3.414    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.692 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.692    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.196ns  (logic 1.837ns (57.484%)  route 1.359ns (42.516%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.603     1.522    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/WCLK
    SLICE_X2Y91          RAMS32                                       r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.908 f  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_30_30/SP/O
                         net (fo=5, routed)           0.177     2.086    my_seg/counter_8_1/spo[30]
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.045     2.131 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.211     2.342    my_seg/counter_8_1/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.045     2.387 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.291     2.678    my_seg/counter_8_1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.043     2.721 r  my_seg/counter_8_1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.679     3.400    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     4.718 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.718    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.321ns  (logic 1.842ns (55.471%)  route 1.479ns (44.529%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.602     1.521    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/WCLK
    SLICE_X2Y89          RAMS32                                       r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.907 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/O
                         net (fo=3, routed)           0.129     2.037    my_seg/counter_8_1/spo[12]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045     2.082 f  my_seg/counter_8_1/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.213     2.295    my_seg/counter_8_1/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X5Y88          LUT4 (Prop_lut4_I0_O)        0.045     2.340 r  my_seg/counter_8_1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.213     2.552    my_seg/counter_8_1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.048     2.600 r  my_seg/counter_8_1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.924     3.524    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.318     4.842 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.842    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           310 Endpoints
Min Delay           310 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            mt/u_regfile/rf_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.308ns  (logic 2.341ns (25.146%)  route 6.967ns (74.854%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=9, routed)           2.585     4.063    mt/u_regfile/start_IBUF
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.152     4.215 r  mt/u_regfile/dmem_i_4/O
                         net (fo=32, routed)          1.238     5.453    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/A0
    SLICE_X6Y90          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.339     5.792 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/O
                         net (fo=20, routed)          1.071     6.863    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[15]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.987 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=1, routed)           0.484     7.471    mt/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.961     8.556    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I3_O)        0.124     8.680 r  mt/u_regfile/rf_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.628     9.308    mt/u_regfile/rf_reg_r1_0_31_24_29/DIA0
    SLICE_X6Y97          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.604     5.027    mt/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y97          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_24_29/RAMA/CLK

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            mt/u_regfile/rf_reg_r2_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.246ns  (logic 2.341ns (25.315%)  route 6.905ns (74.685%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=9, routed)           2.585     4.063    mt/u_regfile/start_IBUF
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.152     4.215 r  mt/u_regfile/dmem_i_4/O
                         net (fo=32, routed)          1.238     5.453    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/A0
    SLICE_X6Y90          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.339     5.792 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/O
                         net (fo=20, routed)          1.071     6.863    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[15]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.987 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=1, routed)           0.484     7.471    mt/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.782     8.378    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I1_O)        0.124     8.502 r  mt/u_regfile/rf_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=4, routed)           0.744     9.246    mt/u_regfile/rf_reg_r2_0_31_30_31__0/D
    SLICE_X2Y96          RAMD32                                       r  mt/u_regfile/rf_reg_r2_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.605     5.028    mt/u_regfile/rf_reg_r2_0_31_30_31__0/WCLK
    SLICE_X2Y96          RAMD32                                       r  mt/u_regfile/rf_reg_r2_0_31_30_31__0/DP/CLK

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            mt/u_regfile/rf_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.232ns  (logic 2.341ns (25.353%)  route 6.891ns (74.647%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=9, routed)           2.585     4.063    mt/u_regfile/start_IBUF
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.152     4.215 r  mt/u_regfile/dmem_i_4/O
                         net (fo=32, routed)          1.238     5.453    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/A0
    SLICE_X6Y90          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.339     5.792 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/O
                         net (fo=20, routed)          1.071     6.863    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[15]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.987 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=1, routed)           0.484     7.471    mt/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.755     8.351    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.124     8.475 r  mt/u_regfile/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.757     9.232    mt/u_regfile/rf_reg_r1_0_31_24_29/DIB0
    SLICE_X6Y97          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.604     5.027    mt/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y97          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_24_29/RAMB/CLK

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            mt/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.223ns  (logic 2.341ns (25.378%)  route 6.882ns (74.622%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=9, routed)           2.585     4.063    mt/u_regfile/start_IBUF
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.152     4.215 r  mt/u_regfile/dmem_i_4/O
                         net (fo=32, routed)          1.238     5.453    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/A0
    SLICE_X6Y90          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.339     5.792 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/O
                         net (fo=20, routed)          1.071     6.863    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[15]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.987 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=1, routed)           0.484     7.471    mt/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.867     8.462    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.124     8.586 r  mt/u_regfile/rf_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.637     9.223    mt/u_regfile/rf_reg_r1_0_31_12_17/DIC1
    SLICE_X6Y96          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.603     5.026    mt/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y96          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/CLK

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            mt/u_regfile/rf_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.184ns  (logic 2.341ns (25.485%)  route 6.843ns (74.515%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=9, routed)           2.585     4.063    mt/u_regfile/start_IBUF
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.152     4.215 r  mt/u_regfile/dmem_i_4/O
                         net (fo=32, routed)          1.238     5.453    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/A0
    SLICE_X6Y90          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.339     5.792 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/O
                         net (fo=20, routed)          1.071     6.863    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[15]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.987 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=1, routed)           0.484     7.471    mt/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.755     8.351    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.124     8.475 r  mt/u_regfile/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.709     9.184    mt/u_regfile/rf_reg_r2_0_31_24_29/DIB0
    SLICE_X2Y97          RAMD32                                       r  mt/u_regfile/rf_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.606     5.029    mt/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y97          RAMD32                                       r  mt/u_regfile/rf_reg_r2_0_31_24_29/RAMB/CLK

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            mt/u_regfile/rf_reg_r1_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.181ns  (logic 2.341ns (25.493%)  route 6.841ns (74.507%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=9, routed)           2.585     4.063    mt/u_regfile/start_IBUF
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.152     4.215 r  mt/u_regfile/dmem_i_4/O
                         net (fo=32, routed)          1.238     5.453    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/A0
    SLICE_X6Y90          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.339     5.792 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/O
                         net (fo=20, routed)          1.071     6.863    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[15]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.987 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=1, routed)           0.484     7.471    mt/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.782     8.378    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I1_O)        0.124     8.502 r  mt/u_regfile/rf_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=4, routed)           0.680     9.181    mt/u_regfile/rf_reg_r1_0_31_30_31__0/D
    SLICE_X2Y96          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.605     5.028    mt/u_regfile/rf_reg_r1_0_31_30_31__0/WCLK
    SLICE_X2Y96          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_30_31__0/DP/CLK

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            mt/u_regfile/rf_reg_r1_0_31_30_31__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.181ns  (logic 2.341ns (25.493%)  route 6.841ns (74.507%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=9, routed)           2.585     4.063    mt/u_regfile/start_IBUF
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.152     4.215 r  mt/u_regfile/dmem_i_4/O
                         net (fo=32, routed)          1.238     5.453    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/A0
    SLICE_X6Y90          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.339     5.792 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/O
                         net (fo=20, routed)          1.071     6.863    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[15]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.987 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=1, routed)           0.484     7.471    mt/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.782     8.378    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I1_O)        0.124     8.502 r  mt/u_regfile/rf_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=4, routed)           0.680     9.181    mt/u_regfile/rf_reg_r1_0_31_30_31__0/D
    SLICE_X2Y96          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.605     5.028    mt/u_regfile/rf_reg_r1_0_31_30_31__0/WCLK
    SLICE_X2Y96          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_30_31__0/SP/CLK

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            mt/u_regfile/rf_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.164ns  (logic 2.341ns (25.541%)  route 6.823ns (74.459%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=9, routed)           2.585     4.063    mt/u_regfile/start_IBUF
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.152     4.215 r  mt/u_regfile/dmem_i_4/O
                         net (fo=32, routed)          1.238     5.453    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/A0
    SLICE_X6Y90          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.339     5.792 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/O
                         net (fo=20, routed)          1.071     6.863    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[15]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.987 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=1, routed)           0.484     7.471    mt/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.961     8.556    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I3_O)        0.124     8.680 r  mt/u_regfile/rf_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.484     9.164    mt/u_regfile/rf_reg_r2_0_31_24_29/DIA0
    SLICE_X2Y97          RAMD32                                       r  mt/u_regfile/rf_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.606     5.029    mt/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y97          RAMD32                                       r  mt/u_regfile/rf_reg_r2_0_31_24_29/RAMA/CLK

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            mt/u_regfile/rf_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.149ns  (logic 2.341ns (25.583%)  route 6.808ns (74.417%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=9, routed)           2.585     4.063    mt/u_regfile/start_IBUF
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.152     4.215 r  mt/u_regfile/dmem_i_4/O
                         net (fo=32, routed)          1.238     5.453    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/A0
    SLICE_X6Y90          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.339     5.792 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/O
                         net (fo=20, routed)          1.071     6.863    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[15]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.987 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=1, routed)           0.484     7.471    mt/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.801     8.396    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124     8.520 r  mt/u_regfile/rf_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.629     9.149    mt/u_regfile/rf_reg_r1_0_31_18_23/DIB0
    SLICE_X2Y99          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.606     5.029    mt/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y99          RAMD32                                       r  mt/u_regfile/rf_reg_r1_0_31_18_23/RAMB/CLK

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            mt/u_regfile/rf_reg_r2_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.142ns  (logic 2.341ns (25.603%)  route 6.801ns (74.397%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=9, routed)           2.585     4.063    mt/u_regfile/start_IBUF
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.152     4.215 r  mt/u_regfile/dmem_i_4/O
                         net (fo=32, routed)          1.238     5.453    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/A0
    SLICE_X6Y90          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.339     5.792 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_15_15/SP/O
                         net (fo=20, routed)          1.071     6.863    mt/u_regfile/rf_reg_r1_0_31_12_17_i_3_0[15]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.987 f  mt/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=1, routed)           0.484     7.471    mt/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  mt/u_regfile/rf_reg_r1_0_31_6_11_i_16/O
                         net (fo=20, routed)          0.772     8.367    mt/u_regfile/rf_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I3_O)        0.124     8.491 r  mt/u_regfile/rf_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.651     9.142    mt/u_regfile/rf_reg_r2_0_31_18_23/DIC0
    SLICE_X2Y98          RAMD32                                       r  mt/u_regfile/rf_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.606     5.029    mt/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y98          RAMD32                                       r  mt/u_regfile/rf_reg_r2_0_31_18_23/RAMC/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_seg/Fren_divider2/ce_reg/Q
                            (internal pin)
  Destination:            my_seg/Fren_divider2/q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.042ns (12.234%)  route 0.301ns (87.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          LDCE                         0.000     0.000 r  my_seg/Fren_divider2/ce_reg/Q
                         net (fo=1, routed)           0.156     0.156    my_seg/Fren_divider2/ce
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.042     0.198 r  my_seg/Fren_divider2/q[0]_i_1__0/O
                         net (fo=32, routed)          0.145     0.343    my_seg/Fren_divider2/q[0]_i_1__0_n_0
    SLICE_X2Y77          FDCE                                         r  my_seg/Fren_divider2/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.864     2.029    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  my_seg/Fren_divider2/q_reg[0]/C

Slack:                    inf
  Source:                 my_seg/Fren_divider2/ce_reg/Q
                            (internal pin)
  Destination:            my_seg/Fren_divider2/q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.042ns (12.234%)  route 0.301ns (87.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          LDCE                         0.000     0.000 r  my_seg/Fren_divider2/ce_reg/Q
                         net (fo=1, routed)           0.156     0.156    my_seg/Fren_divider2/ce
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.042     0.198 r  my_seg/Fren_divider2/q[0]_i_1__0/O
                         net (fo=32, routed)          0.145     0.343    my_seg/Fren_divider2/q[0]_i_1__0_n_0
    SLICE_X2Y77          FDCE                                         r  my_seg/Fren_divider2/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.864     2.029    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  my_seg/Fren_divider2/q_reg[1]/C

Slack:                    inf
  Source:                 my_seg/Fren_divider2/ce_reg/Q
                            (internal pin)
  Destination:            my_seg/Fren_divider2/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.042ns (12.234%)  route 0.301ns (87.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          LDCE                         0.000     0.000 r  my_seg/Fren_divider2/ce_reg/Q
                         net (fo=1, routed)           0.156     0.156    my_seg/Fren_divider2/ce
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.042     0.198 r  my_seg/Fren_divider2/q[0]_i_1__0/O
                         net (fo=32, routed)          0.145     0.343    my_seg/Fren_divider2/q[0]_i_1__0_n_0
    SLICE_X2Y77          FDCE                                         r  my_seg/Fren_divider2/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.864     2.029    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  my_seg/Fren_divider2/q_reg[2]/C

Slack:                    inf
  Source:                 my_seg/Fren_divider2/ce_reg/Q
                            (internal pin)
  Destination:            my_seg/Fren_divider2/q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.042ns (12.234%)  route 0.301ns (87.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          LDCE                         0.000     0.000 r  my_seg/Fren_divider2/ce_reg/Q
                         net (fo=1, routed)           0.156     0.156    my_seg/Fren_divider2/ce
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.042     0.198 r  my_seg/Fren_divider2/q[0]_i_1__0/O
                         net (fo=32, routed)          0.145     0.343    my_seg/Fren_divider2/q[0]_i_1__0_n_0
    SLICE_X2Y77          FDCE                                         r  my_seg/Fren_divider2/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.864     2.029    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  my_seg/Fren_divider2/q_reg[3]/C

Slack:                    inf
  Source:                 my_seg/Fren_divider2/ce_reg/Q
                            (internal pin)
  Destination:            my_seg/Fren_divider2/q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.042ns (11.825%)  route 0.313ns (88.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          LDCE                         0.000     0.000 r  my_seg/Fren_divider2/ce_reg/Q
                         net (fo=1, routed)           0.156     0.156    my_seg/Fren_divider2/ce
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.042     0.198 r  my_seg/Fren_divider2/q[0]_i_1__0/O
                         net (fo=32, routed)          0.157     0.355    my_seg/Fren_divider2/q[0]_i_1__0_n_0
    SLICE_X2Y79          FDCE                                         r  my_seg/Fren_divider2/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.866     2.031    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_seg/Fren_divider2/q_reg[10]/C

Slack:                    inf
  Source:                 my_seg/Fren_divider2/ce_reg/Q
                            (internal pin)
  Destination:            my_seg/Fren_divider2/q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.042ns (11.825%)  route 0.313ns (88.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          LDCE                         0.000     0.000 r  my_seg/Fren_divider2/ce_reg/Q
                         net (fo=1, routed)           0.156     0.156    my_seg/Fren_divider2/ce
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.042     0.198 r  my_seg/Fren_divider2/q[0]_i_1__0/O
                         net (fo=32, routed)          0.157     0.355    my_seg/Fren_divider2/q[0]_i_1__0_n_0
    SLICE_X2Y79          FDCE                                         r  my_seg/Fren_divider2/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.866     2.031    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_seg/Fren_divider2/q_reg[11]/C

Slack:                    inf
  Source:                 my_seg/Fren_divider2/ce_reg/Q
                            (internal pin)
  Destination:            my_seg/Fren_divider2/q_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.042ns (11.825%)  route 0.313ns (88.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          LDCE                         0.000     0.000 r  my_seg/Fren_divider2/ce_reg/Q
                         net (fo=1, routed)           0.156     0.156    my_seg/Fren_divider2/ce
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.042     0.198 r  my_seg/Fren_divider2/q[0]_i_1__0/O
                         net (fo=32, routed)          0.157     0.355    my_seg/Fren_divider2/q[0]_i_1__0_n_0
    SLICE_X2Y79          FDCE                                         r  my_seg/Fren_divider2/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.866     2.031    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_seg/Fren_divider2/q_reg[8]/C

Slack:                    inf
  Source:                 my_seg/Fren_divider2/ce_reg/Q
                            (internal pin)
  Destination:            my_seg/Fren_divider2/q_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.042ns (11.825%)  route 0.313ns (88.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          LDCE                         0.000     0.000 r  my_seg/Fren_divider2/ce_reg/Q
                         net (fo=1, routed)           0.156     0.156    my_seg/Fren_divider2/ce
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.042     0.198 r  my_seg/Fren_divider2/q[0]_i_1__0/O
                         net (fo=32, routed)          0.157     0.355    my_seg/Fren_divider2/q[0]_i_1__0_n_0
    SLICE_X2Y79          FDCE                                         r  my_seg/Fren_divider2/q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.866     2.031    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_seg/Fren_divider2/q_reg[9]/C

Slack:                    inf
  Source:                 my_seg/Fren_divider2/ce_reg/Q
                            (internal pin)
  Destination:            my_seg/Fren_divider2/q_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.042ns (9.771%)  route 0.388ns (90.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          LDCE                         0.000     0.000 r  my_seg/Fren_divider2/ce_reg/Q
                         net (fo=1, routed)           0.156     0.156    my_seg/Fren_divider2/ce
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.042     0.198 r  my_seg/Fren_divider2/q[0]_i_1__0/O
                         net (fo=32, routed)          0.232     0.430    my_seg/Fren_divider2/q[0]_i_1__0_n_0
    SLICE_X2Y80          FDCE                                         r  my_seg/Fren_divider2/q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.867     2.032    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  my_seg/Fren_divider2/q_reg[12]/C

Slack:                    inf
  Source:                 my_seg/Fren_divider2/ce_reg/Q
                            (internal pin)
  Destination:            my_seg/Fren_divider2/q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.042ns (9.771%)  route 0.388ns (90.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          LDCE                         0.000     0.000 r  my_seg/Fren_divider2/ce_reg/Q
                         net (fo=1, routed)           0.156     0.156    my_seg/Fren_divider2/ce
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.042     0.198 r  my_seg/Fren_divider2/q[0]_i_1__0/O
                         net (fo=32, routed)          0.232     0.430    my_seg/Fren_divider2/q[0]_i_1__0_n_0
    SLICE_X2Y80          FDCE                                         r  my_seg/Fren_divider2/q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.867     2.032    my_seg/Fren_divider2/clk_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  my_seg/Fren_divider2/q_reg[13]/C





