==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.422 GB.
INFO: [HLS 200-10] Analyzing design file 'VitisClavaAutomation/src/example.c' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'F' (VitisClavaAutomation/src/example.c:6:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'i' (VitisClavaAutomation/src/example.c:11:43)
ERROR: [HLS 207-3776] use of undeclared identifier 'F' (VitisClavaAutomation/src/example.c:13:29)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.021 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.946 seconds; peak allocated memory: 1.422 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file 'VitisClavaAutomation/src/example.c' ... 
WARNING: [HLS 207-4840] control reaches end of non-void function (VitisClavaAutomation/src/example.c:8:1)
ERROR: [HLS 207-3776] use of undeclared identifier 'i' (VitisClavaAutomation/src/example.c:10:43)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.675 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'VitisClavaAutomation/src/example.c' ... 
WARNING: [HLS 207-4840] control reaches end of non-void function (VitisClavaAutomation/src/example.c:8:1)
WARNING: [HLS 207-4840] control reaches end of non-void function (VitisClavaAutomation/src/example.c:15:1)
ERROR: [HLS 207-4840] control reaches end of non-void function (VitisClavaAutomation/src/example.c:8:1)
ERROR: [HLS 207-4840] control reaches end of non-void function (VitisClavaAutomation/src/example.c:15:1)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.391 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.706 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file 'VitisClavaAutomation/src/example.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.916 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_11_1' (VitisClavaAutomation/src/example.c:11:19) in function 'maddv' partially with a factor of 32 (VitisClavaAutomation/src/example.c:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.573 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.443 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (VitisClavaAutomation/src/example.c:11) in function 'maddv' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'maddv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maddv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-885] The II Violation in module 'maddv' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation ('A_load_1', VitisClavaAutomation/src/example.c:13) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'maddv' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation ('A_load_3', VitisClavaAutomation/src/example.c:13) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'maddv' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation ('A_load_5', VitisClavaAutomation/src/example.c:13) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'maddv' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation ('A_load_7', VitisClavaAutomation/src/example.c:13) on array 'A' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'maddv' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation ('A_load_21', VitisClavaAutomation/src/example.c:13) on array 'A' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'maddv' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation ('A_load_29', VitisClavaAutomation/src/example.c:13) on array 'A' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.971 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maddv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'maddv/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maddv/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maddv/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'maddv' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maddv' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'maddv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.959 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 1.443 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for maddv.
INFO: [VLOG 209-307] Generating Verilog RTL for maddv.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 267.67 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.524 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.912 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'VitisClavaAutomation/src/example.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_11_1' (VitisClavaAutomation/src/example.c:11:19) in function 'maddv' partially with a factor of 32 (VitisClavaAutomation/src/example.c:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.596 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 1.442 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (VitisClavaAutomation/src/example.c:11) in function 'maddv' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'maddv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maddv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-885] The II Violation in module 'maddv' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation ('A_load_1', VitisClavaAutomation/src/example.c:13) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'maddv' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation ('A_load_3', VitisClavaAutomation/src/example.c:13) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'maddv' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation ('A_load_5', VitisClavaAutomation/src/example.c:13) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'maddv' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation ('A_load_7', VitisClavaAutomation/src/example.c:13) on array 'A' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'maddv' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation ('A_load_21', VitisClavaAutomation/src/example.c:13) on array 'A' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'maddv' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation ('A_load_29', VitisClavaAutomation/src/example.c:13) on array 'A' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maddv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'maddv/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maddv/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maddv/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'maddv' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maddv' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'maddv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.875 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.442 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for maddv.
INFO: [VLOG 209-307] Generating Verilog RTL for maddv.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 267.67 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.633 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file VitisClavaAutomation/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 55.236 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 87.149 seconds; peak allocated memory: 1.442 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Oct 17 11:11:45 2022...
