------- FILE gameobjects.asm LEVEL 1 PASS 2
      1  fffe					      processor	6502
      2  10000 ????
------- FILE vcs.h LEVEL 2 PASS 2
      0  10000 ????				       include	"vcs.h"
      1  10000 ????						; VCS.H
      2  10000 ????						; Version 1.05, 13/November/2003
      3  10000 ????
      4  10000 ????		00 69	    VERSION_VCS =	105
      5  10000 ????
      6  10000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines hardware registers and memory mapping for the
     11  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     16  10000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     17  10000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     18  10000 ????						; with your views.  Please contribute, if you think you can improve this
     19  10000 ????						; file!
     20  10000 ????						;
     21  10000 ????						; Latest Revisions...
     22  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     23  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     24  10000 ????						;			    This will allow conditional code to verify VCS.H being
     25  10000 ????						;			    used for code assembly.
     26  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     27  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     28  10000 ????						;			 mirrored reading/writing differences.	This is more a 
     29  10000 ????						;			 readability issue, and binary compatibility with disassembled
     30  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     31  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     32  10000 ????						;			 which was broken by the use of segments in this file, as
     33  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     34  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     35  10000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     36  10000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     37  10000 ????						;						   it is safe to leave it undefined, and the base address will
     38  10000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     39  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     40  10000 ????						;			  - register definitions are now generated through assignment
     41  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     42  10000 ????						;			    address architecture.
     43  10000 ????						; 1.0	22/MAR/2003		Initial release
     44  10000 ????
     45  10000 ????
     46  10000 ????						;-------------------------------------------------------------------------------
     47  10000 ????
     48  10000 ????						; TIA_BASE_ADDRESS
     49  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     50  10000 ????						; Normally 0, the base address should (externally, before including this file)
     51  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     52  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     53  10000 ????						; < $40 as a bankswitch.
     54  10000 ????
     55  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     56  10000 ????			   -TIA_BASE_ADDRESS =	0
     57  10000 ????				       ENDIF
     58  10000 ????
     59  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     60  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     61  10000 ????						; *OR* by declaring the label before including this file, eg:
     62  10000 ????						; TIA_BASE_ADDRESS = $40
     63  10000 ????						;   include "vcs.h"
     64  10000 ????
     65  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     66  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     67  10000 ????						; for the mirrored ROM hardware registers.
     68  10000 ????
     69  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     70  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined, 
     71  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     72  10000 ????
     73  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     74  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     75  10000 ????				       ENDIF
     76  10000 ????
     77  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     78  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     79  10000 ????				       ENDIF
     80  10000 ????
     81  10000 ????						;-------------------------------------------------------------------------------
     82  10000 ????
     83 U002d ????				      SEG.U	TIA_REGISTERS_WRITE
     84 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     85 U0000
     86 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     87 U0000
     88 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     89 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     90 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     91 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     92 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     93 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     94 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     95 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     96 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     97 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     98 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
     99 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    100 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    101 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    102 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    103 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    104 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    105 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    106 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    107 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    108 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    109 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    110 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    111 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    112 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    113 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    114 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    115 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    116 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    117 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    118 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    119 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    120 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    121 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    122 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    123 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    124 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    125 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    126 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    127 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    128 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    129 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    130 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    131 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    132 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    133 U002d
    134 U002d							;-------------------------------------------------------------------------------
    135 U002d
    136 U000e ????				      SEG.U	TIA_REGISTERS_READ
    137 U0000					      ORG	TIA_BASE_READ_ADDRESS
    138 U0000
    139 U0000							;											bit 7	 bit 6
    140 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    141 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    142 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    143 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    144 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    145 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    146 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    147 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    148 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    149 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    150 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    151 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    152 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    153 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    154 U000e
    155 U000e							;-------------------------------------------------------------------------------
    156 U000e
    157 U0298 ????				      SEG.U	RIOT
    158 U0280					      ORG	$280
    159 U0280
    160 U0280							; RIOT MEMORY MAP
    161 U0280
    162 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    163 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    164 U0281
    165 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    166 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    167 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    168 U0284		       00	   INTIM      ds	1	; $284		Timer output
    169 U0285
    170 U0285		       00	   TIMINT     ds	1	; $285
    171 U0286
    172 U0286							; Unused/undefined registers ($285-$294)
    173 U0286
    174 U0286		       00		      ds	1	; $286
    175 U0287		       00		      ds	1	; $287
    176 U0288		       00		      ds	1	; $288
    177 U0289		       00		      ds	1	; $289
    178 U028a		       00		      ds	1	; $28A
    179 U028b		       00		      ds	1	; $28B
    180 U028c		       00		      ds	1	; $28C
    181 U028d		       00		      ds	1	; $28D
    182 U028e		       00		      ds	1	; $28E
    183 U028f		       00		      ds	1	; $28F
    184 U0290		       00		      ds	1	; $290
    185 U0291		       00		      ds	1	; $291
    186 U0292		       00		      ds	1	; $292
    187 U0293		       00		      ds	1	; $293
    188 U0294
    189 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    190 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    191 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    192 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    193 U0298
    194 U0298							;-------------------------------------------------------------------------------
    195 U0298							; The following required for back-compatibility with code which does not use
    196 U0298							; segments.
    197 U0298
    198  0000 ????				      SEG
    199  0000 ????
    200  0000 ????						; EOF
------- FILE gameobjects.asm
------- FILE macro.h LEVEL 2 PASS 2
      0  0000 ????				      include	"macro.h"
      1  0000 ????						; MACRO.H
      2  0000 ????						; Version 1.06, 3/SEPTEMBER/2004
      3  0000 ????
      4  0000 ????	       00 6a	   VERSION_MACRO =	106
      5  0000 ????
      6  0000 ????						;
      7  0000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  0000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
      9  0000 ????						;
     10  0000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  0000 ????						; It is distributed as a companion machine-specific support package
     12  0000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  0000 ????						; available at at http://www.atari2600.org/dasm
     14  0000 ????						;
     15  0000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     16  0000 ????						; contents, or would like to add something, please write to me
     17  0000 ????						; (atari2600@taswegian.com) with your contribution.
     18  0000 ????						;
     19  0000 ????						; Latest Revisions...
     20  0000 ????						;
     21  0000 ????						; 1.06  03/SEP/2004	 - nice revision of VERTICAL_BLANK (Edwin Blink)
     22  0000 ????						; 1.05  14/NOV/2003	 - Added VERSION_MACRO equate (which will reflect 100x version #)
     23  0000 ????						;			   This will allow conditional code to verify MACRO.H being
     24  0000 ????						;			   used for code assembly.
     25  0000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     26  0000 ????						;
     27  0000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     28  0000 ????						;
     29  0000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     30  0000 ????						;			   (standardised macro for vertical synch code)
     31  0000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added. 
     32  0000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     33  0000 ????						; 1.0	22/MAR/2003		Initial release
     34  0000 ????
     35  0000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage, 
     36  0000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     37  0000 ????						;   If you do not allow illegal opcode usage, you must include this file 
     38  0000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     39  0000 ????						;   registers and require them to be defined first).
     40  0000 ????
     41  0000 ????						; Available macros...
     42  0000 ????						;   SLEEP n		 - sleep for n cycles
     43  0000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     44  0000 ????						;   CLEAN_START	 - set machine to known state on startup
     45  0000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     46  0000 ????
     47  0000 ????						;-------------------------------------------------------------------------------
     48  0000 ????						; SLEEP duration
     49  0000 ????						; Original author: Thomas Jentzsch
     50  0000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     51  0000 ????						; useful for code where precise timing is required.
     52  0000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     53  0000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     54  0000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     55  0000 ????
     56  0000 ????				      MAC	sleep
     57  0000 ????			   .CYCLES    SET	{1}
     58  0000 ????
     59  0000 ????				      IF	.CYCLES < 2
     60  0000 ????				      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     61  0000 ????				      ERR
     62  0000 ????				      ENDIF
     63  0000 ????
     64  0000 ????				      IF	.CYCLES & 1
     65  0000 ????				      IFNCONST	NO_ILLEGAL_OPCODES
     66  0000 ????				      nop	0
     67  0000 ????				      ELSE
     68  0000 ????				      bit	VSYNC
     69  0000 ????				      ENDIF
     70  0000 ????			   .CYCLES    SET	.CYCLES - 3
     71  0000 ????				      ENDIF
     72  0000 ????
     73  0000 ????				      REPEAT	.CYCLES / 2
     74  0000 ????				      nop
     75  0000 ????				      REPEND
     76  0000 ????				      ENDM		;usage: SLEEP n (n>1)
     77  0000 ????
     78  0000 ????						;-------------------------------------------------------------------------------
     79  0000 ????						; VERTICAL_SYNC
     80  0000 ????						; revised version by Edwin Blink -- saves bytes!
     81  0000 ????						; Inserts the code required for a proper 3 scanline vertical sync sequence
     82  0000 ????						; Note: Alters the accumulator
     83  0000 ????
     84  0000 ????						; OUT: A = 0
     85  0000 ????
     86  0000 ????				      MAC	vertical_sync
     87  0000 ????				      lda	#%1110	; each '1' bits generate a VSYNC ON line (bits 1..3)
     88  0000 ????			   .VSLP1     sta	WSYNC	; 1st '0' bit resets Vsync, 2nd '0' bit exit loop
     89  0000 ????				      sta	VSYNC
     90  0000 ????				      lsr
     91  0000 ????				      bne	.VSLP1	; branch until VYSNC has been reset
     92  0000 ????				      ENDM
     93  0000 ????
     94  0000 ????						;-------------------------------------------------------------------------------
     95  0000 ????						; CLEAN_START
     96  0000 ????						; Original author: Andrew Davie
     97  0000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
     98  0000 ????						; Sets stack pointer to $FF, and all registers to 0
     99  0000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    100  0000 ????						; Use as very first section of code on boot (ie: at reset)
    101  0000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    102  0000 ????
    103  0000 ????				      MAC	clean_start
    104  0000 ????				      sei
    105  0000 ????				      cld
    106  0000 ????
    107  0000 ????				      ldx	#0
    108  0000 ????				      txa
    109  0000 ????				      tay
    110  0000 ????			   .CLEAR_STACK dex
    111  0000 ????				      txs
    112  0000 ????				      pha
    113  0000 ????				      bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    114  0000 ????
    115  0000 ????				      ENDM
    116  0000 ????
    117  0000 ????						;-------------------------------------------------------
    118  0000 ????						; SET_POINTER
    119  0000 ????						; Original author: Manuel Rotschkar
    120  0000 ????						;
    121  0000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    122  0000 ????						;
    123  0000 ????						; Usage: SET_POINTER pointer, address
    124  0000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    125  0000 ????						;
    126  0000 ????						; Note: Alters the accumulator, NZ flags
    127  0000 ????						; IN 1: 2 byte RAM location reserved for pointer
    128  0000 ????						; IN 2: absolute address
    129  0000 ????
    130  0000 ????				      MAC	set_pointer
    131  0000 ????			   .POINTER   SET	{1}
    132  0000 ????			   .ADDRESS   SET	{2}
    133  0000 ????
    134  0000 ????				      LDA	#<.ADDRESS	; Get Lowbyte of Address
    135  0000 ????				      STA	.POINTER	; Store in pointer
    136  0000 ????				      LDA	#>.ADDRESS	; Get Hibyte of Address
    137  0000 ????				      STA	.POINTER+1	; Store in pointer+1
    138  0000 ????
    139  0000 ????				      ENDM
    140  0000 ????
    141  0000 ????						;-------------------------------------------------------
    142  0000 ????						; BOUNDARY byte#
    143  0000 ????						; Original author: Denis Debro (borrowed from Bob Smith / Thomas)
    144  0000 ????						;
    145  0000 ????						; Push data to a certain position inside a page and keep count of how
    146  0000 ????						; many free bytes the programmer will have.
    147  0000 ????						;
    148  0000 ????						; eg: BOUNDARY 5    ; position at byte #5 in page
    149  0000 ????
    150  0000 ????			   .FREE_BYTES SET	0
    151  0000 ????				      MAC	boundary
    152  0000 ????				      REPEAT	256
    153  0000 ????				      IF	<. % {1} = 0
    154  0000 ????				      MEXIT
    155  0000 ????				      ELSE
    156  0000 ????			   .FREE_BYTES SET	.FREE_BYTES + 1
    157  0000 ????				      .byte	$00
    158  0000 ????				      ENDIF
    159  0000 ????				      REPEND
    160  0000 ????				      ENDM
    161  0000 ????
    162  0000 ????
    163  0000 ????						; EOF
------- FILE gameobjects.asm
      5  0000 ????
      6  10000 ????				       seg	code
      7  f000					      org	$F000
      8  f000
      9  f000				   Start
      0  f000					      CLEAN_START
      1  f000		       78		      sei
      2  f001		       d8		      cld
      3  f002
      4  f002		       a2 00		      ldx	#0
      5  f004		       8a		      txa
      6  f005		       a8		      tay
      7  f006		       ca	   .CLEAR_STACK dex
      8  f007		       9a		      txs
      9  f008		       48		      pha
     10  f009		       d0 fb		      bne	.CLEAR_STACK
     11  f00b
     11  f00b
     12  f00b							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     13  f00b							; Set Game Colors
     14  f00b							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     15  f00b
     16  f00b		       a2 70		      ldx	#$70
     17  f00d		       86 09		      stx	COLUBK
     18  f00f
     19  f00f		       a2 0f		      ldx	#%1111
     20  f011		       86 08		      stx	COLUPF
     21  f013
     22  f013		       a2 6e		      ldx	#$6E
     23  f015		       86 06		      stx	COLUP0
     24  f017
     25  f017		       a2 cc		      ldx	#$CC
     26  f019		       86 07		      stx	COLUP1
     27  f01b
     28  f01b							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     29  f01b							; Start a new frame by turning on VBLANK and VSYNC
     30  f01b							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     31  f01b
     32  f01b				   NextFrame
     33  f01b		       a9 02		      lda	#2
     34  f01d		       85 00		      sta	VSYNC
     35  f01f		       85 01		      sta	VBLANK
     36  f021
     37  f021							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     38  f021							; Generate the three lines of VSYNC
     39  f021							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     40  f021
     41  f021					      REPEAT	3
     42  f021		       85 02		      sta	WSYNC
     41  f021					      REPEND
     42  f023		       85 02		      sta	WSYNC
     41  f023					      REPEND
     42  f025		       85 02		      sta	WSYNC
     43  f027					      REPEND
     44  f027
     45  f027		       a9 00		      lda	#0
     46  f029		       85 00		      sta	VSYNC
     47  f02b
     48  f02b							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     49  f02b							; Let TIA output 37 lines of VBLANK
     50  f02b							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     51  f02b
     52  f02b					      REPEAT	37
     53  f02b		       85 02		      sta	WSYNC
     52  f02b					      REPEND
     53  f02d		       85 02		      sta	WSYNC
     52  f02d					      REPEND
     53  f02f		       85 02		      sta	WSYNC
     52  f02f					      REPEND
     53  f031		       85 02		      sta	WSYNC
     52  f031					      REPEND
     53  f033		       85 02		      sta	WSYNC
     52  f033					      REPEND
     53  f035		       85 02		      sta	WSYNC
     52  f035					      REPEND
     53  f037		       85 02		      sta	WSYNC
     52  f037					      REPEND
     53  f039		       85 02		      sta	WSYNC
     52  f039					      REPEND
     53  f03b		       85 02		      sta	WSYNC
     52  f03b					      REPEND
     53  f03d		       85 02		      sta	WSYNC
     52  f03d					      REPEND
     53  f03f		       85 02		      sta	WSYNC
     52  f03f					      REPEND
     53  f041		       85 02		      sta	WSYNC
     52  f041					      REPEND
     53  f043		       85 02		      sta	WSYNC
     52  f043					      REPEND
     53  f045		       85 02		      sta	WSYNC
     52  f045					      REPEND
     53  f047		       85 02		      sta	WSYNC
     52  f047					      REPEND
     53  f049		       85 02		      sta	WSYNC
     52  f049					      REPEND
     53  f04b		       85 02		      sta	WSYNC
     52  f04b					      REPEND
     53  f04d		       85 02		      sta	WSYNC
     52  f04d					      REPEND
     53  f04f		       85 02		      sta	WSYNC
     52  f04f					      REPEND
     53  f051		       85 02		      sta	WSYNC
     52  f051					      REPEND
     53  f053		       85 02		      sta	WSYNC
     52  f053					      REPEND
     53  f055		       85 02		      sta	WSYNC
     52  f055					      REPEND
     53  f057		       85 02		      sta	WSYNC
     52  f057					      REPEND
     53  f059		       85 02		      sta	WSYNC
     52  f059					      REPEND
     53  f05b		       85 02		      sta	WSYNC
     52  f05b					      REPEND
     53  f05d		       85 02		      sta	WSYNC
     52  f05d					      REPEND
     53  f05f		       85 02		      sta	WSYNC
     52  f05f					      REPEND
     53  f061		       85 02		      sta	WSYNC
     52  f061					      REPEND
     53  f063		       85 02		      sta	WSYNC
     52  f063					      REPEND
     53  f065		       85 02		      sta	WSYNC
     52  f065					      REPEND
     53  f067		       85 02		      sta	WSYNC
     52  f067					      REPEND
     53  f069		       85 02		      sta	WSYNC
     52  f069					      REPEND
     53  f06b		       85 02		      sta	WSYNC
     52  f06b					      REPEND
     53  f06d		       85 02		      sta	WSYNC
     52  f06d					      REPEND
     53  f06f		       85 02		      sta	WSYNC
     52  f06f					      REPEND
     53  f071		       85 02		      sta	WSYNC
     52  f071					      REPEND
     53  f073		       85 02		      sta	WSYNC
     54  f075					      REPEND
     55  f075
     56  f075		       a9 00		      lda	#0
     57  f077		       85 01		      sta	VBLANK
     58  f079
     59  f079							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     60  f079							; Draw 192 visible scanlines
     61  f079							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     62  f079
     63  f079					      REPEAT	10
     64  f079		       85 02		      sta	WSYNC
     63  f079					      REPEND
     64  f07b		       85 02		      sta	WSYNC
     63  f07b					      REPEND
     64  f07d		       85 02		      sta	WSYNC
     63  f07d					      REPEND
     64  f07f		       85 02		      sta	WSYNC
     63  f07f					      REPEND
     64  f081		       85 02		      sta	WSYNC
     63  f081					      REPEND
     64  f083		       85 02		      sta	WSYNC
     63  f083					      REPEND
     64  f085		       85 02		      sta	WSYNC
     63  f085					      REPEND
     64  f087		       85 02		      sta	WSYNC
     63  f087					      REPEND
     64  f089		       85 02		      sta	WSYNC
     63  f089					      REPEND
     64  f08b		       85 02		      sta	WSYNC
     65  f08d					      REPEND
     66  f08d
     67  f08d							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     68  f08d							; Draw Scoreboard
     69  f08d							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     70  f08d
     71  f08d		       a0 00		      ldy	#0
     72  f08f				   ScoreboardLoop
     73  f08f		       b9 f2 ff 	      lda	NumberBitmap,Y
     74  f092		       85 0e		      sta	PF1
     75  f094		       85 02		      sta	WSYNC
     76  f096		       c8		      iny
     77  f097		       c0 0a		      cpy	#10
     78  f099		       d0 f4		      bne	ScoreboardLoop
     79  f09b
     80  f09b							; Disable playfield
     81  f09b		       a9 00		      lda	#0
     82  f09d		       85 0e		      sta	PF1
     83  f09f
     84  f09f							; Draw 50 empty scanlines
     85  f09f					      REPEAT	50
     86  f09f		       85 02		      sta	WSYNC
     85  f09f					      REPEND
     86  f0a1		       85 02		      sta	WSYNC
     85  f0a1					      REPEND
     86  f0a3		       85 02		      sta	WSYNC
     85  f0a3					      REPEND
     86  f0a5		       85 02		      sta	WSYNC
     85  f0a5					      REPEND
     86  f0a7		       85 02		      sta	WSYNC
     85  f0a7					      REPEND
     86  f0a9		       85 02		      sta	WSYNC
     85  f0a9					      REPEND
     86  f0ab		       85 02		      sta	WSYNC
     85  f0ab					      REPEND
     86  f0ad		       85 02		      sta	WSYNC
     85  f0ad					      REPEND
     86  f0af		       85 02		      sta	WSYNC
     85  f0af					      REPEND
     86  f0b1		       85 02		      sta	WSYNC
     85  f0b1					      REPEND
     86  f0b3		       85 02		      sta	WSYNC
     85  f0b3					      REPEND
     86  f0b5		       85 02		      sta	WSYNC
     85  f0b5					      REPEND
     86  f0b7		       85 02		      sta	WSYNC
     85  f0b7					      REPEND
     86  f0b9		       85 02		      sta	WSYNC
     85  f0b9					      REPEND
     86  f0bb		       85 02		      sta	WSYNC
     85  f0bb					      REPEND
     86  f0bd		       85 02		      sta	WSYNC
     85  f0bd					      REPEND
     86  f0bf		       85 02		      sta	WSYNC
     85  f0bf					      REPEND
     86  f0c1		       85 02		      sta	WSYNC
     85  f0c1					      REPEND
     86  f0c3		       85 02		      sta	WSYNC
     85  f0c3					      REPEND
     86  f0c5		       85 02		      sta	WSYNC
     85  f0c5					      REPEND
     86  f0c7		       85 02		      sta	WSYNC
     85  f0c7					      REPEND
     86  f0c9		       85 02		      sta	WSYNC
     85  f0c9					      REPEND
     86  f0cb		       85 02		      sta	WSYNC
     85  f0cb					      REPEND
     86  f0cd		       85 02		      sta	WSYNC
     85  f0cd					      REPEND
     86  f0cf		       85 02		      sta	WSYNC
     85  f0cf					      REPEND
     86  f0d1		       85 02		      sta	WSYNC
     85  f0d1					      REPEND
     86  f0d3		       85 02		      sta	WSYNC
     85  f0d3					      REPEND
     86  f0d5		       85 02		      sta	WSYNC
     85  f0d5					      REPEND
     86  f0d7		       85 02		      sta	WSYNC
     85  f0d7					      REPEND
     86  f0d9		       85 02		      sta	WSYNC
     85  f0d9					      REPEND
     86  f0db		       85 02		      sta	WSYNC
     85  f0db					      REPEND
     86  f0dd		       85 02		      sta	WSYNC
     85  f0dd					      REPEND
     86  f0df		       85 02		      sta	WSYNC
     85  f0df					      REPEND
     86  f0e1		       85 02		      sta	WSYNC
     85  f0e1					      REPEND
     86  f0e3		       85 02		      sta	WSYNC
     85  f0e3					      REPEND
     86  f0e5		       85 02		      sta	WSYNC
     85  f0e5					      REPEND
     86  f0e7		       85 02		      sta	WSYNC
     85  f0e7					      REPEND
     86  f0e9		       85 02		      sta	WSYNC
     85  f0e9					      REPEND
     86  f0eb		       85 02		      sta	WSYNC
     85  f0eb					      REPEND
     86  f0ed		       85 02		      sta	WSYNC
     85  f0ed					      REPEND
     86  f0ef		       85 02		      sta	WSYNC
     85  f0ef					      REPEND
     86  f0f1		       85 02		      sta	WSYNC
     85  f0f1					      REPEND
     86  f0f3		       85 02		      sta	WSYNC
     85  f0f3					      REPEND
     86  f0f5		       85 02		      sta	WSYNC
     85  f0f5					      REPEND
     86  f0f7		       85 02		      sta	WSYNC
     85  f0f7					      REPEND
     86  f0f9		       85 02		      sta	WSYNC
     85  f0f9					      REPEND
     86  f0fb		       85 02		      sta	WSYNC
     85  f0fb					      REPEND
     86  f0fd		       85 02		      sta	WSYNC
     85  f0fd					      REPEND
     86  f0ff		       85 02		      sta	WSYNC
     85  f0ff					      REPEND
     86  f101		       85 02		      sta	WSYNC
     87  f103					      REPEND
     88  f103
     89  f103							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     90  f103							; Displays 10 scanlines for player one
     91  f103							; Pulls data from an array of bytes defined at PlayerBitmap
     92  f103							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     93  f103
     94  f103		       a0 00		      ldy	#0
     95  f105				   PlayerLoop
     96  f105		       b9 e8 ff 	      lda	PlayerBitmap,Y
     97  f108		       85 1b		      sta	GRP0
     98  f10a		       85 02		      sta	WSYNC
     99  f10c		       c8		      iny
    100  f10d		       c0 0a		      cpy	#10
    101  f10f		       d0 f4		      bne	PlayerLoop
    102  f111
    103  f111		       a9 00		      lda	#0
    104  f113		       85 1b		      sta	GRP0
    105  f115
    106  f115							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    107  f115							; Displays 10 scanlines for player two
    108  f115							; Pulls data from an array of bytes defined at PlayerBitmap
    109  f115							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    110  f115
    111  f115		       a0 00		      ldy	#0
    112  f117				   PlayerTwoLoop
    113  f117		       b9 e8 ff 	      lda	PlayerBitmap,Y
    114  f11a		       85 1c		      sta	GRP1
    115  f11c		       85 02		      sta	WSYNC
    116  f11e		       c8		      iny
    117  f11f		       c0 0a		      cpy	#10
    118  f121		       d0 f4		      bne	PlayerTwoLoop
    119  f123
    120  f123		       a9 00		      lda	#0
    121  f125		       85 1c		      sta	GRP1
    122  f127
    123  f127							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    124  f127							; Draw remaining 102 scanlines
    125  f127							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    126  f127
    127  f127					      REPEAT	102
    128  f127		       85 02		      sta	WSYNC
    127  f127					      REPEND
    128  f129		       85 02		      sta	WSYNC
    127  f129					      REPEND
    128  f12b		       85 02		      sta	WSYNC
    127  f12b					      REPEND
    128  f12d		       85 02		      sta	WSYNC
    127  f12d					      REPEND
    128  f12f		       85 02		      sta	WSYNC
    127  f12f					      REPEND
    128  f131		       85 02		      sta	WSYNC
    127  f131					      REPEND
    128  f133		       85 02		      sta	WSYNC
    127  f133					      REPEND
    128  f135		       85 02		      sta	WSYNC
    127  f135					      REPEND
    128  f137		       85 02		      sta	WSYNC
    127  f137					      REPEND
    128  f139		       85 02		      sta	WSYNC
    127  f139					      REPEND
    128  f13b		       85 02		      sta	WSYNC
    127  f13b					      REPEND
    128  f13d		       85 02		      sta	WSYNC
    127  f13d					      REPEND
    128  f13f		       85 02		      sta	WSYNC
    127  f13f					      REPEND
    128  f141		       85 02		      sta	WSYNC
    127  f141					      REPEND
    128  f143		       85 02		      sta	WSYNC
    127  f143					      REPEND
    128  f145		       85 02		      sta	WSYNC
    127  f145					      REPEND
    128  f147		       85 02		      sta	WSYNC
    127  f147					      REPEND
    128  f149		       85 02		      sta	WSYNC
    127  f149					      REPEND
    128  f14b		       85 02		      sta	WSYNC
    127  f14b					      REPEND
    128  f14d		       85 02		      sta	WSYNC
    127  f14d					      REPEND
    128  f14f		       85 02		      sta	WSYNC
    127  f14f					      REPEND
    128  f151		       85 02		      sta	WSYNC
    127  f151					      REPEND
    128  f153		       85 02		      sta	WSYNC
    127  f153					      REPEND
    128  f155		       85 02		      sta	WSYNC
    127  f155					      REPEND
    128  f157		       85 02		      sta	WSYNC
    127  f157					      REPEND
    128  f159		       85 02		      sta	WSYNC
    127  f159					      REPEND
    128  f15b		       85 02		      sta	WSYNC
    127  f15b					      REPEND
    128  f15d		       85 02		      sta	WSYNC
    127  f15d					      REPEND
    128  f15f		       85 02		      sta	WSYNC
    127  f15f					      REPEND
    128  f161		       85 02		      sta	WSYNC
    127  f161					      REPEND
    128  f163		       85 02		      sta	WSYNC
    127  f163					      REPEND
    128  f165		       85 02		      sta	WSYNC
    127  f165					      REPEND
    128  f167		       85 02		      sta	WSYNC
    127  f167					      REPEND
    128  f169		       85 02		      sta	WSYNC
    127  f169					      REPEND
    128  f16b		       85 02		      sta	WSYNC
    127  f16b					      REPEND
    128  f16d		       85 02		      sta	WSYNC
    127  f16d					      REPEND
    128  f16f		       85 02		      sta	WSYNC
    127  f16f					      REPEND
    128  f171		       85 02		      sta	WSYNC
    127  f171					      REPEND
    128  f173		       85 02		      sta	WSYNC
    127  f173					      REPEND
    128  f175		       85 02		      sta	WSYNC
    127  f175					      REPEND
    128  f177		       85 02		      sta	WSYNC
    127  f177					      REPEND
    128  f179		       85 02		      sta	WSYNC
    127  f179					      REPEND
    128  f17b		       85 02		      sta	WSYNC
    127  f17b					      REPEND
    128  f17d		       85 02		      sta	WSYNC
    127  f17d					      REPEND
    128  f17f		       85 02		      sta	WSYNC
    127  f17f					      REPEND
    128  f181		       85 02		      sta	WSYNC
    127  f181					      REPEND
    128  f183		       85 02		      sta	WSYNC
    127  f183					      REPEND
    128  f185		       85 02		      sta	WSYNC
    127  f185					      REPEND
    128  f187		       85 02		      sta	WSYNC
    127  f187					      REPEND
    128  f189		       85 02		      sta	WSYNC
    127  f189					      REPEND
    128  f18b		       85 02		      sta	WSYNC
    127  f18b					      REPEND
    128  f18d		       85 02		      sta	WSYNC
    127  f18d					      REPEND
    128  f18f		       85 02		      sta	WSYNC
    127  f18f					      REPEND
    128  f191		       85 02		      sta	WSYNC
    127  f191					      REPEND
    128  f193		       85 02		      sta	WSYNC
    127  f193					      REPEND
    128  f195		       85 02		      sta	WSYNC
    127  f195					      REPEND
    128  f197		       85 02		      sta	WSYNC
    127  f197					      REPEND
    128  f199		       85 02		      sta	WSYNC
    127  f199					      REPEND
    128  f19b		       85 02		      sta	WSYNC
    127  f19b					      REPEND
    128  f19d		       85 02		      sta	WSYNC
    127  f19d					      REPEND
    128  f19f		       85 02		      sta	WSYNC
    127  f19f					      REPEND
    128  f1a1		       85 02		      sta	WSYNC
    127  f1a1					      REPEND
    128  f1a3		       85 02		      sta	WSYNC
    127  f1a3					      REPEND
    128  f1a5		       85 02		      sta	WSYNC
    127  f1a5					      REPEND
    128  f1a7		       85 02		      sta	WSYNC
    127  f1a7					      REPEND
    128  f1a9		       85 02		      sta	WSYNC
    127  f1a9					      REPEND
    128  f1ab		       85 02		      sta	WSYNC
    127  f1ab					      REPEND
    128  f1ad		       85 02		      sta	WSYNC
    127  f1ad					      REPEND
    128  f1af		       85 02		      sta	WSYNC
    127  f1af					      REPEND
    128  f1b1		       85 02		      sta	WSYNC
    127  f1b1					      REPEND
    128  f1b3		       85 02		      sta	WSYNC
    127  f1b3					      REPEND
    128  f1b5		       85 02		      sta	WSYNC
    127  f1b5					      REPEND
    128  f1b7		       85 02		      sta	WSYNC
    127  f1b7					      REPEND
    128  f1b9		       85 02		      sta	WSYNC
    127  f1b9					      REPEND
    128  f1bb		       85 02		      sta	WSYNC
    127  f1bb					      REPEND
    128  f1bd		       85 02		      sta	WSYNC
    127  f1bd					      REPEND
    128  f1bf		       85 02		      sta	WSYNC
    127  f1bf					      REPEND
    128  f1c1		       85 02		      sta	WSYNC
    127  f1c1					      REPEND
    128  f1c3		       85 02		      sta	WSYNC
    127  f1c3					      REPEND
    128  f1c5		       85 02		      sta	WSYNC
    127  f1c5					      REPEND
    128  f1c7		       85 02		      sta	WSYNC
    127  f1c7					      REPEND
    128  f1c9		       85 02		      sta	WSYNC
    127  f1c9					      REPEND
    128  f1cb		       85 02		      sta	WSYNC
    127  f1cb					      REPEND
    128  f1cd		       85 02		      sta	WSYNC
    127  f1cd					      REPEND
    128  f1cf		       85 02		      sta	WSYNC
    127  f1cf					      REPEND
    128  f1d1		       85 02		      sta	WSYNC
    127  f1d1					      REPEND
    128  f1d3		       85 02		      sta	WSYNC
    127  f1d3					      REPEND
    128  f1d5		       85 02		      sta	WSYNC
    127  f1d5					      REPEND
    128  f1d7		       85 02		      sta	WSYNC
    127  f1d7					      REPEND
    128  f1d9		       85 02		      sta	WSYNC
    127  f1d9					      REPEND
    128  f1db		       85 02		      sta	WSYNC
    127  f1db					      REPEND
    128  f1dd		       85 02		      sta	WSYNC
    127  f1dd					      REPEND
    128  f1df		       85 02		      sta	WSYNC
    127  f1df					      REPEND
    128  f1e1		       85 02		      sta	WSYNC
    127  f1e1					      REPEND
    128  f1e3		       85 02		      sta	WSYNC
    127  f1e3					      REPEND
    128  f1e5		       85 02		      sta	WSYNC
    127  f1e5					      REPEND
    128  f1e7		       85 02		      sta	WSYNC
    127  f1e7					      REPEND
    128  f1e9		       85 02		      sta	WSYNC
    127  f1e9					      REPEND
    128  f1eb		       85 02		      sta	WSYNC
    127  f1eb					      REPEND
    128  f1ed		       85 02		      sta	WSYNC
    127  f1ed					      REPEND
    128  f1ef		       85 02		      sta	WSYNC
    127  f1ef					      REPEND
    128  f1f1		       85 02		      sta	WSYNC
    129  f1f3					      REPEND
    130  f1f3
    131  f1f3							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    132  f1f3							; Let the TIA output the 30 lines of overscan
    133  f1f3							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    134  f1f3
    135  f1f3		       a9 02		      lda	#2
    136  f1f5		       85 01		      sta	VBLANK
    137  f1f7
    138  f1f7					      REPEAT	30
    139  f1f7		       85 02		      sta	WSYNC
    138  f1f7					      REPEND
    139  f1f9		       85 02		      sta	WSYNC
    138  f1f9					      REPEND
    139  f1fb		       85 02		      sta	WSYNC
    138  f1fb					      REPEND
    139  f1fd		       85 02		      sta	WSYNC
    138  f1fd					      REPEND
    139  f1ff		       85 02		      sta	WSYNC
    138  f1ff					      REPEND
    139  f201		       85 02		      sta	WSYNC
    138  f201					      REPEND
    139  f203		       85 02		      sta	WSYNC
    138  f203					      REPEND
    139  f205		       85 02		      sta	WSYNC
    138  f205					      REPEND
    139  f207		       85 02		      sta	WSYNC
    138  f207					      REPEND
    139  f209		       85 02		      sta	WSYNC
    138  f209					      REPEND
    139  f20b		       85 02		      sta	WSYNC
    138  f20b					      REPEND
    139  f20d		       85 02		      sta	WSYNC
    138  f20d					      REPEND
    139  f20f		       85 02		      sta	WSYNC
    138  f20f					      REPEND
    139  f211		       85 02		      sta	WSYNC
    138  f211					      REPEND
    139  f213		       85 02		      sta	WSYNC
    138  f213					      REPEND
    139  f215		       85 02		      sta	WSYNC
    138  f215					      REPEND
    139  f217		       85 02		      sta	WSYNC
    138  f217					      REPEND
    139  f219		       85 02		      sta	WSYNC
    138  f219					      REPEND
    139  f21b		       85 02		      sta	WSYNC
    138  f21b					      REPEND
    139  f21d		       85 02		      sta	WSYNC
    138  f21d					      REPEND
    139  f21f		       85 02		      sta	WSYNC
    138  f21f					      REPEND
    139  f221		       85 02		      sta	WSYNC
    138  f221					      REPEND
    139  f223		       85 02		      sta	WSYNC
    138  f223					      REPEND
    139  f225		       85 02		      sta	WSYNC
    138  f225					      REPEND
    139  f227		       85 02		      sta	WSYNC
    138  f227					      REPEND
    139  f229		       85 02		      sta	WSYNC
    138  f229					      REPEND
    139  f22b		       85 02		      sta	WSYNC
    138  f22b					      REPEND
    139  f22d		       85 02		      sta	WSYNC
    138  f22d					      REPEND
    139  f22f		       85 02		      sta	WSYNC
    138  f22f					      REPEND
    139  f231		       85 02		      sta	WSYNC
    140  f233					      REPEND
    141  f233
    142  f233		       a9 00		      lda	#0
    143  f235		       85 01		      sta	VBLANK
    144  f237
    145  f237							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    146  f237							; Repeat Game Loop
    147  f237							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    148  f237
    149  f237		       4c 00 f0 	      jmp	Start
    150  f23a
    151  f23a							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    152  f23a							; Store Sprites
    153  f23a							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    154  f23a
    155  ffe8					      org	$FFE8
    156  ffe8				   PlayerBitmap
    157  ffe8		       7e		      .byte.b	#%01111110	;  ######
    158  ffe9		       ff		      .byte.b	#%11111111	; ########
    159  ffea		       99		      .byte.b	#%10011001	; #  ##  #
    160  ffeb		       ff		      .byte.b	#%11111111	; ########
    161  ffec		       ff		      .byte.b	#%11111111	; ########
    162  ffed		       ff		      .byte.b	#%11111111	; ########
    163  ffee		       bd		      .byte.b	#%10111101	; # #### #
    164  ffef		       c3		      .byte.b	#%11000011	; ##	 ##
    165  fff0		       ff		      .byte.b	#%11111111	; ########
    166  fff1		       7e		      .byte.b	#%01111110	;  ######
    167  fff2
    168  fff2					      org	$FFF2
    169  fff2				   NumberBitmap
    170  fff2		       0e		      .byte.b	#%00001110	; ########
    171  fff3		       0e		      .byte.b	#%00001110	; ########
    172  fff4		       02		      .byte.b	#%00000010	;	###
    173  fff5		       02		      .byte.b	#%00000010	;	###
    174  fff6		       0e		      .byte.b	#%00001110	; ########
    175  fff7		       0e		      .byte.b	#%00001110	; ########
    176  fff8		       08		      .byte.b	#%00001000	; ###
    177  fff9		       08		      .byte.b	#%00001000	; ###
    178  fffa		       0e		      .byte.b	#%00001110	; ########
    179  fffb		       0e		      .byte.b	#%00001110	; ########
    180  fffc
    181  fffc							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    182  fffc							; Complete ROM size to 4kb
    183  fffc							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    184  fffc					      org	$FFFC
    185  fffc		       00 f0		      .word.w	Start
    186  fffe		       00 f0		      .word.w	Start
