<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
    <head>
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <!-- For Mobile Devices -->
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
        <meta name="generator" content="Doxygen 1.8.13"/>
        <script type="text/javascript" src="https://code.jquery.com/jquery-2.1.1.min.js"></script>
        <title>SJSU Two Documentation: LPC_UART1_TypeDef Struct Reference</title>
        <!--<link href="../../tabs.css" rel="stylesheet" type="text/css"/>-->
        <script type="text/javascript" src="../../dynsections.js"></script>
        <link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
        <link href="../../doxygen.css" rel="stylesheet" type="text/css" />
        <link href="../../customdoxygen.css" rel="stylesheet" type="text/css"/>
        <link href='https://fonts.googleapis.com/css?family=Roboto+Slab' rel='stylesheet' type='text/css'>
        <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.1/css/bootstrap.min.css">
        <script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.1/js/bootstrap.min.js"></script>
        <script type="text/javascript" src="../../doxy-boot.js"></script>
    </head>
    <body>
        <nav class="navbar navbar-default" role="navigation">
            <div class="container">
                <div class="navbar-header">
                    <a class="navbar-brand">SJSU Two Documentation </a>
                </div>
            </div>
        </nav>
        <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
            <div class="content" id="content">
                <div class="container">
                    <div class="row">
                        <div class="col-sm-12 panel " style="padding-bottom: 15px;">
                            <div style="margin-bottom: 15px;">
<!-- end header part --><!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPC_UART1_TypeDef Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../de/dff/LPC40xx_8h_source.html">LPC40xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aacb2d422e9b5918a1d99dd23945afcdb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae4ca5f2f575ad4748edebcfd9aacc21a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;&#160;&#160;<a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#ae6e1a8c9fc74cabf8dcb1e4bdd65a8bf">RBR</a></td></tr>
<tr class="separator:ae4ca5f2f575ad4748edebcfd9aacc21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a61d2a7faf722dd15cafa470b803cec"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;&#160;&#160;<a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a12e9a213fd67c6bed7ba73d8e811ea3a">THR</a></td></tr>
<tr class="separator:a2a61d2a7faf722dd15cafa470b803cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad93e95f98bc93568e4e2e22c243ed0a6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#ae7ba7dce82162c6ad1eeb482f7c6549a">DLL</a></td></tr>
<tr class="separator:ad93e95f98bc93568e4e2e22c243ed0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf27522ede7e25631959123976fce364"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a0cccc07f3e2c9d1f04df27f14fdc6d1a">RESERVED0</a></td></tr>
<tr class="separator:acf27522ede7e25631959123976fce364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb2d422e9b5918a1d99dd23945afcdb"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aacb2d422e9b5918a1d99dd23945afcdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbfe5dbdbbb5d584ae6345ca1abef23a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2ed553d1f92677df3955ce50926cf85e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a7e46410709fd9acce54a3e05aad2d500">DLM</a></td></tr>
<tr class="separator:a2ed553d1f92677df3955ce50926cf85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21059a6a80cf7924e5e0bc00e7aa1495"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#adee06096826ff2cfc53d2a063a2d7f8c">IER</a></td></tr>
<tr class="separator:a21059a6a80cf7924e5e0bc00e7aa1495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbfe5dbdbbb5d584ae6345ca1abef23a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abbfe5dbdbbb5d584ae6345ca1abef23a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c058c02e39bdf9d392f687e26b57b3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a48e5f97c1a5db4017c92a1e09172578b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a26e339a178cd598a5b7ab18eb0201c0b">IIR</a></td></tr>
<tr class="separator:a48e5f97c1a5db4017c92a1e09172578b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df15808da57437e66bf3f913fba0056"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;&#160;&#160;<a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a73b3a5a2f1ec5f5691bfc681dc88facf">FCR</a></td></tr>
<tr class="separator:a1df15808da57437e66bf3f913fba0056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c058c02e39bdf9d392f687e26b57b3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a19c058c02e39bdf9d392f687e26b57b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40bee0cb3712923a7b22f97fc2dcae7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a40bee0cb3712923a7b22f97fc2dcae7d">LCR</a></td></tr>
<tr class="separator:a40bee0cb3712923a7b22f97fc2dcae7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f0b31e5973cdb3267ebfc9f21cfc00"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a72f0b31e5973cdb3267ebfc9f21cfc00">RESERVED1</a> [3]</td></tr>
<tr class="separator:a72f0b31e5973cdb3267ebfc9f21cfc00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd3f9c39b0335bef11d1703cbb4c319"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#afcd3f9c39b0335bef11d1703cbb4c319">MCR</a></td></tr>
<tr class="separator:afcd3f9c39b0335bef11d1703cbb4c319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a949d13ece59d8685c46a022ded955a32"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a949d13ece59d8685c46a022ded955a32">RESERVED2</a> [3]</td></tr>
<tr class="separator:a949d13ece59d8685c46a022ded955a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebdca7a1d1dedbcb3f61d24c84cd69a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#aebdca7a1d1dedbcb3f61d24c84cd69a9">LSR</a></td></tr>
<tr class="separator:aebdca7a1d1dedbcb3f61d24c84cd69a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90df022fbb298491600c58bd638bceb0"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a90df022fbb298491600c58bd638bceb0">RESERVED3</a> [3]</td></tr>
<tr class="separator:a90df022fbb298491600c58bd638bceb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a590fb189c1ae11fe234423cd20c1227c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a590fb189c1ae11fe234423cd20c1227c">MSR</a></td></tr>
<tr class="separator:a590fb189c1ae11fe234423cd20c1227c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12993dd6c88e97ec0995ce695478de9c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a12993dd6c88e97ec0995ce695478de9c">RESERVED4</a> [3]</td></tr>
<tr class="separator:a12993dd6c88e97ec0995ce695478de9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c2ad43ebf02d695172065f5f2a71d59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a0c2ad43ebf02d695172065f5f2a71d59">SCR</a></td></tr>
<tr class="separator:a0c2ad43ebf02d695172065f5f2a71d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15aebc81134eb31c60b092b3147dedcd"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a15aebc81134eb31c60b092b3147dedcd">RESERVED5</a> [3]</td></tr>
<tr class="separator:a15aebc81134eb31c60b092b3147dedcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08430338a184c676b5e0dc5bb3e8e667"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a08430338a184c676b5e0dc5bb3e8e667">ACR</a></td></tr>
<tr class="separator:a08430338a184c676b5e0dc5bb3e8e667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e3d5071a644e197551ae695bfc49c1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a80e3d5071a644e197551ae695bfc49c1">RESERVED6</a></td></tr>
<tr class="separator:a80e3d5071a644e197551ae695bfc49c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8743216657b9a50bf0349ef41d420985"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a8743216657b9a50bf0349ef41d420985">FDR</a></td></tr>
<tr class="separator:a8743216657b9a50bf0349ef41d420985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c622423d4dd140aaea690645b0c3702"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a9c622423d4dd140aaea690645b0c3702">RESERVED7</a></td></tr>
<tr class="separator:a9c622423d4dd140aaea690645b0c3702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d0d37313543a6e6c365c86763ed79b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#ae1d0d37313543a6e6c365c86763ed79b">TER</a></td></tr>
<tr class="separator:ae1d0d37313543a6e6c365c86763ed79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193b2ce04d2e6cd7ce5fc412631010dd"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a193b2ce04d2e6cd7ce5fc412631010dd">RESERVED8</a> [27]</td></tr>
<tr class="separator:a193b2ce04d2e6cd7ce5fc412631010dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a916353b71cb3ec061b2eef4c9f8eaf68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a916353b71cb3ec061b2eef4c9f8eaf68">RS485CTRL</a></td></tr>
<tr class="separator:a916353b71cb3ec061b2eef4c9f8eaf68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a772cb11083349e05366b7c3047f6f52f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#a772cb11083349e05366b7c3047f6f52f">RESERVED9</a> [3]</td></tr>
<tr class="separator:a772cb11083349e05366b7c3047f6f52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9eac9205cc4503b0447d7dbd1742f88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#aa9eac9205cc4503b0447d7dbd1742f88">ADRMATCH</a></td></tr>
<tr class="separator:aa9eac9205cc4503b0447d7dbd1742f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd398f69dcfbbe91c8d13bf4a4449ae3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#abd398f69dcfbbe91c8d13bf4a4449ae3">RESERVED10</a> [3]</td></tr>
<tr class="separator:abd398f69dcfbbe91c8d13bf4a4449ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab89d9a8dbf2a31a1e3bf84326f5a4933"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#ab89d9a8dbf2a31a1e3bf84326f5a4933">RS485DLY</a></td></tr>
<tr class="separator:ab89d9a8dbf2a31a1e3bf84326f5a4933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe8aff2c027ff9b686ce9ffb549fd11e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#afe8aff2c027ff9b686ce9ffb549fd11e">RESERVED11</a> [3]</td></tr>
<tr class="separator:afe8aff2c027ff9b686ce9ffb549fd11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc297c35b3245e9c2608e9c27ae8f1e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structLPC__UART1__TypeDef.html#adc297c35b3245e9c2608e9c27ae8f1e9">FIFOLVL</a></td></tr>
<tr class="separator:adc297c35b3245e9c2608e9c27ae8f1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="aacb2d422e9b5918a1d99dd23945afcdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacb2d422e9b5918a1d99dd23945afcdb">&#9670;&nbsp;</a></span>@18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbfe5dbdbbb5d584ae6345ca1abef23a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbfe5dbdbbb5d584ae6345ca1abef23a">&#9670;&nbsp;</a></span>@20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19c058c02e39bdf9d392f687e26b57b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19c058c02e39bdf9d392f687e26b57b3">&#9670;&nbsp;</a></span>@22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08430338a184c676b5e0dc5bb3e8e667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08430338a184c676b5e0dc5bb3e8e667">&#9670;&nbsp;</a></span>ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART1_TypeDef::ACR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9eac9205cc4503b0447d7dbd1742f88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9eac9205cc4503b0447d7dbd1742f88">&#9670;&nbsp;</a></span>ADRMATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LPC_UART1_TypeDef::ADRMATCH</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7ba7dce82162c6ad1eeb482f7c6549a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7ba7dce82162c6ad1eeb482f7c6549a">&#9670;&nbsp;</a></span>DLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LPC_UART1_TypeDef::DLL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e46410709fd9acce54a3e05aad2d500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e46410709fd9acce54a3e05aad2d500">&#9670;&nbsp;</a></span>DLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LPC_UART1_TypeDef::DLM</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73b3a5a2f1ec5f5691bfc681dc88facf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b3a5a2f1ec5f5691bfc681dc88facf">&#9670;&nbsp;</a></span>FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t LPC_UART1_TypeDef::FCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8743216657b9a50bf0349ef41d420985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8743216657b9a50bf0349ef41d420985">&#9670;&nbsp;</a></span>FDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART1_TypeDef::FDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc297c35b3245e9c2608e9c27ae8f1e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc297c35b3245e9c2608e9c27ae8f1e9">&#9670;&nbsp;</a></span>FIFOLVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t LPC_UART1_TypeDef::FIFOLVL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adee06096826ff2cfc53d2a063a2d7f8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adee06096826ff2cfc53d2a063a2d7f8c">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART1_TypeDef::IER</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26e339a178cd598a5b7ab18eb0201c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e339a178cd598a5b7ab18eb0201c0b">&#9670;&nbsp;</a></span>IIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_UART1_TypeDef::IIR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40bee0cb3712923a7b22f97fc2dcae7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40bee0cb3712923a7b22f97fc2dcae7d">&#9670;&nbsp;</a></span>LCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LPC_UART1_TypeDef::LCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebdca7a1d1dedbcb3f61d24c84cd69a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebdca7a1d1dedbcb3f61d24c84cd69a9">&#9670;&nbsp;</a></span>LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t LPC_UART1_TypeDef::LSR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcd3f9c39b0335bef11d1703cbb4c319"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcd3f9c39b0335bef11d1703cbb4c319">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LPC_UART1_TypeDef::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a590fb189c1ae11fe234423cd20c1227c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a590fb189c1ae11fe234423cd20c1227c">&#9670;&nbsp;</a></span>MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t LPC_UART1_TypeDef::MSR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6e1a8c9fc74cabf8dcb1e4bdd65a8bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6e1a8c9fc74cabf8dcb1e4bdd65a8bf">&#9670;&nbsp;</a></span>RBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t LPC_UART1_TypeDef::RBR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cccc07f3e2c9d1f04df27f14fdc6d1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cccc07f3e2c9d1f04df27f14fdc6d1a">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_UART1_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72f0b31e5973cdb3267ebfc9f21cfc00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72f0b31e5973cdb3267ebfc9f21cfc00">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t LPC_UART1_TypeDef::RESERVED1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd398f69dcfbbe91c8d13bf4a4449ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd398f69dcfbbe91c8d13bf4a4449ae3">&#9670;&nbsp;</a></span>RESERVED10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t LPC_UART1_TypeDef::RESERVED10[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe8aff2c027ff9b686ce9ffb549fd11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe8aff2c027ff9b686ce9ffb549fd11e">&#9670;&nbsp;</a></span>RESERVED11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t LPC_UART1_TypeDef::RESERVED11[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a949d13ece59d8685c46a022ded955a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a949d13ece59d8685c46a022ded955a32">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t LPC_UART1_TypeDef::RESERVED2[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90df022fbb298491600c58bd638bceb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90df022fbb298491600c58bd638bceb0">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t LPC_UART1_TypeDef::RESERVED3[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12993dd6c88e97ec0995ce695478de9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12993dd6c88e97ec0995ce695478de9c">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t LPC_UART1_TypeDef::RESERVED4[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15aebc81134eb31c60b092b3147dedcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15aebc81134eb31c60b092b3147dedcd">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t LPC_UART1_TypeDef::RESERVED5[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80e3d5071a644e197551ae695bfc49c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80e3d5071a644e197551ae695bfc49c1">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_UART1_TypeDef::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c622423d4dd140aaea690645b0c3702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c622423d4dd140aaea690645b0c3702">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_UART1_TypeDef::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a193b2ce04d2e6cd7ce5fc412631010dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a193b2ce04d2e6cd7ce5fc412631010dd">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t LPC_UART1_TypeDef::RESERVED8[27]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a772cb11083349e05366b7c3047f6f52f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a772cb11083349e05366b7c3047f6f52f">&#9670;&nbsp;</a></span>RESERVED9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t LPC_UART1_TypeDef::RESERVED9[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a916353b71cb3ec061b2eef4c9f8eaf68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a916353b71cb3ec061b2eef4c9f8eaf68">&#9670;&nbsp;</a></span>RS485CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LPC_UART1_TypeDef::RS485CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab89d9a8dbf2a31a1e3bf84326f5a4933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab89d9a8dbf2a31a1e3bf84326f5a4933">&#9670;&nbsp;</a></span>RS485DLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LPC_UART1_TypeDef::RS485DLY</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c2ad43ebf02d695172065f5f2a71d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c2ad43ebf02d695172065f5f2a71d59">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LPC_UART1_TypeDef::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1d0d37313543a6e6c365c86763ed79b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1d0d37313543a6e6c365c86763ed79b">&#9670;&nbsp;</a></span>TER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LPC_UART1_TypeDef::TER</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12e9a213fd67c6bed7ba73d8e811ea3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12e9a213fd67c6bed7ba73d8e811ea3a">&#9670;&nbsp;</a></span>THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t LPC_UART1_TypeDef::THR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/khalil/Git/SJSU-Dev2/firmware/library/L0_LowLevel/<a class="el" href="../../de/dff/LPC40xx_8h_source.html">LPC40xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
</div>
</div>
</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
