Analysis & Synthesis report for micro
Wed Nov 26 04:11:34 2014
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for memory:memory_obj|embedded_ram:embedded_ram_obj|altsyncram:altsyncram_component|altsyncram_1dl1:auto_generated
  7. Parameter Settings for User Entity Instance: memory:memory_obj|embedded_ram:embedded_ram_obj|altsyncram:altsyncram_component
  8. Port Connectivity Checks: "alu:alu_obj"
  9. Port Connectivity Checks: "register_file:register_file_obj"
 10. Port Connectivity Checks: "memory:memory_obj|embedded_ram:embedded_ram_obj"
 11. Port Connectivity Checks: "memory:memory_obj"
 12. Port Connectivity Checks: "pc:pc_obj"
 13. Analysis & Synthesis Messages
 14. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Nov 26 04:11:34 2014             ;
; Quartus II Version          ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name               ; micro                                         ;
; Top-level Entity Name       ; micro                                         ;
; Family                      ; Cyclone                                       ;
; Total logic elements        ; N/A until Partition Merge                     ;
; Total pins                  ; N/A until Partition Merge                     ;
; Total virtual pins          ; N/A until Partition Merge                     ;
; Total memory bits           ; N/A until Partition Merge                     ;
; Total PLLs                  ; N/A until Partition Merge                     ;
+-----------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C6Q240C8        ;                    ;
; Top-level entity name                                                      ; micro              ; micro              ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+-----------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                        ; IP Include File                   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+-----------------------------------+
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |micro|memory:memory_obj|embedded_ram:embedded_ram_obj ; C:/Users/sen/micro/embedded_ram.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory_obj|embedded_ram:embedded_ram_obj|altsyncram:altsyncram_component|altsyncram_1dl1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory_obj|embedded_ram:embedded_ram_obj|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                   ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_1dl1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_obj"                                                                                                          ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; we   ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "we[1..1]" have no fanouts ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_file:register_file_obj"                                                                                                                                          ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                   ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rf   ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (256 bits) it drives.  The 255 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:memory_obj|embedded_ram:embedded_ram_obj"                                                                       ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[31..1]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:memory_obj"                                                                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mdr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; pc   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "pc[7..1]" will be connected to GND.   ;
; clk  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc:pc_obj"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; pc   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 26 04:11:32 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off micro -c micro
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 1 design units, including 1 entities, in source file pc.v
    Info: Found entity 1: pc
Info: Found 1 design units, including 1 entities, in source file alu.v
    Info: Found entity 1: alu
Info: Found 1 design units, including 1 entities, in source file micro.v
    Info: Found entity 1: micro
Info: Found 1 design units, including 1 entities, in source file memory.v
    Info: Found entity 1: memory
Info: Found 1 design units, including 1 entities, in source file register_file.v
    Info: Found entity 1: register_file
Info: Found 1 design units, including 1 entities, in source file phase_gen.v
    Info: Found entity 1: phase_gen
Info: Found 1 design units, including 1 entities, in source file embedded_ram.v
    Info: Found entity 1: embedded_ram
Info: Found 1 design units, including 1 entities, in source file ir_dec.v
    Info: Found entity 1: ir_dec
Info: Found 1 design units, including 1 entities, in source file testbench.v
    Info: Found entity 1: testbench
Warning (10236): Verilog HDL Implicit Net warning at micro.v(42): created implicit net for "CLK"
Warning (10236): Verilog HDL Implicit Net warning at micro.v(50): created implicit net for "we"
Warning (10236): Verilog HDL Implicit Net warning at memory.v(24): created implicit net for "q"
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(22): created implicit net for "wd"
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(22): created implicit net for "we"
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(22): created implicit net for "rf"
Info: Elaborating entity "micro" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at micro.v(73): all case item expressions in this case statement are onehot
Info: Elaborating entity "phase_gen" for hierarchy "phase_gen:phase_gen_obj"
Info: Elaborating entity "pc" for hierarchy "pc:pc_obj"
Warning (10230): Verilog HDL assignment warning at pc.v(18): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "memory" for hierarchy "memory:memory_obj"
Info: Elaborating entity "embedded_ram" for hierarchy "memory:memory_obj|embedded_ram:embedded_ram_obj"
Info: Elaborating entity "altsyncram" for hierarchy "memory:memory_obj|embedded_ram:embedded_ram_obj|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "memory:memory_obj|embedded_ram:embedded_ram_obj|altsyncram:altsyncram_component"
Info: Instantiated megafunction "memory:memory_obj|embedded_ram:embedded_ram_obj|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1dl1.tdf
    Info: Found entity 1: altsyncram_1dl1
Info: Elaborating entity "altsyncram_1dl1" for hierarchy "memory:memory_obj|embedded_ram:embedded_ram_obj|altsyncram:altsyncram_component|altsyncram_1dl1:auto_generated"
Info: Elaborating entity "register_file" for hierarchy "register_file:register_file_obj"
Warning (10240): Verilog HDL Always Construct warning at register_file.v(23): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at register_file.v(39): truncated value with size 256 to match size of target (1)
Info: Elaborating entity "ir_dec" for hierarchy "register_file:register_file_obj|ir_dec:ir_dec_obj"
Info: Elaborating entity "alu" for hierarchy "alu:alu_obj"
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "ra1[2]" is missing source, defaulting to GND
    Warning (12110): Net "ra1[1]" is missing source, defaulting to GND
    Warning (12110): Net "ra1[0]" is missing source, defaulting to GND
    Warning (12110): Net "ra2[2]" is missing source, defaulting to GND
    Warning (12110): Net "ra2[1]" is missing source, defaulting to GND
    Warning (12110): Net "ra2[0]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "ra1[2]" is missing source, defaulting to GND
    Warning (12110): Net "ra1[1]" is missing source, defaulting to GND
    Warning (12110): Net "ra1[0]" is missing source, defaulting to GND
    Warning (12110): Net "ra2[2]" is missing source, defaulting to GND
    Warning (12110): Net "ra2[1]" is missing source, defaulting to GND
    Warning (12110): Net "ra2[0]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "ra1[2]" is missing source, defaulting to GND
    Warning (12110): Net "ra1[1]" is missing source, defaulting to GND
    Warning (12110): Net "ra1[0]" is missing source, defaulting to GND
    Warning (12110): Net "ra2[2]" is missing source, defaulting to GND
    Warning (12110): Net "ra2[1]" is missing source, defaulting to GND
    Warning (12110): Net "ra2[0]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "CLK" is missing source, defaulting to GND
    Warning (12110): Net "ra1[2]" is missing source, defaulting to GND
    Warning (12110): Net "ra1[1]" is missing source, defaulting to GND
    Warning (12110): Net "ra1[0]" is missing source, defaulting to GND
    Warning (12110): Net "ra2[2]" is missing source, defaulting to GND
    Warning (12110): Net "ra2[1]" is missing source, defaulting to GND
    Warning (12110): Net "ra2[0]" is missing source, defaulting to GND
Error: Net "register_file:register_file_obj|ra1[2]", which fans out to "register_file:register_file_obj|Mux0", cannot be assigned more than one value File: C:/Users/sen/micro/register_file.v Line: 7
    Error: Net is fed by "register_file:register_file_obj|ir_dec:ir_dec_obj|ra1[2]" File: C:/Users/sen/micro/ir_dec.v Line: 13
    Error: Net is fed by "register_file:register_file_obj|ra1[2]" File: C:/Users/sen/micro/register_file.v Line: 7
Error: Net "register_file:register_file_obj|ra1[1]", which fans out to "register_file:register_file_obj|Mux0", cannot be assigned more than one value File: C:/Users/sen/micro/register_file.v Line: 7
    Error: Net is fed by "register_file:register_file_obj|ir_dec:ir_dec_obj|ra1[1]" File: C:/Users/sen/micro/ir_dec.v Line: 13
    Error: Net is fed by "register_file:register_file_obj|ra1[1]" File: C:/Users/sen/micro/register_file.v Line: 7
Error: Net "register_file:register_file_obj|ra1[0]", which fans out to "register_file:register_file_obj|Mux0", cannot be assigned more than one value File: C:/Users/sen/micro/register_file.v Line: 7
    Error: Net is fed by "register_file:register_file_obj|ir_dec:ir_dec_obj|ra1[0]" File: C:/Users/sen/micro/ir_dec.v Line: 13
    Error: Net is fed by "register_file:register_file_obj|ra1[0]" File: C:/Users/sen/micro/register_file.v Line: 7
Error: Net "register_file:register_file_obj|ra2[2]", which fans out to "register_file:register_file_obj|Mux32", cannot be assigned more than one value File: C:/Users/sen/micro/register_file.v Line: 7
    Error: Net is fed by "register_file:register_file_obj|ir_dec:ir_dec_obj|ra2[2]" File: C:/Users/sen/micro/ir_dec.v Line: 13
    Error: Net is fed by "register_file:register_file_obj|ra2[2]" File: C:/Users/sen/micro/register_file.v Line: 7
Error: Net "register_file:register_file_obj|ra2[1]", which fans out to "register_file:register_file_obj|Mux32", cannot be assigned more than one value File: C:/Users/sen/micro/register_file.v Line: 7
    Error: Net is fed by "register_file:register_file_obj|ir_dec:ir_dec_obj|ra2[1]" File: C:/Users/sen/micro/ir_dec.v Line: 13
    Error: Net is fed by "register_file:register_file_obj|ra2[1]" File: C:/Users/sen/micro/register_file.v Line: 7
Error: Net "register_file:register_file_obj|ra2[0]", which fans out to "register_file:register_file_obj|Mux32", cannot be assigned more than one value File: C:/Users/sen/micro/register_file.v Line: 7
    Error: Net is fed by "register_file:register_file_obj|ir_dec:ir_dec_obj|ra2[0]" File: C:/Users/sen/micro/ir_dec.v Line: 13
    Error: Net is fed by "register_file:register_file_obj|ra2[0]" File: C:/Users/sen/micro/register_file.v Line: 7
Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Generated suppressed messages file C:/Users/sen/micro/micro.map.smsg
Error: Quartus II Analysis & Synthesis was unsuccessful. 18 errors, 40 warnings
    Error: Peak virtual memory: 272 megabytes
    Error: Processing ended: Wed Nov 26 04:11:34 2014
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/sen/micro/micro.map.smsg.


