********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jul  3 2020
DATE   : 2020-07-03.21:24:55
COMMAND: -cd verilog/src/unisims OSERDESE3.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l OSERDESE3.v.log

[ERR:UH0700] OSERDESE3.v:32: Unsupported expression "<n<> u<0> t<Null_rule> p<2798> s<2797> l<32>> `timescale 1 ps / 1 ps
".

[NTE:CP0309] OSERDESE3.v:51: Implicit port type (wire) for "OQ",
there are 1 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

