[{"name": "\u9673\u5f65\u9716", "email": "ylchen@csie.ntut.edu.tw", "latestUpdate": "2013-09-08 22:56:55", "objective": "\u672c\u8ab2\u7a0b\u63a5\u7e8c\u8a08\u7b97\u6a5f\u7d44\u7e54\uff0c\u4ecb\u7d39\u8655\u7406\u5668\u4e4b\u4e4b\u7d44\u6210\u539f\u7406\u8207\u8a2d\u8a08\u6982\u5ff5\uff0c\u5305\u542bdatapath, control, pipeline, memory, cache\u7b49\u89c0\u5ff5\uff0c\u4e26\u4e14\u7d50\u5408VHDL\u786c\u9ad4\u63cf\u8ff0\u8a9e\u8a00\u8207FPGA\u5be6\u9a57\u5e73\u53f0\uff0c\u4fee\u8ab2\u540c\u5b78\u53ef\u4ee5\u5b78\u7fd2\u5982\u4f55\u4f7f\u7528VHDL\u8207FPGA\u5e73\u53f0\u81ea\u884c\u8a2d\u8a08\u8655\u7406\u5668\u3002", "schedule": "The Processor: Datapath and Control\t(4 weeks)\r\nExploiting Memory Hierarchy (4 weeks)\r\nMidterm Exam\r\nIntroduction to CAD Tools \u2013 VHDL Language (1 week)\r\nCombinational Logic Systems using VHDL (2 weeks)\r\nSynchronous Sequential Circuits and Finite State Machines using VHDL (2 weeks)\r\nAdvanced Topics in VHDL Design (2 weeks)\r\nDesign a Simple CPU Processor using VHDL (2 weeks)", "scorePolicy": "Homework Assignments, and Course Participation: 10-15%\r\nMid-term Exam: 35-40% \r\nLab Practices & Reports: 30%\r\nFinishing lab practice in the course time will get bonus scores.\r\nFinal Project: 20%", "materials": "David A. Patterson and John L. Hennessy, \u201cComputer Organization and Design: The Hardware / Software Interface\u201d,\u00a04th Ed., Morgan Kaufmann, 2008.\r\nISBN: 9780123744937, \u6771\u83ef\u66f8\u5c40\u4ee3\u7406.\r\nMaterials\r\n\u81ea\u7de8\u6559\u6750\r\nMajor references", "foreignLanguageTextbooks": false}]