
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.17

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.29 source latency tx_bit_counter[0]$_DFFE_PN0P_/CLK ^
  -0.28 target latency tx_bit_counter[2]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx_shift_reg[1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.12    0.57    0.77 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net25 (net)
                  0.12    0.00    0.77 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    33    0.17    0.20    0.24    1.01 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.20    0.00    1.01 ^ tx_shift_reg[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.01   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.29 ^ tx_shift_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.29   clock reconvergence pessimism
                          0.37    0.66   library removal time
                                  0.66   data required time
-----------------------------------------------------------------------------
                                  0.66   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: parallel_in[4] (input port clocked by core_clock)
Endpoint: tx_shift_reg[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ parallel_in[4] (in)
                                         parallel_in[4] (net)
                  0.00    0.00    0.20 ^ input8/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.06    0.26 ^ input8/X (sky130_fd_sc_hd__clkbuf_1)
                                         net9 (net)
                  0.04    0.00    0.26 ^ _131_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.37 ^ _131_/X (sky130_fd_sc_hd__mux2_1)
                                         _018_ (net)
                  0.04    0.00    0.37 ^ tx_shift_reg[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.37   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.29 ^ tx_shift_reg[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.29   clock reconvergence pessimism
                         -0.03    0.26   library hold time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx_bit_counter[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.12    0.57    0.77 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net25 (net)
                  0.12    0.00    0.77 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    33    0.17    0.20    0.24    1.01 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.20    0.00    1.01 ^ tx_bit_counter[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.01   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     7    0.02    0.06    0.15    5.28 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.06    0.00    5.28 ^ tx_bit_counter[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.28   clock reconvergence pessimism
                          0.18    5.46   library recovery time
                                  5.46   data required time
-----------------------------------------------------------------------------
                                  5.46   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  4.45   slack (MET)


Startpoint: rx_bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     7    0.02    0.06    0.15    0.28 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.06    0.00    0.28 ^ rx_bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.07    0.40    0.68 v rx_bit_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         rx_bit_counter[0] (net)
                  0.07    0.00    0.68 v _161_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.06    0.23    0.91 v _161_/COUT (sky130_fd_sc_hd__ha_1)
                                         _078_ (net)
                  0.06    0.00    0.91 v _090_/A2 (sky130_fd_sc_hd__a21o_1)
     2    0.01    0.07    0.22    1.13 v _090_/X (sky130_fd_sc_hd__a21o_1)
                                         _072_ (net)
                  0.07    0.00    1.13 v _091_/A2 (sky130_fd_sc_hd__a211oi_4)
     8    0.04    0.49    0.49    1.62 ^ _091_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _073_ (net)
                  0.49    0.00    1.62 ^ _098_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.38    2.00 v _098_/X (sky130_fd_sc_hd__mux2_1)
                                         _003_ (net)
                  0.06    0.00    2.00 v rx_shift_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.00   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.06    0.15    5.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.06    0.00    5.29 ^ rx_shift_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.29   clock reconvergence pessimism
                         -0.12    5.17   library setup time
                                  5.17   data required time
-----------------------------------------------------------------------------
                                  5.17   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                  3.17   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx_bit_counter[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.12    0.57    0.77 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net25 (net)
                  0.12    0.00    0.77 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    33    0.17    0.20    0.24    1.01 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.20    0.00    1.01 ^ tx_bit_counter[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.01   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     7    0.02    0.06    0.15    5.28 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.06    0.00    5.28 ^ tx_bit_counter[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.28   clock reconvergence pessimism
                          0.18    5.46   library recovery time
                                  5.46   data required time
-----------------------------------------------------------------------------
                                  5.46   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  4.45   slack (MET)


Startpoint: rx_bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     7    0.02    0.06    0.15    0.28 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.06    0.00    0.28 ^ rx_bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.07    0.40    0.68 v rx_bit_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         rx_bit_counter[0] (net)
                  0.07    0.00    0.68 v _161_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.06    0.23    0.91 v _161_/COUT (sky130_fd_sc_hd__ha_1)
                                         _078_ (net)
                  0.06    0.00    0.91 v _090_/A2 (sky130_fd_sc_hd__a21o_1)
     2    0.01    0.07    0.22    1.13 v _090_/X (sky130_fd_sc_hd__a21o_1)
                                         _072_ (net)
                  0.07    0.00    1.13 v _091_/A2 (sky130_fd_sc_hd__a211oi_4)
     8    0.04    0.49    0.49    1.62 ^ _091_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _073_ (net)
                  0.49    0.00    1.62 ^ _098_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.38    2.00 v _098_/X (sky130_fd_sc_hd__mux2_1)
                                         _003_ (net)
                  0.06    0.00    2.00 v rx_shift_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.00   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.06    0.15    5.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.06    0.00    5.29 ^ rx_shift_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.29   clock reconvergence pessimism
                         -0.12    5.17   library setup time
                                  5.17   data required time
-----------------------------------------------------------------------------
                                  5.17   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                  3.17   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.8732813596725464

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4936779737472534

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5847

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.028910739347338676

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.03388400003314018

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8532

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rx_bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    0.28 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.28 ^ rx_bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.40    0.68 v rx_bit_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.23    0.91 v _161_/COUT (sky130_fd_sc_hd__ha_1)
   0.22    1.13 v _090_/X (sky130_fd_sc_hd__a21o_1)
   0.49    1.62 ^ _091_/Y (sky130_fd_sc_hd__a211oi_4)
   0.38    2.00 v _098_/X (sky130_fd_sc_hd__mux2_1)
   0.00    2.00 v rx_shift_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.00   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    5.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.29 ^ rx_shift_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.29   clock reconvergence pessimism
  -0.12    5.17   library setup time
           5.17   data required time
---------------------------------------------------------
           5.17   data required time
          -2.00   data arrival time
---------------------------------------------------------
           3.17   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_shift_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    0.29 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ rx_shift_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.34    0.62 ^ rx_shift_reg[6]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.75 ^ _143_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.75 ^ parallel_out[7]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.75   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    0.29 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ parallel_out[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.29   clock reconvergence pessimism
  -0.03    0.26   library hold time
           0.26   data required time
---------------------------------------------------------
           0.26   data required time
          -0.75   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2808

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2886

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.9975

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.1710

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
158.748436

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.01e-04   2.77e-05   4.31e-10   3.29e-04  53.8%
Combinational          5.13e-05   4.20e-05   3.67e-10   9.33e-05  15.2%
Clock                  9.45e-05   9.51e-05   4.10e-11   1.90e-04  31.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.47e-04   1.65e-04   8.39e-10   6.12e-04 100.0%
                          73.1%      26.9%       0.0%
