// Seed: 3250222896
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
  final begin : LABEL_0
    if (id_2) id_1 = 1 >= 1 <-> id_2;
  end
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  initial
    if (id_0) id_1 <= 1;
    else id_1 = 1;
  assign id_1 = id_0;
  assign {(id_0), id_0, id_0, 1} = 1;
  assign id_1 = id_0;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
