// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_gemver_kernel_gemver,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.026760,HLS_SYN_LAT=3360,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=22067,HLS_SYN_LUT=16243,HLS_VERSION=2023_1_1}" *)

module kernel_gemver (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alpha,
        beta,
        A_address0,
        A_ce0,
        A_we0,
        A_d0,
        A_q0,
        A_address1,
        A_ce1,
        A_we1,
        A_d1,
        A_q1,
        u1_address0,
        u1_ce0,
        u1_q0,
        v1_address0,
        v1_ce0,
        v1_q0,
        v1_address1,
        v1_ce1,
        v1_q1,
        u2_address0,
        u2_ce0,
        u2_q0,
        v2_address0,
        v2_ce0,
        v2_q0,
        v2_address1,
        v2_ce1,
        v2_q1,
        w_address0,
        w_ce0,
        w_we0,
        w_d0,
        w_q0,
        x_address0,
        x_ce0,
        x_we0,
        x_d0,
        x_q0,
        x_address1,
        x_ce1,
        x_q1,
        y_address0,
        y_ce0,
        y_q0,
        y_address1,
        y_ce1,
        y_q1,
        z_address0,
        z_ce0,
        z_q0
);

parameter    ap_ST_fsm_state1 = 48'd1;
parameter    ap_ST_fsm_state2 = 48'd2;
parameter    ap_ST_fsm_state3 = 48'd4;
parameter    ap_ST_fsm_state4 = 48'd8;
parameter    ap_ST_fsm_state5 = 48'd16;
parameter    ap_ST_fsm_state6 = 48'd32;
parameter    ap_ST_fsm_state7 = 48'd64;
parameter    ap_ST_fsm_state8 = 48'd128;
parameter    ap_ST_fsm_state9 = 48'd256;
parameter    ap_ST_fsm_state10 = 48'd512;
parameter    ap_ST_fsm_state11 = 48'd1024;
parameter    ap_ST_fsm_state12 = 48'd2048;
parameter    ap_ST_fsm_state13 = 48'd4096;
parameter    ap_ST_fsm_state14 = 48'd8192;
parameter    ap_ST_fsm_state15 = 48'd16384;
parameter    ap_ST_fsm_state16 = 48'd32768;
parameter    ap_ST_fsm_state17 = 48'd65536;
parameter    ap_ST_fsm_state18 = 48'd131072;
parameter    ap_ST_fsm_state19 = 48'd262144;
parameter    ap_ST_fsm_state20 = 48'd524288;
parameter    ap_ST_fsm_state21 = 48'd1048576;
parameter    ap_ST_fsm_state22 = 48'd2097152;
parameter    ap_ST_fsm_state23 = 48'd4194304;
parameter    ap_ST_fsm_state24 = 48'd8388608;
parameter    ap_ST_fsm_state25 = 48'd16777216;
parameter    ap_ST_fsm_state26 = 48'd33554432;
parameter    ap_ST_fsm_state27 = 48'd67108864;
parameter    ap_ST_fsm_state28 = 48'd134217728;
parameter    ap_ST_fsm_state29 = 48'd268435456;
parameter    ap_ST_fsm_state30 = 48'd536870912;
parameter    ap_ST_fsm_state31 = 48'd1073741824;
parameter    ap_ST_fsm_state32 = 48'd2147483648;
parameter    ap_ST_fsm_state33 = 48'd4294967296;
parameter    ap_ST_fsm_state34 = 48'd8589934592;
parameter    ap_ST_fsm_state35 = 48'd17179869184;
parameter    ap_ST_fsm_state36 = 48'd34359738368;
parameter    ap_ST_fsm_state37 = 48'd68719476736;
parameter    ap_ST_fsm_state38 = 48'd137438953472;
parameter    ap_ST_fsm_state39 = 48'd274877906944;
parameter    ap_ST_fsm_state40 = 48'd549755813888;
parameter    ap_ST_fsm_state41 = 48'd1099511627776;
parameter    ap_ST_fsm_state42 = 48'd2199023255552;
parameter    ap_ST_fsm_state43 = 48'd4398046511104;
parameter    ap_ST_fsm_state44 = 48'd8796093022208;
parameter    ap_ST_fsm_state45 = 48'd17592186044416;
parameter    ap_ST_fsm_state46 = 48'd35184372088832;
parameter    ap_ST_fsm_state47 = 48'd70368744177664;
parameter    ap_ST_fsm_state48 = 48'd140737488355328;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alpha;
input  [31:0] beta;
output  [10:0] A_address0;
output   A_ce0;
output   A_we0;
output  [31:0] A_d0;
input  [31:0] A_q0;
output  [10:0] A_address1;
output   A_ce1;
output   A_we1;
output  [31:0] A_d1;
input  [31:0] A_q1;
output  [5:0] u1_address0;
output   u1_ce0;
input  [31:0] u1_q0;
output  [5:0] v1_address0;
output   v1_ce0;
input  [31:0] v1_q0;
output  [5:0] v1_address1;
output   v1_ce1;
input  [31:0] v1_q1;
output  [5:0] u2_address0;
output   u2_ce0;
input  [31:0] u2_q0;
output  [5:0] v2_address0;
output   v2_ce0;
input  [31:0] v2_q0;
output  [5:0] v2_address1;
output   v2_ce1;
input  [31:0] v2_q1;
output  [5:0] w_address0;
output   w_ce0;
output   w_we0;
output  [31:0] w_d0;
input  [31:0] w_q0;
output  [5:0] x_address0;
output   x_ce0;
output   x_we0;
output  [31:0] x_d0;
input  [31:0] x_q0;
output  [5:0] x_address1;
output   x_ce1;
input  [31:0] x_q1;
output  [5:0] y_address0;
output   y_ce0;
input  [31:0] y_q0;
output  [5:0] y_address1;
output   y_ce1;
input  [31:0] y_q1;
output  [5:0] z_address0;
output   z_ce0;
input  [31:0] z_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] A_address0;
reg A_ce0;
reg A_we0;
reg[10:0] A_address1;
reg A_ce1;
reg A_we1;
reg[5:0] v1_address0;
reg v1_ce0;
reg[5:0] v1_address1;
reg v1_ce1;
reg[5:0] v2_address0;
reg v2_ce0;
reg[5:0] v2_address1;
reg v2_ce1;
reg[5:0] x_address0;
reg x_ce0;
reg x_we0;
reg[31:0] x_d0;
reg[5:0] x_address1;
reg x_ce1;
reg[5:0] y_address0;
reg y_ce0;
reg[5:0] y_address1;
reg y_ce1;

(* fsm_encoding = "none" *) reg   [47:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] v1_load_reg_1844;
wire    ap_CS_fsm_state2;
reg   [31:0] v2_load_reg_1849;
reg   [31:0] v1_load_1_reg_1854;
reg   [31:0] v2_load_1_reg_1859;
reg   [31:0] v1_load_2_reg_1884;
wire    ap_CS_fsm_state3;
reg   [31:0] v2_load_2_reg_1889;
reg   [31:0] v1_load_3_reg_1894;
reg   [31:0] v2_load_3_reg_1899;
reg   [31:0] v1_load_4_reg_1934;
wire    ap_CS_fsm_state4;
reg   [31:0] v2_load_4_reg_1939;
reg   [31:0] v1_load_5_reg_1944;
reg   [31:0] v2_load_5_reg_1949;
reg   [31:0] y_load_reg_1974;
reg   [31:0] y_load_1_reg_1979;
reg   [31:0] v1_load_6_reg_1994;
wire    ap_CS_fsm_state5;
reg   [31:0] v2_load_6_reg_1999;
reg   [31:0] v1_load_7_reg_2004;
reg   [31:0] v2_load_7_reg_2009;
reg   [31:0] y_load_2_reg_2034;
reg   [31:0] y_load_3_reg_2039;
reg   [31:0] v1_load_8_reg_2054;
wire    ap_CS_fsm_state6;
reg   [31:0] v2_load_8_reg_2059;
reg   [31:0] v1_load_9_reg_2064;
reg   [31:0] v2_load_9_reg_2069;
reg   [31:0] y_load_4_reg_2094;
reg   [31:0] y_load_5_reg_2099;
reg   [31:0] v1_load_10_reg_2114;
wire    ap_CS_fsm_state7;
reg   [31:0] v2_load_10_reg_2119;
reg   [31:0] v1_load_11_reg_2124;
reg   [31:0] v2_load_11_reg_2129;
reg   [31:0] y_load_6_reg_2154;
reg   [31:0] y_load_7_reg_2159;
reg   [31:0] v1_load_12_reg_2174;
wire    ap_CS_fsm_state8;
reg   [31:0] v2_load_12_reg_2179;
reg   [31:0] v1_load_13_reg_2184;
reg   [31:0] v2_load_13_reg_2189;
reg   [31:0] y_load_8_reg_2214;
reg   [31:0] y_load_9_reg_2219;
reg   [31:0] v1_load_14_reg_2234;
wire    ap_CS_fsm_state9;
reg   [31:0] v2_load_14_reg_2239;
reg   [31:0] v1_load_15_reg_2244;
reg   [31:0] v2_load_15_reg_2249;
reg   [31:0] y_load_10_reg_2274;
reg   [31:0] y_load_11_reg_2279;
reg   [31:0] v1_load_16_reg_2294;
wire    ap_CS_fsm_state10;
reg   [31:0] v2_load_16_reg_2299;
reg   [31:0] v1_load_17_reg_2304;
reg   [31:0] v2_load_17_reg_2309;
reg   [31:0] y_load_12_reg_2334;
reg   [31:0] y_load_13_reg_2339;
reg   [31:0] v1_load_18_reg_2354;
wire    ap_CS_fsm_state11;
reg   [31:0] v2_load_18_reg_2359;
reg   [31:0] v1_load_19_reg_2364;
reg   [31:0] v2_load_19_reg_2369;
reg   [31:0] y_load_14_reg_2394;
reg   [31:0] y_load_15_reg_2399;
reg   [31:0] v1_load_20_reg_2414;
wire    ap_CS_fsm_state12;
reg   [31:0] v2_load_20_reg_2419;
reg   [31:0] v1_load_21_reg_2424;
reg   [31:0] v2_load_21_reg_2429;
reg   [31:0] y_load_16_reg_2454;
reg   [31:0] y_load_17_reg_2459;
reg   [31:0] v1_load_22_reg_2474;
wire    ap_CS_fsm_state13;
reg   [31:0] v2_load_22_reg_2479;
reg   [31:0] v1_load_23_reg_2484;
reg   [31:0] v2_load_23_reg_2489;
reg   [31:0] y_load_18_reg_2514;
reg   [31:0] y_load_19_reg_2519;
reg   [31:0] v1_load_24_reg_2534;
wire    ap_CS_fsm_state14;
reg   [31:0] v2_load_24_reg_2539;
reg   [31:0] v1_load_25_reg_2544;
reg   [31:0] v2_load_25_reg_2549;
reg   [31:0] y_load_20_reg_2574;
reg   [31:0] y_load_21_reg_2579;
reg   [31:0] v1_load_26_reg_2594;
wire    ap_CS_fsm_state15;
reg   [31:0] v2_load_26_reg_2599;
reg   [31:0] v1_load_27_reg_2604;
reg   [31:0] v2_load_27_reg_2609;
reg   [31:0] y_load_22_reg_2634;
reg   [31:0] y_load_23_reg_2639;
reg   [31:0] v1_load_28_reg_2654;
wire    ap_CS_fsm_state16;
reg   [31:0] v2_load_28_reg_2659;
reg   [31:0] v1_load_29_reg_2664;
reg   [31:0] v2_load_29_reg_2669;
reg   [31:0] y_load_24_reg_2694;
reg   [31:0] y_load_25_reg_2699;
reg   [31:0] v1_load_30_reg_2714;
wire    ap_CS_fsm_state17;
reg   [31:0] v2_load_30_reg_2719;
reg   [31:0] v1_load_31_reg_2724;
reg   [31:0] v2_load_31_reg_2729;
reg   [31:0] y_load_26_reg_2754;
reg   [31:0] y_load_27_reg_2759;
reg   [31:0] v1_load_32_reg_2774;
wire    ap_CS_fsm_state18;
reg   [31:0] v2_load_32_reg_2779;
reg   [31:0] v1_load_33_reg_2784;
reg   [31:0] v2_load_33_reg_2789;
reg   [31:0] y_load_28_reg_2814;
reg   [31:0] y_load_29_reg_2819;
reg   [31:0] v1_load_34_reg_2834;
wire    ap_CS_fsm_state19;
reg   [31:0] v2_load_34_reg_2839;
reg   [31:0] v1_load_35_reg_2844;
reg   [31:0] v2_load_35_reg_2849;
reg   [31:0] y_load_30_reg_2874;
reg   [31:0] y_load_31_reg_2879;
reg   [31:0] v1_load_36_reg_2894;
wire    ap_CS_fsm_state20;
reg   [31:0] v2_load_36_reg_2899;
reg   [31:0] v1_load_37_reg_2904;
reg   [31:0] v2_load_37_reg_2909;
reg   [31:0] y_load_32_reg_2934;
reg   [31:0] y_load_33_reg_2939;
reg   [31:0] v1_load_38_reg_2954;
wire    ap_CS_fsm_state21;
reg   [31:0] v2_load_38_reg_2959;
reg   [31:0] v1_load_39_reg_2964;
reg   [31:0] v2_load_39_reg_2969;
reg   [31:0] y_load_34_reg_2974;
reg   [31:0] y_load_35_reg_2979;
reg   [31:0] y_load_36_reg_2994;
wire    ap_CS_fsm_state22;
reg   [31:0] y_load_37_reg_2999;
wire    ap_CS_fsm_state23;
reg   [31:0] y_load_38_reg_3019;
reg   [31:0] y_load_39_reg_3024;
wire    ap_CS_fsm_state27;
reg   [31:0] x_load_reg_3039;
wire    ap_CS_fsm_state28;
reg   [31:0] x_load_1_reg_3044;
reg   [31:0] x_load_2_reg_3059;
wire    ap_CS_fsm_state29;
reg   [31:0] x_load_3_reg_3064;
reg   [31:0] x_load_4_reg_3079;
wire    ap_CS_fsm_state30;
reg   [31:0] x_load_5_reg_3084;
reg   [31:0] x_load_6_reg_3099;
wire    ap_CS_fsm_state31;
reg   [31:0] x_load_7_reg_3104;
reg   [31:0] x_load_8_reg_3119;
wire    ap_CS_fsm_state32;
reg   [31:0] x_load_9_reg_3124;
reg   [31:0] x_load_10_reg_3139;
wire    ap_CS_fsm_state33;
reg   [31:0] x_load_11_reg_3144;
reg   [31:0] x_load_12_reg_3159;
wire    ap_CS_fsm_state34;
reg   [31:0] x_load_13_reg_3164;
reg   [31:0] x_load_14_reg_3179;
wire    ap_CS_fsm_state35;
reg   [31:0] x_load_15_reg_3184;
reg   [31:0] x_load_16_reg_3199;
wire    ap_CS_fsm_state36;
reg   [31:0] x_load_17_reg_3204;
reg   [31:0] x_load_18_reg_3219;
wire    ap_CS_fsm_state37;
reg   [31:0] x_load_19_reg_3224;
reg   [31:0] x_load_20_reg_3239;
wire    ap_CS_fsm_state38;
reg   [31:0] x_load_21_reg_3244;
reg   [31:0] x_load_22_reg_3259;
wire    ap_CS_fsm_state39;
reg   [31:0] x_load_23_reg_3264;
reg   [31:0] x_load_24_reg_3279;
wire    ap_CS_fsm_state40;
reg   [31:0] x_load_25_reg_3284;
reg   [31:0] x_load_26_reg_3299;
wire    ap_CS_fsm_state41;
reg   [31:0] x_load_27_reg_3304;
reg   [31:0] x_load_28_reg_3319;
wire    ap_CS_fsm_state42;
reg   [31:0] x_load_29_reg_3324;
reg   [31:0] x_load_30_reg_3339;
wire    ap_CS_fsm_state43;
reg   [31:0] x_load_31_reg_3344;
reg   [31:0] x_load_32_reg_3359;
wire    ap_CS_fsm_state44;
reg   [31:0] x_load_33_reg_3364;
reg   [31:0] x_load_34_reg_3379;
wire    ap_CS_fsm_state45;
reg   [31:0] x_load_35_reg_3384;
reg   [31:0] x_load_36_reg_3399;
wire    ap_CS_fsm_state46;
reg   [31:0] x_load_37_reg_3404;
wire    ap_CS_fsm_state47;
reg   [31:0] x_load_38_reg_3424;
reg   [31:0] x_load_39_reg_3429;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_start;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_done;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_idle;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_ready;
wire   [10:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_address0;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_ce0;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_we0;
wire   [31:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_d0;
wire   [10:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_address1;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_ce1;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_we1;
wire   [31:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_d1;
wire   [5:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_u1_address0;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_u1_ce0;
wire   [5:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_u2_address0;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_u2_ce0;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_ap_start;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_ap_done;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_ap_idle;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_ap_ready;
wire   [10:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_A_address0;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_A_ce0;
wire   [10:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_A_address1;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_A_ce1;
wire   [5:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_x_address0;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_x_ce0;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_x_we0;
wire   [31:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_x_d0;
wire  signed [31:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3434_p_din0;
wire  signed [31:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3434_p_din1;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3434_p_ce;
wire  signed [31:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3438_p_din0;
wire  signed [31:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3438_p_din1;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3438_p_ce;
wire  signed [63:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3442_p_din0;
wire  signed [31:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3442_p_din1;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3442_p_ce;
wire  signed [63:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3446_p_din0;
wire  signed [31:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3446_p_din1;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3446_p_ce;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_ap_start;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_ap_done;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_ap_idle;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_ap_ready;
wire   [5:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_x_address0;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_x_ce0;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_x_we0;
wire   [31:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_x_d0;
wire   [5:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_x_address1;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_x_ce1;
wire   [5:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_z_address0;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_z_ce0;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_start;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_done;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_idle;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_ready;
wire   [10:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_A_address0;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_A_ce0;
wire   [10:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_A_address1;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_A_ce1;
wire   [5:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_w_address0;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_w_ce0;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_w_we0;
wire   [31:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_w_d0;
wire  signed [31:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3434_p_din0;
wire  signed [31:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3434_p_din1;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3434_p_ce;
wire  signed [31:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3438_p_din0;
wire  signed [31:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3438_p_din1;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3438_p_ce;
wire  signed [63:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3442_p_din0;
wire  signed [31:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3442_p_din1;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3442_p_ce;
wire  signed [63:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3446_p_din0;
wire  signed [31:0] grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3446_p_din1;
wire    grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3446_p_ce;
reg    grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_start_reg;
reg    grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_ap_start_reg;
wire    ap_CS_fsm_state24;
reg    grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_ap_start_reg;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
reg    grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_start_reg;
wire    ap_CS_fsm_state48;
wire  signed [63:0] grp_fu_3434_p2;
reg  signed [31:0] grp_fu_3434_p0;
reg  signed [31:0] grp_fu_3434_p1;
reg    grp_fu_3434_ce;
wire  signed [63:0] grp_fu_3438_p2;
reg  signed [31:0] grp_fu_3438_p0;
reg  signed [31:0] grp_fu_3438_p1;
reg    grp_fu_3438_ce;
wire   [63:0] grp_fu_3442_p2;
reg  signed [63:0] grp_fu_3442_p0;
reg  signed [31:0] grp_fu_3442_p1;
reg    grp_fu_3442_ce;
wire   [63:0] grp_fu_3446_p2;
reg  signed [63:0] grp_fu_3446_p0;
reg  signed [31:0] grp_fu_3446_p1;
reg    grp_fu_3446_ce;
reg   [47:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
reg    ap_ST_fsm_state48_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 48'd1;
#0 grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_start_reg = 1'b0;
#0 grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_ap_start_reg = 1'b0;
#0 grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_ap_start_reg = 1'b0;
#0 grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_start_reg = 1'b0;
end

kernel_gemver_kernel_gemver_Pipeline_VITIS_LOOP_28_1 grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_start),
    .ap_done(grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_done),
    .ap_idle(grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_idle),
    .ap_ready(grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_ready),
    .A_address0(grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_address0),
    .A_ce0(grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_ce0),
    .A_we0(grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_we0),
    .A_d0(grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_d0),
    .A_q0(A_q0),
    .A_address1(grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_address1),
    .A_ce1(grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_ce1),
    .A_we1(grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_we1),
    .A_d1(grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_d1),
    .A_q1(A_q1),
    .u1_address0(grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_u1_address0),
    .u1_ce0(grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_u1_ce0),
    .u1_q0(u1_q0),
    .u2_address0(grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_u2_address0),
    .u2_ce0(grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_u2_ce0),
    .u2_q0(u2_q0),
    .sext_ln30(v1_load_reg_1844),
    .sext_ln30_1(v2_load_reg_1849),
    .sext_ln30_2(v1_load_1_reg_1854),
    .sext_ln30_3(v2_load_1_reg_1859),
    .sext_ln30_4(v1_load_2_reg_1884),
    .sext_ln30_5(v2_load_2_reg_1889),
    .sext_ln30_6(v1_load_3_reg_1894),
    .sext_ln30_7(v2_load_3_reg_1899),
    .sext_ln30_8(v1_load_4_reg_1934),
    .sext_ln30_9(v2_load_4_reg_1939),
    .sext_ln30_10(v1_load_5_reg_1944),
    .sext_ln30_11(v2_load_5_reg_1949),
    .sext_ln30_12(v1_load_6_reg_1994),
    .sext_ln30_13(v2_load_6_reg_1999),
    .sext_ln30_14(v1_load_7_reg_2004),
    .sext_ln30_15(v2_load_7_reg_2009),
    .sext_ln30_16(v1_load_8_reg_2054),
    .sext_ln30_17(v2_load_8_reg_2059),
    .sext_ln30_18(v1_load_9_reg_2064),
    .sext_ln30_19(v2_load_9_reg_2069),
    .sext_ln30_20(v1_load_10_reg_2114),
    .sext_ln30_21(v2_load_10_reg_2119),
    .sext_ln30_22(v1_load_11_reg_2124),
    .sext_ln30_23(v2_load_11_reg_2129),
    .sext_ln30_24(v1_load_12_reg_2174),
    .sext_ln30_25(v2_load_12_reg_2179),
    .sext_ln30_26(v1_load_13_reg_2184),
    .sext_ln30_27(v2_load_13_reg_2189),
    .sext_ln30_28(v1_load_14_reg_2234),
    .sext_ln30_29(v2_load_14_reg_2239),
    .sext_ln30_30(v1_load_15_reg_2244),
    .sext_ln30_31(v2_load_15_reg_2249),
    .sext_ln30_32(v1_load_16_reg_2294),
    .sext_ln30_33(v2_load_16_reg_2299),
    .sext_ln30_34(v1_load_17_reg_2304),
    .sext_ln30_35(v2_load_17_reg_2309),
    .sext_ln30_36(v1_load_18_reg_2354),
    .sext_ln30_37(v2_load_18_reg_2359),
    .sext_ln30_38(v1_load_19_reg_2364),
    .sext_ln30_39(v2_load_19_reg_2369),
    .sext_ln30_40(v1_load_20_reg_2414),
    .sext_ln30_41(v2_load_20_reg_2419),
    .sext_ln30_42(v1_load_21_reg_2424),
    .sext_ln30_43(v2_load_21_reg_2429),
    .sext_ln30_44(v1_load_22_reg_2474),
    .sext_ln30_45(v2_load_22_reg_2479),
    .sext_ln30_46(v1_load_23_reg_2484),
    .sext_ln30_47(v2_load_23_reg_2489),
    .sext_ln30_48(v1_load_24_reg_2534),
    .sext_ln30_49(v2_load_24_reg_2539),
    .sext_ln30_50(v1_load_25_reg_2544),
    .sext_ln30_51(v2_load_25_reg_2549),
    .sext_ln30_52(v1_load_26_reg_2594),
    .sext_ln30_53(v2_load_26_reg_2599),
    .sext_ln30_54(v1_load_27_reg_2604),
    .sext_ln30_55(v2_load_27_reg_2609),
    .sext_ln30_56(v1_load_28_reg_2654),
    .sext_ln30_57(v2_load_28_reg_2659),
    .sext_ln30_58(v1_load_29_reg_2664),
    .sext_ln30_59(v2_load_29_reg_2669),
    .sext_ln30_60(v1_load_30_reg_2714),
    .sext_ln30_61(v2_load_30_reg_2719),
    .sext_ln30_62(v1_load_31_reg_2724),
    .sext_ln30_63(v2_load_31_reg_2729),
    .sext_ln30_64(v1_load_32_reg_2774),
    .sext_ln30_65(v2_load_32_reg_2779),
    .sext_ln30_66(v1_load_33_reg_2784),
    .sext_ln30_67(v2_load_33_reg_2789),
    .sext_ln30_68(v1_load_34_reg_2834),
    .sext_ln30_69(v2_load_34_reg_2839),
    .sext_ln30_70(v1_load_35_reg_2844),
    .sext_ln30_71(v2_load_35_reg_2849),
    .sext_ln30_72(v1_load_36_reg_2894),
    .sext_ln30_73(v2_load_36_reg_2899),
    .sext_ln30_74(v1_load_37_reg_2904),
    .sext_ln30_75(v2_load_37_reg_2909),
    .sext_ln30_76(v1_load_38_reg_2954),
    .sext_ln30_77(v2_load_38_reg_2959),
    .sext_ln30_78(v1_load_39_reg_2964),
    .sext_ln28(v2_load_39_reg_2969)
);

kernel_gemver_kernel_gemver_Pipeline_VITIS_LOOP_32_3 grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_ap_start),
    .ap_done(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_ap_done),
    .ap_idle(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_ap_idle),
    .ap_ready(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_ap_ready),
    .A_address0(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_A_address0),
    .A_ce0(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_A_ce0),
    .A_q0(A_q0),
    .A_address1(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_A_address1),
    .A_ce1(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_A_ce1),
    .A_q1(A_q1),
    .x_address0(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_x_address0),
    .x_ce0(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_x_ce0),
    .x_we0(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_x_we0),
    .x_d0(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_x_d0),
    .x_q0(x_q0),
    .conv_i323(beta),
    .sext_ln34_1(y_load_reg_1974),
    .sext_ln34_2(y_load_1_reg_1979),
    .sext_ln34_3(y_load_2_reg_2034),
    .sext_ln34_41(y_load_3_reg_2039),
    .sext_ln34_42(y_load_4_reg_2094),
    .sext_ln34_43(y_load_5_reg_2099),
    .sext_ln34_45(y_load_6_reg_2154),
    .sext_ln34_46(y_load_7_reg_2159),
    .sext_ln34_47(y_load_8_reg_2214),
    .sext_ln34_49(y_load_9_reg_2219),
    .sext_ln34_50(y_load_10_reg_2274),
    .sext_ln34_51(y_load_11_reg_2279),
    .sext_ln34_52(y_load_12_reg_2334),
    .sext_ln34_53(y_load_13_reg_2339),
    .sext_ln34_54(y_load_14_reg_2394),
    .sext_ln34_55(y_load_15_reg_2399),
    .sext_ln34_56(y_load_16_reg_2454),
    .sext_ln34_57(y_load_17_reg_2459),
    .sext_ln34_58(y_load_18_reg_2514),
    .sext_ln34_59(y_load_19_reg_2519),
    .sext_ln34_60(y_load_20_reg_2574),
    .sext_ln34_61(y_load_21_reg_2579),
    .sext_ln34_62(y_load_22_reg_2634),
    .sext_ln34_63(y_load_23_reg_2639),
    .sext_ln34_64(y_load_24_reg_2694),
    .sext_ln34_65(y_load_25_reg_2699),
    .sext_ln34_66(y_load_26_reg_2754),
    .sext_ln34_67(y_load_27_reg_2759),
    .sext_ln34_68(y_load_28_reg_2814),
    .sext_ln34_69(y_load_29_reg_2819),
    .sext_ln34_70(y_load_30_reg_2874),
    .sext_ln34_71(y_load_31_reg_2879),
    .sext_ln34_72(y_load_32_reg_2934),
    .sext_ln34_73(y_load_33_reg_2939),
    .sext_ln34_74(y_load_34_reg_2974),
    .sext_ln34_75(y_load_35_reg_2979),
    .sext_ln34_76(y_load_36_reg_2994),
    .sext_ln34_77(y_load_37_reg_2999),
    .sext_ln34_78(y_load_38_reg_3019),
    .sext_ln32(y_load_39_reg_3024),
    .grp_fu_3434_p_din0(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3434_p_din0),
    .grp_fu_3434_p_din1(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3434_p_din1),
    .grp_fu_3434_p_dout0(grp_fu_3434_p2),
    .grp_fu_3434_p_ce(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3434_p_ce),
    .grp_fu_3438_p_din0(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3438_p_din0),
    .grp_fu_3438_p_din1(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3438_p_din1),
    .grp_fu_3438_p_dout0(grp_fu_3438_p2),
    .grp_fu_3438_p_ce(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3438_p_ce),
    .grp_fu_3442_p_din0(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3442_p_din0),
    .grp_fu_3442_p_din1(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3442_p_din1),
    .grp_fu_3442_p_dout0(grp_fu_3442_p2),
    .grp_fu_3442_p_ce(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3442_p_ce),
    .grp_fu_3446_p_din0(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3446_p_din0),
    .grp_fu_3446_p_din1(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3446_p_din1),
    .grp_fu_3446_p_dout0(grp_fu_3446_p2),
    .grp_fu_3446_p_ce(grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3446_p_ce)
);

kernel_gemver_kernel_gemver_Pipeline_VITIS_LOOP_36_5 grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_ap_start),
    .ap_done(grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_ap_done),
    .ap_idle(grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_ap_idle),
    .ap_ready(grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_ap_ready),
    .x_address0(grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_x_address0),
    .x_ce0(grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_x_ce0),
    .x_we0(grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_x_we0),
    .x_d0(grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_x_d0),
    .x_address1(grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_x_address1),
    .x_ce1(grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_x_ce1),
    .x_q1(x_q1),
    .z_address0(grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_z_address0),
    .z_ce0(grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_z_ce0),
    .z_q0(z_q0)
);

kernel_gemver_kernel_gemver_Pipeline_VITIS_LOOP_39_6 grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_start),
    .ap_done(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_done),
    .ap_idle(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_idle),
    .ap_ready(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_ready),
    .A_address0(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_A_address0),
    .A_ce0(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_A_ce0),
    .A_q0(A_q0),
    .A_address1(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_A_address1),
    .A_ce1(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_A_ce1),
    .A_q1(A_q1),
    .w_address0(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_w_address0),
    .w_ce0(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_w_ce0),
    .w_we0(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_w_we0),
    .w_d0(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_w_d0),
    .w_q0(w_q0),
    .conv_i109(alpha),
    .sext_ln41_1(x_load_reg_3039),
    .sext_ln41_2(x_load_1_reg_3044),
    .sext_ln41_3(x_load_2_reg_3059),
    .sext_ln41_41(x_load_3_reg_3064),
    .sext_ln41_42(x_load_4_reg_3079),
    .sext_ln41_43(x_load_5_reg_3084),
    .sext_ln41_45(x_load_6_reg_3099),
    .sext_ln41_46(x_load_7_reg_3104),
    .sext_ln41_47(x_load_8_reg_3119),
    .sext_ln41_49(x_load_9_reg_3124),
    .sext_ln41_50(x_load_10_reg_3139),
    .sext_ln41_51(x_load_11_reg_3144),
    .sext_ln41_52(x_load_12_reg_3159),
    .sext_ln41_53(x_load_13_reg_3164),
    .sext_ln41_54(x_load_14_reg_3179),
    .sext_ln41_55(x_load_15_reg_3184),
    .sext_ln41_56(x_load_16_reg_3199),
    .sext_ln41_57(x_load_17_reg_3204),
    .sext_ln41_58(x_load_18_reg_3219),
    .sext_ln41_59(x_load_19_reg_3224),
    .sext_ln41_60(x_load_20_reg_3239),
    .sext_ln41_61(x_load_21_reg_3244),
    .sext_ln41_62(x_load_22_reg_3259),
    .sext_ln41_63(x_load_23_reg_3264),
    .sext_ln41_64(x_load_24_reg_3279),
    .sext_ln41_65(x_load_25_reg_3284),
    .sext_ln41_66(x_load_26_reg_3299),
    .sext_ln41_67(x_load_27_reg_3304),
    .sext_ln41_68(x_load_28_reg_3319),
    .sext_ln41_69(x_load_29_reg_3324),
    .sext_ln41_70(x_load_30_reg_3339),
    .sext_ln41_71(x_load_31_reg_3344),
    .sext_ln41_72(x_load_32_reg_3359),
    .sext_ln41_73(x_load_33_reg_3364),
    .sext_ln41_74(x_load_34_reg_3379),
    .sext_ln41_75(x_load_35_reg_3384),
    .sext_ln41_76(x_load_36_reg_3399),
    .sext_ln41_77(x_load_37_reg_3404),
    .sext_ln41_78(x_load_38_reg_3424),
    .sext_ln39(x_load_39_reg_3429),
    .grp_fu_3434_p_din0(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3434_p_din0),
    .grp_fu_3434_p_din1(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3434_p_din1),
    .grp_fu_3434_p_dout0(grp_fu_3434_p2),
    .grp_fu_3434_p_ce(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3434_p_ce),
    .grp_fu_3438_p_din0(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3438_p_din0),
    .grp_fu_3438_p_din1(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3438_p_din1),
    .grp_fu_3438_p_dout0(grp_fu_3438_p2),
    .grp_fu_3438_p_ce(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3438_p_ce),
    .grp_fu_3442_p_din0(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3442_p_din0),
    .grp_fu_3442_p_din1(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3442_p_din1),
    .grp_fu_3442_p_dout0(grp_fu_3442_p2),
    .grp_fu_3442_p_ce(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3442_p_ce),
    .grp_fu_3446_p_din0(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3446_p_din0),
    .grp_fu_3446_p_din1(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3446_p_din1),
    .grp_fu_3446_p_dout0(grp_fu_3446_p2),
    .grp_fu_3446_p_ce(grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3446_p_ce)
);

kernel_gemver_mul_32s_32s_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_2_1_U183(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3434_p0),
    .din1(grp_fu_3434_p1),
    .ce(grp_fu_3434_ce),
    .dout(grp_fu_3434_p2)
);

kernel_gemver_mul_32s_32s_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_2_1_U184(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3438_p0),
    .din1(grp_fu_3438_p1),
    .ce(grp_fu_3438_ce),
    .dout(grp_fu_3438_p2)
);

kernel_gemver_mul_64s_32s_64_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_5_1_U185(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3442_p0),
    .din1(grp_fu_3442_p1),
    .ce(grp_fu_3442_ce),
    .dout(grp_fu_3442_p2)
);

kernel_gemver_mul_64s_32s_64_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_5_1_U186(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3446_p0),
    .din1(grp_fu_3446_p1),
    .ce(grp_fu_3446_ce),
    .dout(grp_fu_3446_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_ready == 1'b1)) begin
            grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_ap_ready == 1'b1)) begin
            grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_ap_ready == 1'b1)) begin
            grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state47)) begin
            grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_ready == 1'b1)) begin
            grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v1_load_10_reg_2114 <= v1_q1;
        v1_load_11_reg_2124 <= v1_q0;
        v2_load_10_reg_2119 <= v2_q1;
        v2_load_11_reg_2129 <= v2_q0;
        y_load_6_reg_2154 <= y_q1;
        y_load_7_reg_2159 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        v1_load_12_reg_2174 <= v1_q1;
        v1_load_13_reg_2184 <= v1_q0;
        v2_load_12_reg_2179 <= v2_q1;
        v2_load_13_reg_2189 <= v2_q0;
        y_load_8_reg_2214 <= y_q1;
        y_load_9_reg_2219 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        v1_load_14_reg_2234 <= v1_q1;
        v1_load_15_reg_2244 <= v1_q0;
        v2_load_14_reg_2239 <= v2_q1;
        v2_load_15_reg_2249 <= v2_q0;
        y_load_10_reg_2274 <= y_q1;
        y_load_11_reg_2279 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v1_load_16_reg_2294 <= v1_q1;
        v1_load_17_reg_2304 <= v1_q0;
        v2_load_16_reg_2299 <= v2_q1;
        v2_load_17_reg_2309 <= v2_q0;
        y_load_12_reg_2334 <= y_q1;
        y_load_13_reg_2339 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        v1_load_18_reg_2354 <= v1_q1;
        v1_load_19_reg_2364 <= v1_q0;
        v2_load_18_reg_2359 <= v2_q1;
        v2_load_19_reg_2369 <= v2_q0;
        y_load_14_reg_2394 <= y_q1;
        y_load_15_reg_2399 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v1_load_1_reg_1854 <= v1_q0;
        v1_load_reg_1844 <= v1_q1;
        v2_load_1_reg_1859 <= v2_q0;
        v2_load_reg_1849 <= v2_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        v1_load_20_reg_2414 <= v1_q1;
        v1_load_21_reg_2424 <= v1_q0;
        v2_load_20_reg_2419 <= v2_q1;
        v2_load_21_reg_2429 <= v2_q0;
        y_load_16_reg_2454 <= y_q1;
        y_load_17_reg_2459 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        v1_load_22_reg_2474 <= v1_q1;
        v1_load_23_reg_2484 <= v1_q0;
        v2_load_22_reg_2479 <= v2_q1;
        v2_load_23_reg_2489 <= v2_q0;
        y_load_18_reg_2514 <= y_q1;
        y_load_19_reg_2519 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        v1_load_24_reg_2534 <= v1_q1;
        v1_load_25_reg_2544 <= v1_q0;
        v2_load_24_reg_2539 <= v2_q1;
        v2_load_25_reg_2549 <= v2_q0;
        y_load_20_reg_2574 <= y_q1;
        y_load_21_reg_2579 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        v1_load_26_reg_2594 <= v1_q1;
        v1_load_27_reg_2604 <= v1_q0;
        v2_load_26_reg_2599 <= v2_q1;
        v2_load_27_reg_2609 <= v2_q0;
        y_load_22_reg_2634 <= y_q1;
        y_load_23_reg_2639 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        v1_load_28_reg_2654 <= v1_q1;
        v1_load_29_reg_2664 <= v1_q0;
        v2_load_28_reg_2659 <= v2_q1;
        v2_load_29_reg_2669 <= v2_q0;
        y_load_24_reg_2694 <= y_q1;
        y_load_25_reg_2699 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        v1_load_2_reg_1884 <= v1_q1;
        v1_load_3_reg_1894 <= v1_q0;
        v2_load_2_reg_1889 <= v2_q1;
        v2_load_3_reg_1899 <= v2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        v1_load_30_reg_2714 <= v1_q1;
        v1_load_31_reg_2724 <= v1_q0;
        v2_load_30_reg_2719 <= v2_q1;
        v2_load_31_reg_2729 <= v2_q0;
        y_load_26_reg_2754 <= y_q1;
        y_load_27_reg_2759 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        v1_load_32_reg_2774 <= v1_q1;
        v1_load_33_reg_2784 <= v1_q0;
        v2_load_32_reg_2779 <= v2_q1;
        v2_load_33_reg_2789 <= v2_q0;
        y_load_28_reg_2814 <= y_q1;
        y_load_29_reg_2819 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        v1_load_34_reg_2834 <= v1_q1;
        v1_load_35_reg_2844 <= v1_q0;
        v2_load_34_reg_2839 <= v2_q1;
        v2_load_35_reg_2849 <= v2_q0;
        y_load_30_reg_2874 <= y_q1;
        y_load_31_reg_2879 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        v1_load_36_reg_2894 <= v1_q1;
        v1_load_37_reg_2904 <= v1_q0;
        v2_load_36_reg_2899 <= v2_q1;
        v2_load_37_reg_2909 <= v2_q0;
        y_load_32_reg_2934 <= y_q1;
        y_load_33_reg_2939 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        v1_load_38_reg_2954 <= v1_q1;
        v1_load_39_reg_2964 <= v1_q0;
        v2_load_38_reg_2959 <= v2_q1;
        v2_load_39_reg_2969 <= v2_q0;
        y_load_34_reg_2974 <= y_q1;
        y_load_35_reg_2979 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v1_load_4_reg_1934 <= v1_q1;
        v1_load_5_reg_1944 <= v1_q0;
        v2_load_4_reg_1939 <= v2_q1;
        v2_load_5_reg_1949 <= v2_q0;
        y_load_1_reg_1979 <= y_q0;
        y_load_reg_1974 <= y_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        v1_load_6_reg_1994 <= v1_q1;
        v1_load_7_reg_2004 <= v1_q0;
        v2_load_6_reg_1999 <= v2_q1;
        v2_load_7_reg_2009 <= v2_q0;
        y_load_2_reg_2034 <= y_q1;
        y_load_3_reg_2039 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        v1_load_8_reg_2054 <= v1_q1;
        v1_load_9_reg_2064 <= v1_q0;
        v2_load_8_reg_2059 <= v2_q1;
        v2_load_9_reg_2069 <= v2_q0;
        y_load_4_reg_2094 <= y_q1;
        y_load_5_reg_2099 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        x_load_10_reg_3139 <= x_q1;
        x_load_11_reg_3144 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        x_load_12_reg_3159 <= x_q1;
        x_load_13_reg_3164 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        x_load_14_reg_3179 <= x_q1;
        x_load_15_reg_3184 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        x_load_16_reg_3199 <= x_q1;
        x_load_17_reg_3204 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        x_load_18_reg_3219 <= x_q1;
        x_load_19_reg_3224 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        x_load_1_reg_3044 <= x_q0;
        x_load_reg_3039 <= x_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        x_load_20_reg_3239 <= x_q1;
        x_load_21_reg_3244 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        x_load_22_reg_3259 <= x_q1;
        x_load_23_reg_3264 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        x_load_24_reg_3279 <= x_q1;
        x_load_25_reg_3284 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        x_load_26_reg_3299 <= x_q1;
        x_load_27_reg_3304 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        x_load_28_reg_3319 <= x_q1;
        x_load_29_reg_3324 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        x_load_2_reg_3059 <= x_q1;
        x_load_3_reg_3064 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        x_load_30_reg_3339 <= x_q1;
        x_load_31_reg_3344 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        x_load_32_reg_3359 <= x_q1;
        x_load_33_reg_3364 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        x_load_34_reg_3379 <= x_q1;
        x_load_35_reg_3384 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        x_load_36_reg_3399 <= x_q1;
        x_load_37_reg_3404 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        x_load_38_reg_3424 <= x_q1;
        x_load_39_reg_3429 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        x_load_4_reg_3079 <= x_q1;
        x_load_5_reg_3084 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        x_load_6_reg_3099 <= x_q1;
        x_load_7_reg_3104 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        x_load_8_reg_3119 <= x_q1;
        x_load_9_reg_3124 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        y_load_36_reg_2994 <= y_q1;
        y_load_37_reg_2999 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        y_load_38_reg_3019 <= y_q1;
        y_load_39_reg_3024 <= y_q0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        A_address0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        A_address0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        A_address0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        A_address1 = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_A_address1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        A_address1 = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_A_address1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        A_address1 = grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_address1;
    end else begin
        A_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        A_ce0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        A_ce0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        A_ce0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        A_ce1 = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_A_ce1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        A_ce1 = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_A_ce1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        A_ce1 = grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_ce1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        A_we0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_we0;
    end else begin
        A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        A_we1 = grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_we1;
    end else begin
        A_we1 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_done == 1'b0)) begin
        ap_ST_fsm_state48_blk = 1'b1;
    end else begin
        ap_ST_fsm_state48_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) & (grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) & (grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_3434_ce = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3434_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_3434_ce = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3434_p_ce;
    end else begin
        grp_fu_3434_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_3434_p0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3434_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_3434_p0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3434_p_din0;
    end else begin
        grp_fu_3434_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_3434_p1 = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3434_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_3434_p1 = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3434_p_din1;
    end else begin
        grp_fu_3434_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_3438_ce = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3438_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_3438_ce = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3438_p_ce;
    end else begin
        grp_fu_3438_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_3438_p0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3438_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_3438_p0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3438_p_din0;
    end else begin
        grp_fu_3438_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_3438_p1 = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3438_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_3438_p1 = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3438_p_din1;
    end else begin
        grp_fu_3438_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_3442_ce = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3442_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_3442_ce = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3442_p_ce;
    end else begin
        grp_fu_3442_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_3442_p0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3442_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_3442_p0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3442_p_din0;
    end else begin
        grp_fu_3442_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_3442_p1 = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3442_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_3442_p1 = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3442_p_din1;
    end else begin
        grp_fu_3442_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_3446_ce = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3446_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_3446_ce = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3446_p_ce;
    end else begin
        grp_fu_3446_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_3446_p0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3446_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_3446_p0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3446_p_din0;
    end else begin
        grp_fu_3446_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_3446_p1 = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_grp_fu_3446_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_3446_p1 = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_grp_fu_3446_p_din1;
    end else begin
        grp_fu_3446_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        v1_address0 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        v1_address0 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        v1_address0 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        v1_address0 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        v1_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        v1_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        v1_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        v1_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        v1_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        v1_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        v1_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        v1_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        v1_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v1_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v1_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        v1_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        v1_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v1_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v1_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        v1_address0 = 64'd1;
    end else begin
        v1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        v1_address1 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        v1_address1 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        v1_address1 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        v1_address1 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        v1_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        v1_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        v1_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        v1_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        v1_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        v1_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        v1_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        v1_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        v1_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v1_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v1_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        v1_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        v1_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v1_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v1_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        v1_address1 = 64'd0;
    end else begin
        v1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        v1_ce0 = 1'b1;
    end else begin
        v1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        v1_ce1 = 1'b1;
    end else begin
        v1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        v2_address0 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        v2_address0 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        v2_address0 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        v2_address0 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        v2_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        v2_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        v2_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        v2_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        v2_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        v2_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        v2_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        v2_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        v2_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v2_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v2_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        v2_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        v2_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v2_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v2_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        v2_address0 = 64'd1;
    end else begin
        v2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        v2_address1 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        v2_address1 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        v2_address1 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        v2_address1 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        v2_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        v2_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        v2_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        v2_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        v2_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        v2_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        v2_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        v2_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        v2_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v2_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v2_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        v2_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        v2_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v2_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v2_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        v2_address1 = 64'd0;
    end else begin
        v2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        v2_ce0 = 1'b1;
    end else begin
        v2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        v2_ce1 = 1'b1;
    end else begin
        v2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        x_address0 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        x_address0 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        x_address0 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        x_address0 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        x_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        x_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        x_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        x_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        x_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        x_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        x_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        x_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        x_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        x_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        x_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        x_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        x_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        x_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        x_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        x_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        x_address0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        x_address0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_x_address0;
    end else begin
        x_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        x_address1 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        x_address1 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        x_address1 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        x_address1 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        x_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        x_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        x_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        x_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        x_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        x_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        x_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        x_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        x_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        x_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        x_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        x_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        x_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        x_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        x_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        x_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        x_address1 = grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_x_address1;
    end else begin
        x_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        x_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        x_ce0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        x_ce0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_x_ce0;
    end else begin
        x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        x_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        x_ce1 = grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_x_ce1;
    end else begin
        x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        x_d0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_x_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        x_d0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_x_d0;
    end else begin
        x_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        x_we0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_x_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        x_we0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_x_we0;
    end else begin
        x_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        y_address0 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        y_address0 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        y_address0 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        y_address0 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        y_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        y_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        y_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        y_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        y_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        y_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        y_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        y_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        y_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        y_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        y_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        y_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        y_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        y_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        y_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        y_address0 = 64'd1;
    end else begin
        y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        y_address1 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        y_address1 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        y_address1 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        y_address1 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        y_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        y_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        y_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        y_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        y_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        y_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        y_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        y_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        y_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        y_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        y_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        y_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        y_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        y_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        y_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        y_address1 = 64'd0;
    end else begin
        y_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22)))) begin
        y_ce0 = 1'b1;
    end else begin
        y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22)))) begin
        y_ce1 = 1'b1;
    end else begin
        y_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & (grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((1'b1 == ap_CS_fsm_state48) & (grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_d0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_d0;

assign A_d1 = grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_A_d1;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_start = grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_ap_start_reg;

assign grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_ap_start = grp_kernel_gemver_Pipeline_VITIS_LOOP_32_3_fu_1712_ap_start_reg;

assign grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_ap_start = grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_ap_start_reg;

assign grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_start = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_ap_start_reg;

assign u1_address0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_u1_address0;

assign u1_ce0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_u1_ce0;

assign u2_address0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_u2_address0;

assign u2_ce0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_28_1_fu_1618_u2_ce0;

assign w_address0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_w_address0;

assign w_ce0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_w_ce0;

assign w_d0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_w_d0;

assign w_we0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_39_6_fu_1772_w_we0;

assign z_address0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_z_address0;

assign z_ce0 = grp_kernel_gemver_Pipeline_VITIS_LOOP_36_5_fu_1764_z_ce0;

endmodule //kernel_gemver
