Altman, E. R., Gschwind, M., Sathaye, S., Kosonocky, S., Bright, A., Fritts, J., Ledak, P., Appenzeller, D., Agricola, C., and Filan, Z. 1999. BOA: The architecture of a binary translation processor. IBM Research Report RC 21665.
Altman, E., Ebcioğlu, K., Gschwind, M., and Sathaye, S. 2001. Advances and future challenges in binary translation and optimization. Proceedings of the IEEE.
A. W. Appel, Simple generational garbage collection and fast allocation, Software—Practice & Experience, v.19 n.2, p.171-183, February 1989[doi>10.1002/spe.4380190206]
Matthew Arnold , Stephen Fink , David Grove , Michael Hind , Peter F. Sweeney, Adaptive optimization in the Jalapeño JVM, Proceedings of the 15th ACM SIGPLAN conference on Object-oriented programming, systems, languages, and applications, p.47-65, October 2000, Minneapolis, Minnesota, USA[doi>10.1145/353171.353175]
Bahat, O. and Makowski, A. M. 2001. Optimal replacement policies for non-uniform cache objects with optimal eviction. In IEEE INFOCOM Conference on Computer Communications.
Bala, V., Duesterwald, E., and Banerjia, S. 1999. Transparent dynamic optimization. Tech. Rep. HPL-1999-77, Hewlett Packard. June.
Vasanth Bala , Evelyn Duesterwald , Sanjeev Banerjia, Dynamo: a transparent dynamic optimization system, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.1-12, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349303]
Bruening, D., Duesterwald, E., and Amarasinghe, S. 2001. Design and implementation of a dynamic optimization framework for Windows. In 4th ACM Workshop on Feedback-Directed and Dynamic Optimization (FDDO-4).
Derek Bruening , Timothy Garnett , Saman Amarasinghe, An infrastructure for adaptive dynamic optimization, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
Chen, G., Kandemir, M., Vijaykrishnan, N., and Irwin, M. J. 2003. Energy-aware code cache management for memory-constrained Java devices. In IEEE International SOC Conference (ASIC/SOC'03).
Chen, H., Hsu, W.-C., Lu, J., and Yew, P.-C. 2004. Continuous adaptive object-code re-optimization framework. In Ninth Asia-Pacific Computer Systems Architecture Conference (ACSAC 2004). 241--255.
Chen, W.-K., Lerner, S., Chaiken, R., and Gillies, D. 2000. Mojo: A dynamic optimization system. In 4th ACM Workshop on Feedback-Directed and Dynamic Optimization. 81--90.
Cristina Cifuentes , Brian Lewis , David Ung, Walkabout: a retargetable dynamic binary translation framework, Sun Microsystems, Inc., Mountain View, CA, 2002
Bob Cmelik , David Keppel, Shade: a fast instruction-set simulator for execution profiling, ACM SIGMETRICS Performance Evaluation Review, v.22 n.1, p.128-137, May 1994[doi>10.1145/183019.183032]
James C. Dehnert , Brian K. Grant , John P. Banning , Richard Johnson , Thomas Kistler , Alexander Klaiber , Jim Mattson, The Transmeta Code Morphing™ Software: using speculation, recovery, and adaptive retranslation to address real-life challenges, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
Giuseppe Desoli , Nikolay Mateev , Evelyn Duesterwald , Paolo Faraboschi , Joseph A. Fisher, DELI: a new run-time control point, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Kemal Ebcioğlu , Erik R. Altman, DAISY: dynamic compilation for 100% architectural compatibility, Proceedings of the 24th annual international symposium on Computer architecture, p.26-37, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264126]
Kemal Ebcioglu , Erik Altman , Michael Gschwind , Sumedh Sathaye, Dynamic Binary Translation and Optimization, IEEE Transactions on Computers, v.50 n.6, p.529-548, June 2001[doi>10.1109/12.931892]
Hazelwood, K. 2004. Code cache management in dynamic optimization systems. Ph.D. thesis, Harvard University, Cambridge, MA.
Kim Hazelwood , Michael D. Smith, Code Cache Management Schemes for Dynamic Optimizers, Proceedings of the Sixth Annual Workshop on Interaction between Compilers and Computer Architectures, p.102, February 03-03, 2002
Kim Hazelwood , Michael D. Smith, Generational Cache Management of Code Traces in Dynamic Optimization Systems, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.169, December 03-05, 2003
Kim Hazelwood , James E. Smith, Exploring Code Cache Eviction Granularities in Dynamic Optimization Systems, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.89, March 20-24, 2004, Palo Alto, California
Hinton, G., Sager, D., Upton, M., Boggs, D., Carmean, D., Kyker, A., and Roussel, P. 2001. The Microarchitecture of the Pentium 4 Processor. Intel Technology Journal.
Raymond J. Hookway , Mark A. Herdeg, DIGITAL FX!32: combining emulation and binary translation, Digital Technical Journal, v.9 n.1, p.3-12, 1997
Norman P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, Proceedings of the 17th annual international symposium on Computer Architecture, p.364-373, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325162]
London, K., Dongarra, J., Moore, S., Mucci, P., Seymour, K., and Spencer, T. 2001. End-user tools for application performance analysis using hardware counters. In 14th Conference on Parallel and Distributed Computing Systems.
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]
Ravi Nair , Martin E. Hopkins, Exploiting instruction level parallelism in processors by caching scheduled groups, Proceedings of the 24th annual international symposium on Computer architecture, p.13-25, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264125]
Nethercote, N. and Seward, J. 2003. Valgrind: A program supervision framework. In Proceedings of the 3rd Workshop on Runtime Verification. http://valgrind.kde.org/.
Ramirez, A., Larriba-Pey, J.-L., and Valero, M. 2000. Trace cache redundancy: Red & blue traces. In 6th International Conference on High Performance Computer Architecture. 325--340.
Roni Rosner , Avi Mendelson , Ronny Ronen, Filtering Techniques to Improve Trace-Cache Efficiency, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.37-48, September 08-12, 2001
Sahuquillo, J. and Pont, A. 1999. The filter cache: A run-time cache management approach. In 25th Euromicro Conference. 1416--1423.
K. Scott , N. Kumar , S. Velusamy , B. Childers , J. W. Davidson , M. L. Soffa, Retargetable and reconfigurable software dynamic translation, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
David Ungar, Generation Scavenging: A non-disruptive high performance storage reclamation algorithm, ACM SIGPLAN Notices, v.19 n.5, p.157-167, May 1984[doi>10.1145/390011.808261]
Jia Wang, A survey of web caching schemes for the Internet, ACM SIGCOMM Computer Communication Review, v.29 n.5, October 1999[doi>10.1145/505696.505701]
Emmett Witchel , Mendel Rosenblum, Embra: fast and flexible machine simulation, Proceedings of the 1996 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, p.68-79, May 23-26, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/233013.233025]
Lingli Zhang , Chandra Krintz, The design, implementation, and evaluation of adaptive code unloading for resource-constrained devices, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.2, p.131-164, June 2005[doi>10.1145/1071604.1071606]
Shukang Zhou , Bruce R. Childers , Mary Lou Soffa, Planning for code buffer management in distributed virtual execution environments, Proceedings of the 1st ACM/USENIX international conference on Virtual execution environments, June 11-12, 2005, Chicago, IL, USA[doi>10.1145/1064979.1064994]
