Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Dec 17 16:00:52 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.053        0.000                      0                 1398        0.116        0.000                      0                 1398        3.750        0.000                       0                   456  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.053        0.000                      0                 1398        0.116        0.000                      0                 1398        3.750        0.000                       0                   456  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.777ns  (logic 1.888ns (21.511%)  route 6.889ns (78.489%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.569     5.090    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X12Y4          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=39, routed)          1.190     6.798    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.922 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b28/O
                         net (fo=7, routed)           0.817     7.739    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I1_O)        0.152     7.891 r  U_RV32I_CORE/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=2, routed)           0.687     8.578    U_RV32I_CORE/U_ControlUnit/q_reg[2]_7
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.348     8.926 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=39, routed)          0.803     9.729    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.150     9.879 r  U_RV32I_CORE/U_ControlUnit/q[30]_i_7/O
                         net (fo=30, routed)          1.306    11.185    U_RV32I_CORE/U_ControlUnit/q[30]_i_7_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.348    11.533 r  U_RV32I_CORE/U_ControlUnit/q[30]_i_2__0/O
                         net (fo=1, routed)           0.798    12.332    U_RV32I_CORE/U_ControlUnit/q[30]_i_2__0_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124    12.456 r  U_RV32I_CORE/U_ControlUnit/q[30]_i_1/O
                         net (fo=2, routed)           0.451    12.906    U_RV32I_CORE/U_ControlUnit/D[28]
    SLICE_X5Y15          LUT5 (Prop_lut5_I3_O)        0.124    13.030 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.837    13.867    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/DIA0
    SLICE_X6Y10          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.515    14.856    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y10          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y10          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.920    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 1.888ns (21.532%)  route 6.880ns (78.468%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.569     5.090    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X12Y4          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=39, routed)          1.190     6.798    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.922 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b28/O
                         net (fo=7, routed)           0.817     7.739    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I1_O)        0.152     7.891 r  U_RV32I_CORE/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=2, routed)           0.687     8.578    U_RV32I_CORE/U_ControlUnit/q_reg[2]_7
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.348     8.926 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=39, routed)          0.803     9.729    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.150     9.879 r  U_RV32I_CORE/U_ControlUnit/q[30]_i_7/O
                         net (fo=30, routed)          1.306    11.185    U_RV32I_CORE/U_ControlUnit/q[30]_i_7_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.348    11.533 r  U_RV32I_CORE/U_ControlUnit/q[30]_i_2__0/O
                         net (fo=1, routed)           0.798    12.332    U_RV32I_CORE/U_ControlUnit/q[30]_i_2__0_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124    12.456 r  U_RV32I_CORE/U_ControlUnit/q[30]_i_1/O
                         net (fo=2, routed)           0.451    12.906    U_RV32I_CORE/U_ControlUnit/D[28]
    SLICE_X5Y15          LUT5 (Prop_lut5_I3_O)        0.124    13.030 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.828    13.859    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/DIA0
    SLICE_X6Y9           RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.515    14.856    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X6Y9           RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y9           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.920    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -13.859    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 1.888ns (21.839%)  route 6.757ns (78.161%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.569     5.090    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X12Y4          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=39, routed)          1.190     6.798    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.922 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b28/O
                         net (fo=7, routed)           0.817     7.739    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I1_O)        0.152     7.891 r  U_RV32I_CORE/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=2, routed)           0.687     8.578    U_RV32I_CORE/U_ControlUnit/q_reg[2]_7
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.348     8.926 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=39, routed)          0.803     9.729    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.150     9.879 r  U_RV32I_CORE/U_ControlUnit/q[30]_i_7/O
                         net (fo=30, routed)          0.978    10.857    U_RV32I_CORE/U_ControlUnit/q[30]_i_7_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.348    11.205 r  U_RV32I_CORE/U_ControlUnit/q[18]_i_2/O
                         net (fo=1, routed)           0.812    12.016    U_RV32I_CORE/U_ControlUnit/q[18]_i_2_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.124    12.140 r  U_RV32I_CORE/U_ControlUnit/q[18]_i_1/O
                         net (fo=2, routed)           0.801    12.941    U_RV32I_CORE/U_ControlUnit/D[16]
    SLICE_X3Y10          LUT5 (Prop_lut5_I3_O)        0.124    13.065 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.670    13.736    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/DIA0
    SLICE_X2Y10          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.517    14.858    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y10          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y10          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.922    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 1.888ns (22.116%)  route 6.649ns (77.884%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.569     5.090    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X12Y4          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=39, routed)          1.190     6.798    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.922 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b28/O
                         net (fo=7, routed)           0.817     7.739    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I1_O)        0.152     7.891 r  U_RV32I_CORE/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=2, routed)           0.687     8.578    U_RV32I_CORE/U_ControlUnit/q_reg[2]_7
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.348     8.926 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=39, routed)          0.803     9.729    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.150     9.879 r  U_RV32I_CORE/U_ControlUnit/q[30]_i_7/O
                         net (fo=30, routed)          1.109    10.988    U_RV32I_CORE/U_ControlUnit/q[30]_i_7_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.348    11.336 r  U_RV32I_CORE/U_ControlUnit/q[25]_i_2__0/O
                         net (fo=1, routed)           0.804    12.139    U_RV32I_CORE/U_ControlUnit/q[25]_i_2__0_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124    12.263 r  U_RV32I_CORE/U_ControlUnit/q[25]_i_1__0/O
                         net (fo=2, routed)           0.611    12.874    U_RV32I_CORE/U_ControlUnit/D[23]
    SLICE_X1Y12          LUT5 (Prop_lut5_I3_O)        0.124    12.998 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.629    13.627    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DIA1
    SLICE_X6Y11          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.514    14.855    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y11          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X6Y11          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.822    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -13.627    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.532ns  (logic 1.888ns (22.128%)  route 6.644ns (77.872%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.569     5.090    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X12Y4          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=39, routed)          1.190     6.798    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.922 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b28/O
                         net (fo=7, routed)           0.817     7.739    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I1_O)        0.152     7.891 r  U_RV32I_CORE/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=2, routed)           0.687     8.578    U_RV32I_CORE/U_ControlUnit/q_reg[2]_7
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.348     8.926 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=39, routed)          0.803     9.729    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.150     9.879 r  U_RV32I_CORE/U_ControlUnit/q[30]_i_7/O
                         net (fo=30, routed)          1.109    10.988    U_RV32I_CORE/U_ControlUnit/q[30]_i_7_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.348    11.336 r  U_RV32I_CORE/U_ControlUnit/q[25]_i_2__0/O
                         net (fo=1, routed)           0.804    12.139    U_RV32I_CORE/U_ControlUnit/q[25]_i_2__0_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124    12.263 r  U_RV32I_CORE/U_ControlUnit/q[25]_i_1__0/O
                         net (fo=2, routed)           0.611    12.874    U_RV32I_CORE/U_ControlUnit/D[23]
    SLICE_X1Y12          LUT5 (Prop_lut5_I3_O)        0.124    12.998 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.624    13.623    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/DIA1
    SLICE_X2Y9           RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.517    14.858    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y9           RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y9           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.825    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -13.623    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.619ns  (logic 2.006ns (23.273%)  route 6.613ns (76.727%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.569     5.090    U_RV32I_CORE/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X10Y4          FDCE                                         r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=67, routed)          1.705     7.313    U_RV32I_CORE/U_ControlUnit/Q[1]
    SLICE_X9Y6           LUT4 (Prop_lut4_I0_O)        0.124     7.437 r  U_RV32I_CORE/U_ControlUnit/result0_carry_i_8/O
                         net (fo=173, routed)         1.207     8.644    U_RV32I_CORE/U_DataPath/U_DecReg1/ALUSrcMuxSel
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.768 r  U_RV32I_CORE/U_DataPath/U_DecReg1/result2_carry_i_4/O
                         net (fo=2, routed)           0.483     9.251    U_RV32I_CORE/U_DataPath/U_ALU/DI[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.777 r  U_RV32I_CORE/U_DataPath/U_ALU/result2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.777    U_RV32I_CORE/U_DataPath/U_ALU/result2_carry_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  U_RV32I_CORE/U_DataPath/U_ALU/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.891    U_RV32I_CORE/U_DataPath/U_ALU/result2_carry__0_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.005 r  U_RV32I_CORE/U_DataPath/U_ALU/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.005    U_RV32I_CORE/U_DataPath/U_ALU/result2_carry__1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.119 r  U_RV32I_CORE/U_DataPath/U_ALU/result2_carry__2/CO[3]
                         net (fo=2, routed)           0.861    10.979    U_RV32I_CORE/U_DataPath/U_DecReg1/CO[0]
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.124    11.103 r  U_RV32I_CORE/U_DataPath/U_DecReg1/RegFile_reg_r1_0_31_0_5_i_39/O
                         net (fo=1, routed)           0.884    11.987    U_RV32I_CORE/U_DataPath/U_DecReg1/RegFile_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.124    12.111 r  U_RV32I_CORE/U_DataPath/U_DecReg1/RegFile_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.713    12.824    U_RV32I_CORE/U_DataPath/U_DecReg1/RegFile_reg_r1_0_31_0_5_i_24_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I4_O)        0.124    12.948 r  U_RV32I_CORE/U_DataPath/U_DecReg1/RegFile_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.761    13.710    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DIA0
    SLICE_X6Y5           RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.517    14.858    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y5           RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y5           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.922    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                         -13.710    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 1.834ns (21.355%)  route 6.754ns (78.645%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.569     5.090    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X12Y4          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=39, routed)          1.190     6.798    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.922 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b28/O
                         net (fo=7, routed)           0.817     7.739    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I1_O)        0.152     7.891 r  U_RV32I_CORE/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=2, routed)           0.687     8.578    U_RV32I_CORE/U_ControlUnit/q_reg[2]_7
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.348     8.926 f  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=39, routed)          0.637     9.563    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.118     9.681 r  U_RV32I_CORE/U_ControlUnit/q[31]_i_11/O
                         net (fo=31, routed)          1.215    10.896    U_RV32I_CORE/U_ControlUnit/q[31]_i_11_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.326    11.222 r  U_RV32I_CORE/U_ControlUnit/q[22]_i_4/O
                         net (fo=1, routed)           0.829    12.051    U_RV32I_CORE/U_ControlUnit/q[22]_i_4_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I4_O)        0.124    12.175 r  U_RV32I_CORE/U_ControlUnit/q[22]_i_1__0/O
                         net (fo=2, routed)           0.906    13.082    U_RV32I_CORE/U_ControlUnit/D[20]
    SLICE_X1Y11          LUT5 (Prop_lut5_I3_O)        0.124    13.206 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.473    13.678    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/DIC0
    SLICE_X2Y10          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.517    14.858    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y10          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y10          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.908    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                         -13.678    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 1.888ns (21.962%)  route 6.709ns (78.038%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.569     5.090    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X12Y4          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=39, routed)          1.190     6.798    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.922 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b28/O
                         net (fo=7, routed)           0.817     7.739    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I1_O)        0.152     7.891 r  U_RV32I_CORE/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=2, routed)           0.687     8.578    U_RV32I_CORE/U_ControlUnit/q_reg[2]_7
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.348     8.926 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=39, routed)          0.803     9.729    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.150     9.879 r  U_RV32I_CORE/U_ControlUnit/q[30]_i_7/O
                         net (fo=30, routed)          0.978    10.857    U_RV32I_CORE/U_ControlUnit/q[30]_i_7_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.348    11.205 r  U_RV32I_CORE/U_ControlUnit/q[18]_i_2/O
                         net (fo=1, routed)           0.812    12.016    U_RV32I_CORE/U_ControlUnit/q[18]_i_2_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.124    12.140 r  U_RV32I_CORE/U_ControlUnit/q[18]_i_1/O
                         net (fo=2, routed)           0.801    12.941    U_RV32I_CORE/U_ControlUnit/D[16]
    SLICE_X3Y10          LUT5 (Prop_lut5_I3_O)        0.124    13.065 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.622    13.687    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DIA0
    SLICE_X2Y11          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.516    14.857    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y11          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y11          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.921    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -13.687    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 1.888ns (22.163%)  route 6.631ns (77.837%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.569     5.090    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X12Y4          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=39, routed)          1.190     6.798    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.922 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b28/O
                         net (fo=7, routed)           0.817     7.739    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I1_O)        0.152     7.891 r  U_RV32I_CORE/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=2, routed)           0.687     8.578    U_RV32I_CORE/U_ControlUnit/q_reg[2]_7
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.348     8.926 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=39, routed)          0.803     9.729    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.150     9.879 r  U_RV32I_CORE/U_ControlUnit/q[30]_i_7/O
                         net (fo=30, routed)          1.095    10.974    U_RV32I_CORE/U_ControlUnit/q[30]_i_7_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I5_O)        0.348    11.322 r  U_RV32I_CORE/U_ControlUnit/q[21]_i_2/O
                         net (fo=1, routed)           0.644    11.966    U_RV32I_CORE/U_ControlUnit/q[21]_i_2_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.124    12.090 r  U_RV32I_CORE/U_ControlUnit/q[21]_i_1/O
                         net (fo=2, routed)           0.770    12.860    U_RV32I_CORE/U_ControlUnit/D[19]
    SLICE_X3Y11          LUT5 (Prop_lut5_I3_O)        0.124    12.984 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.625    13.609    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DIB1
    SLICE_X2Y11          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.516    14.857    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y11          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y11          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.854    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -13.609    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 1.888ns (22.074%)  route 6.665ns (77.926%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.569     5.090    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X12Y4          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=39, routed)          1.190     6.798    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.922 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b28/O
                         net (fo=7, routed)           0.817     7.739    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I1_O)        0.152     7.891 r  U_RV32I_CORE/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=2, routed)           0.687     8.578    U_RV32I_CORE/U_ControlUnit/q_reg[2]_7
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.348     8.926 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=39, routed)          0.803     9.729    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.150     9.879 r  U_RV32I_CORE/U_ControlUnit/q[30]_i_7/O
                         net (fo=30, routed)          1.179    11.058    U_RV32I_CORE/U_ControlUnit/q[30]_i_7_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.348    11.406 r  U_RV32I_CORE/U_ControlUnit/q[24]_i_2/O
                         net (fo=1, routed)           0.670    12.076    U_RV32I_CORE/U_ControlUnit/q[24]_i_2_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  U_RV32I_CORE/U_ControlUnit/q[24]_i_1__0/O
                         net (fo=2, routed)           0.669    12.869    U_RV32I_CORE/U_ControlUnit/D[22]
    SLICE_X6Y12          LUT5 (Prop_lut5_I3_O)        0.124    12.993 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.650    13.643    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/DIA0
    SLICE_X2Y9           RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.517    14.858    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y9           RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y9           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.922    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                  1.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.499%)  route 0.129ns (46.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.566     1.449    U_RV32I_CORE/U_DataPath/U_EXE_Reg2/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.148     1.597 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[10]/Q
                         net (fo=3, routed)           0.129     1.726    U_DataMemory/writeData[10]
    RAMB18_X0Y2          RAMB18E1                                     r  U_DataMemory/mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.878     2.006    U_DataMemory/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  U_DataMemory/mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.102     1.610    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.412%)  route 0.182ns (52.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.566     1.449    U_RV32I_CORE/U_DataPath/U_EXE_Reg2/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[11]/Q
                         net (fo=3, routed)           0.182     1.795    U_DataMemory/writeData[11]
    RAMB18_X0Y2          RAMB18E1                                     r  U_DataMemory/mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.878     2.006    U_DataMemory/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  U_DataMemory/mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.155     1.663    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.635%)  route 0.212ns (56.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.566     1.449    U_RV32I_CORE/U_DataPath/U_EXE_Reg1/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[6]/Q
                         net (fo=2, routed)           0.212     1.825    U_DataMemory/dataAddr[4]
    RAMB18_X0Y2          RAMB18E1                                     r  U_DataMemory/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.878     2.006    U_DataMemory/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  U_DataMemory/mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.691    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.454%)  route 0.213ns (56.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.566     1.449    U_RV32I_CORE/U_DataPath/U_EXE_Reg1/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[6]/Q
                         net (fo=2, routed)           0.213     1.827    U_DataMemory/dataAddr[4]
    RAMB18_X0Y2          RAMB18E1                                     r  U_DataMemory/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.877     2.005    U_DataMemory/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  U_DataMemory/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.690    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.566     1.449    U_RV32I_CORE/U_DataPath/U_EXE_Reg1/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[3]/Q
                         net (fo=2, routed)           0.216     1.829    U_DataMemory/dataAddr[1]
    RAMB18_X0Y2          RAMB18E1                                     r  U_DataMemory/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.878     2.006    U_DataMemory/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  U_DataMemory/mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.691    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.566     1.449    U_RV32I_CORE/U_DataPath/U_EXE_Reg1/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[3]/Q
                         net (fo=2, routed)           0.216     1.829    U_DataMemory/dataAddr[1]
    RAMB18_X0Y2          RAMB18E1                                     r  U_DataMemory/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.877     2.005    U_DataMemory/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  U_DataMemory/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.690    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U_gpo/U_APB_Intf/ODR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_gpo/U_APB_Intf/prdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.595     1.478    U_gpo/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  U_gpo/U_APB_Intf/ODR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U_gpo/U_APB_Intf/ODR_reg[10]/Q
                         net (fo=1, routed)           0.091     1.710    U_gpo/U_APB_Intf/ODR[10]
    SLICE_X2Y3           LUT3 (Prop_lut3_I0_O)        0.045     1.755 r  U_gpo/U_APB_Intf/prdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.755    U_gpo/U_APB_Intf/p_0_in[10]
    SLICE_X2Y3           FDRE                                         r  U_gpo/U_APB_Intf/prdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.866     1.993    U_gpo/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  U_gpo/U_APB_Intf/prdata_reg[10]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.121     1.612    U_gpo/U_APB_Intf/prdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.693%)  route 0.214ns (60.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.592     1.475    U_RV32I_CORE/U_DataPath/U_EXE_Reg2/clk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[20]/Q
                         net (fo=3, routed)           0.214     1.830    U_DataMemory/writeData[20]
    RAMB18_X0Y2          RAMB18E1                                     r  U_DataMemory/mem_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.878     2.006    U_DataMemory/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  U_DataMemory/mem_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.528    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     1.683    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.254%)  route 0.218ns (60.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.593     1.476    U_RV32I_CORE/U_DataPath/U_EXE_Reg2/clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[27]/Q
                         net (fo=3, routed)           0.218     1.835    U_DataMemory/writeData[27]
    RAMB18_X0Y2          RAMB18E1                                     r  U_DataMemory/mem_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.878     2.006    U_DataMemory/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  U_DataMemory/mem_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.528    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     1.683    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_PC/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.591     1.474    U_RV32I_CORE/U_DataPath/U_PrePCReg/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[16]/Q
                         net (fo=1, routed)           0.086     1.701    U_RV32I_CORE/U_DataPath/U_PC/q_reg[31]_2[16]
    SLICE_X5Y10          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.862     1.989    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[16]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X5Y10          FDCE (Hold_fdce_C_D)         0.057     1.544    U_RV32I_CORE/U_DataPath/U_PC/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y2    U_DataMemory/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y2    U_DataMemory/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y11    U_RV32I_CORE/U_DataPath/U_DecReg1/q_reg[22]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y11    U_RV32I_CORE/U_DataPath/U_DecReg1/q_reg[23]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y11    U_RV32I_CORE/U_DataPath/U_DecReg1/q_reg[24]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y11    U_RV32I_CORE/U_DataPath/U_DecReg1/q_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y9     U_RV32I_CORE/U_DataPath/U_DecReg1/q_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y10    U_RV32I_CORE/U_DataPath/U_DecReg1/q_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y11    U_RV32I_CORE/U_DataPath/U_DecReg1/q_reg[28]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y10    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y10    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y10    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y10    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y6     U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y6     U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y6     U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y6     U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y6     U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y6     U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y6     U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y6     U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK



