# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.6

# Delete rule output on recipe failure.
.DELETE_ON_ERROR:


#=============================================================================
# Special targets provided by cmake.

# Disable implicit rules so canonical targets will work.
.SUFFIXES:


# Remove some rules from gmake that .SUFFIXES does not remove.
SUFFIXES =

.SUFFIXES: .hpux_make_needs_suffix_list


# Suppress display of executed commands.
$(VERBOSE).SILENT:


# A target that is always out of date.
cmake_force:

.PHONY : cmake_force

#=============================================================================
# Set environment variables for the build.

# The shell in which to execute make rules.
SHELL = /bin/sh

# The CMake executable.
CMAKE_COMMAND = /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake

# The command to remove a file.
RM = /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E remove -f

# Escaping for special characters.
EQUALS = =

# The top-level source directory on which CMake was run.
CMAKE_SOURCE_DIR = /project/ollvm-src

# The top-level build directory on which CMake was run.
CMAKE_BINARY_DIR = /project/ollvm-bin

# Utility rule file for AArch64CommonTableGen.

# Include the progress variables for this target.
include lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen.dir/progress.make

lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen: lib/Target/AArch64/AArch64GenRegisterInfo.inc
lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen: lib/Target/AArch64/AArch64GenInstrInfo.inc
lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen: lib/Target/AArch64/AArch64GenMCCodeEmitter.inc
lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen: lib/Target/AArch64/AArch64GenMCPseudoLowering.inc
lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen: lib/Target/AArch64/AArch64GenAsmWriter.inc
lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen: lib/Target/AArch64/AArch64GenAsmWriter1.inc
lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen: lib/Target/AArch64/AArch64GenAsmMatcher.inc
lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen: lib/Target/AArch64/AArch64GenDAGISel.inc
lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen: lib/Target/AArch64/AArch64GenFastISel.inc
lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen: lib/Target/AArch64/AArch64GenCallingConv.inc
lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen: lib/Target/AArch64/AArch64GenSubtargetInfo.inc
lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen: lib/Target/AArch64/AArch64GenDisassemblerTables.inc
lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen: lib/Target/AArch64/AArch64GenSystemOperands.inc
lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen: lib/Target/AArch64/AArch64GenRegisterBank.inc
lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen: lib/Target/AArch64/AArch64GenGlobalISel.inc


lib/Target/AArch64/AArch64GenRegisterInfo.inc: lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Updating AArch64GenRegisterInfo.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp /project/ollvm-bin/lib/Target/AArch64/AArch64GenRegisterInfo.inc

lib/Target/AArch64/AArch64GenInstrInfo.inc: lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Updating AArch64GenInstrInfo.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp /project/ollvm-bin/lib/Target/AArch64/AArch64GenInstrInfo.inc

lib/Target/AArch64/AArch64GenMCCodeEmitter.inc: lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_3) "Updating AArch64GenMCCodeEmitter.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp /project/ollvm-bin/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc

lib/Target/AArch64/AArch64GenMCPseudoLowering.inc: lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_4) "Updating AArch64GenMCPseudoLowering.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp /project/ollvm-bin/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc

lib/Target/AArch64/AArch64GenAsmWriter.inc: lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_5) "Updating AArch64GenAsmWriter.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp /project/ollvm-bin/lib/Target/AArch64/AArch64GenAsmWriter.inc

lib/Target/AArch64/AArch64GenAsmWriter1.inc: lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_6) "Updating AArch64GenAsmWriter1.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp /project/ollvm-bin/lib/Target/AArch64/AArch64GenAsmWriter1.inc

lib/Target/AArch64/AArch64GenAsmMatcher.inc: lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_7) "Updating AArch64GenAsmMatcher.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp /project/ollvm-bin/lib/Target/AArch64/AArch64GenAsmMatcher.inc

lib/Target/AArch64/AArch64GenDAGISel.inc: lib/Target/AArch64/AArch64GenDAGISel.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_8) "Updating AArch64GenDAGISel.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/AArch64/AArch64GenDAGISel.inc.tmp /project/ollvm-bin/lib/Target/AArch64/AArch64GenDAGISel.inc

lib/Target/AArch64/AArch64GenFastISel.inc: lib/Target/AArch64/AArch64GenFastISel.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_9) "Updating AArch64GenFastISel.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/AArch64/AArch64GenFastISel.inc.tmp /project/ollvm-bin/lib/Target/AArch64/AArch64GenFastISel.inc

lib/Target/AArch64/AArch64GenCallingConv.inc: lib/Target/AArch64/AArch64GenCallingConv.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_10) "Updating AArch64GenCallingConv.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/AArch64/AArch64GenCallingConv.inc.tmp /project/ollvm-bin/lib/Target/AArch64/AArch64GenCallingConv.inc

lib/Target/AArch64/AArch64GenSubtargetInfo.inc: lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_11) "Updating AArch64GenSubtargetInfo.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp /project/ollvm-bin/lib/Target/AArch64/AArch64GenSubtargetInfo.inc

lib/Target/AArch64/AArch64GenDisassemblerTables.inc: lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_12) "Updating AArch64GenDisassemblerTables.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp /project/ollvm-bin/lib/Target/AArch64/AArch64GenDisassemblerTables.inc

lib/Target/AArch64/AArch64GenSystemOperands.inc: lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_13) "Updating AArch64GenSystemOperands.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp /project/ollvm-bin/lib/Target/AArch64/AArch64GenSystemOperands.inc

lib/Target/AArch64/AArch64GenRegisterBank.inc: lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_14) "Updating AArch64GenRegisterBank.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp /project/ollvm-bin/lib/Target/AArch64/AArch64GenRegisterBank.inc

lib/Target/AArch64/AArch64GenGlobalISel.inc: lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_15) "Updating AArch64GenGlobalISel.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp /project/ollvm-bin/lib/Target/AArch64/AArch64GenGlobalISel.inc

lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64CallingConvention.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrAtomics.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrFormats.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrInfo.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterBanks.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterInfo.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA53.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57WriteRes.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedCyclone.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkor.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkorDetails.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryo.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryoDetails.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedM1.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX2T99.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64Schedule.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SystemOperands.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_16) "Building AArch64GenRegisterInfo.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && ../../../bin/llvm-tblgen -gen-register-info -I /project/ollvm-src/lib/Target/AArch64 -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/AArch64/AArch64.td -o /project/ollvm-bin/lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp

lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64CallingConvention.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrAtomics.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrFormats.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrInfo.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterBanks.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterInfo.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA53.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57WriteRes.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedCyclone.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkor.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkorDetails.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryo.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryoDetails.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedM1.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX2T99.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64Schedule.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SystemOperands.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_17) "Building AArch64GenInstrInfo.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && ../../../bin/llvm-tblgen -gen-instr-info -I /project/ollvm-src/lib/Target/AArch64 -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/AArch64/AArch64.td -o /project/ollvm-bin/lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp

lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64CallingConvention.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrAtomics.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrFormats.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrInfo.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterBanks.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterInfo.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA53.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57WriteRes.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedCyclone.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkor.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkorDetails.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryo.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryoDetails.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedM1.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX2T99.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64Schedule.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SystemOperands.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_18) "Building AArch64GenMCCodeEmitter.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && ../../../bin/llvm-tblgen -gen-emitter -I /project/ollvm-src/lib/Target/AArch64 -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/AArch64/AArch64.td -o /project/ollvm-bin/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp

lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64CallingConvention.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrAtomics.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrFormats.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrInfo.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterBanks.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterInfo.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA53.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57WriteRes.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedCyclone.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkor.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkorDetails.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryo.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryoDetails.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedM1.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX2T99.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64Schedule.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SystemOperands.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_19) "Building AArch64GenMCPseudoLowering.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && ../../../bin/llvm-tblgen -gen-pseudo-lowering -I /project/ollvm-src/lib/Target/AArch64 -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/AArch64/AArch64.td -o /project/ollvm-bin/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp

lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64CallingConvention.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrAtomics.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrFormats.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrInfo.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterBanks.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterInfo.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA53.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57WriteRes.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedCyclone.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkor.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkorDetails.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryo.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryoDetails.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedM1.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX2T99.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64Schedule.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SystemOperands.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_20) "Building AArch64GenAsmWriter.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && ../../../bin/llvm-tblgen -gen-asm-writer -I /project/ollvm-src/lib/Target/AArch64 -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/AArch64/AArch64.td -o /project/ollvm-bin/lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp

lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64CallingConvention.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrAtomics.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrFormats.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrInfo.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterBanks.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterInfo.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA53.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57WriteRes.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedCyclone.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkor.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkorDetails.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryo.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryoDetails.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedM1.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX2T99.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64Schedule.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SystemOperands.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_21) "Building AArch64GenAsmWriter1.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && ../../../bin/llvm-tblgen -gen-asm-writer -asmwriternum=1 -I /project/ollvm-src/lib/Target/AArch64 -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/AArch64/AArch64.td -o /project/ollvm-bin/lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp

lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64CallingConvention.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrAtomics.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrFormats.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrInfo.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterBanks.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterInfo.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA53.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57WriteRes.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedCyclone.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkor.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkorDetails.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryo.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryoDetails.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedM1.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX2T99.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64Schedule.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SystemOperands.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_22) "Building AArch64GenAsmMatcher.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && ../../../bin/llvm-tblgen -gen-asm-matcher -I /project/ollvm-src/lib/Target/AArch64 -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/AArch64/AArch64.td -o /project/ollvm-bin/lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp

lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64CallingConvention.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrAtomics.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrFormats.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrInfo.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterBanks.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterInfo.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA53.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57WriteRes.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedCyclone.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkor.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkorDetails.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryo.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryoDetails.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedM1.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX2T99.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64Schedule.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SystemOperands.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AArch64/AArch64GenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_23) "Building AArch64GenDAGISel.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && ../../../bin/llvm-tblgen -gen-dag-isel -I /project/ollvm-src/lib/Target/AArch64 -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/AArch64/AArch64.td -o /project/ollvm-bin/lib/Target/AArch64/AArch64GenDAGISel.inc.tmp

lib/Target/AArch64/AArch64GenFastISel.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64CallingConvention.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrAtomics.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrFormats.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrInfo.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterBanks.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterInfo.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA53.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57WriteRes.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedCyclone.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkor.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkorDetails.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryo.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryoDetails.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedM1.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX2T99.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64Schedule.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SystemOperands.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AArch64/AArch64GenFastISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_24) "Building AArch64GenFastISel.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && ../../../bin/llvm-tblgen -gen-fast-isel -I /project/ollvm-src/lib/Target/AArch64 -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/AArch64/AArch64.td -o /project/ollvm-bin/lib/Target/AArch64/AArch64GenFastISel.inc.tmp

lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64CallingConvention.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrAtomics.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrFormats.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrInfo.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterBanks.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterInfo.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA53.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57WriteRes.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedCyclone.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkor.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkorDetails.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryo.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryoDetails.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedM1.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX2T99.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64Schedule.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SystemOperands.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AArch64/AArch64GenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_25) "Building AArch64GenCallingConv.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && ../../../bin/llvm-tblgen -gen-callingconv -I /project/ollvm-src/lib/Target/AArch64 -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/AArch64/AArch64.td -o /project/ollvm-bin/lib/Target/AArch64/AArch64GenCallingConv.inc.tmp

lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64CallingConvention.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrAtomics.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrFormats.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrInfo.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterBanks.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterInfo.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA53.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57WriteRes.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedCyclone.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkor.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkorDetails.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryo.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryoDetails.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedM1.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX2T99.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64Schedule.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SystemOperands.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_26) "Building AArch64GenSubtargetInfo.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && ../../../bin/llvm-tblgen -gen-subtarget -I /project/ollvm-src/lib/Target/AArch64 -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/AArch64/AArch64.td -o /project/ollvm-bin/lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp

lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64CallingConvention.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrAtomics.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrFormats.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrInfo.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterBanks.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterInfo.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA53.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57WriteRes.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedCyclone.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkor.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkorDetails.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryo.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryoDetails.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedM1.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX2T99.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64Schedule.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SystemOperands.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_27) "Building AArch64GenDisassemblerTables.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && ../../../bin/llvm-tblgen -gen-disassembler -I /project/ollvm-src/lib/Target/AArch64 -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/AArch64/AArch64.td -o /project/ollvm-bin/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp

lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64CallingConvention.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrAtomics.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrFormats.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrInfo.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterBanks.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterInfo.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA53.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57WriteRes.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedCyclone.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkor.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkorDetails.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryo.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryoDetails.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedM1.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX2T99.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64Schedule.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SystemOperands.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_28) "Building AArch64GenSystemOperands.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && ../../../bin/llvm-tblgen -gen-searchable-tables -I /project/ollvm-src/lib/Target/AArch64 -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/AArch64/AArch64.td -o /project/ollvm-bin/lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp

lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64CallingConvention.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrAtomics.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrFormats.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrInfo.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterBanks.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterInfo.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA53.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57WriteRes.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedCyclone.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkor.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkorDetails.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryo.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryoDetails.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedM1.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX2T99.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64Schedule.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SystemOperands.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_29) "Building AArch64GenRegisterBank.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && ../../../bin/llvm-tblgen -gen-register-bank -I /project/ollvm-src/lib/Target/AArch64 -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/AArch64/AArch64.td -o /project/ollvm-bin/lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp

lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: bin/llvm-tblgen
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64CallingConvention.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrAtomics.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrFormats.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64InstrInfo.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterBanks.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64RegisterInfo.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA53.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedA57WriteRes.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedCyclone.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkor.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedFalkorDetails.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryo.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedKryoDetails.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedM1.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SchedThunderX2T99.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64Schedule.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64SystemOperands.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/AArch64/AArch64.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_30) "Building AArch64GenGlobalISel.inc..."
	cd /project/ollvm-bin/lib/Target/AArch64 && ../../../bin/llvm-tblgen -gen-global-isel -I /project/ollvm-src/lib/Target/AArch64 -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/AArch64/AArch64.td -o /project/ollvm-bin/lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp

AArch64CommonTableGen: lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenRegisterInfo.inc
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenInstrInfo.inc
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenMCCodeEmitter.inc
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenMCPseudoLowering.inc
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenAsmWriter.inc
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenAsmWriter1.inc
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenAsmMatcher.inc
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenDAGISel.inc
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenFastISel.inc
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenCallingConv.inc
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenSubtargetInfo.inc
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenDisassemblerTables.inc
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenSystemOperands.inc
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenRegisterBank.inc
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenGlobalISel.inc
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenRegisterInfo.inc.tmp
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenInstrInfo.inc.tmp
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.tmp
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.tmp
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenAsmWriter.inc.tmp
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenAsmWriter1.inc.tmp
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenAsmMatcher.inc.tmp
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenDAGISel.inc.tmp
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenFastISel.inc.tmp
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenCallingConv.inc.tmp
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenSubtargetInfo.inc.tmp
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenDisassemblerTables.inc.tmp
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenSystemOperands.inc.tmp
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenRegisterBank.inc.tmp
AArch64CommonTableGen: lib/Target/AArch64/AArch64GenGlobalISel.inc.tmp
AArch64CommonTableGen: lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen.dir/build.make

.PHONY : AArch64CommonTableGen

# Rule to build all files generated by this target.
lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen.dir/build: AArch64CommonTableGen

.PHONY : lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen.dir/build

lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen.dir/clean:
	cd /project/ollvm-bin/lib/Target/AArch64 && $(CMAKE_COMMAND) -P CMakeFiles/AArch64CommonTableGen.dir/cmake_clean.cmake
.PHONY : lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen.dir/clean

lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen.dir/depend:
	cd /project/ollvm-bin && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /project/ollvm-src /project/ollvm-src/lib/Target/AArch64 /project/ollvm-bin /project/ollvm-bin/lib/Target/AArch64 /project/ollvm-bin/lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen.dir/DependInfo.cmake --color=$(COLOR)
.PHONY : lib/Target/AArch64/CMakeFiles/AArch64CommonTableGen.dir/depend

