s5_ram1w1r1c_16kx72b_ch0.v,verilog,xil_defaultlib,../../../../altsyncram2blk_mem.srcs/sources_1/ip/s5_ram1w1r1c_16kx72b_ch0/sim/s5_ram1w1r1c_16kx72b_ch0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
