// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Filter2D_32_32_int_int_1080_1920_3_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg   [1:0] ap_CS_fsm = 2'b00;
reg   [11:0] p_025_0_i_reg_559;
reg   [0:0] tmp_42_0_pr1_reg_570;
reg   [0:0] ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it2;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg   [0:0] tmp_7_reg_2840;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_2840_pp0_it5;
reg   [0:0] brmerge_reg_2870;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2870_pp0_it5;
reg   [0:0] or_cond3_reg_2878;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2878_pp0_it5;
reg   [0:0] or_cond3_1_reg_2901;
reg   [0:0] ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5;
reg   [0:0] or_cond3_2_reg_2924;
reg   [0:0] ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5;
reg    ap_sig_bdd_97;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_2840_pp0_it9;
reg   [0:0] or_cond217_i_reg_2849;
reg   [0:0] ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9;
reg    ap_sig_bdd_123;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it5;
reg   [0:0] tmp_42_1_pr1_reg_590;
reg   [0:0] ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it5;
reg   [0:0] tmp_42_2_pr1_reg_610;
reg   [0:0] ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it5;
reg   [0:0] tmp_42_0_pr_reg_630;
reg   [0:0] ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it5;
reg   [0:0] tmp_42_1_pr_reg_646;
reg   [0:0] ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it5;
reg   [0:0] tmp_42_2_pr_reg_662;
reg   [0:0] ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it5;
wire   [13:0] cols_cast1_fu_935_p1;
reg   [13:0] cols_cast1_reg_2723;
wire   [12:0] heightloop_fu_943_p2;
reg   [12:0] heightloop_reg_2730;
wire   [12:0] widthloop_fu_949_p2;
reg   [12:0] widthloop_reg_2735;
wire   [12:0] tmp_1_fu_955_p2;
reg   [12:0] tmp_1_reg_2740;
wire   [1:0] p_neg218_i_cast_fu_965_p2;
reg   [1:0] p_neg218_i_cast_reg_2747;
wire   [12:0] ref_fu_971_p2;
reg   [12:0] ref_reg_2763;
wire   [1:0] tmp_5_fu_977_p1;
reg   [1:0] tmp_5_reg_2768;
wire   [11:0] i_V_fu_990_p2;
reg   [11:0] i_V_reg_2776;
wire   [0:0] tmp_4_fu_996_p2;
reg   [0:0] tmp_4_reg_2781;
wire   [0:0] tmp_3_fu_985_p2;
wire   [12:0] ImagLoc_y_fu_1002_p2;
reg   [12:0] ImagLoc_y_reg_2786;
wire   [0:0] tmp_6_fu_1008_p2;
reg   [0:0] tmp_6_reg_2793;
wire   [0:0] or_cond_2_fu_1035_p2;
reg   [0:0] or_cond_2_reg_2798;
reg   [0:0] tmp_9_reg_2803;
wire   [1:0] p_i_2_cast_cast_fu_1049_p3;
reg   [1:0] p_i_2_cast_cast_reg_2807;
wire   [12:0] y_1_2_fu_1056_p2;
reg   [12:0] y_1_2_reg_2826;
wire   [12:0] y_1_2_1_fu_1062_p2;
reg   [12:0] y_1_2_1_reg_2833;
wire   [0:0] tmp_7_fu_1072_p2;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_2840_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_2840_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_2840_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_2840_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_2840_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_2840_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_2840_pp0_it8;
wire   [11:0] j_V_fu_1077_p2;
wire   [0:0] or_cond217_i_fu_1099_p2;
reg   [0:0] ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it8;
wire   [12:0] ImagLoc_x_fu_1104_p2;
reg   [12:0] ImagLoc_x_reg_2853;
wire   [1:0] tmp_12_fu_1114_p1;
reg   [1:0] tmp_12_reg_2860;
reg   [1:0] ap_reg_ppstg_tmp_12_reg_2860_pp0_it1;
wire   [0:0] brmerge_fu_1118_p2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2870_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2870_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2870_pp0_it3;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2870_pp0_it4;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2870_pp0_it6;
wire   [0:0] tmp_13_fu_1136_p2;
reg   [0:0] tmp_13_reg_2874;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_2874_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_2874_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_2874_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_2874_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_2874_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_2874_pp0_it6;
wire   [0:0] or_cond3_fu_1141_p2;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2878_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2878_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2878_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2878_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2878_pp0_it6;
reg   [0:0] tmp_17_reg_2882;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_2882_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_2882_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_2882_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_2882_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_2882_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_2882_pp0_it6;
wire   [0:0] tmp_14_fu_1155_p2;
reg   [0:0] tmp_14_reg_2886;
reg   [0:0] ap_reg_ppstg_tmp_14_reg_2886_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_14_reg_2886_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_14_reg_2886_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_14_reg_2886_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_14_reg_2886_pp0_it5;
wire   [1:0] col_assign_fu_1160_p2;
reg   [1:0] col_assign_reg_2893;
reg   [1:0] ap_reg_ppstg_col_assign_reg_2893_pp0_it1;
reg   [1:0] ap_reg_ppstg_col_assign_reg_2893_pp0_it2;
reg   [1:0] ap_reg_ppstg_col_assign_reg_2893_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_reg_2893_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_reg_2893_pp0_it5;
wire   [0:0] tmp_39_1_fu_1179_p2;
reg   [0:0] tmp_39_1_reg_2897;
reg   [0:0] ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6;
wire   [0:0] or_cond3_1_fu_1184_p2;
reg   [0:0] ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6;
reg   [0:0] tmp_30_reg_2905;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_2905_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_2905_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_2905_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_2905_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_2905_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_2905_pp0_it6;
wire   [0:0] tmp_42_1_fu_1198_p2;
reg   [0:0] tmp_42_1_reg_2909;
reg   [0:0] ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it5;
wire   [1:0] col_assign_1_fu_1203_p2;
reg   [1:0] col_assign_1_reg_2916;
reg   [1:0] ap_reg_ppstg_col_assign_1_reg_2916_pp0_it1;
reg   [1:0] ap_reg_ppstg_col_assign_1_reg_2916_pp0_it2;
reg   [1:0] ap_reg_ppstg_col_assign_1_reg_2916_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_1_reg_2916_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_1_reg_2916_pp0_it5;
wire   [0:0] tmp_39_2_fu_1222_p2;
reg   [0:0] tmp_39_2_reg_2920;
reg   [0:0] ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6;
wire   [0:0] or_cond3_2_fu_1227_p2;
reg   [0:0] ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6;
reg   [0:0] tmp_40_reg_2928;
reg   [0:0] ap_reg_ppstg_tmp_40_reg_2928_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_40_reg_2928_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_40_reg_2928_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_40_reg_2928_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_40_reg_2928_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_40_reg_2928_pp0_it6;
wire   [0:0] tmp_42_2_fu_1241_p2;
reg   [0:0] tmp_42_2_reg_2932;
reg   [0:0] ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it5;
wire   [1:0] col_assign_s_fu_1246_p2;
reg   [1:0] col_assign_s_reg_2939;
reg   [1:0] ap_reg_ppstg_col_assign_s_reg_2939_pp0_it1;
reg   [1:0] ap_reg_ppstg_col_assign_s_reg_2939_pp0_it2;
reg   [1:0] ap_reg_ppstg_col_assign_s_reg_2939_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_s_reg_2939_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_s_reg_2939_pp0_it5;
wire   [1:0] col_assign_4_fu_1251_p2;
reg   [1:0] col_assign_4_reg_2943;
wire   [0:0] tmp_42_0_pr1_phi_fu_575_p8;
reg   [1:0] ap_reg_ppstg_col_assign_4_reg_2943_pp0_it2;
reg   [1:0] ap_reg_ppstg_col_assign_4_reg_2943_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_4_reg_2943_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_4_reg_2943_pp0_it5;
wire   [1:0] col_assign_4_1_fu_1255_p2;
reg   [1:0] col_assign_4_1_reg_2947;
wire   [0:0] tmp_42_1_pr1_phi_fu_595_p8;
reg   [1:0] ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it2;
reg   [1:0] ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it5;
wire   [1:0] col_assign_4_2_fu_1259_p2;
reg   [1:0] col_assign_4_2_reg_2951;
wire   [0:0] tmp_42_2_pr1_phi_fu_615_p8;
reg   [1:0] ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it2;
reg   [1:0] ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it5;
wire   [1:0] col_assign_4_0_1_fu_1263_p2;
reg   [1:0] col_assign_4_0_1_reg_2955;
wire   [0:0] tmp_42_0_pr_phi_fu_634_p8;
reg   [1:0] ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it5;
wire   [1:0] col_assign_4_1_1_fu_1267_p2;
reg   [1:0] col_assign_4_1_1_reg_2959;
wire   [0:0] tmp_42_1_pr_phi_fu_650_p8;
reg   [1:0] ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it5;
wire   [1:0] col_assign_4_2_1_fu_1271_p2;
reg   [1:0] col_assign_4_2_1_reg_2963;
wire   [0:0] tmp_42_2_pr_phi_fu_666_p8;
reg   [1:0] ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it5;
wire   [1:0] tmp_20_fu_1275_p1;
reg   [1:0] tmp_20_reg_2967;
wire   [1:0] tmp_33_fu_1279_p1;
reg   [1:0] tmp_33_reg_2972;
wire   [1:0] tmp_43_fu_1283_p1;
reg   [1:0] tmp_43_reg_2977;
wire   [14:0] grp_borderInterpolate_fu_769_ap_return;
reg   [14:0] x_reg_2982;
wire   [1:0] tmp_15_fu_1287_p1;
reg   [1:0] tmp_15_reg_2987;
wire   [1:0] locy_0_2_fu_1291_p2;
reg   [1:0] locy_0_2_reg_2992;
reg   [1:0] ap_reg_ppstg_locy_0_2_reg_2992_pp0_it5;
reg   [1:0] ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6;
wire   [14:0] grp_borderInterpolate_fu_777_ap_return;
reg   [14:0] x_1_reg_2996;
wire   [1:0] tmp_28_fu_1295_p1;
reg   [1:0] tmp_28_reg_3001;
wire   [1:0] locy_1_2_fu_1299_p2;
reg   [1:0] locy_1_2_reg_3006;
reg   [1:0] ap_reg_ppstg_locy_1_2_reg_3006_pp0_it5;
reg   [1:0] ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6;
wire   [14:0] grp_borderInterpolate_fu_785_ap_return;
reg   [14:0] x_2_reg_3010;
wire   [1:0] tmp_38_fu_1303_p1;
reg   [1:0] tmp_38_reg_3015;
wire   [1:0] locy_2_2_fu_1307_p2;
reg   [1:0] locy_2_2_reg_3020;
reg   [1:0] ap_reg_ppstg_locy_2_2_reg_3020_pp0_it5;
reg   [1:0] ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6;
reg   [10:0] k_buf_0_val_0_addr_reg_3024;
reg   [10:0] k_buf_0_val_1_addr_reg_3030;
reg   [10:0] k_buf_0_val_2_addr_reg_3036;
wire   [1:0] col_assign_3_fu_1321_p2;
reg   [1:0] col_assign_3_reg_3042;
reg   [1:0] ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6;
reg   [10:0] k_buf_1_val_0_addr_reg_3046;
reg   [10:0] k_buf_1_val_1_addr_reg_3052;
reg   [10:0] k_buf_1_val_2_addr_reg_3058;
wire   [1:0] col_assign_3_1_fu_1335_p2;
reg   [1:0] col_assign_3_1_reg_3064;
reg   [1:0] ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6;
reg   [10:0] k_buf_2_val_0_addr_reg_3068;
reg   [10:0] k_buf_2_val_1_addr_reg_3074;
reg   [10:0] k_buf_2_val_2_addr_reg_3080;
wire   [1:0] col_assign_3_2_fu_1349_p2;
reg   [1:0] col_assign_3_2_reg_3086;
reg   [1:0] ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] right_border_buf_0_val_2_0_reg_3180;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] right_border_buf_0_val_1_0_reg_3185;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] src_kernel_win_0_val_2_0_reg_3193;
wire   [1:0] tmp_18_fu_1412_p1;
reg   [1:0] tmp_18_reg_3200;
wire   [1:0] tmp_19_fu_1416_p1;
reg   [1:0] tmp_19_reg_3206;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] right_border_buf_1_val_2_0_reg_3212;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] right_border_buf_1_val_1_0_reg_3217;
wire   [7:0] k_buf_1_val_2_q0;
reg   [7:0] src_kernel_win_1_val_2_0_reg_3225;
wire   [1:0] tmp_31_fu_1470_p1;
reg   [1:0] tmp_31_reg_3232;
wire   [1:0] tmp_32_fu_1474_p1;
reg   [1:0] tmp_32_reg_3238;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] right_border_buf_2_val_2_0_reg_3244;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] right_border_buf_2_val_1_0_reg_3249;
wire   [7:0] k_buf_2_val_2_q0;
reg   [7:0] src_kernel_win_2_val_2_0_reg_3257;
wire   [1:0] tmp_41_fu_1528_p1;
reg   [1:0] tmp_41_reg_3264;
wire   [1:0] tmp_42_fu_1532_p1;
reg   [1:0] tmp_42_reg_3270;
reg   [7:0] src_kernel_win_0_val_0_1_6_reg_3276;
reg   [7:0] src_kernel_win_0_val_2_1_9_reg_3281;
reg   [7:0] src_kernel_win_0_val_1_1_6_reg_3286;
reg   [7:0] src_kernel_win_1_val_0_1_6_reg_3291;
reg   [7:0] src_kernel_win_1_val_2_1_9_reg_3296;
reg   [7:0] src_kernel_win_1_val_1_1_6_reg_3301;
reg   [7:0] src_kernel_win_2_val_0_1_6_reg_3306;
reg   [7:0] src_kernel_win_2_val_2_1_9_reg_3311;
reg   [7:0] src_kernel_win_2_val_1_1_6_reg_3316;
reg   [7:0] src_kernel_win_0_val_0_1_load_reg_3321;
reg   [7:0] src_kernel_win_0_val_0_2_load_reg_3326;
wire   [10:0] p_Val2_2_0_1_2_fu_1974_p2;
reg   [10:0] p_Val2_2_0_1_2_reg_3331;
reg   [7:0] src_kernel_win_1_val_0_1_load_reg_3336;
reg   [7:0] src_kernel_win_1_val_0_2_load_reg_3341;
wire   [10:0] p_Val2_2_1_1_2_fu_2046_p2;
reg   [10:0] p_Val2_2_1_1_2_reg_3346;
reg   [7:0] src_kernel_win_2_val_0_1_load_reg_3351;
reg   [7:0] src_kernel_win_2_val_0_2_load_reg_3356;
wire   [10:0] p_Val2_2_2_1_2_fu_2118_p2;
reg   [10:0] p_Val2_2_2_1_2_reg_3361;
wire   [0:0] isneg_fu_2177_p3;
reg   [0:0] isneg_reg_3366;
wire   [7:0] p_Val2_2_fu_2185_p1;
reg   [7:0] p_Val2_2_reg_3371;
wire   [0:0] tmp_i_i_fu_2199_p2;
reg   [0:0] tmp_i_i_reg_3376;
wire   [0:0] not_i_i_i_fu_2205_p2;
reg   [0:0] not_i_i_i_reg_3382;
wire   [0:0] isneg_1_fu_2228_p3;
reg   [0:0] isneg_1_reg_3387;
wire   [7:0] p_Val2_5_fu_2236_p1;
reg   [7:0] p_Val2_5_reg_3392;
wire   [0:0] tmp_i_i1_fu_2250_p2;
reg   [0:0] tmp_i_i1_reg_3397;
wire   [0:0] not_i_i_i1_fu_2256_p2;
reg   [0:0] not_i_i_i1_reg_3403;
wire   [0:0] isneg_2_fu_2279_p3;
reg   [0:0] isneg_2_reg_3408;
wire   [7:0] p_Val2_7_fu_2287_p1;
reg   [7:0] p_Val2_7_reg_3413;
wire   [0:0] tmp_i_i2_fu_2301_p2;
reg   [0:0] tmp_i_i2_reg_3418;
wire   [0:0] not_i_i_i2_fu_2307_p2;
reg   [0:0] not_i_i_i2_reg_3424;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
wire   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
wire   [10:0] k_buf_1_val_0_address1;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
wire   [7:0] k_buf_1_val_0_d1;
wire   [10:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
wire   [10:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
wire   [10:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
wire   [10:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
wire   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
wire   [10:0] k_buf_2_val_0_address1;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
wire   [7:0] k_buf_2_val_0_d1;
wire   [10:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
wire   [10:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
wire   [10:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
wire   [10:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
wire   [12:0] grp_borderInterpolate_fu_745_p;
wire   [11:0] grp_borderInterpolate_fu_745_len;
wire   [4:0] grp_borderInterpolate_fu_745_borderType;
wire   [14:0] grp_borderInterpolate_fu_745_ap_return;
reg    grp_borderInterpolate_fu_745_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_753_p;
wire   [11:0] grp_borderInterpolate_fu_753_len;
wire   [4:0] grp_borderInterpolate_fu_753_borderType;
wire   [14:0] grp_borderInterpolate_fu_753_ap_return;
reg    grp_borderInterpolate_fu_753_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_761_p;
wire   [11:0] grp_borderInterpolate_fu_761_len;
wire   [4:0] grp_borderInterpolate_fu_761_borderType;
wire   [14:0] grp_borderInterpolate_fu_761_ap_return;
reg    grp_borderInterpolate_fu_761_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_769_p;
wire   [11:0] grp_borderInterpolate_fu_769_len;
wire   [4:0] grp_borderInterpolate_fu_769_borderType;
reg    grp_borderInterpolate_fu_769_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_777_p;
wire   [11:0] grp_borderInterpolate_fu_777_len;
wire   [4:0] grp_borderInterpolate_fu_777_borderType;
reg    grp_borderInterpolate_fu_777_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_785_p;
wire   [11:0] grp_borderInterpolate_fu_785_len;
wire   [4:0] grp_borderInterpolate_fu_785_borderType;
reg    grp_borderInterpolate_fu_785_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_793_p;
wire   [11:0] grp_borderInterpolate_fu_793_len;
wire   [4:0] grp_borderInterpolate_fu_793_borderType;
wire   [14:0] grp_borderInterpolate_fu_793_ap_return;
reg    grp_borderInterpolate_fu_793_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_801_p;
wire   [11:0] grp_borderInterpolate_fu_801_len;
wire   [4:0] grp_borderInterpolate_fu_801_borderType;
wire   [14:0] grp_borderInterpolate_fu_801_ap_return;
reg    grp_borderInterpolate_fu_801_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_809_p;
wire   [11:0] grp_borderInterpolate_fu_809_len;
wire   [4:0] grp_borderInterpolate_fu_809_borderType;
wire   [14:0] grp_borderInterpolate_fu_809_ap_return;
reg    grp_borderInterpolate_fu_809_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_817_p;
wire   [11:0] grp_borderInterpolate_fu_817_len;
wire   [4:0] grp_borderInterpolate_fu_817_borderType;
wire   [14:0] grp_borderInterpolate_fu_817_ap_return;
reg    grp_borderInterpolate_fu_817_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_825_p;
wire   [11:0] grp_borderInterpolate_fu_825_len;
wire   [4:0] grp_borderInterpolate_fu_825_borderType;
wire   [14:0] grp_borderInterpolate_fu_825_ap_return;
reg    grp_borderInterpolate_fu_825_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_833_p;
wire   [11:0] grp_borderInterpolate_fu_833_len;
wire   [4:0] grp_borderInterpolate_fu_833_borderType;
wire   [14:0] grp_borderInterpolate_fu_833_ap_return;
reg    grp_borderInterpolate_fu_833_ap_ce;
reg   [11:0] p_012_0_i_reg_548;
wire   [0:0] ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1;
wire   [0:0] ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it1;
wire   [0:0] ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it1;
wire   [0:0] ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it1;
reg   [0:0] ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it2;
wire   [0:0] ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it1;
reg   [0:0] ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it2;
wire   [0:0] ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it1;
reg   [0:0] ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it2;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it6;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it7;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it6;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it7;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it6;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it7;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it6;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it7;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it6;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it7;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it6;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it7;
wire   [63:0] tmp_11_fu_1314_p1;
wire   [63:0] tmp_32_1_fu_1328_p1;
wire   [63:0] tmp_32_2_fu_1342_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_134;
wire   [7:0] src_kernel_win_0_val_0_1_3_fu_1632_p3;
reg   [7:0] src_kernel_win_0_val_0_2_fu_138;
reg   [7:0] col_buf_2_val_0_0_1_fu_142;
reg   [7:0] src_kernel_win_0_val_2_1_fu_146;
reg   [7:0] src_kernel_win_0_val_1_1_fu_150;
wire   [7:0] src_kernel_win_0_val_1_1_3_fu_1664_p3;
reg   [7:0] src_kernel_win_0_val_1_2_fu_154;
reg   [7:0] col_buf_2_val_0_0_2_fu_158;
reg   [7:0] src_kernel_win_0_val_2_2_fu_162;
reg   [7:0] col_buf_2_val_0_0_3_fu_166;
reg   [7:0] src_kernel_win_1_val_0_1_fu_170;
wire   [7:0] src_kernel_win_1_val_0_1_3_fu_1732_p3;
reg   [7:0] src_kernel_win_1_val_0_2_fu_174;
reg   [7:0] right_border_buf_2_val_1_2_fu_178;
reg   [7:0] src_kernel_win_1_val_2_1_fu_182;
reg   [7:0] src_kernel_win_1_val_1_1_fu_186;
wire   [7:0] src_kernel_win_1_val_1_1_3_fu_1764_p3;
reg   [7:0] src_kernel_win_1_val_1_2_fu_190;
reg   [7:0] right_border_buf_2_val_1_2_1_fu_194;
reg   [7:0] src_kernel_win_1_val_2_2_fu_198;
reg   [7:0] right_border_buf_2_val_1_2_2_fu_202;
reg   [7:0] src_kernel_win_2_val_0_1_fu_206;
wire   [7:0] src_kernel_win_2_val_0_1_3_fu_1832_p3;
reg   [7:0] src_kernel_win_2_val_0_2_fu_210;
reg   [7:0] col_buf_1_val_0_0_1_fu_214;
reg   [7:0] src_kernel_win_2_val_2_1_fu_218;
reg   [7:0] src_kernel_win_2_val_1_1_fu_222;
wire   [7:0] src_kernel_win_2_val_1_1_3_fu_1864_p3;
reg   [7:0] src_kernel_win_2_val_1_2_fu_226;
reg   [7:0] col_buf_1_val_0_0_2_fu_230;
reg   [7:0] src_kernel_win_2_val_2_2_fu_234;
reg   [7:0] col_buf_1_val_0_0_3_fu_238;
reg   [7:0] right_border_buf_0_val_1_2_fu_242;
reg   [7:0] right_border_buf_0_val_1_2_1_fu_246;
reg   [7:0] right_border_buf_0_val_1_2_2_fu_250;
reg   [7:0] col_buf_0_val_0_0_1_fu_254;
reg   [7:0] col_buf_0_val_0_0_2_fu_258;
reg   [7:0] col_buf_0_val_0_0_3_fu_262;
reg   [7:0] right_border_buf_1_val_1_2_fu_266;
reg   [7:0] right_border_buf_1_val_1_2_1_fu_270;
reg   [7:0] right_border_buf_1_val_1_2_2_fu_274;
reg   [7:0] right_border_buf_0_val_0_0_fu_314;
reg   [7:0] right_border_buf_0_val_0_1_fu_318;
reg   [7:0] right_border_buf_0_val_0_2_fu_322;
reg   [7:0] right_border_buf_1_val_0_0_fu_326;
reg   [7:0] right_border_buf_1_val_0_1_fu_330;
reg   [7:0] right_border_buf_1_val_0_2_fu_334;
reg   [7:0] right_border_buf_2_val_0_0_fu_338;
reg   [7:0] right_border_buf_2_val_0_1_fu_342;
reg   [7:0] right_border_buf_2_val_0_2_fu_346;
reg   [7:0] col_buf_0_val_0_0_fu_350;
reg   [7:0] col_buf_1_val_0_0_fu_354;
reg   [7:0] col_buf_2_val_0_0_fu_358;
wire   [12:0] rows_cast_fu_931_p1;
wire   [12:0] cols_cast_fu_939_p1;
wire   [1:0] tmp_2_fu_961_p1;
wire   [12:0] tmp_2_cast_fu_981_p1;
wire   [11:0] tmp_8_fu_1014_p4;
wire   [0:0] icmp_fu_1024_p2;
wire   [0:0] tmp_34_2_fu_1030_p2;
wire   [12:0] tmp_12_cast_fu_1068_p1;
wire   [10:0] tmp_10_fu_1083_p4;
wire   [0:0] icmp1_fu_1093_p2;
wire   [0:0] tmp_16_fu_1122_p3;
wire   [13:0] tmp_13_fu_1136_p0;
wire   [13:0] ImagLoc_x_cast_fu_1110_p1;
wire   [0:0] rev_fu_1130_p2;
wire   [0:0] tmp_29_fu_1165_p3;
wire   [13:0] tmp_39_1_fu_1179_p0;
wire   [0:0] rev1_fu_1173_p2;
wire   [0:0] tmp_39_fu_1208_p3;
wire   [13:0] tmp_39_2_fu_1222_p0;
wire   [0:0] rev2_fu_1216_p2;
wire   [31:0] tmp_11_fu_1314_p0;
wire   [31:0] tmp_32_1_fu_1328_p0;
wire   [31:0] tmp_32_2_fu_1342_p0;
wire   [0:0] sel_tmp_fu_1615_p2;
wire   [1:0] locy_fu_1608_p2;
wire   [0:0] sel_tmp2_fu_1626_p2;
wire   [7:0] sel_tmp1_fu_1619_p3;
wire   [0:0] sel_tmp4_fu_1647_p2;
wire   [1:0] locy_0_1_fu_1640_p2;
wire   [0:0] sel_tmp6_fu_1658_p2;
wire   [7:0] sel_tmp5_fu_1651_p3;
wire   [0:0] sel_tmp8_fu_1715_p2;
wire   [1:0] locy_1_fu_1708_p2;
wire   [0:0] sel_tmp3_fu_1726_p2;
wire   [7:0] sel_tmp9_fu_1719_p3;
wire   [0:0] sel_tmp7_fu_1747_p2;
wire   [1:0] locy_1_1_fu_1740_p2;
wire   [0:0] sel_tmp11_fu_1758_p2;
wire   [7:0] sel_tmp10_fu_1751_p3;
wire   [0:0] sel_tmp12_fu_1815_p2;
wire   [1:0] locy_2_fu_1808_p2;
wire   [0:0] sel_tmp14_fu_1826_p2;
wire   [7:0] sel_tmp13_fu_1819_p3;
wire   [0:0] sel_tmp15_fu_1847_p2;
wire   [1:0] locy_2_1_fu_1840_p2;
wire   [0:0] sel_tmp17_fu_1858_p2;
wire   [7:0] sel_tmp16_fu_1851_p3;
wire   [8:0] OP1_V_0_0_2_cast_fu_1930_p1;
wire   [8:0] OP1_V_0_0_cast_fu_1926_p1;
wire   [8:0] p_Val2_2_0_0_2_fu_1934_p2;
wire   [8:0] p_shl_fu_1944_p3;
wire   [10:0] p_Val2_2_0_1_fu_1956_p0;
wire   [10:0] p_shl_cast_fu_1952_p1;
wire   [8:0] r_V_0_1_2_fu_1962_p3;
wire   [10:0] p_Val2_2_0_1_fu_1956_p2;
wire   [10:0] r_V_0_1_2_cast_fu_1970_p1;
wire   [8:0] OP1_V_1_0_2_cast_fu_2002_p1;
wire   [8:0] OP1_V_1_0_cast_fu_1998_p1;
wire   [8:0] p_Val2_2_1_0_2_fu_2006_p2;
wire   [8:0] p_shl1_fu_2016_p3;
wire   [10:0] p_Val2_2_1_1_fu_2028_p0;
wire   [10:0] p_shl1_cast_fu_2024_p1;
wire   [8:0] r_V_1_1_2_fu_2034_p3;
wire   [10:0] p_Val2_2_1_1_fu_2028_p2;
wire   [10:0] r_V_1_1_2_cast_fu_2042_p1;
wire   [8:0] OP1_V_2_0_2_cast_fu_2074_p1;
wire   [8:0] OP1_V_2_0_cast_fu_2070_p1;
wire   [8:0] p_Val2_2_2_0_2_fu_2078_p2;
wire   [8:0] p_shl2_fu_2088_p3;
wire   [10:0] p_Val2_2_2_1_fu_2100_p0;
wire   [10:0] p_shl2_cast_fu_2096_p1;
wire   [8:0] r_V_2_1_2_fu_2106_p3;
wire   [10:0] p_Val2_2_2_1_fu_2100_p2;
wire   [10:0] r_V_2_1_2_cast_fu_2114_p1;
wire   [10:0] OP1_V_0_2_cast_fu_2160_p1;
wire   [10:0] p_Val2_2_0_2_fu_2163_p2;
wire   [10:0] OP1_V_0_2_2_cast_fu_2168_p1;
wire   [10:0] p_Val2_1_fu_2171_p2;
wire   [2:0] tmp_21_fu_2189_p4;
wire   [10:0] OP1_V_1_2_cast_fu_2211_p1;
wire   [10:0] p_Val2_2_1_2_fu_2214_p2;
wire   [10:0] OP1_V_1_2_2_cast_fu_2219_p1;
wire   [10:0] p_Val2_4_fu_2222_p2;
wire   [2:0] tmp_23_fu_2240_p4;
wire   [10:0] OP1_V_2_2_cast_fu_2262_p1;
wire   [10:0] p_Val2_2_2_2_fu_2265_p2;
wire   [10:0] OP1_V_2_2_2_cast_fu_2270_p1;
wire   [10:0] p_Val2_s_fu_2273_p2;
wire   [2:0] tmp_24_fu_2291_p4;
wire   [0:0] overflow_fu_2313_p2;
wire   [0:0] tmp_i_i_98_fu_2320_p2;
wire   [7:0] p_Val2_9_fu_2325_p1;
wire   [0:0] overflow_1_fu_2333_p2;
wire   [0:0] tmp_i_i1_99_fu_2340_p2;
wire   [7:0] p_Val2_10_fu_2345_p1;
wire   [0:0] overflow_2_fu_2353_p2;
wire   [0:0] tmp_i_i2_101_fu_2360_p2;
wire   [7:0] p_Val2_11_fu_2365_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_sig_bdd_1084;
reg    ap_sig_bdd_1088;
reg    ap_sig_bdd_1095;
reg    ap_sig_bdd_618;
reg    ap_sig_bdd_1106;
reg    ap_sig_bdd_1110;
reg    ap_sig_bdd_1117;
reg    ap_sig_bdd_1128;
reg    ap_sig_bdd_1132;
reg    ap_sig_bdd_1139;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b00;
parameter    ap_ST_st2_fsm_1 = 2'b1;
parameter    ap_ST_pp0_stg0_fsm_2 = 2'b10;
parameter    ap_ST_st14_fsm_3 = 2'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_4 = 12'b100;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_true = 1'b1;


Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 )
);

Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 )
);

Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 )
);

Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .q0( k_buf_1_val_0_q0 ),
    .address1( k_buf_1_val_0_address1 ),
    .ce1( k_buf_1_val_0_ce1 ),
    .we1( k_buf_1_val_0_we1 ),
    .d1( k_buf_1_val_0_d1 )
);

Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 )
);

Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 )
);

Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .q0( k_buf_2_val_0_q0 ),
    .address1( k_buf_2_val_0_address1 ),
    .ce1( k_buf_2_val_0_ce1 ),
    .we1( k_buf_2_val_0_we1 ),
    .d1( k_buf_2_val_0_d1 )
);

Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 )
);

Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 )
);

borderInterpolate grp_borderInterpolate_fu_745(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_745_p ),
    .len( grp_borderInterpolate_fu_745_len ),
    .borderType( grp_borderInterpolate_fu_745_borderType ),
    .ap_return( grp_borderInterpolate_fu_745_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_745_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_753(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_753_p ),
    .len( grp_borderInterpolate_fu_753_len ),
    .borderType( grp_borderInterpolate_fu_753_borderType ),
    .ap_return( grp_borderInterpolate_fu_753_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_753_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_761(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_761_p ),
    .len( grp_borderInterpolate_fu_761_len ),
    .borderType( grp_borderInterpolate_fu_761_borderType ),
    .ap_return( grp_borderInterpolate_fu_761_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_761_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_769(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_769_p ),
    .len( grp_borderInterpolate_fu_769_len ),
    .borderType( grp_borderInterpolate_fu_769_borderType ),
    .ap_return( grp_borderInterpolate_fu_769_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_769_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_777(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_777_p ),
    .len( grp_borderInterpolate_fu_777_len ),
    .borderType( grp_borderInterpolate_fu_777_borderType ),
    .ap_return( grp_borderInterpolate_fu_777_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_777_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_785(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_785_p ),
    .len( grp_borderInterpolate_fu_785_len ),
    .borderType( grp_borderInterpolate_fu_785_borderType ),
    .ap_return( grp_borderInterpolate_fu_785_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_785_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_793(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_793_p ),
    .len( grp_borderInterpolate_fu_793_len ),
    .borderType( grp_borderInterpolate_fu_793_borderType ),
    .ap_return( grp_borderInterpolate_fu_793_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_793_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_801(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_801_p ),
    .len( grp_borderInterpolate_fu_801_len ),
    .borderType( grp_borderInterpolate_fu_801_borderType ),
    .ap_return( grp_borderInterpolate_fu_801_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_801_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_809(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_809_p ),
    .len( grp_borderInterpolate_fu_809_len ),
    .borderType( grp_borderInterpolate_fu_809_borderType ),
    .ap_return( grp_borderInterpolate_fu_809_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_809_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_817(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_817_p ),
    .len( grp_borderInterpolate_fu_817_len ),
    .borderType( grp_borderInterpolate_fu_817_borderType ),
    .ap_return( grp_borderInterpolate_fu_817_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_817_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_825(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_825_p ),
    .len( grp_borderInterpolate_fu_825_len ),
    .borderType( grp_borderInterpolate_fu_825_borderType ),
    .ap_return( grp_borderInterpolate_fu_825_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_825_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_833(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_833_p ),
    .len( grp_borderInterpolate_fu_833_len ),
    .borderType( grp_borderInterpolate_fu_833_borderType ),
    .ap_return( grp_borderInterpolate_fu_833_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_833_ap_ce )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_7_fu_1072_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_985_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_985_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_985_p2))) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_985_p2))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_985_p2))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_985_p2))) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_985_p2))) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_985_p2))) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_985_p2))) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_985_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_985_p2))) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_618) begin
        if (ap_sig_bdd_1095) begin
            ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it7 <= col_buf_0_val_0_0_1_fu_254;
        end else if (ap_sig_bdd_1088) begin
            ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it7 <= col_buf_0_val_0_0_2_fu_258;
        end else if (ap_sig_bdd_1084) begin
            ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it7 <= col_buf_0_val_0_0_3_fu_262;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it7 <= ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it6;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_618) begin
        if (ap_sig_bdd_1095) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it7 <= right_border_buf_0_val_1_2_fu_242;
        end else if (ap_sig_bdd_1088) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it7 <= right_border_buf_0_val_1_2_1_fu_246;
        end else if (ap_sig_bdd_1084) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it7 <= right_border_buf_0_val_1_2_2_fu_250;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it7 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it6;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_618) begin
        if (ap_sig_bdd_1117) begin
            ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it7 <= col_buf_1_val_0_0_3_fu_238;
        end else if (ap_sig_bdd_1110) begin
            ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it7 <= col_buf_1_val_0_0_2_fu_230;
        end else if (ap_sig_bdd_1106) begin
            ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it7 <= col_buf_1_val_0_0_1_fu_214;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it7 <= ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it6;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_618) begin
        if (ap_sig_bdd_1117) begin
            ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it7 <= right_border_buf_1_val_1_2_fu_266;
        end else if (ap_sig_bdd_1110) begin
            ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it7 <= right_border_buf_1_val_1_2_1_fu_270;
        end else if (ap_sig_bdd_1106) begin
            ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it7 <= right_border_buf_1_val_1_2_2_fu_274;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it7 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it6;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_618) begin
        if (ap_sig_bdd_1139) begin
            ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it7 <= col_buf_2_val_0_0_3_fu_166;
        end else if (ap_sig_bdd_1132) begin
            ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it7 <= col_buf_2_val_0_0_2_fu_158;
        end else if (ap_sig_bdd_1128) begin
            ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it7 <= col_buf_2_val_0_0_1_fu_142;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it7 <= ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it6;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_618) begin
        if (ap_sig_bdd_1139) begin
            ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it7 <= right_border_buf_2_val_1_2_2_fu_202;
        end else if (ap_sig_bdd_1132) begin
            ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it7 <= right_border_buf_2_val_1_2_1_fu_194;
        end else if (ap_sig_bdd_1128) begin
            ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it7 <= right_border_buf_2_val_1_2_fu_178;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it7 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it6;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & ~(ap_const_lv1_0 == or_cond3_fu_1141_p2) & ~(ap_const_lv1_0 == tmp_14_fu_1155_p2))) begin
        ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & ~(ap_const_lv1_0 == or_cond3_fu_1141_p2) & (ap_const_lv1_0 == tmp_14_fu_1155_p2) & ~(col_assign_fu_1160_p2 == ap_const_lv2_1) & ~(col_assign_fu_1160_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & ~(ap_const_lv1_0 == or_cond3_fu_1141_p2) & (ap_const_lv1_0 == tmp_14_fu_1155_p2) & (col_assign_fu_1160_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & ~(ap_const_lv1_0 == or_cond3_fu_1141_p2) & (ap_const_lv1_0 == tmp_14_fu_1155_p2) & (col_assign_fu_1160_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1 <= ap_const_lv1_0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1 <= ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(tmp_7_reg_2840 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2870) & ~(ap_const_lv1_0 == or_cond3_reg_2878) & ~(ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_575_p8))) begin
        ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it2 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(tmp_7_reg_2840 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2870) & ~(ap_const_lv1_0 == or_cond3_reg_2878) & (ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_575_p8) & ~(col_assign_4_fu_1251_p2 == ap_const_lv2_1) & ~(col_assign_4_fu_1251_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(tmp_7_reg_2840 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2870) & ~(ap_const_lv1_0 == or_cond3_reg_2878) & (ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_575_p8) & (col_assign_4_fu_1251_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(tmp_7_reg_2840 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2870) & ~(ap_const_lv1_0 == or_cond3_reg_2878) & (ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_575_p8) & (col_assign_4_fu_1251_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it2 <= tmp_14_reg_2886;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it2 <= ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & ~(ap_const_lv1_0 == or_cond3_1_fu_1184_p2) & ~(ap_const_lv1_0 == tmp_42_1_fu_1198_p2))) begin
        ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it1 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & ~(ap_const_lv1_0 == or_cond3_1_fu_1184_p2) & (ap_const_lv1_0 == tmp_42_1_fu_1198_p2) & ~(col_assign_1_fu_1203_p2 == ap_const_lv2_1) & ~(col_assign_1_fu_1203_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & ~(ap_const_lv1_0 == or_cond3_1_fu_1184_p2) & (ap_const_lv1_0 == tmp_42_1_fu_1198_p2) & (col_assign_1_fu_1203_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & ~(ap_const_lv1_0 == or_cond3_1_fu_1184_p2) & (ap_const_lv1_0 == tmp_42_1_fu_1198_p2) & (col_assign_1_fu_1203_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it1 <= ap_const_lv1_0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it1 <= ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(tmp_7_reg_2840 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2870) & ~(ap_const_lv1_0 == or_cond3_1_reg_2901) & ~(ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_595_p8))) begin
        ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it2 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(tmp_7_reg_2840 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2870) & ~(ap_const_lv1_0 == or_cond3_1_reg_2901) & (ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_595_p8) & ~(col_assign_4_1_fu_1255_p2 == ap_const_lv2_1) & ~(col_assign_4_1_fu_1255_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(tmp_7_reg_2840 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2870) & ~(ap_const_lv1_0 == or_cond3_1_reg_2901) & (ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_595_p8) & (col_assign_4_1_fu_1255_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(tmp_7_reg_2840 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2870) & ~(ap_const_lv1_0 == or_cond3_1_reg_2901) & (ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_595_p8) & (col_assign_4_1_fu_1255_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it2 <= tmp_42_1_reg_2909;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it2 <= ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & ~(ap_const_lv1_0 == or_cond3_2_fu_1227_p2) & ~(ap_const_lv1_0 == tmp_42_2_fu_1241_p2))) begin
        ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it1 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & ~(ap_const_lv1_0 == or_cond3_2_fu_1227_p2) & (ap_const_lv1_0 == tmp_42_2_fu_1241_p2) & ~(col_assign_s_fu_1246_p2 == ap_const_lv2_1) & ~(col_assign_s_fu_1246_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & ~(ap_const_lv1_0 == or_cond3_2_fu_1227_p2) & (ap_const_lv1_0 == tmp_42_2_fu_1241_p2) & (col_assign_s_fu_1246_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & ~(ap_const_lv1_0 == or_cond3_2_fu_1227_p2) & (ap_const_lv1_0 == tmp_42_2_fu_1241_p2) & (col_assign_s_fu_1246_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it1 <= ap_const_lv1_0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it1 <= ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(tmp_7_reg_2840 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2870) & ~(ap_const_lv1_0 == or_cond3_2_reg_2924) & ~(ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_615_p8))) begin
        ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it2 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(tmp_7_reg_2840 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2870) & ~(ap_const_lv1_0 == or_cond3_2_reg_2924) & (ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_615_p8) & ~(col_assign_4_2_fu_1259_p2 == ap_const_lv2_1) & ~(col_assign_4_2_fu_1259_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(tmp_7_reg_2840 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2870) & ~(ap_const_lv1_0 == or_cond3_2_reg_2924) & (ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_615_p8) & (col_assign_4_2_fu_1259_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(tmp_7_reg_2840 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2870) & ~(ap_const_lv1_0 == or_cond3_2_reg_2924) & (ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_615_p8) & (col_assign_4_2_fu_1259_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it2 <= tmp_42_2_reg_2932;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it2 <= ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st14_fsm_3 == ap_CS_fsm)) begin
        p_012_0_i_reg_548 <= i_V_reg_2776;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        p_012_0_i_reg_548 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2))) begin
        p_025_0_i_reg_559 <= j_V_fu_1077_p2;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_985_p2))) begin
        p_025_0_i_reg_559 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2882_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it6)))) begin
        src_kernel_win_0_val_0_1_fu_134 <= right_border_buf_0_val_2_0_reg_3180;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2882_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2874_pp0_it6) & (ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2882_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2874_pp0_it6) & (ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2882_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2874_pp0_it6) & ~(ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_1_fu_134 <= ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it7;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & ~(ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_1_fu_134 <= src_kernel_win_0_val_0_1_3_fu_1632_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2882_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it6)))) begin
        src_kernel_win_0_val_1_1_fu_150 <= right_border_buf_0_val_1_0_reg_3185;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2882_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2874_pp0_it6) & (ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2882_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2874_pp0_it6) & (ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2882_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2874_pp0_it6) & ~(ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_1_fu_150 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it7;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & ~(ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_1_fu_150 <= src_kernel_win_0_val_1_1_3_fu_1664_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2882_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2874_pp0_it6) & ~(ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_146 <= right_border_buf_0_val_0_2_fu_322;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2882_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2874_pp0_it6) & (ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_146 <= right_border_buf_0_val_0_0_fu_314;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2882_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2874_pp0_it6) & (ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_1_fu_146 <= right_border_buf_0_val_0_1_fu_318;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & ~(ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2882_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it6)))) begin
        src_kernel_win_0_val_2_1_fu_146 <= src_kernel_win_0_val_2_0_reg_3193;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_146 <= col_buf_0_val_0_0_fu_350;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_1_fu_146 <= right_border_buf_0_val_1_0_reg_3185;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2905_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6)))) begin
        src_kernel_win_1_val_0_1_fu_170 <= right_border_buf_1_val_2_0_reg_3212;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2905_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6) & (ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2905_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6) & (ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2905_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6) & ~(ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_1_fu_170 <= ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it7;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & ~(ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_1_fu_170 <= src_kernel_win_1_val_0_1_3_fu_1732_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2905_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6)))) begin
        src_kernel_win_1_val_1_1_fu_186 <= right_border_buf_1_val_1_0_reg_3217;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2905_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6) & (ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2905_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6) & (ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2905_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6) & ~(ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_1_fu_186 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it7;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & ~(ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_1_fu_186 <= src_kernel_win_1_val_1_1_3_fu_1764_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2905_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6) & ~(ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_182 <= right_border_buf_1_val_0_2_fu_334;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2905_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6) & (ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_182 <= right_border_buf_1_val_0_0_fu_326;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2905_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6) & (ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_1_fu_182 <= right_border_buf_1_val_0_1_fu_330;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & ~(ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2905_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6)))) begin
        src_kernel_win_1_val_2_1_fu_182 <= src_kernel_win_1_val_2_0_reg_3225;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_182 <= col_buf_1_val_0_0_fu_354;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_1_fu_182 <= right_border_buf_1_val_1_0_reg_3217;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_2928_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6)))) begin
        src_kernel_win_2_val_0_1_fu_206 <= right_border_buf_2_val_2_0_reg_3244;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_2928_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6) & (ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_2928_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6) & (ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_2928_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6) & ~(ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_1_fu_206 <= ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it7;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & ~(ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_1_fu_206 <= src_kernel_win_2_val_0_1_3_fu_1832_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_2928_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6)))) begin
        src_kernel_win_2_val_1_1_fu_222 <= right_border_buf_2_val_1_0_reg_3249;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_2928_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6) & (ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_2928_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6) & (ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_2928_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6) & ~(ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_1_fu_222 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it7;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & ~(ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_1_fu_222 <= src_kernel_win_2_val_1_1_3_fu_1864_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_2928_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6) & ~(ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_218 <= right_border_buf_2_val_0_2_fu_346;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_2928_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6) & (ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_218 <= right_border_buf_2_val_0_0_fu_338;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_2928_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6) & (ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_1_fu_218 <= right_border_buf_2_val_0_1_fu_342;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & ~(ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_2928_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6)))) begin
        src_kernel_win_2_val_2_1_fu_218 <= src_kernel_win_2_val_2_0_reg_3257;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_218 <= col_buf_2_val_0_0_fu_358;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it6) & (ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_1_fu_218 <= right_border_buf_2_val_1_0_reg_3249;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2))) begin
        ImagLoc_x_reg_2853 <= ImagLoc_x_fu_1104_p2;
        brmerge_reg_2870 <= brmerge_fu_1118_p2;
        or_cond217_i_reg_2849 <= or_cond217_i_fu_1099_p2;
        tmp_12_reg_2860 <= tmp_12_fu_1114_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_985_p2))) begin
        ImagLoc_y_reg_2786 <= ImagLoc_y_fu_1002_p2;
        or_cond_2_reg_2798 <= or_cond_2_fu_1035_p2;
        p_i_2_cast_cast_reg_2807 <= p_i_2_cast_cast_fu_1049_p3;
        tmp_4_reg_2781 <= tmp_4_fu_996_p2;
        tmp_6_reg_2793 <= tmp_6_fu_1008_p2;
        tmp_9_reg_2803 <= ImagLoc_y_fu_1002_p2[ap_const_lv32_C];
        y_1_2_1_reg_2833 <= y_1_2_1_fu_1062_p2;
        y_1_2_reg_2826 <= y_1_2_fu_1056_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_brmerge_reg_2870_pp0_it1 <= brmerge_reg_2870;
        ap_reg_ppstg_brmerge_reg_2870_pp0_it2 <= ap_reg_ppstg_brmerge_reg_2870_pp0_it1;
        ap_reg_ppstg_brmerge_reg_2870_pp0_it3 <= ap_reg_ppstg_brmerge_reg_2870_pp0_it2;
        ap_reg_ppstg_brmerge_reg_2870_pp0_it4 <= ap_reg_ppstg_brmerge_reg_2870_pp0_it3;
        ap_reg_ppstg_brmerge_reg_2870_pp0_it5 <= ap_reg_ppstg_brmerge_reg_2870_pp0_it4;
        ap_reg_ppstg_brmerge_reg_2870_pp0_it6 <= ap_reg_ppstg_brmerge_reg_2870_pp0_it5;
        ap_reg_ppstg_col_assign_1_reg_2916_pp0_it1 <= col_assign_1_reg_2916;
        ap_reg_ppstg_col_assign_1_reg_2916_pp0_it2 <= ap_reg_ppstg_col_assign_1_reg_2916_pp0_it1;
        ap_reg_ppstg_col_assign_1_reg_2916_pp0_it3 <= ap_reg_ppstg_col_assign_1_reg_2916_pp0_it2;
        ap_reg_ppstg_col_assign_1_reg_2916_pp0_it4 <= ap_reg_ppstg_col_assign_1_reg_2916_pp0_it3;
        ap_reg_ppstg_col_assign_1_reg_2916_pp0_it5 <= ap_reg_ppstg_col_assign_1_reg_2916_pp0_it4;
        ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 <= col_assign_3_1_reg_3064;
        ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 <= col_assign_3_2_reg_3086;
        ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 <= col_assign_3_reg_3042;
        ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it3 <= col_assign_4_0_1_reg_2955;
        ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it4 <= ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it3;
        ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it5 <= ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it4;
        ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it3 <= col_assign_4_1_1_reg_2959;
        ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it4 <= ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it3;
        ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it5 <= ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it4;
        ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it2 <= col_assign_4_1_reg_2947;
        ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it3 <= ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it2;
        ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it4 <= ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it3;
        ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it5 <= ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it4;
        ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it3 <= col_assign_4_2_1_reg_2963;
        ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it4 <= ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it3;
        ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it5 <= ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it4;
        ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it2 <= col_assign_4_2_reg_2951;
        ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it3 <= ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it2;
        ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it4 <= ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it3;
        ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it5 <= ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it4;
        ap_reg_ppstg_col_assign_4_reg_2943_pp0_it2 <= col_assign_4_reg_2943;
        ap_reg_ppstg_col_assign_4_reg_2943_pp0_it3 <= ap_reg_ppstg_col_assign_4_reg_2943_pp0_it2;
        ap_reg_ppstg_col_assign_4_reg_2943_pp0_it4 <= ap_reg_ppstg_col_assign_4_reg_2943_pp0_it3;
        ap_reg_ppstg_col_assign_4_reg_2943_pp0_it5 <= ap_reg_ppstg_col_assign_4_reg_2943_pp0_it4;
        ap_reg_ppstg_col_assign_reg_2893_pp0_it1 <= col_assign_reg_2893;
        ap_reg_ppstg_col_assign_reg_2893_pp0_it2 <= ap_reg_ppstg_col_assign_reg_2893_pp0_it1;
        ap_reg_ppstg_col_assign_reg_2893_pp0_it3 <= ap_reg_ppstg_col_assign_reg_2893_pp0_it2;
        ap_reg_ppstg_col_assign_reg_2893_pp0_it4 <= ap_reg_ppstg_col_assign_reg_2893_pp0_it3;
        ap_reg_ppstg_col_assign_reg_2893_pp0_it5 <= ap_reg_ppstg_col_assign_reg_2893_pp0_it4;
        ap_reg_ppstg_col_assign_s_reg_2939_pp0_it1 <= col_assign_s_reg_2939;
        ap_reg_ppstg_col_assign_s_reg_2939_pp0_it2 <= ap_reg_ppstg_col_assign_s_reg_2939_pp0_it1;
        ap_reg_ppstg_col_assign_s_reg_2939_pp0_it3 <= ap_reg_ppstg_col_assign_s_reg_2939_pp0_it2;
        ap_reg_ppstg_col_assign_s_reg_2939_pp0_it4 <= ap_reg_ppstg_col_assign_s_reg_2939_pp0_it3;
        ap_reg_ppstg_col_assign_s_reg_2939_pp0_it5 <= ap_reg_ppstg_col_assign_s_reg_2939_pp0_it4;
        ap_reg_ppstg_locy_0_2_reg_2992_pp0_it5 <= locy_0_2_reg_2992;
        ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 <= ap_reg_ppstg_locy_0_2_reg_2992_pp0_it5;
        ap_reg_ppstg_locy_1_2_reg_3006_pp0_it5 <= locy_1_2_reg_3006;
        ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 <= ap_reg_ppstg_locy_1_2_reg_3006_pp0_it5;
        ap_reg_ppstg_locy_2_2_reg_3020_pp0_it5 <= locy_2_2_reg_3020;
        ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 <= ap_reg_ppstg_locy_2_2_reg_3020_pp0_it5;
        ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it1 <= or_cond217_i_reg_2849;
        ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it2 <= ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it1;
        ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it3 <= ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it2;
        ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it4 <= ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it3;
        ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it5 <= ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it4;
        ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it6 <= ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it5;
        ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it7 <= ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it6;
        ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it8 <= ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it7;
        ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9 <= ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it8;
        ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it1 <= or_cond3_1_reg_2901;
        ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it2 <= ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it1;
        ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it3 <= ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it2;
        ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it4 <= ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it3;
        ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5 <= ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it4;
        ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6 <= ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5;
        ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it1 <= or_cond3_2_reg_2924;
        ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it2 <= ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it1;
        ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it3 <= ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it2;
        ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it4 <= ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it3;
        ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5 <= ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it4;
        ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6 <= ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5;
        ap_reg_ppstg_or_cond3_reg_2878_pp0_it1 <= or_cond3_reg_2878;
        ap_reg_ppstg_or_cond3_reg_2878_pp0_it2 <= ap_reg_ppstg_or_cond3_reg_2878_pp0_it1;
        ap_reg_ppstg_or_cond3_reg_2878_pp0_it3 <= ap_reg_ppstg_or_cond3_reg_2878_pp0_it2;
        ap_reg_ppstg_or_cond3_reg_2878_pp0_it4 <= ap_reg_ppstg_or_cond3_reg_2878_pp0_it3;
        ap_reg_ppstg_or_cond3_reg_2878_pp0_it5 <= ap_reg_ppstg_or_cond3_reg_2878_pp0_it4;
        ap_reg_ppstg_or_cond3_reg_2878_pp0_it6 <= ap_reg_ppstg_or_cond3_reg_2878_pp0_it5;
        ap_reg_ppstg_tmp_12_reg_2860_pp0_it1 <= tmp_12_reg_2860;
        ap_reg_ppstg_tmp_13_reg_2874_pp0_it1 <= tmp_13_reg_2874;
        ap_reg_ppstg_tmp_13_reg_2874_pp0_it2 <= ap_reg_ppstg_tmp_13_reg_2874_pp0_it1;
        ap_reg_ppstg_tmp_13_reg_2874_pp0_it3 <= ap_reg_ppstg_tmp_13_reg_2874_pp0_it2;
        ap_reg_ppstg_tmp_13_reg_2874_pp0_it4 <= ap_reg_ppstg_tmp_13_reg_2874_pp0_it3;
        ap_reg_ppstg_tmp_13_reg_2874_pp0_it5 <= ap_reg_ppstg_tmp_13_reg_2874_pp0_it4;
        ap_reg_ppstg_tmp_13_reg_2874_pp0_it6 <= ap_reg_ppstg_tmp_13_reg_2874_pp0_it5;
        ap_reg_ppstg_tmp_14_reg_2886_pp0_it1 <= tmp_14_reg_2886;
        ap_reg_ppstg_tmp_14_reg_2886_pp0_it2 <= ap_reg_ppstg_tmp_14_reg_2886_pp0_it1;
        ap_reg_ppstg_tmp_14_reg_2886_pp0_it3 <= ap_reg_ppstg_tmp_14_reg_2886_pp0_it2;
        ap_reg_ppstg_tmp_14_reg_2886_pp0_it4 <= ap_reg_ppstg_tmp_14_reg_2886_pp0_it3;
        ap_reg_ppstg_tmp_14_reg_2886_pp0_it5 <= ap_reg_ppstg_tmp_14_reg_2886_pp0_it4;
        ap_reg_ppstg_tmp_17_reg_2882_pp0_it1 <= tmp_17_reg_2882;
        ap_reg_ppstg_tmp_17_reg_2882_pp0_it2 <= ap_reg_ppstg_tmp_17_reg_2882_pp0_it1;
        ap_reg_ppstg_tmp_17_reg_2882_pp0_it3 <= ap_reg_ppstg_tmp_17_reg_2882_pp0_it2;
        ap_reg_ppstg_tmp_17_reg_2882_pp0_it4 <= ap_reg_ppstg_tmp_17_reg_2882_pp0_it3;
        ap_reg_ppstg_tmp_17_reg_2882_pp0_it5 <= ap_reg_ppstg_tmp_17_reg_2882_pp0_it4;
        ap_reg_ppstg_tmp_17_reg_2882_pp0_it6 <= ap_reg_ppstg_tmp_17_reg_2882_pp0_it5;
        ap_reg_ppstg_tmp_30_reg_2905_pp0_it1 <= tmp_30_reg_2905;
        ap_reg_ppstg_tmp_30_reg_2905_pp0_it2 <= ap_reg_ppstg_tmp_30_reg_2905_pp0_it1;
        ap_reg_ppstg_tmp_30_reg_2905_pp0_it3 <= ap_reg_ppstg_tmp_30_reg_2905_pp0_it2;
        ap_reg_ppstg_tmp_30_reg_2905_pp0_it4 <= ap_reg_ppstg_tmp_30_reg_2905_pp0_it3;
        ap_reg_ppstg_tmp_30_reg_2905_pp0_it5 <= ap_reg_ppstg_tmp_30_reg_2905_pp0_it4;
        ap_reg_ppstg_tmp_30_reg_2905_pp0_it6 <= ap_reg_ppstg_tmp_30_reg_2905_pp0_it5;
        ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it1 <= tmp_39_1_reg_2897;
        ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it2 <= ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it1;
        ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it3 <= ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it2;
        ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it4 <= ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it3;
        ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it5 <= ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it4;
        ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6 <= ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it5;
        ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it1 <= tmp_39_2_reg_2920;
        ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it2 <= ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it1;
        ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it3 <= ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it2;
        ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it4 <= ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it3;
        ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it5 <= ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it4;
        ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6 <= ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it5;
        ap_reg_ppstg_tmp_40_reg_2928_pp0_it1 <= tmp_40_reg_2928;
        ap_reg_ppstg_tmp_40_reg_2928_pp0_it2 <= ap_reg_ppstg_tmp_40_reg_2928_pp0_it1;
        ap_reg_ppstg_tmp_40_reg_2928_pp0_it3 <= ap_reg_ppstg_tmp_40_reg_2928_pp0_it2;
        ap_reg_ppstg_tmp_40_reg_2928_pp0_it4 <= ap_reg_ppstg_tmp_40_reg_2928_pp0_it3;
        ap_reg_ppstg_tmp_40_reg_2928_pp0_it5 <= ap_reg_ppstg_tmp_40_reg_2928_pp0_it4;
        ap_reg_ppstg_tmp_40_reg_2928_pp0_it6 <= ap_reg_ppstg_tmp_40_reg_2928_pp0_it5;
        ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it2 <= tmp_42_0_pr1_reg_570;
        ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it3 <= ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it2;
        ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it4 <= ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it3;
        ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it5 <= ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it4;
        ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it3 <= tmp_42_0_pr_reg_630;
        ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it4 <= ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it3;
        ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it5 <= ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it4;
        ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it2 <= tmp_42_1_pr1_reg_590;
        ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it3 <= ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it2;
        ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it4 <= ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it3;
        ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it5 <= ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it4;
        ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it3 <= tmp_42_1_pr_reg_646;
        ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it4 <= ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it3;
        ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it5 <= ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it4;
        ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it1 <= tmp_42_1_reg_2909;
        ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it2 <= ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it1;
        ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it3 <= ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it2;
        ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it4 <= ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it3;
        ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it5 <= ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it4;
        ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it2 <= tmp_42_2_pr1_reg_610;
        ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it3 <= ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it2;
        ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it4 <= ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it3;
        ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it5 <= ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it4;
        ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it3 <= tmp_42_2_pr_reg_662;
        ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it4 <= ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it3;
        ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it5 <= ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it4;
        ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it1 <= tmp_42_2_reg_2932;
        ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it2 <= ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it1;
        ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it3 <= ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it2;
        ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it4 <= ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it3;
        ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it5 <= ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it4;
        ap_reg_ppstg_tmp_7_reg_2840_pp0_it1 <= tmp_7_reg_2840;
        ap_reg_ppstg_tmp_7_reg_2840_pp0_it2 <= ap_reg_ppstg_tmp_7_reg_2840_pp0_it1;
        ap_reg_ppstg_tmp_7_reg_2840_pp0_it3 <= ap_reg_ppstg_tmp_7_reg_2840_pp0_it2;
        ap_reg_ppstg_tmp_7_reg_2840_pp0_it4 <= ap_reg_ppstg_tmp_7_reg_2840_pp0_it3;
        ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 <= ap_reg_ppstg_tmp_7_reg_2840_pp0_it4;
        ap_reg_ppstg_tmp_7_reg_2840_pp0_it6 <= ap_reg_ppstg_tmp_7_reg_2840_pp0_it5;
        ap_reg_ppstg_tmp_7_reg_2840_pp0_it7 <= ap_reg_ppstg_tmp_7_reg_2840_pp0_it6;
        ap_reg_ppstg_tmp_7_reg_2840_pp0_it8 <= ap_reg_ppstg_tmp_7_reg_2840_pp0_it7;
        ap_reg_ppstg_tmp_7_reg_2840_pp0_it9 <= ap_reg_ppstg_tmp_7_reg_2840_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & ~(ap_const_lv1_0 == or_cond3_1_fu_1184_p2) & (ap_const_lv1_0 == tmp_42_1_fu_1198_p2))) begin
        col_assign_1_reg_2916 <= col_assign_1_fu_1203_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2905_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it4))) begin
        col_assign_3_1_reg_3064 <= col_assign_3_1_fu_1335_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_2928_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it4))) begin
        col_assign_3_2_reg_3086 <= col_assign_3_2_fu_1349_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2882_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2874_pp0_it4))) begin
        col_assign_3_reg_3042 <= col_assign_3_fu_1321_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it1) & (ap_const_lv1_0 == tmp_42_0_pr_phi_fu_634_p8))) begin
        col_assign_4_0_1_reg_2955 <= col_assign_4_0_1_fu_1263_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it1) & (ap_const_lv1_0 == tmp_42_1_pr_phi_fu_650_p8))) begin
        col_assign_4_1_1_reg_2959 <= col_assign_4_1_1_fu_1267_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(tmp_7_reg_2840 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2870) & ~(ap_const_lv1_0 == or_cond3_1_reg_2901) & (ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_595_p8))) begin
        col_assign_4_1_reg_2947 <= col_assign_4_1_fu_1255_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it1) & (ap_const_lv1_0 == tmp_42_2_pr_phi_fu_666_p8))) begin
        col_assign_4_2_1_reg_2963 <= col_assign_4_2_1_fu_1271_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(tmp_7_reg_2840 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2870) & ~(ap_const_lv1_0 == or_cond3_2_reg_2924) & (ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_615_p8))) begin
        col_assign_4_2_reg_2951 <= col_assign_4_2_fu_1259_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(tmp_7_reg_2840 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2870) & ~(ap_const_lv1_0 == or_cond3_reg_2878) & (ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_575_p8))) begin
        col_assign_4_reg_2943 <= col_assign_4_fu_1251_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & ~(ap_const_lv1_0 == or_cond3_fu_1141_p2) & (ap_const_lv1_0 == tmp_14_fu_1155_p2))) begin
        col_assign_reg_2893 <= col_assign_fu_1160_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & ~(ap_const_lv1_0 == or_cond3_2_fu_1227_p2) & (ap_const_lv1_0 == tmp_42_2_fu_1241_p2))) begin
        col_assign_s_reg_2939 <= col_assign_s_fu_1246_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it5) & (ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it5 == ap_const_lv2_0))) begin
        col_buf_0_val_0_0_1_fu_254 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it5) & (ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it5 == ap_const_lv2_1))) begin
        col_buf_0_val_0_0_2_fu_258 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it5) & ~(ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it5 == ap_const_lv2_0))) begin
        col_buf_0_val_0_0_3_fu_262 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        col_buf_0_val_0_0_fu_350 <= k_buf_0_val_0_q0;
        col_buf_1_val_0_0_fu_354 <= k_buf_1_val_0_q0;
        col_buf_2_val_0_0_fu_358 <= k_buf_2_val_0_q0;
        right_border_buf_0_val_1_0_reg_3185 <= k_buf_0_val_1_q0;
        right_border_buf_0_val_2_0_reg_3180 <= k_buf_0_val_0_q0;
        right_border_buf_1_val_1_0_reg_3217 <= k_buf_1_val_1_q0;
        right_border_buf_1_val_2_0_reg_3212 <= k_buf_1_val_0_q0;
        right_border_buf_2_val_1_0_reg_3249 <= k_buf_2_val_1_q0;
        right_border_buf_2_val_2_0_reg_3244 <= k_buf_2_val_0_q0;
        src_kernel_win_0_val_2_0_reg_3193 <= k_buf_0_val_2_q0;
        src_kernel_win_1_val_2_0_reg_3225 <= k_buf_1_val_2_q0;
        src_kernel_win_2_val_2_0_reg_3257 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it5) & ~(ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it5 == ap_const_lv2_0))) begin
        col_buf_1_val_0_0_1_fu_214 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it5) & (ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it5 == ap_const_lv2_1))) begin
        col_buf_1_val_0_0_2_fu_230 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it5) & (ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it5 == ap_const_lv2_0))) begin
        col_buf_1_val_0_0_3_fu_238 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it5) & ~(ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it5 == ap_const_lv2_0))) begin
        col_buf_2_val_0_0_1_fu_142 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it5) & (ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it5 == ap_const_lv2_1))) begin
        col_buf_2_val_0_0_2_fu_158 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it5) & (ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it5 == ap_const_lv2_0))) begin
        col_buf_2_val_0_0_3_fu_166 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        cols_cast1_reg_2723[0] <= cols_cast1_fu_935_p1[0];
cols_cast1_reg_2723[1] <= cols_cast1_fu_935_p1[1];
cols_cast1_reg_2723[2] <= cols_cast1_fu_935_p1[2];
cols_cast1_reg_2723[3] <= cols_cast1_fu_935_p1[3];
cols_cast1_reg_2723[4] <= cols_cast1_fu_935_p1[4];
cols_cast1_reg_2723[5] <= cols_cast1_fu_935_p1[5];
cols_cast1_reg_2723[6] <= cols_cast1_fu_935_p1[6];
cols_cast1_reg_2723[7] <= cols_cast1_fu_935_p1[7];
cols_cast1_reg_2723[8] <= cols_cast1_fu_935_p1[8];
cols_cast1_reg_2723[9] <= cols_cast1_fu_935_p1[9];
cols_cast1_reg_2723[10] <= cols_cast1_fu_935_p1[10];
cols_cast1_reg_2723[11] <= cols_cast1_fu_935_p1[11];
        heightloop_reg_2730 <= heightloop_fu_943_p2;
        p_neg218_i_cast_reg_2747 <= p_neg218_i_cast_fu_965_p2;
        ref_reg_2763 <= ref_fu_971_p2;
        tmp_1_reg_2740 <= tmp_1_fu_955_p2;
        tmp_5_reg_2768 <= tmp_5_fu_977_p1;
        widthloop_reg_2735 <= widthloop_fu_949_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_V_reg_2776 <= i_V_fu_990_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it8))) begin
        isneg_1_reg_3387 <= p_Val2_4_fu_2222_p2[ap_const_lv32_A];
        isneg_2_reg_3408 <= p_Val2_s_fu_2273_p2[ap_const_lv32_A];
        isneg_reg_3366 <= p_Val2_1_fu_2171_p2[ap_const_lv32_A];
        not_i_i_i1_reg_3403 <= not_i_i_i1_fu_2256_p2;
        not_i_i_i2_reg_3424 <= not_i_i_i2_fu_2307_p2;
        not_i_i_i_reg_3382 <= not_i_i_i_fu_2205_p2;
        p_Val2_2_reg_3371 <= p_Val2_2_fu_2185_p1;
        p_Val2_5_reg_3392 <= p_Val2_5_fu_2236_p1;
        p_Val2_7_reg_3413 <= p_Val2_7_fu_2287_p1;
        tmp_i_i1_reg_3397 <= tmp_i_i1_fu_2250_p2;
        tmp_i_i2_reg_3418 <= tmp_i_i2_fu_2301_p2;
        tmp_i_i_reg_3376 <= tmp_i_i_fu_2199_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4))) begin
        k_buf_0_val_0_addr_reg_3024 <= tmp_11_fu_1314_p1;
        k_buf_0_val_1_addr_reg_3030 <= tmp_11_fu_1314_p1;
        k_buf_0_val_2_addr_reg_3036 <= tmp_11_fu_1314_p1;
        k_buf_1_val_0_addr_reg_3046 <= tmp_32_1_fu_1328_p1;
        k_buf_1_val_1_addr_reg_3052 <= tmp_32_1_fu_1328_p1;
        k_buf_1_val_2_addr_reg_3058 <= tmp_32_1_fu_1328_p1;
        k_buf_2_val_0_addr_reg_3068 <= tmp_32_2_fu_1342_p1;
        k_buf_2_val_1_addr_reg_3074 <= tmp_32_2_fu_1342_p1;
        k_buf_2_val_2_addr_reg_3080 <= tmp_32_2_fu_1342_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it3))) begin
        locy_0_2_reg_2992 <= locy_0_2_fu_1291_p2;
        locy_1_2_reg_3006 <= locy_1_2_fu_1299_p2;
        locy_2_2_reg_3020 <= locy_2_2_fu_1307_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2))) begin
        or_cond3_1_reg_2901 <= or_cond3_1_fu_1184_p2;
        or_cond3_2_reg_2924 <= or_cond3_2_fu_1227_p2;
        or_cond3_reg_2878 <= or_cond3_fu_1141_p2;
        tmp_13_reg_2874 <= tmp_13_fu_1136_p2;
        tmp_39_1_reg_2897 <= tmp_39_1_fu_1179_p2;
        tmp_39_2_reg_2920 <= tmp_39_2_fu_1222_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it7) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it7))) begin
        p_Val2_2_0_1_2_reg_3331 <= p_Val2_2_0_1_2_fu_1974_p2;
        p_Val2_2_1_1_2_reg_3346 <= p_Val2_2_1_1_2_fu_2046_p2;
        p_Val2_2_2_1_2_reg_3361 <= p_Val2_2_2_1_2_fu_2118_p2;
        src_kernel_win_0_val_0_1_load_reg_3321 <= src_kernel_win_0_val_0_1_fu_134;
        src_kernel_win_0_val_0_2_load_reg_3326 <= src_kernel_win_0_val_0_2_fu_138;
        src_kernel_win_1_val_0_1_load_reg_3336 <= src_kernel_win_1_val_0_1_fu_170;
        src_kernel_win_1_val_0_2_load_reg_3341 <= src_kernel_win_1_val_0_2_fu_174;
        src_kernel_win_2_val_0_1_load_reg_3351 <= src_kernel_win_2_val_0_1_fu_206;
        src_kernel_win_2_val_0_2_load_reg_3356 <= src_kernel_win_2_val_0_2_fu_210;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_2886_pp0_it5) & (ap_reg_ppstg_col_assign_reg_2893_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_0_fu_314 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_2886_pp0_it5) & (ap_reg_ppstg_col_assign_reg_2893_pp0_it5 == ap_const_lv2_1))) begin
        right_border_buf_0_val_0_1_fu_318 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_2886_pp0_it5) & ~(ap_reg_ppstg_col_assign_reg_2893_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_reg_2893_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_2_fu_322 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it5) & (ap_reg_ppstg_col_assign_4_reg_2943_pp0_it5 == ap_const_lv2_1))) begin
        right_border_buf_0_val_1_2_1_fu_246 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it5) & ~(ap_reg_ppstg_col_assign_4_reg_2943_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_4_reg_2943_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_0_val_1_2_2_fu_250 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it5) & (ap_reg_ppstg_col_assign_4_reg_2943_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_0_val_1_2_fu_242 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it5) & (ap_reg_ppstg_col_assign_1_reg_2916_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_0_fu_326 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it5) & (ap_reg_ppstg_col_assign_1_reg_2916_pp0_it5 == ap_const_lv2_1))) begin
        right_border_buf_1_val_0_1_fu_330 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it5) & ~(ap_reg_ppstg_col_assign_1_reg_2916_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_1_reg_2916_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_2_fu_334 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it5) & (ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it5 == ap_const_lv2_1))) begin
        right_border_buf_1_val_1_2_1_fu_270 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it5) & ~(ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_1_val_1_2_2_fu_274 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it5) & (ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_1_val_1_2_fu_266 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it5) & (ap_reg_ppstg_col_assign_s_reg_2939_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_0_fu_338 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it5) & (ap_reg_ppstg_col_assign_s_reg_2939_pp0_it5 == ap_const_lv2_1))) begin
        right_border_buf_2_val_0_1_fu_342 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it5) & ~(ap_reg_ppstg_col_assign_s_reg_2939_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_s_reg_2939_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_2_fu_346 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it5) & (ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it5 == ap_const_lv2_1))) begin
        right_border_buf_2_val_1_2_1_fu_194 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it5) & (ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_2_val_1_2_2_fu_202 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it5) & ~(ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_2_val_1_2_fu_178 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        src_kernel_win_0_val_0_1_6_reg_3276 <= src_kernel_win_0_val_0_1_fu_134;
        src_kernel_win_0_val_1_1_6_reg_3286 <= src_kernel_win_0_val_1_1_fu_150;
        src_kernel_win_0_val_2_1_9_reg_3281 <= src_kernel_win_0_val_2_1_fu_146;
        src_kernel_win_1_val_0_1_6_reg_3291 <= src_kernel_win_1_val_0_1_fu_170;
        src_kernel_win_1_val_1_1_6_reg_3301 <= src_kernel_win_1_val_1_1_fu_186;
        src_kernel_win_1_val_2_1_9_reg_3296 <= src_kernel_win_1_val_2_1_fu_182;
        src_kernel_win_2_val_0_1_6_reg_3306 <= src_kernel_win_2_val_0_1_fu_206;
        src_kernel_win_2_val_1_1_6_reg_3316 <= src_kernel_win_2_val_1_1_fu_222;
        src_kernel_win_2_val_2_1_9_reg_3311 <= src_kernel_win_2_val_2_1_fu_218;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it7))) begin
        src_kernel_win_0_val_0_2_fu_138 <= src_kernel_win_0_val_0_1_6_reg_3276;
        src_kernel_win_0_val_1_2_fu_154 <= src_kernel_win_0_val_1_1_6_reg_3286;
        src_kernel_win_0_val_2_2_fu_162 <= src_kernel_win_0_val_2_1_9_reg_3281;
        src_kernel_win_1_val_0_2_fu_174 <= src_kernel_win_1_val_0_1_6_reg_3291;
        src_kernel_win_1_val_1_2_fu_190 <= src_kernel_win_1_val_1_1_6_reg_3301;
        src_kernel_win_1_val_2_2_fu_198 <= src_kernel_win_1_val_2_1_9_reg_3296;
        src_kernel_win_2_val_0_2_fu_210 <= src_kernel_win_2_val_0_1_6_reg_3306;
        src_kernel_win_2_val_1_2_fu_226 <= src_kernel_win_2_val_1_1_6_reg_3316;
        src_kernel_win_2_val_2_2_fu_234 <= src_kernel_win_2_val_2_1_9_reg_3311;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & ~(ap_const_lv1_0 == or_cond3_fu_1141_p2))) begin
        tmp_14_reg_2886 <= tmp_14_fu_1155_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it3))) begin
        tmp_15_reg_2987 <= tmp_15_fu_1287_p1;
        tmp_28_reg_3001 <= tmp_28_fu_1295_p1;
        tmp_38_reg_3015 <= tmp_38_fu_1303_p1;
        x_1_reg_2996 <= grp_borderInterpolate_fu_777_ap_return;
        x_2_reg_3010 <= grp_borderInterpolate_fu_785_ap_return;
        x_reg_2982 <= grp_borderInterpolate_fu_769_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & (ap_const_lv1_0 == or_cond3_fu_1141_p2))) begin
        tmp_17_reg_2882 <= ImagLoc_x_fu_1104_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_9_reg_2803))) begin
        tmp_18_reg_3200 <= tmp_18_fu_1412_p1;
        tmp_19_reg_3206 <= tmp_19_fu_1416_p1;
        tmp_31_reg_3232 <= tmp_31_fu_1470_p1;
        tmp_32_reg_3238 <= tmp_32_fu_1474_p1;
        tmp_41_reg_3264 <= tmp_41_fu_1528_p1;
        tmp_42_reg_3270 <= tmp_42_fu_1532_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it2) & (ap_const_lv1_0 == tmp_9_reg_2803))) begin
        tmp_20_reg_2967 <= tmp_20_fu_1275_p1;
        tmp_33_reg_2972 <= tmp_33_fu_1279_p1;
        tmp_43_reg_2977 <= tmp_43_fu_1283_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & (ap_const_lv1_0 == or_cond3_1_fu_1184_p2))) begin
        tmp_30_reg_2905 <= ImagLoc_x_fu_1104_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & (ap_const_lv1_0 == or_cond3_2_fu_1227_p2))) begin
        tmp_40_reg_2928 <= ImagLoc_x_fu_1104_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        tmp_42_0_pr1_reg_570 <= ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1;
        tmp_42_1_pr1_reg_590 <= ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it1;
        tmp_42_2_pr1_reg_610 <= ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        tmp_42_0_pr_reg_630 <= ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it2;
        tmp_42_1_pr_reg_646 <= ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it2;
        tmp_42_2_pr_reg_662 <= ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & ~(ap_const_lv1_0 == or_cond3_1_fu_1184_p2))) begin
        tmp_42_1_reg_2909 <= tmp_42_1_fu_1198_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & ~(ap_const_lv1_0 == brmerge_fu_1118_p2) & ~(ap_const_lv1_0 == or_cond3_2_fu_1227_p2))) begin
        tmp_42_2_reg_2932 <= tmp_42_2_fu_1241_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        tmp_7_reg_2840 <= tmp_7_fu_1072_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_3_fu_985_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_985_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_3_fu_985_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_985_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_745_ap_ce assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2840 or brmerge_reg_2870 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or tmp_9_reg_2803 or tmp_7_fu_1072_p2 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it1 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it2 or brmerge_fu_1118_p2 or ap_reg_ppstg_brmerge_reg_2870_pp0_it1 or ap_reg_ppstg_brmerge_reg_2870_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it2) & (ap_const_lv1_0 == tmp_9_reg_2803)) | (~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & (ap_const_lv1_0 == brmerge_fu_1118_p2) & (ap_const_lv1_0 == tmp_9_reg_2803)) | (~(tmp_7_reg_2840 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_2870) & (ap_const_lv1_0 == tmp_9_reg_2803)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it1) & (ap_const_lv1_0 == tmp_9_reg_2803))))) begin
        grp_borderInterpolate_fu_745_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_745_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_753_ap_ce assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2840 or brmerge_reg_2870 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or tmp_9_reg_2803 or tmp_7_fu_1072_p2 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it1 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it2 or brmerge_fu_1118_p2 or ap_reg_ppstg_brmerge_reg_2870_pp0_it1 or ap_reg_ppstg_brmerge_reg_2870_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it2) & (ap_const_lv1_0 == tmp_9_reg_2803)) | (~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & (ap_const_lv1_0 == brmerge_fu_1118_p2) & (ap_const_lv1_0 == tmp_9_reg_2803)) | (~(tmp_7_reg_2840 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_2870) & (ap_const_lv1_0 == tmp_9_reg_2803)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it1) & (ap_const_lv1_0 == tmp_9_reg_2803))))) begin
        grp_borderInterpolate_fu_753_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_753_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_761_ap_ce assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2840 or brmerge_reg_2870 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or tmp_9_reg_2803 or tmp_7_fu_1072_p2 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it1 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it2 or brmerge_fu_1118_p2 or ap_reg_ppstg_brmerge_reg_2870_pp0_it1 or ap_reg_ppstg_brmerge_reg_2870_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it2) & (ap_const_lv1_0 == tmp_9_reg_2803)) | (~(ap_const_lv1_0 == tmp_7_fu_1072_p2) & (ap_const_lv1_0 == brmerge_fu_1118_p2) & (ap_const_lv1_0 == tmp_9_reg_2803)) | (~(tmp_7_reg_2840 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_2870) & (ap_const_lv1_0 == tmp_9_reg_2803)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it1) & (ap_const_lv1_0 == tmp_9_reg_2803))))) begin
        grp_borderInterpolate_fu_761_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_761_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_769_ap_ce assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2840 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it1 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it2 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (~(tmp_7_reg_2840 == ap_const_lv1_0) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it1) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it2) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it3)))) begin
        grp_borderInterpolate_fu_769_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_769_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_777_ap_ce assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2840 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it1 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it2 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (~(tmp_7_reg_2840 == ap_const_lv1_0) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it1) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it2) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it3)))) begin
        grp_borderInterpolate_fu_777_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_777_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_785_ap_ce assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2840 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it1 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it2 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (~(tmp_7_reg_2840 == ap_const_lv1_0) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it1) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it2) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it3)))) begin
        grp_borderInterpolate_fu_785_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_785_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_793_ap_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or tmp_9_reg_2803 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it2 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it3 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it4 or ap_reg_ppstg_brmerge_reg_2870_pp0_it2 or ap_reg_ppstg_brmerge_reg_2870_pp0_it3 or ap_reg_ppstg_brmerge_reg_2870_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it2) & (ap_const_lv1_0 == tmp_9_reg_2803)) | ((ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it3)) | (~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & (ap_const_lv1_0 == tmp_9_reg_2803)) | ((ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it4))))) begin
        grp_borderInterpolate_fu_793_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_793_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_801_ap_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or tmp_9_reg_2803 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it2 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it3 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it4 or ap_reg_ppstg_brmerge_reg_2870_pp0_it2 or ap_reg_ppstg_brmerge_reg_2870_pp0_it3 or ap_reg_ppstg_brmerge_reg_2870_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it2) & (ap_const_lv1_0 == tmp_9_reg_2803)) | ((ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it3)) | (~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & (ap_const_lv1_0 == tmp_9_reg_2803)) | ((ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it4))))) begin
        grp_borderInterpolate_fu_801_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_801_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_809_ap_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or tmp_9_reg_2803 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it2 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it3 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it4 or ap_reg_ppstg_brmerge_reg_2870_pp0_it2 or ap_reg_ppstg_brmerge_reg_2870_pp0_it3 or ap_reg_ppstg_brmerge_reg_2870_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it2) & (ap_const_lv1_0 == tmp_9_reg_2803)) | ((ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it3)) | (~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & (ap_const_lv1_0 == tmp_9_reg_2803)) | ((ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it4))))) begin
        grp_borderInterpolate_fu_809_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_809_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_817_ap_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or tmp_9_reg_2803 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it2 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it3 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it4 or ap_reg_ppstg_brmerge_reg_2870_pp0_it2 or ap_reg_ppstg_brmerge_reg_2870_pp0_it3 or ap_reg_ppstg_brmerge_reg_2870_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it2) & (ap_const_lv1_0 == tmp_9_reg_2803)) | ((ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it3)) | (~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & (ap_const_lv1_0 == tmp_9_reg_2803)) | ((ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it4))))) begin
        grp_borderInterpolate_fu_817_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_817_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_825_ap_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or tmp_9_reg_2803 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it2 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it3 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it4 or ap_reg_ppstg_brmerge_reg_2870_pp0_it2 or ap_reg_ppstg_brmerge_reg_2870_pp0_it3 or ap_reg_ppstg_brmerge_reg_2870_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it2) & (ap_const_lv1_0 == tmp_9_reg_2803)) | ((ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it3)) | (~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & (ap_const_lv1_0 == tmp_9_reg_2803)) | ((ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it4))))) begin
        grp_borderInterpolate_fu_825_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_825_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_833_ap_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or tmp_9_reg_2803 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it2 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it3 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it4 or ap_reg_ppstg_brmerge_reg_2870_pp0_it2 or ap_reg_ppstg_brmerge_reg_2870_pp0_it3 or ap_reg_ppstg_brmerge_reg_2870_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it2) & (ap_const_lv1_0 == tmp_9_reg_2803)) | ((ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it3)) | (~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & (ap_const_lv1_0 == tmp_9_reg_2803)) | ((ap_const_lv1_0 == tmp_9_reg_2803) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it4))))) begin
        grp_borderInterpolate_fu_833_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_833_ap_ce = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_reg_2878_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_reg_2878_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_reg_2878_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_reg_2878_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_reg_2878_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_reg_2878_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_1_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_1_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_2_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_2_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it4))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it9 or ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it9 or ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_tmp_7_reg_2840_pp0_it9 or ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_reg_2878_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5 or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp0_it8 or ap_reg_ppiten_pp0_it9 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10 or tmp_3_fu_985_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((ap_const_lv1_0 == tmp_3_fu_985_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_pp0_stg0_fsm_2 : 
            if ((~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it9)) & ~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it9)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) begin
                ap_NS_fsm = ap_ST_st14_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_st14_fsm_3 : 
            ap_NS_fsm = ap_ST_st2_fsm_1;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ImagLoc_x_cast_fu_1110_p1 = $signed(ImagLoc_x_fu_1104_p2);
assign ImagLoc_x_fu_1104_p2 = (tmp_12_cast_fu_1068_p1 + ap_const_lv13_1FFF);
assign ImagLoc_y_fu_1002_p2 = (tmp_2_cast_fu_981_p1 + ap_const_lv13_1FFC);
assign OP1_V_0_0_2_cast_fu_1930_p1 = $unsigned(src_kernel_win_0_val_2_1_fu_146);
assign OP1_V_0_0_cast_fu_1926_p1 = $unsigned(src_kernel_win_0_val_2_2_fu_162);
assign OP1_V_0_2_2_cast_fu_2168_p1 = $unsigned(src_kernel_win_0_val_0_1_load_reg_3321);
assign OP1_V_0_2_cast_fu_2160_p1 = $unsigned(src_kernel_win_0_val_0_2_load_reg_3326);
assign OP1_V_1_0_2_cast_fu_2002_p1 = $unsigned(src_kernel_win_1_val_2_1_fu_182);
assign OP1_V_1_0_cast_fu_1998_p1 = $unsigned(src_kernel_win_1_val_2_2_fu_198);
assign OP1_V_1_2_2_cast_fu_2219_p1 = $unsigned(src_kernel_win_1_val_0_1_load_reg_3336);
assign OP1_V_1_2_cast_fu_2211_p1 = $unsigned(src_kernel_win_1_val_0_2_load_reg_3341);
assign OP1_V_2_0_2_cast_fu_2074_p1 = $unsigned(src_kernel_win_2_val_2_1_fu_218);
assign OP1_V_2_0_cast_fu_2070_p1 = $unsigned(src_kernel_win_2_val_2_2_fu_234);
assign OP1_V_2_2_2_cast_fu_2270_p1 = $unsigned(src_kernel_win_2_val_0_1_load_reg_3351);
assign OP1_V_2_2_cast_fu_2262_p1 = $unsigned(src_kernel_win_2_val_0_2_load_reg_3356);
assign ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it6 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it6 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it6 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it6 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it6 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it6 = ap_const_lv8_1;
assign ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it0 = ap_const_lv1_1;
assign ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it1 = ap_const_lv1_1;
assign ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it0 = ap_const_lv1_1;
assign ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it1 = ap_const_lv1_1;
assign ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it0 = ap_const_lv1_1;
assign ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it1 = ap_const_lv1_1;

/// ap_sig_bdd_1084 assign process. ///
always @ (ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_reg_2878_pp0_it5 or ap_reg_ppstg_tmp_13_reg_2874_pp0_it5 or ap_reg_ppstg_tmp_17_reg_2882_pp0_it5)
begin
    ap_sig_bdd_1084 = (~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2882_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2874_pp0_it5));
end

/// ap_sig_bdd_1088 assign process. ///
always @ (ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_reg_2878_pp0_it5 or ap_reg_ppstg_tmp_13_reg_2874_pp0_it5 or ap_reg_ppstg_tmp_17_reg_2882_pp0_it5 or col_assign_3_reg_3042)
begin
    ap_sig_bdd_1088 = (~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2882_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2874_pp0_it5) & (col_assign_3_reg_3042 == ap_const_lv2_1));
end

/// ap_sig_bdd_1095 assign process. ///
always @ (ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_reg_2878_pp0_it5 or ap_reg_ppstg_tmp_13_reg_2874_pp0_it5 or ap_reg_ppstg_tmp_17_reg_2882_pp0_it5 or col_assign_3_reg_3042)
begin
    ap_sig_bdd_1095 = (~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2882_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2874_pp0_it5) & (col_assign_3_reg_3042 == ap_const_lv2_0));
end

/// ap_sig_bdd_1106 assign process. ///
always @ (ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5 or ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it5 or ap_reg_ppstg_tmp_30_reg_2905_pp0_it5)
begin
    ap_sig_bdd_1106 = (~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2905_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it5));
end

/// ap_sig_bdd_1110 assign process. ///
always @ (ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5 or ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it5 or ap_reg_ppstg_tmp_30_reg_2905_pp0_it5 or col_assign_3_1_reg_3064)
begin
    ap_sig_bdd_1110 = (~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2905_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it5) & (col_assign_3_1_reg_3064 == ap_const_lv2_1));
end

/// ap_sig_bdd_1117 assign process. ///
always @ (ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5 or ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it5 or ap_reg_ppstg_tmp_30_reg_2905_pp0_it5 or col_assign_3_1_reg_3064)
begin
    ap_sig_bdd_1117 = (~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2905_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it5) & (col_assign_3_1_reg_3064 == ap_const_lv2_0));
end

/// ap_sig_bdd_1128 assign process. ///
always @ (ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5 or ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it5 or ap_reg_ppstg_tmp_40_reg_2928_pp0_it5)
begin
    ap_sig_bdd_1128 = (~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_2928_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it5));
end

/// ap_sig_bdd_1132 assign process. ///
always @ (ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5 or ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it5 or ap_reg_ppstg_tmp_40_reg_2928_pp0_it5 or col_assign_3_2_reg_3086)
begin
    ap_sig_bdd_1132 = (~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_2928_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it5) & (col_assign_3_2_reg_3086 == ap_const_lv2_1));
end

/// ap_sig_bdd_1139 assign process. ///
always @ (ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5 or ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it5 or ap_reg_ppstg_tmp_40_reg_2928_pp0_it5 or col_assign_3_2_reg_3086)
begin
    ap_sig_bdd_1139 = (~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_2928_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it5) & (col_assign_3_2_reg_3086 == ap_const_lv2_0));
end

/// ap_sig_bdd_123 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_tmp_7_reg_2840_pp0_it9 or ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9)
begin
    ap_sig_bdd_123 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2840_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_618 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_97 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_123 or ap_reg_ppiten_pp0_it10)
begin
    ap_sig_bdd_618 = ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_97 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))));
end

/// ap_sig_bdd_97 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 or ap_reg_ppstg_brmerge_reg_2870_pp0_it5 or ap_reg_ppstg_or_cond3_reg_2878_pp0_it5 or ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5 or ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)
begin
    ap_sig_bdd_97 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2878_pp0_it5)) | (~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5)) | (~(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2870_pp0_it5) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)));
end
assign brmerge_fu_1118_p2 = (tmp_6_reg_2793 | or_cond_2_reg_2798);
assign col_assign_1_fu_1203_p2 = (tmp_12_fu_1114_p1 + p_neg218_i_cast_reg_2747);
assign col_assign_3_1_fu_1335_p2 = (tmp_28_reg_3001 + p_neg218_i_cast_reg_2747);
assign col_assign_3_2_fu_1349_p2 = (tmp_38_reg_3015 + p_neg218_i_cast_reg_2747);
assign col_assign_3_fu_1321_p2 = (tmp_15_reg_2987 + p_neg218_i_cast_reg_2747);
assign col_assign_4_0_1_fu_1263_p2 = (ap_reg_ppstg_tmp_12_reg_2860_pp0_it1 + p_neg218_i_cast_reg_2747);
assign col_assign_4_1_1_fu_1267_p2 = (ap_reg_ppstg_tmp_12_reg_2860_pp0_it1 + p_neg218_i_cast_reg_2747);
assign col_assign_4_1_fu_1255_p2 = (tmp_12_reg_2860 + p_neg218_i_cast_reg_2747);
assign col_assign_4_2_1_fu_1271_p2 = (ap_reg_ppstg_tmp_12_reg_2860_pp0_it1 + p_neg218_i_cast_reg_2747);
assign col_assign_4_2_fu_1259_p2 = (tmp_12_reg_2860 + p_neg218_i_cast_reg_2747);
assign col_assign_4_fu_1251_p2 = (tmp_12_reg_2860 + p_neg218_i_cast_reg_2747);
assign col_assign_fu_1160_p2 = (tmp_12_fu_1114_p1 + p_neg218_i_cast_reg_2747);
assign col_assign_s_fu_1246_p2 = (tmp_12_fu_1114_p1 + p_neg218_i_cast_reg_2747);
assign cols_cast1_fu_935_p1 = $unsigned(p_src_cols_V_read);
assign cols_cast_fu_939_p1 = $unsigned(p_src_cols_V_read);
assign grp_borderInterpolate_fu_745_borderType = ap_const_lv5_4;
assign grp_borderInterpolate_fu_745_len = p_src_rows_V_read;
assign grp_borderInterpolate_fu_745_p = y_1_2_1_reg_2833;
assign grp_borderInterpolate_fu_753_borderType = ap_const_lv5_4;
assign grp_borderInterpolate_fu_753_len = p_src_rows_V_read;
assign grp_borderInterpolate_fu_753_p = y_1_2_1_reg_2833;
assign grp_borderInterpolate_fu_761_borderType = ap_const_lv5_4;
assign grp_borderInterpolate_fu_761_len = p_src_rows_V_read;
assign grp_borderInterpolate_fu_761_p = y_1_2_1_reg_2833;
assign grp_borderInterpolate_fu_769_borderType = ap_const_lv5_4;
assign grp_borderInterpolate_fu_769_len = p_src_cols_V_read;
assign grp_borderInterpolate_fu_769_p = ImagLoc_x_reg_2853;
assign grp_borderInterpolate_fu_777_borderType = ap_const_lv5_4;
assign grp_borderInterpolate_fu_777_len = p_src_cols_V_read;
assign grp_borderInterpolate_fu_777_p = ImagLoc_x_reg_2853;
assign grp_borderInterpolate_fu_785_borderType = ap_const_lv5_4;
assign grp_borderInterpolate_fu_785_len = p_src_cols_V_read;
assign grp_borderInterpolate_fu_785_p = ImagLoc_x_reg_2853;
assign grp_borderInterpolate_fu_793_borderType = ap_const_lv5_4;
assign grp_borderInterpolate_fu_793_len = p_src_rows_V_read;
assign grp_borderInterpolate_fu_793_p = ImagLoc_y_reg_2786;
assign grp_borderInterpolate_fu_801_borderType = ap_const_lv5_4;
assign grp_borderInterpolate_fu_801_len = p_src_rows_V_read;
assign grp_borderInterpolate_fu_801_p = y_1_2_reg_2826;
assign grp_borderInterpolate_fu_809_borderType = ap_const_lv5_4;
assign grp_borderInterpolate_fu_809_len = p_src_rows_V_read;
assign grp_borderInterpolate_fu_809_p = ImagLoc_y_reg_2786;
assign grp_borderInterpolate_fu_817_borderType = ap_const_lv5_4;
assign grp_borderInterpolate_fu_817_len = p_src_rows_V_read;
assign grp_borderInterpolate_fu_817_p = y_1_2_reg_2826;
assign grp_borderInterpolate_fu_825_borderType = ap_const_lv5_4;
assign grp_borderInterpolate_fu_825_len = p_src_rows_V_read;
assign grp_borderInterpolate_fu_825_p = ImagLoc_y_reg_2786;
assign grp_borderInterpolate_fu_833_borderType = ap_const_lv5_4;
assign grp_borderInterpolate_fu_833_len = p_src_rows_V_read;
assign grp_borderInterpolate_fu_833_p = y_1_2_reg_2826;
assign heightloop_fu_943_p2 = (rows_cast_fu_931_p1 + ap_const_lv13_5);
assign i_V_fu_990_p2 = (p_012_0_i_reg_548 + ap_const_lv12_1);
assign icmp1_fu_1093_p2 = (tmp_10_fu_1083_p4 != ap_const_lv11_0? 1'b1: 1'b0);
assign icmp_fu_1024_p2 = ($signed(tmp_8_fu_1014_p4) > $signed(12'b000000000000)? 1'b1: 1'b0);
assign isneg_1_fu_2228_p3 = p_Val2_4_fu_2222_p2[ap_const_lv32_A];
assign isneg_2_fu_2279_p3 = p_Val2_s_fu_2273_p2[ap_const_lv32_A];
assign isneg_fu_2177_p3 = p_Val2_1_fu_2171_p2[ap_const_lv32_A];
assign j_V_fu_1077_p2 = (p_025_0_i_reg_559 + ap_const_lv12_1);
assign k_buf_0_val_0_address0 = tmp_11_fu_1314_p1;
assign k_buf_0_val_0_address1 = k_buf_0_val_0_addr_reg_3024;
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_address0 = tmp_11_fu_1314_p1;
assign k_buf_0_val_1_address1 = k_buf_0_val_1_addr_reg_3030;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_11_fu_1314_p1;
assign k_buf_0_val_2_address1 = k_buf_0_val_2_addr_reg_3036;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_1_val_0_address0 = tmp_32_1_fu_1328_p1;
assign k_buf_1_val_0_address1 = k_buf_1_val_0_addr_reg_3046;
assign k_buf_1_val_0_d1 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_address0 = tmp_32_1_fu_1328_p1;
assign k_buf_1_val_1_address1 = k_buf_1_val_1_addr_reg_3052;
assign k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
assign k_buf_1_val_2_address0 = tmp_32_1_fu_1328_p1;
assign k_buf_1_val_2_address1 = k_buf_1_val_2_addr_reg_3058;
assign k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
assign k_buf_2_val_0_address0 = tmp_32_2_fu_1342_p1;
assign k_buf_2_val_0_address1 = k_buf_2_val_0_addr_reg_3068;
assign k_buf_2_val_0_d1 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_address0 = tmp_32_2_fu_1342_p1;
assign k_buf_2_val_1_address1 = k_buf_2_val_1_addr_reg_3074;
assign k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
assign k_buf_2_val_2_address0 = tmp_32_2_fu_1342_p1;
assign k_buf_2_val_2_address1 = k_buf_2_val_2_addr_reg_3080;
assign k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
assign locy_0_1_fu_1640_p2 = (p_i_2_cast_cast_reg_2807 - tmp_19_reg_3206);
assign locy_0_2_fu_1291_p2 = (p_i_2_cast_cast_reg_2807 - tmp_20_reg_2967);
assign locy_1_1_fu_1740_p2 = (p_i_2_cast_cast_reg_2807 - tmp_32_reg_3238);
assign locy_1_2_fu_1299_p2 = (p_i_2_cast_cast_reg_2807 - tmp_33_reg_2972);
assign locy_1_fu_1708_p2 = (p_i_2_cast_cast_reg_2807 - tmp_31_reg_3232);
assign locy_2_1_fu_1840_p2 = (p_i_2_cast_cast_reg_2807 - tmp_42_reg_3270);
assign locy_2_2_fu_1307_p2 = (p_i_2_cast_cast_reg_2807 - tmp_43_reg_2977);
assign locy_2_fu_1808_p2 = (p_i_2_cast_cast_reg_2807 - tmp_41_reg_3264);
assign locy_fu_1608_p2 = (p_i_2_cast_cast_reg_2807 - tmp_18_reg_3200);
assign not_i_i_i1_fu_2256_p2 = (tmp_23_fu_2240_p4 != ap_const_lv3_0? 1'b1: 1'b0);
assign not_i_i_i2_fu_2307_p2 = (tmp_24_fu_2291_p4 != ap_const_lv3_0? 1'b1: 1'b0);
assign not_i_i_i_fu_2205_p2 = (tmp_21_fu_2189_p4 != ap_const_lv3_0? 1'b1: 1'b0);
assign or_cond217_i_fu_1099_p2 = (tmp_4_reg_2781 & icmp1_fu_1093_p2);
assign or_cond3_1_fu_1184_p2 = (tmp_39_1_fu_1179_p2 & rev1_fu_1173_p2);
assign or_cond3_2_fu_1227_p2 = (tmp_39_2_fu_1222_p2 & rev2_fu_1216_p2);
assign or_cond3_fu_1141_p2 = (tmp_13_fu_1136_p2 & rev_fu_1130_p2);
assign or_cond_2_fu_1035_p2 = (icmp_fu_1024_p2 & tmp_34_2_fu_1030_p2);
assign overflow_1_fu_2333_p2 = (not_i_i_i1_reg_3403 & tmp_i_i1_reg_3397);
assign overflow_2_fu_2353_p2 = (not_i_i_i2_reg_3424 & tmp_i_i2_reg_3418);
assign overflow_fu_2313_p2 = (not_i_i_i_reg_3382 & tmp_i_i_reg_3376);
assign p_Val2_10_fu_2345_p1 = $signed(tmp_i_i1_reg_3397);
assign p_Val2_11_fu_2365_p1 = $signed(tmp_i_i2_reg_3418);
assign p_Val2_1_fu_2171_p2 = (p_Val2_2_0_2_fu_2163_p2 + OP1_V_0_2_2_cast_fu_2168_p1);
assign p_Val2_2_0_0_2_fu_1934_p2 = (OP1_V_0_0_2_cast_fu_1930_p1 - OP1_V_0_0_cast_fu_1926_p1);
assign p_Val2_2_0_1_2_fu_1974_p2 = (p_Val2_2_0_1_fu_1956_p2 + r_V_0_1_2_cast_fu_1970_p1);
assign p_Val2_2_0_1_fu_1956_p0 = $signed(p_Val2_2_0_0_2_fu_1934_p2);
assign p_Val2_2_0_1_fu_1956_p2 = (p_Val2_2_0_1_fu_1956_p0 - p_shl_cast_fu_1952_p1);
assign p_Val2_2_0_2_fu_2163_p2 = (p_Val2_2_0_1_2_reg_3331 - OP1_V_0_2_cast_fu_2160_p1);
assign p_Val2_2_1_0_2_fu_2006_p2 = (OP1_V_1_0_2_cast_fu_2002_p1 - OP1_V_1_0_cast_fu_1998_p1);
assign p_Val2_2_1_1_2_fu_2046_p2 = (p_Val2_2_1_1_fu_2028_p2 + r_V_1_1_2_cast_fu_2042_p1);
assign p_Val2_2_1_1_fu_2028_p0 = $signed(p_Val2_2_1_0_2_fu_2006_p2);
assign p_Val2_2_1_1_fu_2028_p2 = (p_Val2_2_1_1_fu_2028_p0 - p_shl1_cast_fu_2024_p1);
assign p_Val2_2_1_2_fu_2214_p2 = (p_Val2_2_1_1_2_reg_3346 - OP1_V_1_2_cast_fu_2211_p1);
assign p_Val2_2_2_0_2_fu_2078_p2 = (OP1_V_2_0_2_cast_fu_2074_p1 - OP1_V_2_0_cast_fu_2070_p1);
assign p_Val2_2_2_1_2_fu_2118_p2 = (p_Val2_2_2_1_fu_2100_p2 + r_V_2_1_2_cast_fu_2114_p1);
assign p_Val2_2_2_1_fu_2100_p0 = $signed(p_Val2_2_2_0_2_fu_2078_p2);
assign p_Val2_2_2_1_fu_2100_p2 = (p_Val2_2_2_1_fu_2100_p0 - p_shl2_cast_fu_2096_p1);
assign p_Val2_2_2_2_fu_2265_p2 = (p_Val2_2_2_1_2_reg_3361 - OP1_V_2_2_cast_fu_2262_p1);
assign p_Val2_2_fu_2185_p1 = p_Val2_1_fu_2171_p2[7:0];
assign p_Val2_4_fu_2222_p2 = (p_Val2_2_1_2_fu_2214_p2 + OP1_V_1_2_2_cast_fu_2219_p1);
assign p_Val2_5_fu_2236_p1 = p_Val2_4_fu_2222_p2[7:0];
assign p_Val2_7_fu_2287_p1 = p_Val2_s_fu_2273_p2[7:0];
assign p_Val2_9_fu_2325_p1 = $signed(tmp_i_i_reg_3376);
assign p_Val2_s_fu_2273_p2 = (p_Val2_2_2_2_fu_2265_p2 + OP1_V_2_2_2_cast_fu_2270_p1);
assign p_dst_data_stream_0_V_din = ((tmp_i_i_98_fu_2320_p2)? p_Val2_9_fu_2325_p1: p_Val2_2_reg_3371);
assign p_dst_data_stream_1_V_din = ((tmp_i_i1_99_fu_2340_p2)? p_Val2_10_fu_2345_p1: p_Val2_5_reg_3392);
assign p_dst_data_stream_2_V_din = ((tmp_i_i2_101_fu_2360_p2)? p_Val2_11_fu_2365_p1: p_Val2_7_reg_3413);
assign p_i_2_cast_cast_fu_1049_p3 = ((tmp_34_2_fu_1030_p2)? ap_const_lv2_2: tmp_5_reg_2768);
assign p_neg218_i_cast_fu_965_p2 = (tmp_2_fu_961_p1 ^ ap_const_lv2_3);
assign p_shl1_cast_fu_2024_p1 = $unsigned(p_shl1_fu_2016_p3);
assign p_shl1_fu_2016_p3 = {{src_kernel_win_1_val_1_2_fu_190}, {ap_const_lv1_0}};
assign p_shl2_cast_fu_2096_p1 = $unsigned(p_shl2_fu_2088_p3);
assign p_shl2_fu_2088_p3 = {{src_kernel_win_2_val_1_2_fu_226}, {ap_const_lv1_0}};
assign p_shl_cast_fu_1952_p1 = $unsigned(p_shl_fu_1944_p3);
assign p_shl_fu_1944_p3 = {{src_kernel_win_0_val_1_2_fu_154}, {ap_const_lv1_0}};
assign r_V_0_1_2_cast_fu_1970_p1 = $unsigned(r_V_0_1_2_fu_1962_p3);
assign r_V_0_1_2_fu_1962_p3 = {{src_kernel_win_0_val_1_1_fu_150}, {ap_const_lv1_0}};
assign r_V_1_1_2_cast_fu_2042_p1 = $unsigned(r_V_1_1_2_fu_2034_p3);
assign r_V_1_1_2_fu_2034_p3 = {{src_kernel_win_1_val_1_1_fu_186}, {ap_const_lv1_0}};
assign r_V_2_1_2_cast_fu_2114_p1 = $unsigned(r_V_2_1_2_fu_2106_p3);
assign r_V_2_1_2_fu_2106_p3 = {{src_kernel_win_2_val_1_1_fu_222}, {ap_const_lv1_0}};
assign ref_fu_971_p2 = (rows_cast_fu_931_p1 + ap_const_lv13_1FFF);
assign rev1_fu_1173_p2 = (tmp_29_fu_1165_p3 ^ ap_const_lv1_1);
assign rev2_fu_1216_p2 = (tmp_39_fu_1208_p3 ^ ap_const_lv1_1);
assign rev_fu_1130_p2 = (tmp_16_fu_1122_p3 ^ ap_const_lv1_1);
assign rows_cast_fu_931_p1 = $unsigned(p_src_rows_V_read);
assign sel_tmp10_fu_1751_p3 = ((sel_tmp7_fu_1747_p2)? col_buf_1_val_0_0_fu_354: src_kernel_win_1_val_2_0_reg_3225);
assign sel_tmp11_fu_1758_p2 = (locy_1_1_fu_1740_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp12_fu_1815_p2 = (p_i_2_cast_cast_reg_2807 == tmp_41_reg_3264? 1'b1: 1'b0);
assign sel_tmp13_fu_1819_p3 = ((sel_tmp12_fu_1815_p2)? col_buf_2_val_0_0_fu_358: src_kernel_win_2_val_2_0_reg_3257);
assign sel_tmp14_fu_1826_p2 = (locy_2_fu_1808_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp15_fu_1847_p2 = (p_i_2_cast_cast_reg_2807 == tmp_42_reg_3270? 1'b1: 1'b0);
assign sel_tmp16_fu_1851_p3 = ((sel_tmp15_fu_1847_p2)? col_buf_2_val_0_0_fu_358: src_kernel_win_2_val_2_0_reg_3257);
assign sel_tmp17_fu_1858_p2 = (locy_2_1_fu_1840_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp1_fu_1619_p3 = ((sel_tmp_fu_1615_p2)? col_buf_0_val_0_0_fu_350: src_kernel_win_0_val_2_0_reg_3193);
assign sel_tmp2_fu_1626_p2 = (locy_fu_1608_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp3_fu_1726_p2 = (locy_1_fu_1708_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp4_fu_1647_p2 = (p_i_2_cast_cast_reg_2807 == tmp_19_reg_3206? 1'b1: 1'b0);
assign sel_tmp5_fu_1651_p3 = ((sel_tmp4_fu_1647_p2)? col_buf_0_val_0_0_fu_350: src_kernel_win_0_val_2_0_reg_3193);
assign sel_tmp6_fu_1658_p2 = (locy_0_1_fu_1640_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp7_fu_1747_p2 = (p_i_2_cast_cast_reg_2807 == tmp_32_reg_3238? 1'b1: 1'b0);
assign sel_tmp8_fu_1715_p2 = (p_i_2_cast_cast_reg_2807 == tmp_31_reg_3232? 1'b1: 1'b0);
assign sel_tmp9_fu_1719_p3 = ((sel_tmp8_fu_1715_p2)? col_buf_1_val_0_0_fu_354: src_kernel_win_1_val_2_0_reg_3225);
assign sel_tmp_fu_1615_p2 = (p_i_2_cast_cast_reg_2807 == tmp_18_reg_3200? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_1_3_fu_1632_p3 = ((sel_tmp2_fu_1626_p2)? right_border_buf_0_val_1_0_reg_3185: sel_tmp1_fu_1619_p3);
assign src_kernel_win_0_val_1_1_3_fu_1664_p3 = ((sel_tmp6_fu_1658_p2)? right_border_buf_0_val_1_0_reg_3185: sel_tmp5_fu_1651_p3);
assign src_kernel_win_1_val_0_1_3_fu_1732_p3 = ((sel_tmp3_fu_1726_p2)? right_border_buf_1_val_1_0_reg_3217: sel_tmp9_fu_1719_p3);
assign src_kernel_win_1_val_1_1_3_fu_1764_p3 = ((sel_tmp11_fu_1758_p2)? right_border_buf_1_val_1_0_reg_3217: sel_tmp10_fu_1751_p3);
assign src_kernel_win_2_val_0_1_3_fu_1832_p3 = ((sel_tmp14_fu_1826_p2)? right_border_buf_2_val_1_0_reg_3249: sel_tmp13_fu_1819_p3);
assign src_kernel_win_2_val_1_1_3_fu_1864_p3 = ((sel_tmp17_fu_1858_p2)? right_border_buf_2_val_1_0_reg_3249: sel_tmp16_fu_1851_p3);
assign tmp_10_fu_1083_p4 = {{p_025_0_i_reg_559[ap_const_lv32_B : ap_const_lv32_1]}};
assign tmp_11_fu_1314_p0 = $signed(x_reg_2982);
assign tmp_11_fu_1314_p1 = $unsigned(tmp_11_fu_1314_p0);
assign tmp_12_cast_fu_1068_p1 = $unsigned(p_025_0_i_reg_559);
assign tmp_12_fu_1114_p1 = ImagLoc_x_fu_1104_p2[1:0];
assign tmp_13_fu_1136_p0 = ImagLoc_x_cast_fu_1110_p1;
assign tmp_13_fu_1136_p2 = ($signed(tmp_13_fu_1136_p0) < $signed(cols_cast1_reg_2723)? 1'b1: 1'b0);
assign tmp_14_fu_1155_p2 = ($signed(ImagLoc_x_fu_1104_p2) < $signed(tmp_1_reg_2740)? 1'b1: 1'b0);
assign tmp_15_fu_1287_p1 = grp_borderInterpolate_fu_769_ap_return[1:0];
assign tmp_16_fu_1122_p3 = ImagLoc_x_fu_1104_p2[ap_const_lv32_C];
assign tmp_18_fu_1412_p1 = grp_borderInterpolate_fu_793_ap_return[1:0];
assign tmp_19_fu_1416_p1 = grp_borderInterpolate_fu_801_ap_return[1:0];
assign tmp_1_fu_955_p2 = (cols_cast_fu_939_p1 + ap_const_lv13_1FFD);
assign tmp_20_fu_1275_p1 = grp_borderInterpolate_fu_745_ap_return[1:0];
assign tmp_21_fu_2189_p4 = {{p_Val2_1_fu_2171_p2[ap_const_lv32_A : ap_const_lv32_8]}};
assign tmp_23_fu_2240_p4 = {{p_Val2_4_fu_2222_p2[ap_const_lv32_A : ap_const_lv32_8]}};
assign tmp_24_fu_2291_p4 = {{p_Val2_s_fu_2273_p2[ap_const_lv32_A : ap_const_lv32_8]}};
assign tmp_28_fu_1295_p1 = grp_borderInterpolate_fu_777_ap_return[1:0];
assign tmp_29_fu_1165_p3 = ImagLoc_x_fu_1104_p2[ap_const_lv32_C];
assign tmp_2_cast_fu_981_p1 = $unsigned(p_012_0_i_reg_548);
assign tmp_2_fu_961_p1 = p_src_cols_V_read[1:0];
assign tmp_31_fu_1470_p1 = grp_borderInterpolate_fu_809_ap_return[1:0];
assign tmp_32_1_fu_1328_p0 = $signed(x_1_reg_2996);
assign tmp_32_1_fu_1328_p1 = $unsigned(tmp_32_1_fu_1328_p0);
assign tmp_32_2_fu_1342_p0 = $signed(x_2_reg_3010);
assign tmp_32_2_fu_1342_p1 = $unsigned(tmp_32_2_fu_1342_p0);
assign tmp_32_fu_1474_p1 = grp_borderInterpolate_fu_817_ap_return[1:0];
assign tmp_33_fu_1279_p1 = grp_borderInterpolate_fu_753_ap_return[1:0];
assign tmp_34_2_fu_1030_p2 = ($signed(ImagLoc_y_fu_1002_p2) < $signed(ref_reg_2763)? 1'b1: 1'b0);
assign tmp_38_fu_1303_p1 = grp_borderInterpolate_fu_785_ap_return[1:0];
assign tmp_39_1_fu_1179_p0 = ImagLoc_x_cast_fu_1110_p1;
assign tmp_39_1_fu_1179_p2 = ($signed(tmp_39_1_fu_1179_p0) < $signed(cols_cast1_reg_2723)? 1'b1: 1'b0);
assign tmp_39_2_fu_1222_p0 = ImagLoc_x_cast_fu_1110_p1;
assign tmp_39_2_fu_1222_p2 = ($signed(tmp_39_2_fu_1222_p0) < $signed(cols_cast1_reg_2723)? 1'b1: 1'b0);
assign tmp_39_fu_1208_p3 = ImagLoc_x_fu_1104_p2[ap_const_lv32_C];
assign tmp_3_fu_985_p2 = (tmp_2_cast_fu_981_p1 < heightloop_reg_2730? 1'b1: 1'b0);
assign tmp_41_fu_1528_p1 = grp_borderInterpolate_fu_825_ap_return[1:0];
assign tmp_42_0_pr1_phi_fu_575_p8 = ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1;
assign tmp_42_0_pr_phi_fu_634_p8 = ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it2;
assign tmp_42_1_fu_1198_p2 = ($signed(ImagLoc_x_fu_1104_p2) < $signed(tmp_1_reg_2740)? 1'b1: 1'b0);
assign tmp_42_1_pr1_phi_fu_595_p8 = ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it1;
assign tmp_42_1_pr_phi_fu_650_p8 = ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it2;
assign tmp_42_2_fu_1241_p2 = ($signed(ImagLoc_x_fu_1104_p2) < $signed(tmp_1_reg_2740)? 1'b1: 1'b0);
assign tmp_42_2_pr1_phi_fu_615_p8 = ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it1;
assign tmp_42_2_pr_phi_fu_666_p8 = ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it2;
assign tmp_42_fu_1532_p1 = grp_borderInterpolate_fu_833_ap_return[1:0];
assign tmp_43_fu_1283_p1 = grp_borderInterpolate_fu_761_ap_return[1:0];
assign tmp_4_fu_996_p2 = (p_012_0_i_reg_548 > ap_const_lv12_4? 1'b1: 1'b0);
assign tmp_5_fu_977_p1 = ref_fu_971_p2[1:0];
assign tmp_6_fu_1008_p2 = ($signed(ImagLoc_y_fu_1002_p2) < $signed(13'b1111111111111)? 1'b1: 1'b0);
assign tmp_7_fu_1072_p2 = (tmp_12_cast_fu_1068_p1 < widthloop_reg_2735? 1'b1: 1'b0);
assign tmp_8_fu_1014_p4 = {{ImagLoc_y_fu_1002_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tmp_i_i1_99_fu_2340_p2 = (isneg_1_reg_3387 | overflow_1_fu_2333_p2);
assign tmp_i_i1_fu_2250_p2 = (isneg_1_fu_2228_p3 ^ ap_const_lv1_1);
assign tmp_i_i2_101_fu_2360_p2 = (isneg_2_reg_3408 | overflow_2_fu_2353_p2);
assign tmp_i_i2_fu_2301_p2 = (isneg_2_fu_2279_p3 ^ ap_const_lv1_1);
assign tmp_i_i_98_fu_2320_p2 = (isneg_reg_3366 | overflow_fu_2313_p2);
assign tmp_i_i_fu_2199_p2 = (isneg_fu_2177_p3 ^ ap_const_lv1_1);
assign widthloop_fu_949_p2 = (cols_cast_fu_939_p1 + ap_const_lv13_2);
assign y_1_2_1_fu_1062_p2 = (tmp_2_cast_fu_981_p1 + ap_const_lv13_1FFA);
assign y_1_2_fu_1056_p2 = (tmp_2_cast_fu_981_p1 + ap_const_lv13_1FFB);
always @ (posedge ap_clk)
begin
    cols_cast1_reg_2723[13:12] <= 2'b00;
end



endmodule //Filter2D_32_32_int_int_1080_1920_3_3_s

