$date
	Wed Apr 16 19:50:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Data_Memory_tb $end
$var wire 32 ! DataR [31:0] $end
$var reg 32 " DataW [31:0] $end
$var reg 1 # MemRW $end
$var reg 32 $ addr [31:0] $end
$var reg 1 % clk $end
$var reg 1 & rst_n $end
$scope module uut $end
$var wire 32 ' DataW [31:0] $end
$var wire 1 # MemRW $end
$var wire 32 ( addr [31:0] $end
$var wire 1 % clk $end
$var wire 1 & rst_n $end
$var reg 32 ) DataR [31:0] $end
$var integer 32 * k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000 *
b0 )
b0 (
b0 '
0&
0%
b0 $
0#
b0 "
b0 !
$end
#5
b1000000 *
1%
#10
0%
1&
#15
1%
#20
0%
b1100100 "
b1100100 '
b10001 $
b10001 (
#25
1%
#30
b1100100 !
b1100100 )
0%
1#
#35
b111000 !
b111000 )
1%
#40
b0 !
b0 )
0%
b11001000 "
b11001000 '
b1111 $
b1111 (
0#
#45
1%
#50
b11001000 !
b11001000 )
0%
1#
#55
b1000001 !
b1000001 )
1%
#60
b0 !
b0 )
0%
b100101100 "
b100101100 '
b1010 $
b1010 (
0#
#65
1%
#70
b100101100 !
b100101100 )
0%
1#
#75
1%
#80
b0 !
b0 )
b1000000 *
0%
0&
#85
b1000000 *
1%
#90
0%
1&
#95
1%
#100
0%
#105
1%
#110
0%
b1000101011 "
b1000101011 '
b101 $
b101 (
0#
#115
1%
#120
b1000101011 !
b1000101011 )
0%
1#
#125
1%
#130
b0 !
b0 )
0%
b1101111000 "
b1101111000 '
b1000 $
b1000 (
0#
#135
1%
#140
b1101111000 !
b1101111000 )
0%
1#
#145
1%
#150
0%
