{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 15723, "design__instance__area": 149536, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 208, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 9, "power__internal__total": 0.015932900831103325, "power__switching__total": 0.00783309806138277, "power__leakage__total": 1.595268628307167e-07, "power__total": 0.023766160011291504, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.09988943288585053, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.09988943288585053, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.309263845508465, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.267930352154982, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 204, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 208, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 9, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.16436363846296723, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.16436363846296723, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.11401613309531632, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.342456961370566, "timing__hold__tns__corner:nom_ss_100C_1v60": -2.229616110402357, "timing__setup__tns__corner:nom_ss_100C_1v60": -61.218758017892135, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.11401613309531632, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.342456961370566, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 26, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 51, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 208, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.06580763897855482, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.06580763897855482, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10356693573662579, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.117707180667375, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 231, "design__max_fanout_violation__count": 208, "design__max_cap_violation__count": 16, "clock__skew__worst_hold": 0.17711299594912913, "clock__skew__worst_setup": 0.06023542946036831, "timing__hold__ws": -0.170248264749119, "timing__setup__ws": -2.730100667255159, "timing__hold__tns": -3.5603161426765415, "timing__setup__tns": -75.39831372660913, "timing__hold__wns": -0.170248264749119, "timing__setup__wns": -2.730100667255159, "timing__hold_vio__count": 73, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 154, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 468.095 478.815", "design__core__bbox": "5.52 10.88 462.3 467.84", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 78, "design__die__area": 224131, "design__core__area": 208730, "design__instance__count__stdcell": 15723, "design__instance__area__stdcell": 149536, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.716408, "design__instance__utilization__stdcell": 0.716408, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 11517823, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 361699, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2269, "antenna__violating__nets": 24, "antenna__violating__pins": 39, "route__antenna_violation__count": 24, "route__net": 12600, "route__net__special": 2, "route__drc_errors__iter:1": 9942, "route__wirelength__iter:1": 436891, "route__drc_errors__iter:2": 3344, "route__wirelength__iter:2": 432358, "route__drc_errors__iter:3": 3044, "route__wirelength__iter:3": 431044, "route__drc_errors__iter:4": 449, "route__wirelength__iter:4": 430248, "route__drc_errors__iter:5": 45, "route__wirelength__iter:5": 430260, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 430236, "route__drc_errors": 0, "route__wirelength": 430236, "route__vias": 88872, "route__vias__singlecut": 88872, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1158.57, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 200, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 200, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 200, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 208, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.09107159728568226, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.09107159728568226, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3048180683029208, "timing__setup__ws__corner:min_tt_025C_1v80": 2.555867589913357, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 200, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 165, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 208, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.1492666033025361, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.1492666033025361, "timing__hold__ws__corner:min_ss_100C_1v60": -0.04032929659930906, "timing__setup__ws__corner:min_ss_100C_1v60": -1.9266073726138393, "timing__hold__tns__corner:min_ss_100C_1v60": -0.4526754654804451, "timing__setup__tns__corner:min_ss_100C_1v60": -46.62701290378951, "timing__hold__wns__corner:min_ss_100C_1v60": -0.04032929659930906, "timing__setup__wns__corner:min_ss_100C_1v60": -1.9266073726138393, "timing__hold_vio__count__corner:min_ss_100C_1v60": 21, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 51, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 200, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 208, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.06023542946036831, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.06023542946036831, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10055734307635482, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.3072364671858585, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 200, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 23, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 208, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 15, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.10721090985110909, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.10721090985110909, "timing__hold__ws__corner:max_tt_025C_1v80": 0.314361989781729, "timing__setup__ws__corner:max_tt_025C_1v80": 2.01250577454767, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 200, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 231, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 208, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 16, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.17711299594912913, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.17711299594912913, "timing__hold__ws__corner:max_ss_100C_1v60": -0.170248264749119, "timing__setup__ws__corner:max_ss_100C_1v60": -2.730100667255159, "timing__hold__tns__corner:max_ss_100C_1v60": -3.5603161426765415, "timing__setup__tns__corner:max_ss_100C_1v60": -75.39831372660913, "timing__hold__wns__corner:max_ss_100C_1v60": -0.170248264749119, "timing__setup__wns__corner:max_ss_100C_1v60": -2.730100667255159, "timing__hold_vio__count__corner:max_ss_100C_1v60": 26, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 52, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 200, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 208, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 15, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.07003031686099086, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.07003031686099086, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1070746854821349, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.932875469943542, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 200, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 200, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79836, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79968, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00164334, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00162325, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000306277, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00162325, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00032, "ir__drop__worst": 0.00164, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}