// D flip‐flop with synchronous reset
module d_ff (
    input  clk,
    input  rst,   // active-high reset
    input  d,
    output reg q
);
    always @(posedge clk) begin
        if(rst)
            q <= 1'b0;
        else
            q <= d;
    end
endmodule
