
BFMC_Sensor_401.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004964  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  08004b04  08004b04  00005b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d1c  08004d1c  00006010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004d1c  08004d1c  00005d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d24  08004d24  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d24  08004d24  00005d24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004d28  08004d28  00005d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004d2c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004998  20000010  08004d3c  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200049a8  08004d3c  000069a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d460  00000000  00000000  00006040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002575  00000000  00000000  000134a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c80  00000000  00000000  00015a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000963  00000000  00000000  00016698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002b14  00000000  00000000  00016ffb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e0c4  00000000  00000000  00019b0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c96f  00000000  00000000  00027bd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b4542  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031f4  00000000  00000000  000b4588  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000b777c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004aec 	.word	0x08004aec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	08004aec 	.word	0x08004aec

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b988 	b.w	8000508 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	468e      	mov	lr, r1
 8000218:	4604      	mov	r4, r0
 800021a:	4688      	mov	r8, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d962      	bls.n	80002ec <__udivmoddi4+0xdc>
 8000226:	fab2 f682 	clz	r6, r2
 800022a:	b14e      	cbz	r6, 8000240 <__udivmoddi4+0x30>
 800022c:	f1c6 0320 	rsb	r3, r6, #32
 8000230:	fa01 f806 	lsl.w	r8, r1, r6
 8000234:	fa20 f303 	lsr.w	r3, r0, r3
 8000238:	40b7      	lsls	r7, r6
 800023a:	ea43 0808 	orr.w	r8, r3, r8
 800023e:	40b4      	lsls	r4, r6
 8000240:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000244:	fa1f fc87 	uxth.w	ip, r7
 8000248:	fbb8 f1fe 	udiv	r1, r8, lr
 800024c:	0c23      	lsrs	r3, r4, #16
 800024e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000252:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000256:	fb01 f20c 	mul.w	r2, r1, ip
 800025a:	429a      	cmp	r2, r3
 800025c:	d909      	bls.n	8000272 <__udivmoddi4+0x62>
 800025e:	18fb      	adds	r3, r7, r3
 8000260:	f101 30ff 	add.w	r0, r1, #4294967295
 8000264:	f080 80ea 	bcs.w	800043c <__udivmoddi4+0x22c>
 8000268:	429a      	cmp	r2, r3
 800026a:	f240 80e7 	bls.w	800043c <__udivmoddi4+0x22c>
 800026e:	3902      	subs	r1, #2
 8000270:	443b      	add	r3, r7
 8000272:	1a9a      	subs	r2, r3, r2
 8000274:	b2a3      	uxth	r3, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000282:	fb00 fc0c 	mul.w	ip, r0, ip
 8000286:	459c      	cmp	ip, r3
 8000288:	d909      	bls.n	800029e <__udivmoddi4+0x8e>
 800028a:	18fb      	adds	r3, r7, r3
 800028c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000290:	f080 80d6 	bcs.w	8000440 <__udivmoddi4+0x230>
 8000294:	459c      	cmp	ip, r3
 8000296:	f240 80d3 	bls.w	8000440 <__udivmoddi4+0x230>
 800029a:	443b      	add	r3, r7
 800029c:	3802      	subs	r0, #2
 800029e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a2:	eba3 030c 	sub.w	r3, r3, ip
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11d      	cbz	r5, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40f3      	lsrs	r3, r6
 80002ac:	2200      	movs	r2, #0
 80002ae:	e9c5 3200 	strd	r3, r2, [r5]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d905      	bls.n	80002c6 <__udivmoddi4+0xb6>
 80002ba:	b10d      	cbz	r5, 80002c0 <__udivmoddi4+0xb0>
 80002bc:	e9c5 0100 	strd	r0, r1, [r5]
 80002c0:	2100      	movs	r1, #0
 80002c2:	4608      	mov	r0, r1
 80002c4:	e7f5      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002c6:	fab3 f183 	clz	r1, r3
 80002ca:	2900      	cmp	r1, #0
 80002cc:	d146      	bne.n	800035c <__udivmoddi4+0x14c>
 80002ce:	4573      	cmp	r3, lr
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xc8>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 8105 	bhi.w	80004e2 <__udivmoddi4+0x2d2>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb6e 0203 	sbc.w	r2, lr, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4690      	mov	r8, r2
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	d0e5      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002e6:	e9c5 4800 	strd	r4, r8, [r5]
 80002ea:	e7e2      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f000 8090 	beq.w	8000412 <__udivmoddi4+0x202>
 80002f2:	fab2 f682 	clz	r6, r2
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	f040 80a4 	bne.w	8000444 <__udivmoddi4+0x234>
 80002fc:	1a8a      	subs	r2, r1, r2
 80002fe:	0c03      	lsrs	r3, r0, #16
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	b280      	uxth	r0, r0
 8000306:	b2bc      	uxth	r4, r7
 8000308:	2101      	movs	r1, #1
 800030a:	fbb2 fcfe 	udiv	ip, r2, lr
 800030e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000316:	fb04 f20c 	mul.w	r2, r4, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d907      	bls.n	800032e <__udivmoddi4+0x11e>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000324:	d202      	bcs.n	800032c <__udivmoddi4+0x11c>
 8000326:	429a      	cmp	r2, r3
 8000328:	f200 80e0 	bhi.w	80004ec <__udivmoddi4+0x2dc>
 800032c:	46c4      	mov	ip, r8
 800032e:	1a9b      	subs	r3, r3, r2
 8000330:	fbb3 f2fe 	udiv	r2, r3, lr
 8000334:	fb0e 3312 	mls	r3, lr, r2, r3
 8000338:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800033c:	fb02 f404 	mul.w	r4, r2, r4
 8000340:	429c      	cmp	r4, r3
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x144>
 8000344:	18fb      	adds	r3, r7, r3
 8000346:	f102 30ff 	add.w	r0, r2, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x142>
 800034c:	429c      	cmp	r4, r3
 800034e:	f200 80ca 	bhi.w	80004e6 <__udivmoddi4+0x2d6>
 8000352:	4602      	mov	r2, r0
 8000354:	1b1b      	subs	r3, r3, r4
 8000356:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0x98>
 800035c:	f1c1 0620 	rsb	r6, r1, #32
 8000360:	408b      	lsls	r3, r1
 8000362:	fa22 f706 	lsr.w	r7, r2, r6
 8000366:	431f      	orrs	r7, r3
 8000368:	fa0e f401 	lsl.w	r4, lr, r1
 800036c:	fa20 f306 	lsr.w	r3, r0, r6
 8000370:	fa2e fe06 	lsr.w	lr, lr, r6
 8000374:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000378:	4323      	orrs	r3, r4
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	fa1f fc87 	uxth.w	ip, r7
 8000382:	fbbe f0f9 	udiv	r0, lr, r9
 8000386:	0c1c      	lsrs	r4, r3, #16
 8000388:	fb09 ee10 	mls	lr, r9, r0, lr
 800038c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000390:	fb00 fe0c 	mul.w	lr, r0, ip
 8000394:	45a6      	cmp	lr, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	d909      	bls.n	80003b0 <__udivmoddi4+0x1a0>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 3aff 	add.w	sl, r0, #4294967295
 80003a2:	f080 809c 	bcs.w	80004de <__udivmoddi4+0x2ce>
 80003a6:	45a6      	cmp	lr, r4
 80003a8:	f240 8099 	bls.w	80004de <__udivmoddi4+0x2ce>
 80003ac:	3802      	subs	r0, #2
 80003ae:	443c      	add	r4, r7
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	fa1f fe83 	uxth.w	lr, r3
 80003b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003bc:	fb09 4413 	mls	r4, r9, r3, r4
 80003c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c8:	45a4      	cmp	ip, r4
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1ce>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80003d2:	f080 8082 	bcs.w	80004da <__udivmoddi4+0x2ca>
 80003d6:	45a4      	cmp	ip, r4
 80003d8:	d97f      	bls.n	80004da <__udivmoddi4+0x2ca>
 80003da:	3b02      	subs	r3, #2
 80003dc:	443c      	add	r4, r7
 80003de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003ea:	4564      	cmp	r4, ip
 80003ec:	4673      	mov	r3, lr
 80003ee:	46e1      	mov	r9, ip
 80003f0:	d362      	bcc.n	80004b8 <__udivmoddi4+0x2a8>
 80003f2:	d05f      	beq.n	80004b4 <__udivmoddi4+0x2a4>
 80003f4:	b15d      	cbz	r5, 800040e <__udivmoddi4+0x1fe>
 80003f6:	ebb8 0203 	subs.w	r2, r8, r3
 80003fa:	eb64 0409 	sbc.w	r4, r4, r9
 80003fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000402:	fa22 f301 	lsr.w	r3, r2, r1
 8000406:	431e      	orrs	r6, r3
 8000408:	40cc      	lsrs	r4, r1
 800040a:	e9c5 6400 	strd	r6, r4, [r5]
 800040e:	2100      	movs	r1, #0
 8000410:	e74f      	b.n	80002b2 <__udivmoddi4+0xa2>
 8000412:	fbb1 fcf2 	udiv	ip, r1, r2
 8000416:	0c01      	lsrs	r1, r0, #16
 8000418:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800041c:	b280      	uxth	r0, r0
 800041e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000422:	463b      	mov	r3, r7
 8000424:	4638      	mov	r0, r7
 8000426:	463c      	mov	r4, r7
 8000428:	46b8      	mov	r8, r7
 800042a:	46be      	mov	lr, r7
 800042c:	2620      	movs	r6, #32
 800042e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000432:	eba2 0208 	sub.w	r2, r2, r8
 8000436:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800043a:	e766      	b.n	800030a <__udivmoddi4+0xfa>
 800043c:	4601      	mov	r1, r0
 800043e:	e718      	b.n	8000272 <__udivmoddi4+0x62>
 8000440:	4610      	mov	r0, r2
 8000442:	e72c      	b.n	800029e <__udivmoddi4+0x8e>
 8000444:	f1c6 0220 	rsb	r2, r6, #32
 8000448:	fa2e f302 	lsr.w	r3, lr, r2
 800044c:	40b7      	lsls	r7, r6
 800044e:	40b1      	lsls	r1, r6
 8000450:	fa20 f202 	lsr.w	r2, r0, r2
 8000454:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000458:	430a      	orrs	r2, r1
 800045a:	fbb3 f8fe 	udiv	r8, r3, lr
 800045e:	b2bc      	uxth	r4, r7
 8000460:	fb0e 3318 	mls	r3, lr, r8, r3
 8000464:	0c11      	lsrs	r1, r2, #16
 8000466:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046a:	fb08 f904 	mul.w	r9, r8, r4
 800046e:	40b0      	lsls	r0, r6
 8000470:	4589      	cmp	r9, r1
 8000472:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000476:	b280      	uxth	r0, r0
 8000478:	d93e      	bls.n	80004f8 <__udivmoddi4+0x2e8>
 800047a:	1879      	adds	r1, r7, r1
 800047c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000480:	d201      	bcs.n	8000486 <__udivmoddi4+0x276>
 8000482:	4589      	cmp	r9, r1
 8000484:	d81f      	bhi.n	80004c6 <__udivmoddi4+0x2b6>
 8000486:	eba1 0109 	sub.w	r1, r1, r9
 800048a:	fbb1 f9fe 	udiv	r9, r1, lr
 800048e:	fb09 f804 	mul.w	r8, r9, r4
 8000492:	fb0e 1119 	mls	r1, lr, r9, r1
 8000496:	b292      	uxth	r2, r2
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	4542      	cmp	r2, r8
 800049e:	d229      	bcs.n	80004f4 <__udivmoddi4+0x2e4>
 80004a0:	18ba      	adds	r2, r7, r2
 80004a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004a6:	d2c4      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d2c2      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004ac:	f1a9 0102 	sub.w	r1, r9, #2
 80004b0:	443a      	add	r2, r7
 80004b2:	e7be      	b.n	8000432 <__udivmoddi4+0x222>
 80004b4:	45f0      	cmp	r8, lr
 80004b6:	d29d      	bcs.n	80003f4 <__udivmoddi4+0x1e4>
 80004b8:	ebbe 0302 	subs.w	r3, lr, r2
 80004bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004c0:	3801      	subs	r0, #1
 80004c2:	46e1      	mov	r9, ip
 80004c4:	e796      	b.n	80003f4 <__udivmoddi4+0x1e4>
 80004c6:	eba7 0909 	sub.w	r9, r7, r9
 80004ca:	4449      	add	r1, r9
 80004cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d4:	fb09 f804 	mul.w	r8, r9, r4
 80004d8:	e7db      	b.n	8000492 <__udivmoddi4+0x282>
 80004da:	4673      	mov	r3, lr
 80004dc:	e77f      	b.n	80003de <__udivmoddi4+0x1ce>
 80004de:	4650      	mov	r0, sl
 80004e0:	e766      	b.n	80003b0 <__udivmoddi4+0x1a0>
 80004e2:	4608      	mov	r0, r1
 80004e4:	e6fd      	b.n	80002e2 <__udivmoddi4+0xd2>
 80004e6:	443b      	add	r3, r7
 80004e8:	3a02      	subs	r2, #2
 80004ea:	e733      	b.n	8000354 <__udivmoddi4+0x144>
 80004ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f0:	443b      	add	r3, r7
 80004f2:	e71c      	b.n	800032e <__udivmoddi4+0x11e>
 80004f4:	4649      	mov	r1, r9
 80004f6:	e79c      	b.n	8000432 <__udivmoddi4+0x222>
 80004f8:	eba1 0109 	sub.w	r1, r1, r9
 80004fc:	46c4      	mov	ip, r8
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fb09 f804 	mul.w	r8, r9, r4
 8000506:	e7c4      	b.n	8000492 <__udivmoddi4+0x282>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000512:	f000 fa1d 	bl	8000950 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000516:	f000 f8bb 	bl	8000690 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  CHI_UART_init();
 800051a:	f004 f973 	bl	8004804 <CHI_UART_init>
  I2C1_Master_Init();
 800051e:	f003 ffbf 	bl	80044a0 <I2C1_Master_Init>

  CHI_UART_print_log("BNO055 scan...\r\n");
 8000522:	483c      	ldr	r0, [pc, #240]	@ (8000614 <main+0x108>)
 8000524:	f004 fa42 	bl	80049ac <CHI_UART_print_log>
  uint8_t id = BNO055_ReadReg(BNO055_CHIP_ID);
 8000528:	2000      	movs	r0, #0
 800052a:	f003 ff76 	bl	800441a <BNO055_ReadReg>
 800052e:	4603      	mov	r3, r0
 8000530:	71fb      	strb	r3, [r7, #7]
  CHI_UART_print_log("CHIP_ID=");
 8000532:	4839      	ldr	r0, [pc, #228]	@ (8000618 <main+0x10c>)
 8000534:	f004 fa3a 	bl	80049ac <CHI_UART_print_log>
  CHI_UART_send_number(id);
 8000538:	79fb      	ldrb	r3, [r7, #7]
 800053a:	4618      	mov	r0, r3
 800053c:	f004 f9ea 	bl	8004914 <CHI_UART_send_number>
  CHI_UART_print_log("\r\n");
 8000540:	4836      	ldr	r0, [pc, #216]	@ (800061c <main+0x110>)
 8000542:	f004 fa33 	bl	80049ac <CHI_UART_print_log>
  if (id != BNO055_CHIP_ID_VAL) {
 8000546:	79fb      	ldrb	r3, [r7, #7]
 8000548:	2ba0      	cmp	r3, #160	@ 0xa0
 800054a:	d004      	beq.n	8000556 <main+0x4a>
  	CHI_UART_print_log("BNO055 not found (addr/PS/pull-up?)\r\n");
 800054c:	4834      	ldr	r0, [pc, #208]	@ (8000620 <main+0x114>)
 800054e:	f004 fa2d 	bl	80049ac <CHI_UART_print_log>
      while(1);
 8000552:	bf00      	nop
 8000554:	e7fd      	b.n	8000552 <main+0x46>
  }

  CHI_UART_print_log("BNO055 init...\r\n");
 8000556:	4833      	ldr	r0, [pc, #204]	@ (8000624 <main+0x118>)
 8000558:	f004 fa28 	bl	80049ac <CHI_UART_print_log>
  BNO055_Init();
 800055c:	f003 ff3c 	bl	80043d8 <BNO055_Init>

  HAL_Delay(50);
 8000560:	2032      	movs	r0, #50	@ 0x32
 8000562:	f000 fa67 	bl	8000a34 <HAL_Delay>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000566:	f000 ffc7 	bl	80014f8 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of imu */
  imuHandle = osMessageQueueNew (16, sizeof(IMU_Data_t), &imu_attributes);
 800056a:	4a2f      	ldr	r2, [pc, #188]	@ (8000628 <main+0x11c>)
 800056c:	210c      	movs	r1, #12
 800056e:	2010      	movs	r0, #16
 8000570:	f001 f8b9 	bl	80016e6 <osMessageQueueNew>
 8000574:	4603      	mov	r3, r0
 8000576:	4a2d      	ldr	r2, [pc, #180]	@ (800062c <main+0x120>)
 8000578:	6013      	str	r3, [r2, #0]

  /* creation of as6500 */
  as6500Handle = osMessageQueueNew (16, sizeof(uint8_t), &as6500_attributes);
 800057a:	4a2d      	ldr	r2, [pc, #180]	@ (8000630 <main+0x124>)
 800057c:	2101      	movs	r1, #1
 800057e:	2010      	movs	r0, #16
 8000580:	f001 f8b1 	bl	80016e6 <osMessageQueueNew>
 8000584:	4603      	mov	r3, r0
 8000586:	4a2b      	ldr	r2, [pc, #172]	@ (8000634 <main+0x128>)
 8000588:	6013      	str	r3, [r2, #0]

  /* creation of command */
  commandHandle = osMessageQueueNew (16, sizeof(uint8_t), &command_attributes);
 800058a:	4a2b      	ldr	r2, [pc, #172]	@ (8000638 <main+0x12c>)
 800058c:	2101      	movs	r1, #1
 800058e:	2010      	movs	r0, #16
 8000590:	f001 f8a9 	bl	80016e6 <osMessageQueueNew>
 8000594:	4603      	mov	r3, r0
 8000596:	4a29      	ldr	r2, [pc, #164]	@ (800063c <main+0x130>)
 8000598:	6013      	str	r3, [r2, #0]

  /* creation of response */
  responseHandle = osMessageQueueNew (16, sizeof(uint8_t), &response_attributes);
 800059a:	4a29      	ldr	r2, [pc, #164]	@ (8000640 <main+0x134>)
 800059c:	2101      	movs	r1, #1
 800059e:	2010      	movs	r0, #16
 80005a0:	f001 f8a1 	bl	80016e6 <osMessageQueueNew>
 80005a4:	4603      	mov	r3, r0
 80005a6:	4a27      	ldr	r2, [pc, #156]	@ (8000644 <main+0x138>)
 80005a8:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of IMU */
  IMUHandle = osThreadNew(imu_func, NULL, &IMU_attributes);
 80005aa:	4a27      	ldr	r2, [pc, #156]	@ (8000648 <main+0x13c>)
 80005ac:	2100      	movs	r1, #0
 80005ae:	4827      	ldr	r0, [pc, #156]	@ (800064c <main+0x140>)
 80005b0:	f000 ffec 	bl	800158c <osThreadNew>
 80005b4:	4603      	mov	r3, r0
 80005b6:	4a26      	ldr	r2, [pc, #152]	@ (8000650 <main+0x144>)
 80005b8:	6013      	str	r3, [r2, #0]

  /* creation of UART_TX */
  UART_TXHandle = osThreadNew(uart_tx_func, NULL, &UART_TX_attributes);
 80005ba:	4a26      	ldr	r2, [pc, #152]	@ (8000654 <main+0x148>)
 80005bc:	2100      	movs	r1, #0
 80005be:	4826      	ldr	r0, [pc, #152]	@ (8000658 <main+0x14c>)
 80005c0:	f000 ffe4 	bl	800158c <osThreadNew>
 80005c4:	4603      	mov	r3, r0
 80005c6:	4a25      	ldr	r2, [pc, #148]	@ (800065c <main+0x150>)
 80005c8:	6013      	str	r3, [r2, #0]

  /* creation of QUICKRUN */
  QUICKRUNHandle = osThreadNew(quickrun_func, NULL, &QUICKRUN_attributes);
 80005ca:	4a25      	ldr	r2, [pc, #148]	@ (8000660 <main+0x154>)
 80005cc:	2100      	movs	r1, #0
 80005ce:	4825      	ldr	r0, [pc, #148]	@ (8000664 <main+0x158>)
 80005d0:	f000 ffdc 	bl	800158c <osThreadNew>
 80005d4:	4603      	mov	r3, r0
 80005d6:	4a24      	ldr	r2, [pc, #144]	@ (8000668 <main+0x15c>)
 80005d8:	6013      	str	r3, [r2, #0]

  /* creation of Servo */
  ServoHandle = osThreadNew(servo_func, NULL, &Servo_attributes);
 80005da:	4a24      	ldr	r2, [pc, #144]	@ (800066c <main+0x160>)
 80005dc:	2100      	movs	r1, #0
 80005de:	4824      	ldr	r0, [pc, #144]	@ (8000670 <main+0x164>)
 80005e0:	f000 ffd4 	bl	800158c <osThreadNew>
 80005e4:	4603      	mov	r3, r0
 80005e6:	4a23      	ldr	r2, [pc, #140]	@ (8000674 <main+0x168>)
 80005e8:	6013      	str	r3, [r2, #0]

  /* creation of UART_RX */
  UART_RXHandle = osThreadNew(uart_rx_func, NULL, &UART_RX_attributes);
 80005ea:	4a23      	ldr	r2, [pc, #140]	@ (8000678 <main+0x16c>)
 80005ec:	2100      	movs	r1, #0
 80005ee:	4823      	ldr	r0, [pc, #140]	@ (800067c <main+0x170>)
 80005f0:	f000 ffcc 	bl	800158c <osThreadNew>
 80005f4:	4603      	mov	r3, r0
 80005f6:	4a22      	ldr	r2, [pc, #136]	@ (8000680 <main+0x174>)
 80005f8:	6013      	str	r3, [r2, #0]

  /* creation of Fushion */
  FushionHandle = osThreadNew(fushion_func, NULL, &Fushion_attributes);
 80005fa:	4a22      	ldr	r2, [pc, #136]	@ (8000684 <main+0x178>)
 80005fc:	2100      	movs	r1, #0
 80005fe:	4822      	ldr	r0, [pc, #136]	@ (8000688 <main+0x17c>)
 8000600:	f000 ffc4 	bl	800158c <osThreadNew>
 8000604:	4603      	mov	r3, r0
 8000606:	4a21      	ldr	r2, [pc, #132]	@ (800068c <main+0x180>)
 8000608:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800060a:	f000 ff99 	bl	8001540 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800060e:	bf00      	nop
 8000610:	e7fd      	b.n	800060e <main+0x102>
 8000612:	bf00      	nop
 8000614:	08004b54 	.word	0x08004b54
 8000618:	08004b68 	.word	0x08004b68
 800061c:	08004b74 	.word	0x08004b74
 8000620:	08004b78 	.word	0x08004b78
 8000624:	08004ba0 	.word	0x08004ba0
 8000628:	08004cac 	.word	0x08004cac
 800062c:	20000044 	.word	0x20000044
 8000630:	08004cc4 	.word	0x08004cc4
 8000634:	20000048 	.word	0x20000048
 8000638:	08004cdc 	.word	0x08004cdc
 800063c:	2000004c 	.word	0x2000004c
 8000640:	08004cf4 	.word	0x08004cf4
 8000644:	20000050 	.word	0x20000050
 8000648:	08004bd4 	.word	0x08004bd4
 800064c:	08000751 	.word	0x08000751
 8000650:	2000002c 	.word	0x2000002c
 8000654:	08004bf8 	.word	0x08004bf8
 8000658:	080007a1 	.word	0x080007a1
 800065c:	20000030 	.word	0x20000030
 8000660:	08004c1c 	.word	0x08004c1c
 8000664:	080007e5 	.word	0x080007e5
 8000668:	20000034 	.word	0x20000034
 800066c:	08004c40 	.word	0x08004c40
 8000670:	080007f5 	.word	0x080007f5
 8000674:	20000038 	.word	0x20000038
 8000678:	08004c64 	.word	0x08004c64
 800067c:	08000805 	.word	0x08000805
 8000680:	2000003c 	.word	0x2000003c
 8000684:	08004c88 	.word	0x08004c88
 8000688:	08000815 	.word	0x08000815
 800068c:	20000040 	.word	0x20000040

08000690 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b094      	sub	sp, #80	@ 0x50
 8000694:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000696:	f107 0320 	add.w	r3, r7, #32
 800069a:	2230      	movs	r2, #48	@ 0x30
 800069c:	2100      	movs	r1, #0
 800069e:	4618      	mov	r0, r3
 80006a0:	f004 f9ea 	bl	8004a78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a4:	f107 030c 	add.w	r3, r7, #12
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]
 80006ac:	605a      	str	r2, [r3, #4]
 80006ae:	609a      	str	r2, [r3, #8]
 80006b0:	60da      	str	r2, [r3, #12]
 80006b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b4:	2300      	movs	r3, #0
 80006b6:	60bb      	str	r3, [r7, #8]
 80006b8:	4b23      	ldr	r3, [pc, #140]	@ (8000748 <SystemClock_Config+0xb8>)
 80006ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006bc:	4a22      	ldr	r2, [pc, #136]	@ (8000748 <SystemClock_Config+0xb8>)
 80006be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80006c4:	4b20      	ldr	r3, [pc, #128]	@ (8000748 <SystemClock_Config+0xb8>)
 80006c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006cc:	60bb      	str	r3, [r7, #8]
 80006ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006d0:	2300      	movs	r3, #0
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	4b1d      	ldr	r3, [pc, #116]	@ (800074c <SystemClock_Config+0xbc>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006dc:	4a1b      	ldr	r2, [pc, #108]	@ (800074c <SystemClock_Config+0xbc>)
 80006de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006e2:	6013      	str	r3, [r2, #0]
 80006e4:	4b19      	ldr	r3, [pc, #100]	@ (800074c <SystemClock_Config+0xbc>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006ec:	607b      	str	r3, [r7, #4]
 80006ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006f0:	2302      	movs	r3, #2
 80006f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f4:	2301      	movs	r3, #1
 80006f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f8:	2310      	movs	r3, #16
 80006fa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006fc:	2300      	movs	r3, #0
 80006fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000700:	f107 0320 	add.w	r3, r7, #32
 8000704:	4618      	mov	r0, r3
 8000706:	f000 fa9f 	bl	8000c48 <HAL_RCC_OscConfig>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000710:	f000 f888 	bl	8000824 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000714:	230f      	movs	r3, #15
 8000716:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000718:	2300      	movs	r3, #0
 800071a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071c:	2300      	movs	r3, #0
 800071e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000720:	2300      	movs	r3, #0
 8000722:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000724:	2300      	movs	r3, #0
 8000726:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000728:	f107 030c 	add.w	r3, r7, #12
 800072c:	2100      	movs	r1, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f000 fd02 	bl	8001138 <HAL_RCC_ClockConfig>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800073a:	f000 f873 	bl	8000824 <Error_Handler>
  }
}
 800073e:	bf00      	nop
 8000740:	3750      	adds	r7, #80	@ 0x50
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40023800 	.word	0x40023800
 800074c:	40007000 	.word	0x40007000

08000750 <imu_func>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_imu_func */
void imu_func(void *argument)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b088      	sub	sp, #32
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]

    for (;;)
    {
        int16_t ex, ey, ez;

        BNO055_ReadEuler_raw(&ex, &ey, &ez);
 8000758:	f107 020e 	add.w	r2, r7, #14
 800075c:	f107 0110 	add.w	r1, r7, #16
 8000760:	f107 0312 	add.w	r3, r7, #18
 8000764:	4618      	mov	r0, r3
 8000766:	f003 fe6b 	bl	8004440 <BNO055_ReadEuler_raw>

        imu.yaw   = ex / 16.0f;
 800076a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800076e:	ee07 3a90 	vmov	s15, r3
 8000772:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000776:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800077a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800077e:	edc7 7a05 	vstr	s15, [r7, #20]
//        imu.roll  = ey / 16.0f;
//        imu.pitch = ez / 16.0f;

        osMessageQueuePut(imuHandle, &imu, 0, 0);
 8000782:	4b06      	ldr	r3, [pc, #24]	@ (800079c <imu_func+0x4c>)
 8000784:	6818      	ldr	r0, [r3, #0]
 8000786:	f107 0114 	add.w	r1, r7, #20
 800078a:	2300      	movs	r3, #0
 800078c:	2200      	movs	r2, #0
 800078e:	f001 f81d 	bl	80017cc <osMessageQueuePut>

        osDelay(10); // 100 Hz
 8000792:	200a      	movs	r0, #10
 8000794:	f000 ff8c 	bl	80016b0 <osDelay>
    {
 8000798:	bf00      	nop
 800079a:	e7dd      	b.n	8000758 <imu_func+0x8>
 800079c:	20000044 	.word	0x20000044

080007a0 <uart_tx_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_uart_tx_func */
void uart_tx_func(void *argument)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b086      	sub	sp, #24
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
    IMU_Data_t imu;

    for (;;)
    {
        if (osMessageQueueGet(imuHandle, &imu, NULL, osWaitForever) == osOK)
 80007a8:	4b0c      	ldr	r3, [pc, #48]	@ (80007dc <uart_tx_func+0x3c>)
 80007aa:	6818      	ldr	r0, [r3, #0]
 80007ac:	f107 010c 	add.w	r1, r7, #12
 80007b0:	f04f 33ff 	mov.w	r3, #4294967295
 80007b4:	2200      	movs	r2, #0
 80007b6:	f001 f869 	bl	800188c <osMessageQueueGet>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d108      	bne.n	80007d2 <uart_tx_func+0x32>
        {
            CHI_UART_print_log("Yaw:");
 80007c0:	4807      	ldr	r0, [pc, #28]	@ (80007e0 <uart_tx_func+0x40>)
 80007c2:	f004 f8f3 	bl	80049ac <CHI_UART_print_log>
            CHI_UART_send_float(imu.yaw);
 80007c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80007ca:	eeb0 0a67 	vmov.f32	s0, s15
 80007ce:	f004 f909 	bl	80049e4 <CHI_UART_send_float>
//            CHI_UART_send_float(imu.pitch);
//            CHI_UART_print_log(" Roll:");
//            CHI_UART_send_float(imu.roll);
//            CHI_UART_print_log("\r\n");
        }
        osDelay(100); // 100 Hz
 80007d2:	2064      	movs	r0, #100	@ 0x64
 80007d4:	f000 ff6c 	bl	80016b0 <osDelay>
        if (osMessageQueueGet(imuHandle, &imu, NULL, osWaitForever) == osOK)
 80007d8:	e7e6      	b.n	80007a8 <uart_tx_func+0x8>
 80007da:	bf00      	nop
 80007dc:	20000044 	.word	0x20000044
 80007e0:	08004bb4 	.word	0x08004bb4

080007e4 <quickrun_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_quickrun_func */
void quickrun_func(void *argument)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN quickrun_func */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80007ec:	2001      	movs	r0, #1
 80007ee:	f000 ff5f 	bl	80016b0 <osDelay>
 80007f2:	e7fb      	b.n	80007ec <quickrun_func+0x8>

080007f4 <servo_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_servo_func */
void servo_func(void *argument)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN servo_func */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80007fc:	2001      	movs	r0, #1
 80007fe:	f000 ff57 	bl	80016b0 <osDelay>
 8000802:	e7fb      	b.n	80007fc <servo_func+0x8>

08000804 <uart_rx_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_uart_rx_func */
void uart_rx_func(void *argument)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN uart_rx_func */
  /* Infinite loop */
    for (;;)
    {
        osDelay(1);
 800080c:	2001      	movs	r0, #1
 800080e:	f000 ff4f 	bl	80016b0 <osDelay>
 8000812:	e7fb      	b.n	800080c <uart_rx_func+0x8>

08000814 <fushion_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fushion_func */
void fushion_func(void *argument)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN fushion_func */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800081c:	2001      	movs	r0, #1
 800081e:	f000 ff47 	bl	80016b0 <osDelay>
 8000822:	e7fb      	b.n	800081c <fushion_func+0x8>

08000824 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000828:	b672      	cpsid	i
}
 800082a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800082c:	bf00      	nop
 800082e:	e7fd      	b.n	800082c <Error_Handler+0x8>

08000830 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	607b      	str	r3, [r7, #4]
 800083a:	4b12      	ldr	r3, [pc, #72]	@ (8000884 <HAL_MspInit+0x54>)
 800083c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800083e:	4a11      	ldr	r2, [pc, #68]	@ (8000884 <HAL_MspInit+0x54>)
 8000840:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000844:	6453      	str	r3, [r2, #68]	@ 0x44
 8000846:	4b0f      	ldr	r3, [pc, #60]	@ (8000884 <HAL_MspInit+0x54>)
 8000848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800084a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800084e:	607b      	str	r3, [r7, #4]
 8000850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	603b      	str	r3, [r7, #0]
 8000856:	4b0b      	ldr	r3, [pc, #44]	@ (8000884 <HAL_MspInit+0x54>)
 8000858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800085a:	4a0a      	ldr	r2, [pc, #40]	@ (8000884 <HAL_MspInit+0x54>)
 800085c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000860:	6413      	str	r3, [r2, #64]	@ 0x40
 8000862:	4b08      	ldr	r3, [pc, #32]	@ (8000884 <HAL_MspInit+0x54>)
 8000864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000866:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800086a:	603b      	str	r3, [r7, #0]
 800086c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800086e:	2200      	movs	r2, #0
 8000870:	210f      	movs	r1, #15
 8000872:	f06f 0001 	mvn.w	r0, #1
 8000876:	f000 f9be 	bl	8000bf6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800087a:	bf00      	nop
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	40023800 	.word	0x40023800

08000888 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800088c:	bf00      	nop
 800088e:	e7fd      	b.n	800088c <NMI_Handler+0x4>

08000890 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000894:	bf00      	nop
 8000896:	e7fd      	b.n	8000894 <HardFault_Handler+0x4>

08000898 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800089c:	bf00      	nop
 800089e:	e7fd      	b.n	800089c <MemManage_Handler+0x4>

080008a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008a4:	bf00      	nop
 80008a6:	e7fd      	b.n	80008a4 <BusFault_Handler+0x4>

080008a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008ac:	bf00      	nop
 80008ae:	e7fd      	b.n	80008ac <UsageFault_Handler+0x4>

080008b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008b4:	bf00      	nop
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr

080008be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008be:	b580      	push	{r7, lr}
 80008c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008c2:	f000 f897 	bl	80009f4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80008c6:	f002 fd09 	bl	80032dc <xTaskGetSchedulerState>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b01      	cmp	r3, #1
 80008ce:	d001      	beq.n	80008d4 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80008d0:	f003 fb02 	bl	8003ed8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008d4:	bf00      	nop
 80008d6:	bd80      	pop	{r7, pc}

080008d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008dc:	4b06      	ldr	r3, [pc, #24]	@ (80008f8 <SystemInit+0x20>)
 80008de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008e2:	4a05      	ldr	r2, [pc, #20]	@ (80008f8 <SystemInit+0x20>)
 80008e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008ec:	bf00      	nop
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop
 80008f8:	e000ed00 	.word	0xe000ed00

080008fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80008fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000934 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000900:	f7ff ffea 	bl	80008d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000904:	480c      	ldr	r0, [pc, #48]	@ (8000938 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000906:	490d      	ldr	r1, [pc, #52]	@ (800093c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000908:	4a0d      	ldr	r2, [pc, #52]	@ (8000940 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800090a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800090c:	e002      	b.n	8000914 <LoopCopyDataInit>

0800090e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800090e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000910:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000912:	3304      	adds	r3, #4

08000914 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000914:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000916:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000918:	d3f9      	bcc.n	800090e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800091a:	4a0a      	ldr	r2, [pc, #40]	@ (8000944 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800091c:	4c0a      	ldr	r4, [pc, #40]	@ (8000948 <LoopFillZerobss+0x22>)
  movs r3, #0
 800091e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000920:	e001      	b.n	8000926 <LoopFillZerobss>

08000922 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000922:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000924:	3204      	adds	r2, #4

08000926 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000926:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000928:	d3fb      	bcc.n	8000922 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800092a:	f004 f8ad 	bl	8004a88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800092e:	f7ff fded 	bl	800050c <main>
  bx  lr    
 8000932:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000934:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000938:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800093c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000940:	08004d2c 	.word	0x08004d2c
  ldr r2, =_sbss
 8000944:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000948:	200049a8 	.word	0x200049a8

0800094c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800094c:	e7fe      	b.n	800094c <ADC_IRQHandler>
	...

08000950 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000954:	4b0e      	ldr	r3, [pc, #56]	@ (8000990 <HAL_Init+0x40>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a0d      	ldr	r2, [pc, #52]	@ (8000990 <HAL_Init+0x40>)
 800095a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800095e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000960:	4b0b      	ldr	r3, [pc, #44]	@ (8000990 <HAL_Init+0x40>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a0a      	ldr	r2, [pc, #40]	@ (8000990 <HAL_Init+0x40>)
 8000966:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800096a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800096c:	4b08      	ldr	r3, [pc, #32]	@ (8000990 <HAL_Init+0x40>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a07      	ldr	r2, [pc, #28]	@ (8000990 <HAL_Init+0x40>)
 8000972:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000976:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000978:	2003      	movs	r0, #3
 800097a:	f000 f931 	bl	8000be0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800097e:	200f      	movs	r0, #15
 8000980:	f000 f808 	bl	8000994 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000984:	f7ff ff54 	bl	8000830 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000988:	2300      	movs	r3, #0
}
 800098a:	4618      	mov	r0, r3
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	40023c00 	.word	0x40023c00

08000994 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800099c:	4b12      	ldr	r3, [pc, #72]	@ (80009e8 <HAL_InitTick+0x54>)
 800099e:	681a      	ldr	r2, [r3, #0]
 80009a0:	4b12      	ldr	r3, [pc, #72]	@ (80009ec <HAL_InitTick+0x58>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	4619      	mov	r1, r3
 80009a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80009ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80009b2:	4618      	mov	r0, r3
 80009b4:	f000 f93b 	bl	8000c2e <HAL_SYSTICK_Config>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009be:	2301      	movs	r3, #1
 80009c0:	e00e      	b.n	80009e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	2b0f      	cmp	r3, #15
 80009c6:	d80a      	bhi.n	80009de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009c8:	2200      	movs	r2, #0
 80009ca:	6879      	ldr	r1, [r7, #4]
 80009cc:	f04f 30ff 	mov.w	r0, #4294967295
 80009d0:	f000 f911 	bl	8000bf6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009d4:	4a06      	ldr	r2, [pc, #24]	@ (80009f0 <HAL_InitTick+0x5c>)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009da:	2300      	movs	r3, #0
 80009dc:	e000      	b.n	80009e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009de:	2301      	movs	r3, #1
}
 80009e0:	4618      	mov	r0, r3
 80009e2:	3708      	adds	r7, #8
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	20000000 	.word	0x20000000
 80009ec:	20000008 	.word	0x20000008
 80009f0:	20000004 	.word	0x20000004

080009f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009f8:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <HAL_IncTick+0x20>)
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	461a      	mov	r2, r3
 80009fe:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <HAL_IncTick+0x24>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4413      	add	r3, r2
 8000a04:	4a04      	ldr	r2, [pc, #16]	@ (8000a18 <HAL_IncTick+0x24>)
 8000a06:	6013      	str	r3, [r2, #0]
}
 8000a08:	bf00      	nop
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	20000008 	.word	0x20000008
 8000a18:	20000054 	.word	0x20000054

08000a1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  return uwTick;
 8000a20:	4b03      	ldr	r3, [pc, #12]	@ (8000a30 <HAL_GetTick+0x14>)
 8000a22:	681b      	ldr	r3, [r3, #0]
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	20000054 	.word	0x20000054

08000a34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a3c:	f7ff ffee 	bl	8000a1c <HAL_GetTick>
 8000a40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a4c:	d005      	beq.n	8000a5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a78 <HAL_Delay+0x44>)
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	461a      	mov	r2, r3
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	4413      	add	r3, r2
 8000a58:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000a5a:	bf00      	nop
 8000a5c:	f7ff ffde 	bl	8000a1c <HAL_GetTick>
 8000a60:	4602      	mov	r2, r0
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	1ad3      	subs	r3, r2, r3
 8000a66:	68fa      	ldr	r2, [r7, #12]
 8000a68:	429a      	cmp	r2, r3
 8000a6a:	d8f7      	bhi.n	8000a5c <HAL_Delay+0x28>
  {
  }
}
 8000a6c:	bf00      	nop
 8000a6e:	bf00      	nop
 8000a70:	3710      	adds	r7, #16
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	20000008 	.word	0x20000008

08000a7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b085      	sub	sp, #20
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	f003 0307 	and.w	r3, r3, #7
 8000a8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8000a8e:	68db      	ldr	r3, [r3, #12]
 8000a90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a92:	68ba      	ldr	r2, [r7, #8]
 8000a94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a98:	4013      	ands	r3, r2
 8000a9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000aa0:	68bb      	ldr	r3, [r7, #8]
 8000aa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000aa4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000aa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000aac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aae:	4a04      	ldr	r2, [pc, #16]	@ (8000ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ab0:	68bb      	ldr	r3, [r7, #8]
 8000ab2:	60d3      	str	r3, [r2, #12]
}
 8000ab4:	bf00      	nop
 8000ab6:	3714      	adds	r7, #20
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr
 8000ac0:	e000ed00 	.word	0xe000ed00

08000ac4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ac8:	4b04      	ldr	r3, [pc, #16]	@ (8000adc <__NVIC_GetPriorityGrouping+0x18>)
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	0a1b      	lsrs	r3, r3, #8
 8000ace:	f003 0307 	and.w	r3, r3, #7
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr
 8000adc:	e000ed00 	.word	0xe000ed00

08000ae0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	6039      	str	r1, [r7, #0]
 8000aea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	db0a      	blt.n	8000b0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	b2da      	uxtb	r2, r3
 8000af8:	490c      	ldr	r1, [pc, #48]	@ (8000b2c <__NVIC_SetPriority+0x4c>)
 8000afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000afe:	0112      	lsls	r2, r2, #4
 8000b00:	b2d2      	uxtb	r2, r2
 8000b02:	440b      	add	r3, r1
 8000b04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b08:	e00a      	b.n	8000b20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	b2da      	uxtb	r2, r3
 8000b0e:	4908      	ldr	r1, [pc, #32]	@ (8000b30 <__NVIC_SetPriority+0x50>)
 8000b10:	79fb      	ldrb	r3, [r7, #7]
 8000b12:	f003 030f 	and.w	r3, r3, #15
 8000b16:	3b04      	subs	r3, #4
 8000b18:	0112      	lsls	r2, r2, #4
 8000b1a:	b2d2      	uxtb	r2, r2
 8000b1c:	440b      	add	r3, r1
 8000b1e:	761a      	strb	r2, [r3, #24]
}
 8000b20:	bf00      	nop
 8000b22:	370c      	adds	r7, #12
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr
 8000b2c:	e000e100 	.word	0xe000e100
 8000b30:	e000ed00 	.word	0xe000ed00

08000b34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b089      	sub	sp, #36	@ 0x24
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	60f8      	str	r0, [r7, #12]
 8000b3c:	60b9      	str	r1, [r7, #8]
 8000b3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	f003 0307 	and.w	r3, r3, #7
 8000b46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b48:	69fb      	ldr	r3, [r7, #28]
 8000b4a:	f1c3 0307 	rsb	r3, r3, #7
 8000b4e:	2b04      	cmp	r3, #4
 8000b50:	bf28      	it	cs
 8000b52:	2304      	movcs	r3, #4
 8000b54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b56:	69fb      	ldr	r3, [r7, #28]
 8000b58:	3304      	adds	r3, #4
 8000b5a:	2b06      	cmp	r3, #6
 8000b5c:	d902      	bls.n	8000b64 <NVIC_EncodePriority+0x30>
 8000b5e:	69fb      	ldr	r3, [r7, #28]
 8000b60:	3b03      	subs	r3, #3
 8000b62:	e000      	b.n	8000b66 <NVIC_EncodePriority+0x32>
 8000b64:	2300      	movs	r3, #0
 8000b66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b68:	f04f 32ff 	mov.w	r2, #4294967295
 8000b6c:	69bb      	ldr	r3, [r7, #24]
 8000b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b72:	43da      	mvns	r2, r3
 8000b74:	68bb      	ldr	r3, [r7, #8]
 8000b76:	401a      	ands	r2, r3
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b7c:	f04f 31ff 	mov.w	r1, #4294967295
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	fa01 f303 	lsl.w	r3, r1, r3
 8000b86:	43d9      	mvns	r1, r3
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b8c:	4313      	orrs	r3, r2
         );
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3724      	adds	r7, #36	@ 0x24
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
	...

08000b9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	3b01      	subs	r3, #1
 8000ba8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000bac:	d301      	bcc.n	8000bb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bae:	2301      	movs	r3, #1
 8000bb0:	e00f      	b.n	8000bd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bb2:	4a0a      	ldr	r2, [pc, #40]	@ (8000bdc <SysTick_Config+0x40>)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	3b01      	subs	r3, #1
 8000bb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bba:	210f      	movs	r1, #15
 8000bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc0:	f7ff ff8e 	bl	8000ae0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bc4:	4b05      	ldr	r3, [pc, #20]	@ (8000bdc <SysTick_Config+0x40>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bca:	4b04      	ldr	r3, [pc, #16]	@ (8000bdc <SysTick_Config+0x40>)
 8000bcc:	2207      	movs	r2, #7
 8000bce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bd0:	2300      	movs	r3, #0
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	e000e010 	.word	0xe000e010

08000be0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	f7ff ff47 	bl	8000a7c <__NVIC_SetPriorityGrouping>
}
 8000bee:	bf00      	nop
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b086      	sub	sp, #24
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	60b9      	str	r1, [r7, #8]
 8000c00:	607a      	str	r2, [r7, #4]
 8000c02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c04:	2300      	movs	r3, #0
 8000c06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c08:	f7ff ff5c 	bl	8000ac4 <__NVIC_GetPriorityGrouping>
 8000c0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c0e:	687a      	ldr	r2, [r7, #4]
 8000c10:	68b9      	ldr	r1, [r7, #8]
 8000c12:	6978      	ldr	r0, [r7, #20]
 8000c14:	f7ff ff8e 	bl	8000b34 <NVIC_EncodePriority>
 8000c18:	4602      	mov	r2, r0
 8000c1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c1e:	4611      	mov	r1, r2
 8000c20:	4618      	mov	r0, r3
 8000c22:	f7ff ff5d 	bl	8000ae0 <__NVIC_SetPriority>
}
 8000c26:	bf00      	nop
 8000c28:	3718      	adds	r7, #24
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}

08000c2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	b082      	sub	sp, #8
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c36:	6878      	ldr	r0, [r7, #4]
 8000c38:	f7ff ffb0 	bl	8000b9c <SysTick_Config>
 8000c3c:	4603      	mov	r3, r0
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	3708      	adds	r7, #8
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
	...

08000c48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d101      	bne.n	8000c5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c56:	2301      	movs	r3, #1
 8000c58:	e267      	b.n	800112a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d075      	beq.n	8000d52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000c66:	4b88      	ldr	r3, [pc, #544]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000c68:	689b      	ldr	r3, [r3, #8]
 8000c6a:	f003 030c 	and.w	r3, r3, #12
 8000c6e:	2b04      	cmp	r3, #4
 8000c70:	d00c      	beq.n	8000c8c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000c72:	4b85      	ldr	r3, [pc, #532]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000c74:	689b      	ldr	r3, [r3, #8]
 8000c76:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000c7a:	2b08      	cmp	r3, #8
 8000c7c:	d112      	bne.n	8000ca4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000c7e:	4b82      	ldr	r3, [pc, #520]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000c80:	685b      	ldr	r3, [r3, #4]
 8000c82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c86:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000c8a:	d10b      	bne.n	8000ca4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c8c:	4b7e      	ldr	r3, [pc, #504]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d05b      	beq.n	8000d50 <HAL_RCC_OscConfig+0x108>
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d157      	bne.n	8000d50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	e242      	b.n	800112a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000cac:	d106      	bne.n	8000cbc <HAL_RCC_OscConfig+0x74>
 8000cae:	4b76      	ldr	r3, [pc, #472]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4a75      	ldr	r2, [pc, #468]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000cb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cb8:	6013      	str	r3, [r2, #0]
 8000cba:	e01d      	b.n	8000cf8 <HAL_RCC_OscConfig+0xb0>
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000cc4:	d10c      	bne.n	8000ce0 <HAL_RCC_OscConfig+0x98>
 8000cc6:	4b70      	ldr	r3, [pc, #448]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4a6f      	ldr	r2, [pc, #444]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000ccc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cd0:	6013      	str	r3, [r2, #0]
 8000cd2:	4b6d      	ldr	r3, [pc, #436]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4a6c      	ldr	r2, [pc, #432]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000cd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cdc:	6013      	str	r3, [r2, #0]
 8000cde:	e00b      	b.n	8000cf8 <HAL_RCC_OscConfig+0xb0>
 8000ce0:	4b69      	ldr	r3, [pc, #420]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a68      	ldr	r2, [pc, #416]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000ce6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000cea:	6013      	str	r3, [r2, #0]
 8000cec:	4b66      	ldr	r3, [pc, #408]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4a65      	ldr	r2, [pc, #404]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000cf2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cf6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	685b      	ldr	r3, [r3, #4]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d013      	beq.n	8000d28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d00:	f7ff fe8c 	bl	8000a1c <HAL_GetTick>
 8000d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d06:	e008      	b.n	8000d1a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d08:	f7ff fe88 	bl	8000a1c <HAL_GetTick>
 8000d0c:	4602      	mov	r2, r0
 8000d0e:	693b      	ldr	r3, [r7, #16]
 8000d10:	1ad3      	subs	r3, r2, r3
 8000d12:	2b64      	cmp	r3, #100	@ 0x64
 8000d14:	d901      	bls.n	8000d1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000d16:	2303      	movs	r3, #3
 8000d18:	e207      	b.n	800112a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d1a:	4b5b      	ldr	r3, [pc, #364]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d0f0      	beq.n	8000d08 <HAL_RCC_OscConfig+0xc0>
 8000d26:	e014      	b.n	8000d52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d28:	f7ff fe78 	bl	8000a1c <HAL_GetTick>
 8000d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d2e:	e008      	b.n	8000d42 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d30:	f7ff fe74 	bl	8000a1c <HAL_GetTick>
 8000d34:	4602      	mov	r2, r0
 8000d36:	693b      	ldr	r3, [r7, #16]
 8000d38:	1ad3      	subs	r3, r2, r3
 8000d3a:	2b64      	cmp	r3, #100	@ 0x64
 8000d3c:	d901      	bls.n	8000d42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000d3e:	2303      	movs	r3, #3
 8000d40:	e1f3      	b.n	800112a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d42:	4b51      	ldr	r3, [pc, #324]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d1f0      	bne.n	8000d30 <HAL_RCC_OscConfig+0xe8>
 8000d4e:	e000      	b.n	8000d52 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f003 0302 	and.w	r3, r3, #2
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d063      	beq.n	8000e26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000d5e:	4b4a      	ldr	r3, [pc, #296]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000d60:	689b      	ldr	r3, [r3, #8]
 8000d62:	f003 030c 	and.w	r3, r3, #12
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d00b      	beq.n	8000d82 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000d6a:	4b47      	ldr	r3, [pc, #284]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000d6c:	689b      	ldr	r3, [r3, #8]
 8000d6e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000d72:	2b08      	cmp	r3, #8
 8000d74:	d11c      	bne.n	8000db0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000d76:	4b44      	ldr	r3, [pc, #272]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d116      	bne.n	8000db0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d82:	4b41      	ldr	r3, [pc, #260]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f003 0302 	and.w	r3, r3, #2
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d005      	beq.n	8000d9a <HAL_RCC_OscConfig+0x152>
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	68db      	ldr	r3, [r3, #12]
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d001      	beq.n	8000d9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000d96:	2301      	movs	r3, #1
 8000d98:	e1c7      	b.n	800112a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d9a:	4b3b      	ldr	r3, [pc, #236]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	691b      	ldr	r3, [r3, #16]
 8000da6:	00db      	lsls	r3, r3, #3
 8000da8:	4937      	ldr	r1, [pc, #220]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000daa:	4313      	orrs	r3, r2
 8000dac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dae:	e03a      	b.n	8000e26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	68db      	ldr	r3, [r3, #12]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d020      	beq.n	8000dfa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000db8:	4b34      	ldr	r3, [pc, #208]	@ (8000e8c <HAL_RCC_OscConfig+0x244>)
 8000dba:	2201      	movs	r2, #1
 8000dbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dbe:	f7ff fe2d 	bl	8000a1c <HAL_GetTick>
 8000dc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dc4:	e008      	b.n	8000dd8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dc6:	f7ff fe29 	bl	8000a1c <HAL_GetTick>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	1ad3      	subs	r3, r2, r3
 8000dd0:	2b02      	cmp	r3, #2
 8000dd2:	d901      	bls.n	8000dd8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	e1a8      	b.n	800112a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dd8:	4b2b      	ldr	r3, [pc, #172]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f003 0302 	and.w	r3, r3, #2
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d0f0      	beq.n	8000dc6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000de4:	4b28      	ldr	r3, [pc, #160]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	691b      	ldr	r3, [r3, #16]
 8000df0:	00db      	lsls	r3, r3, #3
 8000df2:	4925      	ldr	r1, [pc, #148]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000df4:	4313      	orrs	r3, r2
 8000df6:	600b      	str	r3, [r1, #0]
 8000df8:	e015      	b.n	8000e26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000dfa:	4b24      	ldr	r3, [pc, #144]	@ (8000e8c <HAL_RCC_OscConfig+0x244>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e00:	f7ff fe0c 	bl	8000a1c <HAL_GetTick>
 8000e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e06:	e008      	b.n	8000e1a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e08:	f7ff fe08 	bl	8000a1c <HAL_GetTick>
 8000e0c:	4602      	mov	r2, r0
 8000e0e:	693b      	ldr	r3, [r7, #16]
 8000e10:	1ad3      	subs	r3, r2, r3
 8000e12:	2b02      	cmp	r3, #2
 8000e14:	d901      	bls.n	8000e1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000e16:	2303      	movs	r3, #3
 8000e18:	e187      	b.n	800112a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e1a:	4b1b      	ldr	r3, [pc, #108]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f003 0302 	and.w	r3, r3, #2
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d1f0      	bne.n	8000e08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f003 0308 	and.w	r3, r3, #8
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d036      	beq.n	8000ea0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	695b      	ldr	r3, [r3, #20]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d016      	beq.n	8000e68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e3a:	4b15      	ldr	r3, [pc, #84]	@ (8000e90 <HAL_RCC_OscConfig+0x248>)
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e40:	f7ff fdec 	bl	8000a1c <HAL_GetTick>
 8000e44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e46:	e008      	b.n	8000e5a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e48:	f7ff fde8 	bl	8000a1c <HAL_GetTick>
 8000e4c:	4602      	mov	r2, r0
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	1ad3      	subs	r3, r2, r3
 8000e52:	2b02      	cmp	r3, #2
 8000e54:	d901      	bls.n	8000e5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000e56:	2303      	movs	r3, #3
 8000e58:	e167      	b.n	800112a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e88 <HAL_RCC_OscConfig+0x240>)
 8000e5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000e5e:	f003 0302 	and.w	r3, r3, #2
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d0f0      	beq.n	8000e48 <HAL_RCC_OscConfig+0x200>
 8000e66:	e01b      	b.n	8000ea0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e68:	4b09      	ldr	r3, [pc, #36]	@ (8000e90 <HAL_RCC_OscConfig+0x248>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e6e:	f7ff fdd5 	bl	8000a1c <HAL_GetTick>
 8000e72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e74:	e00e      	b.n	8000e94 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e76:	f7ff fdd1 	bl	8000a1c <HAL_GetTick>
 8000e7a:	4602      	mov	r2, r0
 8000e7c:	693b      	ldr	r3, [r7, #16]
 8000e7e:	1ad3      	subs	r3, r2, r3
 8000e80:	2b02      	cmp	r3, #2
 8000e82:	d907      	bls.n	8000e94 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000e84:	2303      	movs	r3, #3
 8000e86:	e150      	b.n	800112a <HAL_RCC_OscConfig+0x4e2>
 8000e88:	40023800 	.word	0x40023800
 8000e8c:	42470000 	.word	0x42470000
 8000e90:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e94:	4b88      	ldr	r3, [pc, #544]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000e96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000e98:	f003 0302 	and.w	r3, r3, #2
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d1ea      	bne.n	8000e76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f003 0304 	and.w	r3, r3, #4
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	f000 8097 	beq.w	8000fdc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000eb2:	4b81      	ldr	r3, [pc, #516]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d10f      	bne.n	8000ede <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	60bb      	str	r3, [r7, #8]
 8000ec2:	4b7d      	ldr	r3, [pc, #500]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ec6:	4a7c      	ldr	r2, [pc, #496]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000ec8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ecc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ece:	4b7a      	ldr	r3, [pc, #488]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ed6:	60bb      	str	r3, [r7, #8]
 8000ed8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000eda:	2301      	movs	r3, #1
 8000edc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ede:	4b77      	ldr	r3, [pc, #476]	@ (80010bc <HAL_RCC_OscConfig+0x474>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d118      	bne.n	8000f1c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000eea:	4b74      	ldr	r3, [pc, #464]	@ (80010bc <HAL_RCC_OscConfig+0x474>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a73      	ldr	r2, [pc, #460]	@ (80010bc <HAL_RCC_OscConfig+0x474>)
 8000ef0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ef4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ef6:	f7ff fd91 	bl	8000a1c <HAL_GetTick>
 8000efa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000efc:	e008      	b.n	8000f10 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000efe:	f7ff fd8d 	bl	8000a1c <HAL_GetTick>
 8000f02:	4602      	mov	r2, r0
 8000f04:	693b      	ldr	r3, [r7, #16]
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	2b02      	cmp	r3, #2
 8000f0a:	d901      	bls.n	8000f10 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8000f0c:	2303      	movs	r3, #3
 8000f0e:	e10c      	b.n	800112a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f10:	4b6a      	ldr	r3, [pc, #424]	@ (80010bc <HAL_RCC_OscConfig+0x474>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d0f0      	beq.n	8000efe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	689b      	ldr	r3, [r3, #8]
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d106      	bne.n	8000f32 <HAL_RCC_OscConfig+0x2ea>
 8000f24:	4b64      	ldr	r3, [pc, #400]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000f26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f28:	4a63      	ldr	r2, [pc, #396]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000f2a:	f043 0301 	orr.w	r3, r3, #1
 8000f2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8000f30:	e01c      	b.n	8000f6c <HAL_RCC_OscConfig+0x324>
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	689b      	ldr	r3, [r3, #8]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d10c      	bne.n	8000f54 <HAL_RCC_OscConfig+0x30c>
 8000f3a:	4b5f      	ldr	r3, [pc, #380]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000f3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f3e:	4a5e      	ldr	r2, [pc, #376]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000f40:	f043 0304 	orr.w	r3, r3, #4
 8000f44:	6713      	str	r3, [r2, #112]	@ 0x70
 8000f46:	4b5c      	ldr	r3, [pc, #368]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000f48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f4a:	4a5b      	ldr	r2, [pc, #364]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000f4c:	f043 0301 	orr.w	r3, r3, #1
 8000f50:	6713      	str	r3, [r2, #112]	@ 0x70
 8000f52:	e00b      	b.n	8000f6c <HAL_RCC_OscConfig+0x324>
 8000f54:	4b58      	ldr	r3, [pc, #352]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000f56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f58:	4a57      	ldr	r2, [pc, #348]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000f5a:	f023 0301 	bic.w	r3, r3, #1
 8000f5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8000f60:	4b55      	ldr	r3, [pc, #340]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000f62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f64:	4a54      	ldr	r2, [pc, #336]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000f66:	f023 0304 	bic.w	r3, r3, #4
 8000f6a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	689b      	ldr	r3, [r3, #8]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d015      	beq.n	8000fa0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f74:	f7ff fd52 	bl	8000a1c <HAL_GetTick>
 8000f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f7a:	e00a      	b.n	8000f92 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f7c:	f7ff fd4e 	bl	8000a1c <HAL_GetTick>
 8000f80:	4602      	mov	r2, r0
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d901      	bls.n	8000f92 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8000f8e:	2303      	movs	r3, #3
 8000f90:	e0cb      	b.n	800112a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f92:	4b49      	ldr	r3, [pc, #292]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f96:	f003 0302 	and.w	r3, r3, #2
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d0ee      	beq.n	8000f7c <HAL_RCC_OscConfig+0x334>
 8000f9e:	e014      	b.n	8000fca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fa0:	f7ff fd3c 	bl	8000a1c <HAL_GetTick>
 8000fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fa6:	e00a      	b.n	8000fbe <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fa8:	f7ff fd38 	bl	8000a1c <HAL_GetTick>
 8000fac:	4602      	mov	r2, r0
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d901      	bls.n	8000fbe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	e0b5      	b.n	800112a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fbe:	4b3e      	ldr	r3, [pc, #248]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000fc2:	f003 0302 	and.w	r3, r3, #2
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d1ee      	bne.n	8000fa8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8000fca:	7dfb      	ldrb	r3, [r7, #23]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d105      	bne.n	8000fdc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fd0:	4b39      	ldr	r3, [pc, #228]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd4:	4a38      	ldr	r2, [pc, #224]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000fd6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000fda:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	f000 80a1 	beq.w	8001128 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000fe6:	4b34      	ldr	r3, [pc, #208]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8000fe8:	689b      	ldr	r3, [r3, #8]
 8000fea:	f003 030c 	and.w	r3, r3, #12
 8000fee:	2b08      	cmp	r3, #8
 8000ff0:	d05c      	beq.n	80010ac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	699b      	ldr	r3, [r3, #24]
 8000ff6:	2b02      	cmp	r3, #2
 8000ff8:	d141      	bne.n	800107e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ffa:	4b31      	ldr	r3, [pc, #196]	@ (80010c0 <HAL_RCC_OscConfig+0x478>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001000:	f7ff fd0c 	bl	8000a1c <HAL_GetTick>
 8001004:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001006:	e008      	b.n	800101a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001008:	f7ff fd08 	bl	8000a1c <HAL_GetTick>
 800100c:	4602      	mov	r2, r0
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	2b02      	cmp	r3, #2
 8001014:	d901      	bls.n	800101a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001016:	2303      	movs	r3, #3
 8001018:	e087      	b.n	800112a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800101a:	4b27      	ldr	r3, [pc, #156]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001022:	2b00      	cmp	r3, #0
 8001024:	d1f0      	bne.n	8001008 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	69da      	ldr	r2, [r3, #28]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6a1b      	ldr	r3, [r3, #32]
 800102e:	431a      	orrs	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001034:	019b      	lsls	r3, r3, #6
 8001036:	431a      	orrs	r2, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800103c:	085b      	lsrs	r3, r3, #1
 800103e:	3b01      	subs	r3, #1
 8001040:	041b      	lsls	r3, r3, #16
 8001042:	431a      	orrs	r2, r3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001048:	061b      	lsls	r3, r3, #24
 800104a:	491b      	ldr	r1, [pc, #108]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 800104c:	4313      	orrs	r3, r2
 800104e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001050:	4b1b      	ldr	r3, [pc, #108]	@ (80010c0 <HAL_RCC_OscConfig+0x478>)
 8001052:	2201      	movs	r2, #1
 8001054:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001056:	f7ff fce1 	bl	8000a1c <HAL_GetTick>
 800105a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800105c:	e008      	b.n	8001070 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800105e:	f7ff fcdd 	bl	8000a1c <HAL_GetTick>
 8001062:	4602      	mov	r2, r0
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	1ad3      	subs	r3, r2, r3
 8001068:	2b02      	cmp	r3, #2
 800106a:	d901      	bls.n	8001070 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800106c:	2303      	movs	r3, #3
 800106e:	e05c      	b.n	800112a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001070:	4b11      	ldr	r3, [pc, #68]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001078:	2b00      	cmp	r3, #0
 800107a:	d0f0      	beq.n	800105e <HAL_RCC_OscConfig+0x416>
 800107c:	e054      	b.n	8001128 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800107e:	4b10      	ldr	r3, [pc, #64]	@ (80010c0 <HAL_RCC_OscConfig+0x478>)
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001084:	f7ff fcca 	bl	8000a1c <HAL_GetTick>
 8001088:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800108a:	e008      	b.n	800109e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800108c:	f7ff fcc6 	bl	8000a1c <HAL_GetTick>
 8001090:	4602      	mov	r2, r0
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	2b02      	cmp	r3, #2
 8001098:	d901      	bls.n	800109e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800109a:	2303      	movs	r3, #3
 800109c:	e045      	b.n	800112a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800109e:	4b06      	ldr	r3, [pc, #24]	@ (80010b8 <HAL_RCC_OscConfig+0x470>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d1f0      	bne.n	800108c <HAL_RCC_OscConfig+0x444>
 80010aa:	e03d      	b.n	8001128 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	699b      	ldr	r3, [r3, #24]
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d107      	bne.n	80010c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80010b4:	2301      	movs	r3, #1
 80010b6:	e038      	b.n	800112a <HAL_RCC_OscConfig+0x4e2>
 80010b8:	40023800 	.word	0x40023800
 80010bc:	40007000 	.word	0x40007000
 80010c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80010c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001134 <HAL_RCC_OscConfig+0x4ec>)
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	699b      	ldr	r3, [r3, #24]
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d028      	beq.n	8001124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80010dc:	429a      	cmp	r2, r3
 80010de:	d121      	bne.n	8001124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d11a      	bne.n	8001124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80010ee:	68fa      	ldr	r2, [r7, #12]
 80010f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80010f4:	4013      	ands	r3, r2
 80010f6:	687a      	ldr	r2, [r7, #4]
 80010f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80010fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d111      	bne.n	8001124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800110a:	085b      	lsrs	r3, r3, #1
 800110c:	3b01      	subs	r3, #1
 800110e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001110:	429a      	cmp	r2, r3
 8001112:	d107      	bne.n	8001124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800111e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001120:	429a      	cmp	r2, r3
 8001122:	d001      	beq.n	8001128 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001124:	2301      	movs	r3, #1
 8001126:	e000      	b.n	800112a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001128:	2300      	movs	r3, #0
}
 800112a:	4618      	mov	r0, r3
 800112c:	3718      	adds	r7, #24
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40023800 	.word	0x40023800

08001138 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d101      	bne.n	800114c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001148:	2301      	movs	r3, #1
 800114a:	e0cc      	b.n	80012e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800114c:	4b68      	ldr	r3, [pc, #416]	@ (80012f0 <HAL_RCC_ClockConfig+0x1b8>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f003 0307 	and.w	r3, r3, #7
 8001154:	683a      	ldr	r2, [r7, #0]
 8001156:	429a      	cmp	r2, r3
 8001158:	d90c      	bls.n	8001174 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800115a:	4b65      	ldr	r3, [pc, #404]	@ (80012f0 <HAL_RCC_ClockConfig+0x1b8>)
 800115c:	683a      	ldr	r2, [r7, #0]
 800115e:	b2d2      	uxtb	r2, r2
 8001160:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001162:	4b63      	ldr	r3, [pc, #396]	@ (80012f0 <HAL_RCC_ClockConfig+0x1b8>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f003 0307 	and.w	r3, r3, #7
 800116a:	683a      	ldr	r2, [r7, #0]
 800116c:	429a      	cmp	r2, r3
 800116e:	d001      	beq.n	8001174 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001170:	2301      	movs	r3, #1
 8001172:	e0b8      	b.n	80012e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f003 0302 	and.w	r3, r3, #2
 800117c:	2b00      	cmp	r3, #0
 800117e:	d020      	beq.n	80011c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f003 0304 	and.w	r3, r3, #4
 8001188:	2b00      	cmp	r3, #0
 800118a:	d005      	beq.n	8001198 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800118c:	4b59      	ldr	r3, [pc, #356]	@ (80012f4 <HAL_RCC_ClockConfig+0x1bc>)
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	4a58      	ldr	r2, [pc, #352]	@ (80012f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001192:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001196:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f003 0308 	and.w	r3, r3, #8
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d005      	beq.n	80011b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011a4:	4b53      	ldr	r3, [pc, #332]	@ (80012f4 <HAL_RCC_ClockConfig+0x1bc>)
 80011a6:	689b      	ldr	r3, [r3, #8]
 80011a8:	4a52      	ldr	r2, [pc, #328]	@ (80012f4 <HAL_RCC_ClockConfig+0x1bc>)
 80011aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80011ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011b0:	4b50      	ldr	r3, [pc, #320]	@ (80012f4 <HAL_RCC_ClockConfig+0x1bc>)
 80011b2:	689b      	ldr	r3, [r3, #8]
 80011b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	494d      	ldr	r1, [pc, #308]	@ (80012f4 <HAL_RCC_ClockConfig+0x1bc>)
 80011be:	4313      	orrs	r3, r2
 80011c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f003 0301 	and.w	r3, r3, #1
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d044      	beq.n	8001258 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	2b01      	cmp	r3, #1
 80011d4:	d107      	bne.n	80011e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011d6:	4b47      	ldr	r3, [pc, #284]	@ (80012f4 <HAL_RCC_ClockConfig+0x1bc>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d119      	bne.n	8001216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e07f      	b.n	80012e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	2b02      	cmp	r3, #2
 80011ec:	d003      	beq.n	80011f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011f2:	2b03      	cmp	r3, #3
 80011f4:	d107      	bne.n	8001206 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011f6:	4b3f      	ldr	r3, [pc, #252]	@ (80012f4 <HAL_RCC_ClockConfig+0x1bc>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d109      	bne.n	8001216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	e06f      	b.n	80012e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001206:	4b3b      	ldr	r3, [pc, #236]	@ (80012f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f003 0302 	and.w	r3, r3, #2
 800120e:	2b00      	cmp	r3, #0
 8001210:	d101      	bne.n	8001216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001212:	2301      	movs	r3, #1
 8001214:	e067      	b.n	80012e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001216:	4b37      	ldr	r3, [pc, #220]	@ (80012f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	f023 0203 	bic.w	r2, r3, #3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	4934      	ldr	r1, [pc, #208]	@ (80012f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001224:	4313      	orrs	r3, r2
 8001226:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001228:	f7ff fbf8 	bl	8000a1c <HAL_GetTick>
 800122c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800122e:	e00a      	b.n	8001246 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001230:	f7ff fbf4 	bl	8000a1c <HAL_GetTick>
 8001234:	4602      	mov	r2, r0
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800123e:	4293      	cmp	r3, r2
 8001240:	d901      	bls.n	8001246 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e04f      	b.n	80012e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001246:	4b2b      	ldr	r3, [pc, #172]	@ (80012f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001248:	689b      	ldr	r3, [r3, #8]
 800124a:	f003 020c 	and.w	r2, r3, #12
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	009b      	lsls	r3, r3, #2
 8001254:	429a      	cmp	r2, r3
 8001256:	d1eb      	bne.n	8001230 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001258:	4b25      	ldr	r3, [pc, #148]	@ (80012f0 <HAL_RCC_ClockConfig+0x1b8>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f003 0307 	and.w	r3, r3, #7
 8001260:	683a      	ldr	r2, [r7, #0]
 8001262:	429a      	cmp	r2, r3
 8001264:	d20c      	bcs.n	8001280 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001266:	4b22      	ldr	r3, [pc, #136]	@ (80012f0 <HAL_RCC_ClockConfig+0x1b8>)
 8001268:	683a      	ldr	r2, [r7, #0]
 800126a:	b2d2      	uxtb	r2, r2
 800126c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800126e:	4b20      	ldr	r3, [pc, #128]	@ (80012f0 <HAL_RCC_ClockConfig+0x1b8>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 0307 	and.w	r3, r3, #7
 8001276:	683a      	ldr	r2, [r7, #0]
 8001278:	429a      	cmp	r2, r3
 800127a:	d001      	beq.n	8001280 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800127c:	2301      	movs	r3, #1
 800127e:	e032      	b.n	80012e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f003 0304 	and.w	r3, r3, #4
 8001288:	2b00      	cmp	r3, #0
 800128a:	d008      	beq.n	800129e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800128c:	4b19      	ldr	r3, [pc, #100]	@ (80012f4 <HAL_RCC_ClockConfig+0x1bc>)
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	4916      	ldr	r1, [pc, #88]	@ (80012f4 <HAL_RCC_ClockConfig+0x1bc>)
 800129a:	4313      	orrs	r3, r2
 800129c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f003 0308 	and.w	r3, r3, #8
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d009      	beq.n	80012be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80012aa:	4b12      	ldr	r3, [pc, #72]	@ (80012f4 <HAL_RCC_ClockConfig+0x1bc>)
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	691b      	ldr	r3, [r3, #16]
 80012b6:	00db      	lsls	r3, r3, #3
 80012b8:	490e      	ldr	r1, [pc, #56]	@ (80012f4 <HAL_RCC_ClockConfig+0x1bc>)
 80012ba:	4313      	orrs	r3, r2
 80012bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80012be:	f000 f821 	bl	8001304 <HAL_RCC_GetSysClockFreq>
 80012c2:	4602      	mov	r2, r0
 80012c4:	4b0b      	ldr	r3, [pc, #44]	@ (80012f4 <HAL_RCC_ClockConfig+0x1bc>)
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	091b      	lsrs	r3, r3, #4
 80012ca:	f003 030f 	and.w	r3, r3, #15
 80012ce:	490a      	ldr	r1, [pc, #40]	@ (80012f8 <HAL_RCC_ClockConfig+0x1c0>)
 80012d0:	5ccb      	ldrb	r3, [r1, r3]
 80012d2:	fa22 f303 	lsr.w	r3, r2, r3
 80012d6:	4a09      	ldr	r2, [pc, #36]	@ (80012fc <HAL_RCC_ClockConfig+0x1c4>)
 80012d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80012da:	4b09      	ldr	r3, [pc, #36]	@ (8001300 <HAL_RCC_ClockConfig+0x1c8>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff fb58 	bl	8000994 <HAL_InitTick>

  return HAL_OK;
 80012e4:	2300      	movs	r3, #0
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3710      	adds	r7, #16
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	40023c00 	.word	0x40023c00
 80012f4:	40023800 	.word	0x40023800
 80012f8:	08004d0c 	.word	0x08004d0c
 80012fc:	20000000 	.word	0x20000000
 8001300:	20000004 	.word	0x20000004

08001304 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001304:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001308:	b090      	sub	sp, #64	@ 0x40
 800130a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800130c:	2300      	movs	r3, #0
 800130e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001310:	2300      	movs	r3, #0
 8001312:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001314:	2300      	movs	r3, #0
 8001316:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001318:	2300      	movs	r3, #0
 800131a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800131c:	4b59      	ldr	r3, [pc, #356]	@ (8001484 <HAL_RCC_GetSysClockFreq+0x180>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	f003 030c 	and.w	r3, r3, #12
 8001324:	2b08      	cmp	r3, #8
 8001326:	d00d      	beq.n	8001344 <HAL_RCC_GetSysClockFreq+0x40>
 8001328:	2b08      	cmp	r3, #8
 800132a:	f200 80a1 	bhi.w	8001470 <HAL_RCC_GetSysClockFreq+0x16c>
 800132e:	2b00      	cmp	r3, #0
 8001330:	d002      	beq.n	8001338 <HAL_RCC_GetSysClockFreq+0x34>
 8001332:	2b04      	cmp	r3, #4
 8001334:	d003      	beq.n	800133e <HAL_RCC_GetSysClockFreq+0x3a>
 8001336:	e09b      	b.n	8001470 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001338:	4b53      	ldr	r3, [pc, #332]	@ (8001488 <HAL_RCC_GetSysClockFreq+0x184>)
 800133a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800133c:	e09b      	b.n	8001476 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800133e:	4b53      	ldr	r3, [pc, #332]	@ (800148c <HAL_RCC_GetSysClockFreq+0x188>)
 8001340:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001342:	e098      	b.n	8001476 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001344:	4b4f      	ldr	r3, [pc, #316]	@ (8001484 <HAL_RCC_GetSysClockFreq+0x180>)
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800134c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800134e:	4b4d      	ldr	r3, [pc, #308]	@ (8001484 <HAL_RCC_GetSysClockFreq+0x180>)
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d028      	beq.n	80013ac <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800135a:	4b4a      	ldr	r3, [pc, #296]	@ (8001484 <HAL_RCC_GetSysClockFreq+0x180>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	099b      	lsrs	r3, r3, #6
 8001360:	2200      	movs	r2, #0
 8001362:	623b      	str	r3, [r7, #32]
 8001364:	627a      	str	r2, [r7, #36]	@ 0x24
 8001366:	6a3b      	ldr	r3, [r7, #32]
 8001368:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800136c:	2100      	movs	r1, #0
 800136e:	4b47      	ldr	r3, [pc, #284]	@ (800148c <HAL_RCC_GetSysClockFreq+0x188>)
 8001370:	fb03 f201 	mul.w	r2, r3, r1
 8001374:	2300      	movs	r3, #0
 8001376:	fb00 f303 	mul.w	r3, r0, r3
 800137a:	4413      	add	r3, r2
 800137c:	4a43      	ldr	r2, [pc, #268]	@ (800148c <HAL_RCC_GetSysClockFreq+0x188>)
 800137e:	fba0 1202 	umull	r1, r2, r0, r2
 8001382:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001384:	460a      	mov	r2, r1
 8001386:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001388:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800138a:	4413      	add	r3, r2
 800138c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800138e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001390:	2200      	movs	r2, #0
 8001392:	61bb      	str	r3, [r7, #24]
 8001394:	61fa      	str	r2, [r7, #28]
 8001396:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800139a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800139e:	f7fe ff1f 	bl	80001e0 <__aeabi_uldivmod>
 80013a2:	4602      	mov	r2, r0
 80013a4:	460b      	mov	r3, r1
 80013a6:	4613      	mov	r3, r2
 80013a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80013aa:	e053      	b.n	8001454 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013ac:	4b35      	ldr	r3, [pc, #212]	@ (8001484 <HAL_RCC_GetSysClockFreq+0x180>)
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	099b      	lsrs	r3, r3, #6
 80013b2:	2200      	movs	r2, #0
 80013b4:	613b      	str	r3, [r7, #16]
 80013b6:	617a      	str	r2, [r7, #20]
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80013be:	f04f 0b00 	mov.w	fp, #0
 80013c2:	4652      	mov	r2, sl
 80013c4:	465b      	mov	r3, fp
 80013c6:	f04f 0000 	mov.w	r0, #0
 80013ca:	f04f 0100 	mov.w	r1, #0
 80013ce:	0159      	lsls	r1, r3, #5
 80013d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80013d4:	0150      	lsls	r0, r2, #5
 80013d6:	4602      	mov	r2, r0
 80013d8:	460b      	mov	r3, r1
 80013da:	ebb2 080a 	subs.w	r8, r2, sl
 80013de:	eb63 090b 	sbc.w	r9, r3, fp
 80013e2:	f04f 0200 	mov.w	r2, #0
 80013e6:	f04f 0300 	mov.w	r3, #0
 80013ea:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80013ee:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80013f2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80013f6:	ebb2 0408 	subs.w	r4, r2, r8
 80013fa:	eb63 0509 	sbc.w	r5, r3, r9
 80013fe:	f04f 0200 	mov.w	r2, #0
 8001402:	f04f 0300 	mov.w	r3, #0
 8001406:	00eb      	lsls	r3, r5, #3
 8001408:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800140c:	00e2      	lsls	r2, r4, #3
 800140e:	4614      	mov	r4, r2
 8001410:	461d      	mov	r5, r3
 8001412:	eb14 030a 	adds.w	r3, r4, sl
 8001416:	603b      	str	r3, [r7, #0]
 8001418:	eb45 030b 	adc.w	r3, r5, fp
 800141c:	607b      	str	r3, [r7, #4]
 800141e:	f04f 0200 	mov.w	r2, #0
 8001422:	f04f 0300 	mov.w	r3, #0
 8001426:	e9d7 4500 	ldrd	r4, r5, [r7]
 800142a:	4629      	mov	r1, r5
 800142c:	028b      	lsls	r3, r1, #10
 800142e:	4621      	mov	r1, r4
 8001430:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001434:	4621      	mov	r1, r4
 8001436:	028a      	lsls	r2, r1, #10
 8001438:	4610      	mov	r0, r2
 800143a:	4619      	mov	r1, r3
 800143c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800143e:	2200      	movs	r2, #0
 8001440:	60bb      	str	r3, [r7, #8]
 8001442:	60fa      	str	r2, [r7, #12]
 8001444:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001448:	f7fe feca 	bl	80001e0 <__aeabi_uldivmod>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	4613      	mov	r3, r2
 8001452:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001454:	4b0b      	ldr	r3, [pc, #44]	@ (8001484 <HAL_RCC_GetSysClockFreq+0x180>)
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	0c1b      	lsrs	r3, r3, #16
 800145a:	f003 0303 	and.w	r3, r3, #3
 800145e:	3301      	adds	r3, #1
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001464:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001468:	fbb2 f3f3 	udiv	r3, r2, r3
 800146c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800146e:	e002      	b.n	8001476 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001470:	4b05      	ldr	r3, [pc, #20]	@ (8001488 <HAL_RCC_GetSysClockFreq+0x184>)
 8001472:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001474:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001478:	4618      	mov	r0, r3
 800147a:	3740      	adds	r7, #64	@ 0x40
 800147c:	46bd      	mov	sp, r7
 800147e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001482:	bf00      	nop
 8001484:	40023800 	.word	0x40023800
 8001488:	00f42400 	.word	0x00f42400
 800148c:	017d7840 	.word	0x017d7840

08001490 <__NVIC_SetPriority>:
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	6039      	str	r1, [r7, #0]
 800149a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800149c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	db0a      	blt.n	80014ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	b2da      	uxtb	r2, r3
 80014a8:	490c      	ldr	r1, [pc, #48]	@ (80014dc <__NVIC_SetPriority+0x4c>)
 80014aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ae:	0112      	lsls	r2, r2, #4
 80014b0:	b2d2      	uxtb	r2, r2
 80014b2:	440b      	add	r3, r1
 80014b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80014b8:	e00a      	b.n	80014d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	4908      	ldr	r1, [pc, #32]	@ (80014e0 <__NVIC_SetPriority+0x50>)
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	f003 030f 	and.w	r3, r3, #15
 80014c6:	3b04      	subs	r3, #4
 80014c8:	0112      	lsls	r2, r2, #4
 80014ca:	b2d2      	uxtb	r2, r2
 80014cc:	440b      	add	r3, r1
 80014ce:	761a      	strb	r2, [r3, #24]
}
 80014d0:	bf00      	nop
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr
 80014dc:	e000e100 	.word	0xe000e100
 80014e0:	e000ed00 	.word	0xe000ed00

080014e4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80014e8:	2100      	movs	r1, #0
 80014ea:	f06f 0004 	mvn.w	r0, #4
 80014ee:	f7ff ffcf 	bl	8001490 <__NVIC_SetPriority>
#endif
}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80014fe:	f3ef 8305 	mrs	r3, IPSR
 8001502:	603b      	str	r3, [r7, #0]
  return(result);
 8001504:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001506:	2b00      	cmp	r3, #0
 8001508:	d003      	beq.n	8001512 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800150a:	f06f 0305 	mvn.w	r3, #5
 800150e:	607b      	str	r3, [r7, #4]
 8001510:	e00c      	b.n	800152c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001512:	4b0a      	ldr	r3, [pc, #40]	@ (800153c <osKernelInitialize+0x44>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d105      	bne.n	8001526 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800151a:	4b08      	ldr	r3, [pc, #32]	@ (800153c <osKernelInitialize+0x44>)
 800151c:	2201      	movs	r2, #1
 800151e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001520:	2300      	movs	r3, #0
 8001522:	607b      	str	r3, [r7, #4]
 8001524:	e002      	b.n	800152c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8001526:	f04f 33ff 	mov.w	r3, #4294967295
 800152a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800152c:	687b      	ldr	r3, [r7, #4]
}
 800152e:	4618      	mov	r0, r3
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	20000058 	.word	0x20000058

08001540 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001546:	f3ef 8305 	mrs	r3, IPSR
 800154a:	603b      	str	r3, [r7, #0]
  return(result);
 800154c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800154e:	2b00      	cmp	r3, #0
 8001550:	d003      	beq.n	800155a <osKernelStart+0x1a>
    stat = osErrorISR;
 8001552:	f06f 0305 	mvn.w	r3, #5
 8001556:	607b      	str	r3, [r7, #4]
 8001558:	e010      	b.n	800157c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800155a:	4b0b      	ldr	r3, [pc, #44]	@ (8001588 <osKernelStart+0x48>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	2b01      	cmp	r3, #1
 8001560:	d109      	bne.n	8001576 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8001562:	f7ff ffbf 	bl	80014e4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8001566:	4b08      	ldr	r3, [pc, #32]	@ (8001588 <osKernelStart+0x48>)
 8001568:	2202      	movs	r2, #2
 800156a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800156c:	f001 fa68 	bl	8002a40 <vTaskStartScheduler>
      stat = osOK;
 8001570:	2300      	movs	r3, #0
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	e002      	b.n	800157c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8001576:	f04f 33ff 	mov.w	r3, #4294967295
 800157a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800157c:	687b      	ldr	r3, [r7, #4]
}
 800157e:	4618      	mov	r0, r3
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	20000058 	.word	0x20000058

0800158c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800158c:	b580      	push	{r7, lr}
 800158e:	b08e      	sub	sp, #56	@ 0x38
 8001590:	af04      	add	r7, sp, #16
 8001592:	60f8      	str	r0, [r7, #12]
 8001594:	60b9      	str	r1, [r7, #8]
 8001596:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001598:	2300      	movs	r3, #0
 800159a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800159c:	f3ef 8305 	mrs	r3, IPSR
 80015a0:	617b      	str	r3, [r7, #20]
  return(result);
 80015a2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d17e      	bne.n	80016a6 <osThreadNew+0x11a>
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d07b      	beq.n	80016a6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80015ae:	2380      	movs	r3, #128	@ 0x80
 80015b0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80015b2:	2318      	movs	r3, #24
 80015b4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80015ba:	f04f 33ff 	mov.w	r3, #4294967295
 80015be:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d045      	beq.n	8001652 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d002      	beq.n	80015d4 <osThreadNew+0x48>
        name = attr->name;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d002      	beq.n	80015e2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d008      	beq.n	80015fa <osThreadNew+0x6e>
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	2b38      	cmp	r3, #56	@ 0x38
 80015ec:	d805      	bhi.n	80015fa <osThreadNew+0x6e>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <osThreadNew+0x72>
        return (NULL);
 80015fa:	2300      	movs	r3, #0
 80015fc:	e054      	b.n	80016a8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	695b      	ldr	r3, [r3, #20]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d003      	beq.n	800160e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	695b      	ldr	r3, [r3, #20]
 800160a:	089b      	lsrs	r3, r3, #2
 800160c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d00e      	beq.n	8001634 <osThreadNew+0xa8>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	68db      	ldr	r3, [r3, #12]
 800161a:	2b5b      	cmp	r3, #91	@ 0x5b
 800161c:	d90a      	bls.n	8001634 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001622:	2b00      	cmp	r3, #0
 8001624:	d006      	beq.n	8001634 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	695b      	ldr	r3, [r3, #20]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d002      	beq.n	8001634 <osThreadNew+0xa8>
        mem = 1;
 800162e:	2301      	movs	r3, #1
 8001630:	61bb      	str	r3, [r7, #24]
 8001632:	e010      	b.n	8001656 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d10c      	bne.n	8001656 <osThreadNew+0xca>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	68db      	ldr	r3, [r3, #12]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d108      	bne.n	8001656 <osThreadNew+0xca>
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	691b      	ldr	r3, [r3, #16]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d104      	bne.n	8001656 <osThreadNew+0xca>
          mem = 0;
 800164c:	2300      	movs	r3, #0
 800164e:	61bb      	str	r3, [r7, #24]
 8001650:	e001      	b.n	8001656 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8001652:	2300      	movs	r3, #0
 8001654:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8001656:	69bb      	ldr	r3, [r7, #24]
 8001658:	2b01      	cmp	r3, #1
 800165a:	d110      	bne.n	800167e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001664:	9202      	str	r2, [sp, #8]
 8001666:	9301      	str	r3, [sp, #4]
 8001668:	69fb      	ldr	r3, [r7, #28]
 800166a:	9300      	str	r3, [sp, #0]
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	6a3a      	ldr	r2, [r7, #32]
 8001670:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001672:	68f8      	ldr	r0, [r7, #12]
 8001674:	f001 f808 	bl	8002688 <xTaskCreateStatic>
 8001678:	4603      	mov	r3, r0
 800167a:	613b      	str	r3, [r7, #16]
 800167c:	e013      	b.n	80016a6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800167e:	69bb      	ldr	r3, [r7, #24]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d110      	bne.n	80016a6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001684:	6a3b      	ldr	r3, [r7, #32]
 8001686:	b29a      	uxth	r2, r3
 8001688:	f107 0310 	add.w	r3, r7, #16
 800168c:	9301      	str	r3, [sp, #4]
 800168e:	69fb      	ldr	r3, [r7, #28]
 8001690:	9300      	str	r3, [sp, #0]
 8001692:	68bb      	ldr	r3, [r7, #8]
 8001694:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001696:	68f8      	ldr	r0, [r7, #12]
 8001698:	f001 f856 	bl	8002748 <xTaskCreate>
 800169c:	4603      	mov	r3, r0
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d001      	beq.n	80016a6 <osThreadNew+0x11a>
            hTask = NULL;
 80016a2:	2300      	movs	r3, #0
 80016a4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80016a6:	693b      	ldr	r3, [r7, #16]
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3728      	adds	r7, #40	@ 0x28
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80016b8:	f3ef 8305 	mrs	r3, IPSR
 80016bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80016be:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d003      	beq.n	80016cc <osDelay+0x1c>
    stat = osErrorISR;
 80016c4:	f06f 0305 	mvn.w	r3, #5
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	e007      	b.n	80016dc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80016cc:	2300      	movs	r3, #0
 80016ce:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d002      	beq.n	80016dc <osDelay+0x2c>
      vTaskDelay(ticks);
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f001 f97c 	bl	80029d4 <vTaskDelay>
    }
  }

  return (stat);
 80016dc:	68fb      	ldr	r3, [r7, #12]
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3710      	adds	r7, #16
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}

080016e6 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80016e6:	b580      	push	{r7, lr}
 80016e8:	b08a      	sub	sp, #40	@ 0x28
 80016ea:	af02      	add	r7, sp, #8
 80016ec:	60f8      	str	r0, [r7, #12]
 80016ee:	60b9      	str	r1, [r7, #8]
 80016f0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80016f2:	2300      	movs	r3, #0
 80016f4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80016f6:	f3ef 8305 	mrs	r3, IPSR
 80016fa:	613b      	str	r3, [r7, #16]
  return(result);
 80016fc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d15f      	bne.n	80017c2 <osMessageQueueNew+0xdc>
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d05c      	beq.n	80017c2 <osMessageQueueNew+0xdc>
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d059      	beq.n	80017c2 <osMessageQueueNew+0xdc>
    mem = -1;
 800170e:	f04f 33ff 	mov.w	r3, #4294967295
 8001712:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d029      	beq.n	800176e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d012      	beq.n	8001748 <osMessageQueueNew+0x62>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	2b4f      	cmp	r3, #79	@ 0x4f
 8001728:	d90e      	bls.n	8001748 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800172e:	2b00      	cmp	r3, #0
 8001730:	d00a      	beq.n	8001748 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	695a      	ldr	r2, [r3, #20]
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	68b9      	ldr	r1, [r7, #8]
 800173a:	fb01 f303 	mul.w	r3, r1, r3
 800173e:	429a      	cmp	r2, r3
 8001740:	d302      	bcc.n	8001748 <osMessageQueueNew+0x62>
        mem = 1;
 8001742:	2301      	movs	r3, #1
 8001744:	61bb      	str	r3, [r7, #24]
 8001746:	e014      	b.n	8001772 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d110      	bne.n	8001772 <osMessageQueueNew+0x8c>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d10c      	bne.n	8001772 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800175c:	2b00      	cmp	r3, #0
 800175e:	d108      	bne.n	8001772 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	695b      	ldr	r3, [r3, #20]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d104      	bne.n	8001772 <osMessageQueueNew+0x8c>
          mem = 0;
 8001768:	2300      	movs	r3, #0
 800176a:	61bb      	str	r3, [r7, #24]
 800176c:	e001      	b.n	8001772 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d10b      	bne.n	8001790 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	691a      	ldr	r2, [r3, #16]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	2100      	movs	r1, #0
 8001782:	9100      	str	r1, [sp, #0]
 8001784:	68b9      	ldr	r1, [r7, #8]
 8001786:	68f8      	ldr	r0, [r7, #12]
 8001788:	f000 fa30 	bl	8001bec <xQueueGenericCreateStatic>
 800178c:	61f8      	str	r0, [r7, #28]
 800178e:	e008      	b.n	80017a2 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d105      	bne.n	80017a2 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8001796:	2200      	movs	r2, #0
 8001798:	68b9      	ldr	r1, [r7, #8]
 800179a:	68f8      	ldr	r0, [r7, #12]
 800179c:	f000 faa3 	bl	8001ce6 <xQueueGenericCreate>
 80017a0:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d00c      	beq.n	80017c2 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d003      	beq.n	80017b6 <osMessageQueueNew+0xd0>
        name = attr->name;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	617b      	str	r3, [r7, #20]
 80017b4:	e001      	b.n	80017ba <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80017ba:	6979      	ldr	r1, [r7, #20]
 80017bc:	69f8      	ldr	r0, [r7, #28]
 80017be:	f000 ff05 	bl	80025cc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80017c2:	69fb      	ldr	r3, [r7, #28]
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3720      	adds	r7, #32
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b088      	sub	sp, #32
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	603b      	str	r3, [r7, #0]
 80017d8:	4613      	mov	r3, r2
 80017da:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80017e0:	2300      	movs	r3, #0
 80017e2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80017e4:	f3ef 8305 	mrs	r3, IPSR
 80017e8:	617b      	str	r3, [r7, #20]
  return(result);
 80017ea:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d028      	beq.n	8001842 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80017f0:	69bb      	ldr	r3, [r7, #24]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d005      	beq.n	8001802 <osMessageQueuePut+0x36>
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d002      	beq.n	8001802 <osMessageQueuePut+0x36>
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d003      	beq.n	800180a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8001802:	f06f 0303 	mvn.w	r3, #3
 8001806:	61fb      	str	r3, [r7, #28]
 8001808:	e038      	b.n	800187c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800180a:	2300      	movs	r3, #0
 800180c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800180e:	f107 0210 	add.w	r2, r7, #16
 8001812:	2300      	movs	r3, #0
 8001814:	68b9      	ldr	r1, [r7, #8]
 8001816:	69b8      	ldr	r0, [r7, #24]
 8001818:	f000 fbc6 	bl	8001fa8 <xQueueGenericSendFromISR>
 800181c:	4603      	mov	r3, r0
 800181e:	2b01      	cmp	r3, #1
 8001820:	d003      	beq.n	800182a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8001822:	f06f 0302 	mvn.w	r3, #2
 8001826:	61fb      	str	r3, [r7, #28]
 8001828:	e028      	b.n	800187c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d025      	beq.n	800187c <osMessageQueuePut+0xb0>
 8001830:	4b15      	ldr	r3, [pc, #84]	@ (8001888 <osMessageQueuePut+0xbc>)
 8001832:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001836:	601a      	str	r2, [r3, #0]
 8001838:	f3bf 8f4f 	dsb	sy
 800183c:	f3bf 8f6f 	isb	sy
 8001840:	e01c      	b.n	800187c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d002      	beq.n	800184e <osMessageQueuePut+0x82>
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d103      	bne.n	8001856 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800184e:	f06f 0303 	mvn.w	r3, #3
 8001852:	61fb      	str	r3, [r7, #28]
 8001854:	e012      	b.n	800187c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8001856:	2300      	movs	r3, #0
 8001858:	683a      	ldr	r2, [r7, #0]
 800185a:	68b9      	ldr	r1, [r7, #8]
 800185c:	69b8      	ldr	r0, [r7, #24]
 800185e:	f000 faa1 	bl	8001da4 <xQueueGenericSend>
 8001862:	4603      	mov	r3, r0
 8001864:	2b01      	cmp	r3, #1
 8001866:	d009      	beq.n	800187c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d003      	beq.n	8001876 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800186e:	f06f 0301 	mvn.w	r3, #1
 8001872:	61fb      	str	r3, [r7, #28]
 8001874:	e002      	b.n	800187c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8001876:	f06f 0302 	mvn.w	r3, #2
 800187a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800187c:	69fb      	ldr	r3, [r7, #28]
}
 800187e:	4618      	mov	r0, r3
 8001880:	3720      	adds	r7, #32
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	e000ed04 	.word	0xe000ed04

0800188c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800188c:	b580      	push	{r7, lr}
 800188e:	b088      	sub	sp, #32
 8001890:	af00      	add	r7, sp, #0
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	60b9      	str	r1, [r7, #8]
 8001896:	607a      	str	r2, [r7, #4]
 8001898:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800189e:	2300      	movs	r3, #0
 80018a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80018a2:	f3ef 8305 	mrs	r3, IPSR
 80018a6:	617b      	str	r3, [r7, #20]
  return(result);
 80018a8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d028      	beq.n	8001900 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80018ae:	69bb      	ldr	r3, [r7, #24]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d005      	beq.n	80018c0 <osMessageQueueGet+0x34>
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d002      	beq.n	80018c0 <osMessageQueueGet+0x34>
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d003      	beq.n	80018c8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80018c0:	f06f 0303 	mvn.w	r3, #3
 80018c4:	61fb      	str	r3, [r7, #28]
 80018c6:	e037      	b.n	8001938 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80018c8:	2300      	movs	r3, #0
 80018ca:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80018cc:	f107 0310 	add.w	r3, r7, #16
 80018d0:	461a      	mov	r2, r3
 80018d2:	68b9      	ldr	r1, [r7, #8]
 80018d4:	69b8      	ldr	r0, [r7, #24]
 80018d6:	f000 fce7 	bl	80022a8 <xQueueReceiveFromISR>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d003      	beq.n	80018e8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80018e0:	f06f 0302 	mvn.w	r3, #2
 80018e4:	61fb      	str	r3, [r7, #28]
 80018e6:	e027      	b.n	8001938 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d024      	beq.n	8001938 <osMessageQueueGet+0xac>
 80018ee:	4b15      	ldr	r3, [pc, #84]	@ (8001944 <osMessageQueueGet+0xb8>)
 80018f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80018f4:	601a      	str	r2, [r3, #0]
 80018f6:	f3bf 8f4f 	dsb	sy
 80018fa:	f3bf 8f6f 	isb	sy
 80018fe:	e01b      	b.n	8001938 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8001900:	69bb      	ldr	r3, [r7, #24]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d002      	beq.n	800190c <osMessageQueueGet+0x80>
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d103      	bne.n	8001914 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800190c:	f06f 0303 	mvn.w	r3, #3
 8001910:	61fb      	str	r3, [r7, #28]
 8001912:	e011      	b.n	8001938 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8001914:	683a      	ldr	r2, [r7, #0]
 8001916:	68b9      	ldr	r1, [r7, #8]
 8001918:	69b8      	ldr	r0, [r7, #24]
 800191a:	f000 fbe3 	bl	80020e4 <xQueueReceive>
 800191e:	4603      	mov	r3, r0
 8001920:	2b01      	cmp	r3, #1
 8001922:	d009      	beq.n	8001938 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d003      	beq.n	8001932 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800192a:	f06f 0301 	mvn.w	r3, #1
 800192e:	61fb      	str	r3, [r7, #28]
 8001930:	e002      	b.n	8001938 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8001932:	f06f 0302 	mvn.w	r3, #2
 8001936:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8001938:	69fb      	ldr	r3, [r7, #28]
}
 800193a:	4618      	mov	r0, r3
 800193c:	3720      	adds	r7, #32
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	e000ed04 	.word	0xe000ed04

08001948 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001948:	b480      	push	{r7}
 800194a:	b085      	sub	sp, #20
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	4a07      	ldr	r2, [pc, #28]	@ (8001974 <vApplicationGetIdleTaskMemory+0x2c>)
 8001958:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	4a06      	ldr	r2, [pc, #24]	@ (8001978 <vApplicationGetIdleTaskMemory+0x30>)
 800195e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2280      	movs	r2, #128	@ 0x80
 8001964:	601a      	str	r2, [r3, #0]
}
 8001966:	bf00      	nop
 8001968:	3714      	adds	r7, #20
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	2000005c 	.word	0x2000005c
 8001978:	200000b8 	.word	0x200000b8

0800197c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800197c:	b480      	push	{r7}
 800197e:	b085      	sub	sp, #20
 8001980:	af00      	add	r7, sp, #0
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	60b9      	str	r1, [r7, #8]
 8001986:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	4a07      	ldr	r2, [pc, #28]	@ (80019a8 <vApplicationGetTimerTaskMemory+0x2c>)
 800198c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	4a06      	ldr	r2, [pc, #24]	@ (80019ac <vApplicationGetTimerTaskMemory+0x30>)
 8001992:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800199a:	601a      	str	r2, [r3, #0]
}
 800199c:	bf00      	nop
 800199e:	3714      	adds	r7, #20
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr
 80019a8:	200002b8 	.word	0x200002b8
 80019ac:	20000314 	.word	0x20000314

080019b0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f103 0208 	add.w	r2, r3, #8
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f04f 32ff 	mov.w	r2, #4294967295
 80019c8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f103 0208 	add.w	r2, r3, #8
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f103 0208 	add.w	r2, r3, #8
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80019e4:	bf00      	nop
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2200      	movs	r2, #0
 80019fc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80019fe:	bf00      	nop
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr

08001a0a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	b085      	sub	sp, #20
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
 8001a12:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	68fa      	ldr	r2, [r7, #12]
 8001a1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	689a      	ldr	r2, [r3, #8]
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	683a      	ldr	r2, [r7, #0]
 8001a2e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	683a      	ldr	r2, [r7, #0]
 8001a34:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	1c5a      	adds	r2, r3, #1
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	601a      	str	r2, [r3, #0]
}
 8001a46:	bf00      	nop
 8001a48:	3714      	adds	r7, #20
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001a52:	b480      	push	{r7}
 8001a54:	b085      	sub	sp, #20
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
 8001a5a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a68:	d103      	bne.n	8001a72 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	691b      	ldr	r3, [r3, #16]
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	e00c      	b.n	8001a8c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	3308      	adds	r3, #8
 8001a76:	60fb      	str	r3, [r7, #12]
 8001a78:	e002      	b.n	8001a80 <vListInsert+0x2e>
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	60fb      	str	r3, [r7, #12]
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	68ba      	ldr	r2, [r7, #8]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d2f6      	bcs.n	8001a7a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	685a      	ldr	r2, [r3, #4]
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	683a      	ldr	r2, [r7, #0]
 8001a9a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	68fa      	ldr	r2, [r7, #12]
 8001aa0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	683a      	ldr	r2, [r7, #0]
 8001aa6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	687a      	ldr	r2, [r7, #4]
 8001aac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	1c5a      	adds	r2, r3, #1
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	601a      	str	r2, [r3, #0]
}
 8001ab8:	bf00      	nop
 8001aba:	3714      	adds	r7, #20
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b085      	sub	sp, #20
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	691b      	ldr	r3, [r3, #16]
 8001ad0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	687a      	ldr	r2, [r7, #4]
 8001ad8:	6892      	ldr	r2, [r2, #8]
 8001ada:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	6852      	ldr	r2, [r2, #4]
 8001ae4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	687a      	ldr	r2, [r7, #4]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d103      	bne.n	8001af8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689a      	ldr	r2, [r3, #8]
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2200      	movs	r2, #0
 8001afc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	1e5a      	subs	r2, r3, #1
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3714      	adds	r7, #20
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr

08001b18 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d10b      	bne.n	8001b44 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001b2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b30:	f383 8811 	msr	BASEPRI, r3
 8001b34:	f3bf 8f6f 	isb	sy
 8001b38:	f3bf 8f4f 	dsb	sy
 8001b3c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001b3e:	bf00      	nop
 8001b40:	bf00      	nop
 8001b42:	e7fd      	b.n	8001b40 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8001b44:	f002 f938 	bl	8003db8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b50:	68f9      	ldr	r1, [r7, #12]
 8001b52:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001b54:	fb01 f303 	mul.w	r3, r1, r3
 8001b58:	441a      	add	r2, r3
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	2200      	movs	r2, #0
 8001b62:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b74:	3b01      	subs	r3, #1
 8001b76:	68f9      	ldr	r1, [r7, #12]
 8001b78:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001b7a:	fb01 f303 	mul.w	r3, r1, r3
 8001b7e:	441a      	add	r2, r3
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	22ff      	movs	r2, #255	@ 0xff
 8001b88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	22ff      	movs	r2, #255	@ 0xff
 8001b90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d114      	bne.n	8001bc4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	691b      	ldr	r3, [r3, #16]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d01a      	beq.n	8001bd8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	3310      	adds	r3, #16
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f001 f9d8 	bl	8002f5c <xTaskRemoveFromEventList>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d012      	beq.n	8001bd8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8001be8 <xQueueGenericReset+0xd0>)
 8001bb4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	f3bf 8f4f 	dsb	sy
 8001bbe:	f3bf 8f6f 	isb	sy
 8001bc2:	e009      	b.n	8001bd8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	3310      	adds	r3, #16
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff fef1 	bl	80019b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	3324      	adds	r3, #36	@ 0x24
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff feec 	bl	80019b0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001bd8:	f002 f920 	bl	8003e1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001bdc:	2301      	movs	r3, #1
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3710      	adds	r7, #16
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	e000ed04 	.word	0xe000ed04

08001bec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b08e      	sub	sp, #56	@ 0x38
 8001bf0:	af02      	add	r7, sp, #8
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
 8001bf8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d10b      	bne.n	8001c18 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8001c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c04:	f383 8811 	msr	BASEPRI, r3
 8001c08:	f3bf 8f6f 	isb	sy
 8001c0c:	f3bf 8f4f 	dsb	sy
 8001c10:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001c12:	bf00      	nop
 8001c14:	bf00      	nop
 8001c16:	e7fd      	b.n	8001c14 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d10b      	bne.n	8001c36 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8001c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c22:	f383 8811 	msr	BASEPRI, r3
 8001c26:	f3bf 8f6f 	isb	sy
 8001c2a:	f3bf 8f4f 	dsb	sy
 8001c2e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001c30:	bf00      	nop
 8001c32:	bf00      	nop
 8001c34:	e7fd      	b.n	8001c32 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d002      	beq.n	8001c42 <xQueueGenericCreateStatic+0x56>
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <xQueueGenericCreateStatic+0x5a>
 8001c42:	2301      	movs	r3, #1
 8001c44:	e000      	b.n	8001c48 <xQueueGenericCreateStatic+0x5c>
 8001c46:	2300      	movs	r3, #0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d10b      	bne.n	8001c64 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8001c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c50:	f383 8811 	msr	BASEPRI, r3
 8001c54:	f3bf 8f6f 	isb	sy
 8001c58:	f3bf 8f4f 	dsb	sy
 8001c5c:	623b      	str	r3, [r7, #32]
}
 8001c5e:	bf00      	nop
 8001c60:	bf00      	nop
 8001c62:	e7fd      	b.n	8001c60 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d102      	bne.n	8001c70 <xQueueGenericCreateStatic+0x84>
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d101      	bne.n	8001c74 <xQueueGenericCreateStatic+0x88>
 8001c70:	2301      	movs	r3, #1
 8001c72:	e000      	b.n	8001c76 <xQueueGenericCreateStatic+0x8a>
 8001c74:	2300      	movs	r3, #0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d10b      	bne.n	8001c92 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8001c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c7e:	f383 8811 	msr	BASEPRI, r3
 8001c82:	f3bf 8f6f 	isb	sy
 8001c86:	f3bf 8f4f 	dsb	sy
 8001c8a:	61fb      	str	r3, [r7, #28]
}
 8001c8c:	bf00      	nop
 8001c8e:	bf00      	nop
 8001c90:	e7fd      	b.n	8001c8e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001c92:	2350      	movs	r3, #80	@ 0x50
 8001c94:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	2b50      	cmp	r3, #80	@ 0x50
 8001c9a:	d00b      	beq.n	8001cb4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8001c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ca0:	f383 8811 	msr	BASEPRI, r3
 8001ca4:	f3bf 8f6f 	isb	sy
 8001ca8:	f3bf 8f4f 	dsb	sy
 8001cac:	61bb      	str	r3, [r7, #24]
}
 8001cae:	bf00      	nop
 8001cb0:	bf00      	nop
 8001cb2:	e7fd      	b.n	8001cb0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8001cb4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8001cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d00d      	beq.n	8001cdc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001cc8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8001ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cce:	9300      	str	r3, [sp, #0]
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	687a      	ldr	r2, [r7, #4]
 8001cd4:	68b9      	ldr	r1, [r7, #8]
 8001cd6:	68f8      	ldr	r0, [r7, #12]
 8001cd8:	f000 f840 	bl	8001d5c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3730      	adds	r7, #48	@ 0x30
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}

08001ce6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b08a      	sub	sp, #40	@ 0x28
 8001cea:	af02      	add	r7, sp, #8
 8001cec:	60f8      	str	r0, [r7, #12]
 8001cee:	60b9      	str	r1, [r7, #8]
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d10b      	bne.n	8001d12 <xQueueGenericCreate+0x2c>
	__asm volatile
 8001cfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001cfe:	f383 8811 	msr	BASEPRI, r3
 8001d02:	f3bf 8f6f 	isb	sy
 8001d06:	f3bf 8f4f 	dsb	sy
 8001d0a:	613b      	str	r3, [r7, #16]
}
 8001d0c:	bf00      	nop
 8001d0e:	bf00      	nop
 8001d10:	e7fd      	b.n	8001d0e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	68ba      	ldr	r2, [r7, #8]
 8001d16:	fb02 f303 	mul.w	r3, r2, r3
 8001d1a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	3350      	adds	r3, #80	@ 0x50
 8001d20:	4618      	mov	r0, r3
 8001d22:	f002 f96b 	bl	8003ffc <pvPortMalloc>
 8001d26:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d011      	beq.n	8001d52 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001d2e:	69bb      	ldr	r3, [r7, #24]
 8001d30:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	3350      	adds	r3, #80	@ 0x50
 8001d36:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001d40:	79fa      	ldrb	r2, [r7, #7]
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	9300      	str	r3, [sp, #0]
 8001d46:	4613      	mov	r3, r2
 8001d48:	697a      	ldr	r2, [r7, #20]
 8001d4a:	68b9      	ldr	r1, [r7, #8]
 8001d4c:	68f8      	ldr	r0, [r7, #12]
 8001d4e:	f000 f805 	bl	8001d5c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001d52:	69bb      	ldr	r3, [r7, #24]
	}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3720      	adds	r7, #32
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	60b9      	str	r1, [r7, #8]
 8001d66:	607a      	str	r2, [r7, #4]
 8001d68:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d103      	bne.n	8001d78 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	601a      	str	r2, [r3, #0]
 8001d76:	e002      	b.n	8001d7e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001d78:	69bb      	ldr	r3, [r7, #24]
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	68fa      	ldr	r2, [r7, #12]
 8001d82:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	68ba      	ldr	r2, [r7, #8]
 8001d88:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001d8a:	2101      	movs	r1, #1
 8001d8c:	69b8      	ldr	r0, [r7, #24]
 8001d8e:	f7ff fec3 	bl	8001b18 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	78fa      	ldrb	r2, [r7, #3]
 8001d96:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001d9a:	bf00      	nop
 8001d9c:	3710      	adds	r7, #16
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
	...

08001da4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08e      	sub	sp, #56	@ 0x38
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	60b9      	str	r1, [r7, #8]
 8001dae:	607a      	str	r2, [r7, #4]
 8001db0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001db2:	2300      	movs	r3, #0
 8001db4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8001dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d10b      	bne.n	8001dd8 <xQueueGenericSend+0x34>
	__asm volatile
 8001dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001dc4:	f383 8811 	msr	BASEPRI, r3
 8001dc8:	f3bf 8f6f 	isb	sy
 8001dcc:	f3bf 8f4f 	dsb	sy
 8001dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001dd2:	bf00      	nop
 8001dd4:	bf00      	nop
 8001dd6:	e7fd      	b.n	8001dd4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d103      	bne.n	8001de6 <xQueueGenericSend+0x42>
 8001dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d101      	bne.n	8001dea <xQueueGenericSend+0x46>
 8001de6:	2301      	movs	r3, #1
 8001de8:	e000      	b.n	8001dec <xQueueGenericSend+0x48>
 8001dea:	2300      	movs	r3, #0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d10b      	bne.n	8001e08 <xQueueGenericSend+0x64>
	__asm volatile
 8001df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001df4:	f383 8811 	msr	BASEPRI, r3
 8001df8:	f3bf 8f6f 	isb	sy
 8001dfc:	f3bf 8f4f 	dsb	sy
 8001e00:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001e02:	bf00      	nop
 8001e04:	bf00      	nop
 8001e06:	e7fd      	b.n	8001e04 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d103      	bne.n	8001e16 <xQueueGenericSend+0x72>
 8001e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d101      	bne.n	8001e1a <xQueueGenericSend+0x76>
 8001e16:	2301      	movs	r3, #1
 8001e18:	e000      	b.n	8001e1c <xQueueGenericSend+0x78>
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d10b      	bne.n	8001e38 <xQueueGenericSend+0x94>
	__asm volatile
 8001e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e24:	f383 8811 	msr	BASEPRI, r3
 8001e28:	f3bf 8f6f 	isb	sy
 8001e2c:	f3bf 8f4f 	dsb	sy
 8001e30:	623b      	str	r3, [r7, #32]
}
 8001e32:	bf00      	nop
 8001e34:	bf00      	nop
 8001e36:	e7fd      	b.n	8001e34 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001e38:	f001 fa50 	bl	80032dc <xTaskGetSchedulerState>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d102      	bne.n	8001e48 <xQueueGenericSend+0xa4>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d101      	bne.n	8001e4c <xQueueGenericSend+0xa8>
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e000      	b.n	8001e4e <xQueueGenericSend+0xaa>
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d10b      	bne.n	8001e6a <xQueueGenericSend+0xc6>
	__asm volatile
 8001e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e56:	f383 8811 	msr	BASEPRI, r3
 8001e5a:	f3bf 8f6f 	isb	sy
 8001e5e:	f3bf 8f4f 	dsb	sy
 8001e62:	61fb      	str	r3, [r7, #28]
}
 8001e64:	bf00      	nop
 8001e66:	bf00      	nop
 8001e68:	e7fd      	b.n	8001e66 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001e6a:	f001 ffa5 	bl	8003db8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d302      	bcc.n	8001e80 <xQueueGenericSend+0xdc>
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	d129      	bne.n	8001ed4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001e80:	683a      	ldr	r2, [r7, #0]
 8001e82:	68b9      	ldr	r1, [r7, #8]
 8001e84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001e86:	f000 fa91 	bl	80023ac <prvCopyDataToQueue>
 8001e8a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d010      	beq.n	8001eb6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e96:	3324      	adds	r3, #36	@ 0x24
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f001 f85f 	bl	8002f5c <xTaskRemoveFromEventList>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d013      	beq.n	8001ecc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001ea4:	4b3f      	ldr	r3, [pc, #252]	@ (8001fa4 <xQueueGenericSend+0x200>)
 8001ea6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	f3bf 8f4f 	dsb	sy
 8001eb0:	f3bf 8f6f 	isb	sy
 8001eb4:	e00a      	b.n	8001ecc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001eb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d007      	beq.n	8001ecc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001ebc:	4b39      	ldr	r3, [pc, #228]	@ (8001fa4 <xQueueGenericSend+0x200>)
 8001ebe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	f3bf 8f4f 	dsb	sy
 8001ec8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001ecc:	f001 ffa6 	bl	8003e1c <vPortExitCritical>
				return pdPASS;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e063      	b.n	8001f9c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d103      	bne.n	8001ee2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001eda:	f001 ff9f 	bl	8003e1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	e05c      	b.n	8001f9c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d106      	bne.n	8001ef6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001ee8:	f107 0314 	add.w	r3, r7, #20
 8001eec:	4618      	mov	r0, r3
 8001eee:	f001 f899 	bl	8003024 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001ef6:	f001 ff91 	bl	8003e1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001efa:	f000 fe09 	bl	8002b10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001efe:	f001 ff5b 	bl	8003db8 <vPortEnterCritical>
 8001f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001f08:	b25b      	sxtb	r3, r3
 8001f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f0e:	d103      	bne.n	8001f18 <xQueueGenericSend+0x174>
 8001f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f12:	2200      	movs	r2, #0
 8001f14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f1a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001f1e:	b25b      	sxtb	r3, r3
 8001f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f24:	d103      	bne.n	8001f2e <xQueueGenericSend+0x18a>
 8001f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001f2e:	f001 ff75 	bl	8003e1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001f32:	1d3a      	adds	r2, r7, #4
 8001f34:	f107 0314 	add.w	r3, r7, #20
 8001f38:	4611      	mov	r1, r2
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f001 f888 	bl	8003050 <xTaskCheckForTimeOut>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d124      	bne.n	8001f90 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001f46:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001f48:	f000 fb28 	bl	800259c <prvIsQueueFull>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d018      	beq.n	8001f84 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f54:	3310      	adds	r3, #16
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	4611      	mov	r1, r2
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f000 ffac 	bl	8002eb8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001f60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001f62:	f000 fab3 	bl	80024cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001f66:	f000 fde1 	bl	8002b2c <xTaskResumeAll>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	f47f af7c 	bne.w	8001e6a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8001f72:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa4 <xQueueGenericSend+0x200>)
 8001f74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	f3bf 8f4f 	dsb	sy
 8001f7e:	f3bf 8f6f 	isb	sy
 8001f82:	e772      	b.n	8001e6a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001f84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001f86:	f000 faa1 	bl	80024cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001f8a:	f000 fdcf 	bl	8002b2c <xTaskResumeAll>
 8001f8e:	e76c      	b.n	8001e6a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001f90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001f92:	f000 fa9b 	bl	80024cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001f96:	f000 fdc9 	bl	8002b2c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001f9a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3738      	adds	r7, #56	@ 0x38
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	e000ed04 	.word	0xe000ed04

08001fa8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b090      	sub	sp, #64	@ 0x40
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
 8001fb4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8001fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d10b      	bne.n	8001fd8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8001fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fc4:	f383 8811 	msr	BASEPRI, r3
 8001fc8:	f3bf 8f6f 	isb	sy
 8001fcc:	f3bf 8f4f 	dsb	sy
 8001fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001fd2:	bf00      	nop
 8001fd4:	bf00      	nop
 8001fd6:	e7fd      	b.n	8001fd4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d103      	bne.n	8001fe6 <xQueueGenericSendFromISR+0x3e>
 8001fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d101      	bne.n	8001fea <xQueueGenericSendFromISR+0x42>
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e000      	b.n	8001fec <xQueueGenericSendFromISR+0x44>
 8001fea:	2300      	movs	r3, #0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d10b      	bne.n	8002008 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8001ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ff4:	f383 8811 	msr	BASEPRI, r3
 8001ff8:	f3bf 8f6f 	isb	sy
 8001ffc:	f3bf 8f4f 	dsb	sy
 8002000:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002002:	bf00      	nop
 8002004:	bf00      	nop
 8002006:	e7fd      	b.n	8002004 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	2b02      	cmp	r3, #2
 800200c:	d103      	bne.n	8002016 <xQueueGenericSendFromISR+0x6e>
 800200e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002010:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002012:	2b01      	cmp	r3, #1
 8002014:	d101      	bne.n	800201a <xQueueGenericSendFromISR+0x72>
 8002016:	2301      	movs	r3, #1
 8002018:	e000      	b.n	800201c <xQueueGenericSendFromISR+0x74>
 800201a:	2300      	movs	r3, #0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d10b      	bne.n	8002038 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002024:	f383 8811 	msr	BASEPRI, r3
 8002028:	f3bf 8f6f 	isb	sy
 800202c:	f3bf 8f4f 	dsb	sy
 8002030:	623b      	str	r3, [r7, #32]
}
 8002032:	bf00      	nop
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002038:	f001 ff9e 	bl	8003f78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800203c:	f3ef 8211 	mrs	r2, BASEPRI
 8002040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002044:	f383 8811 	msr	BASEPRI, r3
 8002048:	f3bf 8f6f 	isb	sy
 800204c:	f3bf 8f4f 	dsb	sy
 8002050:	61fa      	str	r2, [r7, #28]
 8002052:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002054:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002056:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800205a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800205c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800205e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002060:	429a      	cmp	r2, r3
 8002062:	d302      	bcc.n	800206a <xQueueGenericSendFromISR+0xc2>
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	2b02      	cmp	r3, #2
 8002068:	d12f      	bne.n	80020ca <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800206a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800206c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002070:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002078:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800207a:	683a      	ldr	r2, [r7, #0]
 800207c:	68b9      	ldr	r1, [r7, #8]
 800207e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002080:	f000 f994 	bl	80023ac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002084:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800208c:	d112      	bne.n	80020b4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800208e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002092:	2b00      	cmp	r3, #0
 8002094:	d016      	beq.n	80020c4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002098:	3324      	adds	r3, #36	@ 0x24
 800209a:	4618      	mov	r0, r3
 800209c:	f000 ff5e 	bl	8002f5c <xTaskRemoveFromEventList>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d00e      	beq.n	80020c4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d00b      	beq.n	80020c4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2201      	movs	r2, #1
 80020b0:	601a      	str	r2, [r3, #0]
 80020b2:	e007      	b.n	80020c4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80020b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80020b8:	3301      	adds	r3, #1
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	b25a      	sxtb	r2, r3
 80020be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80020c4:	2301      	movs	r3, #1
 80020c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80020c8:	e001      	b.n	80020ce <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80020ca:	2300      	movs	r3, #0
 80020cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020d0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80020d8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80020da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3740      	adds	r7, #64	@ 0x40
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b08c      	sub	sp, #48	@ 0x30
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	60f8      	str	r0, [r7, #12]
 80020ec:	60b9      	str	r1, [r7, #8]
 80020ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80020f0:	2300      	movs	r3, #0
 80020f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80020f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d10b      	bne.n	8002116 <xQueueReceive+0x32>
	__asm volatile
 80020fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002102:	f383 8811 	msr	BASEPRI, r3
 8002106:	f3bf 8f6f 	isb	sy
 800210a:	f3bf 8f4f 	dsb	sy
 800210e:	623b      	str	r3, [r7, #32]
}
 8002110:	bf00      	nop
 8002112:	bf00      	nop
 8002114:	e7fd      	b.n	8002112 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d103      	bne.n	8002124 <xQueueReceive+0x40>
 800211c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800211e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002120:	2b00      	cmp	r3, #0
 8002122:	d101      	bne.n	8002128 <xQueueReceive+0x44>
 8002124:	2301      	movs	r3, #1
 8002126:	e000      	b.n	800212a <xQueueReceive+0x46>
 8002128:	2300      	movs	r3, #0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d10b      	bne.n	8002146 <xQueueReceive+0x62>
	__asm volatile
 800212e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002132:	f383 8811 	msr	BASEPRI, r3
 8002136:	f3bf 8f6f 	isb	sy
 800213a:	f3bf 8f4f 	dsb	sy
 800213e:	61fb      	str	r3, [r7, #28]
}
 8002140:	bf00      	nop
 8002142:	bf00      	nop
 8002144:	e7fd      	b.n	8002142 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002146:	f001 f8c9 	bl	80032dc <xTaskGetSchedulerState>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d102      	bne.n	8002156 <xQueueReceive+0x72>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d101      	bne.n	800215a <xQueueReceive+0x76>
 8002156:	2301      	movs	r3, #1
 8002158:	e000      	b.n	800215c <xQueueReceive+0x78>
 800215a:	2300      	movs	r3, #0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d10b      	bne.n	8002178 <xQueueReceive+0x94>
	__asm volatile
 8002160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002164:	f383 8811 	msr	BASEPRI, r3
 8002168:	f3bf 8f6f 	isb	sy
 800216c:	f3bf 8f4f 	dsb	sy
 8002170:	61bb      	str	r3, [r7, #24]
}
 8002172:	bf00      	nop
 8002174:	bf00      	nop
 8002176:	e7fd      	b.n	8002174 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002178:	f001 fe1e 	bl	8003db8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800217c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800217e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002180:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002184:	2b00      	cmp	r3, #0
 8002186:	d01f      	beq.n	80021c8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002188:	68b9      	ldr	r1, [r7, #8]
 800218a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800218c:	f000 f978 	bl	8002480 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002192:	1e5a      	subs	r2, r3, #1
 8002194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002196:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800219a:	691b      	ldr	r3, [r3, #16]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d00f      	beq.n	80021c0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80021a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021a2:	3310      	adds	r3, #16
 80021a4:	4618      	mov	r0, r3
 80021a6:	f000 fed9 	bl	8002f5c <xTaskRemoveFromEventList>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d007      	beq.n	80021c0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80021b0:	4b3c      	ldr	r3, [pc, #240]	@ (80022a4 <xQueueReceive+0x1c0>)
 80021b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	f3bf 8f4f 	dsb	sy
 80021bc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80021c0:	f001 fe2c 	bl	8003e1c <vPortExitCritical>
				return pdPASS;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e069      	b.n	800229c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d103      	bne.n	80021d6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80021ce:	f001 fe25 	bl	8003e1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80021d2:	2300      	movs	r3, #0
 80021d4:	e062      	b.n	800229c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80021d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d106      	bne.n	80021ea <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80021dc:	f107 0310 	add.w	r3, r7, #16
 80021e0:	4618      	mov	r0, r3
 80021e2:	f000 ff1f 	bl	8003024 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80021e6:	2301      	movs	r3, #1
 80021e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80021ea:	f001 fe17 	bl	8003e1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80021ee:	f000 fc8f 	bl	8002b10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80021f2:	f001 fde1 	bl	8003db8 <vPortEnterCritical>
 80021f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80021fc:	b25b      	sxtb	r3, r3
 80021fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002202:	d103      	bne.n	800220c <xQueueReceive+0x128>
 8002204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002206:	2200      	movs	r2, #0
 8002208:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800220c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800220e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002212:	b25b      	sxtb	r3, r3
 8002214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002218:	d103      	bne.n	8002222 <xQueueReceive+0x13e>
 800221a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800221c:	2200      	movs	r2, #0
 800221e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002222:	f001 fdfb 	bl	8003e1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002226:	1d3a      	adds	r2, r7, #4
 8002228:	f107 0310 	add.w	r3, r7, #16
 800222c:	4611      	mov	r1, r2
 800222e:	4618      	mov	r0, r3
 8002230:	f000 ff0e 	bl	8003050 <xTaskCheckForTimeOut>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d123      	bne.n	8002282 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800223a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800223c:	f000 f998 	bl	8002570 <prvIsQueueEmpty>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d017      	beq.n	8002276 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002248:	3324      	adds	r3, #36	@ 0x24
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	4611      	mov	r1, r2
 800224e:	4618      	mov	r0, r3
 8002250:	f000 fe32 	bl	8002eb8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002254:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002256:	f000 f939 	bl	80024cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800225a:	f000 fc67 	bl	8002b2c <xTaskResumeAll>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d189      	bne.n	8002178 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8002264:	4b0f      	ldr	r3, [pc, #60]	@ (80022a4 <xQueueReceive+0x1c0>)
 8002266:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	f3bf 8f4f 	dsb	sy
 8002270:	f3bf 8f6f 	isb	sy
 8002274:	e780      	b.n	8002178 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002276:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002278:	f000 f928 	bl	80024cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800227c:	f000 fc56 	bl	8002b2c <xTaskResumeAll>
 8002280:	e77a      	b.n	8002178 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002282:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002284:	f000 f922 	bl	80024cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002288:	f000 fc50 	bl	8002b2c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800228c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800228e:	f000 f96f 	bl	8002570 <prvIsQueueEmpty>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	f43f af6f 	beq.w	8002178 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800229a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800229c:	4618      	mov	r0, r3
 800229e:	3730      	adds	r7, #48	@ 0x30
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	e000ed04 	.word	0xe000ed04

080022a8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b08e      	sub	sp, #56	@ 0x38
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80022b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d10b      	bne.n	80022d6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80022be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022c2:	f383 8811 	msr	BASEPRI, r3
 80022c6:	f3bf 8f6f 	isb	sy
 80022ca:	f3bf 8f4f 	dsb	sy
 80022ce:	623b      	str	r3, [r7, #32]
}
 80022d0:	bf00      	nop
 80022d2:	bf00      	nop
 80022d4:	e7fd      	b.n	80022d2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d103      	bne.n	80022e4 <xQueueReceiveFromISR+0x3c>
 80022dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d101      	bne.n	80022e8 <xQueueReceiveFromISR+0x40>
 80022e4:	2301      	movs	r3, #1
 80022e6:	e000      	b.n	80022ea <xQueueReceiveFromISR+0x42>
 80022e8:	2300      	movs	r3, #0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d10b      	bne.n	8002306 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80022ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022f2:	f383 8811 	msr	BASEPRI, r3
 80022f6:	f3bf 8f6f 	isb	sy
 80022fa:	f3bf 8f4f 	dsb	sy
 80022fe:	61fb      	str	r3, [r7, #28]
}
 8002300:	bf00      	nop
 8002302:	bf00      	nop
 8002304:	e7fd      	b.n	8002302 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002306:	f001 fe37 	bl	8003f78 <vPortValidateInterruptPriority>
	__asm volatile
 800230a:	f3ef 8211 	mrs	r2, BASEPRI
 800230e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002312:	f383 8811 	msr	BASEPRI, r3
 8002316:	f3bf 8f6f 	isb	sy
 800231a:	f3bf 8f4f 	dsb	sy
 800231e:	61ba      	str	r2, [r7, #24]
 8002320:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8002322:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002324:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800232a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800232c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800232e:	2b00      	cmp	r3, #0
 8002330:	d02f      	beq.n	8002392 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8002332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002334:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002338:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800233c:	68b9      	ldr	r1, [r7, #8]
 800233e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002340:	f000 f89e 	bl	8002480 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002346:	1e5a      	subs	r2, r3, #1
 8002348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800234a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800234c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002354:	d112      	bne.n	800237c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002358:	691b      	ldr	r3, [r3, #16]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d016      	beq.n	800238c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800235e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002360:	3310      	adds	r3, #16
 8002362:	4618      	mov	r0, r3
 8002364:	f000 fdfa 	bl	8002f5c <xTaskRemoveFromEventList>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d00e      	beq.n	800238c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d00b      	beq.n	800238c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2201      	movs	r2, #1
 8002378:	601a      	str	r2, [r3, #0]
 800237a:	e007      	b.n	800238c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800237c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002380:	3301      	adds	r3, #1
 8002382:	b2db      	uxtb	r3, r3
 8002384:	b25a      	sxtb	r2, r3
 8002386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002388:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800238c:	2301      	movs	r3, #1
 800238e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002390:	e001      	b.n	8002396 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8002392:	2300      	movs	r3, #0
 8002394:	637b      	str	r3, [r7, #52]	@ 0x34
 8002396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002398:	613b      	str	r3, [r7, #16]
	__asm volatile
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	f383 8811 	msr	BASEPRI, r3
}
 80023a0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80023a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3738      	adds	r7, #56	@ 0x38
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b086      	sub	sp, #24
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	60f8      	str	r0, [r7, #12]
 80023b4:	60b9      	str	r1, [r7, #8]
 80023b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80023b8:	2300      	movs	r3, #0
 80023ba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023c0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d10d      	bne.n	80023e6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d14d      	bne.n	800246e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	4618      	mov	r0, r3
 80023d8:	f000 ff9e 	bl	8003318 <xTaskPriorityDisinherit>
 80023dc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	2200      	movs	r2, #0
 80023e2:	609a      	str	r2, [r3, #8]
 80023e4:	e043      	b.n	800246e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d119      	bne.n	8002420 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	6858      	ldr	r0, [r3, #4]
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f4:	461a      	mov	r2, r3
 80023f6:	68b9      	ldr	r1, [r7, #8]
 80023f8:	f002 fb6a 	bl	8004ad0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	685a      	ldr	r2, [r3, #4]
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002404:	441a      	add	r2, r3
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	685a      	ldr	r2, [r3, #4]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	429a      	cmp	r2, r3
 8002414:	d32b      	bcc.n	800246e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	605a      	str	r2, [r3, #4]
 800241e:	e026      	b.n	800246e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	68d8      	ldr	r0, [r3, #12]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002428:	461a      	mov	r2, r3
 800242a:	68b9      	ldr	r1, [r7, #8]
 800242c:	f002 fb50 	bl	8004ad0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	68da      	ldr	r2, [r3, #12]
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002438:	425b      	negs	r3, r3
 800243a:	441a      	add	r2, r3
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	68da      	ldr	r2, [r3, #12]
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	429a      	cmp	r2, r3
 800244a:	d207      	bcs.n	800245c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	689a      	ldr	r2, [r3, #8]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002454:	425b      	negs	r3, r3
 8002456:	441a      	add	r2, r3
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2b02      	cmp	r3, #2
 8002460:	d105      	bne.n	800246e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d002      	beq.n	800246e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	3b01      	subs	r3, #1
 800246c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	1c5a      	adds	r2, r3, #1
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8002476:	697b      	ldr	r3, [r7, #20]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3718      	adds	r7, #24
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}

08002480 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248e:	2b00      	cmp	r3, #0
 8002490:	d018      	beq.n	80024c4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	68da      	ldr	r2, [r3, #12]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249a:	441a      	add	r2, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	68da      	ldr	r2, [r3, #12]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d303      	bcc.n	80024b4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	68d9      	ldr	r1, [r3, #12]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024bc:	461a      	mov	r2, r3
 80024be:	6838      	ldr	r0, [r7, #0]
 80024c0:	f002 fb06 	bl	8004ad0 <memcpy>
	}
}
 80024c4:	bf00      	nop
 80024c6:	3708      	adds	r7, #8
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80024d4:	f001 fc70 	bl	8003db8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80024de:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80024e0:	e011      	b.n	8002506 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d012      	beq.n	8002510 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	3324      	adds	r3, #36	@ 0x24
 80024ee:	4618      	mov	r0, r3
 80024f0:	f000 fd34 	bl	8002f5c <xTaskRemoveFromEventList>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80024fa:	f000 fe0d 	bl	8003118 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80024fe:	7bfb      	ldrb	r3, [r7, #15]
 8002500:	3b01      	subs	r3, #1
 8002502:	b2db      	uxtb	r3, r3
 8002504:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002506:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800250a:	2b00      	cmp	r3, #0
 800250c:	dce9      	bgt.n	80024e2 <prvUnlockQueue+0x16>
 800250e:	e000      	b.n	8002512 <prvUnlockQueue+0x46>
					break;
 8002510:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	22ff      	movs	r2, #255	@ 0xff
 8002516:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800251a:	f001 fc7f 	bl	8003e1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800251e:	f001 fc4b 	bl	8003db8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002528:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800252a:	e011      	b.n	8002550 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	691b      	ldr	r3, [r3, #16]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d012      	beq.n	800255a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3310      	adds	r3, #16
 8002538:	4618      	mov	r0, r3
 800253a:	f000 fd0f 	bl	8002f5c <xTaskRemoveFromEventList>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002544:	f000 fde8 	bl	8003118 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002548:	7bbb      	ldrb	r3, [r7, #14]
 800254a:	3b01      	subs	r3, #1
 800254c:	b2db      	uxtb	r3, r3
 800254e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002550:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002554:	2b00      	cmp	r3, #0
 8002556:	dce9      	bgt.n	800252c <prvUnlockQueue+0x60>
 8002558:	e000      	b.n	800255c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800255a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	22ff      	movs	r2, #255	@ 0xff
 8002560:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8002564:	f001 fc5a 	bl	8003e1c <vPortExitCritical>
}
 8002568:	bf00      	nop
 800256a:	3710      	adds	r7, #16
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002578:	f001 fc1e 	bl	8003db8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002580:	2b00      	cmp	r3, #0
 8002582:	d102      	bne.n	800258a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002584:	2301      	movs	r3, #1
 8002586:	60fb      	str	r3, [r7, #12]
 8002588:	e001      	b.n	800258e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800258a:	2300      	movs	r3, #0
 800258c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800258e:	f001 fc45 	bl	8003e1c <vPortExitCritical>

	return xReturn;
 8002592:	68fb      	ldr	r3, [r7, #12]
}
 8002594:	4618      	mov	r0, r3
 8002596:	3710      	adds	r7, #16
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}

0800259c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b084      	sub	sp, #16
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80025a4:	f001 fc08 	bl	8003db8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d102      	bne.n	80025ba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80025b4:	2301      	movs	r3, #1
 80025b6:	60fb      	str	r3, [r7, #12]
 80025b8:	e001      	b.n	80025be <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80025ba:	2300      	movs	r3, #0
 80025bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80025be:	f001 fc2d 	bl	8003e1c <vPortExitCritical>

	return xReturn;
 80025c2:	68fb      	ldr	r3, [r7, #12]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3710      	adds	r7, #16
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80025d6:	2300      	movs	r3, #0
 80025d8:	60fb      	str	r3, [r7, #12]
 80025da:	e014      	b.n	8002606 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80025dc:	4a0f      	ldr	r2, [pc, #60]	@ (800261c <vQueueAddToRegistry+0x50>)
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d10b      	bne.n	8002600 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80025e8:	490c      	ldr	r1, [pc, #48]	@ (800261c <vQueueAddToRegistry+0x50>)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	683a      	ldr	r2, [r7, #0]
 80025ee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80025f2:	4a0a      	ldr	r2, [pc, #40]	@ (800261c <vQueueAddToRegistry+0x50>)
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	00db      	lsls	r3, r3, #3
 80025f8:	4413      	add	r3, r2
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80025fe:	e006      	b.n	800260e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	3301      	adds	r3, #1
 8002604:	60fb      	str	r3, [r7, #12]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2b07      	cmp	r3, #7
 800260a:	d9e7      	bls.n	80025dc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800260c:	bf00      	nop
 800260e:	bf00      	nop
 8002610:	3714      	adds	r7, #20
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	20000714 	.word	0x20000714

08002620 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002620:	b580      	push	{r7, lr}
 8002622:	b086      	sub	sp, #24
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002630:	f001 fbc2 	bl	8003db8 <vPortEnterCritical>
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800263a:	b25b      	sxtb	r3, r3
 800263c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002640:	d103      	bne.n	800264a <vQueueWaitForMessageRestricted+0x2a>
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002650:	b25b      	sxtb	r3, r3
 8002652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002656:	d103      	bne.n	8002660 <vQueueWaitForMessageRestricted+0x40>
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	2200      	movs	r2, #0
 800265c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002660:	f001 fbdc 	bl	8003e1c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002668:	2b00      	cmp	r3, #0
 800266a:	d106      	bne.n	800267a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	3324      	adds	r3, #36	@ 0x24
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	68b9      	ldr	r1, [r7, #8]
 8002674:	4618      	mov	r0, r3
 8002676:	f000 fc45 	bl	8002f04 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800267a:	6978      	ldr	r0, [r7, #20]
 800267c:	f7ff ff26 	bl	80024cc <prvUnlockQueue>
	}
 8002680:	bf00      	nop
 8002682:	3718      	adds	r7, #24
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}

08002688 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002688:	b580      	push	{r7, lr}
 800268a:	b08e      	sub	sp, #56	@ 0x38
 800268c:	af04      	add	r7, sp, #16
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	607a      	str	r2, [r7, #4]
 8002694:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002696:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002698:	2b00      	cmp	r3, #0
 800269a:	d10b      	bne.n	80026b4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800269c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026a0:	f383 8811 	msr	BASEPRI, r3
 80026a4:	f3bf 8f6f 	isb	sy
 80026a8:	f3bf 8f4f 	dsb	sy
 80026ac:	623b      	str	r3, [r7, #32]
}
 80026ae:	bf00      	nop
 80026b0:	bf00      	nop
 80026b2:	e7fd      	b.n	80026b0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80026b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d10b      	bne.n	80026d2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80026ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026be:	f383 8811 	msr	BASEPRI, r3
 80026c2:	f3bf 8f6f 	isb	sy
 80026c6:	f3bf 8f4f 	dsb	sy
 80026ca:	61fb      	str	r3, [r7, #28]
}
 80026cc:	bf00      	nop
 80026ce:	bf00      	nop
 80026d0:	e7fd      	b.n	80026ce <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80026d2:	235c      	movs	r3, #92	@ 0x5c
 80026d4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	2b5c      	cmp	r3, #92	@ 0x5c
 80026da:	d00b      	beq.n	80026f4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80026dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026e0:	f383 8811 	msr	BASEPRI, r3
 80026e4:	f3bf 8f6f 	isb	sy
 80026e8:	f3bf 8f4f 	dsb	sy
 80026ec:	61bb      	str	r3, [r7, #24]
}
 80026ee:	bf00      	nop
 80026f0:	bf00      	nop
 80026f2:	e7fd      	b.n	80026f0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80026f4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80026f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d01e      	beq.n	800273a <xTaskCreateStatic+0xb2>
 80026fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d01b      	beq.n	800273a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002704:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002708:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800270a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800270c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800270e:	2202      	movs	r2, #2
 8002710:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002714:	2300      	movs	r3, #0
 8002716:	9303      	str	r3, [sp, #12]
 8002718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800271a:	9302      	str	r3, [sp, #8]
 800271c:	f107 0314 	add.w	r3, r7, #20
 8002720:	9301      	str	r3, [sp, #4]
 8002722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002724:	9300      	str	r3, [sp, #0]
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	687a      	ldr	r2, [r7, #4]
 800272a:	68b9      	ldr	r1, [r7, #8]
 800272c:	68f8      	ldr	r0, [r7, #12]
 800272e:	f000 f850 	bl	80027d2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002732:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002734:	f000 f8de 	bl	80028f4 <prvAddNewTaskToReadyList>
 8002738:	e001      	b.n	800273e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800273a:	2300      	movs	r3, #0
 800273c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800273e:	697b      	ldr	r3, [r7, #20]
	}
 8002740:	4618      	mov	r0, r3
 8002742:	3728      	adds	r7, #40	@ 0x28
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}

08002748 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002748:	b580      	push	{r7, lr}
 800274a:	b08c      	sub	sp, #48	@ 0x30
 800274c:	af04      	add	r7, sp, #16
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	603b      	str	r3, [r7, #0]
 8002754:	4613      	mov	r3, r2
 8002756:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002758:	88fb      	ldrh	r3, [r7, #6]
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	4618      	mov	r0, r3
 800275e:	f001 fc4d 	bl	8003ffc <pvPortMalloc>
 8002762:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d00e      	beq.n	8002788 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800276a:	205c      	movs	r0, #92	@ 0x5c
 800276c:	f001 fc46 	bl	8003ffc <pvPortMalloc>
 8002770:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002772:	69fb      	ldr	r3, [r7, #28]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d003      	beq.n	8002780 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	697a      	ldr	r2, [r7, #20]
 800277c:	631a      	str	r2, [r3, #48]	@ 0x30
 800277e:	e005      	b.n	800278c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002780:	6978      	ldr	r0, [r7, #20]
 8002782:	f001 fd09 	bl	8004198 <vPortFree>
 8002786:	e001      	b.n	800278c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002788:	2300      	movs	r3, #0
 800278a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800278c:	69fb      	ldr	r3, [r7, #28]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d017      	beq.n	80027c2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	2200      	movs	r2, #0
 8002796:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800279a:	88fa      	ldrh	r2, [r7, #6]
 800279c:	2300      	movs	r3, #0
 800279e:	9303      	str	r3, [sp, #12]
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	9302      	str	r3, [sp, #8]
 80027a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027a6:	9301      	str	r3, [sp, #4]
 80027a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027aa:	9300      	str	r3, [sp, #0]
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	68b9      	ldr	r1, [r7, #8]
 80027b0:	68f8      	ldr	r0, [r7, #12]
 80027b2:	f000 f80e 	bl	80027d2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80027b6:	69f8      	ldr	r0, [r7, #28]
 80027b8:	f000 f89c 	bl	80028f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80027bc:	2301      	movs	r3, #1
 80027be:	61bb      	str	r3, [r7, #24]
 80027c0:	e002      	b.n	80027c8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80027c2:	f04f 33ff 	mov.w	r3, #4294967295
 80027c6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80027c8:	69bb      	ldr	r3, [r7, #24]
	}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3720      	adds	r7, #32
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}

080027d2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80027d2:	b580      	push	{r7, lr}
 80027d4:	b088      	sub	sp, #32
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	60f8      	str	r0, [r7, #12]
 80027da:	60b9      	str	r1, [r7, #8]
 80027dc:	607a      	str	r2, [r7, #4]
 80027de:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80027e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027e2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	461a      	mov	r2, r3
 80027ea:	21a5      	movs	r1, #165	@ 0xa5
 80027ec:	f002 f944 	bl	8004a78 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80027f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80027fa:	3b01      	subs	r3, #1
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	4413      	add	r3, r2
 8002800:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	f023 0307 	bic.w	r3, r3, #7
 8002808:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800280a:	69bb      	ldr	r3, [r7, #24]
 800280c:	f003 0307 	and.w	r3, r3, #7
 8002810:	2b00      	cmp	r3, #0
 8002812:	d00b      	beq.n	800282c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8002814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002818:	f383 8811 	msr	BASEPRI, r3
 800281c:	f3bf 8f6f 	isb	sy
 8002820:	f3bf 8f4f 	dsb	sy
 8002824:	617b      	str	r3, [r7, #20]
}
 8002826:	bf00      	nop
 8002828:	bf00      	nop
 800282a:	e7fd      	b.n	8002828 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d01f      	beq.n	8002872 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002832:	2300      	movs	r3, #0
 8002834:	61fb      	str	r3, [r7, #28]
 8002836:	e012      	b.n	800285e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002838:	68ba      	ldr	r2, [r7, #8]
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	4413      	add	r3, r2
 800283e:	7819      	ldrb	r1, [r3, #0]
 8002840:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	4413      	add	r3, r2
 8002846:	3334      	adds	r3, #52	@ 0x34
 8002848:	460a      	mov	r2, r1
 800284a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800284c:	68ba      	ldr	r2, [r7, #8]
 800284e:	69fb      	ldr	r3, [r7, #28]
 8002850:	4413      	add	r3, r2
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d006      	beq.n	8002866 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	3301      	adds	r3, #1
 800285c:	61fb      	str	r3, [r7, #28]
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	2b0f      	cmp	r3, #15
 8002862:	d9e9      	bls.n	8002838 <prvInitialiseNewTask+0x66>
 8002864:	e000      	b.n	8002868 <prvInitialiseNewTask+0x96>
			{
				break;
 8002866:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800286a:	2200      	movs	r2, #0
 800286c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002870:	e003      	b.n	800287a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002874:	2200      	movs	r2, #0
 8002876:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800287a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800287c:	2b37      	cmp	r3, #55	@ 0x37
 800287e:	d901      	bls.n	8002884 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002880:	2337      	movs	r3, #55	@ 0x37
 8002882:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002886:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002888:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800288a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800288c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800288e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002892:	2200      	movs	r2, #0
 8002894:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002898:	3304      	adds	r3, #4
 800289a:	4618      	mov	r0, r3
 800289c:	f7ff f8a8 	bl	80019f0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80028a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028a2:	3318      	adds	r3, #24
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7ff f8a3 	bl	80019f0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80028aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028ae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80028b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028b2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80028b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028b8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80028ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028be:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80028c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028c2:	2200      	movs	r2, #0
 80028c4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80028c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80028ce:	683a      	ldr	r2, [r7, #0]
 80028d0:	68f9      	ldr	r1, [r7, #12]
 80028d2:	69b8      	ldr	r0, [r7, #24]
 80028d4:	f001 f93e 	bl	8003b54 <pxPortInitialiseStack>
 80028d8:	4602      	mov	r2, r0
 80028da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028dc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80028de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d002      	beq.n	80028ea <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80028e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80028ea:	bf00      	nop
 80028ec:	3720      	adds	r7, #32
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
	...

080028f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80028fc:	f001 fa5c 	bl	8003db8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002900:	4b2d      	ldr	r3, [pc, #180]	@ (80029b8 <prvAddNewTaskToReadyList+0xc4>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	3301      	adds	r3, #1
 8002906:	4a2c      	ldr	r2, [pc, #176]	@ (80029b8 <prvAddNewTaskToReadyList+0xc4>)
 8002908:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800290a:	4b2c      	ldr	r3, [pc, #176]	@ (80029bc <prvAddNewTaskToReadyList+0xc8>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d109      	bne.n	8002926 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002912:	4a2a      	ldr	r2, [pc, #168]	@ (80029bc <prvAddNewTaskToReadyList+0xc8>)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002918:	4b27      	ldr	r3, [pc, #156]	@ (80029b8 <prvAddNewTaskToReadyList+0xc4>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	2b01      	cmp	r3, #1
 800291e:	d110      	bne.n	8002942 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002920:	f000 fc1e 	bl	8003160 <prvInitialiseTaskLists>
 8002924:	e00d      	b.n	8002942 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002926:	4b26      	ldr	r3, [pc, #152]	@ (80029c0 <prvAddNewTaskToReadyList+0xcc>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d109      	bne.n	8002942 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800292e:	4b23      	ldr	r3, [pc, #140]	@ (80029bc <prvAddNewTaskToReadyList+0xc8>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002938:	429a      	cmp	r2, r3
 800293a:	d802      	bhi.n	8002942 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800293c:	4a1f      	ldr	r2, [pc, #124]	@ (80029bc <prvAddNewTaskToReadyList+0xc8>)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002942:	4b20      	ldr	r3, [pc, #128]	@ (80029c4 <prvAddNewTaskToReadyList+0xd0>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	3301      	adds	r3, #1
 8002948:	4a1e      	ldr	r2, [pc, #120]	@ (80029c4 <prvAddNewTaskToReadyList+0xd0>)
 800294a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800294c:	4b1d      	ldr	r3, [pc, #116]	@ (80029c4 <prvAddNewTaskToReadyList+0xd0>)
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002958:	4b1b      	ldr	r3, [pc, #108]	@ (80029c8 <prvAddNewTaskToReadyList+0xd4>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	429a      	cmp	r2, r3
 800295e:	d903      	bls.n	8002968 <prvAddNewTaskToReadyList+0x74>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002964:	4a18      	ldr	r2, [pc, #96]	@ (80029c8 <prvAddNewTaskToReadyList+0xd4>)
 8002966:	6013      	str	r3, [r2, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800296c:	4613      	mov	r3, r2
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	4413      	add	r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	4a15      	ldr	r2, [pc, #84]	@ (80029cc <prvAddNewTaskToReadyList+0xd8>)
 8002976:	441a      	add	r2, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	3304      	adds	r3, #4
 800297c:	4619      	mov	r1, r3
 800297e:	4610      	mov	r0, r2
 8002980:	f7ff f843 	bl	8001a0a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002984:	f001 fa4a 	bl	8003e1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002988:	4b0d      	ldr	r3, [pc, #52]	@ (80029c0 <prvAddNewTaskToReadyList+0xcc>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d00e      	beq.n	80029ae <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002990:	4b0a      	ldr	r3, [pc, #40]	@ (80029bc <prvAddNewTaskToReadyList+0xc8>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800299a:	429a      	cmp	r2, r3
 800299c:	d207      	bcs.n	80029ae <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800299e:	4b0c      	ldr	r3, [pc, #48]	@ (80029d0 <prvAddNewTaskToReadyList+0xdc>)
 80029a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80029a4:	601a      	str	r2, [r3, #0]
 80029a6:	f3bf 8f4f 	dsb	sy
 80029aa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80029ae:	bf00      	nop
 80029b0:	3708      	adds	r7, #8
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	20000c28 	.word	0x20000c28
 80029bc:	20000754 	.word	0x20000754
 80029c0:	20000c34 	.word	0x20000c34
 80029c4:	20000c44 	.word	0x20000c44
 80029c8:	20000c30 	.word	0x20000c30
 80029cc:	20000758 	.word	0x20000758
 80029d0:	e000ed04 	.word	0xe000ed04

080029d4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80029dc:	2300      	movs	r3, #0
 80029de:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d018      	beq.n	8002a18 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80029e6:	4b14      	ldr	r3, [pc, #80]	@ (8002a38 <vTaskDelay+0x64>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00b      	beq.n	8002a06 <vTaskDelay+0x32>
	__asm volatile
 80029ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029f2:	f383 8811 	msr	BASEPRI, r3
 80029f6:	f3bf 8f6f 	isb	sy
 80029fa:	f3bf 8f4f 	dsb	sy
 80029fe:	60bb      	str	r3, [r7, #8]
}
 8002a00:	bf00      	nop
 8002a02:	bf00      	nop
 8002a04:	e7fd      	b.n	8002a02 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002a06:	f000 f883 	bl	8002b10 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002a0a:	2100      	movs	r1, #0
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f000 fcf3 	bl	80033f8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002a12:	f000 f88b 	bl	8002b2c <xTaskResumeAll>
 8002a16:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d107      	bne.n	8002a2e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8002a1e:	4b07      	ldr	r3, [pc, #28]	@ (8002a3c <vTaskDelay+0x68>)
 8002a20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a24:	601a      	str	r2, [r3, #0]
 8002a26:	f3bf 8f4f 	dsb	sy
 8002a2a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002a2e:	bf00      	nop
 8002a30:	3710      	adds	r7, #16
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	20000c50 	.word	0x20000c50
 8002a3c:	e000ed04 	.word	0xe000ed04

08002a40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b08a      	sub	sp, #40	@ 0x28
 8002a44:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002a46:	2300      	movs	r3, #0
 8002a48:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002a4e:	463a      	mov	r2, r7
 8002a50:	1d39      	adds	r1, r7, #4
 8002a52:	f107 0308 	add.w	r3, r7, #8
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7fe ff76 	bl	8001948 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002a5c:	6839      	ldr	r1, [r7, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	68ba      	ldr	r2, [r7, #8]
 8002a62:	9202      	str	r2, [sp, #8]
 8002a64:	9301      	str	r3, [sp, #4]
 8002a66:	2300      	movs	r3, #0
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	460a      	mov	r2, r1
 8002a6e:	4922      	ldr	r1, [pc, #136]	@ (8002af8 <vTaskStartScheduler+0xb8>)
 8002a70:	4822      	ldr	r0, [pc, #136]	@ (8002afc <vTaskStartScheduler+0xbc>)
 8002a72:	f7ff fe09 	bl	8002688 <xTaskCreateStatic>
 8002a76:	4603      	mov	r3, r0
 8002a78:	4a21      	ldr	r2, [pc, #132]	@ (8002b00 <vTaskStartScheduler+0xc0>)
 8002a7a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002a7c:	4b20      	ldr	r3, [pc, #128]	@ (8002b00 <vTaskStartScheduler+0xc0>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d002      	beq.n	8002a8a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002a84:	2301      	movs	r3, #1
 8002a86:	617b      	str	r3, [r7, #20]
 8002a88:	e001      	b.n	8002a8e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d102      	bne.n	8002a9a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002a94:	f000 fd04 	bl	80034a0 <xTimerCreateTimerTask>
 8002a98:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d116      	bne.n	8002ace <vTaskStartScheduler+0x8e>
	__asm volatile
 8002aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002aa4:	f383 8811 	msr	BASEPRI, r3
 8002aa8:	f3bf 8f6f 	isb	sy
 8002aac:	f3bf 8f4f 	dsb	sy
 8002ab0:	613b      	str	r3, [r7, #16]
}
 8002ab2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002ab4:	4b13      	ldr	r3, [pc, #76]	@ (8002b04 <vTaskStartScheduler+0xc4>)
 8002ab6:	f04f 32ff 	mov.w	r2, #4294967295
 8002aba:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002abc:	4b12      	ldr	r3, [pc, #72]	@ (8002b08 <vTaskStartScheduler+0xc8>)
 8002abe:	2201      	movs	r2, #1
 8002ac0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002ac2:	4b12      	ldr	r3, [pc, #72]	@ (8002b0c <vTaskStartScheduler+0xcc>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002ac8:	f001 f8d2 	bl	8003c70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002acc:	e00f      	b.n	8002aee <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad4:	d10b      	bne.n	8002aee <vTaskStartScheduler+0xae>
	__asm volatile
 8002ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ada:	f383 8811 	msr	BASEPRI, r3
 8002ade:	f3bf 8f6f 	isb	sy
 8002ae2:	f3bf 8f4f 	dsb	sy
 8002ae6:	60fb      	str	r3, [r7, #12]
}
 8002ae8:	bf00      	nop
 8002aea:	bf00      	nop
 8002aec:	e7fd      	b.n	8002aea <vTaskStartScheduler+0xaa>
}
 8002aee:	bf00      	nop
 8002af0:	3718      	adds	r7, #24
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	08004bbc 	.word	0x08004bbc
 8002afc:	08003131 	.word	0x08003131
 8002b00:	20000c4c 	.word	0x20000c4c
 8002b04:	20000c48 	.word	0x20000c48
 8002b08:	20000c34 	.word	0x20000c34
 8002b0c:	20000c2c 	.word	0x20000c2c

08002b10 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002b14:	4b04      	ldr	r3, [pc, #16]	@ (8002b28 <vTaskSuspendAll+0x18>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	3301      	adds	r3, #1
 8002b1a:	4a03      	ldr	r2, [pc, #12]	@ (8002b28 <vTaskSuspendAll+0x18>)
 8002b1c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002b1e:	bf00      	nop
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr
 8002b28:	20000c50 	.word	0x20000c50

08002b2c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002b32:	2300      	movs	r3, #0
 8002b34:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002b36:	2300      	movs	r3, #0
 8002b38:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002b3a:	4b42      	ldr	r3, [pc, #264]	@ (8002c44 <xTaskResumeAll+0x118>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d10b      	bne.n	8002b5a <xTaskResumeAll+0x2e>
	__asm volatile
 8002b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b46:	f383 8811 	msr	BASEPRI, r3
 8002b4a:	f3bf 8f6f 	isb	sy
 8002b4e:	f3bf 8f4f 	dsb	sy
 8002b52:	603b      	str	r3, [r7, #0]
}
 8002b54:	bf00      	nop
 8002b56:	bf00      	nop
 8002b58:	e7fd      	b.n	8002b56 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002b5a:	f001 f92d 	bl	8003db8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002b5e:	4b39      	ldr	r3, [pc, #228]	@ (8002c44 <xTaskResumeAll+0x118>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	3b01      	subs	r3, #1
 8002b64:	4a37      	ldr	r2, [pc, #220]	@ (8002c44 <xTaskResumeAll+0x118>)
 8002b66:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b68:	4b36      	ldr	r3, [pc, #216]	@ (8002c44 <xTaskResumeAll+0x118>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d162      	bne.n	8002c36 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002b70:	4b35      	ldr	r3, [pc, #212]	@ (8002c48 <xTaskResumeAll+0x11c>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d05e      	beq.n	8002c36 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002b78:	e02f      	b.n	8002bda <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b7a:	4b34      	ldr	r3, [pc, #208]	@ (8002c4c <xTaskResumeAll+0x120>)
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	3318      	adds	r3, #24
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7fe ff9c 	bl	8001ac4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	3304      	adds	r3, #4
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7fe ff97 	bl	8001ac4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b9a:	4b2d      	ldr	r3, [pc, #180]	@ (8002c50 <xTaskResumeAll+0x124>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d903      	bls.n	8002baa <xTaskResumeAll+0x7e>
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba6:	4a2a      	ldr	r2, [pc, #168]	@ (8002c50 <xTaskResumeAll+0x124>)
 8002ba8:	6013      	str	r3, [r2, #0]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bae:	4613      	mov	r3, r2
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	4413      	add	r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	4a27      	ldr	r2, [pc, #156]	@ (8002c54 <xTaskResumeAll+0x128>)
 8002bb8:	441a      	add	r2, r3
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	3304      	adds	r3, #4
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	4610      	mov	r0, r2
 8002bc2:	f7fe ff22 	bl	8001a0a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bca:	4b23      	ldr	r3, [pc, #140]	@ (8002c58 <xTaskResumeAll+0x12c>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d302      	bcc.n	8002bda <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8002bd4:	4b21      	ldr	r3, [pc, #132]	@ (8002c5c <xTaskResumeAll+0x130>)
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002bda:	4b1c      	ldr	r3, [pc, #112]	@ (8002c4c <xTaskResumeAll+0x120>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d1cb      	bne.n	8002b7a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d001      	beq.n	8002bec <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002be8:	f000 fb58 	bl	800329c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002bec:	4b1c      	ldr	r3, [pc, #112]	@ (8002c60 <xTaskResumeAll+0x134>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d010      	beq.n	8002c1a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002bf8:	f000 f846 	bl	8002c88 <xTaskIncrementTick>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d002      	beq.n	8002c08 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8002c02:	4b16      	ldr	r3, [pc, #88]	@ (8002c5c <xTaskResumeAll+0x130>)
 8002c04:	2201      	movs	r2, #1
 8002c06:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d1f1      	bne.n	8002bf8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8002c14:	4b12      	ldr	r3, [pc, #72]	@ (8002c60 <xTaskResumeAll+0x134>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002c1a:	4b10      	ldr	r3, [pc, #64]	@ (8002c5c <xTaskResumeAll+0x130>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d009      	beq.n	8002c36 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002c22:	2301      	movs	r3, #1
 8002c24:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002c26:	4b0f      	ldr	r3, [pc, #60]	@ (8002c64 <xTaskResumeAll+0x138>)
 8002c28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c2c:	601a      	str	r2, [r3, #0]
 8002c2e:	f3bf 8f4f 	dsb	sy
 8002c32:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002c36:	f001 f8f1 	bl	8003e1c <vPortExitCritical>

	return xAlreadyYielded;
 8002c3a:	68bb      	ldr	r3, [r7, #8]
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3710      	adds	r7, #16
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	20000c50 	.word	0x20000c50
 8002c48:	20000c28 	.word	0x20000c28
 8002c4c:	20000be8 	.word	0x20000be8
 8002c50:	20000c30 	.word	0x20000c30
 8002c54:	20000758 	.word	0x20000758
 8002c58:	20000754 	.word	0x20000754
 8002c5c:	20000c3c 	.word	0x20000c3c
 8002c60:	20000c38 	.word	0x20000c38
 8002c64:	e000ed04 	.word	0xe000ed04

08002c68 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002c6e:	4b05      	ldr	r3, [pc, #20]	@ (8002c84 <xTaskGetTickCount+0x1c>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002c74:	687b      	ldr	r3, [r7, #4]
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop
 8002c84:	20000c2c 	.word	0x20000c2c

08002c88 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b086      	sub	sp, #24
 8002c8c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002c92:	4b4f      	ldr	r3, [pc, #316]	@ (8002dd0 <xTaskIncrementTick+0x148>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	f040 8090 	bne.w	8002dbc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002c9c:	4b4d      	ldr	r3, [pc, #308]	@ (8002dd4 <xTaskIncrementTick+0x14c>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002ca4:	4a4b      	ldr	r2, [pc, #300]	@ (8002dd4 <xTaskIncrementTick+0x14c>)
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d121      	bne.n	8002cf4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002cb0:	4b49      	ldr	r3, [pc, #292]	@ (8002dd8 <xTaskIncrementTick+0x150>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d00b      	beq.n	8002cd2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8002cba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cbe:	f383 8811 	msr	BASEPRI, r3
 8002cc2:	f3bf 8f6f 	isb	sy
 8002cc6:	f3bf 8f4f 	dsb	sy
 8002cca:	603b      	str	r3, [r7, #0]
}
 8002ccc:	bf00      	nop
 8002cce:	bf00      	nop
 8002cd0:	e7fd      	b.n	8002cce <xTaskIncrementTick+0x46>
 8002cd2:	4b41      	ldr	r3, [pc, #260]	@ (8002dd8 <xTaskIncrementTick+0x150>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	60fb      	str	r3, [r7, #12]
 8002cd8:	4b40      	ldr	r3, [pc, #256]	@ (8002ddc <xTaskIncrementTick+0x154>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a3e      	ldr	r2, [pc, #248]	@ (8002dd8 <xTaskIncrementTick+0x150>)
 8002cde:	6013      	str	r3, [r2, #0]
 8002ce0:	4a3e      	ldr	r2, [pc, #248]	@ (8002ddc <xTaskIncrementTick+0x154>)
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6013      	str	r3, [r2, #0]
 8002ce6:	4b3e      	ldr	r3, [pc, #248]	@ (8002de0 <xTaskIncrementTick+0x158>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	3301      	adds	r3, #1
 8002cec:	4a3c      	ldr	r2, [pc, #240]	@ (8002de0 <xTaskIncrementTick+0x158>)
 8002cee:	6013      	str	r3, [r2, #0]
 8002cf0:	f000 fad4 	bl	800329c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002cf4:	4b3b      	ldr	r3, [pc, #236]	@ (8002de4 <xTaskIncrementTick+0x15c>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	693a      	ldr	r2, [r7, #16]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d349      	bcc.n	8002d92 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002cfe:	4b36      	ldr	r3, [pc, #216]	@ (8002dd8 <xTaskIncrementTick+0x150>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d104      	bne.n	8002d12 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d08:	4b36      	ldr	r3, [pc, #216]	@ (8002de4 <xTaskIncrementTick+0x15c>)
 8002d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8002d0e:	601a      	str	r2, [r3, #0]
					break;
 8002d10:	e03f      	b.n	8002d92 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d12:	4b31      	ldr	r3, [pc, #196]	@ (8002dd8 <xTaskIncrementTick+0x150>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002d22:	693a      	ldr	r2, [r7, #16]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d203      	bcs.n	8002d32 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002d2a:	4a2e      	ldr	r2, [pc, #184]	@ (8002de4 <xTaskIncrementTick+0x15c>)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002d30:	e02f      	b.n	8002d92 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	3304      	adds	r3, #4
 8002d36:	4618      	mov	r0, r3
 8002d38:	f7fe fec4 	bl	8001ac4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d004      	beq.n	8002d4e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	3318      	adds	r3, #24
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7fe febb 	bl	8001ac4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d52:	4b25      	ldr	r3, [pc, #148]	@ (8002de8 <xTaskIncrementTick+0x160>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d903      	bls.n	8002d62 <xTaskIncrementTick+0xda>
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d5e:	4a22      	ldr	r2, [pc, #136]	@ (8002de8 <xTaskIncrementTick+0x160>)
 8002d60:	6013      	str	r3, [r2, #0]
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d66:	4613      	mov	r3, r2
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	4413      	add	r3, r2
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	4a1f      	ldr	r2, [pc, #124]	@ (8002dec <xTaskIncrementTick+0x164>)
 8002d70:	441a      	add	r2, r3
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	3304      	adds	r3, #4
 8002d76:	4619      	mov	r1, r3
 8002d78:	4610      	mov	r0, r2
 8002d7a:	f7fe fe46 	bl	8001a0a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d82:	4b1b      	ldr	r3, [pc, #108]	@ (8002df0 <xTaskIncrementTick+0x168>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d3b8      	bcc.n	8002cfe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002d90:	e7b5      	b.n	8002cfe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002d92:	4b17      	ldr	r3, [pc, #92]	@ (8002df0 <xTaskIncrementTick+0x168>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d98:	4914      	ldr	r1, [pc, #80]	@ (8002dec <xTaskIncrementTick+0x164>)
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	4413      	add	r3, r2
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	440b      	add	r3, r1
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d901      	bls.n	8002dae <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8002daa:	2301      	movs	r3, #1
 8002dac:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002dae:	4b11      	ldr	r3, [pc, #68]	@ (8002df4 <xTaskIncrementTick+0x16c>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d007      	beq.n	8002dc6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8002db6:	2301      	movs	r3, #1
 8002db8:	617b      	str	r3, [r7, #20]
 8002dba:	e004      	b.n	8002dc6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8002df8 <xTaskIncrementTick+0x170>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	4a0d      	ldr	r2, [pc, #52]	@ (8002df8 <xTaskIncrementTick+0x170>)
 8002dc4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002dc6:	697b      	ldr	r3, [r7, #20]
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3718      	adds	r7, #24
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	20000c50 	.word	0x20000c50
 8002dd4:	20000c2c 	.word	0x20000c2c
 8002dd8:	20000be0 	.word	0x20000be0
 8002ddc:	20000be4 	.word	0x20000be4
 8002de0:	20000c40 	.word	0x20000c40
 8002de4:	20000c48 	.word	0x20000c48
 8002de8:	20000c30 	.word	0x20000c30
 8002dec:	20000758 	.word	0x20000758
 8002df0:	20000754 	.word	0x20000754
 8002df4:	20000c3c 	.word	0x20000c3c
 8002df8:	20000c38 	.word	0x20000c38

08002dfc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b085      	sub	sp, #20
 8002e00:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002e02:	4b28      	ldr	r3, [pc, #160]	@ (8002ea4 <vTaskSwitchContext+0xa8>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d003      	beq.n	8002e12 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002e0a:	4b27      	ldr	r3, [pc, #156]	@ (8002ea8 <vTaskSwitchContext+0xac>)
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002e10:	e042      	b.n	8002e98 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8002e12:	4b25      	ldr	r3, [pc, #148]	@ (8002ea8 <vTaskSwitchContext+0xac>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e18:	4b24      	ldr	r3, [pc, #144]	@ (8002eac <vTaskSwitchContext+0xb0>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	60fb      	str	r3, [r7, #12]
 8002e1e:	e011      	b.n	8002e44 <vTaskSwitchContext+0x48>
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d10b      	bne.n	8002e3e <vTaskSwitchContext+0x42>
	__asm volatile
 8002e26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e2a:	f383 8811 	msr	BASEPRI, r3
 8002e2e:	f3bf 8f6f 	isb	sy
 8002e32:	f3bf 8f4f 	dsb	sy
 8002e36:	607b      	str	r3, [r7, #4]
}
 8002e38:	bf00      	nop
 8002e3a:	bf00      	nop
 8002e3c:	e7fd      	b.n	8002e3a <vTaskSwitchContext+0x3e>
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	3b01      	subs	r3, #1
 8002e42:	60fb      	str	r3, [r7, #12]
 8002e44:	491a      	ldr	r1, [pc, #104]	@ (8002eb0 <vTaskSwitchContext+0xb4>)
 8002e46:	68fa      	ldr	r2, [r7, #12]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	4413      	add	r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	440b      	add	r3, r1
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d0e3      	beq.n	8002e20 <vTaskSwitchContext+0x24>
 8002e58:	68fa      	ldr	r2, [r7, #12]
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	4413      	add	r3, r2
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	4a13      	ldr	r2, [pc, #76]	@ (8002eb0 <vTaskSwitchContext+0xb4>)
 8002e64:	4413      	add	r3, r2
 8002e66:	60bb      	str	r3, [r7, #8]
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	685a      	ldr	r2, [r3, #4]
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	605a      	str	r2, [r3, #4]
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	685a      	ldr	r2, [r3, #4]
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	3308      	adds	r3, #8
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d104      	bne.n	8002e88 <vTaskSwitchContext+0x8c>
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	685a      	ldr	r2, [r3, #4]
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	605a      	str	r2, [r3, #4]
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	4a09      	ldr	r2, [pc, #36]	@ (8002eb4 <vTaskSwitchContext+0xb8>)
 8002e90:	6013      	str	r3, [r2, #0]
 8002e92:	4a06      	ldr	r2, [pc, #24]	@ (8002eac <vTaskSwitchContext+0xb0>)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6013      	str	r3, [r2, #0]
}
 8002e98:	bf00      	nop
 8002e9a:	3714      	adds	r7, #20
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr
 8002ea4:	20000c50 	.word	0x20000c50
 8002ea8:	20000c3c 	.word	0x20000c3c
 8002eac:	20000c30 	.word	0x20000c30
 8002eb0:	20000758 	.word	0x20000758
 8002eb4:	20000754 	.word	0x20000754

08002eb8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d10b      	bne.n	8002ee0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8002ec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ecc:	f383 8811 	msr	BASEPRI, r3
 8002ed0:	f3bf 8f6f 	isb	sy
 8002ed4:	f3bf 8f4f 	dsb	sy
 8002ed8:	60fb      	str	r3, [r7, #12]
}
 8002eda:	bf00      	nop
 8002edc:	bf00      	nop
 8002ede:	e7fd      	b.n	8002edc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002ee0:	4b07      	ldr	r3, [pc, #28]	@ (8002f00 <vTaskPlaceOnEventList+0x48>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	3318      	adds	r3, #24
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f7fe fdb2 	bl	8001a52 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002eee:	2101      	movs	r1, #1
 8002ef0:	6838      	ldr	r0, [r7, #0]
 8002ef2:	f000 fa81 	bl	80033f8 <prvAddCurrentTaskToDelayedList>
}
 8002ef6:	bf00      	nop
 8002ef8:	3710      	adds	r7, #16
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	20000754 	.word	0x20000754

08002f04 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b086      	sub	sp, #24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d10b      	bne.n	8002f2e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8002f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f1a:	f383 8811 	msr	BASEPRI, r3
 8002f1e:	f3bf 8f6f 	isb	sy
 8002f22:	f3bf 8f4f 	dsb	sy
 8002f26:	617b      	str	r3, [r7, #20]
}
 8002f28:	bf00      	nop
 8002f2a:	bf00      	nop
 8002f2c:	e7fd      	b.n	8002f2a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002f2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002f58 <vTaskPlaceOnEventListRestricted+0x54>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	3318      	adds	r3, #24
 8002f34:	4619      	mov	r1, r3
 8002f36:	68f8      	ldr	r0, [r7, #12]
 8002f38:	f7fe fd67 	bl	8001a0a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d002      	beq.n	8002f48 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8002f42:	f04f 33ff 	mov.w	r3, #4294967295
 8002f46:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002f48:	6879      	ldr	r1, [r7, #4]
 8002f4a:	68b8      	ldr	r0, [r7, #8]
 8002f4c:	f000 fa54 	bl	80033f8 <prvAddCurrentTaskToDelayedList>
	}
 8002f50:	bf00      	nop
 8002f52:	3718      	adds	r7, #24
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	20000754 	.word	0x20000754

08002f5c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d10b      	bne.n	8002f8a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8002f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f76:	f383 8811 	msr	BASEPRI, r3
 8002f7a:	f3bf 8f6f 	isb	sy
 8002f7e:	f3bf 8f4f 	dsb	sy
 8002f82:	60fb      	str	r3, [r7, #12]
}
 8002f84:	bf00      	nop
 8002f86:	bf00      	nop
 8002f88:	e7fd      	b.n	8002f86 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	3318      	adds	r3, #24
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7fe fd98 	bl	8001ac4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002f94:	4b1d      	ldr	r3, [pc, #116]	@ (800300c <xTaskRemoveFromEventList+0xb0>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d11d      	bne.n	8002fd8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	3304      	adds	r3, #4
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f7fe fd8f 	bl	8001ac4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002faa:	4b19      	ldr	r3, [pc, #100]	@ (8003010 <xTaskRemoveFromEventList+0xb4>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d903      	bls.n	8002fba <xTaskRemoveFromEventList+0x5e>
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb6:	4a16      	ldr	r2, [pc, #88]	@ (8003010 <xTaskRemoveFromEventList+0xb4>)
 8002fb8:	6013      	str	r3, [r2, #0]
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	4413      	add	r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	4a13      	ldr	r2, [pc, #76]	@ (8003014 <xTaskRemoveFromEventList+0xb8>)
 8002fc8:	441a      	add	r2, r3
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	3304      	adds	r3, #4
 8002fce:	4619      	mov	r1, r3
 8002fd0:	4610      	mov	r0, r2
 8002fd2:	f7fe fd1a 	bl	8001a0a <vListInsertEnd>
 8002fd6:	e005      	b.n	8002fe4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	3318      	adds	r3, #24
 8002fdc:	4619      	mov	r1, r3
 8002fde:	480e      	ldr	r0, [pc, #56]	@ (8003018 <xTaskRemoveFromEventList+0xbc>)
 8002fe0:	f7fe fd13 	bl	8001a0a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fe8:	4b0c      	ldr	r3, [pc, #48]	@ (800301c <xTaskRemoveFromEventList+0xc0>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d905      	bls.n	8002ffe <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002ff6:	4b0a      	ldr	r3, [pc, #40]	@ (8003020 <xTaskRemoveFromEventList+0xc4>)
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	601a      	str	r2, [r3, #0]
 8002ffc:	e001      	b.n	8003002 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8002ffe:	2300      	movs	r3, #0
 8003000:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003002:	697b      	ldr	r3, [r7, #20]
}
 8003004:	4618      	mov	r0, r3
 8003006:	3718      	adds	r7, #24
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	20000c50 	.word	0x20000c50
 8003010:	20000c30 	.word	0x20000c30
 8003014:	20000758 	.word	0x20000758
 8003018:	20000be8 	.word	0x20000be8
 800301c:	20000754 	.word	0x20000754
 8003020:	20000c3c 	.word	0x20000c3c

08003024 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800302c:	4b06      	ldr	r3, [pc, #24]	@ (8003048 <vTaskInternalSetTimeOutState+0x24>)
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003034:	4b05      	ldr	r3, [pc, #20]	@ (800304c <vTaskInternalSetTimeOutState+0x28>)
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	605a      	str	r2, [r3, #4]
}
 800303c:	bf00      	nop
 800303e:	370c      	adds	r7, #12
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr
 8003048:	20000c40 	.word	0x20000c40
 800304c:	20000c2c 	.word	0x20000c2c

08003050 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b088      	sub	sp, #32
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d10b      	bne.n	8003078 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003064:	f383 8811 	msr	BASEPRI, r3
 8003068:	f3bf 8f6f 	isb	sy
 800306c:	f3bf 8f4f 	dsb	sy
 8003070:	613b      	str	r3, [r7, #16]
}
 8003072:	bf00      	nop
 8003074:	bf00      	nop
 8003076:	e7fd      	b.n	8003074 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d10b      	bne.n	8003096 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800307e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003082:	f383 8811 	msr	BASEPRI, r3
 8003086:	f3bf 8f6f 	isb	sy
 800308a:	f3bf 8f4f 	dsb	sy
 800308e:	60fb      	str	r3, [r7, #12]
}
 8003090:	bf00      	nop
 8003092:	bf00      	nop
 8003094:	e7fd      	b.n	8003092 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003096:	f000 fe8f 	bl	8003db8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800309a:	4b1d      	ldr	r3, [pc, #116]	@ (8003110 <xTaskCheckForTimeOut+0xc0>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030b2:	d102      	bne.n	80030ba <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80030b4:	2300      	movs	r3, #0
 80030b6:	61fb      	str	r3, [r7, #28]
 80030b8:	e023      	b.n	8003102 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	4b15      	ldr	r3, [pc, #84]	@ (8003114 <xTaskCheckForTimeOut+0xc4>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d007      	beq.n	80030d6 <xTaskCheckForTimeOut+0x86>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	69ba      	ldr	r2, [r7, #24]
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d302      	bcc.n	80030d6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80030d0:	2301      	movs	r3, #1
 80030d2:	61fb      	str	r3, [r7, #28]
 80030d4:	e015      	b.n	8003102 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	697a      	ldr	r2, [r7, #20]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d20b      	bcs.n	80030f8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	1ad2      	subs	r2, r2, r3
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f7ff ff99 	bl	8003024 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80030f2:	2300      	movs	r3, #0
 80030f4:	61fb      	str	r3, [r7, #28]
 80030f6:	e004      	b.n	8003102 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	2200      	movs	r2, #0
 80030fc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80030fe:	2301      	movs	r3, #1
 8003100:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003102:	f000 fe8b 	bl	8003e1c <vPortExitCritical>

	return xReturn;
 8003106:	69fb      	ldr	r3, [r7, #28]
}
 8003108:	4618      	mov	r0, r3
 800310a:	3720      	adds	r7, #32
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	20000c2c 	.word	0x20000c2c
 8003114:	20000c40 	.word	0x20000c40

08003118 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003118:	b480      	push	{r7}
 800311a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800311c:	4b03      	ldr	r3, [pc, #12]	@ (800312c <vTaskMissedYield+0x14>)
 800311e:	2201      	movs	r2, #1
 8003120:	601a      	str	r2, [r3, #0]
}
 8003122:	bf00      	nop
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr
 800312c:	20000c3c 	.word	0x20000c3c

08003130 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003138:	f000 f852 	bl	80031e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800313c:	4b06      	ldr	r3, [pc, #24]	@ (8003158 <prvIdleTask+0x28>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2b01      	cmp	r3, #1
 8003142:	d9f9      	bls.n	8003138 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003144:	4b05      	ldr	r3, [pc, #20]	@ (800315c <prvIdleTask+0x2c>)
 8003146:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800314a:	601a      	str	r2, [r3, #0]
 800314c:	f3bf 8f4f 	dsb	sy
 8003150:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003154:	e7f0      	b.n	8003138 <prvIdleTask+0x8>
 8003156:	bf00      	nop
 8003158:	20000758 	.word	0x20000758
 800315c:	e000ed04 	.word	0xe000ed04

08003160 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003166:	2300      	movs	r3, #0
 8003168:	607b      	str	r3, [r7, #4]
 800316a:	e00c      	b.n	8003186 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	4613      	mov	r3, r2
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	4413      	add	r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	4a12      	ldr	r2, [pc, #72]	@ (80031c0 <prvInitialiseTaskLists+0x60>)
 8003178:	4413      	add	r3, r2
 800317a:	4618      	mov	r0, r3
 800317c:	f7fe fc18 	bl	80019b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	3301      	adds	r3, #1
 8003184:	607b      	str	r3, [r7, #4]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2b37      	cmp	r3, #55	@ 0x37
 800318a:	d9ef      	bls.n	800316c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800318c:	480d      	ldr	r0, [pc, #52]	@ (80031c4 <prvInitialiseTaskLists+0x64>)
 800318e:	f7fe fc0f 	bl	80019b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003192:	480d      	ldr	r0, [pc, #52]	@ (80031c8 <prvInitialiseTaskLists+0x68>)
 8003194:	f7fe fc0c 	bl	80019b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003198:	480c      	ldr	r0, [pc, #48]	@ (80031cc <prvInitialiseTaskLists+0x6c>)
 800319a:	f7fe fc09 	bl	80019b0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800319e:	480c      	ldr	r0, [pc, #48]	@ (80031d0 <prvInitialiseTaskLists+0x70>)
 80031a0:	f7fe fc06 	bl	80019b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80031a4:	480b      	ldr	r0, [pc, #44]	@ (80031d4 <prvInitialiseTaskLists+0x74>)
 80031a6:	f7fe fc03 	bl	80019b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80031aa:	4b0b      	ldr	r3, [pc, #44]	@ (80031d8 <prvInitialiseTaskLists+0x78>)
 80031ac:	4a05      	ldr	r2, [pc, #20]	@ (80031c4 <prvInitialiseTaskLists+0x64>)
 80031ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80031b0:	4b0a      	ldr	r3, [pc, #40]	@ (80031dc <prvInitialiseTaskLists+0x7c>)
 80031b2:	4a05      	ldr	r2, [pc, #20]	@ (80031c8 <prvInitialiseTaskLists+0x68>)
 80031b4:	601a      	str	r2, [r3, #0]
}
 80031b6:	bf00      	nop
 80031b8:	3708      	adds	r7, #8
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	20000758 	.word	0x20000758
 80031c4:	20000bb8 	.word	0x20000bb8
 80031c8:	20000bcc 	.word	0x20000bcc
 80031cc:	20000be8 	.word	0x20000be8
 80031d0:	20000bfc 	.word	0x20000bfc
 80031d4:	20000c14 	.word	0x20000c14
 80031d8:	20000be0 	.word	0x20000be0
 80031dc:	20000be4 	.word	0x20000be4

080031e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80031e6:	e019      	b.n	800321c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80031e8:	f000 fde6 	bl	8003db8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80031ec:	4b10      	ldr	r3, [pc, #64]	@ (8003230 <prvCheckTasksWaitingTermination+0x50>)
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	3304      	adds	r3, #4
 80031f8:	4618      	mov	r0, r3
 80031fa:	f7fe fc63 	bl	8001ac4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80031fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003234 <prvCheckTasksWaitingTermination+0x54>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	3b01      	subs	r3, #1
 8003204:	4a0b      	ldr	r2, [pc, #44]	@ (8003234 <prvCheckTasksWaitingTermination+0x54>)
 8003206:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003208:	4b0b      	ldr	r3, [pc, #44]	@ (8003238 <prvCheckTasksWaitingTermination+0x58>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	3b01      	subs	r3, #1
 800320e:	4a0a      	ldr	r2, [pc, #40]	@ (8003238 <prvCheckTasksWaitingTermination+0x58>)
 8003210:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003212:	f000 fe03 	bl	8003e1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 f810 	bl	800323c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800321c:	4b06      	ldr	r3, [pc, #24]	@ (8003238 <prvCheckTasksWaitingTermination+0x58>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d1e1      	bne.n	80031e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003224:	bf00      	nop
 8003226:	bf00      	nop
 8003228:	3708      	adds	r7, #8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	20000bfc 	.word	0x20000bfc
 8003234:	20000c28 	.word	0x20000c28
 8003238:	20000c10 	.word	0x20000c10

0800323c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800324a:	2b00      	cmp	r3, #0
 800324c:	d108      	bne.n	8003260 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003252:	4618      	mov	r0, r3
 8003254:	f000 ffa0 	bl	8004198 <vPortFree>
				vPortFree( pxTCB );
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	f000 ff9d 	bl	8004198 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800325e:	e019      	b.n	8003294 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003266:	2b01      	cmp	r3, #1
 8003268:	d103      	bne.n	8003272 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f000 ff94 	bl	8004198 <vPortFree>
	}
 8003270:	e010      	b.n	8003294 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003278:	2b02      	cmp	r3, #2
 800327a:	d00b      	beq.n	8003294 <prvDeleteTCB+0x58>
	__asm volatile
 800327c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003280:	f383 8811 	msr	BASEPRI, r3
 8003284:	f3bf 8f6f 	isb	sy
 8003288:	f3bf 8f4f 	dsb	sy
 800328c:	60fb      	str	r3, [r7, #12]
}
 800328e:	bf00      	nop
 8003290:	bf00      	nop
 8003292:	e7fd      	b.n	8003290 <prvDeleteTCB+0x54>
	}
 8003294:	bf00      	nop
 8003296:	3710      	adds	r7, #16
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}

0800329c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80032a2:	4b0c      	ldr	r3, [pc, #48]	@ (80032d4 <prvResetNextTaskUnblockTime+0x38>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d104      	bne.n	80032b6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80032ac:	4b0a      	ldr	r3, [pc, #40]	@ (80032d8 <prvResetNextTaskUnblockTime+0x3c>)
 80032ae:	f04f 32ff 	mov.w	r2, #4294967295
 80032b2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80032b4:	e008      	b.n	80032c8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032b6:	4b07      	ldr	r3, [pc, #28]	@ (80032d4 <prvResetNextTaskUnblockTime+0x38>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	4a04      	ldr	r2, [pc, #16]	@ (80032d8 <prvResetNextTaskUnblockTime+0x3c>)
 80032c6:	6013      	str	r3, [r2, #0]
}
 80032c8:	bf00      	nop
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr
 80032d4:	20000be0 	.word	0x20000be0
 80032d8:	20000c48 	.word	0x20000c48

080032dc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80032e2:	4b0b      	ldr	r3, [pc, #44]	@ (8003310 <xTaskGetSchedulerState+0x34>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d102      	bne.n	80032f0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80032ea:	2301      	movs	r3, #1
 80032ec:	607b      	str	r3, [r7, #4]
 80032ee:	e008      	b.n	8003302 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80032f0:	4b08      	ldr	r3, [pc, #32]	@ (8003314 <xTaskGetSchedulerState+0x38>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d102      	bne.n	80032fe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80032f8:	2302      	movs	r3, #2
 80032fa:	607b      	str	r3, [r7, #4]
 80032fc:	e001      	b.n	8003302 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80032fe:	2300      	movs	r3, #0
 8003300:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003302:	687b      	ldr	r3, [r7, #4]
	}
 8003304:	4618      	mov	r0, r3
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr
 8003310:	20000c34 	.word	0x20000c34
 8003314:	20000c50 	.word	0x20000c50

08003318 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003318:	b580      	push	{r7, lr}
 800331a:	b086      	sub	sp, #24
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003324:	2300      	movs	r3, #0
 8003326:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d058      	beq.n	80033e0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800332e:	4b2f      	ldr	r3, [pc, #188]	@ (80033ec <xTaskPriorityDisinherit+0xd4>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	693a      	ldr	r2, [r7, #16]
 8003334:	429a      	cmp	r2, r3
 8003336:	d00b      	beq.n	8003350 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8003338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800333c:	f383 8811 	msr	BASEPRI, r3
 8003340:	f3bf 8f6f 	isb	sy
 8003344:	f3bf 8f4f 	dsb	sy
 8003348:	60fb      	str	r3, [r7, #12]
}
 800334a:	bf00      	nop
 800334c:	bf00      	nop
 800334e:	e7fd      	b.n	800334c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003354:	2b00      	cmp	r3, #0
 8003356:	d10b      	bne.n	8003370 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8003358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800335c:	f383 8811 	msr	BASEPRI, r3
 8003360:	f3bf 8f6f 	isb	sy
 8003364:	f3bf 8f4f 	dsb	sy
 8003368:	60bb      	str	r3, [r7, #8]
}
 800336a:	bf00      	nop
 800336c:	bf00      	nop
 800336e:	e7fd      	b.n	800336c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003374:	1e5a      	subs	r2, r3, #1
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003382:	429a      	cmp	r2, r3
 8003384:	d02c      	beq.n	80033e0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800338a:	2b00      	cmp	r3, #0
 800338c:	d128      	bne.n	80033e0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	3304      	adds	r3, #4
 8003392:	4618      	mov	r0, r3
 8003394:	f7fe fb96 	bl	8001ac4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033b0:	4b0f      	ldr	r3, [pc, #60]	@ (80033f0 <xTaskPriorityDisinherit+0xd8>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d903      	bls.n	80033c0 <xTaskPriorityDisinherit+0xa8>
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033bc:	4a0c      	ldr	r2, [pc, #48]	@ (80033f0 <xTaskPriorityDisinherit+0xd8>)
 80033be:	6013      	str	r3, [r2, #0]
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033c4:	4613      	mov	r3, r2
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	4413      	add	r3, r2
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	4a09      	ldr	r2, [pc, #36]	@ (80033f4 <xTaskPriorityDisinherit+0xdc>)
 80033ce:	441a      	add	r2, r3
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	3304      	adds	r3, #4
 80033d4:	4619      	mov	r1, r3
 80033d6:	4610      	mov	r0, r2
 80033d8:	f7fe fb17 	bl	8001a0a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80033dc:	2301      	movs	r3, #1
 80033de:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80033e0:	697b      	ldr	r3, [r7, #20]
	}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3718      	adds	r7, #24
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	20000754 	.word	0x20000754
 80033f0:	20000c30 	.word	0x20000c30
 80033f4:	20000758 	.word	0x20000758

080033f8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003402:	4b21      	ldr	r3, [pc, #132]	@ (8003488 <prvAddCurrentTaskToDelayedList+0x90>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003408:	4b20      	ldr	r3, [pc, #128]	@ (800348c <prvAddCurrentTaskToDelayedList+0x94>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	3304      	adds	r3, #4
 800340e:	4618      	mov	r0, r3
 8003410:	f7fe fb58 	bl	8001ac4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800341a:	d10a      	bne.n	8003432 <prvAddCurrentTaskToDelayedList+0x3a>
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d007      	beq.n	8003432 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003422:	4b1a      	ldr	r3, [pc, #104]	@ (800348c <prvAddCurrentTaskToDelayedList+0x94>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	3304      	adds	r3, #4
 8003428:	4619      	mov	r1, r3
 800342a:	4819      	ldr	r0, [pc, #100]	@ (8003490 <prvAddCurrentTaskToDelayedList+0x98>)
 800342c:	f7fe faed 	bl	8001a0a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003430:	e026      	b.n	8003480 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003432:	68fa      	ldr	r2, [r7, #12]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4413      	add	r3, r2
 8003438:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800343a:	4b14      	ldr	r3, [pc, #80]	@ (800348c <prvAddCurrentTaskToDelayedList+0x94>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	68ba      	ldr	r2, [r7, #8]
 8003440:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003442:	68ba      	ldr	r2, [r7, #8]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	429a      	cmp	r2, r3
 8003448:	d209      	bcs.n	800345e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800344a:	4b12      	ldr	r3, [pc, #72]	@ (8003494 <prvAddCurrentTaskToDelayedList+0x9c>)
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	4b0f      	ldr	r3, [pc, #60]	@ (800348c <prvAddCurrentTaskToDelayedList+0x94>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	3304      	adds	r3, #4
 8003454:	4619      	mov	r1, r3
 8003456:	4610      	mov	r0, r2
 8003458:	f7fe fafb 	bl	8001a52 <vListInsert>
}
 800345c:	e010      	b.n	8003480 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800345e:	4b0e      	ldr	r3, [pc, #56]	@ (8003498 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	4b0a      	ldr	r3, [pc, #40]	@ (800348c <prvAddCurrentTaskToDelayedList+0x94>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	3304      	adds	r3, #4
 8003468:	4619      	mov	r1, r3
 800346a:	4610      	mov	r0, r2
 800346c:	f7fe faf1 	bl	8001a52 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003470:	4b0a      	ldr	r3, [pc, #40]	@ (800349c <prvAddCurrentTaskToDelayedList+0xa4>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	68ba      	ldr	r2, [r7, #8]
 8003476:	429a      	cmp	r2, r3
 8003478:	d202      	bcs.n	8003480 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800347a:	4a08      	ldr	r2, [pc, #32]	@ (800349c <prvAddCurrentTaskToDelayedList+0xa4>)
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	6013      	str	r3, [r2, #0]
}
 8003480:	bf00      	nop
 8003482:	3710      	adds	r7, #16
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}
 8003488:	20000c2c 	.word	0x20000c2c
 800348c:	20000754 	.word	0x20000754
 8003490:	20000c14 	.word	0x20000c14
 8003494:	20000be4 	.word	0x20000be4
 8003498:	20000be0 	.word	0x20000be0
 800349c:	20000c48 	.word	0x20000c48

080034a0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b08a      	sub	sp, #40	@ 0x28
 80034a4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80034a6:	2300      	movs	r3, #0
 80034a8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80034aa:	f000 fb13 	bl	8003ad4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80034ae:	4b1d      	ldr	r3, [pc, #116]	@ (8003524 <xTimerCreateTimerTask+0x84>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d021      	beq.n	80034fa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80034b6:	2300      	movs	r3, #0
 80034b8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80034ba:	2300      	movs	r3, #0
 80034bc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80034be:	1d3a      	adds	r2, r7, #4
 80034c0:	f107 0108 	add.w	r1, r7, #8
 80034c4:	f107 030c 	add.w	r3, r7, #12
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7fe fa57 	bl	800197c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80034ce:	6879      	ldr	r1, [r7, #4]
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	68fa      	ldr	r2, [r7, #12]
 80034d4:	9202      	str	r2, [sp, #8]
 80034d6:	9301      	str	r3, [sp, #4]
 80034d8:	2302      	movs	r3, #2
 80034da:	9300      	str	r3, [sp, #0]
 80034dc:	2300      	movs	r3, #0
 80034de:	460a      	mov	r2, r1
 80034e0:	4911      	ldr	r1, [pc, #68]	@ (8003528 <xTimerCreateTimerTask+0x88>)
 80034e2:	4812      	ldr	r0, [pc, #72]	@ (800352c <xTimerCreateTimerTask+0x8c>)
 80034e4:	f7ff f8d0 	bl	8002688 <xTaskCreateStatic>
 80034e8:	4603      	mov	r3, r0
 80034ea:	4a11      	ldr	r2, [pc, #68]	@ (8003530 <xTimerCreateTimerTask+0x90>)
 80034ec:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80034ee:	4b10      	ldr	r3, [pc, #64]	@ (8003530 <xTimerCreateTimerTask+0x90>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80034f6:	2301      	movs	r3, #1
 80034f8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d10b      	bne.n	8003518 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8003500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003504:	f383 8811 	msr	BASEPRI, r3
 8003508:	f3bf 8f6f 	isb	sy
 800350c:	f3bf 8f4f 	dsb	sy
 8003510:	613b      	str	r3, [r7, #16]
}
 8003512:	bf00      	nop
 8003514:	bf00      	nop
 8003516:	e7fd      	b.n	8003514 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003518:	697b      	ldr	r3, [r7, #20]
}
 800351a:	4618      	mov	r0, r3
 800351c:	3718      	adds	r7, #24
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop
 8003524:	20000c84 	.word	0x20000c84
 8003528:	08004bc4 	.word	0x08004bc4
 800352c:	0800366d 	.word	0x0800366d
 8003530:	20000c88 	.word	0x20000c88

08003534 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b08a      	sub	sp, #40	@ 0x28
 8003538:	af00      	add	r7, sp, #0
 800353a:	60f8      	str	r0, [r7, #12]
 800353c:	60b9      	str	r1, [r7, #8]
 800353e:	607a      	str	r2, [r7, #4]
 8003540:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003542:	2300      	movs	r3, #0
 8003544:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d10b      	bne.n	8003564 <xTimerGenericCommand+0x30>
	__asm volatile
 800354c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003550:	f383 8811 	msr	BASEPRI, r3
 8003554:	f3bf 8f6f 	isb	sy
 8003558:	f3bf 8f4f 	dsb	sy
 800355c:	623b      	str	r3, [r7, #32]
}
 800355e:	bf00      	nop
 8003560:	bf00      	nop
 8003562:	e7fd      	b.n	8003560 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003564:	4b19      	ldr	r3, [pc, #100]	@ (80035cc <xTimerGenericCommand+0x98>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d02a      	beq.n	80035c2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	2b05      	cmp	r3, #5
 800357c:	dc18      	bgt.n	80035b0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800357e:	f7ff fead 	bl	80032dc <xTaskGetSchedulerState>
 8003582:	4603      	mov	r3, r0
 8003584:	2b02      	cmp	r3, #2
 8003586:	d109      	bne.n	800359c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003588:	4b10      	ldr	r3, [pc, #64]	@ (80035cc <xTimerGenericCommand+0x98>)
 800358a:	6818      	ldr	r0, [r3, #0]
 800358c:	f107 0110 	add.w	r1, r7, #16
 8003590:	2300      	movs	r3, #0
 8003592:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003594:	f7fe fc06 	bl	8001da4 <xQueueGenericSend>
 8003598:	6278      	str	r0, [r7, #36]	@ 0x24
 800359a:	e012      	b.n	80035c2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800359c:	4b0b      	ldr	r3, [pc, #44]	@ (80035cc <xTimerGenericCommand+0x98>)
 800359e:	6818      	ldr	r0, [r3, #0]
 80035a0:	f107 0110 	add.w	r1, r7, #16
 80035a4:	2300      	movs	r3, #0
 80035a6:	2200      	movs	r2, #0
 80035a8:	f7fe fbfc 	bl	8001da4 <xQueueGenericSend>
 80035ac:	6278      	str	r0, [r7, #36]	@ 0x24
 80035ae:	e008      	b.n	80035c2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80035b0:	4b06      	ldr	r3, [pc, #24]	@ (80035cc <xTimerGenericCommand+0x98>)
 80035b2:	6818      	ldr	r0, [r3, #0]
 80035b4:	f107 0110 	add.w	r1, r7, #16
 80035b8:	2300      	movs	r3, #0
 80035ba:	683a      	ldr	r2, [r7, #0]
 80035bc:	f7fe fcf4 	bl	8001fa8 <xQueueGenericSendFromISR>
 80035c0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80035c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3728      	adds	r7, #40	@ 0x28
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	20000c84 	.word	0x20000c84

080035d0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b088      	sub	sp, #32
 80035d4:	af02      	add	r7, sp, #8
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80035da:	4b23      	ldr	r3, [pc, #140]	@ (8003668 <prvProcessExpiredTimer+0x98>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	3304      	adds	r3, #4
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7fe fa6b 	bl	8001ac4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80035f4:	f003 0304 	and.w	r3, r3, #4
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d023      	beq.n	8003644 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	699a      	ldr	r2, [r3, #24]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	18d1      	adds	r1, r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	683a      	ldr	r2, [r7, #0]
 8003608:	6978      	ldr	r0, [r7, #20]
 800360a:	f000 f8d5 	bl	80037b8 <prvInsertTimerInActiveList>
 800360e:	4603      	mov	r3, r0
 8003610:	2b00      	cmp	r3, #0
 8003612:	d020      	beq.n	8003656 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003614:	2300      	movs	r3, #0
 8003616:	9300      	str	r3, [sp, #0]
 8003618:	2300      	movs	r3, #0
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	2100      	movs	r1, #0
 800361e:	6978      	ldr	r0, [r7, #20]
 8003620:	f7ff ff88 	bl	8003534 <xTimerGenericCommand>
 8003624:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d114      	bne.n	8003656 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800362c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003630:	f383 8811 	msr	BASEPRI, r3
 8003634:	f3bf 8f6f 	isb	sy
 8003638:	f3bf 8f4f 	dsb	sy
 800363c:	60fb      	str	r3, [r7, #12]
}
 800363e:	bf00      	nop
 8003640:	bf00      	nop
 8003642:	e7fd      	b.n	8003640 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800364a:	f023 0301 	bic.w	r3, r3, #1
 800364e:	b2da      	uxtb	r2, r3
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	6a1b      	ldr	r3, [r3, #32]
 800365a:	6978      	ldr	r0, [r7, #20]
 800365c:	4798      	blx	r3
}
 800365e:	bf00      	nop
 8003660:	3718      	adds	r7, #24
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	20000c7c 	.word	0x20000c7c

0800366c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003674:	f107 0308 	add.w	r3, r7, #8
 8003678:	4618      	mov	r0, r3
 800367a:	f000 f859 	bl	8003730 <prvGetNextExpireTime>
 800367e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	4619      	mov	r1, r3
 8003684:	68f8      	ldr	r0, [r7, #12]
 8003686:	f000 f805 	bl	8003694 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800368a:	f000 f8d7 	bl	800383c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800368e:	bf00      	nop
 8003690:	e7f0      	b.n	8003674 <prvTimerTask+0x8>
	...

08003694 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800369e:	f7ff fa37 	bl	8002b10 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80036a2:	f107 0308 	add.w	r3, r7, #8
 80036a6:	4618      	mov	r0, r3
 80036a8:	f000 f866 	bl	8003778 <prvSampleTimeNow>
 80036ac:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d130      	bne.n	8003716 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d10a      	bne.n	80036d0 <prvProcessTimerOrBlockTask+0x3c>
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	429a      	cmp	r2, r3
 80036c0:	d806      	bhi.n	80036d0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80036c2:	f7ff fa33 	bl	8002b2c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80036c6:	68f9      	ldr	r1, [r7, #12]
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f7ff ff81 	bl	80035d0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80036ce:	e024      	b.n	800371a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d008      	beq.n	80036e8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80036d6:	4b13      	ldr	r3, [pc, #76]	@ (8003724 <prvProcessTimerOrBlockTask+0x90>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d101      	bne.n	80036e4 <prvProcessTimerOrBlockTask+0x50>
 80036e0:	2301      	movs	r3, #1
 80036e2:	e000      	b.n	80036e6 <prvProcessTimerOrBlockTask+0x52>
 80036e4:	2300      	movs	r3, #0
 80036e6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80036e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003728 <prvProcessTimerOrBlockTask+0x94>)
 80036ea:	6818      	ldr	r0, [r3, #0]
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	683a      	ldr	r2, [r7, #0]
 80036f4:	4619      	mov	r1, r3
 80036f6:	f7fe ff93 	bl	8002620 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80036fa:	f7ff fa17 	bl	8002b2c <xTaskResumeAll>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d10a      	bne.n	800371a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003704:	4b09      	ldr	r3, [pc, #36]	@ (800372c <prvProcessTimerOrBlockTask+0x98>)
 8003706:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800370a:	601a      	str	r2, [r3, #0]
 800370c:	f3bf 8f4f 	dsb	sy
 8003710:	f3bf 8f6f 	isb	sy
}
 8003714:	e001      	b.n	800371a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003716:	f7ff fa09 	bl	8002b2c <xTaskResumeAll>
}
 800371a:	bf00      	nop
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	20000c80 	.word	0x20000c80
 8003728:	20000c84 	.word	0x20000c84
 800372c:	e000ed04 	.word	0xe000ed04

08003730 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003730:	b480      	push	{r7}
 8003732:	b085      	sub	sp, #20
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003738:	4b0e      	ldr	r3, [pc, #56]	@ (8003774 <prvGetNextExpireTime+0x44>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d101      	bne.n	8003746 <prvGetNextExpireTime+0x16>
 8003742:	2201      	movs	r2, #1
 8003744:	e000      	b.n	8003748 <prvGetNextExpireTime+0x18>
 8003746:	2200      	movs	r2, #0
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d105      	bne.n	8003760 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003754:	4b07      	ldr	r3, [pc, #28]	@ (8003774 <prvGetNextExpireTime+0x44>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	68db      	ldr	r3, [r3, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	60fb      	str	r3, [r7, #12]
 800375e:	e001      	b.n	8003764 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003760:	2300      	movs	r3, #0
 8003762:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003764:	68fb      	ldr	r3, [r7, #12]
}
 8003766:	4618      	mov	r0, r3
 8003768:	3714      	adds	r7, #20
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	20000c7c 	.word	0x20000c7c

08003778 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003780:	f7ff fa72 	bl	8002c68 <xTaskGetTickCount>
 8003784:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003786:	4b0b      	ldr	r3, [pc, #44]	@ (80037b4 <prvSampleTimeNow+0x3c>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	68fa      	ldr	r2, [r7, #12]
 800378c:	429a      	cmp	r2, r3
 800378e:	d205      	bcs.n	800379c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003790:	f000 f93a 	bl	8003a08 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	601a      	str	r2, [r3, #0]
 800379a:	e002      	b.n	80037a2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80037a2:	4a04      	ldr	r2, [pc, #16]	@ (80037b4 <prvSampleTimeNow+0x3c>)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80037a8:	68fb      	ldr	r3, [r7, #12]
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	20000c8c 	.word	0x20000c8c

080037b8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b086      	sub	sp, #24
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	607a      	str	r2, [r7, #4]
 80037c4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80037c6:	2300      	movs	r3, #0
 80037c8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	68ba      	ldr	r2, [r7, #8]
 80037ce:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	68fa      	ldr	r2, [r7, #12]
 80037d4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80037d6:	68ba      	ldr	r2, [r7, #8]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	429a      	cmp	r2, r3
 80037dc:	d812      	bhi.n	8003804 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	1ad2      	subs	r2, r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	699b      	ldr	r3, [r3, #24]
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d302      	bcc.n	80037f2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80037ec:	2301      	movs	r3, #1
 80037ee:	617b      	str	r3, [r7, #20]
 80037f0:	e01b      	b.n	800382a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80037f2:	4b10      	ldr	r3, [pc, #64]	@ (8003834 <prvInsertTimerInActiveList+0x7c>)
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	3304      	adds	r3, #4
 80037fa:	4619      	mov	r1, r3
 80037fc:	4610      	mov	r0, r2
 80037fe:	f7fe f928 	bl	8001a52 <vListInsert>
 8003802:	e012      	b.n	800382a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003804:	687a      	ldr	r2, [r7, #4]
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	429a      	cmp	r2, r3
 800380a:	d206      	bcs.n	800381a <prvInsertTimerInActiveList+0x62>
 800380c:	68ba      	ldr	r2, [r7, #8]
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	429a      	cmp	r2, r3
 8003812:	d302      	bcc.n	800381a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003814:	2301      	movs	r3, #1
 8003816:	617b      	str	r3, [r7, #20]
 8003818:	e007      	b.n	800382a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800381a:	4b07      	ldr	r3, [pc, #28]	@ (8003838 <prvInsertTimerInActiveList+0x80>)
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	3304      	adds	r3, #4
 8003822:	4619      	mov	r1, r3
 8003824:	4610      	mov	r0, r2
 8003826:	f7fe f914 	bl	8001a52 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800382a:	697b      	ldr	r3, [r7, #20]
}
 800382c:	4618      	mov	r0, r3
 800382e:	3718      	adds	r7, #24
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}
 8003834:	20000c80 	.word	0x20000c80
 8003838:	20000c7c 	.word	0x20000c7c

0800383c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b08e      	sub	sp, #56	@ 0x38
 8003840:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003842:	e0ce      	b.n	80039e2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2b00      	cmp	r3, #0
 8003848:	da19      	bge.n	800387e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800384a:	1d3b      	adds	r3, r7, #4
 800384c:	3304      	adds	r3, #4
 800384e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003852:	2b00      	cmp	r3, #0
 8003854:	d10b      	bne.n	800386e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8003856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800385a:	f383 8811 	msr	BASEPRI, r3
 800385e:	f3bf 8f6f 	isb	sy
 8003862:	f3bf 8f4f 	dsb	sy
 8003866:	61fb      	str	r3, [r7, #28]
}
 8003868:	bf00      	nop
 800386a:	bf00      	nop
 800386c:	e7fd      	b.n	800386a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800386e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003874:	6850      	ldr	r0, [r2, #4]
 8003876:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003878:	6892      	ldr	r2, [r2, #8]
 800387a:	4611      	mov	r1, r2
 800387c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2b00      	cmp	r3, #0
 8003882:	f2c0 80ae 	blt.w	80039e2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800388a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800388c:	695b      	ldr	r3, [r3, #20]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d004      	beq.n	800389c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003894:	3304      	adds	r3, #4
 8003896:	4618      	mov	r0, r3
 8003898:	f7fe f914 	bl	8001ac4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800389c:	463b      	mov	r3, r7
 800389e:	4618      	mov	r0, r3
 80038a0:	f7ff ff6a 	bl	8003778 <prvSampleTimeNow>
 80038a4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2b09      	cmp	r3, #9
 80038aa:	f200 8097 	bhi.w	80039dc <prvProcessReceivedCommands+0x1a0>
 80038ae:	a201      	add	r2, pc, #4	@ (adr r2, 80038b4 <prvProcessReceivedCommands+0x78>)
 80038b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038b4:	080038dd 	.word	0x080038dd
 80038b8:	080038dd 	.word	0x080038dd
 80038bc:	080038dd 	.word	0x080038dd
 80038c0:	08003953 	.word	0x08003953
 80038c4:	08003967 	.word	0x08003967
 80038c8:	080039b3 	.word	0x080039b3
 80038cc:	080038dd 	.word	0x080038dd
 80038d0:	080038dd 	.word	0x080038dd
 80038d4:	08003953 	.word	0x08003953
 80038d8:	08003967 	.word	0x08003967
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80038dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80038e2:	f043 0301 	orr.w	r3, r3, #1
 80038e6:	b2da      	uxtb	r2, r3
 80038e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80038ee:	68ba      	ldr	r2, [r7, #8]
 80038f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038f2:	699b      	ldr	r3, [r3, #24]
 80038f4:	18d1      	adds	r1, r2, r3
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80038fc:	f7ff ff5c 	bl	80037b8 <prvInsertTimerInActiveList>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d06c      	beq.n	80039e0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003908:	6a1b      	ldr	r3, [r3, #32]
 800390a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800390c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800390e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003910:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003914:	f003 0304 	and.w	r3, r3, #4
 8003918:	2b00      	cmp	r3, #0
 800391a:	d061      	beq.n	80039e0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800391c:	68ba      	ldr	r2, [r7, #8]
 800391e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003920:	699b      	ldr	r3, [r3, #24]
 8003922:	441a      	add	r2, r3
 8003924:	2300      	movs	r3, #0
 8003926:	9300      	str	r3, [sp, #0]
 8003928:	2300      	movs	r3, #0
 800392a:	2100      	movs	r1, #0
 800392c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800392e:	f7ff fe01 	bl	8003534 <xTimerGenericCommand>
 8003932:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003934:	6a3b      	ldr	r3, [r7, #32]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d152      	bne.n	80039e0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800393a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800393e:	f383 8811 	msr	BASEPRI, r3
 8003942:	f3bf 8f6f 	isb	sy
 8003946:	f3bf 8f4f 	dsb	sy
 800394a:	61bb      	str	r3, [r7, #24]
}
 800394c:	bf00      	nop
 800394e:	bf00      	nop
 8003950:	e7fd      	b.n	800394e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003954:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003958:	f023 0301 	bic.w	r3, r3, #1
 800395c:	b2da      	uxtb	r2, r3
 800395e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003960:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8003964:	e03d      	b.n	80039e2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003968:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800396c:	f043 0301 	orr.w	r3, r3, #1
 8003970:	b2da      	uxtb	r2, r3
 8003972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003974:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003978:	68ba      	ldr	r2, [r7, #8]
 800397a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800397c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800397e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003980:	699b      	ldr	r3, [r3, #24]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d10b      	bne.n	800399e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8003986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800398a:	f383 8811 	msr	BASEPRI, r3
 800398e:	f3bf 8f6f 	isb	sy
 8003992:	f3bf 8f4f 	dsb	sy
 8003996:	617b      	str	r3, [r7, #20]
}
 8003998:	bf00      	nop
 800399a:	bf00      	nop
 800399c:	e7fd      	b.n	800399a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800399e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039a0:	699a      	ldr	r2, [r3, #24]
 80039a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a4:	18d1      	adds	r1, r2, r3
 80039a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80039ac:	f7ff ff04 	bl	80037b8 <prvInsertTimerInActiveList>
					break;
 80039b0:	e017      	b.n	80039e2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80039b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80039b8:	f003 0302 	and.w	r3, r3, #2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d103      	bne.n	80039c8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80039c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80039c2:	f000 fbe9 	bl	8004198 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80039c6:	e00c      	b.n	80039e2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80039c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80039ce:	f023 0301 	bic.w	r3, r3, #1
 80039d2:	b2da      	uxtb	r2, r3
 80039d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80039da:	e002      	b.n	80039e2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80039dc:	bf00      	nop
 80039de:	e000      	b.n	80039e2 <prvProcessReceivedCommands+0x1a6>
					break;
 80039e0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80039e2:	4b08      	ldr	r3, [pc, #32]	@ (8003a04 <prvProcessReceivedCommands+0x1c8>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	1d39      	adds	r1, r7, #4
 80039e8:	2200      	movs	r2, #0
 80039ea:	4618      	mov	r0, r3
 80039ec:	f7fe fb7a 	bl	80020e4 <xQueueReceive>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	f47f af26 	bne.w	8003844 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80039f8:	bf00      	nop
 80039fa:	bf00      	nop
 80039fc:	3730      	adds	r7, #48	@ 0x30
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	20000c84 	.word	0x20000c84

08003a08 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b088      	sub	sp, #32
 8003a0c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003a0e:	e049      	b.n	8003aa4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003a10:	4b2e      	ldr	r3, [pc, #184]	@ (8003acc <prvSwitchTimerLists+0xc4>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a1a:	4b2c      	ldr	r3, [pc, #176]	@ (8003acc <prvSwitchTimerLists+0xc4>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	3304      	adds	r3, #4
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7fe f84b 	bl	8001ac4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6a1b      	ldr	r3, [r3, #32]
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003a3c:	f003 0304 	and.w	r3, r3, #4
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d02f      	beq.n	8003aa4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	699b      	ldr	r3, [r3, #24]
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	4413      	add	r3, r2
 8003a4c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003a4e:	68ba      	ldr	r2, [r7, #8]
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d90e      	bls.n	8003a74 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	68ba      	ldr	r2, [r7, #8]
 8003a5a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	68fa      	ldr	r2, [r7, #12]
 8003a60:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003a62:	4b1a      	ldr	r3, [pc, #104]	@ (8003acc <prvSwitchTimerLists+0xc4>)
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	3304      	adds	r3, #4
 8003a6a:	4619      	mov	r1, r3
 8003a6c:	4610      	mov	r0, r2
 8003a6e:	f7fd fff0 	bl	8001a52 <vListInsert>
 8003a72:	e017      	b.n	8003aa4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003a74:	2300      	movs	r3, #0
 8003a76:	9300      	str	r3, [sp, #0]
 8003a78:	2300      	movs	r3, #0
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	2100      	movs	r1, #0
 8003a7e:	68f8      	ldr	r0, [r7, #12]
 8003a80:	f7ff fd58 	bl	8003534 <xTimerGenericCommand>
 8003a84:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d10b      	bne.n	8003aa4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8003a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a90:	f383 8811 	msr	BASEPRI, r3
 8003a94:	f3bf 8f6f 	isb	sy
 8003a98:	f3bf 8f4f 	dsb	sy
 8003a9c:	603b      	str	r3, [r7, #0]
}
 8003a9e:	bf00      	nop
 8003aa0:	bf00      	nop
 8003aa2:	e7fd      	b.n	8003aa0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003aa4:	4b09      	ldr	r3, [pc, #36]	@ (8003acc <prvSwitchTimerLists+0xc4>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1b0      	bne.n	8003a10 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8003aae:	4b07      	ldr	r3, [pc, #28]	@ (8003acc <prvSwitchTimerLists+0xc4>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8003ab4:	4b06      	ldr	r3, [pc, #24]	@ (8003ad0 <prvSwitchTimerLists+0xc8>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a04      	ldr	r2, [pc, #16]	@ (8003acc <prvSwitchTimerLists+0xc4>)
 8003aba:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003abc:	4a04      	ldr	r2, [pc, #16]	@ (8003ad0 <prvSwitchTimerLists+0xc8>)
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	6013      	str	r3, [r2, #0]
}
 8003ac2:	bf00      	nop
 8003ac4:	3718      	adds	r7, #24
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	20000c7c 	.word	0x20000c7c
 8003ad0:	20000c80 	.word	0x20000c80

08003ad4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003ada:	f000 f96d 	bl	8003db8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003ade:	4b15      	ldr	r3, [pc, #84]	@ (8003b34 <prvCheckForValidListAndQueue+0x60>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d120      	bne.n	8003b28 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8003ae6:	4814      	ldr	r0, [pc, #80]	@ (8003b38 <prvCheckForValidListAndQueue+0x64>)
 8003ae8:	f7fd ff62 	bl	80019b0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003aec:	4813      	ldr	r0, [pc, #76]	@ (8003b3c <prvCheckForValidListAndQueue+0x68>)
 8003aee:	f7fd ff5f 	bl	80019b0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003af2:	4b13      	ldr	r3, [pc, #76]	@ (8003b40 <prvCheckForValidListAndQueue+0x6c>)
 8003af4:	4a10      	ldr	r2, [pc, #64]	@ (8003b38 <prvCheckForValidListAndQueue+0x64>)
 8003af6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003af8:	4b12      	ldr	r3, [pc, #72]	@ (8003b44 <prvCheckForValidListAndQueue+0x70>)
 8003afa:	4a10      	ldr	r2, [pc, #64]	@ (8003b3c <prvCheckForValidListAndQueue+0x68>)
 8003afc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003afe:	2300      	movs	r3, #0
 8003b00:	9300      	str	r3, [sp, #0]
 8003b02:	4b11      	ldr	r3, [pc, #68]	@ (8003b48 <prvCheckForValidListAndQueue+0x74>)
 8003b04:	4a11      	ldr	r2, [pc, #68]	@ (8003b4c <prvCheckForValidListAndQueue+0x78>)
 8003b06:	2110      	movs	r1, #16
 8003b08:	200a      	movs	r0, #10
 8003b0a:	f7fe f86f 	bl	8001bec <xQueueGenericCreateStatic>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	4a08      	ldr	r2, [pc, #32]	@ (8003b34 <prvCheckForValidListAndQueue+0x60>)
 8003b12:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003b14:	4b07      	ldr	r3, [pc, #28]	@ (8003b34 <prvCheckForValidListAndQueue+0x60>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d005      	beq.n	8003b28 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003b1c:	4b05      	ldr	r3, [pc, #20]	@ (8003b34 <prvCheckForValidListAndQueue+0x60>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	490b      	ldr	r1, [pc, #44]	@ (8003b50 <prvCheckForValidListAndQueue+0x7c>)
 8003b22:	4618      	mov	r0, r3
 8003b24:	f7fe fd52 	bl	80025cc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003b28:	f000 f978 	bl	8003e1c <vPortExitCritical>
}
 8003b2c:	bf00      	nop
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	20000c84 	.word	0x20000c84
 8003b38:	20000c54 	.word	0x20000c54
 8003b3c:	20000c68 	.word	0x20000c68
 8003b40:	20000c7c 	.word	0x20000c7c
 8003b44:	20000c80 	.word	0x20000c80
 8003b48:	20000d30 	.word	0x20000d30
 8003b4c:	20000c90 	.word	0x20000c90
 8003b50:	08004bcc 	.word	0x08004bcc

08003b54 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003b54:	b480      	push	{r7}
 8003b56:	b085      	sub	sp, #20
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	3b04      	subs	r3, #4
 8003b64:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003b6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	3b04      	subs	r3, #4
 8003b72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	f023 0201 	bic.w	r2, r3, #1
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	3b04      	subs	r3, #4
 8003b82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003b84:	4a0c      	ldr	r2, [pc, #48]	@ (8003bb8 <pxPortInitialiseStack+0x64>)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	3b14      	subs	r3, #20
 8003b8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	3b04      	subs	r3, #4
 8003b9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	f06f 0202 	mvn.w	r2, #2
 8003ba2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	3b20      	subs	r3, #32
 8003ba8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003baa:	68fb      	ldr	r3, [r7, #12]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3714      	adds	r7, #20
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr
 8003bb8:	08003bbd 	.word	0x08003bbd

08003bbc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b085      	sub	sp, #20
 8003bc0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003bc6:	4b13      	ldr	r3, [pc, #76]	@ (8003c14 <prvTaskExitError+0x58>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bce:	d00b      	beq.n	8003be8 <prvTaskExitError+0x2c>
	__asm volatile
 8003bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bd4:	f383 8811 	msr	BASEPRI, r3
 8003bd8:	f3bf 8f6f 	isb	sy
 8003bdc:	f3bf 8f4f 	dsb	sy
 8003be0:	60fb      	str	r3, [r7, #12]
}
 8003be2:	bf00      	nop
 8003be4:	bf00      	nop
 8003be6:	e7fd      	b.n	8003be4 <prvTaskExitError+0x28>
	__asm volatile
 8003be8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bec:	f383 8811 	msr	BASEPRI, r3
 8003bf0:	f3bf 8f6f 	isb	sy
 8003bf4:	f3bf 8f4f 	dsb	sy
 8003bf8:	60bb      	str	r3, [r7, #8]
}
 8003bfa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003bfc:	bf00      	nop
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d0fc      	beq.n	8003bfe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003c04:	bf00      	nop
 8003c06:	bf00      	nop
 8003c08:	3714      	adds	r7, #20
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	2000000c 	.word	0x2000000c
	...

08003c20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003c20:	4b07      	ldr	r3, [pc, #28]	@ (8003c40 <pxCurrentTCBConst2>)
 8003c22:	6819      	ldr	r1, [r3, #0]
 8003c24:	6808      	ldr	r0, [r1, #0]
 8003c26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c2a:	f380 8809 	msr	PSP, r0
 8003c2e:	f3bf 8f6f 	isb	sy
 8003c32:	f04f 0000 	mov.w	r0, #0
 8003c36:	f380 8811 	msr	BASEPRI, r0
 8003c3a:	4770      	bx	lr
 8003c3c:	f3af 8000 	nop.w

08003c40 <pxCurrentTCBConst2>:
 8003c40:	20000754 	.word	0x20000754
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003c44:	bf00      	nop
 8003c46:	bf00      	nop

08003c48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003c48:	4808      	ldr	r0, [pc, #32]	@ (8003c6c <prvPortStartFirstTask+0x24>)
 8003c4a:	6800      	ldr	r0, [r0, #0]
 8003c4c:	6800      	ldr	r0, [r0, #0]
 8003c4e:	f380 8808 	msr	MSP, r0
 8003c52:	f04f 0000 	mov.w	r0, #0
 8003c56:	f380 8814 	msr	CONTROL, r0
 8003c5a:	b662      	cpsie	i
 8003c5c:	b661      	cpsie	f
 8003c5e:	f3bf 8f4f 	dsb	sy
 8003c62:	f3bf 8f6f 	isb	sy
 8003c66:	df00      	svc	0
 8003c68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003c6a:	bf00      	nop
 8003c6c:	e000ed08 	.word	0xe000ed08

08003c70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003c76:	4b47      	ldr	r3, [pc, #284]	@ (8003d94 <xPortStartScheduler+0x124>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a47      	ldr	r2, [pc, #284]	@ (8003d98 <xPortStartScheduler+0x128>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d10b      	bne.n	8003c98 <xPortStartScheduler+0x28>
	__asm volatile
 8003c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c84:	f383 8811 	msr	BASEPRI, r3
 8003c88:	f3bf 8f6f 	isb	sy
 8003c8c:	f3bf 8f4f 	dsb	sy
 8003c90:	60fb      	str	r3, [r7, #12]
}
 8003c92:	bf00      	nop
 8003c94:	bf00      	nop
 8003c96:	e7fd      	b.n	8003c94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003c98:	4b3e      	ldr	r3, [pc, #248]	@ (8003d94 <xPortStartScheduler+0x124>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a3f      	ldr	r2, [pc, #252]	@ (8003d9c <xPortStartScheduler+0x12c>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d10b      	bne.n	8003cba <xPortStartScheduler+0x4a>
	__asm volatile
 8003ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ca6:	f383 8811 	msr	BASEPRI, r3
 8003caa:	f3bf 8f6f 	isb	sy
 8003cae:	f3bf 8f4f 	dsb	sy
 8003cb2:	613b      	str	r3, [r7, #16]
}
 8003cb4:	bf00      	nop
 8003cb6:	bf00      	nop
 8003cb8:	e7fd      	b.n	8003cb6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003cba:	4b39      	ldr	r3, [pc, #228]	@ (8003da0 <xPortStartScheduler+0x130>)
 8003cbc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	22ff      	movs	r2, #255	@ 0xff
 8003cca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003cd4:	78fb      	ldrb	r3, [r7, #3]
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003cdc:	b2da      	uxtb	r2, r3
 8003cde:	4b31      	ldr	r3, [pc, #196]	@ (8003da4 <xPortStartScheduler+0x134>)
 8003ce0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003ce2:	4b31      	ldr	r3, [pc, #196]	@ (8003da8 <xPortStartScheduler+0x138>)
 8003ce4:	2207      	movs	r2, #7
 8003ce6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003ce8:	e009      	b.n	8003cfe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8003cea:	4b2f      	ldr	r3, [pc, #188]	@ (8003da8 <xPortStartScheduler+0x138>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	4a2d      	ldr	r2, [pc, #180]	@ (8003da8 <xPortStartScheduler+0x138>)
 8003cf2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003cf4:	78fb      	ldrb	r3, [r7, #3]
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	005b      	lsls	r3, r3, #1
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003cfe:	78fb      	ldrb	r3, [r7, #3]
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d06:	2b80      	cmp	r3, #128	@ 0x80
 8003d08:	d0ef      	beq.n	8003cea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003d0a:	4b27      	ldr	r3, [pc, #156]	@ (8003da8 <xPortStartScheduler+0x138>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f1c3 0307 	rsb	r3, r3, #7
 8003d12:	2b04      	cmp	r3, #4
 8003d14:	d00b      	beq.n	8003d2e <xPortStartScheduler+0xbe>
	__asm volatile
 8003d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d1a:	f383 8811 	msr	BASEPRI, r3
 8003d1e:	f3bf 8f6f 	isb	sy
 8003d22:	f3bf 8f4f 	dsb	sy
 8003d26:	60bb      	str	r3, [r7, #8]
}
 8003d28:	bf00      	nop
 8003d2a:	bf00      	nop
 8003d2c:	e7fd      	b.n	8003d2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003d2e:	4b1e      	ldr	r3, [pc, #120]	@ (8003da8 <xPortStartScheduler+0x138>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	021b      	lsls	r3, r3, #8
 8003d34:	4a1c      	ldr	r2, [pc, #112]	@ (8003da8 <xPortStartScheduler+0x138>)
 8003d36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003d38:	4b1b      	ldr	r3, [pc, #108]	@ (8003da8 <xPortStartScheduler+0x138>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003d40:	4a19      	ldr	r2, [pc, #100]	@ (8003da8 <xPortStartScheduler+0x138>)
 8003d42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	b2da      	uxtb	r2, r3
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003d4c:	4b17      	ldr	r3, [pc, #92]	@ (8003dac <xPortStartScheduler+0x13c>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a16      	ldr	r2, [pc, #88]	@ (8003dac <xPortStartScheduler+0x13c>)
 8003d52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003d56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003d58:	4b14      	ldr	r3, [pc, #80]	@ (8003dac <xPortStartScheduler+0x13c>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a13      	ldr	r2, [pc, #76]	@ (8003dac <xPortStartScheduler+0x13c>)
 8003d5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003d62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003d64:	f000 f8da 	bl	8003f1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003d68:	4b11      	ldr	r3, [pc, #68]	@ (8003db0 <xPortStartScheduler+0x140>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003d6e:	f000 f8f9 	bl	8003f64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003d72:	4b10      	ldr	r3, [pc, #64]	@ (8003db4 <xPortStartScheduler+0x144>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a0f      	ldr	r2, [pc, #60]	@ (8003db4 <xPortStartScheduler+0x144>)
 8003d78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003d7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003d7e:	f7ff ff63 	bl	8003c48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003d82:	f7ff f83b 	bl	8002dfc <vTaskSwitchContext>
	prvTaskExitError();
 8003d86:	f7ff ff19 	bl	8003bbc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3718      	adds	r7, #24
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	e000ed00 	.word	0xe000ed00
 8003d98:	410fc271 	.word	0x410fc271
 8003d9c:	410fc270 	.word	0x410fc270
 8003da0:	e000e400 	.word	0xe000e400
 8003da4:	20000d80 	.word	0x20000d80
 8003da8:	20000d84 	.word	0x20000d84
 8003dac:	e000ed20 	.word	0xe000ed20
 8003db0:	2000000c 	.word	0x2000000c
 8003db4:	e000ef34 	.word	0xe000ef34

08003db8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003db8:	b480      	push	{r7}
 8003dba:	b083      	sub	sp, #12
 8003dbc:	af00      	add	r7, sp, #0
	__asm volatile
 8003dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dc2:	f383 8811 	msr	BASEPRI, r3
 8003dc6:	f3bf 8f6f 	isb	sy
 8003dca:	f3bf 8f4f 	dsb	sy
 8003dce:	607b      	str	r3, [r7, #4]
}
 8003dd0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003dd2:	4b10      	ldr	r3, [pc, #64]	@ (8003e14 <vPortEnterCritical+0x5c>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	4a0e      	ldr	r2, [pc, #56]	@ (8003e14 <vPortEnterCritical+0x5c>)
 8003dda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003ddc:	4b0d      	ldr	r3, [pc, #52]	@ (8003e14 <vPortEnterCritical+0x5c>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d110      	bne.n	8003e06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003de4:	4b0c      	ldr	r3, [pc, #48]	@ (8003e18 <vPortEnterCritical+0x60>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d00b      	beq.n	8003e06 <vPortEnterCritical+0x4e>
	__asm volatile
 8003dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003df2:	f383 8811 	msr	BASEPRI, r3
 8003df6:	f3bf 8f6f 	isb	sy
 8003dfa:	f3bf 8f4f 	dsb	sy
 8003dfe:	603b      	str	r3, [r7, #0]
}
 8003e00:	bf00      	nop
 8003e02:	bf00      	nop
 8003e04:	e7fd      	b.n	8003e02 <vPortEnterCritical+0x4a>
	}
}
 8003e06:	bf00      	nop
 8003e08:	370c      	adds	r7, #12
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr
 8003e12:	bf00      	nop
 8003e14:	2000000c 	.word	0x2000000c
 8003e18:	e000ed04 	.word	0xe000ed04

08003e1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003e22:	4b12      	ldr	r3, [pc, #72]	@ (8003e6c <vPortExitCritical+0x50>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d10b      	bne.n	8003e42 <vPortExitCritical+0x26>
	__asm volatile
 8003e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e2e:	f383 8811 	msr	BASEPRI, r3
 8003e32:	f3bf 8f6f 	isb	sy
 8003e36:	f3bf 8f4f 	dsb	sy
 8003e3a:	607b      	str	r3, [r7, #4]
}
 8003e3c:	bf00      	nop
 8003e3e:	bf00      	nop
 8003e40:	e7fd      	b.n	8003e3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003e42:	4b0a      	ldr	r3, [pc, #40]	@ (8003e6c <vPortExitCritical+0x50>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	3b01      	subs	r3, #1
 8003e48:	4a08      	ldr	r2, [pc, #32]	@ (8003e6c <vPortExitCritical+0x50>)
 8003e4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003e4c:	4b07      	ldr	r3, [pc, #28]	@ (8003e6c <vPortExitCritical+0x50>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d105      	bne.n	8003e60 <vPortExitCritical+0x44>
 8003e54:	2300      	movs	r3, #0
 8003e56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	f383 8811 	msr	BASEPRI, r3
}
 8003e5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003e60:	bf00      	nop
 8003e62:	370c      	adds	r7, #12
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr
 8003e6c:	2000000c 	.word	0x2000000c

08003e70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003e70:	f3ef 8009 	mrs	r0, PSP
 8003e74:	f3bf 8f6f 	isb	sy
 8003e78:	4b15      	ldr	r3, [pc, #84]	@ (8003ed0 <pxCurrentTCBConst>)
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	f01e 0f10 	tst.w	lr, #16
 8003e80:	bf08      	it	eq
 8003e82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003e86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e8a:	6010      	str	r0, [r2, #0]
 8003e8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003e90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003e94:	f380 8811 	msr	BASEPRI, r0
 8003e98:	f3bf 8f4f 	dsb	sy
 8003e9c:	f3bf 8f6f 	isb	sy
 8003ea0:	f7fe ffac 	bl	8002dfc <vTaskSwitchContext>
 8003ea4:	f04f 0000 	mov.w	r0, #0
 8003ea8:	f380 8811 	msr	BASEPRI, r0
 8003eac:	bc09      	pop	{r0, r3}
 8003eae:	6819      	ldr	r1, [r3, #0]
 8003eb0:	6808      	ldr	r0, [r1, #0]
 8003eb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003eb6:	f01e 0f10 	tst.w	lr, #16
 8003eba:	bf08      	it	eq
 8003ebc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003ec0:	f380 8809 	msr	PSP, r0
 8003ec4:	f3bf 8f6f 	isb	sy
 8003ec8:	4770      	bx	lr
 8003eca:	bf00      	nop
 8003ecc:	f3af 8000 	nop.w

08003ed0 <pxCurrentTCBConst>:
 8003ed0:	20000754 	.word	0x20000754
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003ed4:	bf00      	nop
 8003ed6:	bf00      	nop

08003ed8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
	__asm volatile
 8003ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ee2:	f383 8811 	msr	BASEPRI, r3
 8003ee6:	f3bf 8f6f 	isb	sy
 8003eea:	f3bf 8f4f 	dsb	sy
 8003eee:	607b      	str	r3, [r7, #4]
}
 8003ef0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003ef2:	f7fe fec9 	bl	8002c88 <xTaskIncrementTick>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d003      	beq.n	8003f04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003efc:	4b06      	ldr	r3, [pc, #24]	@ (8003f18 <xPortSysTickHandler+0x40>)
 8003efe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f02:	601a      	str	r2, [r3, #0]
 8003f04:	2300      	movs	r3, #0
 8003f06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	f383 8811 	msr	BASEPRI, r3
}
 8003f0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003f10:	bf00      	nop
 8003f12:	3708      	adds	r7, #8
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	e000ed04 	.word	0xe000ed04

08003f1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003f20:	4b0b      	ldr	r3, [pc, #44]	@ (8003f50 <vPortSetupTimerInterrupt+0x34>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003f26:	4b0b      	ldr	r3, [pc, #44]	@ (8003f54 <vPortSetupTimerInterrupt+0x38>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8003f58 <vPortSetupTimerInterrupt+0x3c>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a0a      	ldr	r2, [pc, #40]	@ (8003f5c <vPortSetupTimerInterrupt+0x40>)
 8003f32:	fba2 2303 	umull	r2, r3, r2, r3
 8003f36:	099b      	lsrs	r3, r3, #6
 8003f38:	4a09      	ldr	r2, [pc, #36]	@ (8003f60 <vPortSetupTimerInterrupt+0x44>)
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003f3e:	4b04      	ldr	r3, [pc, #16]	@ (8003f50 <vPortSetupTimerInterrupt+0x34>)
 8003f40:	2207      	movs	r2, #7
 8003f42:	601a      	str	r2, [r3, #0]
}
 8003f44:	bf00      	nop
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	e000e010 	.word	0xe000e010
 8003f54:	e000e018 	.word	0xe000e018
 8003f58:	20000000 	.word	0x20000000
 8003f5c:	10624dd3 	.word	0x10624dd3
 8003f60:	e000e014 	.word	0xe000e014

08003f64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003f64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003f74 <vPortEnableVFP+0x10>
 8003f68:	6801      	ldr	r1, [r0, #0]
 8003f6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003f6e:	6001      	str	r1, [r0, #0]
 8003f70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003f72:	bf00      	nop
 8003f74:	e000ed88 	.word	0xe000ed88

08003f78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003f78:	b480      	push	{r7}
 8003f7a:	b085      	sub	sp, #20
 8003f7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003f7e:	f3ef 8305 	mrs	r3, IPSR
 8003f82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2b0f      	cmp	r3, #15
 8003f88:	d915      	bls.n	8003fb6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003f8a:	4a18      	ldr	r2, [pc, #96]	@ (8003fec <vPortValidateInterruptPriority+0x74>)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	4413      	add	r3, r2
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003f94:	4b16      	ldr	r3, [pc, #88]	@ (8003ff0 <vPortValidateInterruptPriority+0x78>)
 8003f96:	781b      	ldrb	r3, [r3, #0]
 8003f98:	7afa      	ldrb	r2, [r7, #11]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d20b      	bcs.n	8003fb6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8003f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fa2:	f383 8811 	msr	BASEPRI, r3
 8003fa6:	f3bf 8f6f 	isb	sy
 8003faa:	f3bf 8f4f 	dsb	sy
 8003fae:	607b      	str	r3, [r7, #4]
}
 8003fb0:	bf00      	nop
 8003fb2:	bf00      	nop
 8003fb4:	e7fd      	b.n	8003fb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8003ff4 <vPortValidateInterruptPriority+0x7c>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8003ff8 <vPortValidateInterruptPriority+0x80>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d90b      	bls.n	8003fde <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8003fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fca:	f383 8811 	msr	BASEPRI, r3
 8003fce:	f3bf 8f6f 	isb	sy
 8003fd2:	f3bf 8f4f 	dsb	sy
 8003fd6:	603b      	str	r3, [r7, #0]
}
 8003fd8:	bf00      	nop
 8003fda:	bf00      	nop
 8003fdc:	e7fd      	b.n	8003fda <vPortValidateInterruptPriority+0x62>
	}
 8003fde:	bf00      	nop
 8003fe0:	3714      	adds	r7, #20
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr
 8003fea:	bf00      	nop
 8003fec:	e000e3f0 	.word	0xe000e3f0
 8003ff0:	20000d80 	.word	0x20000d80
 8003ff4:	e000ed0c 	.word	0xe000ed0c
 8003ff8:	20000d84 	.word	0x20000d84

08003ffc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b08a      	sub	sp, #40	@ 0x28
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004004:	2300      	movs	r3, #0
 8004006:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004008:	f7fe fd82 	bl	8002b10 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800400c:	4b5c      	ldr	r3, [pc, #368]	@ (8004180 <pvPortMalloc+0x184>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d101      	bne.n	8004018 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004014:	f000 f924 	bl	8004260 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004018:	4b5a      	ldr	r3, [pc, #360]	@ (8004184 <pvPortMalloc+0x188>)
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	4013      	ands	r3, r2
 8004020:	2b00      	cmp	r3, #0
 8004022:	f040 8095 	bne.w	8004150 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d01e      	beq.n	800406a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800402c:	2208      	movs	r2, #8
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4413      	add	r3, r2
 8004032:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f003 0307 	and.w	r3, r3, #7
 800403a:	2b00      	cmp	r3, #0
 800403c:	d015      	beq.n	800406a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f023 0307 	bic.w	r3, r3, #7
 8004044:	3308      	adds	r3, #8
 8004046:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f003 0307 	and.w	r3, r3, #7
 800404e:	2b00      	cmp	r3, #0
 8004050:	d00b      	beq.n	800406a <pvPortMalloc+0x6e>
	__asm volatile
 8004052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004056:	f383 8811 	msr	BASEPRI, r3
 800405a:	f3bf 8f6f 	isb	sy
 800405e:	f3bf 8f4f 	dsb	sy
 8004062:	617b      	str	r3, [r7, #20]
}
 8004064:	bf00      	nop
 8004066:	bf00      	nop
 8004068:	e7fd      	b.n	8004066 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d06f      	beq.n	8004150 <pvPortMalloc+0x154>
 8004070:	4b45      	ldr	r3, [pc, #276]	@ (8004188 <pvPortMalloc+0x18c>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	687a      	ldr	r2, [r7, #4]
 8004076:	429a      	cmp	r2, r3
 8004078:	d86a      	bhi.n	8004150 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800407a:	4b44      	ldr	r3, [pc, #272]	@ (800418c <pvPortMalloc+0x190>)
 800407c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800407e:	4b43      	ldr	r3, [pc, #268]	@ (800418c <pvPortMalloc+0x190>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004084:	e004      	b.n	8004090 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004088:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800408a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	429a      	cmp	r2, r3
 8004098:	d903      	bls.n	80040a2 <pvPortMalloc+0xa6>
 800409a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d1f1      	bne.n	8004086 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80040a2:	4b37      	ldr	r3, [pc, #220]	@ (8004180 <pvPortMalloc+0x184>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d051      	beq.n	8004150 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80040ac:	6a3b      	ldr	r3, [r7, #32]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	2208      	movs	r2, #8
 80040b2:	4413      	add	r3, r2
 80040b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80040b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	6a3b      	ldr	r3, [r7, #32]
 80040bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80040be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c0:	685a      	ldr	r2, [r3, #4]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	1ad2      	subs	r2, r2, r3
 80040c6:	2308      	movs	r3, #8
 80040c8:	005b      	lsls	r3, r3, #1
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d920      	bls.n	8004110 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80040ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	4413      	add	r3, r2
 80040d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	f003 0307 	and.w	r3, r3, #7
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d00b      	beq.n	80040f8 <pvPortMalloc+0xfc>
	__asm volatile
 80040e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040e4:	f383 8811 	msr	BASEPRI, r3
 80040e8:	f3bf 8f6f 	isb	sy
 80040ec:	f3bf 8f4f 	dsb	sy
 80040f0:	613b      	str	r3, [r7, #16]
}
 80040f2:	bf00      	nop
 80040f4:	bf00      	nop
 80040f6:	e7fd      	b.n	80040f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80040f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fa:	685a      	ldr	r2, [r3, #4]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	1ad2      	subs	r2, r2, r3
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800410a:	69b8      	ldr	r0, [r7, #24]
 800410c:	f000 f90a 	bl	8004324 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004110:	4b1d      	ldr	r3, [pc, #116]	@ (8004188 <pvPortMalloc+0x18c>)
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	1ad3      	subs	r3, r2, r3
 800411a:	4a1b      	ldr	r2, [pc, #108]	@ (8004188 <pvPortMalloc+0x18c>)
 800411c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800411e:	4b1a      	ldr	r3, [pc, #104]	@ (8004188 <pvPortMalloc+0x18c>)
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	4b1b      	ldr	r3, [pc, #108]	@ (8004190 <pvPortMalloc+0x194>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	429a      	cmp	r2, r3
 8004128:	d203      	bcs.n	8004132 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800412a:	4b17      	ldr	r3, [pc, #92]	@ (8004188 <pvPortMalloc+0x18c>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a18      	ldr	r2, [pc, #96]	@ (8004190 <pvPortMalloc+0x194>)
 8004130:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004134:	685a      	ldr	r2, [r3, #4]
 8004136:	4b13      	ldr	r3, [pc, #76]	@ (8004184 <pvPortMalloc+0x188>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	431a      	orrs	r2, r3
 800413c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800413e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004142:	2200      	movs	r2, #0
 8004144:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004146:	4b13      	ldr	r3, [pc, #76]	@ (8004194 <pvPortMalloc+0x198>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	3301      	adds	r3, #1
 800414c:	4a11      	ldr	r2, [pc, #68]	@ (8004194 <pvPortMalloc+0x198>)
 800414e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004150:	f7fe fcec 	bl	8002b2c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004154:	69fb      	ldr	r3, [r7, #28]
 8004156:	f003 0307 	and.w	r3, r3, #7
 800415a:	2b00      	cmp	r3, #0
 800415c:	d00b      	beq.n	8004176 <pvPortMalloc+0x17a>
	__asm volatile
 800415e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004162:	f383 8811 	msr	BASEPRI, r3
 8004166:	f3bf 8f6f 	isb	sy
 800416a:	f3bf 8f4f 	dsb	sy
 800416e:	60fb      	str	r3, [r7, #12]
}
 8004170:	bf00      	nop
 8004172:	bf00      	nop
 8004174:	e7fd      	b.n	8004172 <pvPortMalloc+0x176>
	return pvReturn;
 8004176:	69fb      	ldr	r3, [r7, #28]
}
 8004178:	4618      	mov	r0, r3
 800417a:	3728      	adds	r7, #40	@ 0x28
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}
 8004180:	20004990 	.word	0x20004990
 8004184:	200049a4 	.word	0x200049a4
 8004188:	20004994 	.word	0x20004994
 800418c:	20004988 	.word	0x20004988
 8004190:	20004998 	.word	0x20004998
 8004194:	2000499c 	.word	0x2000499c

08004198 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b086      	sub	sp, #24
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d04f      	beq.n	800424a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80041aa:	2308      	movs	r3, #8
 80041ac:	425b      	negs	r3, r3
 80041ae:	697a      	ldr	r2, [r7, #20]
 80041b0:	4413      	add	r3, r2
 80041b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	685a      	ldr	r2, [r3, #4]
 80041bc:	4b25      	ldr	r3, [pc, #148]	@ (8004254 <vPortFree+0xbc>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4013      	ands	r3, r2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d10b      	bne.n	80041de <vPortFree+0x46>
	__asm volatile
 80041c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041ca:	f383 8811 	msr	BASEPRI, r3
 80041ce:	f3bf 8f6f 	isb	sy
 80041d2:	f3bf 8f4f 	dsb	sy
 80041d6:	60fb      	str	r3, [r7, #12]
}
 80041d8:	bf00      	nop
 80041da:	bf00      	nop
 80041dc:	e7fd      	b.n	80041da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d00b      	beq.n	80041fe <vPortFree+0x66>
	__asm volatile
 80041e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041ea:	f383 8811 	msr	BASEPRI, r3
 80041ee:	f3bf 8f6f 	isb	sy
 80041f2:	f3bf 8f4f 	dsb	sy
 80041f6:	60bb      	str	r3, [r7, #8]
}
 80041f8:	bf00      	nop
 80041fa:	bf00      	nop
 80041fc:	e7fd      	b.n	80041fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	685a      	ldr	r2, [r3, #4]
 8004202:	4b14      	ldr	r3, [pc, #80]	@ (8004254 <vPortFree+0xbc>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4013      	ands	r3, r2
 8004208:	2b00      	cmp	r3, #0
 800420a:	d01e      	beq.n	800424a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d11a      	bne.n	800424a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	685a      	ldr	r2, [r3, #4]
 8004218:	4b0e      	ldr	r3, [pc, #56]	@ (8004254 <vPortFree+0xbc>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	43db      	mvns	r3, r3
 800421e:	401a      	ands	r2, r3
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004224:	f7fe fc74 	bl	8002b10 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	685a      	ldr	r2, [r3, #4]
 800422c:	4b0a      	ldr	r3, [pc, #40]	@ (8004258 <vPortFree+0xc0>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4413      	add	r3, r2
 8004232:	4a09      	ldr	r2, [pc, #36]	@ (8004258 <vPortFree+0xc0>)
 8004234:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004236:	6938      	ldr	r0, [r7, #16]
 8004238:	f000 f874 	bl	8004324 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800423c:	4b07      	ldr	r3, [pc, #28]	@ (800425c <vPortFree+0xc4>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	3301      	adds	r3, #1
 8004242:	4a06      	ldr	r2, [pc, #24]	@ (800425c <vPortFree+0xc4>)
 8004244:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004246:	f7fe fc71 	bl	8002b2c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800424a:	bf00      	nop
 800424c:	3718      	adds	r7, #24
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	200049a4 	.word	0x200049a4
 8004258:	20004994 	.word	0x20004994
 800425c:	200049a0 	.word	0x200049a0

08004260 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004260:	b480      	push	{r7}
 8004262:	b085      	sub	sp, #20
 8004264:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004266:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800426a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800426c:	4b27      	ldr	r3, [pc, #156]	@ (800430c <prvHeapInit+0xac>)
 800426e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f003 0307 	and.w	r3, r3, #7
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00c      	beq.n	8004294 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	3307      	adds	r3, #7
 800427e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f023 0307 	bic.w	r3, r3, #7
 8004286:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004288:	68ba      	ldr	r2, [r7, #8]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	4a1f      	ldr	r2, [pc, #124]	@ (800430c <prvHeapInit+0xac>)
 8004290:	4413      	add	r3, r2
 8004292:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004298:	4a1d      	ldr	r2, [pc, #116]	@ (8004310 <prvHeapInit+0xb0>)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800429e:	4b1c      	ldr	r3, [pc, #112]	@ (8004310 <prvHeapInit+0xb0>)
 80042a0:	2200      	movs	r2, #0
 80042a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	68ba      	ldr	r2, [r7, #8]
 80042a8:	4413      	add	r3, r2
 80042aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80042ac:	2208      	movs	r2, #8
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	1a9b      	subs	r3, r3, r2
 80042b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f023 0307 	bic.w	r3, r3, #7
 80042ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	4a15      	ldr	r2, [pc, #84]	@ (8004314 <prvHeapInit+0xb4>)
 80042c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80042c2:	4b14      	ldr	r3, [pc, #80]	@ (8004314 <prvHeapInit+0xb4>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	2200      	movs	r2, #0
 80042c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80042ca:	4b12      	ldr	r3, [pc, #72]	@ (8004314 <prvHeapInit+0xb4>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2200      	movs	r2, #0
 80042d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	68fa      	ldr	r2, [r7, #12]
 80042da:	1ad2      	subs	r2, r2, r3
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80042e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004314 <prvHeapInit+0xb4>)
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	4a0a      	ldr	r2, [pc, #40]	@ (8004318 <prvHeapInit+0xb8>)
 80042ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	4a09      	ldr	r2, [pc, #36]	@ (800431c <prvHeapInit+0xbc>)
 80042f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80042f8:	4b09      	ldr	r3, [pc, #36]	@ (8004320 <prvHeapInit+0xc0>)
 80042fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80042fe:	601a      	str	r2, [r3, #0]
}
 8004300:	bf00      	nop
 8004302:	3714      	adds	r7, #20
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr
 800430c:	20000d88 	.word	0x20000d88
 8004310:	20004988 	.word	0x20004988
 8004314:	20004990 	.word	0x20004990
 8004318:	20004998 	.word	0x20004998
 800431c:	20004994 	.word	0x20004994
 8004320:	200049a4 	.word	0x200049a4

08004324 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004324:	b480      	push	{r7}
 8004326:	b085      	sub	sp, #20
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800432c:	4b28      	ldr	r3, [pc, #160]	@ (80043d0 <prvInsertBlockIntoFreeList+0xac>)
 800432e:	60fb      	str	r3, [r7, #12]
 8004330:	e002      	b.n	8004338 <prvInsertBlockIntoFreeList+0x14>
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	60fb      	str	r3, [r7, #12]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	429a      	cmp	r2, r3
 8004340:	d8f7      	bhi.n	8004332 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	68ba      	ldr	r2, [r7, #8]
 800434c:	4413      	add	r3, r2
 800434e:	687a      	ldr	r2, [r7, #4]
 8004350:	429a      	cmp	r2, r3
 8004352:	d108      	bne.n	8004366 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	685a      	ldr	r2, [r3, #4]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	441a      	add	r2, r3
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	68ba      	ldr	r2, [r7, #8]
 8004370:	441a      	add	r2, r3
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	429a      	cmp	r2, r3
 8004378:	d118      	bne.n	80043ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	4b15      	ldr	r3, [pc, #84]	@ (80043d4 <prvInsertBlockIntoFreeList+0xb0>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	429a      	cmp	r2, r3
 8004384:	d00d      	beq.n	80043a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	685a      	ldr	r2, [r3, #4]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	441a      	add	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	601a      	str	r2, [r3, #0]
 80043a0:	e008      	b.n	80043b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80043a2:	4b0c      	ldr	r3, [pc, #48]	@ (80043d4 <prvInsertBlockIntoFreeList+0xb0>)
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	601a      	str	r2, [r3, #0]
 80043aa:	e003      	b.n	80043b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80043b4:	68fa      	ldr	r2, [r7, #12]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d002      	beq.n	80043c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80043c2:	bf00      	nop
 80043c4:	3714      	adds	r7, #20
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr
 80043ce:	bf00      	nop
 80043d0:	20004988 	.word	0x20004988
 80043d4:	20004990 	.word	0x20004990

080043d8 <BNO055_Init>:
#define BNO055_PWR_LOWPOWER   0x01
#define BNO055_PWR_SUSPEND    0x02


void BNO055_Init(void)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	af00      	add	r7, sp, #0
    I2C1_WriteReg(BNO055_I2C_ADDR, BNO055_OPR_MODE, OPR_MODE_CONFIG);
 80043dc:	2200      	movs	r2, #0
 80043de:	213d      	movs	r1, #61	@ 0x3d
 80043e0:	2029      	movs	r0, #41	@ 0x29
 80043e2:	f000 f8f5 	bl	80045d0 <I2C1_WriteReg>
    HAL_Delay(25);
 80043e6:	2019      	movs	r0, #25
 80043e8:	f7fc fb24 	bl	8000a34 <HAL_Delay>

    I2C1_WriteReg(BNO055_I2C_ADDR, BNO055_PAGE_ID, 0x00);
 80043ec:	2200      	movs	r2, #0
 80043ee:	2107      	movs	r1, #7
 80043f0:	2029      	movs	r0, #41	@ 0x29
 80043f2:	f000 f8ed 	bl	80045d0 <I2C1_WriteReg>
    I2C1_WriteReg(BNO055_I2C_ADDR, BNO055_PWR_MODE, BNO055_PWR_NORMAL);
 80043f6:	2200      	movs	r2, #0
 80043f8:	213e      	movs	r1, #62	@ 0x3e
 80043fa:	2029      	movs	r0, #41	@ 0x29
 80043fc:	f000 f8e8 	bl	80045d0 <I2C1_WriteReg>
    HAL_Delay(10);
 8004400:	200a      	movs	r0, #10
 8004402:	f7fc fb17 	bl	8000a34 <HAL_Delay>

    I2C1_WriteReg(BNO055_I2C_ADDR, BNO055_OPR_MODE, OPR_MODE_NDOF);
 8004406:	220c      	movs	r2, #12
 8004408:	213d      	movs	r1, #61	@ 0x3d
 800440a:	2029      	movs	r0, #41	@ 0x29
 800440c:	f000 f8e0 	bl	80045d0 <I2C1_WriteReg>
    HAL_Delay(20);
 8004410:	2014      	movs	r0, #20
 8004412:	f7fc fb0f 	bl	8000a34 <HAL_Delay>
}
 8004416:	bf00      	nop
 8004418:	bd80      	pop	{r7, pc}

0800441a <BNO055_ReadReg>:
/* ================== BNO055 helpers ================== */
uint8_t BNO055_ReadReg(uint8_t reg)
{
 800441a:	b580      	push	{r7, lr}
 800441c:	b084      	sub	sp, #16
 800441e:	af00      	add	r7, sp, #0
 8004420:	4603      	mov	r3, r0
 8004422:	71fb      	strb	r3, [r7, #7]
    uint8_t val = 0;
 8004424:	2300      	movs	r3, #0
 8004426:	73fb      	strb	r3, [r7, #15]
    I2C1_ReadMulti(BNO055_I2C_ADDR, reg, &val, 1);
 8004428:	f107 020f 	add.w	r2, r7, #15
 800442c:	79f9      	ldrb	r1, [r7, #7]
 800442e:	2301      	movs	r3, #1
 8004430:	2029      	movs	r0, #41	@ 0x29
 8004432:	f000 f927 	bl	8004684 <I2C1_ReadMulti>
    return val;
 8004436:	7bfb      	ldrb	r3, [r7, #15]
}
 8004438:	4618      	mov	r0, r3
 800443a:	3710      	adds	r7, #16
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}

08004440 <BNO055_ReadEuler_raw>:

/* ================== Read Euler raw (1/16 deg) ================== */
void BNO055_ReadEuler_raw(int16_t *x, int16_t *y, int16_t *z)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b086      	sub	sp, #24
 8004444:	af00      	add	r7, sp, #0
 8004446:	60f8      	str	r0, [r7, #12]
 8004448:	60b9      	str	r1, [r7, #8]
 800444a:	607a      	str	r2, [r7, #4]
    uint8_t b[6];
    I2C1_ReadMulti(BNO055_I2C_ADDR, BNO055_EUL_X_LSB, b, 6);
 800444c:	f107 0210 	add.w	r2, r7, #16
 8004450:	2306      	movs	r3, #6
 8004452:	211a      	movs	r1, #26
 8004454:	2029      	movs	r0, #41	@ 0x29
 8004456:	f000 f915 	bl	8004684 <I2C1_ReadMulti>

    *x = (int16_t)((b[1]<<8)|b[0]);
 800445a:	7c7b      	ldrb	r3, [r7, #17]
 800445c:	b21b      	sxth	r3, r3
 800445e:	021b      	lsls	r3, r3, #8
 8004460:	b21a      	sxth	r2, r3
 8004462:	7c3b      	ldrb	r3, [r7, #16]
 8004464:	b21b      	sxth	r3, r3
 8004466:	4313      	orrs	r3, r2
 8004468:	b21a      	sxth	r2, r3
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	801a      	strh	r2, [r3, #0]
    *y = (int16_t)((b[3]<<8)|b[2]);
 800446e:	7cfb      	ldrb	r3, [r7, #19]
 8004470:	b21b      	sxth	r3, r3
 8004472:	021b      	lsls	r3, r3, #8
 8004474:	b21a      	sxth	r2, r3
 8004476:	7cbb      	ldrb	r3, [r7, #18]
 8004478:	b21b      	sxth	r3, r3
 800447a:	4313      	orrs	r3, r2
 800447c:	b21a      	sxth	r2, r3
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	801a      	strh	r2, [r3, #0]
    *z = (int16_t)((b[5]<<8)|b[4]);
 8004482:	7d7b      	ldrb	r3, [r7, #21]
 8004484:	b21b      	sxth	r3, r3
 8004486:	021b      	lsls	r3, r3, #8
 8004488:	b21a      	sxth	r2, r3
 800448a:	7d3b      	ldrb	r3, [r7, #20]
 800448c:	b21b      	sxth	r3, r3
 800448e:	4313      	orrs	r3, r2
 8004490:	b21a      	sxth	r2, r3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	801a      	strh	r2, [r3, #0]
}
 8004496:	bf00      	nop
 8004498:	3718      	adds	r7, #24
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
	...

080044a0 <I2C1_Master_Init>:
#define GPIOB_BASE_ADDR      0x40020400
#define GPIOD_BASE_ADDR      0x40020C00
#define I2C1_BASE_ADDR       0x40005400

void I2C1_Master_Init()
{
 80044a0:	b480      	push	{r7}
 80044a2:	b08d      	sub	sp, #52	@ 0x34
 80044a4:	af00      	add	r7, sp, #0
    volatile uint32_t* RCC_AHB1ENR = (uint32_t*)(RCC_BASE_ADDR + 0x30);
 80044a6:	4b3f      	ldr	r3, [pc, #252]	@ (80045a4 <I2C1_Master_Init+0x104>)
 80044a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    volatile uint32_t* RCC_APB1ENR = (uint32_t*)(RCC_BASE_ADDR + 0x40);
 80044aa:	4b3f      	ldr	r3, [pc, #252]	@ (80045a8 <I2C1_Master_Init+0x108>)
 80044ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    *RCC_AHB1ENR |= (1 << 1); // GPIOB
 80044ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f043 0202 	orr.w	r2, r3, #2
 80044b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044b8:	601a      	str	r2, [r3, #0]
    *RCC_APB1ENR |= (1 << 21); // I2C1
 80044ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80044c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044c4:	601a      	str	r2, [r3, #0]

    volatile uint32_t* MODER   = (uint32_t*)(GPIOB_BASE_ADDR + 0x00);
 80044c6:	4b39      	ldr	r3, [pc, #228]	@ (80045ac <I2C1_Master_Init+0x10c>)
 80044c8:	627b      	str	r3, [r7, #36]	@ 0x24
    volatile uint32_t* OTYPER  = (uint32_t*)(GPIOB_BASE_ADDR + 0x04);
 80044ca:	4b39      	ldr	r3, [pc, #228]	@ (80045b0 <I2C1_Master_Init+0x110>)
 80044cc:	623b      	str	r3, [r7, #32]
    volatile uint32_t* OSPEEDR = (uint32_t*)(GPIOB_BASE_ADDR + 0x08);
 80044ce:	4b39      	ldr	r3, [pc, #228]	@ (80045b4 <I2C1_Master_Init+0x114>)
 80044d0:	61fb      	str	r3, [r7, #28]
    volatile uint32_t* PUPDR   = (uint32_t*)(GPIOB_BASE_ADDR + 0x0C);
 80044d2:	4b39      	ldr	r3, [pc, #228]	@ (80045b8 <I2C1_Master_Init+0x118>)
 80044d4:	61bb      	str	r3, [r7, #24]
//    volatile uint32_t* AFRL    = (uint32_t*)(GPIOB_BASE_ADDR + 0x20);
    volatile uint32_t* AFRH    = (uint32_t*)(GPIOB_BASE_ADDR + 0x24);
 80044d6:	4b39      	ldr	r3, [pc, #228]	@ (80045bc <I2C1_Master_Init+0x11c>)
 80044d8:	617b      	str	r3, [r7, #20]

    *MODER &= ~((0b11<<(8*2)) | (0b11<<(9*2)));
 80044da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80044e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e4:	601a      	str	r2, [r3, #0]
    *MODER |=  ((0b10<<(8*2)) | (0b10<<(9*2)));  // AF
 80044e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f443 2220 	orr.w	r2, r3, #655360	@ 0xa0000
 80044ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f0:	601a      	str	r2, [r3, #0]

    *OTYPER |= (1<<8) | (1<<9);                  // OD
 80044f2:	6a3b      	ldr	r3, [r7, #32]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 80044fa:	6a3b      	ldr	r3, [r7, #32]
 80044fc:	601a      	str	r2, [r3, #0]

    *OSPEEDR |= (0b11<<(8*2)) | (0b11<<(9*2));   // High
 80044fe:	69fb      	ldr	r3, [r7, #28]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f443 2270 	orr.w	r2, r3, #983040	@ 0xf0000
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	601a      	str	r2, [r3, #0]

    *PUPDR &= ~((0b11<<(8*2)) | (0b11<<(9*2)));
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004512:	69bb      	ldr	r3, [r7, #24]
 8004514:	601a      	str	r2, [r3, #0]
    *PUPDR |=  ((0b01<<(8*2)) | (0b01<<(9*2)));  // Pull-up
 8004516:	69bb      	ldr	r3, [r7, #24]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f443 22a0 	orr.w	r2, r3, #327680	@ 0x50000
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	601a      	str	r2, [r3, #0]

    *AFRH &= ~(0xF<<(0*4));
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f023 020f 	bic.w	r2, r3, #15
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	601a      	str	r2, [r3, #0]
    *AFRH |= (0x4<<(0*4));
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f043 0204 	orr.w	r2, r3, #4
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	601a      	str	r2, [r3, #0]
    *AFRH &= ~(0xF<<(1*4));
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	601a      	str	r2, [r3, #0]
    *AFRH |= (0x4<<(1*4));
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	601a      	str	r2, [r3, #0]

    volatile uint32_t* CR1   = (uint32_t*)(I2C1_BASE_ADDR + 0x00);
 8004552:	4b1b      	ldr	r3, [pc, #108]	@ (80045c0 <I2C1_Master_Init+0x120>)
 8004554:	613b      	str	r3, [r7, #16]
    volatile uint32_t* CR2   = (uint32_t*)(I2C1_BASE_ADDR + 0x04);
 8004556:	4b1b      	ldr	r3, [pc, #108]	@ (80045c4 <I2C1_Master_Init+0x124>)
 8004558:	60fb      	str	r3, [r7, #12]
    volatile uint32_t* CCR   = (uint32_t*)(I2C1_BASE_ADDR + 0x1C);
 800455a:	4b1b      	ldr	r3, [pc, #108]	@ (80045c8 <I2C1_Master_Init+0x128>)
 800455c:	60bb      	str	r3, [r7, #8]
    volatile uint32_t* TRISE = (uint32_t*)(I2C1_BASE_ADDR + 0x20);
 800455e:	4b1b      	ldr	r3, [pc, #108]	@ (80045cc <I2C1_Master_Init+0x12c>)
 8004560:	607b      	str	r3, [r7, #4]

    *CR1 &= ~(1<<0);   // PE=0
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f023 0201 	bic.w	r2, r3, #1
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	601a      	str	r2, [r3, #0]
    *CR2 = 16;         // PCLK1=16MHz
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2210      	movs	r2, #16
 8004572:	601a      	str	r2, [r3, #0]
    *CCR = 80;         // 100kHz
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	2250      	movs	r2, #80	@ 0x50
 8004578:	601a      	str	r2, [r3, #0]
    *TRISE = 17;       // 1000ns @16MHz
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2211      	movs	r2, #17
 800457e:	601a      	str	r2, [r3, #0]
    *CR1 |= (1<<10);   // ACK
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	601a      	str	r2, [r3, #0]
    *CR1 |= (1<<0);    // PE=1
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f043 0201 	orr.w	r2, r3, #1
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	601a      	str	r2, [r3, #0]
}
 8004598:	bf00      	nop
 800459a:	3734      	adds	r7, #52	@ 0x34
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr
 80045a4:	40023830 	.word	0x40023830
 80045a8:	40023840 	.word	0x40023840
 80045ac:	40020400 	.word	0x40020400
 80045b0:	40020404 	.word	0x40020404
 80045b4:	40020408 	.word	0x40020408
 80045b8:	4002040c 	.word	0x4002040c
 80045bc:	40020424 	.word	0x40020424
 80045c0:	40005400 	.word	0x40005400
 80045c4:	40005404 	.word	0x40005404
 80045c8:	4000541c 	.word	0x4000541c
 80045cc:	40005420 	.word	0x40005420

080045d0 <I2C1_WriteReg>:

void I2C1_WriteReg(uint8_t dev, uint8_t reg, uint8_t data)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b087      	sub	sp, #28
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	4603      	mov	r3, r0
 80045d8:	71fb      	strb	r3, [r7, #7]
 80045da:	460b      	mov	r3, r1
 80045dc:	71bb      	strb	r3, [r7, #6]
 80045de:	4613      	mov	r3, r2
 80045e0:	717b      	strb	r3, [r7, #5]
    volatile uint32_t *CR1 = (uint32_t*)(I2C1_BASE_ADDR + 0x00);
 80045e2:	4b24      	ldr	r3, [pc, #144]	@ (8004674 <I2C1_WriteReg+0xa4>)
 80045e4:	617b      	str	r3, [r7, #20]
    volatile uint32_t *SR1 = (uint32_t*)(I2C1_BASE_ADDR + 0x14);
 80045e6:	4b24      	ldr	r3, [pc, #144]	@ (8004678 <I2C1_WriteReg+0xa8>)
 80045e8:	613b      	str	r3, [r7, #16]
    volatile uint32_t *SR2 = (uint32_t*)(I2C1_BASE_ADDR + 0x18);
 80045ea:	4b24      	ldr	r3, [pc, #144]	@ (800467c <I2C1_WriteReg+0xac>)
 80045ec:	60fb      	str	r3, [r7, #12]
    volatile uint32_t *DR  = (uint32_t*)(I2C1_BASE_ADDR + 0x10);
 80045ee:	4b24      	ldr	r3, [pc, #144]	@ (8004680 <I2C1_WriteReg+0xb0>)
 80045f0:	60bb      	str	r3, [r7, #8]

    *CR1 |= (1<<8);                    // START
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & 1));                // SB
 80045fe:	bf00      	nop
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	2b00      	cmp	r3, #0
 800460a:	d0f9      	beq.n	8004600 <I2C1_WriteReg+0x30>

    *DR = dev << 1;                    // Write
 800460c:	79fb      	ldrb	r3, [r7, #7]
 800460e:	005a      	lsls	r2, r3, #1
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & (1<<1)));           // ADDR
 8004614:	bf00      	nop
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d0f9      	beq.n	8004616 <I2C1_WriteReg+0x46>
    (void)*SR2;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]

    while(!(*SR1 & (1<<7)));           // TxE
 8004626:	bf00      	nop
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004630:	2b00      	cmp	r3, #0
 8004632:	d0f9      	beq.n	8004628 <I2C1_WriteReg+0x58>
    *DR = reg;
 8004634:	79ba      	ldrb	r2, [r7, #6]
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	601a      	str	r2, [r3, #0]

    while(!(*SR1 & (1<<7)));
 800463a:	bf00      	nop
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004644:	2b00      	cmp	r3, #0
 8004646:	d0f9      	beq.n	800463c <I2C1_WriteReg+0x6c>
    *DR = data;
 8004648:	797a      	ldrb	r2, [r7, #5]
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	601a      	str	r2, [r3, #0]

    while(!(*SR1 & (1<<2)));           // BTF
 800464e:	bf00      	nop
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0304 	and.w	r3, r3, #4
 8004658:	2b00      	cmp	r3, #0
 800465a:	d0f9      	beq.n	8004650 <I2C1_WriteReg+0x80>
    *CR1 |= (1<<9);                    // STOP
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	601a      	str	r2, [r3, #0]
}
 8004668:	bf00      	nop
 800466a:	371c      	adds	r7, #28
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr
 8004674:	40005400 	.word	0x40005400
 8004678:	40005414 	.word	0x40005414
 800467c:	40005418 	.word	0x40005418
 8004680:	40005410 	.word	0x40005410

08004684 <I2C1_ReadMulti>:
void I2C1_ReadMulti(uint8_t dev, uint8_t reg, uint8_t *buf, uint8_t len)
{
 8004684:	b480      	push	{r7}
 8004686:	b089      	sub	sp, #36	@ 0x24
 8004688:	af00      	add	r7, sp, #0
 800468a:	603a      	str	r2, [r7, #0]
 800468c:	461a      	mov	r2, r3
 800468e:	4603      	mov	r3, r0
 8004690:	71fb      	strb	r3, [r7, #7]
 8004692:	460b      	mov	r3, r1
 8004694:	71bb      	strb	r3, [r7, #6]
 8004696:	4613      	mov	r3, r2
 8004698:	717b      	strb	r3, [r7, #5]
    volatile uint32_t *CR1 = (uint32_t*)(I2C1_BASE_ADDR + 0x00);
 800469a:	4b42      	ldr	r3, [pc, #264]	@ (80047a4 <I2C1_ReadMulti+0x120>)
 800469c:	61bb      	str	r3, [r7, #24]
    volatile uint32_t *SR1 = (uint32_t*)(I2C1_BASE_ADDR + 0x14);
 800469e:	4b42      	ldr	r3, [pc, #264]	@ (80047a8 <I2C1_ReadMulti+0x124>)
 80046a0:	617b      	str	r3, [r7, #20]
    volatile uint32_t *SR2 = (uint32_t*)(I2C1_BASE_ADDR + 0x18);
 80046a2:	4b42      	ldr	r3, [pc, #264]	@ (80047ac <I2C1_ReadMulti+0x128>)
 80046a4:	613b      	str	r3, [r7, #16]
    volatile uint32_t *DR  = (uint32_t*)(I2C1_BASE_ADDR + 0x10);
 80046a6:	4b42      	ldr	r3, [pc, #264]	@ (80047b0 <I2C1_ReadMulti+0x12c>)
 80046a8:	60fb      	str	r3, [r7, #12]

    /* Write register address */
    *CR1 |= (1<<8);
 80046aa:	69bb      	ldr	r3, [r7, #24]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & 1));
 80046b6:	bf00      	nop
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0301 	and.w	r3, r3, #1
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d0f9      	beq.n	80046b8 <I2C1_ReadMulti+0x34>
    *DR = dev << 1;
 80046c4:	79fb      	ldrb	r3, [r7, #7]
 80046c6:	005a      	lsls	r2, r3, #1
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & (1<<1)));
 80046cc:	bf00      	nop
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0302 	and.w	r3, r3, #2
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d0f9      	beq.n	80046ce <I2C1_ReadMulti+0x4a>
    (void)*SR2;
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	681b      	ldr	r3, [r3, #0]

    while(!(*SR1 & (1<<7)));
 80046de:	bf00      	nop
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d0f9      	beq.n	80046e0 <I2C1_ReadMulti+0x5c>
    *DR = reg;
 80046ec:	79ba      	ldrb	r2, [r7, #6]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	601a      	str	r2, [r3, #0]

    while(!(*SR1 & (1<<7)));
 80046f2:	bf00      	nop
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d0f9      	beq.n	80046f4 <I2C1_ReadMulti+0x70>

    /* Repeated START  Read */
    *CR1 |= (1<<8);
 8004700:	69bb      	ldr	r3, [r7, #24]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & 1));
 800470c:	bf00      	nop
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b00      	cmp	r3, #0
 8004718:	d0f9      	beq.n	800470e <I2C1_ReadMulti+0x8a>
    *DR = (dev << 1) | 1;
 800471a:	79fb      	ldrb	r3, [r7, #7]
 800471c:	005b      	lsls	r3, r3, #1
 800471e:	f043 0301 	orr.w	r3, r3, #1
 8004722:	461a      	mov	r2, r3
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & (1<<1)));
 8004728:	bf00      	nop
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0302 	and.w	r3, r3, #2
 8004732:	2b00      	cmp	r3, #0
 8004734:	d0f9      	beq.n	800472a <I2C1_ReadMulti+0xa6>
    (void)*SR2;
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	681b      	ldr	r3, [r3, #0]

    for(uint8_t i=0;i<len;i++)
 800473a:	2300      	movs	r3, #0
 800473c:	77fb      	strb	r3, [r7, #31]
 800473e:	e021      	b.n	8004784 <I2C1_ReadMulti+0x100>
    {
        if(i == len-1)
 8004740:	7ffa      	ldrb	r2, [r7, #31]
 8004742:	797b      	ldrb	r3, [r7, #5]
 8004744:	3b01      	subs	r3, #1
 8004746:	429a      	cmp	r2, r3
 8004748:	d10b      	bne.n	8004762 <I2C1_ReadMulti+0xde>
        {
            *CR1 &= ~(1<<10);  // ACK = 0
 800474a:	69bb      	ldr	r3, [r7, #24]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004752:	69bb      	ldr	r3, [r7, #24]
 8004754:	601a      	str	r2, [r3, #0]
            *CR1 |= (1<<9);    // STOP
 8004756:	69bb      	ldr	r3, [r7, #24]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800475e:	69bb      	ldr	r3, [r7, #24]
 8004760:	601a      	str	r2, [r3, #0]
        }
        while(!(*SR1 & (1<<6))); // RxNE
 8004762:	bf00      	nop
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800476c:	2b00      	cmp	r3, #0
 800476e:	d0f9      	beq.n	8004764 <I2C1_ReadMulti+0xe0>
        buf[i] = *DR;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6819      	ldr	r1, [r3, #0]
 8004774:	7ffb      	ldrb	r3, [r7, #31]
 8004776:	683a      	ldr	r2, [r7, #0]
 8004778:	4413      	add	r3, r2
 800477a:	b2ca      	uxtb	r2, r1
 800477c:	701a      	strb	r2, [r3, #0]
    for(uint8_t i=0;i<len;i++)
 800477e:	7ffb      	ldrb	r3, [r7, #31]
 8004780:	3301      	adds	r3, #1
 8004782:	77fb      	strb	r3, [r7, #31]
 8004784:	7ffa      	ldrb	r2, [r7, #31]
 8004786:	797b      	ldrb	r3, [r7, #5]
 8004788:	429a      	cmp	r2, r3
 800478a:	d3d9      	bcc.n	8004740 <I2C1_ReadMulti+0xbc>
    }
    *CR1 |= (1<<10); // ACK li
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	601a      	str	r2, [r3, #0]
}
 8004798:	bf00      	nop
 800479a:	3724      	adds	r7, #36	@ 0x24
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr
 80047a4:	40005400 	.word	0x40005400
 80047a8:	40005414 	.word	0x40005414
 80047ac:	40005418 	.word	0x40005418
 80047b0:	40005410 	.word	0x40005410

080047b4 <CHI_UART_Transmit>:
#define GPIOA_BASE_ADDR    0x40020000UL
#define USART1_BASE_ADDR   0x40011000UL


void CHI_UART_Transmit(uint8_t data)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b085      	sub	sp, #20
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	4603      	mov	r3, r0
 80047bc:	71fb      	strb	r3, [r7, #7]
    uint32_t* USART_SR = (uint32_t*)(USART1_BASE_ADDR + 0x00);
 80047be:	4b0f      	ldr	r3, [pc, #60]	@ (80047fc <CHI_UART_Transmit+0x48>)
 80047c0:	60fb      	str	r3, [r7, #12]
    uint32_t* USART_DR = (uint32_t*)(USART1_BASE_ADDR + 0x04);
 80047c2:	4b0f      	ldr	r3, [pc, #60]	@ (8004800 <CHI_UART_Transmit+0x4c>)
 80047c4:	60bb      	str	r3, [r7, #8]

    while(((*USART_SR >> 7) & 1) == 0);   // TXE
 80047c6:	bf00      	nop
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	09db      	lsrs	r3, r3, #7
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d0f8      	beq.n	80047c8 <CHI_UART_Transmit+0x14>
    *USART_DR = data;
 80047d6:	79fa      	ldrb	r2, [r7, #7]
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	601a      	str	r2, [r3, #0]
    while(((*USART_SR >> 6) & 1) == 0);   // TC
 80047dc:	bf00      	nop
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	099b      	lsrs	r3, r3, #6
 80047e4:	f003 0301 	and.w	r3, r3, #1
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d0f8      	beq.n	80047de <CHI_UART_Transmit+0x2a>
}
 80047ec:	bf00      	nop
 80047ee:	bf00      	nop
 80047f0:	3714      	adds	r7, #20
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr
 80047fa:	bf00      	nop
 80047fc:	40011000 	.word	0x40011000
 8004800:	40011004 	.word	0x40011004

08004804 <CHI_UART_init>:

void CHI_UART_init(void)
{
 8004804:	b480      	push	{r7}
 8004806:	b087      	sub	sp, #28
 8004808:	af00      	add	r7, sp, #0
    /* ===== Enable clocks ===== */
    uint32_t* RCC_AHB1ENR = (uint32_t*)(RCC_BASE_ADDR + 0x30);
 800480a:	4b3c      	ldr	r3, [pc, #240]	@ (80048fc <CHI_UART_init+0xf8>)
 800480c:	617b      	str	r3, [r7, #20]
    uint32_t* RCC_APB2ENR = (uint32_t*)(RCC_BASE_ADDR + 0x44);
 800480e:	4b3c      	ldr	r3, [pc, #240]	@ (8004900 <CHI_UART_init+0xfc>)
 8004810:	613b      	str	r3, [r7, #16]

    *RCC_AHB1ENR |= (1 << 0);    // GPIOA clock
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f043 0201 	orr.w	r2, r3, #1
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	601a      	str	r2, [r3, #0]
    *RCC_APB2ENR |= (1 << 4);    // USART1 clock
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f043 0210 	orr.w	r2, r3, #16
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	601a      	str	r2, [r3, #0]

    /* ===== GPIO PA9, PA10 alternate function ===== */
    uint32_t* GPIOA_MODER = (uint32_t*)(GPIOA_BASE_ADDR + 0x00);
 800482a:	4b36      	ldr	r3, [pc, #216]	@ (8004904 <CHI_UART_init+0x100>)
 800482c:	60fb      	str	r3, [r7, #12]
    uint32_t* GPIOA_AFRH  = (uint32_t*)(GPIOA_BASE_ADDR + 0x24);
 800482e:	4b36      	ldr	r3, [pc, #216]	@ (8004908 <CHI_UART_init+0x104>)
 8004830:	60bb      	str	r3, [r7, #8]

    /* PA9 -> USART1_TX (AF7) */
    *GPIOA_MODER &= ~(0b11 << (9 * 2));
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	601a      	str	r2, [r3, #0]
    *GPIOA_MODER |=  (0b10 << (9 * 2));
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	601a      	str	r2, [r3, #0]
    *GPIOA_AFRH  &= ~(0xF << ((9 - 8) * 4));
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	601a      	str	r2, [r3, #0]
    *GPIOA_AFRH  |=  (0x7 << ((9 - 8) * 4));
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f043 0270 	orr.w	r2, r3, #112	@ 0x70
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	601a      	str	r2, [r3, #0]

    /* PA10 -> USART1_RX (AF7) */
    *GPIOA_MODER &= ~(0b11 << (10 * 2));
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	601a      	str	r2, [r3, #0]
    *GPIOA_MODER |=  (0b10 << (10 * 2));
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	601a      	str	r2, [r3, #0]
    *GPIOA_AFRH  &= ~(0xF << ((10 - 8) * 4));
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	601a      	str	r2, [r3, #0]
    *GPIOA_AFRH  |=  (0x7 << ((10 - 8) * 4));
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f443 62e0 	orr.w	r2, r3, #1792	@ 0x700
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	601a      	str	r2, [r3, #0]

    /* ===== USART1 configuration ===== */
    uint32_t* USART1_BRR = (uint32_t*)(USART1_BASE_ADDR + 0x08);
 8004892:	4b1e      	ldr	r3, [pc, #120]	@ (800490c <CHI_UART_init+0x108>)
 8004894:	607b      	str	r3, [r7, #4]
    uint32_t* USART1_CR1 = (uint32_t*)(USART1_BASE_ADDR + 0x0C);
 8004896:	4b1e      	ldr	r3, [pc, #120]	@ (8004910 <CHI_UART_init+0x10c>)
 8004898:	603b      	str	r3, [r7, #0]

    /* Baudrate = 9600, PCLK2 = 16 MHz
       USARTDIV = 16MHz / (16 * 9600) = 104.166 */
    *USART1_BRR = (104 << 4) | (3 << 0);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	f240 6283 	movw	r2, #1667	@ 0x683
 80048a0:	601a      	str	r2, [r3, #0]

    *USART1_CR1 = 0;
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	2200      	movs	r2, #0
 80048a6:	601a      	str	r2, [r3, #0]
    *USART1_CR1 &= ~(1 << 15);   // Oversampling 16
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	601a      	str	r2, [r3, #0]
    *USART1_CR1 &= ~(1 << 12);   // 8-bit data
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	601a      	str	r2, [r3, #0]
    *USART1_CR1 &= ~(1 << 10);   // No parity
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	601a      	str	r2, [r3, #0]
    *USART1_CR1 |=  (1 << 2);    // RE
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f043 0204 	orr.w	r2, r3, #4
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	601a      	str	r2, [r3, #0]
    *USART1_CR1 |=  (1 << 3);    // TE
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f043 0208 	orr.w	r2, r3, #8
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	601a      	str	r2, [r3, #0]
    *USART1_CR1 |=  (1 << 13);   // UE
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	601a      	str	r2, [r3, #0]
}
 80048f0:	bf00      	nop
 80048f2:	371c      	adds	r7, #28
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr
 80048fc:	40023830 	.word	0x40023830
 8004900:	40023844 	.word	0x40023844
 8004904:	40020000 	.word	0x40020000
 8004908:	40020024 	.word	0x40020024
 800490c:	40011008 	.word	0x40011008
 8004910:	4001100c 	.word	0x4001100c

08004914 <CHI_UART_send_number>:

void CHI_UART_send_number(int num)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b086      	sub	sp, #24
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
    char buf[12];
    int i = 0;
 800491c:	2300      	movs	r3, #0
 800491e:	617b      	str	r3, [r7, #20]

    if (num == 0)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d103      	bne.n	800492e <CHI_UART_send_number+0x1a>
    {
        CHI_UART_Transmit('0');
 8004926:	2030      	movs	r0, #48	@ 0x30
 8004928:	f7ff ff44 	bl	80047b4 <CHI_UART_Transmit>
 800492c:	e038      	b.n	80049a0 <CHI_UART_send_number+0x8c>
        return;
    }

    if (num < 0)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2b00      	cmp	r3, #0
 8004932:	da24      	bge.n	800497e <CHI_UART_send_number+0x6a>
    {
        CHI_UART_Transmit('-');
 8004934:	202d      	movs	r0, #45	@ 0x2d
 8004936:	f7ff ff3d 	bl	80047b4 <CHI_UART_Transmit>
        num = -num;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	425b      	negs	r3, r3
 800493e:	607b      	str	r3, [r7, #4]
    }

    while (num > 0)
 8004940:	e01d      	b.n	800497e <CHI_UART_send_number+0x6a>
    {
        buf[i++] = (num % 10) + '0';
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	4b18      	ldr	r3, [pc, #96]	@ (80049a8 <CHI_UART_send_number+0x94>)
 8004946:	fb83 1302 	smull	r1, r3, r3, r2
 800494a:	1099      	asrs	r1, r3, #2
 800494c:	17d3      	asrs	r3, r2, #31
 800494e:	1ac9      	subs	r1, r1, r3
 8004950:	460b      	mov	r3, r1
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	440b      	add	r3, r1
 8004956:	005b      	lsls	r3, r3, #1
 8004958:	1ad1      	subs	r1, r2, r3
 800495a:	b2ca      	uxtb	r2, r1
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	1c59      	adds	r1, r3, #1
 8004960:	6179      	str	r1, [r7, #20]
 8004962:	3230      	adds	r2, #48	@ 0x30
 8004964:	b2d2      	uxtb	r2, r2
 8004966:	3318      	adds	r3, #24
 8004968:	443b      	add	r3, r7
 800496a:	f803 2c10 	strb.w	r2, [r3, #-16]
        num /= 10;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a0d      	ldr	r2, [pc, #52]	@ (80049a8 <CHI_UART_send_number+0x94>)
 8004972:	fb82 1203 	smull	r1, r2, r2, r3
 8004976:	1092      	asrs	r2, r2, #2
 8004978:	17db      	asrs	r3, r3, #31
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	607b      	str	r3, [r7, #4]
    while (num > 0)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2b00      	cmp	r3, #0
 8004982:	dcde      	bgt.n	8004942 <CHI_UART_send_number+0x2e>
    }

    while (i--)
 8004984:	e007      	b.n	8004996 <CHI_UART_send_number+0x82>
        CHI_UART_Transmit(buf[i]);
 8004986:	f107 0208 	add.w	r2, r7, #8
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	4413      	add	r3, r2
 800498e:	781b      	ldrb	r3, [r3, #0]
 8004990:	4618      	mov	r0, r3
 8004992:	f7ff ff0f 	bl	80047b4 <CHI_UART_Transmit>
    while (i--)
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	1e5a      	subs	r2, r3, #1
 800499a:	617a      	str	r2, [r7, #20]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d1f2      	bne.n	8004986 <CHI_UART_send_number+0x72>
}
 80049a0:	3718      	adds	r7, #24
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	bf00      	nop
 80049a8:	66666667 	.word	0x66666667

080049ac <CHI_UART_print_log>:


void CHI_UART_print_log(char *m)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
    for (int i = 0; m[i]; i++)
 80049b4:	2300      	movs	r3, #0
 80049b6:	60fb      	str	r3, [r7, #12]
 80049b8:	e009      	b.n	80049ce <CHI_UART_print_log+0x22>
    {
        CHI_UART_Transmit((uint8_t)m[i]);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	687a      	ldr	r2, [r7, #4]
 80049be:	4413      	add	r3, r2
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	4618      	mov	r0, r3
 80049c4:	f7ff fef6 	bl	80047b4 <CHI_UART_Transmit>
    for (int i = 0; m[i]; i++)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	3301      	adds	r3, #1
 80049cc:	60fb      	str	r3, [r7, #12]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	687a      	ldr	r2, [r7, #4]
 80049d2:	4413      	add	r3, r2
 80049d4:	781b      	ldrb	r3, [r3, #0]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d1ef      	bne.n	80049ba <CHI_UART_print_log+0xe>
    }
}
 80049da:	bf00      	nop
 80049dc:	bf00      	nop
 80049de:	3710      	adds	r7, #16
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <CHI_UART_send_float>:

void CHI_UART_send_float(float v)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	ed87 0a01 	vstr	s0, [r7, #4]
    if (v < 0)
 80049ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80049f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80049f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049fa:	d508      	bpl.n	8004a0e <CHI_UART_send_float+0x2a>
    {
        CHI_UART_Transmit('-');
 80049fc:	202d      	movs	r0, #45	@ 0x2d
 80049fe:	f7ff fed9 	bl	80047b4 <CHI_UART_Transmit>
        v = -v;
 8004a02:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a06:	eef1 7a67 	vneg.f32	s15, s15
 8004a0a:	edc7 7a01 	vstr	s15, [r7, #4]
    }

    int ip = (int)v;
 8004a0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a12:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004a16:	ee17 3a90 	vmov	r3, s15
 8004a1a:	60fb      	str	r3, [r7, #12]
    int fp = (int)((v - ip) * 100);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	ee07 3a90 	vmov	s15, r3
 8004a22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a26:	ed97 7a01 	vldr	s14, [r7, #4]
 8004a2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a2e:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8004a74 <CHI_UART_send_float+0x90>
 8004a32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004a3a:	ee17 3a90 	vmov	r3, s15
 8004a3e:	60bb      	str	r3, [r7, #8]

    CHI_UART_send_number(ip);
 8004a40:	68f8      	ldr	r0, [r7, #12]
 8004a42:	f7ff ff67 	bl	8004914 <CHI_UART_send_number>
    CHI_UART_Transmit('.');
 8004a46:	202e      	movs	r0, #46	@ 0x2e
 8004a48:	f7ff feb4 	bl	80047b4 <CHI_UART_Transmit>

    if (fp < 10)
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	2b09      	cmp	r3, #9
 8004a50:	dc02      	bgt.n	8004a58 <CHI_UART_send_float+0x74>
        CHI_UART_Transmit('0');
 8004a52:	2030      	movs	r0, #48	@ 0x30
 8004a54:	f7ff feae 	bl	80047b4 <CHI_UART_Transmit>

    CHI_UART_send_number(fp);
 8004a58:	68b8      	ldr	r0, [r7, #8]
 8004a5a:	f7ff ff5b 	bl	8004914 <CHI_UART_send_number>
    CHI_UART_Transmit('\r');
 8004a5e:	200d      	movs	r0, #13
 8004a60:	f7ff fea8 	bl	80047b4 <CHI_UART_Transmit>
    CHI_UART_Transmit('\n');
 8004a64:	200a      	movs	r0, #10
 8004a66:	f7ff fea5 	bl	80047b4 <CHI_UART_Transmit>
}
 8004a6a:	bf00      	nop
 8004a6c:	3710      	adds	r7, #16
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
 8004a72:	bf00      	nop
 8004a74:	42c80000 	.word	0x42c80000

08004a78 <memset>:
 8004a78:	4402      	add	r2, r0
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d100      	bne.n	8004a82 <memset+0xa>
 8004a80:	4770      	bx	lr
 8004a82:	f803 1b01 	strb.w	r1, [r3], #1
 8004a86:	e7f9      	b.n	8004a7c <memset+0x4>

08004a88 <__libc_init_array>:
 8004a88:	b570      	push	{r4, r5, r6, lr}
 8004a8a:	4d0d      	ldr	r5, [pc, #52]	@ (8004ac0 <__libc_init_array+0x38>)
 8004a8c:	4c0d      	ldr	r4, [pc, #52]	@ (8004ac4 <__libc_init_array+0x3c>)
 8004a8e:	1b64      	subs	r4, r4, r5
 8004a90:	10a4      	asrs	r4, r4, #2
 8004a92:	2600      	movs	r6, #0
 8004a94:	42a6      	cmp	r6, r4
 8004a96:	d109      	bne.n	8004aac <__libc_init_array+0x24>
 8004a98:	4d0b      	ldr	r5, [pc, #44]	@ (8004ac8 <__libc_init_array+0x40>)
 8004a9a:	4c0c      	ldr	r4, [pc, #48]	@ (8004acc <__libc_init_array+0x44>)
 8004a9c:	f000 f826 	bl	8004aec <_init>
 8004aa0:	1b64      	subs	r4, r4, r5
 8004aa2:	10a4      	asrs	r4, r4, #2
 8004aa4:	2600      	movs	r6, #0
 8004aa6:	42a6      	cmp	r6, r4
 8004aa8:	d105      	bne.n	8004ab6 <__libc_init_array+0x2e>
 8004aaa:	bd70      	pop	{r4, r5, r6, pc}
 8004aac:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ab0:	4798      	blx	r3
 8004ab2:	3601      	adds	r6, #1
 8004ab4:	e7ee      	b.n	8004a94 <__libc_init_array+0xc>
 8004ab6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004aba:	4798      	blx	r3
 8004abc:	3601      	adds	r6, #1
 8004abe:	e7f2      	b.n	8004aa6 <__libc_init_array+0x1e>
 8004ac0:	08004d24 	.word	0x08004d24
 8004ac4:	08004d24 	.word	0x08004d24
 8004ac8:	08004d24 	.word	0x08004d24
 8004acc:	08004d28 	.word	0x08004d28

08004ad0 <memcpy>:
 8004ad0:	440a      	add	r2, r1
 8004ad2:	4291      	cmp	r1, r2
 8004ad4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004ad8:	d100      	bne.n	8004adc <memcpy+0xc>
 8004ada:	4770      	bx	lr
 8004adc:	b510      	push	{r4, lr}
 8004ade:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ae2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ae6:	4291      	cmp	r1, r2
 8004ae8:	d1f9      	bne.n	8004ade <memcpy+0xe>
 8004aea:	bd10      	pop	{r4, pc}

08004aec <_init>:
 8004aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aee:	bf00      	nop
 8004af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004af2:	bc08      	pop	{r3}
 8004af4:	469e      	mov	lr, r3
 8004af6:	4770      	bx	lr

08004af8 <_fini>:
 8004af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004afa:	bf00      	nop
 8004afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004afe:	bc08      	pop	{r3}
 8004b00:	469e      	mov	lr, r3
 8004b02:	4770      	bx	lr
