# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../1_3_reteInterconnessione_board/1_3_reteInterconnessione_board.srcs/sources_1/imports/1_Vivado/1_miei/Demux1_2/Demux1_2.srcs/sources_1/new/demux1_2.vhd" \
"../../../../../1_3_reteInterconnessione_board/1_3_reteInterconnessione_board.srcs/sources_1/imports/1_Vivado/1_miei/Demux_1_4/Demux_1_4.srcs/sources_1/new/demux_1_4.vhd" \
"../../../../../1_3_reteInterconnessione_board/1_3_reteInterconnessione_board.srcs/sources_1/imports/1_Vivado/1_miei/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.vhd" \
"../../../../../1_3_reteInterconnessione_board/1_3_reteInterconnessione_board.srcs/sources_1/imports/1_Vivado/2_suoi/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd" \
"../../../../../1_3_reteInterconnessione_board/1_3_reteInterconnessione_board.srcs/sources_1/imports/reteInterconnessione_16_4.vhd" \
"../../../../1_3_topModuleReteInterconnessione.srcs/sources_1/new/TopModule.vhd" \

# Do not sort compile order
nosort
