/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_16z;
  reg [3:0] celloutsig_0_17z;
  wire [11:0] celloutsig_0_1z;
  wire [18:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  reg [15:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [16:0] celloutsig_1_13z;
  reg [5:0] celloutsig_1_14z;
  wire [61:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [21:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  reg [18:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = { in_data[65:56], celloutsig_0_0z } >> { celloutsig_0_2z[9:0], celloutsig_0_0z };
  assign celloutsig_1_12z = celloutsig_1_4z[4:2] >> celloutsig_1_2z;
  assign celloutsig_1_13z = celloutsig_1_3z[17:1] >> { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_1_15z = { in_data[165:130], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_12z } >> { celloutsig_1_1z[16:6], celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_0_6z = celloutsig_0_4z[9:0] >> celloutsig_0_1z[10:1];
  assign celloutsig_0_9z = celloutsig_0_3z[7:1] >> { celloutsig_0_1z[6:1], celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_9z[3:1] >> celloutsig_0_3z[3:1];
  assign celloutsig_0_1z = in_data[28:17] >> in_data[66:55];
  assign celloutsig_1_0z = in_data[187:172] >> in_data[118:103];
  assign celloutsig_1_1z = in_data[146:125] >> { in_data[186:181], celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[8:6] >> celloutsig_1_0z[8:6];
  assign celloutsig_1_4z = celloutsig_1_0z[8:4] >> celloutsig_1_1z[13:9];
  assign celloutsig_0_2z = { in_data[57:51], celloutsig_0_1z } >> { in_data[87:70], celloutsig_0_0z };
  assign celloutsig_1_6z = celloutsig_1_2z >> in_data[172:170];
  always_latch
    if (!clkin_data[192]) celloutsig_1_14z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_14z = in_data[158:153];
  always_latch
    if (!clkin_data[128]) celloutsig_0_4z = 16'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_4z = { celloutsig_0_1z[11:7], celloutsig_0_3z };
  always_latch
    if (clkin_data[96]) celloutsig_0_17z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_17z = celloutsig_0_3z[8:5];
  always_latch
    if (clkin_data[160]) celloutsig_1_3z = 19'h00000;
    else if (!clkin_data[32]) celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_0z = ~((in_data[15] & in_data[87]) | (in_data[69] & in_data[48]));
  assign celloutsig_1_8z = ~((celloutsig_1_6z[0] & in_data[186]) | (celloutsig_1_6z[2] & celloutsig_1_7z));
  assign celloutsig_1_9z = ~((celloutsig_1_0z[14] & celloutsig_1_4z[1]) | (celloutsig_1_8z & celloutsig_1_8z));
  assign celloutsig_1_10z = ~((celloutsig_1_7z & celloutsig_1_5z) | (celloutsig_1_2z[2] & celloutsig_1_5z));
  assign celloutsig_1_11z = ~((celloutsig_1_3z[11] & celloutsig_1_6z[1]) | (celloutsig_1_7z & celloutsig_1_4z[4]));
  assign celloutsig_1_18z = ~((celloutsig_1_14z[0] & celloutsig_1_10z) | (celloutsig_1_15z[42] & celloutsig_1_15z[47]));
  assign celloutsig_1_19z = ~((celloutsig_1_7z & celloutsig_1_4z[0]) | (celloutsig_1_8z & celloutsig_1_11z));
  assign celloutsig_0_5z = ~((celloutsig_0_2z[12] & celloutsig_0_2z[8]) | (celloutsig_0_0z & celloutsig_0_1z[10]));
  assign celloutsig_0_7z = ~((in_data[3] & celloutsig_0_6z[7]) | (celloutsig_0_5z & celloutsig_0_5z));
  assign celloutsig_0_8z = ~((celloutsig_0_2z[6] & celloutsig_0_1z[2]) | (celloutsig_0_3z[6] & celloutsig_0_1z[7]));
  assign celloutsig_0_12z = ~((celloutsig_0_1z[4] & celloutsig_0_8z) | (celloutsig_0_7z & celloutsig_0_4z[13]));
  assign celloutsig_0_16z = ~((celloutsig_0_6z[6] & celloutsig_0_11z[2]) | (celloutsig_0_12z & celloutsig_0_6z[4]));
  assign celloutsig_1_5z = ~((in_data[189] & celloutsig_1_0z[9]) | (celloutsig_1_1z[12] & celloutsig_1_3z[8]));
  assign celloutsig_1_7z = ~((celloutsig_1_0z[1] & celloutsig_1_3z[9]) | (celloutsig_1_6z[1] & celloutsig_1_4z[4]));
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
