{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606399043768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606399043769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 10:57:23 2020 " "Processing started: Thu Nov 26 10:57:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606399043769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606399043769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simula -c simula " "Command: quartus_map --read_settings_files=on --write_settings_files=off simula -c simula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606399043769 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606399044305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simula.v 1 1 " "Found 1 design units, including 1 entities, in source file simula.v" { { "Info" "ISGN_ENTITY_NAME" "1 simula " "Found entity 1: simula" {  } { { "simula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-14-Lab-AOC1_Cristhian-Sala-Minoves/simula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606399044532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606399044532 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist nrisc.v(9) " "Verilog HDL Declaration warning at nrisc.v(9): \"dist\" is SystemVerilog-2005 keyword" {  } { { "nrisc.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-14-Lab-AOC1_Cristhian-Sala-Minoves/nrisc.v" 9 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1606399044536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nrisc.v 1 1 " "Found 1 design units, including 1 entities, in source file nrisc.v" { { "Info" "ISGN_ENTITY_NAME" "1 nrisc " "Found entity 1: nrisc" {  } { { "nrisc.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-14-Lab-AOC1_Cristhian-Sala-Minoves/nrisc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606399044538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606399044538 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clock nrisc.v(14) " "Verilog HDL Implicit Net warning at nrisc.v(14): created implicit net for \"Clock\"" {  } { { "nrisc.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-14-Lab-AOC1_Cristhian-Sala-Minoves/nrisc.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606399044539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simula " "Elaborating entity \"simula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606399044584 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1606399044606 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606399044671 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 26 10:57:24 2020 " "Processing ended: Thu Nov 26 10:57:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606399044671 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606399044671 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606399044671 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606399044671 ""}
