{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1473996598085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473996598096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 15 20:29:57 2016 " "Processing started: Thu Sep 15 20:29:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473996598096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1473996598096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1473996598097 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1473996599191 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "updatebalance.v(11) " "Verilog HDL information at updatebalance.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "updatebalance.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/updatebalance.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1473996621376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updatebalance.v 1 1 " "Found 1 design units, including 1 entities, in source file updatebalance.v" { { "Info" "ISGN_ENTITY_NAME" "1 updatebalance " "Found entity 1: updatebalance" {  } { { "updatebalance.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/updatebalance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473996621379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473996621379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 2 2 " "Found 2 design units, including 2 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine " "Found entity 1: statemachine" {  } { { "statemachine.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473996621384 ""} { "Info" "ISGN_ENTITY_NAME" "2 flipflop " "Found entity 2: flipflop" {  } { { "statemachine.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/statemachine.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473996621384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473996621384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorehand.v 1 1 " "Found 1 design units, including 1 entities, in source file scorehand.v" { { "Info" "ISGN_ENTITY_NAME" "1 scorehand " "Found entity 1: scorehand" {  } { { "scorehand.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/scorehand.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473996621387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473996621387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/lab1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473996621391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473996621391 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dealcard.v(11) " "Verilog HDL information at dealcard.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "dealcard.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/dealcard.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1473996621394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dealcard.v 1 1 " "Found 1 design units, including 1 entities, in source file dealcard.v" { { "Info" "ISGN_ENTITY_NAME" "1 dealcard " "Found entity 1: dealcard" {  } { { "dealcard.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/dealcard.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473996621395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473996621395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pcard3_out PCard3_out datapath.v(14) " "Verilog HDL Declaration information at datapath.v(14): object \"pcard3_out\" differs only in case from object \"PCard3_out\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/datapath.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473996621398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 2 2 " "Found 2 design units, including 2 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473996621400 ""} { "Info" "ISGN_ENTITY_NAME" "2 flipflope " "Found entity 2: flipflope" {  } { { "datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/datapath.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473996621400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473996621400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file card7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 card7seg " "Found entity 1: card7seg" {  } { { "card7seg.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/card7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473996621405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473996621405 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "updatebetenable statemachine.v(6) " "Verilog HDL error at statemachine.v(6): object \"updatebetenable\" is not declared" {  } { { "statemachine.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/statemachine.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1473996621406 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/output_files/lab1.map.smsg " "Generated suppressed messages file C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/output_files/lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1473996621464 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "712 " "Peak virtual memory: 712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473996621615 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 15 20:30:21 2016 " "Processing ended: Thu Sep 15 20:30:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473996621615 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473996621615 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473996621615 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473996621615 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473996622334 ""}
