/* vic_set_cfg.h */

#ifndef ___VIC__SET_CFG__H___
#define ___VIC__SET_CFG__H___

/*
 * #define DEF_SET_VIC_VER
 * #define DEF_SET_VIC_VER_VER_L
 * #define DEF_SET_VIC_VER_VER_H
 * #define DEF_SET_VIC_VER_COMP
 * #define DEF_SET_VIC_FTR
 * #define DEF_SET_VIC_FTR_HAS_YC_INTL
 * #define DEF_SET_VIC_FTR_HAS_YC_SP
 * #define DEF_SET_VIC_FTR_HAS_MULTI_CH
 * #define DEF_SET_VIC_FTR_HAS_DMA0
 * #define DEF_SET_VIC_FTR_HAS_DMA1
 * #define DEF_SET_VIC_FTR_HAS_DMA2
 * #define DEF_SET_VIC_FTR_HAS_DMA3
 * #define DEF_SET_VIC_VIC_CTRL
 * #define DEF_SET_VIC_VIC_CTRL_VIC_EN
 * #define DEF_SET_VIC_VIC_CFG
 * #define DEF_SET_VIC_VIC_CFG_RAW_MSB
 * #define DEF_SET_VIC_VIC_CFG_DATA_8BIT
 * #define DEF_SET_VIC_VIC_CFG_DVP_PATH
 * #define DEF_SET_VIC_VIC_CFG_BUSY
 * #define DEF_SET_VIC_IO_CFG
 * #define DEF_SET_VIC_IO_CFG_PCLK_INV
 * #define DEF_SET_VIC_IO_CFG_FIELD_INV
 * #define DEF_SET_VIC_IO_CFG_HS_INV
 * #define DEF_SET_VIC_IO_CFG_VS_INV
 * #define DEF_SET_VIC_IO_CFG_PCLK_PHASE
 * #define DEF_SET_VIC_IF_CFG
 * #define DEF_SET_VIC_IF_CFG_DATA_PTCL
 * #define DEF_SET_VIC_IF_CFG_YC_SEQ
 * #define DEF_SET_VIC_IF_CFG_YC_SYNC
 * #define DEF_SET_VIC_IF_CFG_SYNC_PTCL
 * #define DEF_SET_VIC_IF_CFG_FIELD_DET
 * #define DEF_SET_VIC_IF_CFG_V_MODE
 * #define DEF_SET_VIC_DMA_MULTI_CH
 * #define DEF_SET_VIC_DMA_MULTI_CH_NUM
 * #define DEF_SET_VIC_DMA_MULTI_CH_EN
 * #define DEF_SET_VIC_DMA_MULTI_ID
 * #define DEF_SET_VIC_DMA_MULTI_ID_CH0_ID
 * #define DEF_SET_VIC_DMA_MULTI_ID_CH1_ID
 * #define DEF_SET_VIC_DMA_MULTI_ID_CH2_ID
 * #define DEF_SET_VIC_DMA_MULTI_ID_CH3_ID
 * #define DEF_SET_VIC_HFB_OFS
 * #define DEF_SET_VIC_HFB_OFS_HOFFSET
 * #define DEF_SET_VIC_HACT_WIDTH
 * #define DEF_SET_VIC_HACT_WIDTH_HAW
 * #define DEF_SET_VIC_F1_VFB_OFS
 * #define DEF_SET_VIC_F1_VFB_OFS_F1_VOFFSET
 * #define DEF_SET_VIC_F1_VACT_LINE
 * #define DEF_SET_VIC_F1_VACT_LINE_F1_VACT_LINE
 * #define DEF_SET_VIC_F2_VFB_OFS
 * #define DEF_SET_VIC_F2_VFB_OFS_F2_VOFFSET
 * #define DEF_SET_VIC_F2_VACT_LINE
 * #define DEF_SET_VIC_F2_VACT_LINE_F2_VACT_LINE
 * #define DEF_SET_VIC_DMA0_OFS
 * #define DEF_SET_VIC_DMA0_OFS_XS
 * #define DEF_SET_VIC_DMA0_OFS_YS
 * #define DEF_SET_VIC_DMA1_OFS
 * #define DEF_SET_VIC_DMA1_OFS_XS
 * #define DEF_SET_VIC_DMA1_OFS_YS
 * #define DEF_SET_VIC_DMA2_OFS
 * #define DEF_SET_VIC_DMA2_OFS_XS
 * #define DEF_SET_VIC_DMA2_OFS_YS
 * #define DEF_SET_VIC_DMA3_OFS
 * #define DEF_SET_VIC_DMA3_OFS_XS
 * #define DEF_SET_VIC_DMA3_OFS_YS
 * #define DEF_SET_VIC_DMA0_SIZE
 * #define DEF_SET_VIC_DMA0_SIZE_X
 * #define DEF_SET_VIC_DMA0_SIZE_Y
 * #define DEF_SET_VIC_DMA1_SIZE
 * #define DEF_SET_VIC_DMA1_SIZE_X
 * #define DEF_SET_VIC_DMA1_SIZE_Y
 * #define DEF_SET_VIC_DMA2_SIZE
 * #define DEF_SET_VIC_DMA2_SIZE_X
 * #define DEF_SET_VIC_DMA2_SIZE_Y
 * #define DEF_SET_VIC_DMA3_SIZE
 * #define DEF_SET_VIC_DMA3_SIZE_X
 * #define DEF_SET_VIC_DMA3_SIZE_Y
 * #define DEF_SET_VIC_DMA0_MODE
 * #define DEF_SET_VIC_DMA0_MODE_OUT_FMT
 * #define DEF_SET_VIC_DMA0_MODE_BURST
 * #define DEF_SET_VIC_DMA0_MODE_FILED_STRG
 * #define DEF_SET_VIC_DMA0_MODE_FCI
 * #define DEF_SET_VIC_DMA0_MODE_VBI
 * #define DEF_SET_VIC_DMA0_MODE_LCTI
 * #define DEF_SET_VIC_DMA0_MODE_UD
 * #define DEF_SET_VIC_DMA0_MODE_CAP
 * #define DEF_SET_VIC_DMA1_MODE
 * #define DEF_SET_VIC_DMA1_MODE_OUT_FMT
 * #define DEF_SET_VIC_DMA1_MODE_BURST
 * #define DEF_SET_VIC_DMA1_MODE_FILED_STRG
 * #define DEF_SET_VIC_DMA1_MODE_FCI
 * #define DEF_SET_VIC_DMA1_MODE_VBI
 * #define DEF_SET_VIC_DMA1_MODE_LCTI
 * #define DEF_SET_VIC_DMA1_MODE_UD
 * #define DEF_SET_VIC_DMA1_MODE_CAP
 * #define DEF_SET_VIC_DMA2_MODE
 * #define DEF_SET_VIC_DMA2_MODE_OUT_FMT
 * #define DEF_SET_VIC_DMA2_MODE_BURST
 * #define DEF_SET_VIC_DMA2_MODE_FILED_STRG
 * #define DEF_SET_VIC_DMA2_MODE_FCI
 * #define DEF_SET_VIC_DMA2_MODE_VBI
 * #define DEF_SET_VIC_DMA2_MODE_LCTI
 * #define DEF_SET_VIC_DMA2_MODE_UD
 * #define DEF_SET_VIC_DMA2_MODE_CAP
 * #define DEF_SET_VIC_DMA3_MODE
 * #define DEF_SET_VIC_DMA3_MODE_OUT_FMT
 * #define DEF_SET_VIC_DMA3_MODE_BURST
 * #define DEF_SET_VIC_DMA3_MODE_FILED_STRG
 * #define DEF_SET_VIC_DMA3_MODE_FCI
 * #define DEF_SET_VIC_DMA3_MODE_VBI
 * #define DEF_SET_VIC_DMA3_MODE_LCTI
 * #define DEF_SET_VIC_DMA3_MODE_UD
 * #define DEF_SET_VIC_DMA3_MODE_CAP
 * #define DEF_SET_VIC_DMA0_CTRL
 * #define DEF_SET_VIC_DMA0_CTRL_START
 * #define DEF_SET_VIC_DMA1_CTRL
 * #define DEF_SET_VIC_DMA1_CTRL_START
 * #define DEF_SET_VIC_DMA2_CTRL
 * #define DEF_SET_VIC_DMA2_CTRL_START
 * #define DEF_SET_VIC_DMA3_CTRL
 * #define DEF_SET_VIC_DMA3_CTRL_START
 * #define DEF_SET_VIC_DMA0_UPDATE
 * #define DEF_SET_VIC_DMA0_UPDATE_UD_MAN
 * #define DEF_SET_VIC_DMA1_UPDATE
 * #define DEF_SET_VIC_DMA1_UPDATE_UD_MAN
 * #define DEF_SET_VIC_DMA2_UPDATE
 * #define DEF_SET_VIC_DMA2_UPDATE_UD_MAN
 * #define DEF_SET_VIC_DMA3_UPDATE
 * #define DEF_SET_VIC_DMA3_UPDATE_UD_MAN
 * #define DEF_SET_VIC_DMA0_ADDR0
 * #define DEF_SET_VIC_DMA0_ADDR0_ADDR
 * #define DEF_SET_VIC_DMA1_ADDR0
 * #define DEF_SET_VIC_DMA1_ADDR0_ADDR
 * #define DEF_SET_VIC_DMA2_ADDR0
 * #define DEF_SET_VIC_DMA2_ADDR0_ADDR
 * #define DEF_SET_VIC_DMA3_ADDR0
 * #define DEF_SET_VIC_DMA3_ADDR0_ADDR
 * #define DEF_SET_VIC_DMA0_ADDR1
 * #define DEF_SET_VIC_DMA0_ADDR1_ADDR
 * #define DEF_SET_VIC_DMA1_ADDR1
 * #define DEF_SET_VIC_DMA1_ADDR1_ADDR
 * #define DEF_SET_VIC_DMA2_ADDR1
 * #define DEF_SET_VIC_DMA2_ADDR1_ADDR
 * #define DEF_SET_VIC_DMA3_ADDR1
 * #define DEF_SET_VIC_DMA3_ADDR1_ADDR
 * #define DEF_SET_VIC_DMA0_ADDR2
 * #define DEF_SET_VIC_DMA0_ADDR2_ADDR
 * #define DEF_SET_VIC_DMA1_ADDR2
 * #define DEF_SET_VIC_DMA1_ADDR2_ADDR
 * #define DEF_SET_VIC_DMA2_ADDR2
 * #define DEF_SET_VIC_DMA2_ADDR2_ADDR
 * #define DEF_SET_VIC_DMA3_ADDR2
 * #define DEF_SET_VIC_DMA3_ADDR2_ADDR
 * #define DEF_SET_VIC_DMA0_LS
 * #define DEF_SET_VIC_DMA0_LS_Y
 * #define DEF_SET_VIC_DMA0_LS_C
 * #define DEF_SET_VIC_DMA1_LS
 * #define DEF_SET_VIC_DMA1_LS_Y
 * #define DEF_SET_VIC_DMA1_LS_C
 * #define DEF_SET_VIC_DMA2_LS
 * #define DEF_SET_VIC_DMA2_LS_Y
 * #define DEF_SET_VIC_DMA2_LS_C
 * #define DEF_SET_VIC_DMA3_LS
 * #define DEF_SET_VIC_DMA3_LS_Y
 * #define DEF_SET_VIC_DMA3_LS_C
 * #define DEF_SET_VIC_DMA0_BC
 * #define DEF_SET_VIC_DMA0_BC_BC
 * #define DEF_SET_VIC_DMA1_BC
 * #define DEF_SET_VIC_DMA1_BC_BC
 * #define DEF_SET_VIC_DMA2_BC
 * #define DEF_SET_VIC_DMA2_BC_BC
 * #define DEF_SET_VIC_DMA3_BC
 * #define DEF_SET_VIC_DMA3_BC_BC
 * #define DEF_SET_VIC_DMA0_INT_EN
 * #define DEF_SET_VIC_DMA0_INT_EN_FCI_EN
 * #define DEF_SET_VIC_DMA0_INT_EN_VBI_EN
 * #define DEF_SET_VIC_DMA0_INT_EN_LCTI_EN
 * #define DEF_SET_VIC_DMA0_INT_EN_P0_OVF_EN
 * #define DEF_SET_VIC_DMA0_INT_EN_P1_OVF_EN
 * #define DEF_SET_VIC_DMA0_INT_EN_P2_OVF_EN
 * #define DEF_SET_VIC_DMA1_INT_EN
 * #define DEF_SET_VIC_DMA1_INT_EN_FCI_EN
 * #define DEF_SET_VIC_DMA1_INT_EN_VBI_EN
 * #define DEF_SET_VIC_DMA1_INT_EN_LCTI_EN
 * #define DEF_SET_VIC_DMA1_INT_EN_P0_OVF_EN
 * #define DEF_SET_VIC_DMA1_INT_EN_P1_OVF_EN
 * #define DEF_SET_VIC_DMA1_INT_EN_P2_OVF_EN
 * #define DEF_SET_VIC_DMA2_INT_EN
 * #define DEF_SET_VIC_DMA2_INT_EN_FCI_EN
 * #define DEF_SET_VIC_DMA2_INT_EN_VBI_EN
 * #define DEF_SET_VIC_DMA2_INT_EN_LCTI_EN
 * #define DEF_SET_VIC_DMA2_INT_EN_P0_OVF_EN
 * #define DEF_SET_VIC_DMA2_INT_EN_P1_OVF_EN
 * #define DEF_SET_VIC_DMA2_INT_EN_P2_OVF_EN
 * #define DEF_SET_VIC_DMA3_INT_EN
 * #define DEF_SET_VIC_DMA3_INT_EN_FCI_EN
 * #define DEF_SET_VIC_DMA3_INT_EN_VBI_EN
 * #define DEF_SET_VIC_DMA3_INT_EN_LCTI_EN
 * #define DEF_SET_VIC_DMA3_INT_EN_P0_OVF_EN
 * #define DEF_SET_VIC_DMA3_INT_EN_P1_OVF_EN
 * #define DEF_SET_VIC_DMA3_INT_EN_P2_OVF_EN
 * #define DEF_SET_VIC_DMA0_INT_PEND
 * #define DEF_SET_VIC_DMA0_INT_PEND_FCI_PEND
 * #define DEF_SET_VIC_DMA0_INT_PEND_VBI_PEND
 * #define DEF_SET_VIC_DMA0_INT_PEND_LCTI_PEND
 * #define DEF_SET_VIC_DMA0_INT_PEND_P0_OVF_PEND
 * #define DEF_SET_VIC_DMA0_INT_PEND_P1_OVF_PEND
 * #define DEF_SET_VIC_DMA0_INT_PEND_P2_OVF_PEND
 * #define DEF_SET_VIC_DMA1_INT_PEND
 * #define DEF_SET_VIC_DMA1_INT_PEND_FCI_PEND
 * #define DEF_SET_VIC_DMA1_INT_PEND_VBI_PEND
 * #define DEF_SET_VIC_DMA1_INT_PEND_LCTI_PEND
 * #define DEF_SET_VIC_DMA1_INT_PEND_P0_OVF_PEND
 * #define DEF_SET_VIC_DMA1_INT_PEND_P1_OVF_PEND
 * #define DEF_SET_VIC_DMA1_INT_PEND_P2_OVF_PEND
 * #define DEF_SET_VIC_DMA2_INT_PEND
 * #define DEF_SET_VIC_DMA2_INT_PEND_FCI_PEND
 * #define DEF_SET_VIC_DMA2_INT_PEND_VBI_PEND
 * #define DEF_SET_VIC_DMA2_INT_PEND_LCTI_PEND
 * #define DEF_SET_VIC_DMA2_INT_PEND_P0_OVF_PEND
 * #define DEF_SET_VIC_DMA2_INT_PEND_P1_OVF_PEND
 * #define DEF_SET_VIC_DMA2_INT_PEND_P2_OVF_PEND
 * #define DEF_SET_VIC_DMA3_INT_PEND
 * #define DEF_SET_VIC_DMA3_INT_PEND_FCI_PEND
 * #define DEF_SET_VIC_DMA3_INT_PEND_VBI_PEND
 * #define DEF_SET_VIC_DMA3_INT_PEND_LCTI_PEND
 * #define DEF_SET_VIC_DMA3_INT_PEND_P0_OVF_PEND
 * #define DEF_SET_VIC_DMA3_INT_PEND_P1_OVF_PEND
 * #define DEF_SET_VIC_DMA3_INT_PEND_P2_OVF_PEND
 * #define DEF_SET_VIC_DMA0_INT_CLR
 * #define DEF_SET_VIC_DMA0_INT_CLR_FCI_CLR
 * #define DEF_SET_VIC_DMA0_INT_CLR_VBI_CLR
 * #define DEF_SET_VIC_DMA0_INT_CLR_LCTI_CLR
 * #define DEF_SET_VIC_DMA0_INT_CLR_P0_OVF_CLR
 * #define DEF_SET_VIC_DMA0_INT_CLR_P1_OVF_CLR
 * #define DEF_SET_VIC_DMA0_INT_CLR_P2_OVF_CLR
 * #define DEF_SET_VIC_DMA1_INT_CLR
 * #define DEF_SET_VIC_DMA1_INT_CLR_FCI_CLR
 * #define DEF_SET_VIC_DMA1_INT_CLR_VBI_CLR
 * #define DEF_SET_VIC_DMA1_INT_CLR_LCTI_CLR
 * #define DEF_SET_VIC_DMA1_INT_CLR_P0_OVF_CLR
 * #define DEF_SET_VIC_DMA1_INT_CLR_P1_OVF_CLR
 * #define DEF_SET_VIC_DMA1_INT_CLR_P2_OVF_CLR
 * #define DEF_SET_VIC_DMA2_INT_CLR
 * #define DEF_SET_VIC_DMA2_INT_CLR_FCI_CLR
 * #define DEF_SET_VIC_DMA2_INT_CLR_VBI_CLR
 * #define DEF_SET_VIC_DMA2_INT_CLR_LCTI_CLR
 * #define DEF_SET_VIC_DMA2_INT_CLR_P0_OVF_CLR
 * #define DEF_SET_VIC_DMA2_INT_CLR_P1_OVF_CLR
 * #define DEF_SET_VIC_DMA2_INT_CLR_P2_OVF_CLR
 * #define DEF_SET_VIC_DMA3_INT_CLR
 * #define DEF_SET_VIC_DMA3_INT_CLR_FCI_CLR
 * #define DEF_SET_VIC_DMA3_INT_CLR_VBI_CLR
 * #define DEF_SET_VIC_DMA3_INT_CLR_LCTI_CLR
 * #define DEF_SET_VIC_DMA3_INT_CLR_P0_OVF_CLR
 * #define DEF_SET_VIC_DMA3_INT_CLR_P1_OVF_CLR
 * #define DEF_SET_VIC_DMA3_INT_CLR_P2_OVF_CLR
 * #define DEF_SET_VIC_DMA0_LINE_CNT
 * #define DEF_SET_VIC_DMA0_LINE_CNT_LS_TRIG
 * #define DEF_SET_VIC_DMA0_LINE_CNT_LS_CRNT
 * #define DEF_SET_VIC_DMA1_LINE_CNT
 * #define DEF_SET_VIC_DMA1_LINE_CNT_LS_TRIG
 * #define DEF_SET_VIC_DMA1_LINE_CNT_LS_CRNT
 * #define DEF_SET_VIC_DMA2_LINE_CNT
 * #define DEF_SET_VIC_DMA2_LINE_CNT_LS_TRIG
 * #define DEF_SET_VIC_DMA2_LINE_CNT_LS_CRNT
 * #define DEF_SET_VIC_DMA3_LINE_CNT
 * #define DEF_SET_VIC_DMA3_LINE_CNT_LS_TRIG
 * #define DEF_SET_VIC_DMA3_LINE_CNT_LS_CRNT
*/

#endif /* ___VIC__SET_CFG__H___ */
