library verilog;
use verilog.vl_types.all;
entity sram is
    port(
        dout            : out    vl_logic_vector(7 downto 0);
        din             : in     vl_logic_vector(7 downto 0);
        addr            : in     vl_logic_vector(7 downto 0);
        wr              : in     vl_logic;
        rd              : in     vl_logic;
        cs              : in     vl_logic
    );
end sram;
