// Seed: 1649565526
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wire id_3,
    input wor id_4
);
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input tri id_2,
    input supply0 id_3,
    input tri id_4,
    input uwire id_5,
    input wand id_6
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_0,
      id_2,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  module_2 modCall_1 ();
  input wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  integer [1 : -1] id_6 = 1;
  assign id_3[-1'b0] = id_6;
  logic id_7;
endmodule
