
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Wed Sep 27 16:00:03 2023
| Design       : ip_2port_ram
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                             
********************************************************************************************************************************************
                                                                         Clock   Non-clock                                                  
 Clock                    Period       Waveform            Type          Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------
 clk                      20.0000      {0.0000 10.0000}    Declared        441           0  {sys_clk}                                       
 DebugCore_JCLK           50.0000      {0.0000 25.0000}    Declared        153           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE        100.0000     {25.0000 75.0000}   Declared         11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                        50.0000 MHz    285.4696 MHz        20.0000         3.5030         16.497
 DebugCore_JCLK             20.0000 MHz    145.3911 MHz        50.0000         6.8780         43.122
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         16.497       0.000              0            893
 DebugCore_JCLK         DebugCore_JCLK              23.737       0.000              0            474
 DebugCore_CAPTURE      DebugCore_JCLK              22.212       0.000              0            112
 DebugCore_JCLK         DebugCore_CAPTURE           45.698       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.177       0.000              0            893
 DebugCore_JCLK         DebugCore_JCLK               0.288       0.000              0            474
 DebugCore_CAPTURE      DebugCore_JCLK              22.646       0.000              0            112
 DebugCore_JCLK         DebugCore_CAPTURE            2.127       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.615       0.000              0            314
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.470       0.000              0            314
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.102       0.000              0            441
 DebugCore_JCLK                                     24.102       0.000              0            153
 DebugCore_CAPTURE                                  49.580       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.413       0.000              0            893
 DebugCore_JCLK         DebugCore_JCLK              24.125       0.000              0            474
 DebugCore_CAPTURE      DebugCore_JCLK              22.794       0.000              0            112
 DebugCore_JCLK         DebugCore_CAPTURE           47.320       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.183       0.000              0            893
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0            474
 DebugCore_CAPTURE      DebugCore_JCLK              23.917       0.000              0            112
 DebugCore_JCLK         DebugCore_CAPTURE            1.419       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         18.409       0.000              0            314
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.434       0.000              0            314
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.282       0.000              0            441
 DebugCore_JCLK                                     24.282       0.000              0            153
 DebugCore_CAPTURE                                  49.664       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.648
  Launch Clock Delay      :  4.532
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      2.126       4.532         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[5]                tco                   2.351       6.883 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[5]
                                   net (fanout=3)        0.880       7.763         nt_ram_rd_data[5]
 CLMA_198_136/M0                                                           f       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D

 Data arrival time                                                   7.763         Logic Levels: 0  
                                                                                   Logic: 2.351ns(72.764%), Route: 0.880ns(27.236%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.765      23.648         ntclkbufg_0      
 CLMA_198_136/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/CLK
 clock pessimism                                         0.750      24.398                          
 clock uncertainty                                      -0.050      24.348                          

 Setup time                                             -0.088      24.260                          

 Data required time                                                 24.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.260                          
 Data arrival time                                                   7.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[25]/opit_0/D
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.633
  Launch Clock Delay      :  4.532
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      2.126       4.532         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[4]                tco                   2.351       6.883 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[4]
                                   net (fanout=3)        0.750       7.633         nt_ram_rd_data[4]
 CLMS_194_145/M3                                                           f       u_CORES/u_debug_core_0/trig0_d1[25]/opit_0/D

 Data arrival time                                                   7.633         Logic Levels: 0  
                                                                                   Logic: 2.351ns(75.814%), Route: 0.750ns(24.186%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.750      23.633         ntclkbufg_0      
 CLMS_194_145/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[25]/opit_0/CLK
 clock pessimism                                         0.750      24.383                          
 clock uncertainty                                      -0.050      24.333                          

 Setup time                                             -0.088      24.245                          

 Data required time                                                 24.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.245                          
 Data arrival time                                                   7.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.612                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/D
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.627
  Launch Clock Delay      :  4.532
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      2.126       4.532         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[0]                tco                   2.351       6.883 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[0]
                                   net (fanout=3)        0.735       7.618         nt_ram_rd_data[0]
 CLMA_194_148/M0                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/D

 Data arrival time                                                   7.618         Logic Levels: 0  
                                                                                   Logic: 2.351ns(76.183%), Route: 0.735ns(23.817%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.744      23.627         ntclkbufg_0      
 CLMA_194_148/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/CLK
 clock pessimism                                         0.750      24.377                          
 clock uncertainty                                      -0.050      24.327                          

 Setup time                                             -0.088      24.239                          

 Data required time                                                 24.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.239                          
 Data arrival time                                                   7.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.621                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADA0[7]
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.534
  Launch Clock Delay      :  3.658
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.775       3.658         ntclkbufg_0      
 CLMA_138_136/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_136/Q0                   tco                   0.226       3.884 r       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.469       4.353         u_CORES/u_debug_core_0/ram_wadr [4]
 DRM_142_108/ADA0[7]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADA0[7]

 Data arrival time                                                   4.353         Logic Levels: 0  
                                                                                   Logic: 0.226ns(32.518%), Route: 0.469ns(67.482%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      2.128       4.534         ntclkbufg_0      
 DRM_142_108/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/CLKA[0]
 clock pessimism                                        -0.523       4.011                          
 clock uncertainty                                       0.000       4.011                          

 Hold time                                               0.165       4.176                          

 Data required time                                                  4.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.176                          
 Data arrival time                                                   4.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADA0[4]
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.534
  Launch Clock Delay      :  3.658
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.775       3.658         ntclkbufg_0      
 CLMA_138_136/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_136/Q1                   tco                   0.229       3.887 r       u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.468       4.355         u_CORES/u_debug_core_0/ram_wadr [1]
 DRM_142_108/ADA0[4]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADA0[4]

 Data arrival time                                                   4.355         Logic Levels: 0  
                                                                                   Logic: 0.229ns(32.855%), Route: 0.468ns(67.145%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      2.128       4.534         ntclkbufg_0      
 DRM_142_108/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/CLKA[0]
 clock pessimism                                        -0.523       4.011                          
 clock uncertainty                                       0.000       4.011                          

 Hold time                                               0.165       4.176                          

 Data required time                                                  4.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.176                          
 Data arrival time                                                   4.355                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADA0[12]
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.534
  Launch Clock Delay      :  3.634
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.751       3.634         ntclkbufg_0      
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_148/Q0                   tco                   0.226       3.860 r       u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.523       4.383         u_CORES/u_debug_core_0/ram_wadr [9]
 DRM_142_108/ADA0[12]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADA0[12]

 Data arrival time                                                   4.383         Logic Levels: 0  
                                                                                   Logic: 0.226ns(30.174%), Route: 0.523ns(69.826%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      2.128       4.534         ntclkbufg_0      
 DRM_142_108/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/CLKA[0]
 clock pessimism                                        -0.523       4.011                          
 clock uncertainty                                       0.000       4.011                          

 Hold time                                               0.165       4.176                          

 Data required time                                                  4.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.176                          
 Data arrival time                                                   4.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.077
  Launch Clock Delay      :  4.729
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.106       4.729         ntclkbufg_1      
 CLMA_174_124/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_124/Q0                   tco                   0.289       5.018 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.628       5.646         u_CORES/u_jtag_hub/data_ctrl
 CLMA_162_124/A1                                                           r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.646         Logic Levels: 0  
                                                                                   Logic: 0.289ns(31.516%), Route: 0.628ns(68.484%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294      27.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.783      29.077         ntclkbufg_1      
 CLMA_162_124/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.624                          
 clock uncertainty                                      -0.050      29.574                          

 Setup time                                             -0.191      29.383                          

 Data required time                                                 29.383                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.383                          
 Data arrival time                                                   5.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.077
  Launch Clock Delay      :  4.725
  Clock Pessimism Removal :  0.329

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.102       4.725         ntclkbufg_1      
 CLMA_166_128/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK

 CLMA_166_128/Q0                   tco                   0.287       5.012 f       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.385       5.397         u_CORES/u_jtag_hub/shift_data [4]
 CLMA_162_124/C1                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.397         Logic Levels: 0  
                                                                                   Logic: 0.287ns(42.708%), Route: 0.385ns(57.292%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294      27.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.783      29.077         ntclkbufg_1      
 CLMA_162_124/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.329      29.406                          
 clock uncertainty                                      -0.050      29.356                          

 Setup time                                             -0.221      29.135                          

 Data required time                                                 29.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.135                          
 Data arrival time                                                   5.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.738                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.077
  Launch Clock Delay      :  4.729
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.106       4.729         ntclkbufg_1      
 CLMA_174_124/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_124/Q0                   tco                   0.289       5.018 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.628       5.646         u_CORES/u_jtag_hub/data_ctrl
 CLMA_162_124/B4                                                           r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.646         Logic Levels: 0  
                                                                                   Logic: 0.289ns(31.516%), Route: 0.628ns(68.484%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294      27.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.783      29.077         ntclkbufg_1      
 CLMA_162_124/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.624                          
 clock uncertainty                                      -0.050      29.574                          

 Setup time                                             -0.080      29.494                          

 Data required time                                                 29.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.494                          
 Data arrival time                                                   5.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.848                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADB0[6]
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.342  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  3.955
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186       2.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.769       3.955         ntclkbufg_1      
 CLMS_138_141/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/CLK

 CLMS_138_141/Q2                   tco                   0.228       4.183 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.481       4.664         u_CORES/u_debug_core_0/ram_radr [3]
 DRM_142_108/ADB0[6]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADB0[6]

 Data arrival time                                                   4.664         Logic Levels: 0  
                                                                                   Logic: 0.228ns(32.158%), Route: 0.481ns(67.842%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.111       4.734         ntclkbufg_1      
 DRM_142_108/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/CLKB[0]
 clock pessimism                                        -0.437       4.297                          
 clock uncertainty                                       0.000       4.297                          

 Hold time                                               0.079       4.376                          

 Data required time                                                  4.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.376                          
 Data arrival time                                                   4.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADB0[3]
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  3.960
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186       2.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.774       3.960         ntclkbufg_1      
 CLMA_146_132/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_132/Q0                   tco                   0.226       4.186 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.504       4.690         u_CORES/u_debug_core_0/ram_radr [0]
 DRM_142_108/ADB0[3]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADB0[3]

 Data arrival time                                                   4.690         Logic Levels: 0  
                                                                                   Logic: 0.226ns(30.959%), Route: 0.504ns(69.041%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.111       4.734         ntclkbufg_1      
 DRM_142_108/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/CLKB[0]
 clock pessimism                                        -0.437       4.297                          
 clock uncertainty                                       0.000       4.297                          

 Hold time                                               0.079       4.376                          

 Data required time                                                  4.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.376                          
 Data arrival time                                                   4.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.704
  Launch Clock Delay      :  3.928
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186       2.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.742       3.928         ntclkbufg_1      
 CLMA_178_140/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK

 CLMA_178_140/Q2                   tco                   0.224       4.152 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       4.238         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [49]
 CLMS_178_141/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.238         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.081       4.704         ntclkbufg_1      
 CLMS_178_141/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.746       3.958                          
 clock uncertainty                                       0.000       3.958                          

 Hold time                                              -0.035       3.923                          

 Data required time                                                  3.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.923                          
 Data arrival time                                                   4.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.763  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.979
  Launch Clock Delay      :  2.216
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.216      27.216         u_CORES/capt_o   
 CLMA_158_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_158_125/Q0                   tco                   0.289      27.505 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.265      27.770         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_158_124/Y3                   td                    0.459      28.229 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.552      28.781         u_CORES/u_debug_core_0/_N1737
 CLMS_150_125/Y0                   td                    0.320      29.101 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.626      29.727         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_138_129/Y1                   td                    0.212      29.939 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_5/gateop_perm/Z
                                   net (fanout=1)        0.120      30.059         u_CORES/u_debug_core_0/u_rd_addr_gen/_N99
 CLMS_138_129/Y0                   td                    0.478      30.537 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.456      30.993         u_CORES/u_debug_core_0/u_rd_addr_gen/_N103
 CLMA_130_128/Y1                   td                    0.212      31.205 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.124      31.329         u_CORES/u_debug_core_0/u_rd_addr_gen/_N334
 CLMA_130_128/A2                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  31.329         Logic Levels: 5  
                                                                                   Logic: 1.970ns(47.897%), Route: 2.143ns(52.103%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186      52.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.793      53.979         ntclkbufg_1      
 CLMA_130_128/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.979                          
 clock uncertainty                                      -0.050      53.929                          

 Setup time                                             -0.388      53.541                          

 Data required time                                                 53.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.541                          
 Data arrival time                                                  31.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.759  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.975
  Launch Clock Delay      :  2.216
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.216      27.216         u_CORES/capt_o   
 CLMA_158_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_158_125/Q0                   tco                   0.289      27.505 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.265      27.770         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_158_124/Y3                   td                    0.459      28.229 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.552      28.781         u_CORES/u_debug_core_0/_N1737
 CLMS_150_125/Y0                   td                    0.320      29.101 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.626      29.727         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_138_129/Y1                   td                    0.212      29.939 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_5/gateop_perm/Z
                                   net (fanout=1)        0.120      30.059         u_CORES/u_debug_core_0/u_rd_addr_gen/_N99
 CLMS_138_129/Y0                   td                    0.478      30.537 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.407      30.944         u_CORES/u_debug_core_0/u_rd_addr_gen/_N103
 CLMS_134_129/Y1                   td                    0.212      31.156 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.120      31.276         u_CORES/u_debug_core_0/u_rd_addr_gen/_N336
 CLMA_134_128/D1                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  31.276         Logic Levels: 5  
                                                                                   Logic: 1.970ns(48.522%), Route: 2.090ns(51.478%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186      52.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.789      53.975         ntclkbufg_1      
 CLMA_134_128/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.975                          
 clock uncertainty                                      -0.050      53.925                          

 Setup time                                             -0.212      53.713                          

 Data required time                                                 53.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.713                          
 Data arrival time                                                  31.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.437                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.720  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.936
  Launch Clock Delay      :  2.216
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.216      27.216         u_CORES/capt_o   
 CLMA_158_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_158_125/Q0                   tco                   0.289      27.505 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.432      27.937         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_150_129/Y1                   td                    0.468      28.405 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=8)        0.576      28.981         u_CORES/u_debug_core_0/_N1573
 CLMA_166_132/Y2                   td                    0.210      29.191 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.336      29.527         u_CORES/u_debug_core_0/_N1582
 CLMA_174_133/Y2                   td                    0.494      30.021 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N403_inv/gateop_perm/Z
                                   net (fanout=6)        0.559      30.580         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N403
 CLMA_174_133/CE                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.580         Logic Levels: 3  
                                                                                   Logic: 1.461ns(43.430%), Route: 1.903ns(56.570%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186      52.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.750      53.936         ntclkbufg_1      
 CLMA_174_133/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.936                          
 clock uncertainty                                      -0.050      53.886                          

 Setup time                                             -0.617      53.269                          

 Data required time                                                 53.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.269                          
 Data arrival time                                                  30.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.867  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.735
  Launch Clock Delay      :  1.868
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.868      26.868         u_CORES/capt_o   
 CLMA_158_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_158_125/Y0                   tco                   0.284      27.152 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=9)        0.332      27.484         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_154_129/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  27.484         Logic Levels: 0  
                                                                                   Logic: 0.284ns(46.104%), Route: 0.332ns(53.896%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.112       4.735         ntclkbufg_1      
 CLMS_154_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.735                          
 clock uncertainty                                       0.050       4.785                          

 Hold time                                               0.053       4.838                          

 Data required time                                                  4.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.838                          
 Data arrival time                                                  27.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.646                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.867  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.735
  Launch Clock Delay      :  1.868
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.868      26.868         u_CORES/capt_o   
 CLMA_158_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_158_125/Q2                   tco                   0.224      27.092 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=12)       0.451      27.543         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_154_129/CD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  27.543         Logic Levels: 0  
                                                                                   Logic: 0.224ns(33.185%), Route: 0.451ns(66.815%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.112       4.735         ntclkbufg_1      
 CLMS_154_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.735                          
 clock uncertainty                                       0.050       4.785                          

 Hold time                                               0.053       4.838                          

 Data required time                                                  4.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.838                          
 Data arrival time                                                  27.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.705                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.867  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.735
  Launch Clock Delay      :  1.868
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.868      26.868         u_CORES/capt_o   
 CLMA_158_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_158_125/Q0                   tco                   0.222      27.090 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.325      27.415         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_154_128/D1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.415         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.585%), Route: 0.325ns(59.415%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.112       4.735         ntclkbufg_1      
 CLMA_154_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.735                          
 clock uncertainty                                       0.050       4.785                          

 Hold time                                              -0.106       4.679                          

 Data required time                                                  4.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.679                          
 Data arrival time                                                  27.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.946  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.868
  Launch Clock Delay      :  4.814
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.691      77.691         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.691 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.123      79.814         ntclkbufg_1      
 CLMS_166_125/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_125/Q0                   tco                   0.287      80.101 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.402      80.503         u_CORES/conf_sel [0]
 CLMA_158_125/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.503         Logic Levels: 0  
                                                                                   Logic: 0.287ns(41.655%), Route: 0.402ns(58.345%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.868     126.868         u_CORES/capt_o   
 CLMA_158_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.868                          
 clock uncertainty                                      -0.050     126.818                          

 Setup time                                             -0.617     126.201                          

 Data required time                                                126.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.201                          
 Data arrival time                                                  80.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.946  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.868
  Launch Clock Delay      :  4.814
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.691      77.691         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.691 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.123      79.814         ntclkbufg_1      
 CLMS_166_125/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_125/Q0                   tco                   0.287      80.101 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.402      80.503         u_CORES/conf_sel [0]
 CLMA_158_125/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.503         Logic Levels: 0  
                                                                                   Logic: 0.287ns(41.655%), Route: 0.402ns(58.345%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.868     126.868         u_CORES/capt_o   
 CLMA_158_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.868                          
 clock uncertainty                                      -0.050     126.818                          

 Setup time                                             -0.617     126.201                          

 Data required time                                                126.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.201                          
 Data arrival time                                                  80.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.946  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.868
  Launch Clock Delay      :  4.814
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.691      77.691         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.691 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.123      79.814         ntclkbufg_1      
 CLMS_166_125/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_125/Q0                   tco                   0.287      80.101 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.402      80.503         u_CORES/conf_sel [0]
 CLMA_158_125/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  80.503         Logic Levels: 0  
                                                                                   Logic: 0.287ns(41.655%), Route: 0.402ns(58.345%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.868     126.868         u_CORES/capt_o   
 CLMA_158_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.868                          
 clock uncertainty                                      -0.050     126.818                          

 Setup time                                             -0.617     126.201                          

 Data required time                                                126.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.201                          
 Data arrival time                                                  80.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.705  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.372
  Launch Clock Delay      :  4.077
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294     127.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.783     129.077         ntclkbufg_1      
 CLMA_162_124/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_124/Q0                   tco                   0.222     129.299 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.226     129.525         u_CORES/id_o [0] 
 CLMA_158_124/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 129.525         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.554%), Route: 0.226ns(50.446%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.372     127.372         u_CORES/capt_o   
 CLMA_158_124/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.372                          
 clock uncertainty                                       0.050     127.422                          

 Hold time                                              -0.024     127.398                          

 Data required time                                                127.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.398                          
 Data arrival time                                                 129.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.705  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.372
  Launch Clock Delay      :  4.077
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294     127.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.783     129.077         ntclkbufg_1      
 CLMA_162_124/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_124/Q3                   tco                   0.221     129.298 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.227     129.525         u_CORES/id_o [3] 
 CLMA_158_124/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 129.525         Logic Levels: 0  
                                                                                   Logic: 0.221ns(49.330%), Route: 0.227ns(50.670%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.372     127.372         u_CORES/capt_o   
 CLMA_158_124/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.372                          
 clock uncertainty                                       0.050     127.422                          

 Hold time                                              -0.024     127.398                          

 Data required time                                                127.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.398                          
 Data arrival time                                                 129.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.705  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.372
  Launch Clock Delay      :  4.077
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294     127.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.783     129.077         ntclkbufg_1      
 CLMA_162_124/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_124/Q2                   tco                   0.224     129.301 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.225     129.526         u_CORES/id_o [4] 
 CLMA_158_124/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 129.526         Logic Levels: 0  
                                                                                   Logic: 0.224ns(49.889%), Route: 0.225ns(50.111%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.372     127.372         u_CORES/capt_o   
 CLMA_158_124/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.372                          
 clock uncertainty                                       0.050     127.422                          

 Hold time                                              -0.024     127.398                          

 Data required time                                                127.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.398                          
 Data arrival time                                                 129.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.630
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      2.107       4.513         ntclkbufg_0      
 CLMA_166_120/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_120/Q0                   tco                   0.289       4.802 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=119)      0.951       5.753         u_CORES/u_debug_core_0/resetn
 CLMA_138_136/RSCO                 td                    0.147       5.900 f       u_CORES/u_debug_core_0/status[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.900         ntR76            
 CLMA_138_140/RSCO                 td                    0.147       6.047 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.047         ntR75            
 CLMA_138_144/RSCO                 td                    0.147       6.194 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.194         ntR74            
 CLMA_138_148/RSCO                 td                    0.147       6.341 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.341         ntR73            
 CLMA_138_152/RSCO                 td                    0.147       6.488 f       u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.488         ntR72            
 CLMA_138_156/RSCI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.488         Logic Levels: 5  
                                                                                   Logic: 1.024ns(51.848%), Route: 0.951ns(48.152%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.747      23.630         ntclkbufg_0      
 CLMA_138_156/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.153                          
 clock uncertainty                                      -0.050      24.103                          

 Recovery time                                           0.000      24.103                          

 Data required time                                                 24.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.103                          
 Data arrival time                                                   6.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.615                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[10]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.630
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      2.107       4.513         ntclkbufg_0      
 CLMA_166_120/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_120/Q0                   tco                   0.289       4.802 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=119)      0.951       5.753         u_CORES/u_debug_core_0/resetn
 CLMA_138_136/RSCO                 td                    0.147       5.900 f       u_CORES/u_debug_core_0/status[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.900         ntR76            
 CLMA_138_140/RSCO                 td                    0.147       6.047 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.047         ntR75            
 CLMA_138_144/RSCO                 td                    0.147       6.194 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.194         ntR74            
 CLMA_138_148/RSCO                 td                    0.147       6.341 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.341         ntR73            
 CLMA_138_152/RSCO                 td                    0.147       6.488 f       u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.488         ntR72            
 CLMA_138_156/RSCI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.488         Logic Levels: 5  
                                                                                   Logic: 1.024ns(51.848%), Route: 0.951ns(48.152%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.747      23.630         ntclkbufg_0      
 CLMA_138_156/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.153                          
 clock uncertainty                                      -0.050      24.103                          

 Recovery time                                           0.000      24.103                          

 Data required time                                                 24.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.103                          
 Data arrival time                                                   6.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.615                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.601
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      2.107       4.513         ntclkbufg_0      
 CLMA_166_120/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_120/Q0                   tco                   0.289       4.802 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=119)      0.588       5.390         u_CORES/u_debug_core_0/resetn
 CLMA_166_132/RSCO                 td                    0.147       5.537 f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.537         ntR28            
 CLMA_166_136/RSCO                 td                    0.147       5.684 f       u_CORES/u_debug_core_0/data_pipe[1][6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.684         ntR27            
 CLMA_166_140/RSCO                 td                    0.147       5.831 f       u_CORES/u_debug_core_0/data_pipe[3][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.831         ntR26            
 CLMA_166_144/RSCO                 td                    0.147       5.978 f       u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.978         ntR25            
 CLMA_166_148/RSCO                 td                    0.147       6.125 f       u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.125         ntR24            
 CLMA_166_152/RSCO                 td                    0.147       6.272 f       u_CORES/u_debug_core_0/data_pipe[1][16]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.272         ntR23            
 CLMA_166_156/RSCO                 td                    0.147       6.419 f       u_CORES/u_debug_core_0/data_pipe[2][22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.419         ntR22            
 CLMA_166_160/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.419         Logic Levels: 7  
                                                                                   Logic: 1.318ns(69.150%), Route: 0.588ns(30.850%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.718      23.601         ntclkbufg_0      
 CLMA_166_160/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.124                          
 clock uncertainty                                      -0.050      24.074                          

 Recovery time                                           0.000      24.074                          

 Data required time                                                 24.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.074                          
 Data arrival time                                                   6.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.655                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.496
  Launch Clock Delay      :  3.651
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.768       3.651         ntclkbufg_0      
 CLMA_166_120/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_120/Q0                   tco                   0.222       3.873 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=119)      0.465       4.338         u_CORES/u_debug_core_0/resetn
 CLMA_166_132/RSCO                 td                    0.105       4.443 r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.443         ntR28            
 CLMA_166_136/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.443         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.288%), Route: 0.465ns(58.712%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      2.090       4.496         ntclkbufg_0      
 CLMA_166_136/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       3.973                          
 clock uncertainty                                       0.000       3.973                          

 Removal time                                            0.000       3.973                          

 Data required time                                                  3.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.973                          
 Data arrival time                                                   4.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.470                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.496
  Launch Clock Delay      :  3.651
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.768       3.651         ntclkbufg_0      
 CLMA_166_120/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_120/Q0                   tco                   0.222       3.873 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=119)      0.465       4.338         u_CORES/u_debug_core_0/resetn
 CLMA_166_132/RSCO                 td                    0.105       4.443 r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.443         ntR28            
 CLMA_166_136/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.443         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.288%), Route: 0.465ns(58.712%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      2.090       4.496         ntclkbufg_0      
 CLMA_166_136/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       3.973                          
 clock uncertainty                                       0.000       3.973                          

 Removal time                                            0.000       3.973                          

 Data required time                                                  3.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.973                          
 Data arrival time                                                   4.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.470                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.496
  Launch Clock Delay      :  3.651
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.768       3.651         ntclkbufg_0      
 CLMA_166_120/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_120/Q0                   tco                   0.222       3.873 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=119)      0.465       4.338         u_CORES/u_debug_core_0/resetn
 CLMA_166_132/RSCO                 td                    0.105       4.443 r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.443         ntR28            
 CLMA_166_136/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.443         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.288%), Route: 0.465ns(58.712%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      2.090       4.496         ntclkbufg_0      
 CLMA_166_136/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       3.973                          
 clock uncertainty                                       0.000       3.973                          

 Removal time                                            0.000       3.973                          

 Data required time                                                  3.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.973                          
 Data arrival time                                                   4.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.470                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      2.126       4.532         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[0]                tco                   2.351       6.883 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[0]
                                   net (fanout=3)        2.158       9.041         nt_ram_rd_data[0]
 IOL_151_250/DO                    td                    0.139       9.180 f       ram_rd_data_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       9.180         ram_rd_data_obuf[0]/ntO
 IOBD_148_252/PAD                  td                    3.056      12.236 f       ram_rd_data_obuf[0]/opit_0/O
                                   net (fanout=1)        0.056      12.292         ram_rd_data[0]   
 G11                                                                       f       ram_rd_data[0] (port)

 Data arrival time                                                  12.292         Logic Levels: 2  
                                                                                   Logic: 5.546ns(71.469%), Route: 2.214ns(28.531%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      2.126       4.532         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[3]                tco                   2.351       6.883 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[3]
                                   net (fanout=3)        1.104       7.987         nt_ram_rd_data[3]
 IOL_243_166/DO                    td                    0.139       8.126 f       ram_rd_data_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       8.126         ram_rd_data_obuf[3]/ntO
 IOBS_244_165/PAD                  td                    3.056      11.182 f       ram_rd_data_obuf[3]/opit_0/O
                                   net (fanout=1)        0.045      11.227         ram_rd_data[3]   
 F17                                                                       f       ram_rd_data[3] (port)

 Data arrival time                                                  11.227         Logic Levels: 2  
                                                                                   Logic: 5.546ns(82.838%), Route: 1.149ns(17.162%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      2.126       4.532         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[1]                tco                   2.351       6.883 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[1]
                                   net (fanout=3)        1.076       7.959         nt_ram_rd_data[1]
 IOL_243_161/DO                    td                    0.139       8.098 f       ram_rd_data_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       8.098         ram_rd_data_obuf[1]/ntO
 IOBS_244_160/PAD                  td                    3.056      11.154 f       ram_rd_data_obuf[1]/opit_0/O
                                   net (fanout=1)        0.050      11.204         ram_rd_data[1]   
 H14                                                                       f       ram_rd_data[1] (port)

 Data arrival time                                                  11.204         Logic Levels: 2  
                                                                                   Logic: 5.546ns(83.124%), Route: 1.126ns(16.876%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_wr/ram_wr_en/opit_0_inv/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=15)       2.489       4.021         nt_sys_rst_n     
 CLMA_186_137/RS                                                           r       u_ram_wr/ram_wr_en/opit_0_inv/RS

 Data arrival time                                                   4.021         Logic Levels: 2  
                                                                                   Logic: 1.480ns(36.807%), Route: 2.541ns(63.193%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_wr/rd_flag/opit_0_inv/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=15)       2.634       4.166         nt_sys_rst_n     
 CLMA_194_140/RS                                                           r       u_ram_wr/rd_flag/opit_0_inv/RS

 Data arrival time                                                   4.166         Logic Levels: 2  
                                                                                   Logic: 1.480ns(35.526%), Route: 2.686ns(64.474%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=15)       2.635       4.167         nt_sys_rst_n     
 CLMA_194_132/RS                                                           r       u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.167         Logic Levels: 2  
                                                                                   Logic: 1.480ns(35.517%), Route: 2.687ns(64.483%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_142_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_142_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_142_148/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_142_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_142_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_142_148/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_158_125/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_158_125/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_158_125/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.290
  Launch Clock Delay      :  2.722
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.142       2.722         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[5]                tco                   1.815       4.537 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[5]
                                   net (fanout=3)        0.580       5.117         nt_ram_rd_data[5]
 CLMA_198_136/M0                                                           f       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D

 Data arrival time                                                   5.117         Logic Levels: 0  
                                                                                   Logic: 1.815ns(75.783%), Route: 0.580ns(24.217%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.004      22.290         ntclkbufg_0      
 CLMA_198_136/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/CLK
 clock pessimism                                         0.358      22.648                          
 clock uncertainty                                      -0.050      22.598                          

 Setup time                                             -0.068      22.530                          

 Data required time                                                 22.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.530                          
 Data arrival time                                                   5.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/D
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.274
  Launch Clock Delay      :  2.722
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.142       2.722         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[0]                tco                   1.815       4.537 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[0]
                                   net (fanout=3)        0.493       5.030         nt_ram_rd_data[0]
 CLMA_194_148/M0                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/D

 Data arrival time                                                   5.030         Logic Levels: 0  
                                                                                   Logic: 1.815ns(78.640%), Route: 0.493ns(21.360%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      0.988      22.274         ntclkbufg_0      
 CLMA_194_148/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/CLK
 clock pessimism                                         0.358      22.632                          
 clock uncertainty                                      -0.050      22.582                          

 Setup time                                             -0.068      22.514                          

 Data required time                                                 22.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.514                          
 Data arrival time                                                   5.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[25]/opit_0/D
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.086  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.278
  Launch Clock Delay      :  2.722
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.142       2.722         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[4]                tco                   1.815       4.537 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[4]
                                   net (fanout=3)        0.479       5.016         nt_ram_rd_data[4]
 CLMS_194_145/M3                                                           f       u_CORES/u_debug_core_0/trig0_d1[25]/opit_0/D

 Data arrival time                                                   5.016         Logic Levels: 0  
                                                                                   Logic: 1.815ns(79.119%), Route: 0.479ns(20.881%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      0.992      22.278         ntclkbufg_0      
 CLMS_194_145/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[25]/opit_0/CLK
 clock pessimism                                         0.358      22.636                          
 clock uncertainty                                      -0.050      22.586                          

 Setup time                                             -0.068      22.518                          

 Data required time                                                 22.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.518                          
 Data arrival time                                                   5.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.502                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/DATA_ff[0][1]/opit_0/D
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.689
  Launch Clock Delay      :  2.276
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      0.990       2.276         ntclkbufg_0      
 CLMS_162_141/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_141/Q3                   tco                   0.178       2.454 f       u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.060       2.514         u_CORES/u_debug_core_0/data_pipe[4] [1]
 CLMA_162_140/AD                                                           f       u_CORES/u_debug_core_0/DATA_ff[0][1]/opit_0/D

 Data arrival time                                                   2.514         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.790%), Route: 0.060ns(25.210%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.109       2.689         ntclkbufg_0      
 CLMA_162_140/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][1]/opit_0/CLK
 clock pessimism                                        -0.398       2.291                          
 clock uncertainty                                       0.000       2.291                          

 Hold time                                               0.040       2.331                          

 Data required time                                                  2.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.331                          
 Data arrival time                                                   2.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/ADA0[4]
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.706
  Launch Clock Delay      :  2.300
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.014       2.300         ntclkbufg_0      
 CLMA_138_136/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_136/Q1                   tco                   0.184       2.484 r       u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.200       2.684         u_CORES/u_debug_core_0/ram_wadr [1]
 DRM_142_128/ADA0[4]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/ADA0[4]

 Data arrival time                                                   2.684         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.917%), Route: 0.200ns(52.083%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.126       2.706         ntclkbufg_0      
 DRM_142_128/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.358       2.348                          
 clock uncertainty                                       0.000       2.348                          

 Hold time                                               0.127       2.475                          

 Data required time                                                  2.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.475                          
 Data arrival time                                                   2.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[8]
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.722
  Launch Clock Delay      :  2.292
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.006       2.292         ntclkbufg_0      
 CLMS_206_141/CLK                                                          r       u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_206_141/Q3                   tco                   0.182       2.474 r       u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.207       2.681         nt_ram_rd_addr[3]
 DRM_210_128/ADB0[8]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[8]

 Data arrival time                                                   2.681         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.787%), Route: 0.207ns(53.213%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.142       2.722         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 clock pessimism                                        -0.358       2.364                          
 clock uncertainty                                       0.000       2.364                          

 Hold time                                               0.107       2.471                          

 Data required time                                                  2.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.471                          
 Data arrival time                                                   2.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.210                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.575
  Launch Clock Delay      :  2.648
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.122       2.648         ntclkbufg_1      
 CLMA_174_124/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_124/Q0                   tco                   0.221       2.869 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.389       3.258         u_CORES/u_jtag_hub/data_ctrl
 CLMA_162_124/A1                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.258         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.230%), Route: 0.389ns(63.770%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556      26.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.019      27.575         ntclkbufg_1      
 CLMA_162_124/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.029      27.604                          
 clock uncertainty                                      -0.050      27.554                          

 Setup time                                             -0.171      27.383                          

 Data required time                                                 27.383                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.383                          
 Data arrival time                                                   3.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.125                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.100  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.575
  Launch Clock Delay      :  2.645
  Clock Pessimism Removal :  -0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.119       2.645         ntclkbufg_1      
 CLMA_166_128/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK

 CLMA_166_128/Q0                   tco                   0.221       2.866 f       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.259       3.125         u_CORES/u_jtag_hub/shift_data [4]
 CLMA_162_124/C1                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.221ns(46.042%), Route: 0.259ns(53.958%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556      26.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.019      27.575         ntclkbufg_1      
 CLMA_162_124/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.030      27.545                          
 clock uncertainty                                      -0.050      27.495                          

 Setup time                                             -0.170      27.325                          

 Data required time                                                 27.325                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.325                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.200                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.573
  Launch Clock Delay      :  2.648
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.122       2.648         ntclkbufg_1      
 CLMA_174_124/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_124/Q0                   tco                   0.221       2.869 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.290       3.159         u_CORES/u_jtag_hub/data_ctrl
 CLMS_166_125/A1                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.159         Logic Levels: 0  
                                                                                   Logic: 0.221ns(43.249%), Route: 0.290ns(56.751%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556      26.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.017      27.573         ntclkbufg_1      
 CLMS_166_125/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.029      27.602                          
 clock uncertainty                                      -0.050      27.552                          

 Setup time                                             -0.171      27.381                          

 Data required time                                                 27.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.381                          
 Data arrival time                                                   3.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.629
  Launch Clock Delay      :  2.328
  Clock Pessimism Removal :  -0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345       1.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      0.983       2.328         ntclkbufg_1      
 CLMA_178_140/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK

 CLMA_178_140/Q2                   tco                   0.180       2.508 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.567         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [49]
 CLMS_178_141/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.567         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.103       2.629         ntclkbufg_1      
 CLMS_178_141/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.285       2.344                          
 clock uncertainty                                       0.000       2.344                          

 Hold time                                              -0.029       2.315                          

 Data required time                                                  2.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.315                          
 Data arrival time                                                   2.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/ADB0[6]
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.665
  Launch Clock Delay      :  2.354
  Clock Pessimism Removal :  -0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345       1.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.009       2.354         ntclkbufg_1      
 CLMS_138_141/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/CLK

 CLMS_138_141/Q2                   tco                   0.183       2.537 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.209       2.746         u_CORES/u_debug_core_0/ram_radr [3]
 DRM_142_128/ADB0[6]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/ADB0[6]

 Data arrival time                                                   2.746         Logic Levels: 0  
                                                                                   Logic: 0.183ns(46.684%), Route: 0.209ns(53.316%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.139       2.665         ntclkbufg_1      
 DRM_142_128/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 clock pessimism                                        -0.245       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                               0.061       2.481                          

 Data required time                                                  2.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.481                          
 Data arrival time                                                   2.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.626
  Launch Clock Delay      :  2.325
  Clock Pessimism Removal :  -0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345       1.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      0.980       2.325         ntclkbufg_1      
 CLMA_174_140/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_140/Q0                   tco                   0.179       2.504 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.563         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [57]
 CLMA_174_140/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.563         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.100       2.626         ntclkbufg_1      
 CLMA_174_140/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.300       2.326                          
 clock uncertainty                                       0.000       2.326                          

 Hold time                                              -0.029       2.297                          

 Data required time                                                  2.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.297                          
 Data arrival time                                                   2.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.374
  Launch Clock Delay      :  1.358
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.358      26.358         u_CORES/capt_o   
 CLMA_158_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_158_125/Q0                   tco                   0.221      26.579 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.161      26.740         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_158_124/Y3                   td                    0.358      27.098 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.356      27.454         u_CORES/u_debug_core_0/_N1737
 CLMS_150_125/Y0                   td                    0.264      27.718 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.383      28.101         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_138_129/Y1                   td                    0.162      28.263 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_5/gateop_perm/Z
                                   net (fanout=1)        0.072      28.335         u_CORES/u_debug_core_0/u_rd_addr_gen/_N99
 CLMS_138_129/Y0                   td                    0.378      28.713 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.281      28.994         u_CORES/u_debug_core_0/u_rd_addr_gen/_N103
 CLMA_130_128/Y1                   td                    0.162      29.156 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.075      29.231         u_CORES/u_debug_core_0/u_rd_addr_gen/_N334
 CLMA_130_128/A2                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  29.231         Logic Levels: 5  
                                                                                   Logic: 1.545ns(53.777%), Route: 1.328ns(46.223%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345      51.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.029      52.374         ntclkbufg_1      
 CLMA_130_128/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.374                          
 clock uncertainty                                      -0.050      52.324                          

 Setup time                                             -0.299      52.025                          

 Data required time                                                 52.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.025                          
 Data arrival time                                                  29.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.794                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.371
  Launch Clock Delay      :  1.358
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.358      26.358         u_CORES/capt_o   
 CLMA_158_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_158_125/Q0                   tco                   0.221      26.579 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.161      26.740         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_158_124/Y3                   td                    0.358      27.098 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.356      27.454         u_CORES/u_debug_core_0/_N1737
 CLMS_150_125/Y0                   td                    0.264      27.718 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.383      28.101         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_138_129/Y1                   td                    0.162      28.263 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_5/gateop_perm/Z
                                   net (fanout=1)        0.072      28.335         u_CORES/u_debug_core_0/u_rd_addr_gen/_N99
 CLMS_138_129/Y0                   td                    0.378      28.713 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.263      28.976         u_CORES/u_debug_core_0/u_rd_addr_gen/_N103
 CLMS_134_129/Y1                   td                    0.162      29.138 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.072      29.210         u_CORES/u_debug_core_0/u_rd_addr_gen/_N336
 CLMA_134_128/D1                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  29.210         Logic Levels: 5  
                                                                                   Logic: 1.545ns(54.173%), Route: 1.307ns(45.827%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345      51.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.026      52.371         ntclkbufg_1      
 CLMA_134_128/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.371                          
 clock uncertainty                                      -0.050      52.321                          

 Setup time                                             -0.162      52.159                          

 Data required time                                                 52.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.159                          
 Data arrival time                                                  29.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.949                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.976  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.334
  Launch Clock Delay      :  1.358
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.358      26.358         u_CORES/capt_o   
 CLMA_158_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_158_125/Q0                   tco                   0.221      26.579 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.280      26.859         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_150_129/Y1                   td                    0.360      27.219 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=8)        0.396      27.615         u_CORES/u_debug_core_0/_N1573
 CLMA_166_132/Y2                   td                    0.162      27.777 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.207      27.984         u_CORES/u_debug_core_0/_N1582
 CLMA_174_133/Y2                   td                    0.381      28.365 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N403_inv/gateop_perm/Z
                                   net (fanout=6)        0.376      28.741         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N403
 CLMA_174_133/CE                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  28.741         Logic Levels: 3  
                                                                                   Logic: 1.124ns(47.167%), Route: 1.259ns(52.833%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345      51.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      0.989      52.334         ntclkbufg_1      
 CLMA_174_133/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.334                          
 clock uncertainty                                      -0.050      52.284                          

 Setup time                                             -0.476      51.808                          

 Data required time                                                 51.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.808                          
 Data arrival time                                                  28.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.067                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.449  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.655
  Launch Clock Delay      :  1.206
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.206      26.206         u_CORES/capt_o   
 CLMA_158_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_158_125/Y0                   tco                   0.236      26.442 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=9)        0.214      26.656         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_154_129/AD                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  26.656         Logic Levels: 0  
                                                                                   Logic: 0.236ns(52.444%), Route: 0.214ns(47.556%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.129       2.655         ntclkbufg_1      
 CLMS_154_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.655                          
 clock uncertainty                                       0.050       2.705                          

 Hold time                                               0.034       2.739                          

 Data required time                                                  2.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.739                          
 Data arrival time                                                  26.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.449  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.655
  Launch Clock Delay      :  1.206
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.206      26.206         u_CORES/capt_o   
 CLMA_158_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_158_125/Q2                   tco                   0.183      26.389 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=12)       0.284      26.673         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_154_129/CD                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  26.673         Logic Levels: 0  
                                                                                   Logic: 0.183ns(39.186%), Route: 0.284ns(60.814%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.129       2.655         ntclkbufg_1      
 CLMS_154_129/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.655                          
 clock uncertainty                                       0.050       2.705                          

 Hold time                                               0.034       2.739                          

 Data required time                                                  2.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.739                          
 Data arrival time                                                  26.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.934                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.449  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.655
  Launch Clock Delay      :  1.206
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.206      26.206         u_CORES/capt_o   
 CLMA_158_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_158_125/Q0                   tco                   0.182      26.388 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.209      26.597         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_154_128/D1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  26.597         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.547%), Route: 0.209ns(53.453%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.129       2.655         ntclkbufg_1      
 CLMA_154_128/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.655                          
 clock uncertainty                                       0.050       2.705                          

 Hold time                                              -0.083       2.622                          

 Data required time                                                  2.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.622                          
 Data arrival time                                                  26.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.975                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.662  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.206
  Launch Clock Delay      :  2.868
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.727      76.727         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.727 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.141      77.868         ntclkbufg_1      
 CLMS_166_125/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_125/Q0                   tco                   0.221      78.089 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.271      78.360         u_CORES/conf_sel [0]
 CLMA_158_125/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.360         Logic Levels: 0  
                                                                                   Logic: 0.221ns(44.919%), Route: 0.271ns(55.081%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.206     126.206         u_CORES/capt_o   
 CLMA_158_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.206                          
 clock uncertainty                                      -0.050     126.156                          

 Setup time                                             -0.476     125.680                          

 Data required time                                                125.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.680                          
 Data arrival time                                                  78.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.662  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.206
  Launch Clock Delay      :  2.868
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.727      76.727         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.727 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.141      77.868         ntclkbufg_1      
 CLMS_166_125/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_125/Q0                   tco                   0.221      78.089 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.271      78.360         u_CORES/conf_sel [0]
 CLMA_158_125/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.360         Logic Levels: 0  
                                                                                   Logic: 0.221ns(44.919%), Route: 0.271ns(55.081%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.206     126.206         u_CORES/capt_o   
 CLMA_158_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.206                          
 clock uncertainty                                      -0.050     126.156                          

 Setup time                                             -0.476     125.680                          

 Data required time                                                125.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.680                          
 Data arrival time                                                  78.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.662  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.206
  Launch Clock Delay      :  2.868
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.727      76.727         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.727 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.141      77.868         ntclkbufg_1      
 CLMS_166_125/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_125/Q0                   tco                   0.221      78.089 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.271      78.360         u_CORES/conf_sel [0]
 CLMA_158_125/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.360         Logic Levels: 0  
                                                                                   Logic: 0.221ns(44.919%), Route: 0.271ns(55.081%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.206     126.206         u_CORES/capt_o   
 CLMA_158_125/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.206                          
 clock uncertainty                                      -0.050     126.156                          

 Setup time                                             -0.476     125.680                          

 Data required time                                                125.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.680                          
 Data arrival time                                                  78.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.454
  Launch Clock Delay      :  2.575
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556     126.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.019     127.575         ntclkbufg_1      
 CLMA_162_124/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_124/Q2                   tco                   0.200     127.775 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.137     127.912         u_CORES/id_o [4] 
 CLMA_158_124/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 127.912         Logic Levels: 0  
                                                                                   Logic: 0.200ns(59.347%), Route: 0.137ns(40.653%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.454     126.454         u_CORES/capt_o   
 CLMA_158_124/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.454                          
 clock uncertainty                                       0.050     126.504                          

 Hold time                                              -0.011     126.493                          

 Data required time                                                126.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.493                          
 Data arrival time                                                 127.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.454
  Launch Clock Delay      :  2.575
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556     126.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.019     127.575         ntclkbufg_1      
 CLMA_162_124/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_124/Q0                   tco                   0.200     127.775 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.140     127.915         u_CORES/id_o [0] 
 CLMA_158_124/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 127.915         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.824%), Route: 0.140ns(41.176%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.454     126.454         u_CORES/capt_o   
 CLMA_158_124/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.454                          
 clock uncertainty                                       0.050     126.504                          

 Hold time                                              -0.011     126.493                          

 Data required time                                                126.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.493                          
 Data arrival time                                                 127.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.454
  Launch Clock Delay      :  2.575
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556     126.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.019     127.575         ntclkbufg_1      
 CLMA_162_124/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_124/Q3                   tco                   0.201     127.776 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.140     127.916         u_CORES/id_o [3] 
 CLMA_158_124/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 127.916         Logic Levels: 0  
                                                                                   Logic: 0.201ns(58.944%), Route: 0.140ns(41.056%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.454     126.454         u_CORES/capt_o   
 CLMA_158_124/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.454                          
 clock uncertainty                                       0.050     126.504                          

 Hold time                                              -0.011     126.493                          

 Data required time                                                126.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.493                          
 Data arrival time                                                 127.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.278
  Launch Clock Delay      :  2.704
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.124       2.704         ntclkbufg_0      
 CLMA_166_120/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_120/Q0                   tco                   0.221       2.925 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=119)      0.663       3.588         u_CORES/u_debug_core_0/resetn
 CLMA_138_136/RSCO                 td                    0.105       3.693 r       u_CORES/u_debug_core_0/status[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.693         ntR76            
 CLMA_138_140/RSCO                 td                    0.105       3.798 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.798         ntR75            
 CLMA_138_144/RSCO                 td                    0.105       3.903 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       3.903         ntR74            
 CLMA_138_148/RSCO                 td                    0.105       4.008 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.008         ntR73            
 CLMA_138_152/RSCO                 td                    0.105       4.113 r       u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.113         ntR72            
 CLMA_138_156/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.113         Logic Levels: 5  
                                                                                   Logic: 0.746ns(52.945%), Route: 0.663ns(47.055%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      0.992      22.278         ntclkbufg_0      
 CLMA_138_156/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.294      22.572                          
 clock uncertainty                                      -0.050      22.522                          

 Recovery time                                           0.000      22.522                          

 Data required time                                                 22.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.522                          
 Data arrival time                                                   4.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.409                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[10]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.278
  Launch Clock Delay      :  2.704
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.124       2.704         ntclkbufg_0      
 CLMA_166_120/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_120/Q0                   tco                   0.221       2.925 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=119)      0.663       3.588         u_CORES/u_debug_core_0/resetn
 CLMA_138_136/RSCO                 td                    0.105       3.693 r       u_CORES/u_debug_core_0/status[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.693         ntR76            
 CLMA_138_140/RSCO                 td                    0.105       3.798 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.798         ntR75            
 CLMA_138_144/RSCO                 td                    0.105       3.903 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       3.903         ntR74            
 CLMA_138_148/RSCO                 td                    0.105       4.008 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.008         ntR73            
 CLMA_138_152/RSCO                 td                    0.105       4.113 r       u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.113         ntR72            
 CLMA_138_156/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.113         Logic Levels: 5  
                                                                                   Logic: 0.746ns(52.945%), Route: 0.663ns(47.055%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      0.992      22.278         ntclkbufg_0      
 CLMA_138_156/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.294      22.572                          
 clock uncertainty                                      -0.050      22.522                          

 Recovery time                                           0.000      22.522                          

 Data required time                                                 22.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.522                          
 Data arrival time                                                   4.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.409                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.159  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.251
  Launch Clock Delay      :  2.704
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.124       2.704         ntclkbufg_0      
 CLMA_166_120/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_120/Q0                   tco                   0.223       2.927 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=119)      0.353       3.280         u_CORES/u_debug_core_0/resetn
 CLMA_166_132/RSCO                 td                    0.113       3.393 f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.393         ntR28            
 CLMA_166_136/RSCO                 td                    0.113       3.506 f       u_CORES/u_debug_core_0/data_pipe[1][6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.506         ntR27            
 CLMA_166_140/RSCO                 td                    0.113       3.619 f       u_CORES/u_debug_core_0/data_pipe[3][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.619         ntR26            
 CLMA_166_144/RSCO                 td                    0.113       3.732 f       u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.732         ntR25            
 CLMA_166_148/RSCO                 td                    0.113       3.845 f       u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.845         ntR24            
 CLMA_166_152/RSCO                 td                    0.113       3.958 f       u_CORES/u_debug_core_0/data_pipe[1][16]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.958         ntR23            
 CLMA_166_156/RSCO                 td                    0.113       4.071 f       u_CORES/u_debug_core_0/data_pipe[2][22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.071         ntR22            
 CLMA_166_160/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.071         Logic Levels: 7  
                                                                                   Logic: 1.014ns(74.177%), Route: 0.353ns(25.823%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      0.965      22.251         ntclkbufg_0      
 CLMA_166_160/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.294      22.545                          
 clock uncertainty                                      -0.050      22.495                          

 Recovery time                                           0.000      22.495                          

 Data required time                                                 22.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.495                          
 Data arrival time                                                   4.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/rd_flag/opit_0_inv/CLK
Endpoint    : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTB
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.722
  Launch Clock Delay      :  2.282
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      0.996       2.282         ntclkbufg_0      
 CLMA_194_140/CLK                                                          r       u_ram_wr/rd_flag/opit_0_inv/CLK

 CLMA_194_140/Q0                   tco                   0.179       2.461 f       u_ram_wr/rd_flag/opit_0_inv/Q
                                   net (fanout=9)        0.345       2.806         rd_flag          
 DRM_210_128/RSTB[0]                                                       f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTB

 Data arrival time                                                   2.806         Logic Levels: 0  
                                                                                   Logic: 0.179ns(34.160%), Route: 0.345ns(65.840%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.142       2.722         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 clock pessimism                                        -0.358       2.364                          
 clock uncertainty                                       0.000       2.364                          

 Removal time                                            0.008       2.372                          

 Data required time                                                  2.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.372                          
 Data arrival time                                                   2.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.107  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.691
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.004       2.290         ntclkbufg_0      
 CLMA_166_120/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_120/Q0                   tco                   0.182       2.472 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=119)      0.298       2.770         u_CORES/u_debug_core_0/resetn
 CLMA_166_132/RSCO                 td                    0.092       2.862 f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.862         ntR28            
 CLMA_166_136/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.862         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.902%), Route: 0.298ns(52.098%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.111       2.691         ntclkbufg_0      
 CLMA_166_136/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.294       2.397                          
 clock uncertainty                                       0.000       2.397                          

 Removal time                                            0.000       2.397                          

 Data required time                                                  2.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.397                          
 Data arrival time                                                   2.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.465                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.107  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.691
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.004       2.290         ntclkbufg_0      
 CLMA_166_120/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_120/Q0                   tco                   0.182       2.472 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=119)      0.298       2.770         u_CORES/u_debug_core_0/resetn
 CLMA_166_132/RSCO                 td                    0.092       2.862 f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.862         ntR28            
 CLMA_166_136/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.862         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.902%), Route: 0.298ns(52.098%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.111       2.691         ntclkbufg_0      
 CLMA_166_136/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.294       2.397                          
 clock uncertainty                                       0.000       2.397                          

 Removal time                                            0.000       2.397                          

 Data required time                                                  2.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.397                          
 Data arrival time                                                   2.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.465                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.142       2.722         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[0]                tco                   1.815       4.537 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[0]
                                   net (fanout=3)        1.483       6.020         nt_ram_rd_data[0]
 IOL_151_250/DO                    td                    0.106       6.126 f       ram_rd_data_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       6.126         ram_rd_data_obuf[0]/ntO
 IOBD_148_252/PAD                  td                    2.358       8.484 f       ram_rd_data_obuf[0]/opit_0/O
                                   net (fanout=1)        0.056       8.540         ram_rd_data[0]   
 G11                                                                       f       ram_rd_data[0] (port)

 Data arrival time                                                   8.540         Logic Levels: 2  
                                                                                   Logic: 4.279ns(73.548%), Route: 1.539ns(26.452%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.142       2.722         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[3]                tco                   1.815       4.537 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[3]
                                   net (fanout=3)        0.760       5.297         nt_ram_rd_data[3]
 IOL_243_166/DO                    td                    0.106       5.403 f       ram_rd_data_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       5.403         ram_rd_data_obuf[3]/ntO
 IOBS_244_165/PAD                  td                    2.358       7.761 f       ram_rd_data_obuf[3]/opit_0/O
                                   net (fanout=1)        0.045       7.806         ram_rd_data[3]   
 F17                                                                       f       ram_rd_data[3] (port)

 Data arrival time                                                   7.806         Logic Levels: 2  
                                                                                   Logic: 4.279ns(84.166%), Route: 0.805ns(15.834%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=441)      1.142       2.722         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[1]                tco                   1.815       4.537 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[1]
                                   net (fanout=3)        0.743       5.280         nt_ram_rd_data[1]
 IOL_243_161/DO                    td                    0.106       5.386 f       ram_rd_data_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       5.386         ram_rd_data_obuf[1]/ntO
 IOBS_244_160/PAD                  td                    2.358       7.744 f       ram_rd_data_obuf[1]/opit_0/O
                                   net (fanout=1)        0.050       7.794         ram_rd_data[1]   
 H14                                                                       f       ram_rd_data[1] (port)

 Data arrival time                                                   7.794         Logic Levels: 2  
                                                                                   Logic: 4.279ns(84.365%), Route: 0.793ns(15.635%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_wr/ram_wr_en/opit_0_inv/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=15)       1.618       2.985         nt_sys_rst_n     
 CLMA_186_137/RS                                                           r       u_ram_wr/ram_wr_en/opit_0_inv/RS

 Data arrival time                                                   2.985         Logic Levels: 2  
                                                                                   Logic: 1.315ns(44.054%), Route: 1.670ns(55.946%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=15)       1.709       3.076         nt_sys_rst_n     
 CLMA_194_132/RS                                                           r       u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.076         Logic Levels: 2  
                                                                                   Logic: 1.315ns(42.750%), Route: 1.761ns(57.250%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=15)       1.709       3.076         nt_sys_rst_n     
 CLMA_194_132/RS                                                           r       u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.076         Logic Levels: 2  
                                                                                   Logic: 1.315ns(42.750%), Route: 1.761ns(57.250%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_142_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_142_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_142_148/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_142_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_142_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_142_148/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.664      50.000          0.336           High Pulse Width  CLMA_158_125/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_158_125/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           High Pulse Width  CLMA_158_125/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------+
| Type       | File Name                                                      
+------------------------------------------------------------------------------+
| Input      | E:/PDS/ip_2port_ram/prj/place_route/ip_2port_ram_pnr.adf       
| Output     | E:/PDS/ip_2port_ram/prj/report_timing/ip_2port_ram_rtp.adf     
|            | E:/PDS/ip_2port_ram/prj/report_timing/ip_2port_ram.rtr         
|            | E:/PDS/ip_2port_ram/prj/report_timing/rtr.db                   
+------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 837 MB
Total CPU time to report_timing completion : 0h:0m:5s
Process Total CPU time to report_timing completion : 0h:0m:5s
Total real time to report_timing completion : 0h:0m:7s
