Running: /nas/ei/share/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /nas/lrz/home/ge48lin/rcs2_test/tb_clockedround_isim_beh.exe -prj /nas/lrz/home/ge48lin/rcs2_test/tb_clockedround_beh.prj work.tb_clockedround 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/nas/lrz/home/ge48lin/rcs2_test/xorop.vhd" into library work
Parsing VHDL file "/nas/lrz/home/ge48lin/rcs2_test/register_16bit.vhd" into library work
Parsing VHDL file "/nas/lrz/home/ge48lin/rcs2_test/mux4x1.vhd" into library work
Parsing VHDL file "/nas/lrz/home/ge48lin/rcs2_test/mulop.vhd" into library work
Parsing VHDL file "/nas/lrz/home/ge48lin/rcs2_test/addop.vhd" into library work
Parsing VHDL file "/nas/lrz/home/ge48lin/rcs2_test/datapath.vhd" into library work
Parsing VHDL file "/nas/lrz/home/ge48lin/rcs2_test/control.vhd" into library work
Parsing VHDL file "/nas/lrz/home/ge48lin/rcs2_test/clockedround.vhd" into library work
Parsing VHDL file "/nas/lrz/home/ge48lin/rcs2_test/tb_clockedround.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94628 KB
Fuse CPU Usage: 1010 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity control [control_default]
Compiling architecture behavioral of entity mulop [mulop_default]
Compiling architecture behavioral of entity addop [addop_default]
Compiling architecture behavioral of entity register_16bit [register_16bit_default]
Compiling architecture behavioral of entity mux4x1 [mux4x1_default]
Compiling architecture behavioral of entity xorop [xorop_default]
Compiling architecture structural of entity datapath [datapath_default]
Compiling architecture structural of entity clockedround [clockedround_default]
Compiling architecture behavior of entity tb_clockedround
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable /nas/lrz/home/ge48lin/rcs2_test/tb_clockedround_isim_beh.exe
Fuse Memory Usage: 666584 KB
Fuse CPU Usage: 1250 ms
GCC CPU Usage: 850 ms
