<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\FPGA\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf
ML605_FMCint_AD9284.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-10-13, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_ADC = PERIOD &quot;ADCCLK&quot; 4 ns HIGH 50 %;" ScopeName="">TS_ADC = PERIOD TIMEGRP &quot;ADCCLK&quot; 4 ns HIGH 50%;</twConstName><twItemCnt>1590</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>141</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPathRptBanner iPaths="38" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_dco_div/counter_25 (SLICE_X26Y131.B1), 38 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.186</twSlack><twSrc BELType="FF">adc_dco_div/counter_15</twSrc><twDest BELType="FF">adc_dco_div/counter_25</twDest><twTotPathDel>2.755</twTotPathDel><twClkSkew dest = "0.089" src = "0.113">0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_dco_div/counter_15</twSrc><twDest BELType='FF'>adc_dco_div/counter_25</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_dco_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y128.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>adc_dco_div/counter&lt;15&gt;</twComp><twBEL>adc_dco_div/counter_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y127.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>adc_dco_div/counter&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y127.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;3&gt;</twComp><twBEL>adc_dco_div/Mcompar_n0001_lut&lt;3&gt;</twBEL><twBEL>adc_dco_div/Mcompar_n0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y128.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;4&gt;</twComp><twBEL>adc_dco_div/Mcompar_n0001_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y131.B1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>adc_dco_div/counter&lt;27&gt;</twComp><twBEL>adc_dco_div/counter_25_rstpot</twBEL><twBEL>adc_dco_div/counter_25</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>1.823</twRouteDel><twTotDel>2.755</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_dco_clk</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.270</twSlack><twSrc BELType="FF">adc_dco_div/counter_8</twSrc><twDest BELType="FF">adc_dco_div/counter_25</twDest><twTotPathDel>2.670</twTotPathDel><twClkSkew dest = "0.089" src = "0.114">0.025</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_dco_div/counter_8</twSrc><twDest BELType='FF'>adc_dco_div/counter_25</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_dco_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y127.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>adc_dco_div/counter&lt;11&gt;</twComp><twBEL>adc_dco_div/counter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y127.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>adc_dco_div/counter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y127.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;3&gt;</twComp><twBEL>adc_dco_div/Mcompar_n0001_lut&lt;1&gt;</twBEL><twBEL>adc_dco_div/Mcompar_n0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y128.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;4&gt;</twComp><twBEL>adc_dco_div/Mcompar_n0001_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y131.B1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>adc_dco_div/counter&lt;27&gt;</twComp><twBEL>adc_dco_div/counter_25_rstpot</twBEL><twBEL>adc_dco_div/counter_25</twBEL></twPathDel><twLogDel>1.061</twLogDel><twRouteDel>1.609</twRouteDel><twTotDel>2.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_dco_clk</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.299</twSlack><twSrc BELType="FF">adc_dco_div/counter_4</twSrc><twDest BELType="FF">adc_dco_div/counter_25</twDest><twTotPathDel>2.607</twTotPathDel><twClkSkew dest = "0.742" src = "0.801">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_dco_div/counter_4</twSrc><twDest BELType='FF'>adc_dco_div/counter_25</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X25Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_dco_clk</twSrcClk><twPathDel><twSite>SLICE_X25Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>adc_dco_div/counter&lt;7&gt;</twComp><twBEL>adc_dco_div/counter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y127.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>adc_dco_div/counter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y127.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;3&gt;</twComp><twBEL>adc_dco_div/Mcompar_n0001_lut&lt;0&gt;</twBEL><twBEL>adc_dco_div/Mcompar_n0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y128.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;4&gt;</twComp><twBEL>adc_dco_div/Mcompar_n0001_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y131.B1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>adc_dco_div/counter&lt;27&gt;</twComp><twBEL>adc_dco_div/counter_25_rstpot</twBEL><twBEL>adc_dco_div/counter_25</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>1.585</twRouteDel><twTotDel>2.607</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_dco_clk</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="38" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_dco_div/counter_23 (SLICE_X25Y131.D1), 38 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.239</twSlack><twSrc BELType="FF">adc_dco_div/counter_15</twSrc><twDest BELType="FF">adc_dco_div/counter_23</twDest><twTotPathDel>2.652</twTotPathDel><twClkSkew dest = "0.734" src = "0.808">0.074</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_dco_div/counter_15</twSrc><twDest BELType='FF'>adc_dco_div/counter_23</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_dco_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y128.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>adc_dco_div/counter&lt;15&gt;</twComp><twBEL>adc_dco_div/counter_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y127.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>adc_dco_div/counter&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y127.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;3&gt;</twComp><twBEL>adc_dco_div/Mcompar_n0001_lut&lt;3&gt;</twBEL><twBEL>adc_dco_div/Mcompar_n0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y128.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;4&gt;</twComp><twBEL>adc_dco_div/Mcompar_n0001_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y131.D1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>adc_dco_div/counter&lt;23&gt;</twComp><twBEL>adc_dco_div/counter_23_rstpot</twBEL><twBEL>adc_dco_div/counter_23</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>1.678</twRouteDel><twTotDel>2.652</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_dco_clk</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.323</twSlack><twSrc BELType="FF">adc_dco_div/counter_8</twSrc><twDest BELType="FF">adc_dco_div/counter_23</twDest><twTotPathDel>2.567</twTotPathDel><twClkSkew dest = "0.734" src = "0.809">0.075</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_dco_div/counter_8</twSrc><twDest BELType='FF'>adc_dco_div/counter_23</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_dco_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y127.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>adc_dco_div/counter&lt;11&gt;</twComp><twBEL>adc_dco_div/counter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y127.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>adc_dco_div/counter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y127.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;3&gt;</twComp><twBEL>adc_dco_div/Mcompar_n0001_lut&lt;1&gt;</twBEL><twBEL>adc_dco_div/Mcompar_n0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y128.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;4&gt;</twComp><twBEL>adc_dco_div/Mcompar_n0001_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y131.D1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>adc_dco_div/counter&lt;23&gt;</twComp><twBEL>adc_dco_div/counter_23_rstpot</twBEL><twBEL>adc_dco_div/counter_23</twBEL></twPathDel><twLogDel>1.103</twLogDel><twRouteDel>1.464</twRouteDel><twTotDel>2.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_dco_clk</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.357</twSlack><twSrc BELType="FF">adc_dco_div/counter_8</twSrc><twDest BELType="FF">adc_dco_div/counter_23</twDest><twTotPathDel>2.533</twTotPathDel><twClkSkew dest = "0.734" src = "0.809">0.075</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_dco_div/counter_8</twSrc><twDest BELType='FF'>adc_dco_div/counter_23</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_dco_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y127.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>adc_dco_div/counter&lt;11&gt;</twComp><twBEL>adc_dco_div/counter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y127.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>adc_dco_div/counter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y127.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;3&gt;</twComp><twBEL>adc_dco_div/Mcompar_n0001_lutdi</twBEL><twBEL>adc_dco_div/Mcompar_n0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y128.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;4&gt;</twComp><twBEL>adc_dco_div/Mcompar_n0001_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y131.D1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>adc_dco_div/Mcompar_n0001_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>adc_dco_div/counter&lt;23&gt;</twComp><twBEL>adc_dco_div/counter_23_rstpot</twBEL><twBEL>adc_dco_div/counter_23</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>1.464</twRouteDel><twTotDel>2.533</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_dco_clk</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_dco_div/counter_27 (SLICE_X26Y131.D1), 28 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.289</twSlack><twSrc BELType="FF">adc_dco_div/counter_5</twSrc><twDest BELType="FF">adc_dco_div/counter_27</twDest><twTotPathDel>2.617</twTotPathDel><twClkSkew dest = "0.742" src = "0.801">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_dco_div/counter_5</twSrc><twDest BELType='FF'>adc_dco_div/counter_27</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_dco_clk</twSrcClk><twPathDel><twSite>SLICE_X25Y126.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>adc_dco_div/counter&lt;7&gt;</twComp><twBEL>adc_dco_div/counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>adc_dco_div/counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y126.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;7&gt;</twComp><twBEL>adc_dco_div/counter&lt;5&gt;_rt</twBEL><twBEL>adc_dco_div/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y127.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y127.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;11&gt;</twComp><twBEL>adc_dco_div/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y128.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;15&gt;</twComp><twBEL>adc_dco_div/Mcount_counter_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y129.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;19&gt;</twComp><twBEL>adc_dco_div/Mcount_counter_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y130.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;23&gt;</twComp><twBEL>adc_dco_div/Mcount_counter_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y131.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>Result&lt;27&gt;</twComp><twBEL>adc_dco_div/Mcount_counter_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y131.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>Result&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>adc_dco_div/counter&lt;27&gt;</twComp><twBEL>adc_dco_div/counter_27_rstpot</twBEL><twBEL>adc_dco_div/counter_27</twBEL></twPathDel><twLogDel>1.399</twLogDel><twRouteDel>1.218</twRouteDel><twTotDel>2.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_dco_clk</twDestClk><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.352</twSlack><twSrc BELType="FF">adc_dco_div/counter_16</twSrc><twDest BELType="FF">adc_dco_div/counter_27</twDest><twTotPathDel>2.590</twTotPathDel><twClkSkew dest = "0.089" src = "0.112">0.023</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_dco_div/counter_16</twSrc><twDest BELType='FF'>adc_dco_div/counter_27</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_dco_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>adc_dco_div/counter&lt;19&gt;</twComp><twBEL>adc_dco_div/counter_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y129.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>adc_dco_div/counter&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y129.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;19&gt;</twComp><twBEL>adc_dco_div/counter&lt;16&gt;_rt</twBEL><twBEL>adc_dco_div/Mcount_counter_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y130.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;23&gt;</twComp><twBEL>adc_dco_div/Mcount_counter_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y131.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>Result&lt;27&gt;</twComp><twBEL>adc_dco_div/Mcount_counter_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y131.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>Result&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>adc_dco_div/counter&lt;27&gt;</twComp><twBEL>adc_dco_div/counter_27_rstpot</twBEL><twBEL>adc_dco_div/counter_27</twBEL></twPathDel><twLogDel>1.169</twLogDel><twRouteDel>1.421</twRouteDel><twTotDel>2.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_dco_clk</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.407</twSlack><twSrc BELType="FF">adc_dco_div/counter_0</twSrc><twDest BELType="FF">adc_dco_div/counter_27</twDest><twTotPathDel>2.498</twTotPathDel><twClkSkew dest = "0.742" src = "0.802">0.060</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_dco_div/counter_0</twSrc><twDest BELType='FF'>adc_dco_div/counter_27</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X25Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_dco_clk</twSrcClk><twPathDel><twSite>SLICE_X25Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>adc_dco_div/counter&lt;3&gt;</twComp><twBEL>adc_dco_div/counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>adc_dco_div/counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y125.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;3&gt;</twComp><twBEL>adc_dco_div/Mcount_counter_lut&lt;0&gt;_INV_0</twBEL><twBEL>adc_dco_div/Mcount_counter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y126.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y126.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;7&gt;</twComp><twBEL>adc_dco_div/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y127.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y127.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;11&gt;</twComp><twBEL>adc_dco_div/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y128.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;15&gt;</twComp><twBEL>adc_dco_div/Mcount_counter_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y129.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;19&gt;</twComp><twBEL>adc_dco_div/Mcount_counter_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y130.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;23&gt;</twComp><twBEL>adc_dco_div/Mcount_counter_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_dco_div/Mcount_counter_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y131.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>Result&lt;27&gt;</twComp><twBEL>adc_dco_div/Mcount_counter_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y131.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>Result&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>adc_dco_div/counter&lt;27&gt;</twComp><twBEL>adc_dco_div/counter_27_rstpot</twBEL><twBEL>adc_dco_div/counter_27</twBEL></twPathDel><twLogDel>1.481</twLogDel><twRouteDel>1.017</twRouteDel><twTotDel>2.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_dco_clk</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ADC = PERIOD TIMEGRP &quot;ADCCLK&quot; 4 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_dco_div/counter_21 (SLICE_X25Y131.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.140</twSlack><twSrc BELType="FF">adc_dco_div/counter_27</twSrc><twDest BELType="FF">adc_dco_div/counter_21</twDest><twTotPathDel>0.172</twTotPathDel><twClkSkew dest = "0.362" src = "0.330">-0.032</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>adc_dco_div/counter_27</twSrc><twDest BELType='FF'>adc_dco_div/counter_21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">adc_dco_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>adc_dco_div/counter&lt;27&gt;</twComp><twBEL>adc_dco_div/counter_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y131.B6</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>adc_dco_div/counter&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y131.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>adc_dco_div/counter&lt;23&gt;</twComp><twBEL>adc_dco_div/counter_21_rstpot</twBEL><twBEL>adc_dco_div/counter_21</twBEL></twPathDel><twLogDel>0.058</twLogDel><twRouteDel>0.114</twRouteDel><twTotDel>0.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_dco_clk</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_dco_div/counter_26 (SLICE_X26Y131.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.146</twSlack><twSrc BELType="FF">adc_dco_div/counter_26</twSrc><twDest BELType="FF">adc_dco_div/counter_26</twDest><twTotPathDel>0.146</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>adc_dco_div/counter_26</twSrc><twDest BELType='FF'>adc_dco_div/counter_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">adc_dco_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>adc_dco_div/counter&lt;27&gt;</twComp><twBEL>adc_dco_div/counter_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y131.C5</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twFalling">0.107</twDelInfo><twComp>adc_dco_div/counter&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y131.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>adc_dco_div/counter&lt;27&gt;</twComp><twBEL>adc_dco_div/counter_26_rstpot</twBEL><twBEL>adc_dco_div/counter_26</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.107</twRouteDel><twTotDel>0.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_dco_clk</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_dco_div/counter_23 (SLICE_X25Y131.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.147</twSlack><twSrc BELType="FF">adc_dco_div/counter_25</twSrc><twDest BELType="FF">adc_dco_div/counter_23</twDest><twTotPathDel>0.179</twTotPathDel><twClkSkew dest = "0.362" src = "0.330">-0.032</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>adc_dco_div/counter_25</twSrc><twDest BELType='FF'>adc_dco_div/counter_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">adc_dco_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y131.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>adc_dco_div/counter&lt;27&gt;</twComp><twBEL>adc_dco_div/counter_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y131.D6</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>adc_dco_div/counter&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y131.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>adc_dco_div/counter&lt;23&gt;</twComp><twBEL>adc_dco_div/counter_23_rstpot</twBEL><twBEL>adc_dco_div/counter_23</twBEL></twPathDel><twLogDel>0.058</twLogDel><twRouteDel>0.121</twRouteDel><twTotDel>0.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_dco_clk</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_ADC = PERIOD TIMEGRP &quot;ADCCLK&quot; 4 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tbrper_I" slack="0.668" period="4.000" constraintValue="4.000" deviceLimit="3.332" freqLimit="300.120" physResource="adc_dco_bufr/I" logResource="adc_dco_bufr/I" locationPin="BUFR_X0Y9.I" clockNet="adc_dco_ibuf_s"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tickper" slack="2.592" period="4.000" constraintValue="4.000" deviceLimit="1.408" freqLimit="710.227" physResource="leds_0_OBUF/CLK" logResource="adc_input[0].i_data_ddr/CK" locationPin="ILOGIC_X0Y173.CLK" clockNet="adc_dco_clk"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tickper" slack="2.592" period="4.000" constraintValue="4.000" deviceLimit="1.408" freqLimit="710.227" physResource="leds_0_OBUF/CLKB" logResource="adc_input[0].i_data_ddr/CKB" locationPin="ILOGIC_X0Y173.CLKB" clockNet="adc_dco_clk"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_SystemClock&quot; = PERIOD &quot;PIN_SystemClock_200MHz&quot; 200 MHz HIGH 50 %;" ScopeName="">TS_SystemClock = PERIOD TIMEGRP &quot;PIN_SystemClock_200MHz&quot; 200 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_SystemClock = PERIOD TIMEGRP &quot;PIN_SystemClock_200MHz&quot; 200 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="MAIN_200_CLK_MMCM/CLKIN1" logResource="MAIN_200_CLK_MMCM/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="clock200"/><twPinLimit anchorID="37" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="MAIN_200_CLK_MMCM/CLKIN1" logResource="MAIN_200_CLK_MMCM/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="clock200"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="2.572" period="4.000" constraintValue="4.000" deviceLimit="1.428" freqLimit="700.280" physResource="MAIN_200_CLK_MMCM/CLKOUT0" logResource="MAIN_200_CLK_MMCM/CLKOUT0" locationPin="MMCM_ADV_X0Y0.CLKOUT0" clockNet="adc_clock_out2"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_SystemClock&quot; = PERIOD &quot;PIN_SystemClock_200MHz&quot; 200 MHz HIGH 50 %;" ScopeName="">TS_adc_clock_out2 = PERIOD TIMEGRP &quot;adc_clock_out2&quot; TS_SystemClock * 1.25 HIGH         50%;</twConstName><twItemCnt>1646</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>123</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.980</twMinPer></twConstHead><twPathRptBanner iPaths="43" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_clock_div/counter_0 (SLICE_X41Y72.SR), 43 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.020</twSlack><twSrc BELType="FF">adc_clock_div/counter_11</twSrc><twDest BELType="FF">adc_clock_div/counter_0</twDest><twTotPathDel>2.899</twTotPathDel><twClkSkew dest = "0.093" src = "0.115">0.022</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.093" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_clock_div/counter_11</twSrc><twDest BELType='FF'>adc_clock_div/counter_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_clock_out2_BUFG</twSrcClk><twPathDel><twSite>SLICE_X41Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>adc_clock_div/counter&lt;11&gt;</twComp><twBEL>adc_clock_div/counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>adc_clock_div/counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twComp><twBEL>adc_clock_div/Mcompar_n0001_lut&lt;2&gt;</twBEL><twBEL>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twComp><twBEL>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y72.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>adc_clock_div/counter&lt;3&gt;</twComp><twBEL>adc_clock_div/counter_0</twBEL></twPathDel><twLogDel>1.411</twLogDel><twRouteDel>1.488</twRouteDel><twTotDel>2.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_clock_out2_BUFG</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.070</twSlack><twSrc BELType="FF">adc_clock_div/counter_11</twSrc><twDest BELType="FF">adc_clock_div/counter_0</twDest><twTotPathDel>2.849</twTotPathDel><twClkSkew dest = "0.093" src = "0.115">0.022</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.093" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_clock_div/counter_11</twSrc><twDest BELType='FF'>adc_clock_div/counter_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_clock_out2_BUFG</twSrcClk><twPathDel><twSite>SLICE_X41Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>adc_clock_div/counter&lt;11&gt;</twComp><twBEL>adc_clock_div/counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>adc_clock_div/counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twComp><twBEL>adc_clock_div/Mcompar_n0001_lutdi1</twBEL><twBEL>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twComp><twBEL>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y72.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>adc_clock_div/counter&lt;3&gt;</twComp><twBEL>adc_clock_div/counter_0</twBEL></twPathDel><twLogDel>1.361</twLogDel><twRouteDel>1.488</twRouteDel><twTotDel>2.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_clock_out2_BUFG</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.086</twSlack><twSrc BELType="FF">adc_clock_div/counter_2</twSrc><twDest BELType="FF">adc_clock_div/counter_0</twDest><twTotPathDel>2.855</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.093" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_clock_div/counter_2</twSrc><twDest BELType='FF'>adc_clock_div/counter_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_clock_out2_BUFG</twSrcClk><twPathDel><twSite>SLICE_X41Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>adc_clock_div/counter&lt;3&gt;</twComp><twBEL>adc_clock_div/counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>adc_clock_div/counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twComp><twBEL>adc_clock_div/Mcompar_n0001_lut&lt;0&gt;</twBEL><twBEL>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twComp><twBEL>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y72.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>adc_clock_div/counter&lt;3&gt;</twComp><twBEL>adc_clock_div/counter_0</twBEL></twPathDel><twLogDel>1.481</twLogDel><twRouteDel>1.374</twRouteDel><twTotDel>2.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_clock_out2_BUFG</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="43" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_clock_div/counter_1 (SLICE_X41Y72.SR), 43 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.020</twSlack><twSrc BELType="FF">adc_clock_div/counter_11</twSrc><twDest BELType="FF">adc_clock_div/counter_1</twDest><twTotPathDel>2.899</twTotPathDel><twClkSkew dest = "0.093" src = "0.115">0.022</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.093" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_clock_div/counter_11</twSrc><twDest BELType='FF'>adc_clock_div/counter_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_clock_out2_BUFG</twSrcClk><twPathDel><twSite>SLICE_X41Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>adc_clock_div/counter&lt;11&gt;</twComp><twBEL>adc_clock_div/counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>adc_clock_div/counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twComp><twBEL>adc_clock_div/Mcompar_n0001_lut&lt;2&gt;</twBEL><twBEL>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twComp><twBEL>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y72.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>adc_clock_div/counter&lt;3&gt;</twComp><twBEL>adc_clock_div/counter_1</twBEL></twPathDel><twLogDel>1.411</twLogDel><twRouteDel>1.488</twRouteDel><twTotDel>2.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_clock_out2_BUFG</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.070</twSlack><twSrc BELType="FF">adc_clock_div/counter_11</twSrc><twDest BELType="FF">adc_clock_div/counter_1</twDest><twTotPathDel>2.849</twTotPathDel><twClkSkew dest = "0.093" src = "0.115">0.022</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.093" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_clock_div/counter_11</twSrc><twDest BELType='FF'>adc_clock_div/counter_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_clock_out2_BUFG</twSrcClk><twPathDel><twSite>SLICE_X41Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>adc_clock_div/counter&lt;11&gt;</twComp><twBEL>adc_clock_div/counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>adc_clock_div/counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twComp><twBEL>adc_clock_div/Mcompar_n0001_lutdi1</twBEL><twBEL>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twComp><twBEL>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y72.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>adc_clock_div/counter&lt;3&gt;</twComp><twBEL>adc_clock_div/counter_1</twBEL></twPathDel><twLogDel>1.361</twLogDel><twRouteDel>1.488</twRouteDel><twTotDel>2.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_clock_out2_BUFG</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.086</twSlack><twSrc BELType="FF">adc_clock_div/counter_2</twSrc><twDest BELType="FF">adc_clock_div/counter_1</twDest><twTotPathDel>2.855</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.093" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_clock_div/counter_2</twSrc><twDest BELType='FF'>adc_clock_div/counter_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_clock_out2_BUFG</twSrcClk><twPathDel><twSite>SLICE_X41Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>adc_clock_div/counter&lt;3&gt;</twComp><twBEL>adc_clock_div/counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>adc_clock_div/counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twComp><twBEL>adc_clock_div/Mcompar_n0001_lut&lt;0&gt;</twBEL><twBEL>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twComp><twBEL>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y72.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>adc_clock_div/counter&lt;3&gt;</twComp><twBEL>adc_clock_div/counter_1</twBEL></twPathDel><twLogDel>1.481</twLogDel><twRouteDel>1.374</twRouteDel><twTotDel>2.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_clock_out2_BUFG</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="43" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_clock_div/counter_2 (SLICE_X41Y72.SR), 43 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.020</twSlack><twSrc BELType="FF">adc_clock_div/counter_11</twSrc><twDest BELType="FF">adc_clock_div/counter_2</twDest><twTotPathDel>2.899</twTotPathDel><twClkSkew dest = "0.093" src = "0.115">0.022</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.093" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_clock_div/counter_11</twSrc><twDest BELType='FF'>adc_clock_div/counter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_clock_out2_BUFG</twSrcClk><twPathDel><twSite>SLICE_X41Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>adc_clock_div/counter&lt;11&gt;</twComp><twBEL>adc_clock_div/counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>adc_clock_div/counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twComp><twBEL>adc_clock_div/Mcompar_n0001_lut&lt;2&gt;</twBEL><twBEL>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twComp><twBEL>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y72.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>adc_clock_div/counter&lt;3&gt;</twComp><twBEL>adc_clock_div/counter_2</twBEL></twPathDel><twLogDel>1.411</twLogDel><twRouteDel>1.488</twRouteDel><twTotDel>2.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_clock_out2_BUFG</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.070</twSlack><twSrc BELType="FF">adc_clock_div/counter_11</twSrc><twDest BELType="FF">adc_clock_div/counter_2</twDest><twTotPathDel>2.849</twTotPathDel><twClkSkew dest = "0.093" src = "0.115">0.022</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.093" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_clock_div/counter_11</twSrc><twDest BELType='FF'>adc_clock_div/counter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_clock_out2_BUFG</twSrcClk><twPathDel><twSite>SLICE_X41Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>adc_clock_div/counter&lt;11&gt;</twComp><twBEL>adc_clock_div/counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>adc_clock_div/counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twComp><twBEL>adc_clock_div/Mcompar_n0001_lutdi1</twBEL><twBEL>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twComp><twBEL>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y72.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>adc_clock_div/counter&lt;3&gt;</twComp><twBEL>adc_clock_div/counter_2</twBEL></twPathDel><twLogDel>1.361</twLogDel><twRouteDel>1.488</twRouteDel><twTotDel>2.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_clock_out2_BUFG</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.086</twSlack><twSrc BELType="FF">adc_clock_div/counter_2</twSrc><twDest BELType="FF">adc_clock_div/counter_2</twDest><twTotPathDel>2.855</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.093" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_clock_div/counter_2</twSrc><twDest BELType='FF'>adc_clock_div/counter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_clock_out2_BUFG</twSrcClk><twPathDel><twSite>SLICE_X41Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>adc_clock_div/counter&lt;3&gt;</twComp><twBEL>adc_clock_div/counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>adc_clock_div/counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twComp><twBEL>adc_clock_div/Mcompar_n0001_lut&lt;0&gt;</twBEL><twBEL>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twComp><twBEL>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>adc_clock_div/Mcompar_n0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y72.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>adc_clock_div/counter&lt;3&gt;</twComp><twBEL>adc_clock_div/counter_2</twBEL></twPathDel><twLogDel>1.481</twLogDel><twRouteDel>1.374</twRouteDel><twTotDel>2.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_clock_out2_BUFG</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_adc_clock_out2 = PERIOD TIMEGRP &quot;adc_clock_out2&quot; TS_SystemClock * 1.25 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_clock_div/counter_0 (SLICE_X41Y72.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.147</twSlack><twSrc BELType="FF">adc_clock_div/counter_0</twSrc><twDest BELType="FF">adc_clock_div/counter_0</twDest><twTotPathDel>0.147</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>adc_clock_div/counter_0</twSrc><twDest BELType='FF'>adc_clock_div/counter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">adc_clock_out2_BUFG</twSrcClk><twPathDel><twSite>SLICE_X41Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>adc_clock_div/counter&lt;3&gt;</twComp><twBEL>adc_clock_div/counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>adc_clock_div/counter&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y72.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.017</twDelInfo><twComp>adc_clock_div/counter&lt;3&gt;</twComp><twBEL>adc_clock_div/Mcount_counter_lut&lt;0&gt;_INV_0</twBEL><twBEL>adc_clock_div/Mcount_counter_cy&lt;3&gt;</twBEL><twBEL>adc_clock_div/counter_0</twBEL></twPathDel><twLogDel>0.081</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_clock_out2_BUFG</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_clock_div/counter_4 (SLICE_X41Y73.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.147</twSlack><twSrc BELType="FF">adc_clock_div/counter_4</twSrc><twDest BELType="FF">adc_clock_div/counter_4</twDest><twTotPathDel>0.147</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>adc_clock_div/counter_4</twSrc><twDest BELType='FF'>adc_clock_div/counter_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">adc_clock_out2_BUFG</twSrcClk><twPathDel><twSite>SLICE_X41Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>adc_clock_div/counter&lt;7&gt;</twComp><twBEL>adc_clock_div/counter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>adc_clock_div/counter&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.017</twDelInfo><twComp>adc_clock_div/counter&lt;7&gt;</twComp><twBEL>adc_clock_div/counter&lt;4&gt;_rt</twBEL><twBEL>adc_clock_div/Mcount_counter_cy&lt;7&gt;</twBEL><twBEL>adc_clock_div/counter_4</twBEL></twPathDel><twLogDel>0.081</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_clock_out2_BUFG</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_clock_div/counter_2 (SLICE_X41Y72.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.151</twSlack><twSrc BELType="FF">adc_clock_div/counter_2</twSrc><twDest BELType="FF">adc_clock_div/counter_2</twDest><twTotPathDel>0.151</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>adc_clock_div/counter_2</twSrc><twDest BELType='FF'>adc_clock_div/counter_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">adc_clock_out2_BUFG</twSrcClk><twPathDel><twSite>SLICE_X41Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>adc_clock_div/counter&lt;3&gt;</twComp><twBEL>adc_clock_div/counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y72.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>adc_clock_div/counter&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y72.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.013</twDelInfo><twComp>adc_clock_div/counter&lt;3&gt;</twComp><twBEL>adc_clock_div/counter&lt;2&gt;_rt</twBEL><twBEL>adc_clock_div/Mcount_counter_cy&lt;3&gt;</twBEL><twBEL>adc_clock_div/counter_2</twBEL></twPathDel><twLogDel>0.085</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">adc_clock_out2_BUFG</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_clock_out2 = PERIOD TIMEGRP &quot;adc_clock_out2&quot; TS_SystemClock * 1.25 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tbcper_I" slack="2.571" period="4.000" constraintValue="4.000" deviceLimit="1.429" freqLimit="699.790" physResource="adc_clock_out2_BUFG/I0" logResource="adc_clock_out2_BUFG/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="adc_clock_out2"/><twPinLimit anchorID="66" type="MINLOWPULSE" name="Tcl" slack="3.272" period="4.000" constraintValue="2.000" deviceLimit="0.364" physResource="adc_clock_div/counter&lt;3&gt;/CLK" logResource="adc_clock_div/counter_0/CK" locationPin="SLICE_X41Y72.CLK" clockNet="adc_clock_out2_BUFG"/><twPinLimit anchorID="67" type="MINHIGHPULSE" name="Tch" slack="3.272" period="4.000" constraintValue="2.000" deviceLimit="0.364" physResource="adc_clock_div/counter&lt;3&gt;/CLK" logResource="adc_clock_div/counter_0/CK" locationPin="SLICE_X41Y72.CLK" clockNet="adc_clock_out2_BUFG"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="68"><twConstRollup name="TS_SystemClock" fullName="TS_SystemClock = PERIOD TIMEGRP &quot;PIN_SystemClock_200MHz&quot; 200 MHz HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="3.725" errors="0" errorRollup="0" items="0" itemsRollup="1646"/><twConstRollup name="TS_adc_clock_out2" fullName="TS_adc_clock_out2 = PERIOD TIMEGRP &quot;adc_clock_out2&quot; TS_SystemClock * 1.25 HIGH         50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="2.980" actualRollup="N/A" errors="0" errorRollup="0" items="1646" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="26"><twClk2SUList anchorID="71" twDestWidth="26"><twDest>ML605_SystemClock_200MHz_n</twDest><twClk2SU><twSrc>ML605_SystemClock_200MHz_n</twSrc><twRiseRise>2.980</twRiseRise></twClk2SU><twClk2SU><twSrc>ML605_SystemClock_200MHz_p</twSrc><twRiseRise>2.980</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="72" twDestWidth="26"><twDest>ML605_SystemClock_200MHz_p</twDest><twClk2SU><twSrc>ML605_SystemClock_200MHz_n</twSrc><twRiseRise>2.980</twRiseRise></twClk2SU><twClk2SU><twSrc>ML605_SystemClock_200MHz_p</twSrc><twRiseRise>2.980</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="73" twDestWidth="12"><twDest>adc_dco_in_n</twDest><twClk2SU><twSrc>adc_dco_in_n</twSrc><twRiseRise>2.814</twRiseRise></twClk2SU><twClk2SU><twSrc>adc_dco_in_p</twSrc><twRiseRise>2.814</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="74" twDestWidth="12"><twDest>adc_dco_in_p</twDest><twClk2SU><twSrc>adc_dco_in_n</twSrc><twRiseRise>2.814</twRiseRise></twClk2SU><twClk2SU><twSrc>adc_dco_in_p</twSrc><twRiseRise>2.814</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="75"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>3236</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>343</twConnCnt></twConstCov><twStats anchorID="76"><twMinPer>3.332</twMinPer><twFootnote number="1" /><twMaxFreq>300.120</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Jan 11 13:10:39 2021 </twTimestamp></twFoot><twClientInfo anchorID="77"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 664 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
