{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649912828338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649912828339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 14 10:37:08 2022 " "Processing started: Thu Apr 14 10:37:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649912828339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912828339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_Microprocessor -c RISC_Microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_Microprocessor -c RISC_Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912828339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649912828607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649912828608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649912837964 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649912837964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912837964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649912837966 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649912837966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912837966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_16-behavioural " "Found design unit 1: alu_16-behavioural" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649912837968 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_16 " "Found entity 1: alu_16" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649912837968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912837968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649912837997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_16 alu_16:add_instance " "Elaborating entity \"alu_16\" for hierarchy \"alu_16:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/DUT.vhdl" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649912837999 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.vhdl(74) " "VHDL Process Statement warning at alu.vhdl(74): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649912838000 "|DUT|alu_16:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "control_out alu.vhdl(74) " "VHDL Process Statement warning at alu.vhdl(74): inferring latch(es) for signal or variable \"control_out\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649912838000 "|DUT|alu_16:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[0\] alu.vhdl(74) " "Inferred latch for \"control_out\[0\]\" at alu.vhdl(74)" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838000 "|DUT|alu_16:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[1\] alu.vhdl(74) " "Inferred latch for \"control_out\[1\]\" at alu.vhdl(74)" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838000 "|DUT|alu_16:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] alu.vhdl(74) " "Inferred latch for \"C\[0\]\" at alu.vhdl(74)" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838000 "|DUT|alu_16:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] alu.vhdl(74) " "Inferred latch for \"C\[1\]\" at alu.vhdl(74)" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838000 "|DUT|alu_16:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] alu.vhdl(74) " "Inferred latch for \"C\[2\]\" at alu.vhdl(74)" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838000 "|DUT|alu_16:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] alu.vhdl(74) " "Inferred latch for \"C\[3\]\" at alu.vhdl(74)" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838000 "|DUT|alu_16:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] alu.vhdl(74) " "Inferred latch for \"C\[4\]\" at alu.vhdl(74)" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838000 "|DUT|alu_16:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] alu.vhdl(74) " "Inferred latch for \"C\[5\]\" at alu.vhdl(74)" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838000 "|DUT|alu_16:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] alu.vhdl(74) " "Inferred latch for \"C\[6\]\" at alu.vhdl(74)" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838001 "|DUT|alu_16:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] alu.vhdl(74) " "Inferred latch for \"C\[7\]\" at alu.vhdl(74)" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838001 "|DUT|alu_16:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] alu.vhdl(74) " "Inferred latch for \"C\[8\]\" at alu.vhdl(74)" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838001 "|DUT|alu_16:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] alu.vhdl(74) " "Inferred latch for \"C\[9\]\" at alu.vhdl(74)" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838001 "|DUT|alu_16:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] alu.vhdl(74) " "Inferred latch for \"C\[10\]\" at alu.vhdl(74)" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838001 "|DUT|alu_16:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] alu.vhdl(74) " "Inferred latch for \"C\[11\]\" at alu.vhdl(74)" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838001 "|DUT|alu_16:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] alu.vhdl(74) " "Inferred latch for \"C\[12\]\" at alu.vhdl(74)" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838001 "|DUT|alu_16:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] alu.vhdl(74) " "Inferred latch for \"C\[13\]\" at alu.vhdl(74)" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838001 "|DUT|alu_16:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] alu.vhdl(74) " "Inferred latch for \"C\[14\]\" at alu.vhdl(74)" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838001 "|DUT|alu_16:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] alu.vhdl(74) " "Inferred latch for \"C\[15\]\" at alu.vhdl(74)" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838001 "|DUT|alu_16:add_instance"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_16:add_instance\|C\[12\] " "LATCH primitive \"alu_16:add_instance\|C\[12\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649912838058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_16:add_instance\|C\[11\] " "LATCH primitive \"alu_16:add_instance\|C\[11\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649912838058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_16:add_instance\|C\[10\] " "LATCH primitive \"alu_16:add_instance\|C\[10\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649912838058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_16:add_instance\|C\[9\] " "LATCH primitive \"alu_16:add_instance\|C\[9\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649912838058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_16:add_instance\|C\[8\] " "LATCH primitive \"alu_16:add_instance\|C\[8\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649912838058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_16:add_instance\|C\[7\] " "LATCH primitive \"alu_16:add_instance\|C\[7\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649912838058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_16:add_instance\|C\[6\] " "LATCH primitive \"alu_16:add_instance\|C\[6\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649912838058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_16:add_instance\|C\[5\] " "LATCH primitive \"alu_16:add_instance\|C\[5\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649912838058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_16:add_instance\|C\[4\] " "LATCH primitive \"alu_16:add_instance\|C\[4\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649912838058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_16:add_instance\|C\[3\] " "LATCH primitive \"alu_16:add_instance\|C\[3\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649912838058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_16:add_instance\|C\[2\] " "LATCH primitive \"alu_16:add_instance\|C\[2\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649912838058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_16:add_instance\|C\[1\] " "LATCH primitive \"alu_16:add_instance\|C\[1\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649912838058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_16:add_instance\|C\[0\] " "LATCH primitive \"alu_16:add_instance\|C\[0\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649912838059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_16:add_instance\|control_out\[1\] " "LATCH primitive \"alu_16:add_instance\|control_out\[1\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649912838059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_16:add_instance\|control_out\[0\] " "LATCH primitive \"alu_16:add_instance\|control_out\[0\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649912838059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_16:add_instance\|C\[14\] " "LATCH primitive \"alu_16:add_instance\|C\[14\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649912838059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_16:add_instance\|C\[13\] " "LATCH primitive \"alu_16:add_instance\|C\[13\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649912838059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_16:add_instance\|C\[15\] " "LATCH primitive \"alu_16:add_instance\|C\[15\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/alu.vhdl" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649912838059 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649912838296 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649912838296 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649912838296 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649912838296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649912838329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 14 10:37:18 2022 " "Processing ended: Thu Apr 14 10:37:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649912838329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649912838329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649912838329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649912838329 ""}
