name: accelerator1

operational_array:
  unit_energy: 0.04 # pJ
  unit_area: 1 # unit
  dimensions: [D1, D2]
  sizes: [32, 32]

memories:
  rf_1B_I2:
    size: 16384
    r_bw: 8
    w_bw: 8
    r_cost: 0.095  # TODO
    w_cost: 0.095  # TODO
    area: 0
    r_port: 1
    w_port: 1
    rw_port: 0
    latency: 1
    auto_cost_extraction: False
    operands: [I2]
    ports:
      - fh: w_port_1
        tl: r_port_1
    served_dimensions: [] # Fully unrolled over all multipliers

  rf_1B_I1:
    size: 8
    r_bw: 8
    w_bw: 8
    r_cost: 0.095  # TODO
    w_cost: 0.095  # TODO
    area: 0
    r_port: 1
    w_port: 1
    rw_port: 0
    latency: 1
    auto_cost_extraction: False
    operands: [I1]
    ports:
      - fh: w_port_1
        tl: r_port_1
    served_dimensions: [D2] # One RF per column

  rf_4B_O:
    size: 32
    r_bw: 32
    w_bw: 32
    r_cost: 0.021  # TODO
    w_cost: 0.021  # TODO
    area: 0
    r_port: 2
    w_port: 2
    rw_port: 0
    latency: 1
    operands: [O]
    ports:
      - fh: w_port_1
        tl: r_port_1
        fl: w_port_2
        th: r_port_2
    served_dimensions: [D1]  # One RF per row

  sram_16KB_I2:
    size: 131072
    r_bw: 256
    w_bw: 256
    r_cost: 10.5
    w_cost: 12.8
    area: 0
    r_port: 1
    w_port: 1
    rw_port: 0
    latency: 1
    operands: [I2]
    ports:
      - fh: w_port_1
        tl: r_port_1
    served_dimensions: [D1, D2]

  sram_64KB_I1_O:
    size: 524288
    r_bw: 512
    w_bw: 512
    r_cost: 19.6
    w_cost: 22.5
    area: 0
    r_port: 0
    w_port: 0
    rw_port: 2
    latency: 1
    operands: [I1, O]
    ports:
      - fh: rw_port_1
        tl: rw_port_1
      - fh: rw_port_1
        tl: rw_port_1
        fl: rw_port_2
        th: rw_port_2
    served_dimensions: [D1, D2]

  dram:
    size: 4294967296
    r_bw: 64
    w_bw: 64
    r_cost: 100  # TODO
    w_cost: 150  # TODO
    area: 0
    r_port: 0
    w_port: 0
    rw_port: 1
    latency: 1
    operands: [I1, I2, O]
    ports:
      - fh: rw_port_1
        tl: rw_port_1
      - fh: rw_port_1
        tl: rw_port_1
      - fh: rw_port_1
        tl: rw_port_1
        fl: rw_port_1
        th: rw_port_1
    served_dimensions: [D1, D2]
