v 20130925 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15300 1600 15 8 1 0 0 0 1
FILE:
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1900 15 8 1 0 0 0 1
TITLE
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1100 10000 15 8 1 0 0 4 1
E
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 2000 15 8 1 0 0 4 1
A
T 2000 1100 15 8 1 0 0 4 1
1
T 4000 1100 15 8 1 0 0 4 1
2
T 6000 1100 15 8 1 0 0 4 1
3
T 8000 1100 15 8 1 0 0 4 1
4
T 10000 1100 15 8 1 0 0 4 1
5
T 12000 1100 15 8 1 0 0 4 1
6
T 14000 1100 15 8 1 0 0 4 1
7
T 16000 1100 15 8 1 0 0 4 1
8
L 1200 13000 1000 13000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 17000 1000 17000 15 0 0 0 -1 -1
T 1100 12000 15 8 1 0 0 4 1
F
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 17500 15 8 1 0 0 4 1
I
L 23000 17000 22800 17000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 3000 22800 3000 15 0 0 0 -1 -1
T 22900 17500 15 8 1 0 0 4 1
I
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 2000 15 8 1 0 0 4 1
A
L 21000 1200 21000 1000 15 0 0 0 -1 -1
L 19000 1200 19000 1000 15 0 0 0 -1 -1
T 22000 1100 15 8 1 0 0 4 1
11
T 20000 1100 15 8 1 0 0 4 1
10
T 18000 1100 15 8 1 0 0 4 1
9
L 3000 18000 3000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
T 2000 17900 15 8 1 0 0 4 1
1
T 4000 17900 15 8 1 0 0 4 1
2
T 6000 17900 15 8 1 0 0 4 1
3
T 8000 17900 15 8 1 0 0 4 1
4
T 10000 17900 15 8 1 0 0 4 1
5
T 12000 17900 15 8 1 0 0 4 1
6
T 14000 17900 15 8 1 0 0 4 1
7
T 16000 17900 15 8 1 0 0 4 1
8
T 18000 17900 15 8 1 0 0 4 1
9
T 20000 17900 15 8 1 0 0 4 1
10
T 22000 17900 15 8 1 0 0 4 1
11
]
{
T 15900 1600 5 10 1 1 0 0 1
file=bcc_hfsdr_pg2.sch
T 19900 1300 5 10 1 1 0 0 1
author=Tom King / Eric Brombaugh
}
T 19900 1600 9 10 1 0 0 0 1
-
T 15900 1300 9 10 1 0 0 0 1
2
T 17400 1300 9 10 1 0 0 0 1
3
T 15900 2000 9 10 1 0 0 0 1
BCC HFSDR V0.1: RF
C 7200 9700 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 7400 10600 5 10 0 0 0 0 1
symversion=0.1
T 7400 10800 5 10 0 0 0 0 1
numslots=0
T 7400 11000 5 10 0 0 0 0 1
description=capacitor
T 7400 10200 8 10 0 1 0 0 1
refdes=C?
T 7400 10400 5 10 0 0 0 0 1
device=CAPACITOR
L 7600 9900 7400 9900 3 0 0 0 -1 -1
L 7900 9900 7700 9900 3 0 0 0 -1 -1
L 7700 10100 7700 9700 3 0 0 0 -1 -1
L 7600 10100 7600 9700 3 0 0 0 -1 -1
P 8100 9900 7900 9900 1 0 0
{
T 7950 9950 5 8 0 1 0 0 1
pinnumber=2
T 7950 9850 5 8 0 1 0 2 1
pinseq=2
T 7900 9900 9 8 0 1 0 6 1
pinlabel=2
T 7900 9900 5 8 0 1 0 8 1
pintype=pas
}
P 7200 9900 7400 9900 1 0 0
{
T 7350 9950 5 8 0 1 0 6 1
pinnumber=1
T 7350 9850 5 8 0 1 0 8 1
pinseq=1
T 7400 9900 9 8 0 1 0 0 1
pinlabel=1
T 7400 9900 5 8 0 1 0 2 1
pintype=pas
}
]
{
T 7400 10400 5 10 0 0 0 0 1
device=CAPACITOR
T 7400 10400 5 10 1 1 0 0 1
refdes=C207
T 7400 10600 5 10 0 0 0 0 1
symversion=0.1
T 7400 10200 5 10 1 1 0 0 1
value=1nF
T 7200 9700 5 10 0 0 0 0 1
footprint=my_0603_sm
}
C 22500 13400 1 0 1 EMBEDDEDBNC-1.sym
[
L 22400 13700 22396 13707 3 0 0 0 -1 -1
P 22300 13900 22000 13900 1 0 1
{
T 22150 13950 5 8 0 1 0 6 1
pintype=pas
T 22150 13950 5 8 0 1 0 6 1
pinlabel=1
T 22150 13950 5 8 0 0 0 6 1
pinseq=1
T 22150 13950 5 8 1 1 0 6 1
pinnumber=1
}
L 22300 13900 22315 13885 3 0 0 0 -1 -1
P 22400 13700 22400 13400 1 0 1
{
T 22350 13500 5 8 0 1 0 6 1
pintype=pas
T 22350 13500 5 8 0 1 0 6 1
pinlabel=2
T 22350 13500 5 8 0 0 0 6 1
pinseq=2
T 22350 13500 5 8 1 1 0 6 1
pinnumber=2
}
V 22350 13850 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 22350 13850 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 22500 13400 8 10 0 1 0 6 1
pins=2
T 22500 13400 8 10 0 1 0 6 1
class=IO
T 22500 14200 8 10 0 1 0 6 1
refdes=CONN?
T 22150 14050 5 10 0 0 0 6 1
device=BNC
]
{
T 22150 14050 5 10 0 0 0 6 1
device=BNC
T 22500 14200 5 10 1 1 0 6 1
refdes=J201
T 22500 13400 5 10 0 0 0 0 1
footprint=SMA_ENDLAUNCH_dual
}
C 22400 8400 1 0 1 EMBEDDEDBNC-1.sym
[
L 22300 8700 22296 8707 3 0 0 0 -1 -1
P 22200 8900 21900 8900 1 0 1
{
T 22050 8950 5 8 0 1 0 6 1
pintype=pas
T 22050 8950 5 8 0 1 0 6 1
pinlabel=1
T 22050 8950 5 8 0 0 0 6 1
pinseq=1
T 22050 8950 5 8 1 1 0 6 1
pinnumber=1
}
L 22200 8900 22215 8885 3 0 0 0 -1 -1
P 22300 8700 22300 8400 1 0 1
{
T 22250 8500 5 8 0 1 0 6 1
pintype=pas
T 22250 8500 5 8 0 1 0 6 1
pinlabel=2
T 22250 8500 5 8 0 0 0 6 1
pinseq=2
T 22250 8500 5 8 1 1 0 6 1
pinnumber=2
}
V 22250 8850 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 22250 8850 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 22400 8400 8 10 0 1 0 6 1
pins=2
T 22400 8400 8 10 0 1 0 6 1
class=IO
T 22400 9200 8 10 0 1 0 6 1
refdes=CONN?
T 22050 9050 5 10 0 0 0 6 1
device=BNC
]
{
T 22050 9050 5 10 0 0 0 6 1
device=BNC
T 22400 9200 5 10 1 1 0 6 1
refdes=J202
T 22400 8400 5 10 0 0 0 0 1
footprint=SMA_ENDLAUNCH_dual
}
C 15200 13200 1 0 0 EMBEDDEDgnd-1.sym
[
T 15500 13250 8 10 0 0 0 0 1
net=GND:1
L 15280 13210 15320 13210 3 0 0 0 -1 -1
L 15255 13250 15345 13250 3 0 0 0 -1 -1
L 15200 13300 15400 13300 3 0 0 0 -1 -1
P 15300 13300 15300 13500 1 0 1
{
T 15358 13361 5 4 0 1 0 0 1
pinnumber=1
T 15358 13361 5 4 0 0 0 0 1
pinseq=1
T 15358 13361 5 4 0 1 0 0 1
pinlabel=1
T 15358 13361 5 4 0 1 0 0 1
pintype=pwr
}
]
C 22200 8200 1 0 0 EMBEDDEDgnd-1.sym
[
T 22500 8250 8 10 0 0 0 0 1
net=GND:1
L 22280 8210 22320 8210 3 0 0 0 -1 -1
L 22255 8250 22345 8250 3 0 0 0 -1 -1
L 22200 8300 22400 8300 3 0 0 0 -1 -1
P 22300 8300 22300 8500 1 0 1
{
T 22358 8361 5 4 0 1 0 0 1
pinnumber=1
T 22358 8361 5 4 0 0 0 0 1
pinseq=1
T 22358 8361 5 4 0 1 0 0 1
pinlabel=1
T 22358 8361 5 4 0 1 0 0 1
pintype=pwr
}
]
C 22300 13000 1 0 0 EMBEDDEDgnd-1.sym
[
T 22600 13050 8 10 0 0 0 0 1
net=GND:1
L 22380 13010 22420 13010 3 0 0 0 -1 -1
L 22355 13050 22445 13050 3 0 0 0 -1 -1
L 22300 13100 22500 13100 3 0 0 0 -1 -1
P 22400 13100 22400 13300 1 0 1
{
T 22458 13161 5 4 0 1 0 0 1
pinnumber=1
T 22458 13161 5 4 0 0 0 0 1
pinseq=1
T 22458 13161 5 4 0 1 0 0 1
pinlabel=1
T 22458 13161 5 4 0 1 0 0 1
pintype=pwr
}
]
C 8800 9000 1 0 0 EMBEDDEDgnd-1.sym
[
T 9100 9050 8 10 0 0 0 0 1
net=GND:1
L 8880 9010 8920 9010 3 0 0 0 -1 -1
L 8855 9050 8945 9050 3 0 0 0 -1 -1
L 8800 9100 9000 9100 3 0 0 0 -1 -1
P 8900 9100 8900 9300 1 0 1
{
T 8958 9161 5 4 0 1 0 0 1
pinnumber=1
T 8958 9161 5 4 0 0 0 0 1
pinseq=1
T 8958 9161 5 4 0 1 0 0 1
pinlabel=1
T 8958 9161 5 4 0 1 0 0 1
pintype=pwr
}
]
N 8900 9400 8900 9300 4
N 15300 13600 15300 13500 4
N 20100 15000 20800 15000 4
C 17800 13600 1 0 0 EMBEDDEDgnd-1.sym
[
T 18100 13650 8 10 0 0 0 0 1
net=GND:1
L 17880 13610 17920 13610 3 0 0 0 -1 -1
L 17855 13650 17945 13650 3 0 0 0 -1 -1
L 17800 13700 18000 13700 3 0 0 0 -1 -1
P 17900 13700 17900 13900 1 0 1
{
T 17958 13761 5 4 0 1 0 0 1
pinnumber=1
T 17958 13761 5 4 0 0 0 0 1
pinseq=1
T 17958 13761 5 4 0 1 0 0 1
pinlabel=1
T 17958 13761 5 4 0 1 0 0 1
pintype=pwr
}
]
N 18300 13900 17900 13900 4
N 20800 15000 20800 13700 4
N 20800 13700 20500 13700 4
N 18500 14700 20700 14700 4
N 20700 14700 20700 14100 4
N 20700 14100 20500 14100 4
C 20100 14900 1 0 1 EMBEDDEDio-1.sym
[
P 20100 15000 19900 15000 1 0 0
{
T 19850 15250 5 10 0 0 0 6 1
pintype=io
T 19850 15350 5 10 0 0 0 6 1
pinseq=1
T 19850 15150 9 10 0 0 0 6 1
pinlabel=I/O
T 19950 15050 5 10 0 1 0 0 1
pinnumber=1
}
L 19400 15100 19300 15000 3 0 0 0 -1 -1
L 19300 15000 19400 14900 3 0 0 0 -1 -1
L 19900 15000 19800 14900 3 0 0 0 -1 -1
L 19800 15100 19900 15000 3 0 0 0 -1 -1
L 19800 15100 19400 15100 3 0 0 0 -1 -1
L 19800 14900 19400 14900 3 0 0 0 -1 -1
T 19200 15100 5 10 0 0 0 6 1
net=IO:1
T 19900 15500 5 10 0 0 0 6 1
device=none
T 19900 15600 5 10 0 0 0 6 1
description=I/O module port
T 19200 15000 5 10 0 1 0 7 1
value=IO
]
{
T 19200 15100 5 10 0 0 0 6 1
net=/TX:1
T 19200 15000 5 10 1 1 0 7 1
value=TX
}
C 2900 9800 1 0 1 EMBEDDEDio-1.sym
[
T 2000 10000 5 10 0 0 0 6 1
net=IO:1
T 2700 10400 5 10 0 0 0 6 1
device=none
T 2700 10500 5 10 0 0 0 6 1
description=I/O module port
T 2000 9900 5 10 0 1 0 7 1
value=IO
P 2900 9900 2700 9900 1 0 0
{
T 2650 10150 5 10 0 0 0 6 1
pintype=io
T 2650 10250 5 10 0 0 0 6 1
pinseq=1
T 2650 10050 9 10 0 0 0 6 1
pinlabel=I/O
T 2750 9950 5 10 0 1 0 0 1
pinnumber=1
}
L 2200 10000 2100 9900 3 0 0 0 -1 -1
L 2100 9900 2200 9800 3 0 0 0 -1 -1
L 2700 9900 2600 9800 3 0 0 0 -1 -1
L 2600 10000 2700 9900 3 0 0 0 -1 -1
L 2600 10000 2200 10000 3 0 0 0 -1 -1
L 2600 9800 2200 9800 3 0 0 0 -1 -1
]
{
T 2000 10000 5 10 0 0 0 6 1
net=RX+:1
T 2000 9900 5 10 1 1 0 7 1
value=RX+
}
C 2800 14000 1 0 1 EMBEDDEDio-1.sym
[
T 1900 14200 5 10 0 0 0 6 1
net=IO:1
T 2600 14600 5 10 0 0 0 6 1
device=none
T 2600 14700 5 10 0 0 0 6 1
description=I/O module port
T 1900 14100 5 10 0 1 0 7 1
value=IO
P 2800 14100 2600 14100 1 0 0
{
T 2650 14150 5 10 0 1 0 0 1
pinnumber=1
T 2550 14250 9 10 0 0 0 6 1
pinlabel=I/O
T 2550 14450 5 10 0 0 0 6 1
pinseq=1
T 2550 14350 5 10 0 0 0 6 1
pintype=io
}
L 2100 14200 2000 14100 3 0 0 0 -1 -1
L 2000 14100 2100 14000 3 0 0 0 -1 -1
L 2600 14100 2500 14000 3 0 0 0 -1 -1
L 2500 14200 2600 14100 3 0 0 0 -1 -1
L 2500 14200 2100 14200 3 0 0 0 -1 -1
L 2500 14000 2100 14000 3 0 0 0 -1 -1
]
{
T 1900 14200 5 10 0 0 0 6 1
net=TX+:1
T 1900 14100 5 10 1 1 0 7 1
value=TX+
}
N 2800 14100 3500 14100 4
N 8400 9900 8100 9900 4
N 9400 9900 9700 9900 4
N 20500 13900 21100 13900 4
N 15800 14100 16800 14100 4
C 9700 9700 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 10100 9900 9900 9900 3 0 0 0 -1 -1
L 10400 9900 10200 9900 3 0 0 0 -1 -1
L 10200 10100 10200 9700 3 0 0 0 -1 -1
L 10100 10100 10100 9700 3 0 0 0 -1 -1
P 10600 9900 10400 9900 1 0 0
{
T 10400 9900 5 8 0 1 0 8 1
pintype=pas
T 10400 9900 9 8 0 1 0 6 1
pinlabel=2
T 10450 9850 5 8 0 1 0 2 1
pinseq=2
T 10450 9950 5 8 0 1 0 0 1
pinnumber=2
}
P 9700 9900 9900 9900 1 0 0
{
T 9900 9900 5 8 0 1 0 2 1
pintype=pas
T 9900 9900 9 8 0 1 0 0 1
pinlabel=1
T 9850 9850 5 8 0 1 0 8 1
pinseq=1
T 9850 9950 5 8 0 1 0 6 1
pinnumber=1
}
T 9900 10600 5 10 0 0 0 0 1
symversion=0.1
T 9900 10800 5 10 0 0 0 0 1
numslots=0
T 9900 11000 5 10 0 0 0 0 1
description=capacitor
T 9900 10200 8 10 0 1 0 0 1
refdes=C?
T 9900 10400 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 9900 10400 5 10 0 0 0 0 1
device=CAPACITOR
T 9900 10400 5 10 1 1 0 0 1
refdes=C211
T 9900 10600 5 10 0 0 0 0 1
symversion=0.1
T 9900 10200 5 10 1 1 0 0 1
value=1nF
T 9700 9700 5 10 0 0 0 0 1
footprint=my_0603_sm
}
N 22400 13400 22400 13300 4
C 15400 15000 1 180 0 EMBEDDEDgnd-1.sym
[
L 15320 14990 15280 14990 3 0 0 0 -1 -1
L 15345 14950 15255 14950 3 0 0 0 -1 -1
L 15400 14900 15200 14900 3 0 0 0 -1 -1
P 15300 14900 15300 14700 1 0 1
{
T 15242 14839 5 4 0 1 180 0 1
pinnumber=1
T 15242 14839 5 4 0 0 180 0 1
pinseq=1
T 15242 14839 5 4 0 1 180 0 1
pinlabel=1
T 15242 14839 5 4 0 1 180 0 1
pintype=pwr
}
T 15100 14950 8 10 0 0 180 0 1
net=GND:1
]
C 16500 15700 1 90 0 EMBEDDEDresistor-1.sym
[
L 16300 16300 16500 16200 3 0 0 0 -1 -1
L 16500 16200 16300 16100 3 0 0 0 -1 -1
L 16300 16100 16500 16000 3 0 0 0 -1 -1
L 16500 16000 16300 15900 3 0 0 0 -1 -1
T 16100 16000 5 10 0 0 90 0 1
device=RESISTOR
L 16300 16300 16500 16400 3 0 0 0 -1 -1
L 16500 16400 16400 16450 3 0 0 0 -1 -1
P 16400 16600 16400 16450 1 0 0
{
T 16350 16500 5 8 0 1 90 0 1
pinnumber=2
T 16350 16500 5 8 0 0 90 0 1
pinseq=2
T 16350 16500 5 8 0 1 90 0 1
pinlabel=2
T 16350 16500 5 8 0 1 90 0 1
pintype=pas
}
P 16400 15700 16400 15852 1 0 0
{
T 16350 15800 5 8 0 1 90 0 1
pinnumber=1
T 16350 15800 5 8 0 0 90 0 1
pinseq=1
T 16350 15800 5 8 0 1 90 0 1
pinlabel=1
T 16350 15800 5 8 0 1 90 0 1
pintype=pas
}
L 16300 15901 16400 15850 3 0 0 0 -1 -1
T 16200 15900 8 10 0 1 90 0 1
refdes=R?
T 16500 15700 8 10 0 1 90 0 1
pins=2
T 16500 15700 8 10 0 1 90 0 1
class=DISCRETE
]
{
T 16100 16000 5 10 0 0 90 0 1
device=RESISTOR
T 16200 16300 5 10 1 1 180 0 1
refdes=R204
T 15700 15900 5 10 1 1 0 0 1
value=51 1%
T 16500 15700 5 10 0 0 0 0 1
footprint=my_0603_sm
}
N 16400 14400 16400 14100 4
N 15300 14700 15300 14600 4
N 17700 14100 18300 14100 4
C 16800 13900 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 17200 14100 17000 14100 3 0 0 0 -1 -1
L 17500 14100 17300 14100 3 0 0 0 -1 -1
L 17300 14300 17300 13900 3 0 0 0 -1 -1
L 17200 14300 17200 13900 3 0 0 0 -1 -1
P 17700 14100 17500 14100 1 0 0
{
T 17550 14150 5 8 0 1 0 0 1
pinnumber=2
T 17550 14050 5 8 0 1 0 2 1
pinseq=2
T 17500 14100 9 8 0 1 0 6 1
pinlabel=2
T 17500 14100 5 8 0 1 0 8 1
pintype=pas
}
P 16800 14100 17000 14100 1 0 0
{
T 16950 14150 5 8 0 1 0 6 1
pinnumber=1
T 16950 14050 5 8 0 1 0 8 1
pinseq=1
T 17000 14100 9 8 0 1 0 0 1
pinlabel=1
T 17000 14100 5 8 0 1 0 2 1
pintype=pas
}
T 17000 14800 5 10 0 0 0 0 1
symversion=0.1
T 17000 15000 5 10 0 0 0 0 1
numslots=0
T 17000 15200 5 10 0 0 0 0 1
description=capacitor
T 17000 14400 8 10 0 1 0 0 1
refdes=C?
T 17000 14600 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 17000 14600 5 10 0 0 0 0 1
device=CAPACITOR
T 17000 14600 5 10 1 1 0 0 1
refdes=C202
T 17000 14800 5 10 0 0 0 0 1
symversion=0.1
T 17000 14400 5 10 1 1 0 0 1
value=1nF
T 16800 13900 5 10 0 0 0 0 1
footprint=my_0603_sm
}
C 21100 13700 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 21500 13900 21300 13900 3 0 0 0 -1 -1
L 21800 13900 21600 13900 3 0 0 0 -1 -1
L 21600 14100 21600 13700 3 0 0 0 -1 -1
L 21500 14100 21500 13700 3 0 0 0 -1 -1
P 22000 13900 21800 13900 1 0 0
{
T 21850 13950 5 8 0 1 0 0 1
pinnumber=2
T 21850 13850 5 8 0 1 0 2 1
pinseq=2
T 21800 13900 9 8 0 1 0 6 1
pinlabel=2
T 21800 13900 5 8 0 1 0 8 1
pintype=pas
}
P 21100 13900 21300 13900 1 0 0
{
T 21250 13950 5 8 0 1 0 6 1
pinnumber=1
T 21250 13850 5 8 0 1 0 8 1
pinseq=1
T 21300 13900 9 8 0 1 0 0 1
pinlabel=1
T 21300 13900 5 8 0 1 0 2 1
pintype=pas
}
T 21300 14600 5 10 0 0 0 0 1
symversion=0.1
T 21300 14800 5 10 0 0 0 0 1
numslots=0
T 21300 15000 5 10 0 0 0 0 1
description=capacitor
T 21300 14200 8 10 0 1 0 0 1
refdes=C?
T 21300 14400 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 21300 14400 5 10 0 0 0 0 1
device=CAPACITOR
T 21300 14400 5 10 1 1 0 0 1
refdes=C206
T 21300 14600 5 10 0 0 0 0 1
symversion=0.1
T 21300 14200 5 10 1 1 0 0 1
value=1nF
T 21100 13700 5 10 0 0 0 0 1
footprint=my_0603_sm
}
C 13600 13900 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 14000 14100 13800 14100 3 0 0 0 -1 -1
L 14300 14100 14100 14100 3 0 0 0 -1 -1
L 14100 14300 14100 13900 3 0 0 0 -1 -1
L 14000 14300 14000 13900 3 0 0 0 -1 -1
P 14500 14100 14300 14100 1 0 0
{
T 14300 14100 5 8 0 1 0 8 1
pintype=pas
T 14300 14100 9 8 0 1 0 6 1
pinlabel=2
T 14350 14050 5 8 0 1 0 2 1
pinseq=2
T 14350 14150 5 8 0 1 0 0 1
pinnumber=2
}
P 13600 14100 13800 14100 1 0 0
{
T 13800 14100 5 8 0 1 0 2 1
pintype=pas
T 13800 14100 9 8 0 1 0 0 1
pinlabel=1
T 13750 14050 5 8 0 1 0 8 1
pinseq=1
T 13750 14150 5 8 0 1 0 6 1
pinnumber=1
}
T 13800 14800 5 10 0 0 0 0 1
symversion=0.1
T 13800 15000 5 10 0 0 0 0 1
numslots=0
T 13800 15200 5 10 0 0 0 0 1
description=capacitor
T 13800 14400 8 10 0 1 0 0 1
refdes=C?
T 13800 14600 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 13800 14600 5 10 0 0 0 0 1
device=CAPACITOR
T 13800 14600 5 10 1 1 0 0 1
refdes=C201
T 13800 14800 5 10 0 0 0 0 1
symversion=0.1
T 13800 14400 5 10 1 1 0 0 1
value=1nF
T 13600 13900 5 10 0 0 0 0 1
footprint=my_0603_sm
}
N 14800 14100 14500 14100 4
N 18300 13700 18300 13200 4
N 18300 13200 20800 13200 4
N 20800 13200 20800 10500 4
C 9400 9400 1 0 1 EMBEDDEDMAR-8A+.sym
[
P 8900 10400 8900 10200 1 0 0
{
T 9000 10250 5 6 0 0 0 6 1
pinnumber=4
T 9000 10250 5 6 0 0 0 6 1
pinseq=4
T 9150 10250 5 6 1 1 0 6 1
pinlabel=GND
T 9000 10250 5 6 0 1 0 6 1
pintype=pas
}
P 8900 9600 8900 9400 1 0 1
{
T 9000 9450 5 6 0 1 0 6 1
pinnumber=2
T 9000 9450 5 6 0 0 0 6 1
pinseq=2
T 9150 9450 5 6 1 1 0 6 1
pinlabel=GND
T 9000 9450 5 6 0 1 0 6 1
pintype=pas
}
V 8900 9901 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 8500 9900 5 10 0 0 0 6 1
device=MAR-8A+
P 9400 9900 9200 9900 1 0 0
{
T 9300 9950 5 6 0 0 0 6 1
pinnumber=1
T 9300 9950 5 6 0 0 0 6 1
pinseq=1
T 9350 9950 5 6 1 1 0 6 1
pinlabel=IN
T 9300 9950 5 6 0 1 0 6 1
pintype=pas
}
L 9000 9900 9216 9900 3 0 0 0 -1 -1
T 8750 10275 8 10 0 1 0 6 1
refdes=U?
L 8900 10200 8900 10040 3 0 0 0 -1 -1
L 8900 9600 8900 9760 3 0 0 0 -1 -1
T 9405 9395 8 10 0 1 0 6 1
footprint=VV105
L 9000 10100 8700 9900 3 0 1 0 -1 -1
L 8700 9900 9000 9700 3 0 1 0 -1 -1
L 9000 9700 9000 10100 3 0 1 0 -1 -1
L 8700 9900 8600 9900 3 0 1 0 -1 -1
P 8400 9900 8600 9900 1 0 0
{
T 8505 9945 5 6 0 0 0 6 1
pinnumber=3
T 8500 9950 5 6 0 0 0 0 1
pinseq=3
T 8570 9945 5 6 1 1 0 6 1
pinlabel=OUT
T 8500 9950 5 6 0 1 0 0 1
pintype=pas
}
]
{
T 10300 9400 5 10 1 1 0 6 1
device=PSA4-5043+
T 9650 9575 5 10 1 1 0 6 1
refdes=IU204
T 9405 9395 5 10 0 1 0 6 1
footprint=MINICIRCUITS_MMM1362
}
C 9000 10800 1 180 0 EMBEDDEDgnd-1.sym
[
L 8920 10790 8880 10790 3 0 0 0 -1 -1
L 8945 10750 8855 10750 3 0 0 0 -1 -1
L 9000 10700 8800 10700 3 0 0 0 -1 -1
P 8900 10700 8900 10500 1 0 1
{
T 8842 10639 5 4 0 1 180 0 1
pinnumber=1
T 8842 10639 5 4 0 0 180 0 1
pinseq=1
T 8842 10639 5 4 0 1 180 0 1
pinlabel=1
T 8842 10639 5 4 0 1 180 0 1
pintype=pwr
}
T 8700 10750 8 10 0 0 180 0 1
net=GND:1
]
N 8900 10500 8900 10400 4
N 22300 8400 22300 8500 4
C 8300 10600 1 90 0 EMBEDDEDinductor-1.sym
[
P 8200 11500 8200 11350 1 0 0
{
T 8150 11400 5 8 0 1 90 0 1
pinnumber=2
T 8250 11400 5 8 0 1 90 2 1
pinseq=2
T 8200 11300 9 8 0 1 90 6 1
pinlabel=2
T 8200 11300 5 8 0 1 90 8 1
pintype=pas
}
P 8200 10600 8200 10750 1 0 0
{
T 8150 10700 5 8 0 1 90 6 1
pinnumber=1
T 8250 10700 5 8 0 1 90 8 1
pinseq=1
T 8200 10800 9 8 0 1 90 0 1
pinlabel=1
T 8200 10800 5 8 0 1 90 2 1
pintype=pas
}
A 8200 10837 75 90 180 3 0 0 0 -1 -1
A 8200 10979 75 90 180 3 0 0 0 -1 -1
A 8200 11121 75 90 180 3 0 0 0 -1 -1
A 8200 11263 75 90 180 3 0 0 0 -1 -1
T 7800 10800 5 10 0 0 90 0 1
device=INDUCTOR
L 8200 11338 8200 11350 3 0 0 0 -1 -1
L 8200 10750 8200 10762 3 0 0 0 -1 -1
A 8200 10908 4 270 180 3 0 0 0 -1 -1
A 8200 11050 4 270 180 3 0 0 0 -1 -1
A 8200 11192 4 270 180 3 0 0 0 -1 -1
T 8000 10800 8 10 0 1 90 0 1
refdes=L?
T 7200 10800 5 10 0 0 90 0 1
description=inductor
T 7400 10800 5 10 0 0 90 0 1
numslots=0
T 7600 10800 5 10 0 0 90 0 1
symversion=0.1
]
{
T 7800 10800 5 10 0 0 90 0 1
device=INDUCTOR
T 8000 11200 5 10 1 1 180 0 1
refdes=L202
T 7600 10800 5 10 0 0 90 0 1
symversion=0.1
T 8300 10600 5 10 0 0 0 0 1
footprint=1206
}
N 8200 10600 8200 9900 4
C 8000 12400 1 0 0 EMBEDDED5V-plus-1.sym
[
L 8050 12600 8350 12600 3 0 0 0 -1 -1
P 8200 12400 8200 12600 1 0 0
{
T 8250 12450 5 6 0 1 0 0 1
pintype=pwr
T 8250 12450 5 6 0 1 0 0 1
pinlabel=1
T 8250 12450 5 6 0 0 0 0 1
pinseq=1
T 8250 12450 5 6 0 1 0 0 1
pinnumber=1
}
T 8300 12400 8 8 0 0 0 0 1
net=+5V:1
T 8075 12650 9 8 1 0 0 0 1
+5V
]
C 16200 16600 1 0 0 EMBEDDED5V-plus-1.sym
[
L 16250 16800 16550 16800 3 0 0 0 -1 -1
P 16400 16600 16400 16800 1 0 0
{
T 16450 16650 5 6 0 1 0 0 1
pintype=pwr
T 16450 16650 5 6 0 1 0 0 1
pinlabel=1
T 16450 16650 5 6 0 0 0 0 1
pinseq=1
T 16450 16650 5 6 0 1 0 0 1
pinnumber=1
}
T 16500 16600 8 8 0 0 0 0 1
net=+5V:1
T 16275 16850 9 8 1 0 0 0 1
+5V
]
C 8300 11500 1 90 0 EMBEDDEDresistor-1.sym
[
L 8100 12100 8300 12000 3 0 0 0 -1 -1
L 8300 12000 8100 11900 3 0 0 0 -1 -1
L 8100 11900 8300 11800 3 0 0 0 -1 -1
L 8300 11800 8100 11700 3 0 0 0 -1 -1
T 7900 11800 5 10 0 0 90 0 1
device=RESISTOR
L 8100 12100 8300 12200 3 0 0 0 -1 -1
L 8300 12200 8200 12250 3 0 0 0 -1 -1
P 8200 12400 8200 12250 1 0 0
{
T 8150 12300 5 8 0 1 90 0 1
pinnumber=2
T 8150 12300 5 8 0 0 90 0 1
pinseq=2
T 8150 12300 5 8 0 1 90 0 1
pinlabel=2
T 8150 12300 5 8 0 1 90 0 1
pintype=pas
}
P 8200 11500 8200 11652 1 0 0
{
T 8150 11600 5 8 0 1 90 0 1
pinnumber=1
T 8150 11600 5 8 0 0 90 0 1
pinseq=1
T 8150 11600 5 8 0 1 90 0 1
pinlabel=1
T 8150 11600 5 8 0 1 90 0 1
pintype=pas
}
L 8100 11701 8200 11650 3 0 0 0 -1 -1
T 8000 11700 8 10 0 1 90 0 1
refdes=R?
T 8300 11500 8 10 0 1 90 0 1
pins=2
T 8300 11500 8 10 0 1 90 0 1
class=DISCRETE
]
{
T 7900 11800 5 10 0 0 90 0 1
device=RESISTOR
T 8000 12100 5 10 1 1 180 0 1
refdes=R205
T 7500 11700 5 10 1 1 0 0 1
value=60 1%
T 8300 11500 5 10 0 0 0 0 1
footprint=my_0603_sm
}
C 16500 14400 1 90 0 EMBEDDEDinductor-1.sym
[
P 16400 15300 16400 15150 1 0 0
{
T 16350 15200 5 8 0 1 90 0 1
pinnumber=2
T 16450 15200 5 8 0 1 90 2 1
pinseq=2
T 16400 15100 9 8 0 1 90 6 1
pinlabel=2
T 16400 15100 5 8 0 1 90 8 1
pintype=pas
}
P 16400 14400 16400 14550 1 0 0
{
T 16350 14500 5 8 0 1 90 6 1
pinnumber=1
T 16450 14500 5 8 0 1 90 8 1
pinseq=1
T 16400 14600 9 8 0 1 90 0 1
pinlabel=1
T 16400 14600 5 8 0 1 90 2 1
pintype=pas
}
A 16400 14637 75 90 180 3 0 0 0 -1 -1
A 16400 14779 75 90 180 3 0 0 0 -1 -1
A 16400 14921 75 90 180 3 0 0 0 -1 -1
A 16400 15063 75 90 180 3 0 0 0 -1 -1
T 16000 14600 5 10 0 0 90 0 1
device=INDUCTOR
L 16400 15138 16400 15150 3 0 0 0 -1 -1
L 16400 14550 16400 14562 3 0 0 0 -1 -1
A 16400 14708 4 270 180 3 0 0 0 -1 -1
A 16400 14850 4 270 180 3 0 0 0 -1 -1
A 16400 14992 4 270 180 3 0 0 0 -1 -1
T 16200 14600 8 10 0 1 90 0 1
refdes=L?
T 15400 14600 5 10 0 0 90 0 1
description=inductor
T 15600 14600 5 10 0 0 90 0 1
numslots=0
T 15800 14600 5 10 0 0 90 0 1
symversion=0.1
]
{
T 16000 14600 5 10 0 0 90 0 1
device=INDUCTOR
T 16200 15000 5 10 1 1 180 0 1
refdes=L201
T 15800 14600 5 10 0 0 90 0 1
symversion=0.1
T 16500 14400 5 10 0 0 0 0 1
footprint=my_0805
}
N 16400 15700 16900 15700 4
N 16900 15700 16900 16800 4
N 16900 16800 19700 16800 4
C 17900 15900 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 17700 16300 17700 16100 3 0 0 0 -1 -1
L 17700 16600 17700 16400 3 0 0 0 -1 -1
L 17500 16400 17900 16400 3 0 0 0 -1 -1
L 17500 16300 17900 16300 3 0 0 0 -1 -1
P 17700 16800 17700 16600 1 0 0
{
T 17650 16650 5 8 0 1 90 0 1
pinnumber=2
T 17750 16650 5 8 0 1 90 2 1
pinseq=2
T 17700 16600 9 8 0 1 90 6 1
pinlabel=2
T 17700 16600 5 8 0 1 90 8 1
pintype=pas
}
P 17700 15900 17700 16100 1 0 0
{
T 17650 16050 5 8 0 1 90 6 1
pinnumber=1
T 17750 16050 5 8 0 1 90 8 1
pinseq=1
T 17700 16100 9 8 0 1 90 0 1
pinlabel=1
T 17700 16100 5 8 0 1 90 2 1
pintype=pas
}
T 17000 16100 5 10 0 0 90 0 1
symversion=0.1
T 16800 16100 5 10 0 0 90 0 1
numslots=0
T 16600 16100 5 10 0 0 90 0 1
description=capacitor
T 17400 16100 8 10 0 1 90 0 1
refdes=C?
T 17200 16100 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 17200 16100 5 10 0 0 90 0 1
device=CAPACITOR
T 17500 16500 5 10 1 1 180 0 1
refdes=C203
T 17000 16100 5 10 0 0 90 0 1
symversion=0.1
T 17500 16300 5 10 1 1 180 0 1
value=10uf
T 17900 15900 5 10 0 0 0 0 1
footprint=1206_pol
}
C 18900 15900 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 18700 16300 18700 16100 3 0 0 0 -1 -1
L 18700 16600 18700 16400 3 0 0 0 -1 -1
L 18500 16400 18900 16400 3 0 0 0 -1 -1
L 18500 16300 18900 16300 3 0 0 0 -1 -1
P 18700 16800 18700 16600 1 0 0
{
T 18650 16650 5 8 0 1 90 0 1
pinnumber=2
T 18750 16650 5 8 0 1 90 2 1
pinseq=2
T 18700 16600 9 8 0 1 90 6 1
pinlabel=2
T 18700 16600 5 8 0 1 90 8 1
pintype=pas
}
P 18700 15900 18700 16100 1 0 0
{
T 18650 16050 5 8 0 1 90 6 1
pinnumber=1
T 18750 16050 5 8 0 1 90 8 1
pinseq=1
T 18700 16100 9 8 0 1 90 0 1
pinlabel=1
T 18700 16100 5 8 0 1 90 2 1
pintype=pas
}
T 18000 16100 5 10 0 0 90 0 1
symversion=0.1
T 17800 16100 5 10 0 0 90 0 1
numslots=0
T 17600 16100 5 10 0 0 90 0 1
description=capacitor
T 18400 16100 8 10 0 1 90 0 1
refdes=C?
T 18200 16100 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 18200 16100 5 10 0 0 90 0 1
device=CAPACITOR
T 18500 16500 5 10 1 1 180 0 1
refdes=C204
T 18000 16100 5 10 0 0 90 0 1
symversion=0.1
T 18500 16300 5 10 1 1 180 0 1
value=0.1uf
T 18900 15900 5 10 0 0 0 0 1
footprint=my_0603_sm
}
C 19900 15900 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 19700 16300 19700 16100 3 0 0 0 -1 -1
L 19700 16600 19700 16400 3 0 0 0 -1 -1
L 19500 16400 19900 16400 3 0 0 0 -1 -1
L 19500 16300 19900 16300 3 0 0 0 -1 -1
P 19700 16800 19700 16600 1 0 0
{
T 19650 16650 5 8 0 1 90 0 1
pinnumber=2
T 19750 16650 5 8 0 1 90 2 1
pinseq=2
T 19700 16600 9 8 0 1 90 6 1
pinlabel=2
T 19700 16600 5 8 0 1 90 8 1
pintype=pas
}
P 19700 15900 19700 16100 1 0 0
{
T 19650 16050 5 8 0 1 90 6 1
pinnumber=1
T 19750 16050 5 8 0 1 90 8 1
pinseq=1
T 19700 16100 9 8 0 1 90 0 1
pinlabel=1
T 19700 16100 5 8 0 1 90 2 1
pintype=pas
}
T 19000 16100 5 10 0 0 90 0 1
symversion=0.1
T 18800 16100 5 10 0 0 90 0 1
numslots=0
T 18600 16100 5 10 0 0 90 0 1
description=capacitor
T 19400 16100 8 10 0 1 90 0 1
refdes=C?
T 19200 16100 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 19200 16100 5 10 0 0 90 0 1
device=CAPACITOR
T 19500 16500 5 10 1 1 180 0 1
refdes=C205
T 19000 16100 5 10 0 0 90 0 1
symversion=0.1
T 19500 16300 5 10 1 1 180 0 1
value=0.01uf
T 19900 15900 5 10 0 0 0 0 1
footprint=my_0603_sm
}
C 17600 15600 1 0 0 EMBEDDEDgnd-1.sym
[
L 17680 15610 17720 15610 3 0 0 0 -1 -1
L 17655 15650 17745 15650 3 0 0 0 -1 -1
L 17600 15700 17800 15700 3 0 0 0 -1 -1
P 17700 15700 17700 15900 1 0 1
{
T 17758 15761 5 4 0 1 0 0 1
pinnumber=1
T 17758 15761 5 4 0 0 0 0 1
pinseq=1
T 17758 15761 5 4 0 1 0 0 1
pinlabel=1
T 17758 15761 5 4 0 1 0 0 1
pintype=pwr
}
T 17900 15650 8 10 0 0 0 0 1
net=GND:1
]
C 18600 15600 1 0 0 EMBEDDEDgnd-1.sym
[
L 18680 15610 18720 15610 3 0 0 0 -1 -1
L 18655 15650 18745 15650 3 0 0 0 -1 -1
L 18600 15700 18800 15700 3 0 0 0 -1 -1
P 18700 15700 18700 15900 1 0 1
{
T 18758 15761 5 4 0 1 0 0 1
pinnumber=1
T 18758 15761 5 4 0 0 0 0 1
pinseq=1
T 18758 15761 5 4 0 1 0 0 1
pinlabel=1
T 18758 15761 5 4 0 1 0 0 1
pintype=pwr
}
T 18900 15650 8 10 0 0 0 0 1
net=GND:1
]
C 19600 15600 1 0 0 EMBEDDEDgnd-1.sym
[
L 19680 15610 19720 15610 3 0 0 0 -1 -1
L 19655 15650 19745 15650 3 0 0 0 -1 -1
L 19600 15700 19800 15700 3 0 0 0 -1 -1
P 19700 15700 19700 15900 1 0 1
{
T 19758 15761 5 4 0 1 0 0 1
pinnumber=1
T 19758 15761 5 4 0 0 0 0 1
pinseq=1
T 19758 15761 5 4 0 1 0 0 1
pinlabel=1
T 19758 15761 5 4 0 1 0 0 1
pintype=pwr
}
T 19900 15650 8 10 0 0 0 0 1
net=GND:1
]
N 8600 11500 8600 12600 4
N 8600 12600 11400 12600 4
C 9600 11700 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 9400 12100 9400 11900 3 0 0 0 -1 -1
L 9400 12400 9400 12200 3 0 0 0 -1 -1
L 9200 12200 9600 12200 3 0 0 0 -1 -1
L 9200 12100 9600 12100 3 0 0 0 -1 -1
P 9400 12600 9400 12400 1 0 0
{
T 9350 12450 5 8 0 1 90 0 1
pinnumber=2
T 9450 12450 5 8 0 1 90 2 1
pinseq=2
T 9400 12400 9 8 0 1 90 6 1
pinlabel=2
T 9400 12400 5 8 0 1 90 8 1
pintype=pas
}
P 9400 11700 9400 11900 1 0 0
{
T 9350 11850 5 8 0 1 90 6 1
pinnumber=1
T 9450 11850 5 8 0 1 90 8 1
pinseq=1
T 9400 11900 9 8 0 1 90 0 1
pinlabel=1
T 9400 11900 5 8 0 1 90 2 1
pintype=pas
}
T 8700 11900 5 10 0 0 90 0 1
symversion=0.1
T 8500 11900 5 10 0 0 90 0 1
numslots=0
T 8300 11900 5 10 0 0 90 0 1
description=capacitor
T 9100 11900 8 10 0 1 90 0 1
refdes=C?
T 8900 11900 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 8900 11900 5 10 0 0 90 0 1
device=CAPACITOR
T 8700 11900 5 10 0 0 90 0 1
symversion=0.1
T 9200 12300 5 10 1 1 180 0 1
refdes=C208
T 9200 12100 5 10 1 1 180 0 1
value=10uf
T 9600 11700 5 10 0 0 0 0 1
footprint=1206_pol
}
C 10600 11700 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 10400 12100 10400 11900 3 0 0 0 -1 -1
L 10400 12400 10400 12200 3 0 0 0 -1 -1
L 10200 12200 10600 12200 3 0 0 0 -1 -1
L 10200 12100 10600 12100 3 0 0 0 -1 -1
P 10400 12600 10400 12400 1 0 0
{
T 10350 12450 5 8 0 1 90 0 1
pinnumber=2
T 10450 12450 5 8 0 1 90 2 1
pinseq=2
T 10400 12400 9 8 0 1 90 6 1
pinlabel=2
T 10400 12400 5 8 0 1 90 8 1
pintype=pas
}
P 10400 11700 10400 11900 1 0 0
{
T 10350 11850 5 8 0 1 90 6 1
pinnumber=1
T 10450 11850 5 8 0 1 90 8 1
pinseq=1
T 10400 11900 9 8 0 1 90 0 1
pinlabel=1
T 10400 11900 5 8 0 1 90 2 1
pintype=pas
}
T 9700 11900 5 10 0 0 90 0 1
symversion=0.1
T 9500 11900 5 10 0 0 90 0 1
numslots=0
T 9300 11900 5 10 0 0 90 0 1
description=capacitor
T 10100 11900 8 10 0 1 90 0 1
refdes=C?
T 9900 11900 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 9900 11900 5 10 0 0 90 0 1
device=CAPACITOR
T 9700 11900 5 10 0 0 90 0 1
symversion=0.1
T 10200 12300 5 10 1 1 180 0 1
refdes=C209
T 10200 12100 5 10 1 1 180 0 1
value=0.1uf
T 10600 11700 5 10 0 0 0 0 1
footprint=my_0603_sm
}
C 11600 11700 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 11400 12100 11400 11900 3 0 0 0 -1 -1
L 11400 12400 11400 12200 3 0 0 0 -1 -1
L 11200 12200 11600 12200 3 0 0 0 -1 -1
L 11200 12100 11600 12100 3 0 0 0 -1 -1
P 11400 12600 11400 12400 1 0 0
{
T 11350 12450 5 8 0 1 90 0 1
pinnumber=2
T 11450 12450 5 8 0 1 90 2 1
pinseq=2
T 11400 12400 9 8 0 1 90 6 1
pinlabel=2
T 11400 12400 5 8 0 1 90 8 1
pintype=pas
}
P 11400 11700 11400 11900 1 0 0
{
T 11350 11850 5 8 0 1 90 6 1
pinnumber=1
T 11450 11850 5 8 0 1 90 8 1
pinseq=1
T 11400 11900 9 8 0 1 90 0 1
pinlabel=1
T 11400 11900 5 8 0 1 90 2 1
pintype=pas
}
T 10700 11900 5 10 0 0 90 0 1
symversion=0.1
T 10500 11900 5 10 0 0 90 0 1
numslots=0
T 10300 11900 5 10 0 0 90 0 1
description=capacitor
T 11100 11900 8 10 0 1 90 0 1
refdes=C?
T 10900 11900 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 10900 11900 5 10 0 0 90 0 1
device=CAPACITOR
T 10700 11900 5 10 0 0 90 0 1
symversion=0.1
T 11200 12300 5 10 1 1 180 0 1
refdes=C210
T 11200 12100 5 10 1 1 180 0 1
value=0.01uf
T 11600 11700 5 10 0 0 0 0 1
footprint=my_0603_sm
}
C 9300 11400 1 0 0 EMBEDDEDgnd-1.sym
[
L 9380 11410 9420 11410 3 0 0 0 -1 -1
L 9355 11450 9445 11450 3 0 0 0 -1 -1
L 9300 11500 9500 11500 3 0 0 0 -1 -1
P 9400 11500 9400 11700 1 0 1
{
T 9458 11561 5 4 0 1 0 0 1
pinnumber=1
T 9458 11561 5 4 0 0 0 0 1
pinseq=1
T 9458 11561 5 4 0 1 0 0 1
pinlabel=1
T 9458 11561 5 4 0 1 0 0 1
pintype=pwr
}
T 9600 11450 8 10 0 0 0 0 1
net=GND:1
]
C 10300 11400 1 0 0 EMBEDDEDgnd-1.sym
[
L 10380 11410 10420 11410 3 0 0 0 -1 -1
L 10355 11450 10445 11450 3 0 0 0 -1 -1
L 10300 11500 10500 11500 3 0 0 0 -1 -1
P 10400 11500 10400 11700 1 0 1
{
T 10458 11561 5 4 0 1 0 0 1
pinnumber=1
T 10458 11561 5 4 0 0 0 0 1
pinseq=1
T 10458 11561 5 4 0 1 0 0 1
pinlabel=1
T 10458 11561 5 4 0 1 0 0 1
pintype=pwr
}
T 10600 11450 8 10 0 0 0 0 1
net=GND:1
]
C 11300 11400 1 0 0 EMBEDDEDgnd-1.sym
[
L 11380 11410 11420 11410 3 0 0 0 -1 -1
L 11355 11450 11445 11450 3 0 0 0 -1 -1
L 11300 11500 11500 11500 3 0 0 0 -1 -1
P 11400 11500 11400 11700 1 0 1
{
T 11458 11561 5 4 0 1 0 0 1
pinnumber=1
T 11458 11561 5 4 0 0 0 0 1
pinseq=1
T 11458 11561 5 4 0 1 0 0 1
pinlabel=1
T 11458 11561 5 4 0 1 0 0 1
pintype=pwr
}
T 11600 11450 8 10 0 0 0 0 1
net=GND:1
]
N 8600 11500 8200 11500 4
N 16400 15700 16400 15300 4
N 5300 14100 13600 14100 4
T 21800 9500 9 10 1 0 0 0 1
RX Only
T 21900 14500 9 10 1 0 0 0 1
TX  / RX
C 3500 14000 1 0 0 EMBEDDEDresistor-1.sym
[
T 3800 14400 5 10 0 0 0 0 1
device=RESISTOR
T 3700 14300 8 10 0 1 0 0 1
refdes=R?
T 3500 14000 8 10 0 1 0 0 1
pins=2
T 3500 14000 8 10 0 1 0 0 1
class=DISCRETE
L 4100 14200 4000 14000 3 0 0 0 -1 -1
L 4000 14000 3900 14200 3 0 0 0 -1 -1
L 3900 14200 3800 14000 3 0 0 0 -1 -1
L 3800 14000 3700 14200 3 0 0 0 -1 -1
L 4100 14200 4200 14000 3 0 0 0 -1 -1
L 4200 14000 4250 14100 3 0 0 0 -1 -1
P 4400 14100 4250 14100 1 0 0
{
T 4300 14150 5 8 0 1 0 0 1
pinnumber=2
T 4300 14150 5 8 0 0 0 0 1
pinseq=2
T 4300 14150 5 8 0 1 0 0 1
pinlabel=2
T 4300 14150 5 8 0 1 0 0 1
pintype=pas
}
P 3500 14100 3652 14100 1 0 0
{
T 3600 14150 5 8 0 1 0 0 1
pinnumber=1
T 3600 14150 5 8 0 0 0 0 1
pinseq=1
T 3600 14150 5 8 0 1 0 0 1
pinlabel=1
T 3600 14150 5 8 0 1 0 0 1
pintype=pas
}
L 3701 14200 3650 14100 3 0 0 0 -1 -1
]
{
T 3800 14400 5 10 0 0 0 0 1
device=RESISTOR
T 3700 14600 5 10 1 1 0 0 1
refdes=R201
T 4200 14500 5 10 1 1 180 0 1
value=37.4 1%
T 3500 14000 5 10 0 0 270 0 1
footprint=my_0603_sm
}
C 4500 13200 1 90 0 EMBEDDEDresistor-1.sym
[
T 4100 13500 5 10 0 0 90 0 1
device=RESISTOR
T 4200 13400 8 10 0 1 90 0 1
refdes=R?
T 4500 13200 8 10 0 1 90 0 1
pins=2
T 4500 13200 8 10 0 1 90 0 1
class=DISCRETE
L 4300 13800 4500 13700 3 0 0 0 -1 -1
L 4500 13700 4300 13600 3 0 0 0 -1 -1
L 4300 13600 4500 13500 3 0 0 0 -1 -1
L 4500 13500 4300 13400 3 0 0 0 -1 -1
L 4300 13800 4500 13900 3 0 0 0 -1 -1
L 4500 13900 4400 13950 3 0 0 0 -1 -1
P 4400 14100 4400 13950 1 0 0
{
T 4350 14000 5 8 0 1 90 0 1
pinnumber=2
T 4350 14000 5 8 0 0 90 0 1
pinseq=2
T 4350 14000 5 8 0 1 90 0 1
pinlabel=2
T 4350 14000 5 8 0 1 90 0 1
pintype=pas
}
P 4400 13200 4400 13352 1 0 0
{
T 4350 13300 5 8 0 1 90 0 1
pinnumber=1
T 4350 13300 5 8 0 0 90 0 1
pinseq=1
T 4350 13300 5 8 0 1 90 0 1
pinlabel=1
T 4350 13300 5 8 0 1 90 0 1
pintype=pas
}
L 4300 13401 4400 13350 3 0 0 0 -1 -1
]
{
T 4100 13500 5 10 0 0 90 0 1
device=RESISTOR
T 4200 13800 5 10 1 1 180 0 1
refdes=R202
T 3600 13400 5 10 1 1 0 0 1
value=14.3 1%
T 4500 13200 5 10 0 0 0 0 1
footprint=my_0603_sm
}
C 4400 14000 1 0 0 EMBEDDEDresistor-1.sym
[
T 4700 14400 5 10 0 0 0 0 1
device=RESISTOR
T 4600 14300 8 10 0 1 0 0 1
refdes=R?
T 4400 14000 8 10 0 1 0 0 1
pins=2
T 4400 14000 8 10 0 1 0 0 1
class=DISCRETE
L 5000 14200 4900 14000 3 0 0 0 -1 -1
L 4900 14000 4800 14200 3 0 0 0 -1 -1
L 4800 14200 4700 14000 3 0 0 0 -1 -1
L 4700 14000 4600 14200 3 0 0 0 -1 -1
L 5000 14200 5100 14000 3 0 0 0 -1 -1
L 5100 14000 5150 14100 3 0 0 0 -1 -1
P 5300 14100 5150 14100 1 0 0
{
T 5200 14150 5 8 0 1 0 0 1
pinnumber=2
T 5200 14150 5 8 0 0 0 0 1
pinseq=2
T 5200 14150 5 8 0 1 0 0 1
pinlabel=2
T 5200 14150 5 8 0 1 0 0 1
pintype=pas
}
P 4400 14100 4552 14100 1 0 0
{
T 4500 14150 5 8 0 1 0 0 1
pinnumber=1
T 4500 14150 5 8 0 0 0 0 1
pinseq=1
T 4500 14150 5 8 0 1 0 0 1
pinlabel=1
T 4500 14150 5 8 0 1 0 0 1
pintype=pas
}
L 4601 14200 4550 14100 3 0 0 0 -1 -1
]
{
T 4700 14400 5 10 0 0 0 0 1
device=RESISTOR
T 4600 14600 5 10 1 1 0 0 1
refdes=R203
T 5100 14500 5 10 1 1 180 0 1
value=37.4 1%
T 4400 14000 5 10 0 0 270 0 1
footprint=my_0603_sm
}
T 3800 14900 9 10 1 0 0 0 1
-17db 50ohm 
C 4300 12900 1 0 0 EMBEDDEDgnd-1.sym
[
T 4600 12950 8 10 0 0 0 0 1
net=GND:1
L 4380 12910 4420 12910 3 0 0 0 -1 -1
L 4355 12950 4445 12950 3 0 0 0 -1 -1
L 4300 13000 4500 13000 3 0 0 0 -1 -1
P 4400 13000 4400 13200 1 0 1
{
T 4458 13061 5 4 0 1 0 0 1
pinnumber=1
T 4458 13061 5 4 0 0 0 0 1
pinseq=1
T 4458 13061 5 4 0 1 0 0 1
pinlabel=1
T 4458 13061 5 4 0 1 0 0 1
pintype=pwr
}
]
C 14800 13600 1 0 0 EMBEDDEDMAR-8A+.sym
[
T 15700 14100 5 10 0 0 0 0 1
device=MAR-8A+
T 15450 14475 8 10 0 1 0 0 1
refdes=U?
T 14795 13595 8 10 0 1 0 0 1
footprint=VV105
P 15300 14600 15300 14400 1 0 0
{
T 15200 14450 5 6 0 1 0 0 1
pintype=pas
T 15050 14450 5 6 1 1 0 0 1
pinlabel=GND
T 15200 14450 5 6 0 0 0 0 1
pinseq=4
T 15200 14450 5 6 0 0 0 0 1
pinnumber=4
}
P 15300 13800 15300 13600 1 0 1
{
T 15200 13650 5 6 0 1 0 0 1
pintype=pas
T 15050 13650 5 6 1 1 0 0 1
pinlabel=GND
T 15200 13650 5 6 0 0 0 0 1
pinseq=2
T 15200 13650 5 6 0 1 0 0 1
pinnumber=2
}
V 15300 14101 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 14800 14100 15000 14100 1 0 0
{
T 14900 14150 5 6 0 1 0 0 1
pintype=pas
T 14850 14150 5 6 1 1 0 0 1
pinlabel=IN
T 14900 14150 5 6 0 0 0 0 1
pinseq=1
T 14900 14150 5 6 0 0 0 0 1
pinnumber=1
}
L 15200 14100 14984 14100 3 0 0 0 -1 -1
L 15300 14400 15300 14240 3 0 0 0 -1 -1
L 15300 13800 15300 13960 3 0 0 0 -1 -1
L 15200 14300 15500 14100 3 0 1 0 -1 -1
L 15500 14100 15200 13900 3 0 1 0 -1 -1
L 15200 13900 15200 14300 3 0 1 0 -1 -1
L 15500 14100 15600 14100 3 0 1 0 -1 -1
P 15800 14100 15600 14100 1 0 0
{
T 15700 14150 5 6 0 1 0 6 1
pintype=pas
T 15630 14145 5 6 1 1 0 0 1
pinlabel=OUT
T 15700 14150 5 6 0 0 0 6 1
pinseq=3
T 15695 14145 5 6 0 0 0 0 1
pinnumber=3
}
]
{
T 15500 13400 5 10 1 1 0 0 1
device=ERA-3+
T 15550 13675 5 10 1 1 0 0 1
refdes=U201
T 14795 13595 5 10 0 1 0 0 1
footprint=MINICIRCUITS_VV105
}
C 20300 10500 1 270 0 EMBEDDEDsolder_jumper_3.sym
[
A 20800 10000 200 0 180 3 0 0 0 -1 -1
A 20800 9400 200 180 180 3 0 0 0 -1 -1
T 21100 9800 8 10 0 1 270 0 1
refdes=JP?
L 21000 9400 20600 9400 3 0 0 0 -1 -1
L 21000 10000 20600 10000 3 0 0 0 -1 -1
B 20600 9500 400 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 20800 9200 20800 8900 1 0 1
{
T 20845 9105 5 8 1 1 270 0 1
pinnumber=3
T 20850 9050 5 8 0 0 270 0 1
pinseq=3
T 20795 9255 5 8 0 1 270 6 1
pinlabel=3
T 20850 9050 5 8 0 1 270 0 1
pintype=pas
}
P 20300 9700 20600 9700 1 0 0
{
T 20550 9805 5 8 1 1 90 6 1
pinnumber=2
T 20500 9650 5 8 0 0 180 0 1
pinseq=2
T 20655 9700 5 8 0 1 0 0 1
pinlabel=2
T 20500 9650 5 8 0 1 180 0 1
pintype=pas
}
P 20800 10200 20800 10500 1 0 1
{
T 20845 10295 5 8 1 1 270 6 1
pinnumber=1
T 20750 10350 5 8 0 0 90 0 1
pinseq=1
T 20795 10145 5 8 0 1 270 0 1
pinlabel=1
T 20750 10350 5 8 0 1 90 0 1
pintype=pas
}
T 23400 12900 8 10 0 0 270 0 1
pins=34
T 23200 12900 8 10 0 0 270 0 1
class=IO
T 23000 12900 8 10 0 0 270 0 1
device=HEADER46
]
{
T 23000 12900 5 10 0 0 270 0 1
device=HEADER46
T 20000 10100 5 10 1 1 0 0 1
refdes=JP201
T 20300 10500 5 10 0 0 0 0 1
footprint=SOLDER_JUMPER_50OHM_3
}
N 21900 8900 20800 8900 4
N 18200 9700 20300 9700 4
N 3100 9900 2900 9900 4
C 1700 2000 1 0 0 EMBEDDEDshield.sym
[
P 2100 2000 2100 2200 1 0 0
{
T 2100 2000 5 10 0 0 0 0 1
pintype=unknown
T 2050 2105 5 10 1 1 90 6 1
pinnumber=1
T 2100 2000 5 10 0 0 0 0 1
pinseq=0
}
L 1800 2900 1700 2800 3 0 0 0 -1 -1
L 1900 2900 1700 2700 3 0 0 0 -1 -1
L 2000 2900 1700 2600 3 0 0 0 -1 -1
L 2100 2900 1700 2500 3 0 0 0 -1 -1
L 2200 2900 1700 2400 3 0 0 0 -1 -1
L 2300 2900 1700 2300 3 0 0 0 -1 -1
L 2400 2900 1700 2200 3 0 0 0 -1 -1
L 2400 2800 1800 2200 3 0 0 0 -1 -1
L 2400 2700 1900 2200 3 0 0 0 -1 -1
L 2400 2600 2000 2200 3 0 0 0 -1 -1
L 2400 2500 2100 2200 3 0 0 0 -1 -1
L 2400 2400 2200 2200 3 0 0 0 -1 -1
L 2300 2200 2400 2300 3 0 0 0 -1 -1
B 1700 2200 700 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2000 3000 8 10 0 1 0 0 1
refdes=SH?
T 2000 3000 8 10 0 1 0 0 1
device=SHIELD
]
{
T 2000 3000 5 10 0 1 0 0 1
device=SHIELD
T 1700 2000 5 10 0 0 0 0 1
footprint=SHIELD-650-650_Lairdtech
T 2000 3000 5 10 1 1 0 0 1
refdes=SH1
}
C 2700 2000 1 0 0 EMBEDDEDshield.sym
[
P 3100 2000 3100 2200 1 0 0
{
T 3100 2000 5 10 0 0 0 0 1
pintype=unknown
T 3050 2105 5 10 1 1 90 6 1
pinnumber=1
T 3100 2000 5 10 0 0 0 0 1
pinseq=0
}
L 2800 2900 2700 2800 3 0 0 0 -1 -1
L 2900 2900 2700 2700 3 0 0 0 -1 -1
L 3000 2900 2700 2600 3 0 0 0 -1 -1
L 3100 2900 2700 2500 3 0 0 0 -1 -1
L 3200 2900 2700 2400 3 0 0 0 -1 -1
L 3300 2900 2700 2300 3 0 0 0 -1 -1
L 3400 2900 2700 2200 3 0 0 0 -1 -1
L 3400 2800 2800 2200 3 0 0 0 -1 -1
L 3400 2700 2900 2200 3 0 0 0 -1 -1
L 3400 2600 3000 2200 3 0 0 0 -1 -1
L 3400 2500 3100 2200 3 0 0 0 -1 -1
L 3400 2400 3200 2200 3 0 0 0 -1 -1
L 3300 2200 3400 2300 3 0 0 0 -1 -1
B 2700 2200 700 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 3000 3000 8 10 0 1 0 0 1
refdes=SH?
T 3000 3000 8 10 0 1 0 0 1
device=SHIELD
]
{
T 3000 3000 5 10 0 1 0 0 1
device=SHIELD
T 2700 2000 5 10 0 0 0 0 1
footprint=SHIELD-650-650_Lairdtech
T 3000 3000 5 10 1 1 0 0 1
refdes=SH2
}
C 2000 1700 1 0 0 EMBEDDEDgnd-1.sym
[
L 2080 1710 2120 1710 3 0 0 0 -1 -1
L 2055 1750 2145 1750 3 0 0 0 -1 -1
L 2000 1800 2200 1800 3 0 0 0 -1 -1
P 2100 1800 2100 2000 1 0 1
{
T 2158 1861 5 4 0 1 0 0 1
pintype=pwr
T 2158 1861 5 4 0 1 0 0 1
pinlabel=1
T 2158 1861 5 4 0 0 0 0 1
pinseq=1
T 2158 1861 5 4 0 1 0 0 1
pinnumber=1
}
T 2300 1750 8 10 0 0 0 0 1
net=GND:1
]
C 3000 1700 1 0 0 EMBEDDEDgnd-1.sym
[
L 3080 1710 3120 1710 3 0 0 0 -1 -1
L 3055 1750 3145 1750 3 0 0 0 -1 -1
L 3000 1800 3200 1800 3 0 0 0 -1 -1
P 3100 1800 3100 2000 1 0 1
{
T 3158 1861 5 4 0 1 0 0 1
pintype=pwr
T 3158 1861 5 4 0 1 0 0 1
pinlabel=1
T 3158 1861 5 4 0 0 0 0 1
pinseq=1
T 3158 1861 5 4 0 1 0 0 1
pinnumber=1
}
T 3300 1750 8 10 0 0 0 0 1
net=GND:1
]
C 11100 9400 1 0 0 EMBEDDEDpe4283.sym
[
B 11500 9400 1400 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 12900 9900 13300 9900 1 0 1
{
T 13050 9850 5 10 0 1 180 6 1
pintype=pas
T 12845 9895 5 10 1 1 0 6 1
pinlabel=V2
T 13050 9850 5 10 0 0 180 6 1
pinseq=6
T 12995 9945 5 10 1 1 0 0 1
pinnumber=6
}
P 11100 9900 11500 9900 1 0 0
{
T 11100 9900 5 10 0 0 0 0 1
pinseq=1
T 11405 9945 5 10 1 1 0 6 1
pinnumber=1
T 11555 9895 5 10 1 1 0 0 1
pinlabel=RF1
T 11100 9900 5 10 0 0 0 0 1
pintype=pas
}
P 11100 9700 11500 9700 1 0 0
{
T 11100 9700 5 10 0 0 0 0 1
pinseq=2
T 11405 9745 5 10 1 1 0 6 1
pinnumber=2
T 11555 9695 5 10 1 1 0 0 1
pinlabel=GND
T 11100 9700 5 10 0 0 0 0 1
pintype=pas
}
P 11100 9500 11500 9500 1 0 0
{
T 11100 9500 5 10 0 0 0 0 1
pinseq=3
T 11405 9545 5 10 1 1 0 6 1
pinnumber=3
T 11555 9495 5 10 1 1 0 0 1
pinlabel=RF2
T 11100 9500 5 10 0 0 0 0 1
pintype=pas
}
P 13300 9500 12900 9500 1 0 0
{
T 13300 9500 5 10 0 0 180 0 1
pinseq=4
T 12995 9545 5 10 1 1 0 0 1
pinnumber=4
T 12845 9495 5 10 1 1 0 6 1
pinlabel=V1
T 13300 9500 5 10 0 0 180 0 1
pintype=pas
}
P 13300 9700 12900 9700 1 0 0
{
T 13300 9700 5 10 0 0 0 6 1
pinseq=5
T 12995 9745 5 10 1 1 0 0 1
pinnumber=5
T 12845 9695 5 10 1 1 0 6 1
pinlabel=RFC
T 13300 9700 5 10 0 0 0 6 1
pintype=pas
}
T 11495 10100 8 10 0 1 0 0 1
refdes=U?
T 12095 10100 8 10 0 1 0 0 1
device=PE4283
T 11095 9100 8 10 0 1 0 0 1
footprint=SOT26
]
{
T 11495 10100 5 10 1 1 0 0 1
refdes=U205
T 12095 10100 5 10 1 1 0 0 1
device=PE4239
T 11095 9100 5 10 0 1 0 0 1
footprint=SOT326
}
C 7000 9400 1 0 1 EMBEDDEDpe4283.sym
[
B 5200 9400 1400 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 5200 9900 4800 9900 1 0 1
{
T 5050 9850 5 10 0 1 180 0 1
pintype=pas
T 5255 9895 5 10 1 1 0 0 1
pinlabel=V2
T 5050 9850 5 10 0 0 180 0 1
pinseq=6
T 5105 9945 5 10 1 1 0 6 1
pinnumber=6
}
P 7000 9900 6600 9900 1 0 0
{
T 7000 9900 5 10 0 0 0 6 1
pinseq=1
T 6695 9945 5 10 1 1 0 0 1
pinnumber=1
T 6545 9895 5 10 1 1 0 6 1
pinlabel=RF1
T 7000 9900 5 10 0 0 0 6 1
pintype=pas
}
P 7000 9700 6600 9700 1 0 0
{
T 7000 9700 5 10 0 0 0 6 1
pinseq=2
T 6695 9745 5 10 1 1 0 0 1
pinnumber=2
T 6545 9695 5 10 1 1 0 6 1
pinlabel=GND
T 7000 9700 5 10 0 0 0 6 1
pintype=pas
}
P 7000 9500 6600 9500 1 0 0
{
T 7000 9500 5 10 0 0 0 6 1
pinseq=3
T 6695 9545 5 10 1 1 0 0 1
pinnumber=3
T 6545 9495 5 10 1 1 0 6 1
pinlabel=RF2
T 7000 9500 5 10 0 0 0 6 1
pintype=pas
}
P 4800 9500 5200 9500 1 0 0
{
T 4800 9500 5 10 0 0 180 6 1
pinseq=4
T 5105 9545 5 10 1 1 0 6 1
pinnumber=4
T 5255 9495 5 10 1 1 0 0 1
pinlabel=V1
T 4800 9500 5 10 0 0 180 6 1
pintype=pas
}
P 4800 9700 5200 9700 1 0 0
{
T 4800 9700 5 10 0 0 0 0 1
pinseq=5
T 5105 9745 5 10 1 1 0 6 1
pinnumber=5
T 5255 9695 5 10 1 1 0 0 1
pinlabel=RFC
T 4800 9700 5 10 0 0 0 0 1
pintype=pas
}
T 6605 10100 8 10 0 1 0 6 1
refdes=U?
T 6005 10100 8 10 0 1 0 6 1
device=PE4283
T 7005 9100 8 10 0 1 0 6 1
footprint=SOT26
]
{
T 6605 10100 5 10 1 1 0 6 1
refdes=U203
T 6005 10100 5 10 1 1 0 6 1
device=PE4239
T 7005 9100 5 10 0 1 0 6 1
footprint=SOT326
}
N 3100 9700 4800 9700 4
N 11100 9900 10600 9900 4
N 7000 9900 7200 9900 4
C 10600 9400 1 0 0 EMBEDDEDgnd-1.sym
[
L 10680 9410 10720 9410 3 0 0 0 -1 -1
L 10655 9450 10745 9450 3 0 0 0 -1 -1
L 10600 9500 10800 9500 3 0 0 0 -1 -1
P 10700 9500 10700 9700 1 0 1
{
T 10758 9561 5 4 0 1 0 0 1
pinnumber=1
T 10758 9561 5 4 0 0 0 0 1
pinseq=1
T 10758 9561 5 4 0 1 0 0 1
pinlabel=1
T 10758 9561 5 4 0 1 0 0 1
pintype=pwr
}
T 10900 9450 8 10 0 0 0 0 1
net=GND:1
]
C 7300 9400 1 0 0 EMBEDDEDgnd-1.sym
[
L 7380 9410 7420 9410 3 0 0 0 -1 -1
L 7355 9450 7445 9450 3 0 0 0 -1 -1
L 7300 9500 7500 9500 3 0 0 0 -1 -1
P 7400 9500 7400 9700 1 0 1
{
T 7458 9561 5 4 0 1 0 0 1
pinnumber=1
T 7458 9561 5 4 0 0 0 0 1
pinseq=1
T 7458 9561 5 4 0 1 0 0 1
pinlabel=1
T 7458 9561 5 4 0 1 0 0 1
pintype=pwr
}
T 7600 9450 8 10 0 0 0 0 1
net=GND:1
]
N 7000 9700 7400 9700 4
N 11100 9700 10700 9700 4
N 7000 9500 7000 8800 4
N 7000 8800 11100 8800 4
N 11100 8800 11100 9500 4
N 3100 9900 3100 9700 4
T 8800 11800 9 10 1 0 0 0 1
Tant.
T 17100 16000 9 10 1 0 0 0 1
Tant.
C 3000 7500 1 0 1 EMBEDDEDio-1.sym
[
P 3000 7600 2800 7600 1 0 0
{
T 2750 7850 5 10 0 0 0 6 1
pintype=io
T 2750 7950 5 10 0 0 0 6 1
pinseq=1
T 2750 7750 9 10 0 0 0 6 1
pinlabel=I/O
T 2850 7650 5 10 0 1 0 0 1
pinnumber=1
}
L 2300 7700 2200 7600 3 0 0 0 -1 -1
L 2200 7600 2300 7500 3 0 0 0 -1 -1
L 2800 7600 2700 7500 3 0 0 0 -1 -1
L 2700 7700 2800 7600 3 0 0 0 -1 -1
L 2700 7700 2300 7700 3 0 0 0 -1 -1
L 2700 7500 2300 7500 3 0 0 0 -1 -1
T 2100 7700 5 10 0 0 0 6 1
net=IO:1
T 2800 8100 5 10 0 0 0 6 1
device=none
T 2800 8200 5 10 0 0 0 6 1
description=I/O module port
T 2100 7600 5 10 0 1 0 7 1
value=IO
]
{
T 2100 7700 5 10 0 0 0 6 1
net=SW1:1
T 2100 7600 5 10 1 1 0 7 1
value=SW1
}
N 4800 9900 4800 12900 4
N 4800 12900 13500 12900 4
N 13500 12900 13500 9900 4
N 13500 9900 13300 9900 4
N 4800 9500 4800 7200 4
N 4800 7200 13400 7200 4
N 13400 7200 13400 9500 4
N 13400 9500 13300 9500 4
N 2400 12100 4800 12100 4
N 3000 7600 4800 7600 4
C 17300 9500 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 17700 9700 17500 9700 3 0 0 0 -1 -1
L 18000 9700 17800 9700 3 0 0 0 -1 -1
L 17800 9900 17800 9500 3 0 0 0 -1 -1
L 17700 9900 17700 9500 3 0 0 0 -1 -1
P 18200 9700 18000 9700 1 0 0
{
T 18050 9750 5 8 0 1 0 0 1
pinnumber=2
T 18050 9650 5 8 0 1 0 2 1
pinseq=2
T 18000 9700 9 8 0 1 0 6 1
pinlabel=2
T 18000 9700 5 8 0 1 0 8 1
pintype=pas
}
P 17300 9700 17500 9700 1 0 0
{
T 17450 9750 5 8 0 1 0 6 1
pinnumber=1
T 17450 9650 5 8 0 1 0 8 1
pinseq=1
T 17500 9700 9 8 0 1 0 0 1
pinlabel=1
T 17500 9700 5 8 0 1 0 2 1
pintype=pas
}
T 17500 10400 5 10 0 0 0 0 1
symversion=0.1
T 17500 10600 5 10 0 0 0 0 1
numslots=0
T 17500 10800 5 10 0 0 0 0 1
description=capacitor
T 17500 10000 8 10 0 1 0 0 1
refdes=C?
T 17500 10200 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 17500 10200 5 10 0 0 0 0 1
device=CAPACITOR
T 17500 10200 5 10 1 1 0 0 1
refdes=C214
T 17500 10400 5 10 0 0 0 0 1
symversion=0.1
T 17500 10000 5 10 1 1 0 0 1
value=680pf
T 17300 9500 5 10 0 0 0 0 1
footprint=my_0603_sm
}
C 14700 9500 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 15100 9700 14900 9700 3 0 0 0 -1 -1
L 15400 9700 15200 9700 3 0 0 0 -1 -1
L 15200 9900 15200 9500 3 0 0 0 -1 -1
L 15100 9900 15100 9500 3 0 0 0 -1 -1
P 15600 9700 15400 9700 1 0 0
{
T 15450 9750 5 8 0 1 0 0 1
pinnumber=2
T 15450 9650 5 8 0 1 0 2 1
pinseq=2
T 15400 9700 9 8 0 1 0 6 1
pinlabel=2
T 15400 9700 5 8 0 1 0 8 1
pintype=pas
}
P 14700 9700 14900 9700 1 0 0
{
T 14850 9750 5 8 0 1 0 6 1
pinnumber=1
T 14850 9650 5 8 0 1 0 8 1
pinseq=1
T 14900 9700 9 8 0 1 0 0 1
pinlabel=1
T 14900 9700 5 8 0 1 0 2 1
pintype=pas
}
T 14900 10400 5 10 0 0 0 0 1
symversion=0.1
T 14900 10600 5 10 0 0 0 0 1
numslots=0
T 14900 10800 5 10 0 0 0 0 1
description=capacitor
T 14900 10000 8 10 0 1 0 0 1
refdes=C?
T 14900 10200 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 14900 10200 5 10 0 0 0 0 1
device=CAPACITOR
T 14900 10400 5 10 0 0 0 0 1
symversion=0.1
T 14700 9500 5 10 0 0 0 0 1
footprint=my_0603_sm
T 14900 10200 5 10 1 1 0 0 1
refdes=C212
T 14900 10000 5 10 1 1 0 0 1
value=680pf
}
C 16000 9500 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 16400 9700 16200 9700 3 0 0 0 -1 -1
L 16700 9700 16500 9700 3 0 0 0 -1 -1
L 16500 9900 16500 9500 3 0 0 0 -1 -1
L 16400 9900 16400 9500 3 0 0 0 -1 -1
P 16900 9700 16700 9700 1 0 0
{
T 16750 9750 5 8 0 1 0 0 1
pinnumber=2
T 16750 9650 5 8 0 1 0 2 1
pinseq=2
T 16700 9700 9 8 0 1 0 6 1
pinlabel=2
T 16700 9700 5 8 0 1 0 8 1
pintype=pas
}
P 16000 9700 16200 9700 1 0 0
{
T 16150 9750 5 8 0 1 0 6 1
pinnumber=1
T 16150 9650 5 8 0 1 0 8 1
pinseq=1
T 16200 9700 9 8 0 1 0 0 1
pinlabel=1
T 16200 9700 5 8 0 1 0 2 1
pintype=pas
}
T 16200 10400 5 10 0 0 0 0 1
symversion=0.1
T 16200 10600 5 10 0 0 0 0 1
numslots=0
T 16200 10800 5 10 0 0 0 0 1
description=capacitor
T 16200 10000 8 10 0 1 0 0 1
refdes=C?
T 16200 10200 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 16200 10200 5 10 0 0 0 0 1
device=CAPACITOR
T 16200 10400 5 10 0 0 0 0 1
symversion=0.1
T 16000 9500 5 10 0 0 0 0 1
footprint=my_0603_sm
T 16200 10200 5 10 1 1 0 0 1
refdes=C213
T 16200 10000 5 10 1 1 0 0 1
value=470pf
}
C 17200 8800 1 90 0 EMBEDDEDinductor-1.sym
[
P 17100 9700 17100 9550 1 0 0
{
T 17050 9600 5 8 0 1 90 0 1
pinnumber=2
T 17150 9600 5 8 0 1 90 2 1
pinseq=2
T 17100 9500 9 8 0 1 90 6 1
pinlabel=2
T 17100 9500 5 8 0 1 90 8 1
pintype=pas
}
P 17100 8800 17100 8950 1 0 0
{
T 17050 8900 5 8 0 1 90 6 1
pinnumber=1
T 17150 8900 5 8 0 1 90 8 1
pinseq=1
T 17100 9000 9 8 0 1 90 0 1
pinlabel=1
T 17100 9000 5 8 0 1 90 2 1
pintype=pas
}
A 17100 9037 75 90 180 3 0 0 0 -1 -1
A 17100 9179 75 90 180 3 0 0 0 -1 -1
A 17100 9321 75 90 180 3 0 0 0 -1 -1
A 17100 9463 75 90 180 3 0 0 0 -1 -1
L 17100 9538 17100 9550 3 0 0 0 -1 -1
L 17100 8950 17100 8962 3 0 0 0 -1 -1
A 17100 9108 4 270 180 3 0 0 0 -1 -1
A 17100 9250 4 270 180 3 0 0 0 -1 -1
A 17100 9392 4 270 180 3 0 0 0 -1 -1
T 16700 9000 5 10 0 0 90 0 1
device=INDUCTOR
T 16900 9000 8 10 0 1 90 0 1
refdes=L?
T 16100 9000 5 10 0 0 90 0 1
description=inductor
T 16300 9000 5 10 0 0 90 0 1
numslots=0
T 16500 9000 5 10 0 0 90 0 1
symversion=0.1
]
{
T 16700 9000 5 10 0 0 90 0 1
device=INDUCTOR
T 16900 9100 5 10 1 1 180 0 1
refdes=L204
T 16500 9000 5 10 0 0 90 0 1
symversion=0.1
T 17200 8800 5 10 0 0 0 0 1
footprint=my_0603
T 16400 8800 5 10 1 1 0 0 1
value=3.3uH
}
C 15900 8800 1 90 0 EMBEDDEDinductor-1.sym
[
P 15800 9700 15800 9550 1 0 0
{
T 15750 9600 5 8 0 1 90 0 1
pinnumber=2
T 15850 9600 5 8 0 1 90 2 1
pinseq=2
T 15800 9500 9 8 0 1 90 6 1
pinlabel=2
T 15800 9500 5 8 0 1 90 8 1
pintype=pas
}
P 15800 8800 15800 8950 1 0 0
{
T 15750 8900 5 8 0 1 90 6 1
pinnumber=1
T 15850 8900 5 8 0 1 90 8 1
pinseq=1
T 15800 9000 9 8 0 1 90 0 1
pinlabel=1
T 15800 9000 5 8 0 1 90 2 1
pintype=pas
}
A 15800 9037 75 90 180 3 0 0 0 -1 -1
A 15800 9179 75 90 180 3 0 0 0 -1 -1
A 15800 9321 75 90 180 3 0 0 0 -1 -1
A 15800 9463 75 90 180 3 0 0 0 -1 -1
L 15800 9538 15800 9550 3 0 0 0 -1 -1
L 15800 8950 15800 8962 3 0 0 0 -1 -1
A 15800 9108 4 270 180 3 0 0 0 -1 -1
A 15800 9250 4 270 180 3 0 0 0 -1 -1
A 15800 9392 4 270 180 3 0 0 0 -1 -1
T 15400 9000 5 10 0 0 90 0 1
device=INDUCTOR
T 15600 9000 8 10 0 1 90 0 1
refdes=L?
T 14800 9000 5 10 0 0 90 0 1
description=inductor
T 15000 9000 5 10 0 0 90 0 1
numslots=0
T 15200 9000 5 10 0 0 90 0 1
symversion=0.1
]
{
T 15400 9000 5 10 0 0 90 0 1
device=INDUCTOR
T 15600 9100 5 10 1 1 180 0 1
refdes=L203
T 15200 9000 5 10 0 0 90 0 1
symversion=0.1
T 15900 8800 5 10 0 0 0 0 1
footprint=my_0603
T 15100 8800 5 10 1 1 0 0 1
value=3.3uH
}
N 16900 9700 17300 9700 4
N 15600 9700 16000 9700 4
N 14700 9700 13300 9700 4
C 17000 8200 1 0 0 EMBEDDEDgnd-1.sym
[
L 17080 8210 17120 8210 3 0 0 0 -1 -1
L 17055 8250 17145 8250 3 0 0 0 -1 -1
L 17000 8300 17200 8300 3 0 0 0 -1 -1
P 17100 8300 17100 8500 1 0 1
{
T 17158 8361 5 4 0 1 0 0 1
pinnumber=1
T 17158 8361 5 4 0 0 0 0 1
pinseq=1
T 17158 8361 5 4 0 1 0 0 1
pinlabel=1
T 17158 8361 5 4 0 1 0 0 1
pintype=pwr
}
T 17300 8250 8 10 0 0 0 0 1
net=GND:1
]
C 15700 8200 1 0 0 EMBEDDEDgnd-1.sym
[
L 15780 8210 15820 8210 3 0 0 0 -1 -1
L 15755 8250 15845 8250 3 0 0 0 -1 -1
L 15700 8300 15900 8300 3 0 0 0 -1 -1
P 15800 8300 15800 8500 1 0 1
{
T 15858 8361 5 4 0 1 0 0 1
pinnumber=1
T 15858 8361 5 4 0 0 0 0 1
pinseq=1
T 15858 8361 5 4 0 1 0 0 1
pinlabel=1
T 15858 8361 5 4 0 1 0 0 1
pintype=pwr
}
T 16000 8250 8 10 0 0 0 0 1
net=GND:1
]
N 15800 8800 15800 8500 4
N 17100 8800 17100 8500 4
C 2200 12100 1 0 0 EMBEDDEDgeneric-power.sym
[
P 2400 12100 2400 12300 1 0 0
{
T 2450 12150 5 6 0 1 0 0 1
pintype=pwr
T 2450 12150 5 6 0 1 0 0 1
pinlabel=1
T 2450 12150 5 6 0 0 0 0 1
pinseq=1
T 2450 12150 5 6 0 1 0 0 1
pinnumber=1
}
L 2250 12300 2550 12300 3 0 0 0 -1 -1
T 2400 12350 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 2400 12350 5 10 0 1 0 3 1
net=DVDD:1
T 2200 12300 5 10 1 1 0 0 1
value=DVDD
}
C 18300 14700 1 0 0 EMBEDDEDgeneric-power.sym
[
P 18500 14700 18500 14900 1 0 0
{
T 18550 14750 5 6 0 1 0 0 1
pintype=pwr
T 18550 14750 5 6 0 1 0 0 1
pinlabel=1
T 18550 14750 5 6 0 0 0 0 1
pinseq=1
T 18550 14750 5 6 0 1 0 0 1
pinnumber=1
}
L 18350 14900 18650 14900 3 0 0 0 -1 -1
T 18500 14950 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 18500 14950 5 10 0 1 0 3 1
net=DVDD:1
T 18300 14900 5 10 1 1 0 0 1
value=DVDD
}
C 18300 13600 1 0 0 EMBEDDEDpe4283.sym
[
B 18700 13600 1400 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 20100 14100 20500 14100 1 0 1
{
T 20250 14050 5 10 0 1 180 6 1
pintype=pas
T 20045 14095 5 10 1 1 0 6 1
pinlabel=V2
T 20250 14050 5 10 0 0 180 6 1
pinseq=6
T 20195 14145 5 10 1 1 0 0 1
pinnumber=6
}
P 18300 14100 18700 14100 1 0 0
{
T 18300 14100 5 10 0 0 0 0 1
pinseq=1
T 18605 14145 5 10 1 1 0 6 1
pinnumber=1
T 18755 14095 5 10 1 1 0 0 1
pinlabel=RF1
T 18300 14100 5 10 0 0 0 0 1
pintype=pas
}
P 18300 13900 18700 13900 1 0 0
{
T 18300 13900 5 10 0 0 0 0 1
pinseq=2
T 18605 13945 5 10 1 1 0 6 1
pinnumber=2
T 18755 13895 5 10 1 1 0 0 1
pinlabel=GND
T 18300 13900 5 10 0 0 0 0 1
pintype=pas
}
P 18300 13700 18700 13700 1 0 0
{
T 18300 13700 5 10 0 0 0 0 1
pinseq=3
T 18605 13745 5 10 1 1 0 6 1
pinnumber=3
T 18755 13695 5 10 1 1 0 0 1
pinlabel=RF2
T 18300 13700 5 10 0 0 0 0 1
pintype=pas
}
P 20500 13700 20100 13700 1 0 0
{
T 20500 13700 5 10 0 0 180 0 1
pinseq=4
T 20195 13745 5 10 1 1 0 0 1
pinnumber=4
T 20045 13695 5 10 1 1 0 6 1
pinlabel=V1
T 20500 13700 5 10 0 0 180 0 1
pintype=pas
}
P 20500 13900 20100 13900 1 0 0
{
T 20500 13900 5 10 0 0 0 6 1
pinseq=5
T 20195 13945 5 10 1 1 0 0 1
pinnumber=5
T 20045 13895 5 10 1 1 0 6 1
pinlabel=RFC
T 20500 13900 5 10 0 0 0 6 1
pintype=pas
}
T 18695 14300 8 10 0 1 0 0 1
refdes=U?
T 19295 14300 8 10 0 1 0 0 1
device=PE4283
T 18295 13300 8 10 0 1 0 0 1
footprint=SOT26
]
{
T 18695 14300 5 10 1 1 0 0 1
refdes=U202
T 19295 14300 5 10 1 1 0 0 1
device=PE4239
T 18295 13300 5 10 0 1 0 0 1
footprint=SOT326
}
