# do processadorAOC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:11:51 on Feb 16,2025
# vlog -work work processadorAOC.vo 
# -- Compiling module MEMInstrucoes
# -- Compiling module hard_block
# 
# Top level modules:
# 	MEMInstrucoes
# End time: 20:11:54 on Feb 16,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:11:54 on Feb 16,2025
# vlog -work work Waveform32.vwf.vt 
# -- Compiling module MEMInstrucoes_vlg_vec_tst
# 
# Top level modules:
# 	MEMInstrucoes_vlg_vec_tst
# End time: 20:11:55 on Feb 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.MEMInstrucoes_vlg_vec_tst 
# Start time: 20:11:55 on Feb 16,2025
# Loading work.MEMInstrucoes_vlg_vec_tst
# Loading work.MEMInstrucoes
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 38141 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#26
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# ** Note: $finish    : Waveform32.vwf.vt(73)
#    Time: 1 us  Iteration: 0  Instance: /MEMInstrucoes_vlg_vec_tst
# End time: 20:12:11 on Feb 16,2025, Elapsed time: 0:00:16
# Errors: 0, Warnings: 1
