
Control_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000230a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001a  00800060  0000230a  0000239e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000008  0080007a  0080007a  000023b8  2**0
                  ALLOC
  3 .stab         0000261c  00000000  00000000  000023b8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001410  00000000  00000000  000049d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00005de4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00005f24  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00006094  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00007cdd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00008bc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00009978  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00009ad8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00009d65  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000a533  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 17 0d 	jmp	0x1a2e	; 0x1a2e <__vector_4>
      14:	0c 94 e4 0c 	jmp	0x19c8	; 0x19c8 <__vector_5>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 7d 0d 	jmp	0x1afa	; 0x1afa <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 4a 0d 	jmp	0x1a94	; 0x1a94 <__vector_9>
      28:	0c 94 b1 0c 	jmp	0x1962	; 0x1962 <__vector_10>
      2c:	0c 94 7e 0c 	jmp	0x18fc	; 0x18fc <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e0       	ldi	r30, 0x0A	; 10
      68:	f3 e2       	ldi	r31, 0x23	; 35
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 37       	cpi	r26, 0x7A	; 122
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	aa e7       	ldi	r26, 0x7A	; 122
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a2 38       	cpi	r26, 0x82	; 130
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 df 07 	call	0xfbe	; 0xfbe <main>
      8a:	0c 94 83 11 	jmp	0x2306	; 0x2306 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 4c 11 	jmp	0x2298	; 0x2298 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 68 11 	jmp	0x22d0	; 0x22d0 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 58 11 	jmp	0x22b0	; 0x22b0 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 74 11 	jmp	0x22e8	; 0x22e8 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 58 11 	jmp	0x22b0	; 0x22b0 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 74 11 	jmp	0x22e8	; 0x22e8 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 4c 11 	jmp	0x2298	; 0x2298 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 68 11 	jmp	0x22d0	; 0x22d0 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 58 11 	jmp	0x22b0	; 0x22b0 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 74 11 	jmp	0x22e8	; 0x22e8 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 58 11 	jmp	0x22b0	; 0x22b0 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 74 11 	jmp	0x22e8	; 0x22e8 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 58 11 	jmp	0x22b0	; 0x22b0 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 74 11 	jmp	0x22e8	; 0x22e8 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 5c 11 	jmp	0x22b8	; 0x22b8 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 78 11 	jmp	0x22f0	; 0x22f0 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <BUZZER_init>:


#include "Headers/Buzzer.h"


void BUZZER_init(void){
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	//set the direction of the Buzzer pin and initialize it to off
	GPIO_setupPinDirection(BUZZER_PORT , BUZZER_PIN , PIN_OUTPUT);
     b4e:	82 e0       	ldi	r24, 0x02	; 2
     b50:	67 e0       	ldi	r22, 0x07	; 7
     b52:	41 e0       	ldi	r20, 0x01	; 1
     b54:	0e 94 40 09 	call	0x1280	; 0x1280 <GPIO_setupPinDirection>
	GPIO_writePin(BUZZER_PORT , BUZZER_PIN , LOGIC_LOW);
     b58:	82 e0       	ldi	r24, 0x02	; 2
     b5a:	67 e0       	ldi	r22, 0x07	; 7
     b5c:	40 e0       	ldi	r20, 0x00	; 0
     b5e:	0e 94 2b 0a 	call	0x1456	; 0x1456 <GPIO_writePin>
}
     b62:	cf 91       	pop	r28
     b64:	df 91       	pop	r29
     b66:	08 95       	ret

00000b68 <BUZZER_On>:

//turn buzzer on
void BUZZER_On(){
     b68:	df 93       	push	r29
     b6a:	cf 93       	push	r28
     b6c:	cd b7       	in	r28, 0x3d	; 61
     b6e:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT , BUZZER_PIN , LOGIC_HIGH);
     b70:	82 e0       	ldi	r24, 0x02	; 2
     b72:	67 e0       	ldi	r22, 0x07	; 7
     b74:	41 e0       	ldi	r20, 0x01	; 1
     b76:	0e 94 2b 0a 	call	0x1456	; 0x1456 <GPIO_writePin>
}
     b7a:	cf 91       	pop	r28
     b7c:	df 91       	pop	r29
     b7e:	08 95       	ret

00000b80 <BUZZER_Off>:

//turn buzzer off
void BUZZER_Off(){
     b80:	df 93       	push	r29
     b82:	cf 93       	push	r28
     b84:	cd b7       	in	r28, 0x3d	; 61
     b86:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT , BUZZER_PIN , LOGIC_LOW);
     b88:	82 e0       	ldi	r24, 0x02	; 2
     b8a:	67 e0       	ldi	r22, 0x07	; 7
     b8c:	40 e0       	ldi	r20, 0x00	; 0
     b8e:	0e 94 2b 0a 	call	0x1456	; 0x1456 <GPIO_writePin>
}
     b92:	cf 91       	pop	r28
     b94:	df 91       	pop	r29
     b96:	08 95       	ret

00000b98 <DC_MOTOR_init>:
#include "Headers/DC_Motor.h"
#include "Headers/PWM.h"

//this function initializes the DC motor
void DC_MOTOR_init() {
     b98:	df 93       	push	r29
     b9a:	cf 93       	push	r28
     b9c:	cd b7       	in	r28, 0x3d	; 61
     b9e:	de b7       	in	r29, 0x3e	; 62
	//setting the direction of the Motor Pins
	GPIO_setupPinDirection(IN1_PORT, IN1_PIN, PIN_OUTPUT);
     ba0:	83 e0       	ldi	r24, 0x03	; 3
     ba2:	66 e0       	ldi	r22, 0x06	; 6
     ba4:	41 e0       	ldi	r20, 0x01	; 1
     ba6:	0e 94 40 09 	call	0x1280	; 0x1280 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(IN2_PORT, IN2_PIN, PIN_OUTPUT);
     baa:	83 e0       	ldi	r24, 0x03	; 3
     bac:	67 e0       	ldi	r22, 0x07	; 7
     bae:	41 e0       	ldi	r20, 0x01	; 1
     bb0:	0e 94 40 09 	call	0x1280	; 0x1280 <GPIO_setupPinDirection>

	//initiating the PINs with Logic zero (Stop state)
	GPIO_writePin(IN1_PORT, IN1_PIN, LOGIC_LOW);
     bb4:	83 e0       	ldi	r24, 0x03	; 3
     bb6:	66 e0       	ldi	r22, 0x06	; 6
     bb8:	40 e0       	ldi	r20, 0x00	; 0
     bba:	0e 94 2b 0a 	call	0x1456	; 0x1456 <GPIO_writePin>
	GPIO_writePin(IN2_PORT, IN2_PIN, LOGIC_LOW);
     bbe:	83 e0       	ldi	r24, 0x03	; 3
     bc0:	67 e0       	ldi	r22, 0x07	; 7
     bc2:	40 e0       	ldi	r20, 0x00	; 0
     bc4:	0e 94 2b 0a 	call	0x1456	; 0x1456 <GPIO_writePin>
}
     bc8:	cf 91       	pop	r28
     bca:	df 91       	pop	r29
     bcc:	08 95       	ret

00000bce <DC_MOTOR_Rotate>:

//this function sets the state (stop ,clockwise , anticlockwise) and speed (0% -> 100%);
void DC_MOTOR_Rotate(DcMotor_State state, uint8 speed) {
     bce:	df 93       	push	r29
     bd0:	cf 93       	push	r28
     bd2:	00 d0       	rcall	.+0      	; 0xbd4 <DC_MOTOR_Rotate+0x6>
     bd4:	00 d0       	rcall	.+0      	; 0xbd6 <DC_MOTOR_Rotate+0x8>
     bd6:	0f 92       	push	r0
     bd8:	cd b7       	in	r28, 0x3d	; 61
     bda:	de b7       	in	r29, 0x3e	; 62
     bdc:	8a 83       	std	Y+2, r24	; 0x02
     bde:	6b 83       	std	Y+3, r22	; 0x03
	uint8 duty_cycle = 0;
     be0:	19 82       	std	Y+1, r1	; 0x01

	//calculate the duty cycle of the PWM signal actuating the motor
	duty_cycle = (speed * 255) / 100;
     be2:	8b 81       	ldd	r24, Y+3	; 0x03
     be4:	48 2f       	mov	r20, r24
     be6:	50 e0       	ldi	r21, 0x00	; 0
     be8:	ca 01       	movw	r24, r20
     bea:	9c 01       	movw	r18, r24
     bec:	22 0f       	add	r18, r18
     bee:	33 1f       	adc	r19, r19
     bf0:	c9 01       	movw	r24, r18
     bf2:	96 95       	lsr	r25
     bf4:	98 2f       	mov	r25, r24
     bf6:	88 27       	eor	r24, r24
     bf8:	97 95       	ror	r25
     bfa:	87 95       	ror	r24
     bfc:	82 1b       	sub	r24, r18
     bfe:	93 0b       	sbc	r25, r19
     c00:	84 0f       	add	r24, r20
     c02:	95 1f       	adc	r25, r21
     c04:	24 e6       	ldi	r18, 0x64	; 100
     c06:	30 e0       	ldi	r19, 0x00	; 0
     c08:	b9 01       	movw	r22, r18
     c0a:	0e 94 03 11 	call	0x2206	; 0x2206 <__divmodhi4>
     c0e:	cb 01       	movw	r24, r22
     c10:	89 83       	std	Y+1, r24	; 0x01

	//the switch case is dependent on the state sent by the function
	switch (state) {
     c12:	8a 81       	ldd	r24, Y+2	; 0x02
     c14:	28 2f       	mov	r18, r24
     c16:	30 e0       	ldi	r19, 0x00	; 0
     c18:	3d 83       	std	Y+5, r19	; 0x05
     c1a:	2c 83       	std	Y+4, r18	; 0x04
     c1c:	8c 81       	ldd	r24, Y+4	; 0x04
     c1e:	9d 81       	ldd	r25, Y+5	; 0x05
     c20:	81 30       	cpi	r24, 0x01	; 1
     c22:	91 05       	cpc	r25, r1
     c24:	b9 f0       	breq	.+46     	; 0xc54 <DC_MOTOR_Rotate+0x86>
     c26:	2c 81       	ldd	r18, Y+4	; 0x04
     c28:	3d 81       	ldd	r19, Y+5	; 0x05
     c2a:	22 30       	cpi	r18, 0x02	; 2
     c2c:	31 05       	cpc	r19, r1
     c2e:	01 f1       	breq	.+64     	; 0xc70 <DC_MOTOR_Rotate+0xa2>
     c30:	8c 81       	ldd	r24, Y+4	; 0x04
     c32:	9d 81       	ldd	r25, Y+5	; 0x05
     c34:	00 97       	sbiw	r24, 0x00	; 0
     c36:	49 f5       	brne	.+82     	; 0xc8a <DC_MOTOR_Rotate+0xbc>

	case Stop:
		GPIO_writePin(IN1_PORT, IN1_PIN, LOGIC_LOW);
     c38:	83 e0       	ldi	r24, 0x03	; 3
     c3a:	66 e0       	ldi	r22, 0x06	; 6
     c3c:	40 e0       	ldi	r20, 0x00	; 0
     c3e:	0e 94 2b 0a 	call	0x1456	; 0x1456 <GPIO_writePin>
		GPIO_writePin(IN2_PORT, IN2_PIN, LOGIC_LOW);
     c42:	83 e0       	ldi	r24, 0x03	; 3
     c44:	67 e0       	ldi	r22, 0x07	; 7
     c46:	40 e0       	ldi	r20, 0x00	; 0
     c48:	0e 94 2b 0a 	call	0x1456	; 0x1456 <GPIO_writePin>
		PWM_Timer0_Start(duty_cycle);
     c4c:	89 81       	ldd	r24, Y+1	; 0x01
     c4e:	0e 94 85 08 	call	0x110a	; 0x110a <PWM_Timer0_Start>
     c52:	1b c0       	rjmp	.+54     	; 0xc8a <DC_MOTOR_Rotate+0xbc>
		break;

	case CLockWise:
		GPIO_writePin(IN1_PORT, IN1_PIN, LOGIC_HIGH);
     c54:	83 e0       	ldi	r24, 0x03	; 3
     c56:	66 e0       	ldi	r22, 0x06	; 6
     c58:	41 e0       	ldi	r20, 0x01	; 1
     c5a:	0e 94 2b 0a 	call	0x1456	; 0x1456 <GPIO_writePin>
		GPIO_writePin(IN2_PORT, IN2_PIN, LOGIC_LOW);
     c5e:	83 e0       	ldi	r24, 0x03	; 3
     c60:	67 e0       	ldi	r22, 0x07	; 7
     c62:	40 e0       	ldi	r20, 0x00	; 0
     c64:	0e 94 2b 0a 	call	0x1456	; 0x1456 <GPIO_writePin>
		PWM_Timer0_Start(duty_cycle);
     c68:	89 81       	ldd	r24, Y+1	; 0x01
     c6a:	0e 94 85 08 	call	0x110a	; 0x110a <PWM_Timer0_Start>
     c6e:	0d c0       	rjmp	.+26     	; 0xc8a <DC_MOTOR_Rotate+0xbc>
		break;

	case AntiClockwise:
		GPIO_writePin(IN1_PORT, IN1_PIN, LOGIC_LOW);
     c70:	83 e0       	ldi	r24, 0x03	; 3
     c72:	66 e0       	ldi	r22, 0x06	; 6
     c74:	40 e0       	ldi	r20, 0x00	; 0
     c76:	0e 94 2b 0a 	call	0x1456	; 0x1456 <GPIO_writePin>
		GPIO_writePin(IN2_PORT, IN2_PIN, LOGIC_HIGH);
     c7a:	83 e0       	ldi	r24, 0x03	; 3
     c7c:	67 e0       	ldi	r22, 0x07	; 7
     c7e:	41 e0       	ldi	r20, 0x01	; 1
     c80:	0e 94 2b 0a 	call	0x1456	; 0x1456 <GPIO_writePin>
		PWM_Timer0_Start(duty_cycle);
     c84:	89 81       	ldd	r24, Y+1	; 0x01
     c86:	0e 94 85 08 	call	0x110a	; 0x110a <PWM_Timer0_Start>
		break;
	}
}
     c8a:	0f 90       	pop	r0
     c8c:	0f 90       	pop	r0
     c8e:	0f 90       	pop	r0
     c90:	0f 90       	pop	r0
     c92:	0f 90       	pop	r0
     c94:	cf 91       	pop	r28
     c96:	df 91       	pop	r29
     c98:	08 95       	ret

00000c9a <calcTime>:

/*******************************************************************************
 *                            FUNCTIONS DEFINITIONS                            *
 *******************************************************************************/

void calcTime(void) {
     c9a:	df 93       	push	r29
     c9c:	cf 93       	push	r28
     c9e:	cd b7       	in	r28, 0x3d	; 61
     ca0:	de b7       	in	r29, 0x3e	; 62
	g_tick++;
     ca2:	80 91 7a 00 	lds	r24, 0x007A
     ca6:	90 91 7b 00 	lds	r25, 0x007B
     caa:	01 96       	adiw	r24, 0x01	; 1
     cac:	90 93 7b 00 	sts	0x007B, r25
     cb0:	80 93 7a 00 	sts	0x007A, r24
}
     cb4:	cf 91       	pop	r28
     cb6:	df 91       	pop	r29
     cb8:	08 95       	ret

00000cba <Recieve_Password>:

void Recieve_Password(void) {
     cba:	df 93       	push	r29
     cbc:	cf 93       	push	r28
     cbe:	cd b7       	in	r28, 0x3d	; 61
     cc0:	de b7       	in	r29, 0x3e	; 62
     cc2:	60 97       	sbiw	r28, 0x10	; 16
     cc4:	0f b6       	in	r0, 0x3f	; 63
     cc6:	f8 94       	cli
     cc8:	de bf       	out	0x3e, r29	; 62
     cca:	0f be       	out	0x3f, r0	; 63
     ccc:	cd bf       	out	0x3d, r28	; 61
	while (UART_recieveByte() != SAVE)
     cce:	0e 94 88 10 	call	0x2110	; 0x2110 <UART_recieveByte>
     cd2:	82 30       	cpi	r24, 0x02	; 2
     cd4:	e1 f7       	brne	.-8      	; 0xcce <Recieve_Password+0x14>
		;
	uint8 pass, count_key;
	for (count_key = 5; count_key > 0; count_key--) {
     cd6:	85 e0       	ldi	r24, 0x05	; 5
     cd8:	8f 87       	std	Y+15, r24	; 0x0f
     cda:	83 c0       	rjmp	.+262    	; 0xde2 <Recieve_Password+0x128>

		UART_sendByte(M2_READY);
     cdc:	80 e2       	ldi	r24, 0x20	; 32
     cde:	0e 94 71 10 	call	0x20e2	; 0x20e2 <UART_sendByte>
		pass = UART_recieveByte();
     ce2:	0e 94 88 10 	call	0x2110	; 0x2110 <UART_recieveByte>
     ce6:	88 8b       	std	Y+16, r24	; 0x10
		EEPROM_writeByte((0x0311 + count_key), pass);
     ce8:	8f 85       	ldd	r24, Y+15	; 0x0f
     cea:	88 2f       	mov	r24, r24
     cec:	90 e0       	ldi	r25, 0x00	; 0
     cee:	8f 5e       	subi	r24, 0xEF	; 239
     cf0:	9c 4f       	sbci	r25, 0xFC	; 252
     cf2:	68 89       	ldd	r22, Y+16	; 0x10
     cf4:	0e 94 9f 08 	call	0x113e	; 0x113e <EEPROM_writeByte>
     cf8:	80 e0       	ldi	r24, 0x00	; 0
     cfa:	90 e0       	ldi	r25, 0x00	; 0
     cfc:	ac e8       	ldi	r26, 0x8C	; 140
     cfe:	b2 e4       	ldi	r27, 0x42	; 66
     d00:	8b 87       	std	Y+11, r24	; 0x0b
     d02:	9c 87       	std	Y+12, r25	; 0x0c
     d04:	ad 87       	std	Y+13, r26	; 0x0d
     d06:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     d08:	6b 85       	ldd	r22, Y+11	; 0x0b
     d0a:	7c 85       	ldd	r23, Y+12	; 0x0c
     d0c:	8d 85       	ldd	r24, Y+13	; 0x0d
     d0e:	9e 85       	ldd	r25, Y+14	; 0x0e
     d10:	20 e0       	ldi	r18, 0x00	; 0
     d12:	30 e0       	ldi	r19, 0x00	; 0
     d14:	4a ef       	ldi	r20, 0xFA	; 250
     d16:	54 e4       	ldi	r21, 0x44	; 68
     d18:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d1c:	dc 01       	movw	r26, r24
     d1e:	cb 01       	movw	r24, r22
     d20:	8f 83       	std	Y+7, r24	; 0x07
     d22:	98 87       	std	Y+8, r25	; 0x08
     d24:	a9 87       	std	Y+9, r26	; 0x09
     d26:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     d28:	6f 81       	ldd	r22, Y+7	; 0x07
     d2a:	78 85       	ldd	r23, Y+8	; 0x08
     d2c:	89 85       	ldd	r24, Y+9	; 0x09
     d2e:	9a 85       	ldd	r25, Y+10	; 0x0a
     d30:	20 e0       	ldi	r18, 0x00	; 0
     d32:	30 e0       	ldi	r19, 0x00	; 0
     d34:	40 e8       	ldi	r20, 0x80	; 128
     d36:	5f e3       	ldi	r21, 0x3F	; 63
     d38:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     d3c:	88 23       	and	r24, r24
     d3e:	2c f4       	brge	.+10     	; 0xd4a <Recieve_Password+0x90>
		__ticks = 1;
     d40:	81 e0       	ldi	r24, 0x01	; 1
     d42:	90 e0       	ldi	r25, 0x00	; 0
     d44:	9e 83       	std	Y+6, r25	; 0x06
     d46:	8d 83       	std	Y+5, r24	; 0x05
     d48:	3f c0       	rjmp	.+126    	; 0xdc8 <Recieve_Password+0x10e>
	else if (__tmp > 65535)
     d4a:	6f 81       	ldd	r22, Y+7	; 0x07
     d4c:	78 85       	ldd	r23, Y+8	; 0x08
     d4e:	89 85       	ldd	r24, Y+9	; 0x09
     d50:	9a 85       	ldd	r25, Y+10	; 0x0a
     d52:	20 e0       	ldi	r18, 0x00	; 0
     d54:	3f ef       	ldi	r19, 0xFF	; 255
     d56:	4f e7       	ldi	r20, 0x7F	; 127
     d58:	57 e4       	ldi	r21, 0x47	; 71
     d5a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     d5e:	18 16       	cp	r1, r24
     d60:	4c f5       	brge	.+82     	; 0xdb4 <Recieve_Password+0xfa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     d62:	6b 85       	ldd	r22, Y+11	; 0x0b
     d64:	7c 85       	ldd	r23, Y+12	; 0x0c
     d66:	8d 85       	ldd	r24, Y+13	; 0x0d
     d68:	9e 85       	ldd	r25, Y+14	; 0x0e
     d6a:	20 e0       	ldi	r18, 0x00	; 0
     d6c:	30 e0       	ldi	r19, 0x00	; 0
     d6e:	40 e2       	ldi	r20, 0x20	; 32
     d70:	51 e4       	ldi	r21, 0x41	; 65
     d72:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d76:	dc 01       	movw	r26, r24
     d78:	cb 01       	movw	r24, r22
     d7a:	bc 01       	movw	r22, r24
     d7c:	cd 01       	movw	r24, r26
     d7e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d82:	dc 01       	movw	r26, r24
     d84:	cb 01       	movw	r24, r22
     d86:	9e 83       	std	Y+6, r25	; 0x06
     d88:	8d 83       	std	Y+5, r24	; 0x05
     d8a:	0f c0       	rjmp	.+30     	; 0xdaa <Recieve_Password+0xf0>
     d8c:	88 ec       	ldi	r24, 0xC8	; 200
     d8e:	90 e0       	ldi	r25, 0x00	; 0
     d90:	9c 83       	std	Y+4, r25	; 0x04
     d92:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     d94:	8b 81       	ldd	r24, Y+3	; 0x03
     d96:	9c 81       	ldd	r25, Y+4	; 0x04
     d98:	01 97       	sbiw	r24, 0x01	; 1
     d9a:	f1 f7       	brne	.-4      	; 0xd98 <Recieve_Password+0xde>
     d9c:	9c 83       	std	Y+4, r25	; 0x04
     d9e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     da0:	8d 81       	ldd	r24, Y+5	; 0x05
     da2:	9e 81       	ldd	r25, Y+6	; 0x06
     da4:	01 97       	sbiw	r24, 0x01	; 1
     da6:	9e 83       	std	Y+6, r25	; 0x06
     da8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     daa:	8d 81       	ldd	r24, Y+5	; 0x05
     dac:	9e 81       	ldd	r25, Y+6	; 0x06
     dae:	00 97       	sbiw	r24, 0x00	; 0
     db0:	69 f7       	brne	.-38     	; 0xd8c <Recieve_Password+0xd2>
     db2:	14 c0       	rjmp	.+40     	; 0xddc <Recieve_Password+0x122>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     db4:	6f 81       	ldd	r22, Y+7	; 0x07
     db6:	78 85       	ldd	r23, Y+8	; 0x08
     db8:	89 85       	ldd	r24, Y+9	; 0x09
     dba:	9a 85       	ldd	r25, Y+10	; 0x0a
     dbc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     dc0:	dc 01       	movw	r26, r24
     dc2:	cb 01       	movw	r24, r22
     dc4:	9e 83       	std	Y+6, r25	; 0x06
     dc6:	8d 83       	std	Y+5, r24	; 0x05
     dc8:	8d 81       	ldd	r24, Y+5	; 0x05
     dca:	9e 81       	ldd	r25, Y+6	; 0x06
     dcc:	9a 83       	std	Y+2, r25	; 0x02
     dce:	89 83       	std	Y+1, r24	; 0x01
     dd0:	89 81       	ldd	r24, Y+1	; 0x01
     dd2:	9a 81       	ldd	r25, Y+2	; 0x02
     dd4:	01 97       	sbiw	r24, 0x01	; 1
     dd6:	f1 f7       	brne	.-4      	; 0xdd4 <Recieve_Password+0x11a>
     dd8:	9a 83       	std	Y+2, r25	; 0x02
     dda:	89 83       	std	Y+1, r24	; 0x01

void Recieve_Password(void) {
	while (UART_recieveByte() != SAVE)
		;
	uint8 pass, count_key;
	for (count_key = 5; count_key > 0; count_key--) {
     ddc:	8f 85       	ldd	r24, Y+15	; 0x0f
     dde:	81 50       	subi	r24, 0x01	; 1
     de0:	8f 87       	std	Y+15, r24	; 0x0f
     de2:	8f 85       	ldd	r24, Y+15	; 0x0f
     de4:	88 23       	and	r24, r24
     de6:	09 f0       	breq	.+2      	; 0xdea <Recieve_Password+0x130>
     de8:	79 cf       	rjmp	.-270    	; 0xcdc <Recieve_Password+0x22>
		pass = UART_recieveByte();
		EEPROM_writeByte((0x0311 + count_key), pass);
		_delay_ms(70);
	}

	UART_sendByte(END_SAVING);
     dea:	83 e0       	ldi	r24, 0x03	; 3
     dec:	0e 94 71 10 	call	0x20e2	; 0x20e2 <UART_sendByte>
}
     df0:	60 96       	adiw	r28, 0x10	; 16
     df2:	0f b6       	in	r0, 0x3f	; 63
     df4:	f8 94       	cli
     df6:	de bf       	out	0x3e, r29	; 62
     df8:	0f be       	out	0x3f, r0	; 63
     dfa:	cd bf       	out	0x3d, r28	; 61
     dfc:	cf 91       	pop	r28
     dfe:	df 91       	pop	r29
     e00:	08 95       	ret

00000e02 <Check_Password>:

void Check_Password(const Timer_ConfigType *Config_Ptr) {
     e02:	df 93       	push	r29
     e04:	cf 93       	push	r28
     e06:	00 d0       	rcall	.+0      	; 0xe08 <Check_Password+0x6>
     e08:	00 d0       	rcall	.+0      	; 0xe0a <Check_Password+0x8>
     e0a:	00 d0       	rcall	.+0      	; 0xe0c <Check_Password+0xa>
     e0c:	cd b7       	in	r28, 0x3d	; 61
     e0e:	de b7       	in	r29, 0x3e	; 62
     e10:	9e 83       	std	Y+6, r25	; 0x06
     e12:	8d 83       	std	Y+5, r24	; 0x05
	while (UART_recieveByte() != CHECK_PASS)
     e14:	0e 94 88 10 	call	0x2110	; 0x2110 <UART_recieveByte>
     e18:	84 30       	cpi	r24, 0x04	; 4
     e1a:	e1 f7       	brne	.-8      	; 0xe14 <Check_Password+0x12>
		;

	uint8 pass = 0, pass_saved = 0, error, count_pass;
     e1c:	1b 82       	std	Y+3, r1	; 0x03
     e1e:	1c 82       	std	Y+4, r1	; 0x04
	for (count_pass = 5; count_pass > 0; count_pass--) {
     e20:	85 e0       	ldi	r24, 0x05	; 5
     e22:	89 83       	std	Y+1, r24	; 0x01
     e24:	1c c0       	rjmp	.+56     	; 0xe5e <Check_Password+0x5c>
		pass = UART_recieveByte();
     e26:	0e 94 88 10 	call	0x2110	; 0x2110 <UART_recieveByte>
     e2a:	8b 83       	std	Y+3, r24	; 0x03

		EEPROM_readByte((0x0311 + count_pass), &pass_saved);
     e2c:	89 81       	ldd	r24, Y+1	; 0x01
     e2e:	88 2f       	mov	r24, r24
     e30:	90 e0       	ldi	r25, 0x00	; 0
     e32:	8f 5e       	subi	r24, 0xEF	; 239
     e34:	9c 4f       	sbci	r25, 0xFC	; 252
     e36:	9e 01       	movw	r18, r28
     e38:	2c 5f       	subi	r18, 0xFC	; 252
     e3a:	3f 4f       	sbci	r19, 0xFF	; 255
     e3c:	b9 01       	movw	r22, r18
     e3e:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <EEPROM_readByte>
		if (pass != pass_saved) {
     e42:	9c 81       	ldd	r25, Y+4	; 0x04
     e44:	8b 81       	ldd	r24, Y+3	; 0x03
     e46:	89 17       	cp	r24, r25
     e48:	21 f0       	breq	.+8      	; 0xe52 <Check_Password+0x50>
			UART_sendByte(ERROR_PASS);
     e4a:	80 e0       	ldi	r24, 0x00	; 0
     e4c:	0e 94 71 10 	call	0x20e2	; 0x20e2 <UART_sendByte>
     e50:	03 c0       	rjmp	.+6      	; 0xe58 <Check_Password+0x56>
		} else {

			UART_sendByte(CONTINUE_PASS);
     e52:	85 e0       	ldi	r24, 0x05	; 5
     e54:	0e 94 71 10 	call	0x20e2	; 0x20e2 <UART_sendByte>
void Check_Password(const Timer_ConfigType *Config_Ptr) {
	while (UART_recieveByte() != CHECK_PASS)
		;

	uint8 pass = 0, pass_saved = 0, error, count_pass;
	for (count_pass = 5; count_pass > 0; count_pass--) {
     e58:	89 81       	ldd	r24, Y+1	; 0x01
     e5a:	81 50       	subi	r24, 0x01	; 1
     e5c:	89 83       	std	Y+1, r24	; 0x01
     e5e:	89 81       	ldd	r24, Y+1	; 0x01
     e60:	88 23       	and	r24, r24
     e62:	09 f7       	brne	.-62     	; 0xe26 <Check_Password+0x24>
		} else {

			UART_sendByte(CONTINUE_PASS);
		}
	}
	error = UART_recieveByte();
     e64:	0e 94 88 10 	call	0x2110	; 0x2110 <UART_recieveByte>
     e68:	8a 83       	std	Y+2, r24	; 0x02
	if (error < 3) {
     e6a:	8a 81       	ldd	r24, Y+2	; 0x02
     e6c:	83 30       	cpi	r24, 0x03	; 3
     e6e:	28 f4       	brcc	.+10     	; 0xe7a <Check_Password+0x78>
		Check_Password(Config_Ptr);
     e70:	8d 81       	ldd	r24, Y+5	; 0x05
     e72:	9e 81       	ldd	r25, Y+6	; 0x06
     e74:	0e 94 01 07 	call	0xe02	; 0xe02 <Check_Password>
     e78:	15 c0       	rjmp	.+42     	; 0xea4 <Check_Password+0xa2>
	} else if (error == 3) {
     e7a:	8a 81       	ldd	r24, Y+2	; 0x02
     e7c:	83 30       	cpi	r24, 0x03	; 3
     e7e:	91 f4       	brne	.+36     	; 0xea4 <Check_Password+0xa2>
		Timer_init(Config_Ptr);
     e80:	8d 81       	ldd	r24, Y+5	; 0x05
     e82:	9e 81       	ldd	r25, Y+6	; 0x06
     e84:	0e 94 b0 0d 	call	0x1b60	; 0x1b60 <Timer_init>
		g_tick = 0;
     e88:	10 92 7b 00 	sts	0x007B, r1
     e8c:	10 92 7a 00 	sts	0x007A, r1
     e90:	02 c0       	rjmp	.+4      	; 0xe96 <Check_Password+0x94>
		while (g_tick != 60) {
			BUZZER_On();
     e92:	0e 94 b4 05 	call	0xb68	; 0xb68 <BUZZER_On>
	if (error < 3) {
		Check_Password(Config_Ptr);
	} else if (error == 3) {
		Timer_init(Config_Ptr);
		g_tick = 0;
		while (g_tick != 60) {
     e96:	80 91 7a 00 	lds	r24, 0x007A
     e9a:	90 91 7b 00 	lds	r25, 0x007B
     e9e:	8c 33       	cpi	r24, 0x3C	; 60
     ea0:	91 05       	cpc	r25, r1
     ea2:	b9 f7       	brne	.-18     	; 0xe92 <Check_Password+0x90>
			BUZZER_On();
		}
	}
}
     ea4:	26 96       	adiw	r28, 0x06	; 6
     ea6:	0f b6       	in	r0, 0x3f	; 63
     ea8:	f8 94       	cli
     eaa:	de bf       	out	0x3e, r29	; 62
     eac:	0f be       	out	0x3f, r0	; 63
     eae:	cd bf       	out	0x3d, r28	; 61
     eb0:	cf 91       	pop	r28
     eb2:	df 91       	pop	r29
     eb4:	08 95       	ret

00000eb6 <Open_door>:

void Open_door(const Timer_ConfigType *Config_Ptr) {
     eb6:	df 93       	push	r29
     eb8:	cf 93       	push	r28
     eba:	00 d0       	rcall	.+0      	; 0xebc <Open_door+0x6>
     ebc:	cd b7       	in	r28, 0x3d	; 61
     ebe:	de b7       	in	r29, 0x3e	; 62
     ec0:	9a 83       	std	Y+2, r25	; 0x02
     ec2:	89 83       	std	Y+1, r24	; 0x01
	while (UART_recieveByte() != UNLOCK_DOOR)
     ec4:	0e 94 88 10 	call	0x2110	; 0x2110 <UART_recieveByte>
     ec8:	86 30       	cpi	r24, 0x06	; 6
     eca:	e1 f7       	brne	.-8      	; 0xec4 <Open_door+0xe>
		;

	Timer_init(Config_Ptr);
     ecc:	89 81       	ldd	r24, Y+1	; 0x01
     ece:	9a 81       	ldd	r25, Y+2	; 0x02
     ed0:	0e 94 b0 0d 	call	0x1b60	; 0x1b60 <Timer_init>

	g_tick = 0;
     ed4:	10 92 7b 00 	sts	0x007B, r1
     ed8:	10 92 7a 00 	sts	0x007A, r1
     edc:	04 c0       	rjmp	.+8      	; 0xee6 <Open_door+0x30>
	while (g_tick != 15) {
		DC_MOTOR_Rotate(CLockWise, 100);
     ede:	81 e0       	ldi	r24, 0x01	; 1
     ee0:	64 e6       	ldi	r22, 0x64	; 100
     ee2:	0e 94 e7 05 	call	0xbce	; 0xbce <DC_MOTOR_Rotate>
		;

	Timer_init(Config_Ptr);

	g_tick = 0;
	while (g_tick != 15) {
     ee6:	80 91 7a 00 	lds	r24, 0x007A
     eea:	90 91 7b 00 	lds	r25, 0x007B
     eee:	8f 30       	cpi	r24, 0x0F	; 15
     ef0:	91 05       	cpc	r25, r1
     ef2:	a9 f7       	brne	.-22     	; 0xede <Open_door+0x28>
		DC_MOTOR_Rotate(CLockWise, 100);
	}

	g_tick = 0;
     ef4:	10 92 7b 00 	sts	0x007B, r1
     ef8:	10 92 7a 00 	sts	0x007A, r1
     efc:	04 c0       	rjmp	.+8      	; 0xf06 <Open_door+0x50>

	while (g_tick != 3) {
		DC_MOTOR_Rotate(Stop, 0);
     efe:	80 e0       	ldi	r24, 0x00	; 0
     f00:	60 e0       	ldi	r22, 0x00	; 0
     f02:	0e 94 e7 05 	call	0xbce	; 0xbce <DC_MOTOR_Rotate>
		DC_MOTOR_Rotate(CLockWise, 100);
	}

	g_tick = 0;

	while (g_tick != 3) {
     f06:	80 91 7a 00 	lds	r24, 0x007A
     f0a:	90 91 7b 00 	lds	r25, 0x007B
     f0e:	83 30       	cpi	r24, 0x03	; 3
     f10:	91 05       	cpc	r25, r1
     f12:	a9 f7       	brne	.-22     	; 0xefe <Open_door+0x48>
     f14:	04 c0       	rjmp	.+8      	; 0xf1e <Open_door+0x68>
		DC_MOTOR_Rotate(Stop, 0);
	}

	while (g_tick != 3) {
		DC_MOTOR_Rotate(Stop, 0);
     f16:	80 e0       	ldi	r24, 0x00	; 0
     f18:	60 e0       	ldi	r22, 0x00	; 0
     f1a:	0e 94 e7 05 	call	0xbce	; 0xbce <DC_MOTOR_Rotate>

	while (g_tick != 3) {
		DC_MOTOR_Rotate(Stop, 0);
	}

	while (g_tick != 3) {
     f1e:	80 91 7a 00 	lds	r24, 0x007A
     f22:	90 91 7b 00 	lds	r25, 0x007B
     f26:	83 30       	cpi	r24, 0x03	; 3
     f28:	91 05       	cpc	r25, r1
     f2a:	a9 f7       	brne	.-22     	; 0xf16 <Open_door+0x60>
		DC_MOTOR_Rotate(Stop, 0);
	}

	if(PIR_getState()){
     f2c:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <PIR_getState>
     f30:	88 23       	and	r24, r24
     f32:	19 f0       	breq	.+6      	; 0xf3a <Open_door+0x84>
		UART_sendByte(HOLD_DOOR);
     f34:	87 e0       	ldi	r24, 0x07	; 7
     f36:	0e 94 71 10 	call	0x20e2	; 0x20e2 <UART_sendByte>
	}
	while(PIR_getState()){
     f3a:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <PIR_getState>
     f3e:	88 23       	and	r24, r24
     f40:	e1 f7       	brne	.-8      	; 0xf3a <Open_door+0x84>
	}

	UART_sendByte(CLOSE_DOOR);
     f42:	88 e0       	ldi	r24, 0x08	; 8
     f44:	0e 94 71 10 	call	0x20e2	; 0x20e2 <UART_sendByte>

	g_tick = 0;
     f48:	10 92 7b 00 	sts	0x007B, r1
     f4c:	10 92 7a 00 	sts	0x007A, r1
     f50:	04 c0       	rjmp	.+8      	; 0xf5a <Open_door+0xa4>

	while (g_tick != 15) {
		DC_MOTOR_Rotate(AntiClockwise, 100);
     f52:	82 e0       	ldi	r24, 0x02	; 2
     f54:	64 e6       	ldi	r22, 0x64	; 100
     f56:	0e 94 e7 05 	call	0xbce	; 0xbce <DC_MOTOR_Rotate>

	UART_sendByte(CLOSE_DOOR);

	g_tick = 0;

	while (g_tick != 15) {
     f5a:	80 91 7a 00 	lds	r24, 0x007A
     f5e:	90 91 7b 00 	lds	r25, 0x007B
     f62:	8f 30       	cpi	r24, 0x0F	; 15
     f64:	91 05       	cpc	r25, r1
     f66:	a9 f7       	brne	.-22     	; 0xf52 <Open_door+0x9c>
		DC_MOTOR_Rotate(AntiClockwise, 100);
	}

	DC_MOTOR_Rotate(Stop, 0);
     f68:	80 e0       	ldi	r24, 0x00	; 0
     f6a:	60 e0       	ldi	r22, 0x00	; 0
     f6c:	0e 94 e7 05 	call	0xbce	; 0xbce <DC_MOTOR_Rotate>

}
     f70:	0f 90       	pop	r0
     f72:	0f 90       	pop	r0
     f74:	cf 91       	pop	r28
     f76:	df 91       	pop	r29
     f78:	08 95       	ret

00000f7a <Main_Menue>:
void Main_Menue(const Timer_ConfigType *Config_Ptr) {
     f7a:	df 93       	push	r29
     f7c:	cf 93       	push	r28
     f7e:	00 d0       	rcall	.+0      	; 0xf80 <Main_Menue+0x6>
     f80:	cd b7       	in	r28, 0x3d	; 61
     f82:	de b7       	in	r29, 0x3e	; 62
     f84:	9a 83       	std	Y+2, r25	; 0x02
     f86:	89 83       	std	Y+1, r24	; 0x01

	Check_Password(Config_Ptr);
     f88:	89 81       	ldd	r24, Y+1	; 0x01
     f8a:	9a 81       	ldd	r25, Y+2	; 0x02
     f8c:	0e 94 01 07 	call	0xe02	; 0xe02 <Check_Password>

	if (UART_recieveByte() == 0) {
     f90:	0e 94 88 10 	call	0x2110	; 0x2110 <UART_recieveByte>
     f94:	88 23       	and	r24, r24
     f96:	61 f4       	brne	.+24     	; 0xfb0 <Main_Menue+0x36>
		if (UART_recieveByte() == '-') {
     f98:	0e 94 88 10 	call	0x2110	; 0x2110 <UART_recieveByte>
     f9c:	8d 32       	cpi	r24, 0x2D	; 45
     f9e:	19 f4       	brne	.+6      	; 0xfa6 <Main_Menue+0x2c>

			Recieve_Password();
     fa0:	0e 94 5d 06 	call	0xcba	; 0xcba <Recieve_Password>
     fa4:	07 c0       	rjmp	.+14     	; 0xfb4 <Main_Menue+0x3a>
		} else {

			Open_door(Config_Ptr);
     fa6:	89 81       	ldd	r24, Y+1	; 0x01
     fa8:	9a 81       	ldd	r25, Y+2	; 0x02
     faa:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <Open_door>
     fae:	02 c0       	rjmp	.+4      	; 0xfb4 <Main_Menue+0x3a>
		}
	}

	else {
		BUZZER_Off();
     fb0:	0e 94 c0 05 	call	0xb80	; 0xb80 <BUZZER_Off>
	}
}
     fb4:	0f 90       	pop	r0
     fb6:	0f 90       	pop	r0
     fb8:	cf 91       	pop	r28
     fba:	df 91       	pop	r29
     fbc:	08 95       	ret

00000fbe <main>:
int main(void) {
     fbe:	df 93       	push	r29
     fc0:	cf 93       	push	r28
     fc2:	cd b7       	in	r28, 0x3d	; 61
     fc4:	de b7       	in	r29, 0x3e	; 62
     fc6:	a0 97       	sbiw	r28, 0x20	; 32
     fc8:	0f b6       	in	r0, 0x3f	; 63
     fca:	f8 94       	cli
     fcc:	de bf       	out	0x3e, r29	; 62
     fce:	0f be       	out	0x3f, r0	; 63
     fd0:	cd bf       	out	0x3d, r28	; 61
	SREG |= (1 << 7);
     fd2:	af e5       	ldi	r26, 0x5F	; 95
     fd4:	b0 e0       	ldi	r27, 0x00	; 0
     fd6:	ef e5       	ldi	r30, 0x5F	; 95
     fd8:	f0 e0       	ldi	r31, 0x00	; 0
     fda:	80 81       	ld	r24, Z
     fdc:	80 68       	ori	r24, 0x80	; 128
     fde:	8c 93       	st	X, r24

	DC_MOTOR_init();
     fe0:	0e 94 cc 05 	call	0xb98	; 0xb98 <DC_MOTOR_init>
	BUZZER_init();
     fe4:	0e 94 a3 05 	call	0xb46	; 0xb46 <BUZZER_init>
	PIRSensor_init();
     fe8:	0e 94 6e 08 	call	0x10dc	; 0x10dc <PIRSensor_init>

	Timer_ConfigType Timer_Config = { 0, 6000, TIMER1, F_CPU_1024, CTC };
     fec:	ce 01       	movw	r24, r28
     fee:	01 96       	adiw	r24, 0x01	; 1
     ff0:	9b 8b       	std	Y+19, r25	; 0x13
     ff2:	8a 8b       	std	Y+18, r24	; 0x12
     ff4:	e2 e7       	ldi	r30, 0x72	; 114
     ff6:	f0 e0       	ldi	r31, 0x00	; 0
     ff8:	fd 8b       	std	Y+21, r31	; 0x15
     ffa:	ec 8b       	std	Y+20, r30	; 0x14
     ffc:	f7 e0       	ldi	r31, 0x07	; 7
     ffe:	fe 8b       	std	Y+22, r31	; 0x16
    1000:	ec 89       	ldd	r30, Y+20	; 0x14
    1002:	fd 89       	ldd	r31, Y+21	; 0x15
    1004:	00 80       	ld	r0, Z
    1006:	8c 89       	ldd	r24, Y+20	; 0x14
    1008:	9d 89       	ldd	r25, Y+21	; 0x15
    100a:	01 96       	adiw	r24, 0x01	; 1
    100c:	9d 8b       	std	Y+21, r25	; 0x15
    100e:	8c 8b       	std	Y+20, r24	; 0x14
    1010:	ea 89       	ldd	r30, Y+18	; 0x12
    1012:	fb 89       	ldd	r31, Y+19	; 0x13
    1014:	00 82       	st	Z, r0
    1016:	8a 89       	ldd	r24, Y+18	; 0x12
    1018:	9b 89       	ldd	r25, Y+19	; 0x13
    101a:	01 96       	adiw	r24, 0x01	; 1
    101c:	9b 8b       	std	Y+19, r25	; 0x13
    101e:	8a 8b       	std	Y+18, r24	; 0x12
    1020:	9e 89       	ldd	r25, Y+22	; 0x16
    1022:	91 50       	subi	r25, 0x01	; 1
    1024:	9e 8b       	std	Y+22, r25	; 0x16
    1026:	ee 89       	ldd	r30, Y+22	; 0x16
    1028:	ee 23       	and	r30, r30
    102a:	51 f7       	brne	.-44     	; 0x1000 <main+0x42>
	Timer_setCallBack(&calcTime, TIMER1);
    102c:	8d e4       	ldi	r24, 0x4D	; 77
    102e:	96 e0       	ldi	r25, 0x06	; 6
    1030:	61 e0       	ldi	r22, 0x01	; 1
    1032:	0e 94 37 0f 	call	0x1e6e	; 0x1e6e <Timer_setCallBack>

	TWI_ConfigType TWI_Config = { F_CPU_CLOCK, 0x02, 0x01 };
    1036:	ce 01       	movw	r24, r28
    1038:	08 96       	adiw	r24, 0x08	; 8
    103a:	98 8f       	std	Y+24, r25	; 0x18
    103c:	8f 8b       	std	Y+23, r24	; 0x17
    103e:	ef e6       	ldi	r30, 0x6F	; 111
    1040:	f0 e0       	ldi	r31, 0x00	; 0
    1042:	fa 8f       	std	Y+26, r31	; 0x1a
    1044:	e9 8f       	std	Y+25, r30	; 0x19
    1046:	f3 e0       	ldi	r31, 0x03	; 3
    1048:	fb 8f       	std	Y+27, r31	; 0x1b
    104a:	e9 8d       	ldd	r30, Y+25	; 0x19
    104c:	fa 8d       	ldd	r31, Y+26	; 0x1a
    104e:	00 80       	ld	r0, Z
    1050:	89 8d       	ldd	r24, Y+25	; 0x19
    1052:	9a 8d       	ldd	r25, Y+26	; 0x1a
    1054:	01 96       	adiw	r24, 0x01	; 1
    1056:	9a 8f       	std	Y+26, r25	; 0x1a
    1058:	89 8f       	std	Y+25, r24	; 0x19
    105a:	ef 89       	ldd	r30, Y+23	; 0x17
    105c:	f8 8d       	ldd	r31, Y+24	; 0x18
    105e:	00 82       	st	Z, r0
    1060:	8f 89       	ldd	r24, Y+23	; 0x17
    1062:	98 8d       	ldd	r25, Y+24	; 0x18
    1064:	01 96       	adiw	r24, 0x01	; 1
    1066:	98 8f       	std	Y+24, r25	; 0x18
    1068:	8f 8b       	std	Y+23, r24	; 0x17
    106a:	9b 8d       	ldd	r25, Y+27	; 0x1b
    106c:	91 50       	subi	r25, 0x01	; 1
    106e:	9b 8f       	std	Y+27, r25	; 0x1b
    1070:	eb 8d       	ldd	r30, Y+27	; 0x1b
    1072:	ee 23       	and	r30, r30
    1074:	51 f7       	brne	.-44     	; 0x104a <main+0x8c>

	UART_ConfigType UART_Config = { EIGHT, DISABLED, SINGLE, 9600 };
    1076:	ce 01       	movw	r24, r28
    1078:	0b 96       	adiw	r24, 0x0b	; 11
    107a:	9d 8f       	std	Y+29, r25	; 0x1d
    107c:	8c 8f       	std	Y+28, r24	; 0x1c
    107e:	e8 e6       	ldi	r30, 0x68	; 104
    1080:	f0 e0       	ldi	r31, 0x00	; 0
    1082:	ff 8f       	std	Y+31, r31	; 0x1f
    1084:	ee 8f       	std	Y+30, r30	; 0x1e
    1086:	f7 e0       	ldi	r31, 0x07	; 7
    1088:	f8 a3       	std	Y+32, r31	; 0x20
    108a:	ee 8d       	ldd	r30, Y+30	; 0x1e
    108c:	ff 8d       	ldd	r31, Y+31	; 0x1f
    108e:	00 80       	ld	r0, Z
    1090:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1092:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1094:	01 96       	adiw	r24, 0x01	; 1
    1096:	9f 8f       	std	Y+31, r25	; 0x1f
    1098:	8e 8f       	std	Y+30, r24	; 0x1e
    109a:	ec 8d       	ldd	r30, Y+28	; 0x1c
    109c:	fd 8d       	ldd	r31, Y+29	; 0x1d
    109e:	00 82       	st	Z, r0
    10a0:	8c 8d       	ldd	r24, Y+28	; 0x1c
    10a2:	9d 8d       	ldd	r25, Y+29	; 0x1d
    10a4:	01 96       	adiw	r24, 0x01	; 1
    10a6:	9d 8f       	std	Y+29, r25	; 0x1d
    10a8:	8c 8f       	std	Y+28, r24	; 0x1c
    10aa:	98 a1       	ldd	r25, Y+32	; 0x20
    10ac:	91 50       	subi	r25, 0x01	; 1
    10ae:	98 a3       	std	Y+32, r25	; 0x20
    10b0:	e8 a1       	ldd	r30, Y+32	; 0x20
    10b2:	ee 23       	and	r30, r30
    10b4:	51 f7       	brne	.-44     	; 0x108a <main+0xcc>
	TWI_init(&TWI_Config);
    10b6:	ce 01       	movw	r24, r28
    10b8:	08 96       	adiw	r24, 0x08	; 8
    10ba:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <TWI_init>
	UART_init(&UART_Config);
    10be:	ce 01       	movw	r24, r28
    10c0:	0b 96       	adiw	r24, 0x0b	; 11
    10c2:	0e 94 08 10 	call	0x2010	; 0x2010 <UART_init>
	while (UART_recieveByte() != M1_READY)
    10c6:	0e 94 88 10 	call	0x2110	; 0x2110 <UART_recieveByte>
    10ca:	80 31       	cpi	r24, 0x10	; 16
    10cc:	e1 f7       	brne	.-8      	; 0x10c6 <main+0x108>
		;
	Recieve_Password();
    10ce:	0e 94 5d 06 	call	0xcba	; 0xcba <Recieve_Password>

	while (1) {

		Main_Menue(&Timer_Config);
    10d2:	ce 01       	movw	r24, r28
    10d4:	01 96       	adiw	r24, 0x01	; 1
    10d6:	0e 94 bd 07 	call	0xf7a	; 0xf7a <Main_Menue>
    10da:	fb cf       	rjmp	.-10     	; 0x10d2 <main+0x114>

000010dc <PIRSensor_init>:
/*
 * Description :
 * Initializes the pir sensor pin direction.
*/
void PIRSensor_init(void)
{
    10dc:	df 93       	push	r29
    10de:	cf 93       	push	r28
    10e0:	cd b7       	in	r28, 0x3d	; 61
    10e2:	de b7       	in	r29, 0x3e	; 62
	//Initializes the pir sensor pin direction
	GPIO_setupPinDirection(PIR_DATA_PORT_ID,PIR_DATA_PIN_ID,PIN_INPUT);
    10e4:	82 e0       	ldi	r24, 0x02	; 2
    10e6:	62 e0       	ldi	r22, 0x02	; 2
    10e8:	40 e0       	ldi	r20, 0x00	; 0
    10ea:	0e 94 40 09 	call	0x1280	; 0x1280 <GPIO_setupPinDirection>
}
    10ee:	cf 91       	pop	r28
    10f0:	df 91       	pop	r29
    10f2:	08 95       	ret

000010f4 <PIR_getState>:
/*
 * Description :
 * Reads the value from the pir sensor and returns it.
*/
uint8 PIR_getState(void)
{
    10f4:	df 93       	push	r29
    10f6:	cf 93       	push	r28
    10f8:	cd b7       	in	r28, 0x3d	; 61
    10fa:	de b7       	in	r29, 0x3e	; 62
	return GPIO_readPin(PIR_DATA_PORT_ID,PIR_DATA_PIN_ID);
    10fc:	82 e0       	ldi	r24, 0x02	; 2
    10fe:	62 e0       	ldi	r22, 0x02	; 2
    1100:	0e 94 16 0b 	call	0x162c	; 0x162c <GPIO_readPin>
}
    1104:	cf 91       	pop	r28
    1106:	df 91       	pop	r29
    1108:	08 95       	ret

0000110a <PWM_Timer0_Start>:
#include "avr/io.h"
#include "Headers/PWM.h"

void PWM_Timer0_Start(uint8 duty_cycle){
    110a:	df 93       	push	r29
    110c:	cf 93       	push	r28
    110e:	0f 92       	push	r0
    1110:	cd b7       	in	r28, 0x3d	; 61
    1112:	de b7       	in	r29, 0x3e	; 62
    1114:	89 83       	std	Y+1, r24	; 0x01
	/*
	  1.setting the timer mode to Fast PWm
	  2.Setting the prescalar to 1024
	  3.Set Operation mode to Non-Inverting
	 */
	TCCR0 |= (1<<WGM00) | (1<<WGM01) | (1<<CS00) | (1<<CS02) | (1<<COM01);
    1116:	a3 e5       	ldi	r26, 0x53	; 83
    1118:	b0 e0       	ldi	r27, 0x00	; 0
    111a:	e3 e5       	ldi	r30, 0x53	; 83
    111c:	f0 e0       	ldi	r31, 0x00	; 0
    111e:	80 81       	ld	r24, Z
    1120:	8d 66       	ori	r24, 0x6D	; 109
    1122:	8c 93       	st	X, r24

	/*setting the Output compare register value to the duty cycle*/
	OCR0 = duty_cycle;
    1124:	ec e5       	ldi	r30, 0x5C	; 92
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	89 81       	ldd	r24, Y+1	; 0x01
    112a:	80 83       	st	Z, r24
	GPIO_setupPinDirection(PORTB_ID , PIN3_ID , PIN_OUTPUT);
    112c:	81 e0       	ldi	r24, 0x01	; 1
    112e:	63 e0       	ldi	r22, 0x03	; 3
    1130:	41 e0       	ldi	r20, 0x01	; 1
    1132:	0e 94 40 09 	call	0x1280	; 0x1280 <GPIO_setupPinDirection>
}
    1136:	0f 90       	pop	r0
    1138:	cf 91       	pop	r28
    113a:	df 91       	pop	r29
    113c:	08 95       	ret

0000113e <EEPROM_writeByte>:
#include "Headers/external_eeprom.h"
#include "Headers/twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    113e:	df 93       	push	r29
    1140:	cf 93       	push	r28
    1142:	00 d0       	rcall	.+0      	; 0x1144 <EEPROM_writeByte+0x6>
    1144:	00 d0       	rcall	.+0      	; 0x1146 <EEPROM_writeByte+0x8>
    1146:	cd b7       	in	r28, 0x3d	; 61
    1148:	de b7       	in	r29, 0x3e	; 62
    114a:	9a 83       	std	Y+2, r25	; 0x02
    114c:	89 83       	std	Y+1, r24	; 0x01
    114e:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1150:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1154:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <TWI_getStatus>
    1158:	88 30       	cpi	r24, 0x08	; 8
    115a:	11 f0       	breq	.+4      	; 0x1160 <EEPROM_writeByte+0x22>
        return ERROR;
    115c:	1c 82       	std	Y+4, r1	; 0x04
    115e:	28 c0       	rjmp	.+80     	; 0x11b0 <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    1160:	89 81       	ldd	r24, Y+1	; 0x01
    1162:	9a 81       	ldd	r25, Y+2	; 0x02
    1164:	80 70       	andi	r24, 0x00	; 0
    1166:	97 70       	andi	r25, 0x07	; 7
    1168:	88 0f       	add	r24, r24
    116a:	89 2f       	mov	r24, r25
    116c:	88 1f       	adc	r24, r24
    116e:	99 0b       	sbc	r25, r25
    1170:	91 95       	neg	r25
    1172:	80 6a       	ori	r24, 0xA0	; 160
    1174:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1178:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <TWI_getStatus>
    117c:	88 31       	cpi	r24, 0x18	; 24
    117e:	11 f0       	breq	.+4      	; 0x1184 <EEPROM_writeByte+0x46>
        return ERROR; 
    1180:	1c 82       	std	Y+4, r1	; 0x04
    1182:	16 c0       	rjmp	.+44     	; 0x11b0 <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1184:	89 81       	ldd	r24, Y+1	; 0x01
    1186:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    118a:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <TWI_getStatus>
    118e:	88 32       	cpi	r24, 0x28	; 40
    1190:	11 f0       	breq	.+4      	; 0x1196 <EEPROM_writeByte+0x58>
        return ERROR;
    1192:	1c 82       	std	Y+4, r1	; 0x04
    1194:	0d c0       	rjmp	.+26     	; 0x11b0 <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    1196:	8b 81       	ldd	r24, Y+3	; 0x03
    1198:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    119c:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <TWI_getStatus>
    11a0:	88 32       	cpi	r24, 0x28	; 40
    11a2:	11 f0       	breq	.+4      	; 0x11a8 <EEPROM_writeByte+0x6a>
        return ERROR;
    11a4:	1c 82       	std	Y+4, r1	; 0x04
    11a6:	04 c0       	rjmp	.+8      	; 0x11b0 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    11a8:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <TWI_stop>
	
    return SUCCESS;
    11ac:	81 e0       	ldi	r24, 0x01	; 1
    11ae:	8c 83       	std	Y+4, r24	; 0x04
    11b0:	8c 81       	ldd	r24, Y+4	; 0x04
}
    11b2:	0f 90       	pop	r0
    11b4:	0f 90       	pop	r0
    11b6:	0f 90       	pop	r0
    11b8:	0f 90       	pop	r0
    11ba:	cf 91       	pop	r28
    11bc:	df 91       	pop	r29
    11be:	08 95       	ret

000011c0 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    11c0:	df 93       	push	r29
    11c2:	cf 93       	push	r28
    11c4:	00 d0       	rcall	.+0      	; 0x11c6 <EEPROM_readByte+0x6>
    11c6:	00 d0       	rcall	.+0      	; 0x11c8 <EEPROM_readByte+0x8>
    11c8:	0f 92       	push	r0
    11ca:	cd b7       	in	r28, 0x3d	; 61
    11cc:	de b7       	in	r29, 0x3e	; 62
    11ce:	9a 83       	std	Y+2, r25	; 0x02
    11d0:	89 83       	std	Y+1, r24	; 0x01
    11d2:	7c 83       	std	Y+4, r23	; 0x04
    11d4:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    11d6:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    11da:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <TWI_getStatus>
    11de:	88 30       	cpi	r24, 0x08	; 8
    11e0:	11 f0       	breq	.+4      	; 0x11e6 <EEPROM_readByte+0x26>
        return ERROR;
    11e2:	1d 82       	std	Y+5, r1	; 0x05
    11e4:	44 c0       	rjmp	.+136    	; 0x126e <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    11e6:	89 81       	ldd	r24, Y+1	; 0x01
    11e8:	9a 81       	ldd	r25, Y+2	; 0x02
    11ea:	80 70       	andi	r24, 0x00	; 0
    11ec:	97 70       	andi	r25, 0x07	; 7
    11ee:	88 0f       	add	r24, r24
    11f0:	89 2f       	mov	r24, r25
    11f2:	88 1f       	adc	r24, r24
    11f4:	99 0b       	sbc	r25, r25
    11f6:	91 95       	neg	r25
    11f8:	80 6a       	ori	r24, 0xA0	; 160
    11fa:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    11fe:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <TWI_getStatus>
    1202:	88 31       	cpi	r24, 0x18	; 24
    1204:	11 f0       	breq	.+4      	; 0x120a <EEPROM_readByte+0x4a>
        return ERROR;
    1206:	1d 82       	std	Y+5, r1	; 0x05
    1208:	32 c0       	rjmp	.+100    	; 0x126e <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    120a:	89 81       	ldd	r24, Y+1	; 0x01
    120c:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1210:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <TWI_getStatus>
    1214:	88 32       	cpi	r24, 0x28	; 40
    1216:	11 f0       	breq	.+4      	; 0x121c <EEPROM_readByte+0x5c>
        return ERROR;
    1218:	1d 82       	std	Y+5, r1	; 0x05
    121a:	29 c0       	rjmp	.+82     	; 0x126e <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    121c:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    1220:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <TWI_getStatus>
    1224:	80 31       	cpi	r24, 0x10	; 16
    1226:	11 f0       	breq	.+4      	; 0x122c <EEPROM_readByte+0x6c>
        return ERROR;
    1228:	1d 82       	std	Y+5, r1	; 0x05
    122a:	21 c0       	rjmp	.+66     	; 0x126e <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    122c:	89 81       	ldd	r24, Y+1	; 0x01
    122e:	9a 81       	ldd	r25, Y+2	; 0x02
    1230:	80 70       	andi	r24, 0x00	; 0
    1232:	97 70       	andi	r25, 0x07	; 7
    1234:	88 0f       	add	r24, r24
    1236:	89 2f       	mov	r24, r25
    1238:	88 1f       	adc	r24, r24
    123a:	99 0b       	sbc	r25, r25
    123c:	91 95       	neg	r25
    123e:	81 6a       	ori	r24, 0xA1	; 161
    1240:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    1244:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <TWI_getStatus>
    1248:	80 34       	cpi	r24, 0x40	; 64
    124a:	11 f0       	breq	.+4      	; 0x1250 <EEPROM_readByte+0x90>
        return ERROR;
    124c:	1d 82       	std	Y+5, r1	; 0x05
    124e:	0f c0       	rjmp	.+30     	; 0x126e <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    1250:	0e 94 e6 0f 	call	0x1fcc	; 0x1fcc <TWI_readByteWithNACK>
    1254:	eb 81       	ldd	r30, Y+3	; 0x03
    1256:	fc 81       	ldd	r31, Y+4	; 0x04
    1258:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    125a:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <TWI_getStatus>
    125e:	88 35       	cpi	r24, 0x58	; 88
    1260:	11 f0       	breq	.+4      	; 0x1266 <EEPROM_readByte+0xa6>
        return ERROR;
    1262:	1d 82       	std	Y+5, r1	; 0x05
    1264:	04 c0       	rjmp	.+8      	; 0x126e <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    1266:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <TWI_stop>

    return SUCCESS;
    126a:	81 e0       	ldi	r24, 0x01	; 1
    126c:	8d 83       	std	Y+5, r24	; 0x05
    126e:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1270:	0f 90       	pop	r0
    1272:	0f 90       	pop	r0
    1274:	0f 90       	pop	r0
    1276:	0f 90       	pop	r0
    1278:	0f 90       	pop	r0
    127a:	cf 91       	pop	r28
    127c:	df 91       	pop	r29
    127e:	08 95       	ret

00001280 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    1280:	df 93       	push	r29
    1282:	cf 93       	push	r28
    1284:	00 d0       	rcall	.+0      	; 0x1286 <GPIO_setupPinDirection+0x6>
    1286:	00 d0       	rcall	.+0      	; 0x1288 <GPIO_setupPinDirection+0x8>
    1288:	0f 92       	push	r0
    128a:	cd b7       	in	r28, 0x3d	; 61
    128c:	de b7       	in	r29, 0x3e	; 62
    128e:	89 83       	std	Y+1, r24	; 0x01
    1290:	6a 83       	std	Y+2, r22	; 0x02
    1292:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1294:	8a 81       	ldd	r24, Y+2	; 0x02
    1296:	88 30       	cpi	r24, 0x08	; 8
    1298:	08 f0       	brcs	.+2      	; 0x129c <GPIO_setupPinDirection+0x1c>
    129a:	d5 c0       	rjmp	.+426    	; 0x1446 <GPIO_setupPinDirection+0x1c6>
    129c:	89 81       	ldd	r24, Y+1	; 0x01
    129e:	84 30       	cpi	r24, 0x04	; 4
    12a0:	08 f0       	brcs	.+2      	; 0x12a4 <GPIO_setupPinDirection+0x24>
    12a2:	d1 c0       	rjmp	.+418    	; 0x1446 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    12a4:	89 81       	ldd	r24, Y+1	; 0x01
    12a6:	28 2f       	mov	r18, r24
    12a8:	30 e0       	ldi	r19, 0x00	; 0
    12aa:	3d 83       	std	Y+5, r19	; 0x05
    12ac:	2c 83       	std	Y+4, r18	; 0x04
    12ae:	8c 81       	ldd	r24, Y+4	; 0x04
    12b0:	9d 81       	ldd	r25, Y+5	; 0x05
    12b2:	81 30       	cpi	r24, 0x01	; 1
    12b4:	91 05       	cpc	r25, r1
    12b6:	09 f4       	brne	.+2      	; 0x12ba <GPIO_setupPinDirection+0x3a>
    12b8:	43 c0       	rjmp	.+134    	; 0x1340 <GPIO_setupPinDirection+0xc0>
    12ba:	2c 81       	ldd	r18, Y+4	; 0x04
    12bc:	3d 81       	ldd	r19, Y+5	; 0x05
    12be:	22 30       	cpi	r18, 0x02	; 2
    12c0:	31 05       	cpc	r19, r1
    12c2:	2c f4       	brge	.+10     	; 0x12ce <GPIO_setupPinDirection+0x4e>
    12c4:	8c 81       	ldd	r24, Y+4	; 0x04
    12c6:	9d 81       	ldd	r25, Y+5	; 0x05
    12c8:	00 97       	sbiw	r24, 0x00	; 0
    12ca:	71 f0       	breq	.+28     	; 0x12e8 <GPIO_setupPinDirection+0x68>
    12cc:	bc c0       	rjmp	.+376    	; 0x1446 <GPIO_setupPinDirection+0x1c6>
    12ce:	2c 81       	ldd	r18, Y+4	; 0x04
    12d0:	3d 81       	ldd	r19, Y+5	; 0x05
    12d2:	22 30       	cpi	r18, 0x02	; 2
    12d4:	31 05       	cpc	r19, r1
    12d6:	09 f4       	brne	.+2      	; 0x12da <GPIO_setupPinDirection+0x5a>
    12d8:	5f c0       	rjmp	.+190    	; 0x1398 <GPIO_setupPinDirection+0x118>
    12da:	8c 81       	ldd	r24, Y+4	; 0x04
    12dc:	9d 81       	ldd	r25, Y+5	; 0x05
    12de:	83 30       	cpi	r24, 0x03	; 3
    12e0:	91 05       	cpc	r25, r1
    12e2:	09 f4       	brne	.+2      	; 0x12e6 <GPIO_setupPinDirection+0x66>
    12e4:	85 c0       	rjmp	.+266    	; 0x13f0 <GPIO_setupPinDirection+0x170>
    12e6:	af c0       	rjmp	.+350    	; 0x1446 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    12e8:	8b 81       	ldd	r24, Y+3	; 0x03
    12ea:	81 30       	cpi	r24, 0x01	; 1
    12ec:	a1 f4       	brne	.+40     	; 0x1316 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    12ee:	aa e3       	ldi	r26, 0x3A	; 58
    12f0:	b0 e0       	ldi	r27, 0x00	; 0
    12f2:	ea e3       	ldi	r30, 0x3A	; 58
    12f4:	f0 e0       	ldi	r31, 0x00	; 0
    12f6:	80 81       	ld	r24, Z
    12f8:	48 2f       	mov	r20, r24
    12fa:	8a 81       	ldd	r24, Y+2	; 0x02
    12fc:	28 2f       	mov	r18, r24
    12fe:	30 e0       	ldi	r19, 0x00	; 0
    1300:	81 e0       	ldi	r24, 0x01	; 1
    1302:	90 e0       	ldi	r25, 0x00	; 0
    1304:	02 2e       	mov	r0, r18
    1306:	02 c0       	rjmp	.+4      	; 0x130c <GPIO_setupPinDirection+0x8c>
    1308:	88 0f       	add	r24, r24
    130a:	99 1f       	adc	r25, r25
    130c:	0a 94       	dec	r0
    130e:	e2 f7       	brpl	.-8      	; 0x1308 <GPIO_setupPinDirection+0x88>
    1310:	84 2b       	or	r24, r20
    1312:	8c 93       	st	X, r24
    1314:	98 c0       	rjmp	.+304    	; 0x1446 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    1316:	aa e3       	ldi	r26, 0x3A	; 58
    1318:	b0 e0       	ldi	r27, 0x00	; 0
    131a:	ea e3       	ldi	r30, 0x3A	; 58
    131c:	f0 e0       	ldi	r31, 0x00	; 0
    131e:	80 81       	ld	r24, Z
    1320:	48 2f       	mov	r20, r24
    1322:	8a 81       	ldd	r24, Y+2	; 0x02
    1324:	28 2f       	mov	r18, r24
    1326:	30 e0       	ldi	r19, 0x00	; 0
    1328:	81 e0       	ldi	r24, 0x01	; 1
    132a:	90 e0       	ldi	r25, 0x00	; 0
    132c:	02 2e       	mov	r0, r18
    132e:	02 c0       	rjmp	.+4      	; 0x1334 <GPIO_setupPinDirection+0xb4>
    1330:	88 0f       	add	r24, r24
    1332:	99 1f       	adc	r25, r25
    1334:	0a 94       	dec	r0
    1336:	e2 f7       	brpl	.-8      	; 0x1330 <GPIO_setupPinDirection+0xb0>
    1338:	80 95       	com	r24
    133a:	84 23       	and	r24, r20
    133c:	8c 93       	st	X, r24
    133e:	83 c0       	rjmp	.+262    	; 0x1446 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    1340:	8b 81       	ldd	r24, Y+3	; 0x03
    1342:	81 30       	cpi	r24, 0x01	; 1
    1344:	a1 f4       	brne	.+40     	; 0x136e <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    1346:	a7 e3       	ldi	r26, 0x37	; 55
    1348:	b0 e0       	ldi	r27, 0x00	; 0
    134a:	e7 e3       	ldi	r30, 0x37	; 55
    134c:	f0 e0       	ldi	r31, 0x00	; 0
    134e:	80 81       	ld	r24, Z
    1350:	48 2f       	mov	r20, r24
    1352:	8a 81       	ldd	r24, Y+2	; 0x02
    1354:	28 2f       	mov	r18, r24
    1356:	30 e0       	ldi	r19, 0x00	; 0
    1358:	81 e0       	ldi	r24, 0x01	; 1
    135a:	90 e0       	ldi	r25, 0x00	; 0
    135c:	02 2e       	mov	r0, r18
    135e:	02 c0       	rjmp	.+4      	; 0x1364 <GPIO_setupPinDirection+0xe4>
    1360:	88 0f       	add	r24, r24
    1362:	99 1f       	adc	r25, r25
    1364:	0a 94       	dec	r0
    1366:	e2 f7       	brpl	.-8      	; 0x1360 <GPIO_setupPinDirection+0xe0>
    1368:	84 2b       	or	r24, r20
    136a:	8c 93       	st	X, r24
    136c:	6c c0       	rjmp	.+216    	; 0x1446 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    136e:	a7 e3       	ldi	r26, 0x37	; 55
    1370:	b0 e0       	ldi	r27, 0x00	; 0
    1372:	e7 e3       	ldi	r30, 0x37	; 55
    1374:	f0 e0       	ldi	r31, 0x00	; 0
    1376:	80 81       	ld	r24, Z
    1378:	48 2f       	mov	r20, r24
    137a:	8a 81       	ldd	r24, Y+2	; 0x02
    137c:	28 2f       	mov	r18, r24
    137e:	30 e0       	ldi	r19, 0x00	; 0
    1380:	81 e0       	ldi	r24, 0x01	; 1
    1382:	90 e0       	ldi	r25, 0x00	; 0
    1384:	02 2e       	mov	r0, r18
    1386:	02 c0       	rjmp	.+4      	; 0x138c <GPIO_setupPinDirection+0x10c>
    1388:	88 0f       	add	r24, r24
    138a:	99 1f       	adc	r25, r25
    138c:	0a 94       	dec	r0
    138e:	e2 f7       	brpl	.-8      	; 0x1388 <GPIO_setupPinDirection+0x108>
    1390:	80 95       	com	r24
    1392:	84 23       	and	r24, r20
    1394:	8c 93       	st	X, r24
    1396:	57 c0       	rjmp	.+174    	; 0x1446 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    1398:	8b 81       	ldd	r24, Y+3	; 0x03
    139a:	81 30       	cpi	r24, 0x01	; 1
    139c:	a1 f4       	brne	.+40     	; 0x13c6 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    139e:	a4 e3       	ldi	r26, 0x34	; 52
    13a0:	b0 e0       	ldi	r27, 0x00	; 0
    13a2:	e4 e3       	ldi	r30, 0x34	; 52
    13a4:	f0 e0       	ldi	r31, 0x00	; 0
    13a6:	80 81       	ld	r24, Z
    13a8:	48 2f       	mov	r20, r24
    13aa:	8a 81       	ldd	r24, Y+2	; 0x02
    13ac:	28 2f       	mov	r18, r24
    13ae:	30 e0       	ldi	r19, 0x00	; 0
    13b0:	81 e0       	ldi	r24, 0x01	; 1
    13b2:	90 e0       	ldi	r25, 0x00	; 0
    13b4:	02 2e       	mov	r0, r18
    13b6:	02 c0       	rjmp	.+4      	; 0x13bc <GPIO_setupPinDirection+0x13c>
    13b8:	88 0f       	add	r24, r24
    13ba:	99 1f       	adc	r25, r25
    13bc:	0a 94       	dec	r0
    13be:	e2 f7       	brpl	.-8      	; 0x13b8 <GPIO_setupPinDirection+0x138>
    13c0:	84 2b       	or	r24, r20
    13c2:	8c 93       	st	X, r24
    13c4:	40 c0       	rjmp	.+128    	; 0x1446 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    13c6:	a4 e3       	ldi	r26, 0x34	; 52
    13c8:	b0 e0       	ldi	r27, 0x00	; 0
    13ca:	e4 e3       	ldi	r30, 0x34	; 52
    13cc:	f0 e0       	ldi	r31, 0x00	; 0
    13ce:	80 81       	ld	r24, Z
    13d0:	48 2f       	mov	r20, r24
    13d2:	8a 81       	ldd	r24, Y+2	; 0x02
    13d4:	28 2f       	mov	r18, r24
    13d6:	30 e0       	ldi	r19, 0x00	; 0
    13d8:	81 e0       	ldi	r24, 0x01	; 1
    13da:	90 e0       	ldi	r25, 0x00	; 0
    13dc:	02 2e       	mov	r0, r18
    13de:	02 c0       	rjmp	.+4      	; 0x13e4 <GPIO_setupPinDirection+0x164>
    13e0:	88 0f       	add	r24, r24
    13e2:	99 1f       	adc	r25, r25
    13e4:	0a 94       	dec	r0
    13e6:	e2 f7       	brpl	.-8      	; 0x13e0 <GPIO_setupPinDirection+0x160>
    13e8:	80 95       	com	r24
    13ea:	84 23       	and	r24, r20
    13ec:	8c 93       	st	X, r24
    13ee:	2b c0       	rjmp	.+86     	; 0x1446 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    13f0:	8b 81       	ldd	r24, Y+3	; 0x03
    13f2:	81 30       	cpi	r24, 0x01	; 1
    13f4:	a1 f4       	brne	.+40     	; 0x141e <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    13f6:	a1 e3       	ldi	r26, 0x31	; 49
    13f8:	b0 e0       	ldi	r27, 0x00	; 0
    13fa:	e1 e3       	ldi	r30, 0x31	; 49
    13fc:	f0 e0       	ldi	r31, 0x00	; 0
    13fe:	80 81       	ld	r24, Z
    1400:	48 2f       	mov	r20, r24
    1402:	8a 81       	ldd	r24, Y+2	; 0x02
    1404:	28 2f       	mov	r18, r24
    1406:	30 e0       	ldi	r19, 0x00	; 0
    1408:	81 e0       	ldi	r24, 0x01	; 1
    140a:	90 e0       	ldi	r25, 0x00	; 0
    140c:	02 2e       	mov	r0, r18
    140e:	02 c0       	rjmp	.+4      	; 0x1414 <GPIO_setupPinDirection+0x194>
    1410:	88 0f       	add	r24, r24
    1412:	99 1f       	adc	r25, r25
    1414:	0a 94       	dec	r0
    1416:	e2 f7       	brpl	.-8      	; 0x1410 <GPIO_setupPinDirection+0x190>
    1418:	84 2b       	or	r24, r20
    141a:	8c 93       	st	X, r24
    141c:	14 c0       	rjmp	.+40     	; 0x1446 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    141e:	a1 e3       	ldi	r26, 0x31	; 49
    1420:	b0 e0       	ldi	r27, 0x00	; 0
    1422:	e1 e3       	ldi	r30, 0x31	; 49
    1424:	f0 e0       	ldi	r31, 0x00	; 0
    1426:	80 81       	ld	r24, Z
    1428:	48 2f       	mov	r20, r24
    142a:	8a 81       	ldd	r24, Y+2	; 0x02
    142c:	28 2f       	mov	r18, r24
    142e:	30 e0       	ldi	r19, 0x00	; 0
    1430:	81 e0       	ldi	r24, 0x01	; 1
    1432:	90 e0       	ldi	r25, 0x00	; 0
    1434:	02 2e       	mov	r0, r18
    1436:	02 c0       	rjmp	.+4      	; 0x143c <GPIO_setupPinDirection+0x1bc>
    1438:	88 0f       	add	r24, r24
    143a:	99 1f       	adc	r25, r25
    143c:	0a 94       	dec	r0
    143e:	e2 f7       	brpl	.-8      	; 0x1438 <GPIO_setupPinDirection+0x1b8>
    1440:	80 95       	com	r24
    1442:	84 23       	and	r24, r20
    1444:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1446:	0f 90       	pop	r0
    1448:	0f 90       	pop	r0
    144a:	0f 90       	pop	r0
    144c:	0f 90       	pop	r0
    144e:	0f 90       	pop	r0
    1450:	cf 91       	pop	r28
    1452:	df 91       	pop	r29
    1454:	08 95       	ret

00001456 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1456:	df 93       	push	r29
    1458:	cf 93       	push	r28
    145a:	00 d0       	rcall	.+0      	; 0x145c <GPIO_writePin+0x6>
    145c:	00 d0       	rcall	.+0      	; 0x145e <GPIO_writePin+0x8>
    145e:	0f 92       	push	r0
    1460:	cd b7       	in	r28, 0x3d	; 61
    1462:	de b7       	in	r29, 0x3e	; 62
    1464:	89 83       	std	Y+1, r24	; 0x01
    1466:	6a 83       	std	Y+2, r22	; 0x02
    1468:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    146a:	8a 81       	ldd	r24, Y+2	; 0x02
    146c:	88 30       	cpi	r24, 0x08	; 8
    146e:	08 f0       	brcs	.+2      	; 0x1472 <GPIO_writePin+0x1c>
    1470:	d5 c0       	rjmp	.+426    	; 0x161c <GPIO_writePin+0x1c6>
    1472:	89 81       	ldd	r24, Y+1	; 0x01
    1474:	84 30       	cpi	r24, 0x04	; 4
    1476:	08 f0       	brcs	.+2      	; 0x147a <GPIO_writePin+0x24>
    1478:	d1 c0       	rjmp	.+418    	; 0x161c <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    147a:	89 81       	ldd	r24, Y+1	; 0x01
    147c:	28 2f       	mov	r18, r24
    147e:	30 e0       	ldi	r19, 0x00	; 0
    1480:	3d 83       	std	Y+5, r19	; 0x05
    1482:	2c 83       	std	Y+4, r18	; 0x04
    1484:	8c 81       	ldd	r24, Y+4	; 0x04
    1486:	9d 81       	ldd	r25, Y+5	; 0x05
    1488:	81 30       	cpi	r24, 0x01	; 1
    148a:	91 05       	cpc	r25, r1
    148c:	09 f4       	brne	.+2      	; 0x1490 <GPIO_writePin+0x3a>
    148e:	43 c0       	rjmp	.+134    	; 0x1516 <GPIO_writePin+0xc0>
    1490:	2c 81       	ldd	r18, Y+4	; 0x04
    1492:	3d 81       	ldd	r19, Y+5	; 0x05
    1494:	22 30       	cpi	r18, 0x02	; 2
    1496:	31 05       	cpc	r19, r1
    1498:	2c f4       	brge	.+10     	; 0x14a4 <GPIO_writePin+0x4e>
    149a:	8c 81       	ldd	r24, Y+4	; 0x04
    149c:	9d 81       	ldd	r25, Y+5	; 0x05
    149e:	00 97       	sbiw	r24, 0x00	; 0
    14a0:	71 f0       	breq	.+28     	; 0x14be <GPIO_writePin+0x68>
    14a2:	bc c0       	rjmp	.+376    	; 0x161c <GPIO_writePin+0x1c6>
    14a4:	2c 81       	ldd	r18, Y+4	; 0x04
    14a6:	3d 81       	ldd	r19, Y+5	; 0x05
    14a8:	22 30       	cpi	r18, 0x02	; 2
    14aa:	31 05       	cpc	r19, r1
    14ac:	09 f4       	brne	.+2      	; 0x14b0 <GPIO_writePin+0x5a>
    14ae:	5f c0       	rjmp	.+190    	; 0x156e <GPIO_writePin+0x118>
    14b0:	8c 81       	ldd	r24, Y+4	; 0x04
    14b2:	9d 81       	ldd	r25, Y+5	; 0x05
    14b4:	83 30       	cpi	r24, 0x03	; 3
    14b6:	91 05       	cpc	r25, r1
    14b8:	09 f4       	brne	.+2      	; 0x14bc <GPIO_writePin+0x66>
    14ba:	85 c0       	rjmp	.+266    	; 0x15c6 <GPIO_writePin+0x170>
    14bc:	af c0       	rjmp	.+350    	; 0x161c <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    14be:	8b 81       	ldd	r24, Y+3	; 0x03
    14c0:	81 30       	cpi	r24, 0x01	; 1
    14c2:	a1 f4       	brne	.+40     	; 0x14ec <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    14c4:	ab e3       	ldi	r26, 0x3B	; 59
    14c6:	b0 e0       	ldi	r27, 0x00	; 0
    14c8:	eb e3       	ldi	r30, 0x3B	; 59
    14ca:	f0 e0       	ldi	r31, 0x00	; 0
    14cc:	80 81       	ld	r24, Z
    14ce:	48 2f       	mov	r20, r24
    14d0:	8a 81       	ldd	r24, Y+2	; 0x02
    14d2:	28 2f       	mov	r18, r24
    14d4:	30 e0       	ldi	r19, 0x00	; 0
    14d6:	81 e0       	ldi	r24, 0x01	; 1
    14d8:	90 e0       	ldi	r25, 0x00	; 0
    14da:	02 2e       	mov	r0, r18
    14dc:	02 c0       	rjmp	.+4      	; 0x14e2 <GPIO_writePin+0x8c>
    14de:	88 0f       	add	r24, r24
    14e0:	99 1f       	adc	r25, r25
    14e2:	0a 94       	dec	r0
    14e4:	e2 f7       	brpl	.-8      	; 0x14de <GPIO_writePin+0x88>
    14e6:	84 2b       	or	r24, r20
    14e8:	8c 93       	st	X, r24
    14ea:	98 c0       	rjmp	.+304    	; 0x161c <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    14ec:	ab e3       	ldi	r26, 0x3B	; 59
    14ee:	b0 e0       	ldi	r27, 0x00	; 0
    14f0:	eb e3       	ldi	r30, 0x3B	; 59
    14f2:	f0 e0       	ldi	r31, 0x00	; 0
    14f4:	80 81       	ld	r24, Z
    14f6:	48 2f       	mov	r20, r24
    14f8:	8a 81       	ldd	r24, Y+2	; 0x02
    14fa:	28 2f       	mov	r18, r24
    14fc:	30 e0       	ldi	r19, 0x00	; 0
    14fe:	81 e0       	ldi	r24, 0x01	; 1
    1500:	90 e0       	ldi	r25, 0x00	; 0
    1502:	02 2e       	mov	r0, r18
    1504:	02 c0       	rjmp	.+4      	; 0x150a <GPIO_writePin+0xb4>
    1506:	88 0f       	add	r24, r24
    1508:	99 1f       	adc	r25, r25
    150a:	0a 94       	dec	r0
    150c:	e2 f7       	brpl	.-8      	; 0x1506 <GPIO_writePin+0xb0>
    150e:	80 95       	com	r24
    1510:	84 23       	and	r24, r20
    1512:	8c 93       	st	X, r24
    1514:	83 c0       	rjmp	.+262    	; 0x161c <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    1516:	8b 81       	ldd	r24, Y+3	; 0x03
    1518:	81 30       	cpi	r24, 0x01	; 1
    151a:	a1 f4       	brne	.+40     	; 0x1544 <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    151c:	a8 e3       	ldi	r26, 0x38	; 56
    151e:	b0 e0       	ldi	r27, 0x00	; 0
    1520:	e8 e3       	ldi	r30, 0x38	; 56
    1522:	f0 e0       	ldi	r31, 0x00	; 0
    1524:	80 81       	ld	r24, Z
    1526:	48 2f       	mov	r20, r24
    1528:	8a 81       	ldd	r24, Y+2	; 0x02
    152a:	28 2f       	mov	r18, r24
    152c:	30 e0       	ldi	r19, 0x00	; 0
    152e:	81 e0       	ldi	r24, 0x01	; 1
    1530:	90 e0       	ldi	r25, 0x00	; 0
    1532:	02 2e       	mov	r0, r18
    1534:	02 c0       	rjmp	.+4      	; 0x153a <GPIO_writePin+0xe4>
    1536:	88 0f       	add	r24, r24
    1538:	99 1f       	adc	r25, r25
    153a:	0a 94       	dec	r0
    153c:	e2 f7       	brpl	.-8      	; 0x1536 <GPIO_writePin+0xe0>
    153e:	84 2b       	or	r24, r20
    1540:	8c 93       	st	X, r24
    1542:	6c c0       	rjmp	.+216    	; 0x161c <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    1544:	a8 e3       	ldi	r26, 0x38	; 56
    1546:	b0 e0       	ldi	r27, 0x00	; 0
    1548:	e8 e3       	ldi	r30, 0x38	; 56
    154a:	f0 e0       	ldi	r31, 0x00	; 0
    154c:	80 81       	ld	r24, Z
    154e:	48 2f       	mov	r20, r24
    1550:	8a 81       	ldd	r24, Y+2	; 0x02
    1552:	28 2f       	mov	r18, r24
    1554:	30 e0       	ldi	r19, 0x00	; 0
    1556:	81 e0       	ldi	r24, 0x01	; 1
    1558:	90 e0       	ldi	r25, 0x00	; 0
    155a:	02 2e       	mov	r0, r18
    155c:	02 c0       	rjmp	.+4      	; 0x1562 <GPIO_writePin+0x10c>
    155e:	88 0f       	add	r24, r24
    1560:	99 1f       	adc	r25, r25
    1562:	0a 94       	dec	r0
    1564:	e2 f7       	brpl	.-8      	; 0x155e <GPIO_writePin+0x108>
    1566:	80 95       	com	r24
    1568:	84 23       	and	r24, r20
    156a:	8c 93       	st	X, r24
    156c:	57 c0       	rjmp	.+174    	; 0x161c <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    156e:	8b 81       	ldd	r24, Y+3	; 0x03
    1570:	81 30       	cpi	r24, 0x01	; 1
    1572:	a1 f4       	brne	.+40     	; 0x159c <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    1574:	a5 e3       	ldi	r26, 0x35	; 53
    1576:	b0 e0       	ldi	r27, 0x00	; 0
    1578:	e5 e3       	ldi	r30, 0x35	; 53
    157a:	f0 e0       	ldi	r31, 0x00	; 0
    157c:	80 81       	ld	r24, Z
    157e:	48 2f       	mov	r20, r24
    1580:	8a 81       	ldd	r24, Y+2	; 0x02
    1582:	28 2f       	mov	r18, r24
    1584:	30 e0       	ldi	r19, 0x00	; 0
    1586:	81 e0       	ldi	r24, 0x01	; 1
    1588:	90 e0       	ldi	r25, 0x00	; 0
    158a:	02 2e       	mov	r0, r18
    158c:	02 c0       	rjmp	.+4      	; 0x1592 <GPIO_writePin+0x13c>
    158e:	88 0f       	add	r24, r24
    1590:	99 1f       	adc	r25, r25
    1592:	0a 94       	dec	r0
    1594:	e2 f7       	brpl	.-8      	; 0x158e <GPIO_writePin+0x138>
    1596:	84 2b       	or	r24, r20
    1598:	8c 93       	st	X, r24
    159a:	40 c0       	rjmp	.+128    	; 0x161c <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    159c:	a5 e3       	ldi	r26, 0x35	; 53
    159e:	b0 e0       	ldi	r27, 0x00	; 0
    15a0:	e5 e3       	ldi	r30, 0x35	; 53
    15a2:	f0 e0       	ldi	r31, 0x00	; 0
    15a4:	80 81       	ld	r24, Z
    15a6:	48 2f       	mov	r20, r24
    15a8:	8a 81       	ldd	r24, Y+2	; 0x02
    15aa:	28 2f       	mov	r18, r24
    15ac:	30 e0       	ldi	r19, 0x00	; 0
    15ae:	81 e0       	ldi	r24, 0x01	; 1
    15b0:	90 e0       	ldi	r25, 0x00	; 0
    15b2:	02 2e       	mov	r0, r18
    15b4:	02 c0       	rjmp	.+4      	; 0x15ba <GPIO_writePin+0x164>
    15b6:	88 0f       	add	r24, r24
    15b8:	99 1f       	adc	r25, r25
    15ba:	0a 94       	dec	r0
    15bc:	e2 f7       	brpl	.-8      	; 0x15b6 <GPIO_writePin+0x160>
    15be:	80 95       	com	r24
    15c0:	84 23       	and	r24, r20
    15c2:	8c 93       	st	X, r24
    15c4:	2b c0       	rjmp	.+86     	; 0x161c <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    15c6:	8b 81       	ldd	r24, Y+3	; 0x03
    15c8:	81 30       	cpi	r24, 0x01	; 1
    15ca:	a1 f4       	brne	.+40     	; 0x15f4 <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    15cc:	a2 e3       	ldi	r26, 0x32	; 50
    15ce:	b0 e0       	ldi	r27, 0x00	; 0
    15d0:	e2 e3       	ldi	r30, 0x32	; 50
    15d2:	f0 e0       	ldi	r31, 0x00	; 0
    15d4:	80 81       	ld	r24, Z
    15d6:	48 2f       	mov	r20, r24
    15d8:	8a 81       	ldd	r24, Y+2	; 0x02
    15da:	28 2f       	mov	r18, r24
    15dc:	30 e0       	ldi	r19, 0x00	; 0
    15de:	81 e0       	ldi	r24, 0x01	; 1
    15e0:	90 e0       	ldi	r25, 0x00	; 0
    15e2:	02 2e       	mov	r0, r18
    15e4:	02 c0       	rjmp	.+4      	; 0x15ea <GPIO_writePin+0x194>
    15e6:	88 0f       	add	r24, r24
    15e8:	99 1f       	adc	r25, r25
    15ea:	0a 94       	dec	r0
    15ec:	e2 f7       	brpl	.-8      	; 0x15e6 <GPIO_writePin+0x190>
    15ee:	84 2b       	or	r24, r20
    15f0:	8c 93       	st	X, r24
    15f2:	14 c0       	rjmp	.+40     	; 0x161c <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    15f4:	a2 e3       	ldi	r26, 0x32	; 50
    15f6:	b0 e0       	ldi	r27, 0x00	; 0
    15f8:	e2 e3       	ldi	r30, 0x32	; 50
    15fa:	f0 e0       	ldi	r31, 0x00	; 0
    15fc:	80 81       	ld	r24, Z
    15fe:	48 2f       	mov	r20, r24
    1600:	8a 81       	ldd	r24, Y+2	; 0x02
    1602:	28 2f       	mov	r18, r24
    1604:	30 e0       	ldi	r19, 0x00	; 0
    1606:	81 e0       	ldi	r24, 0x01	; 1
    1608:	90 e0       	ldi	r25, 0x00	; 0
    160a:	02 2e       	mov	r0, r18
    160c:	02 c0       	rjmp	.+4      	; 0x1612 <GPIO_writePin+0x1bc>
    160e:	88 0f       	add	r24, r24
    1610:	99 1f       	adc	r25, r25
    1612:	0a 94       	dec	r0
    1614:	e2 f7       	brpl	.-8      	; 0x160e <GPIO_writePin+0x1b8>
    1616:	80 95       	com	r24
    1618:	84 23       	and	r24, r20
    161a:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    161c:	0f 90       	pop	r0
    161e:	0f 90       	pop	r0
    1620:	0f 90       	pop	r0
    1622:	0f 90       	pop	r0
    1624:	0f 90       	pop	r0
    1626:	cf 91       	pop	r28
    1628:	df 91       	pop	r29
    162a:	08 95       	ret

0000162c <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    162c:	df 93       	push	r29
    162e:	cf 93       	push	r28
    1630:	00 d0       	rcall	.+0      	; 0x1632 <GPIO_readPin+0x6>
    1632:	00 d0       	rcall	.+0      	; 0x1634 <GPIO_readPin+0x8>
    1634:	0f 92       	push	r0
    1636:	cd b7       	in	r28, 0x3d	; 61
    1638:	de b7       	in	r29, 0x3e	; 62
    163a:	8a 83       	std	Y+2, r24	; 0x02
    163c:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    163e:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1640:	8b 81       	ldd	r24, Y+3	; 0x03
    1642:	88 30       	cpi	r24, 0x08	; 8
    1644:	08 f0       	brcs	.+2      	; 0x1648 <GPIO_readPin+0x1c>
    1646:	84 c0       	rjmp	.+264    	; 0x1750 <GPIO_readPin+0x124>
    1648:	8a 81       	ldd	r24, Y+2	; 0x02
    164a:	84 30       	cpi	r24, 0x04	; 4
    164c:	08 f0       	brcs	.+2      	; 0x1650 <GPIO_readPin+0x24>
    164e:	80 c0       	rjmp	.+256    	; 0x1750 <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1650:	8a 81       	ldd	r24, Y+2	; 0x02
    1652:	28 2f       	mov	r18, r24
    1654:	30 e0       	ldi	r19, 0x00	; 0
    1656:	3d 83       	std	Y+5, r19	; 0x05
    1658:	2c 83       	std	Y+4, r18	; 0x04
    165a:	4c 81       	ldd	r20, Y+4	; 0x04
    165c:	5d 81       	ldd	r21, Y+5	; 0x05
    165e:	41 30       	cpi	r20, 0x01	; 1
    1660:	51 05       	cpc	r21, r1
    1662:	79 f1       	breq	.+94     	; 0x16c2 <GPIO_readPin+0x96>
    1664:	8c 81       	ldd	r24, Y+4	; 0x04
    1666:	9d 81       	ldd	r25, Y+5	; 0x05
    1668:	82 30       	cpi	r24, 0x02	; 2
    166a:	91 05       	cpc	r25, r1
    166c:	34 f4       	brge	.+12     	; 0x167a <GPIO_readPin+0x4e>
    166e:	2c 81       	ldd	r18, Y+4	; 0x04
    1670:	3d 81       	ldd	r19, Y+5	; 0x05
    1672:	21 15       	cp	r18, r1
    1674:	31 05       	cpc	r19, r1
    1676:	69 f0       	breq	.+26     	; 0x1692 <GPIO_readPin+0x66>
    1678:	6b c0       	rjmp	.+214    	; 0x1750 <GPIO_readPin+0x124>
    167a:	4c 81       	ldd	r20, Y+4	; 0x04
    167c:	5d 81       	ldd	r21, Y+5	; 0x05
    167e:	42 30       	cpi	r20, 0x02	; 2
    1680:	51 05       	cpc	r21, r1
    1682:	b9 f1       	breq	.+110    	; 0x16f2 <GPIO_readPin+0xc6>
    1684:	8c 81       	ldd	r24, Y+4	; 0x04
    1686:	9d 81       	ldd	r25, Y+5	; 0x05
    1688:	83 30       	cpi	r24, 0x03	; 3
    168a:	91 05       	cpc	r25, r1
    168c:	09 f4       	brne	.+2      	; 0x1690 <GPIO_readPin+0x64>
    168e:	49 c0       	rjmp	.+146    	; 0x1722 <GPIO_readPin+0xf6>
    1690:	5f c0       	rjmp	.+190    	; 0x1750 <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1692:	e9 e3       	ldi	r30, 0x39	; 57
    1694:	f0 e0       	ldi	r31, 0x00	; 0
    1696:	80 81       	ld	r24, Z
    1698:	28 2f       	mov	r18, r24
    169a:	30 e0       	ldi	r19, 0x00	; 0
    169c:	8b 81       	ldd	r24, Y+3	; 0x03
    169e:	88 2f       	mov	r24, r24
    16a0:	90 e0       	ldi	r25, 0x00	; 0
    16a2:	a9 01       	movw	r20, r18
    16a4:	02 c0       	rjmp	.+4      	; 0x16aa <GPIO_readPin+0x7e>
    16a6:	55 95       	asr	r21
    16a8:	47 95       	ror	r20
    16aa:	8a 95       	dec	r24
    16ac:	e2 f7       	brpl	.-8      	; 0x16a6 <GPIO_readPin+0x7a>
    16ae:	ca 01       	movw	r24, r20
    16b0:	81 70       	andi	r24, 0x01	; 1
    16b2:	90 70       	andi	r25, 0x00	; 0
    16b4:	88 23       	and	r24, r24
    16b6:	19 f0       	breq	.+6      	; 0x16be <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    16b8:	81 e0       	ldi	r24, 0x01	; 1
    16ba:	89 83       	std	Y+1, r24	; 0x01
    16bc:	49 c0       	rjmp	.+146    	; 0x1750 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    16be:	19 82       	std	Y+1, r1	; 0x01
    16c0:	47 c0       	rjmp	.+142    	; 0x1750 <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    16c2:	e6 e3       	ldi	r30, 0x36	; 54
    16c4:	f0 e0       	ldi	r31, 0x00	; 0
    16c6:	80 81       	ld	r24, Z
    16c8:	28 2f       	mov	r18, r24
    16ca:	30 e0       	ldi	r19, 0x00	; 0
    16cc:	8b 81       	ldd	r24, Y+3	; 0x03
    16ce:	88 2f       	mov	r24, r24
    16d0:	90 e0       	ldi	r25, 0x00	; 0
    16d2:	a9 01       	movw	r20, r18
    16d4:	02 c0       	rjmp	.+4      	; 0x16da <GPIO_readPin+0xae>
    16d6:	55 95       	asr	r21
    16d8:	47 95       	ror	r20
    16da:	8a 95       	dec	r24
    16dc:	e2 f7       	brpl	.-8      	; 0x16d6 <GPIO_readPin+0xaa>
    16de:	ca 01       	movw	r24, r20
    16e0:	81 70       	andi	r24, 0x01	; 1
    16e2:	90 70       	andi	r25, 0x00	; 0
    16e4:	88 23       	and	r24, r24
    16e6:	19 f0       	breq	.+6      	; 0x16ee <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    16e8:	81 e0       	ldi	r24, 0x01	; 1
    16ea:	89 83       	std	Y+1, r24	; 0x01
    16ec:	31 c0       	rjmp	.+98     	; 0x1750 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    16ee:	19 82       	std	Y+1, r1	; 0x01
    16f0:	2f c0       	rjmp	.+94     	; 0x1750 <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    16f2:	e3 e3       	ldi	r30, 0x33	; 51
    16f4:	f0 e0       	ldi	r31, 0x00	; 0
    16f6:	80 81       	ld	r24, Z
    16f8:	28 2f       	mov	r18, r24
    16fa:	30 e0       	ldi	r19, 0x00	; 0
    16fc:	8b 81       	ldd	r24, Y+3	; 0x03
    16fe:	88 2f       	mov	r24, r24
    1700:	90 e0       	ldi	r25, 0x00	; 0
    1702:	a9 01       	movw	r20, r18
    1704:	02 c0       	rjmp	.+4      	; 0x170a <GPIO_readPin+0xde>
    1706:	55 95       	asr	r21
    1708:	47 95       	ror	r20
    170a:	8a 95       	dec	r24
    170c:	e2 f7       	brpl	.-8      	; 0x1706 <GPIO_readPin+0xda>
    170e:	ca 01       	movw	r24, r20
    1710:	81 70       	andi	r24, 0x01	; 1
    1712:	90 70       	andi	r25, 0x00	; 0
    1714:	88 23       	and	r24, r24
    1716:	19 f0       	breq	.+6      	; 0x171e <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    1718:	81 e0       	ldi	r24, 0x01	; 1
    171a:	89 83       	std	Y+1, r24	; 0x01
    171c:	19 c0       	rjmp	.+50     	; 0x1750 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    171e:	19 82       	std	Y+1, r1	; 0x01
    1720:	17 c0       	rjmp	.+46     	; 0x1750 <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1722:	e0 e3       	ldi	r30, 0x30	; 48
    1724:	f0 e0       	ldi	r31, 0x00	; 0
    1726:	80 81       	ld	r24, Z
    1728:	28 2f       	mov	r18, r24
    172a:	30 e0       	ldi	r19, 0x00	; 0
    172c:	8b 81       	ldd	r24, Y+3	; 0x03
    172e:	88 2f       	mov	r24, r24
    1730:	90 e0       	ldi	r25, 0x00	; 0
    1732:	a9 01       	movw	r20, r18
    1734:	02 c0       	rjmp	.+4      	; 0x173a <GPIO_readPin+0x10e>
    1736:	55 95       	asr	r21
    1738:	47 95       	ror	r20
    173a:	8a 95       	dec	r24
    173c:	e2 f7       	brpl	.-8      	; 0x1736 <GPIO_readPin+0x10a>
    173e:	ca 01       	movw	r24, r20
    1740:	81 70       	andi	r24, 0x01	; 1
    1742:	90 70       	andi	r25, 0x00	; 0
    1744:	88 23       	and	r24, r24
    1746:	19 f0       	breq	.+6      	; 0x174e <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    1748:	81 e0       	ldi	r24, 0x01	; 1
    174a:	89 83       	std	Y+1, r24	; 0x01
    174c:	01 c0       	rjmp	.+2      	; 0x1750 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    174e:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1750:	89 81       	ldd	r24, Y+1	; 0x01
}
    1752:	0f 90       	pop	r0
    1754:	0f 90       	pop	r0
    1756:	0f 90       	pop	r0
    1758:	0f 90       	pop	r0
    175a:	0f 90       	pop	r0
    175c:	cf 91       	pop	r28
    175e:	df 91       	pop	r29
    1760:	08 95       	ret

00001762 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1762:	df 93       	push	r29
    1764:	cf 93       	push	r28
    1766:	00 d0       	rcall	.+0      	; 0x1768 <GPIO_setupPortDirection+0x6>
    1768:	00 d0       	rcall	.+0      	; 0x176a <GPIO_setupPortDirection+0x8>
    176a:	cd b7       	in	r28, 0x3d	; 61
    176c:	de b7       	in	r29, 0x3e	; 62
    176e:	89 83       	std	Y+1, r24	; 0x01
    1770:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1772:	89 81       	ldd	r24, Y+1	; 0x01
    1774:	84 30       	cpi	r24, 0x04	; 4
    1776:	90 f5       	brcc	.+100    	; 0x17dc <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1778:	89 81       	ldd	r24, Y+1	; 0x01
    177a:	28 2f       	mov	r18, r24
    177c:	30 e0       	ldi	r19, 0x00	; 0
    177e:	3c 83       	std	Y+4, r19	; 0x04
    1780:	2b 83       	std	Y+3, r18	; 0x03
    1782:	8b 81       	ldd	r24, Y+3	; 0x03
    1784:	9c 81       	ldd	r25, Y+4	; 0x04
    1786:	81 30       	cpi	r24, 0x01	; 1
    1788:	91 05       	cpc	r25, r1
    178a:	d1 f0       	breq	.+52     	; 0x17c0 <GPIO_setupPortDirection+0x5e>
    178c:	2b 81       	ldd	r18, Y+3	; 0x03
    178e:	3c 81       	ldd	r19, Y+4	; 0x04
    1790:	22 30       	cpi	r18, 0x02	; 2
    1792:	31 05       	cpc	r19, r1
    1794:	2c f4       	brge	.+10     	; 0x17a0 <GPIO_setupPortDirection+0x3e>
    1796:	8b 81       	ldd	r24, Y+3	; 0x03
    1798:	9c 81       	ldd	r25, Y+4	; 0x04
    179a:	00 97       	sbiw	r24, 0x00	; 0
    179c:	61 f0       	breq	.+24     	; 0x17b6 <GPIO_setupPortDirection+0x54>
    179e:	1e c0       	rjmp	.+60     	; 0x17dc <GPIO_setupPortDirection+0x7a>
    17a0:	2b 81       	ldd	r18, Y+3	; 0x03
    17a2:	3c 81       	ldd	r19, Y+4	; 0x04
    17a4:	22 30       	cpi	r18, 0x02	; 2
    17a6:	31 05       	cpc	r19, r1
    17a8:	81 f0       	breq	.+32     	; 0x17ca <GPIO_setupPortDirection+0x68>
    17aa:	8b 81       	ldd	r24, Y+3	; 0x03
    17ac:	9c 81       	ldd	r25, Y+4	; 0x04
    17ae:	83 30       	cpi	r24, 0x03	; 3
    17b0:	91 05       	cpc	r25, r1
    17b2:	81 f0       	breq	.+32     	; 0x17d4 <GPIO_setupPortDirection+0x72>
    17b4:	13 c0       	rjmp	.+38     	; 0x17dc <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    17b6:	ea e3       	ldi	r30, 0x3A	; 58
    17b8:	f0 e0       	ldi	r31, 0x00	; 0
    17ba:	8a 81       	ldd	r24, Y+2	; 0x02
    17bc:	80 83       	st	Z, r24
    17be:	0e c0       	rjmp	.+28     	; 0x17dc <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    17c0:	e7 e3       	ldi	r30, 0x37	; 55
    17c2:	f0 e0       	ldi	r31, 0x00	; 0
    17c4:	8a 81       	ldd	r24, Y+2	; 0x02
    17c6:	80 83       	st	Z, r24
    17c8:	09 c0       	rjmp	.+18     	; 0x17dc <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    17ca:	e4 e3       	ldi	r30, 0x34	; 52
    17cc:	f0 e0       	ldi	r31, 0x00	; 0
    17ce:	8a 81       	ldd	r24, Y+2	; 0x02
    17d0:	80 83       	st	Z, r24
    17d2:	04 c0       	rjmp	.+8      	; 0x17dc <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    17d4:	e1 e3       	ldi	r30, 0x31	; 49
    17d6:	f0 e0       	ldi	r31, 0x00	; 0
    17d8:	8a 81       	ldd	r24, Y+2	; 0x02
    17da:	80 83       	st	Z, r24
			break;
		}
	}
}
    17dc:	0f 90       	pop	r0
    17de:	0f 90       	pop	r0
    17e0:	0f 90       	pop	r0
    17e2:	0f 90       	pop	r0
    17e4:	cf 91       	pop	r28
    17e6:	df 91       	pop	r29
    17e8:	08 95       	ret

000017ea <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    17ea:	df 93       	push	r29
    17ec:	cf 93       	push	r28
    17ee:	00 d0       	rcall	.+0      	; 0x17f0 <GPIO_writePort+0x6>
    17f0:	00 d0       	rcall	.+0      	; 0x17f2 <GPIO_writePort+0x8>
    17f2:	cd b7       	in	r28, 0x3d	; 61
    17f4:	de b7       	in	r29, 0x3e	; 62
    17f6:	89 83       	std	Y+1, r24	; 0x01
    17f8:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    17fa:	89 81       	ldd	r24, Y+1	; 0x01
    17fc:	84 30       	cpi	r24, 0x04	; 4
    17fe:	90 f5       	brcc	.+100    	; 0x1864 <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    1800:	89 81       	ldd	r24, Y+1	; 0x01
    1802:	28 2f       	mov	r18, r24
    1804:	30 e0       	ldi	r19, 0x00	; 0
    1806:	3c 83       	std	Y+4, r19	; 0x04
    1808:	2b 83       	std	Y+3, r18	; 0x03
    180a:	8b 81       	ldd	r24, Y+3	; 0x03
    180c:	9c 81       	ldd	r25, Y+4	; 0x04
    180e:	81 30       	cpi	r24, 0x01	; 1
    1810:	91 05       	cpc	r25, r1
    1812:	d1 f0       	breq	.+52     	; 0x1848 <GPIO_writePort+0x5e>
    1814:	2b 81       	ldd	r18, Y+3	; 0x03
    1816:	3c 81       	ldd	r19, Y+4	; 0x04
    1818:	22 30       	cpi	r18, 0x02	; 2
    181a:	31 05       	cpc	r19, r1
    181c:	2c f4       	brge	.+10     	; 0x1828 <GPIO_writePort+0x3e>
    181e:	8b 81       	ldd	r24, Y+3	; 0x03
    1820:	9c 81       	ldd	r25, Y+4	; 0x04
    1822:	00 97       	sbiw	r24, 0x00	; 0
    1824:	61 f0       	breq	.+24     	; 0x183e <GPIO_writePort+0x54>
    1826:	1e c0       	rjmp	.+60     	; 0x1864 <GPIO_writePort+0x7a>
    1828:	2b 81       	ldd	r18, Y+3	; 0x03
    182a:	3c 81       	ldd	r19, Y+4	; 0x04
    182c:	22 30       	cpi	r18, 0x02	; 2
    182e:	31 05       	cpc	r19, r1
    1830:	81 f0       	breq	.+32     	; 0x1852 <GPIO_writePort+0x68>
    1832:	8b 81       	ldd	r24, Y+3	; 0x03
    1834:	9c 81       	ldd	r25, Y+4	; 0x04
    1836:	83 30       	cpi	r24, 0x03	; 3
    1838:	91 05       	cpc	r25, r1
    183a:	81 f0       	breq	.+32     	; 0x185c <GPIO_writePort+0x72>
    183c:	13 c0       	rjmp	.+38     	; 0x1864 <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    183e:	eb e3       	ldi	r30, 0x3B	; 59
    1840:	f0 e0       	ldi	r31, 0x00	; 0
    1842:	8a 81       	ldd	r24, Y+2	; 0x02
    1844:	80 83       	st	Z, r24
    1846:	0e c0       	rjmp	.+28     	; 0x1864 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1848:	e8 e3       	ldi	r30, 0x38	; 56
    184a:	f0 e0       	ldi	r31, 0x00	; 0
    184c:	8a 81       	ldd	r24, Y+2	; 0x02
    184e:	80 83       	st	Z, r24
    1850:	09 c0       	rjmp	.+18     	; 0x1864 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1852:	e5 e3       	ldi	r30, 0x35	; 53
    1854:	f0 e0       	ldi	r31, 0x00	; 0
    1856:	8a 81       	ldd	r24, Y+2	; 0x02
    1858:	80 83       	st	Z, r24
    185a:	04 c0       	rjmp	.+8      	; 0x1864 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    185c:	e2 e3       	ldi	r30, 0x32	; 50
    185e:	f0 e0       	ldi	r31, 0x00	; 0
    1860:	8a 81       	ldd	r24, Y+2	; 0x02
    1862:	80 83       	st	Z, r24
			break;
		}
	}
}
    1864:	0f 90       	pop	r0
    1866:	0f 90       	pop	r0
    1868:	0f 90       	pop	r0
    186a:	0f 90       	pop	r0
    186c:	cf 91       	pop	r28
    186e:	df 91       	pop	r29
    1870:	08 95       	ret

00001872 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1872:	df 93       	push	r29
    1874:	cf 93       	push	r28
    1876:	00 d0       	rcall	.+0      	; 0x1878 <GPIO_readPort+0x6>
    1878:	00 d0       	rcall	.+0      	; 0x187a <GPIO_readPort+0x8>
    187a:	cd b7       	in	r28, 0x3d	; 61
    187c:	de b7       	in	r29, 0x3e	; 62
    187e:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1880:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1882:	8a 81       	ldd	r24, Y+2	; 0x02
    1884:	84 30       	cpi	r24, 0x04	; 4
    1886:	90 f5       	brcc	.+100    	; 0x18ec <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    1888:	8a 81       	ldd	r24, Y+2	; 0x02
    188a:	28 2f       	mov	r18, r24
    188c:	30 e0       	ldi	r19, 0x00	; 0
    188e:	3c 83       	std	Y+4, r19	; 0x04
    1890:	2b 83       	std	Y+3, r18	; 0x03
    1892:	8b 81       	ldd	r24, Y+3	; 0x03
    1894:	9c 81       	ldd	r25, Y+4	; 0x04
    1896:	81 30       	cpi	r24, 0x01	; 1
    1898:	91 05       	cpc	r25, r1
    189a:	d1 f0       	breq	.+52     	; 0x18d0 <GPIO_readPort+0x5e>
    189c:	2b 81       	ldd	r18, Y+3	; 0x03
    189e:	3c 81       	ldd	r19, Y+4	; 0x04
    18a0:	22 30       	cpi	r18, 0x02	; 2
    18a2:	31 05       	cpc	r19, r1
    18a4:	2c f4       	brge	.+10     	; 0x18b0 <GPIO_readPort+0x3e>
    18a6:	8b 81       	ldd	r24, Y+3	; 0x03
    18a8:	9c 81       	ldd	r25, Y+4	; 0x04
    18aa:	00 97       	sbiw	r24, 0x00	; 0
    18ac:	61 f0       	breq	.+24     	; 0x18c6 <GPIO_readPort+0x54>
    18ae:	1e c0       	rjmp	.+60     	; 0x18ec <GPIO_readPort+0x7a>
    18b0:	2b 81       	ldd	r18, Y+3	; 0x03
    18b2:	3c 81       	ldd	r19, Y+4	; 0x04
    18b4:	22 30       	cpi	r18, 0x02	; 2
    18b6:	31 05       	cpc	r19, r1
    18b8:	81 f0       	breq	.+32     	; 0x18da <GPIO_readPort+0x68>
    18ba:	8b 81       	ldd	r24, Y+3	; 0x03
    18bc:	9c 81       	ldd	r25, Y+4	; 0x04
    18be:	83 30       	cpi	r24, 0x03	; 3
    18c0:	91 05       	cpc	r25, r1
    18c2:	81 f0       	breq	.+32     	; 0x18e4 <GPIO_readPort+0x72>
    18c4:	13 c0       	rjmp	.+38     	; 0x18ec <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    18c6:	e9 e3       	ldi	r30, 0x39	; 57
    18c8:	f0 e0       	ldi	r31, 0x00	; 0
    18ca:	80 81       	ld	r24, Z
    18cc:	89 83       	std	Y+1, r24	; 0x01
    18ce:	0e c0       	rjmp	.+28     	; 0x18ec <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    18d0:	e6 e3       	ldi	r30, 0x36	; 54
    18d2:	f0 e0       	ldi	r31, 0x00	; 0
    18d4:	80 81       	ld	r24, Z
    18d6:	89 83       	std	Y+1, r24	; 0x01
    18d8:	09 c0       	rjmp	.+18     	; 0x18ec <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    18da:	e3 e3       	ldi	r30, 0x33	; 51
    18dc:	f0 e0       	ldi	r31, 0x00	; 0
    18de:	80 81       	ld	r24, Z
    18e0:	89 83       	std	Y+1, r24	; 0x01
    18e2:	04 c0       	rjmp	.+8      	; 0x18ec <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    18e4:	e0 e3       	ldi	r30, 0x30	; 48
    18e6:	f0 e0       	ldi	r31, 0x00	; 0
    18e8:	80 81       	ld	r24, Z
    18ea:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    18ec:	89 81       	ldd	r24, Y+1	; 0x01
}
    18ee:	0f 90       	pop	r0
    18f0:	0f 90       	pop	r0
    18f2:	0f 90       	pop	r0
    18f4:	0f 90       	pop	r0
    18f6:	cf 91       	pop	r28
    18f8:	df 91       	pop	r29
    18fa:	08 95       	ret

000018fc <__vector_11>:
/* Global variables to hold the address of the call back function in the application */
static void (*Timer0_callBackPtr)(void) = NULL_PTR;
static void (*Timer1_callBackPtr)(void) = NULL_PTR;
static void (*Timer2_callBackPtr)(void) = NULL_PTR;

ISR(TIMER0_OVF_vect) {
    18fc:	1f 92       	push	r1
    18fe:	0f 92       	push	r0
    1900:	0f b6       	in	r0, 0x3f	; 63
    1902:	0f 92       	push	r0
    1904:	11 24       	eor	r1, r1
    1906:	2f 93       	push	r18
    1908:	3f 93       	push	r19
    190a:	4f 93       	push	r20
    190c:	5f 93       	push	r21
    190e:	6f 93       	push	r22
    1910:	7f 93       	push	r23
    1912:	8f 93       	push	r24
    1914:	9f 93       	push	r25
    1916:	af 93       	push	r26
    1918:	bf 93       	push	r27
    191a:	ef 93       	push	r30
    191c:	ff 93       	push	r31
    191e:	df 93       	push	r29
    1920:	cf 93       	push	r28
    1922:	cd b7       	in	r28, 0x3d	; 61
    1924:	de b7       	in	r29, 0x3e	; 62
	if (Timer0_callBackPtr != NULL_PTR) {
    1926:	80 91 7c 00 	lds	r24, 0x007C
    192a:	90 91 7d 00 	lds	r25, 0x007D
    192e:	00 97       	sbiw	r24, 0x00	; 0
    1930:	29 f0       	breq	.+10     	; 0x193c <__vector_11+0x40>
		/* Call the Call Back function in the application after the edge is detected */
		(*Timer0_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1932:	e0 91 7c 00 	lds	r30, 0x007C
    1936:	f0 91 7d 00 	lds	r31, 0x007D
    193a:	09 95       	icall
	}
}
    193c:	cf 91       	pop	r28
    193e:	df 91       	pop	r29
    1940:	ff 91       	pop	r31
    1942:	ef 91       	pop	r30
    1944:	bf 91       	pop	r27
    1946:	af 91       	pop	r26
    1948:	9f 91       	pop	r25
    194a:	8f 91       	pop	r24
    194c:	7f 91       	pop	r23
    194e:	6f 91       	pop	r22
    1950:	5f 91       	pop	r21
    1952:	4f 91       	pop	r20
    1954:	3f 91       	pop	r19
    1956:	2f 91       	pop	r18
    1958:	0f 90       	pop	r0
    195a:	0f be       	out	0x3f, r0	; 63
    195c:	0f 90       	pop	r0
    195e:	1f 90       	pop	r1
    1960:	18 95       	reti

00001962 <__vector_10>:

ISR(TIMER0_COMP_vect) {
    1962:	1f 92       	push	r1
    1964:	0f 92       	push	r0
    1966:	0f b6       	in	r0, 0x3f	; 63
    1968:	0f 92       	push	r0
    196a:	11 24       	eor	r1, r1
    196c:	2f 93       	push	r18
    196e:	3f 93       	push	r19
    1970:	4f 93       	push	r20
    1972:	5f 93       	push	r21
    1974:	6f 93       	push	r22
    1976:	7f 93       	push	r23
    1978:	8f 93       	push	r24
    197a:	9f 93       	push	r25
    197c:	af 93       	push	r26
    197e:	bf 93       	push	r27
    1980:	ef 93       	push	r30
    1982:	ff 93       	push	r31
    1984:	df 93       	push	r29
    1986:	cf 93       	push	r28
    1988:	cd b7       	in	r28, 0x3d	; 61
    198a:	de b7       	in	r29, 0x3e	; 62
	if (Timer0_callBackPtr != NULL_PTR) {
    198c:	80 91 7c 00 	lds	r24, 0x007C
    1990:	90 91 7d 00 	lds	r25, 0x007D
    1994:	00 97       	sbiw	r24, 0x00	; 0
    1996:	29 f0       	breq	.+10     	; 0x19a2 <__vector_10+0x40>
		(*Timer0_callBackPtr)();
    1998:	e0 91 7c 00 	lds	r30, 0x007C
    199c:	f0 91 7d 00 	lds	r31, 0x007D
    19a0:	09 95       	icall
	}
}
    19a2:	cf 91       	pop	r28
    19a4:	df 91       	pop	r29
    19a6:	ff 91       	pop	r31
    19a8:	ef 91       	pop	r30
    19aa:	bf 91       	pop	r27
    19ac:	af 91       	pop	r26
    19ae:	9f 91       	pop	r25
    19b0:	8f 91       	pop	r24
    19b2:	7f 91       	pop	r23
    19b4:	6f 91       	pop	r22
    19b6:	5f 91       	pop	r21
    19b8:	4f 91       	pop	r20
    19ba:	3f 91       	pop	r19
    19bc:	2f 91       	pop	r18
    19be:	0f 90       	pop	r0
    19c0:	0f be       	out	0x3f, r0	; 63
    19c2:	0f 90       	pop	r0
    19c4:	1f 90       	pop	r1
    19c6:	18 95       	reti

000019c8 <__vector_5>:

ISR(TIMER2_OVF_vect) {
    19c8:	1f 92       	push	r1
    19ca:	0f 92       	push	r0
    19cc:	0f b6       	in	r0, 0x3f	; 63
    19ce:	0f 92       	push	r0
    19d0:	11 24       	eor	r1, r1
    19d2:	2f 93       	push	r18
    19d4:	3f 93       	push	r19
    19d6:	4f 93       	push	r20
    19d8:	5f 93       	push	r21
    19da:	6f 93       	push	r22
    19dc:	7f 93       	push	r23
    19de:	8f 93       	push	r24
    19e0:	9f 93       	push	r25
    19e2:	af 93       	push	r26
    19e4:	bf 93       	push	r27
    19e6:	ef 93       	push	r30
    19e8:	ff 93       	push	r31
    19ea:	df 93       	push	r29
    19ec:	cf 93       	push	r28
    19ee:	cd b7       	in	r28, 0x3d	; 61
    19f0:	de b7       	in	r29, 0x3e	; 62
	if (Timer2_callBackPtr != NULL_PTR) {
    19f2:	80 91 80 00 	lds	r24, 0x0080
    19f6:	90 91 81 00 	lds	r25, 0x0081
    19fa:	00 97       	sbiw	r24, 0x00	; 0
    19fc:	29 f0       	breq	.+10     	; 0x1a08 <__vector_5+0x40>
		(*Timer2_callBackPtr)();
    19fe:	e0 91 80 00 	lds	r30, 0x0080
    1a02:	f0 91 81 00 	lds	r31, 0x0081
    1a06:	09 95       	icall
	}
}
    1a08:	cf 91       	pop	r28
    1a0a:	df 91       	pop	r29
    1a0c:	ff 91       	pop	r31
    1a0e:	ef 91       	pop	r30
    1a10:	bf 91       	pop	r27
    1a12:	af 91       	pop	r26
    1a14:	9f 91       	pop	r25
    1a16:	8f 91       	pop	r24
    1a18:	7f 91       	pop	r23
    1a1a:	6f 91       	pop	r22
    1a1c:	5f 91       	pop	r21
    1a1e:	4f 91       	pop	r20
    1a20:	3f 91       	pop	r19
    1a22:	2f 91       	pop	r18
    1a24:	0f 90       	pop	r0
    1a26:	0f be       	out	0x3f, r0	; 63
    1a28:	0f 90       	pop	r0
    1a2a:	1f 90       	pop	r1
    1a2c:	18 95       	reti

00001a2e <__vector_4>:

ISR(TIMER2_COMP_vect) {
    1a2e:	1f 92       	push	r1
    1a30:	0f 92       	push	r0
    1a32:	0f b6       	in	r0, 0x3f	; 63
    1a34:	0f 92       	push	r0
    1a36:	11 24       	eor	r1, r1
    1a38:	2f 93       	push	r18
    1a3a:	3f 93       	push	r19
    1a3c:	4f 93       	push	r20
    1a3e:	5f 93       	push	r21
    1a40:	6f 93       	push	r22
    1a42:	7f 93       	push	r23
    1a44:	8f 93       	push	r24
    1a46:	9f 93       	push	r25
    1a48:	af 93       	push	r26
    1a4a:	bf 93       	push	r27
    1a4c:	ef 93       	push	r30
    1a4e:	ff 93       	push	r31
    1a50:	df 93       	push	r29
    1a52:	cf 93       	push	r28
    1a54:	cd b7       	in	r28, 0x3d	; 61
    1a56:	de b7       	in	r29, 0x3e	; 62
	if (Timer2_callBackPtr != NULL_PTR) {
    1a58:	80 91 80 00 	lds	r24, 0x0080
    1a5c:	90 91 81 00 	lds	r25, 0x0081
    1a60:	00 97       	sbiw	r24, 0x00	; 0
    1a62:	29 f0       	breq	.+10     	; 0x1a6e <__vector_4+0x40>
		(*Timer2_callBackPtr)();
    1a64:	e0 91 80 00 	lds	r30, 0x0080
    1a68:	f0 91 81 00 	lds	r31, 0x0081
    1a6c:	09 95       	icall
	}
}
    1a6e:	cf 91       	pop	r28
    1a70:	df 91       	pop	r29
    1a72:	ff 91       	pop	r31
    1a74:	ef 91       	pop	r30
    1a76:	bf 91       	pop	r27
    1a78:	af 91       	pop	r26
    1a7a:	9f 91       	pop	r25
    1a7c:	8f 91       	pop	r24
    1a7e:	7f 91       	pop	r23
    1a80:	6f 91       	pop	r22
    1a82:	5f 91       	pop	r21
    1a84:	4f 91       	pop	r20
    1a86:	3f 91       	pop	r19
    1a88:	2f 91       	pop	r18
    1a8a:	0f 90       	pop	r0
    1a8c:	0f be       	out	0x3f, r0	; 63
    1a8e:	0f 90       	pop	r0
    1a90:	1f 90       	pop	r1
    1a92:	18 95       	reti

00001a94 <__vector_9>:

ISR(TIMER1_OVF_vect) {
    1a94:	1f 92       	push	r1
    1a96:	0f 92       	push	r0
    1a98:	0f b6       	in	r0, 0x3f	; 63
    1a9a:	0f 92       	push	r0
    1a9c:	11 24       	eor	r1, r1
    1a9e:	2f 93       	push	r18
    1aa0:	3f 93       	push	r19
    1aa2:	4f 93       	push	r20
    1aa4:	5f 93       	push	r21
    1aa6:	6f 93       	push	r22
    1aa8:	7f 93       	push	r23
    1aaa:	8f 93       	push	r24
    1aac:	9f 93       	push	r25
    1aae:	af 93       	push	r26
    1ab0:	bf 93       	push	r27
    1ab2:	ef 93       	push	r30
    1ab4:	ff 93       	push	r31
    1ab6:	df 93       	push	r29
    1ab8:	cf 93       	push	r28
    1aba:	cd b7       	in	r28, 0x3d	; 61
    1abc:	de b7       	in	r29, 0x3e	; 62
	if (Timer1_callBackPtr != NULL_PTR) {
    1abe:	80 91 7e 00 	lds	r24, 0x007E
    1ac2:	90 91 7f 00 	lds	r25, 0x007F
    1ac6:	00 97       	sbiw	r24, 0x00	; 0
    1ac8:	29 f0       	breq	.+10     	; 0x1ad4 <__vector_9+0x40>
		(*Timer1_callBackPtr)();
    1aca:	e0 91 7e 00 	lds	r30, 0x007E
    1ace:	f0 91 7f 00 	lds	r31, 0x007F
    1ad2:	09 95       	icall
	}
}
    1ad4:	cf 91       	pop	r28
    1ad6:	df 91       	pop	r29
    1ad8:	ff 91       	pop	r31
    1ada:	ef 91       	pop	r30
    1adc:	bf 91       	pop	r27
    1ade:	af 91       	pop	r26
    1ae0:	9f 91       	pop	r25
    1ae2:	8f 91       	pop	r24
    1ae4:	7f 91       	pop	r23
    1ae6:	6f 91       	pop	r22
    1ae8:	5f 91       	pop	r21
    1aea:	4f 91       	pop	r20
    1aec:	3f 91       	pop	r19
    1aee:	2f 91       	pop	r18
    1af0:	0f 90       	pop	r0
    1af2:	0f be       	out	0x3f, r0	; 63
    1af4:	0f 90       	pop	r0
    1af6:	1f 90       	pop	r1
    1af8:	18 95       	reti

00001afa <__vector_7>:

ISR(TIMER1_COMPA_vect) {
    1afa:	1f 92       	push	r1
    1afc:	0f 92       	push	r0
    1afe:	0f b6       	in	r0, 0x3f	; 63
    1b00:	0f 92       	push	r0
    1b02:	11 24       	eor	r1, r1
    1b04:	2f 93       	push	r18
    1b06:	3f 93       	push	r19
    1b08:	4f 93       	push	r20
    1b0a:	5f 93       	push	r21
    1b0c:	6f 93       	push	r22
    1b0e:	7f 93       	push	r23
    1b10:	8f 93       	push	r24
    1b12:	9f 93       	push	r25
    1b14:	af 93       	push	r26
    1b16:	bf 93       	push	r27
    1b18:	ef 93       	push	r30
    1b1a:	ff 93       	push	r31
    1b1c:	df 93       	push	r29
    1b1e:	cf 93       	push	r28
    1b20:	cd b7       	in	r28, 0x3d	; 61
    1b22:	de b7       	in	r29, 0x3e	; 62
	if (Timer1_callBackPtr != NULL_PTR) {
    1b24:	80 91 7e 00 	lds	r24, 0x007E
    1b28:	90 91 7f 00 	lds	r25, 0x007F
    1b2c:	00 97       	sbiw	r24, 0x00	; 0
    1b2e:	29 f0       	breq	.+10     	; 0x1b3a <__vector_7+0x40>
		(*Timer1_callBackPtr)();
    1b30:	e0 91 7e 00 	lds	r30, 0x007E
    1b34:	f0 91 7f 00 	lds	r31, 0x007F
    1b38:	09 95       	icall
	}
}
    1b3a:	cf 91       	pop	r28
    1b3c:	df 91       	pop	r29
    1b3e:	ff 91       	pop	r31
    1b40:	ef 91       	pop	r30
    1b42:	bf 91       	pop	r27
    1b44:	af 91       	pop	r26
    1b46:	9f 91       	pop	r25
    1b48:	8f 91       	pop	r24
    1b4a:	7f 91       	pop	r23
    1b4c:	6f 91       	pop	r22
    1b4e:	5f 91       	pop	r21
    1b50:	4f 91       	pop	r20
    1b52:	3f 91       	pop	r19
    1b54:	2f 91       	pop	r18
    1b56:	0f 90       	pop	r0
    1b58:	0f be       	out	0x3f, r0	; 63
    1b5a:	0f 90       	pop	r0
    1b5c:	1f 90       	pop	r1
    1b5e:	18 95       	reti

00001b60 <Timer_init>:

//Function to initialize the Timer driver

void Timer_init(const Timer_ConfigType *Config_Ptr) {
    1b60:	df 93       	push	r29
    1b62:	cf 93       	push	r28
    1b64:	cd b7       	in	r28, 0x3d	; 61
    1b66:	de b7       	in	r29, 0x3e	; 62
    1b68:	60 97       	sbiw	r28, 0x10	; 16
    1b6a:	0f b6       	in	r0, 0x3f	; 63
    1b6c:	f8 94       	cli
    1b6e:	de bf       	out	0x3e, r29	; 62
    1b70:	0f be       	out	0x3f, r0	; 63
    1b72:	cd bf       	out	0x3d, r28	; 61
    1b74:	9a 83       	std	Y+2, r25	; 0x02
    1b76:	89 83       	std	Y+1, r24	; 0x01
	switch (Config_Ptr->timer_ID) {
    1b78:	e9 81       	ldd	r30, Y+1	; 0x01
    1b7a:	fa 81       	ldd	r31, Y+2	; 0x02
    1b7c:	84 81       	ldd	r24, Z+4	; 0x04
    1b7e:	28 2f       	mov	r18, r24
    1b80:	30 e0       	ldi	r19, 0x00	; 0
    1b82:	38 8b       	std	Y+16, r19	; 0x10
    1b84:	2f 87       	std	Y+15, r18	; 0x0f
    1b86:	8f 85       	ldd	r24, Y+15	; 0x0f
    1b88:	98 89       	ldd	r25, Y+16	; 0x10
    1b8a:	81 30       	cpi	r24, 0x01	; 1
    1b8c:	91 05       	cpc	r25, r1
    1b8e:	09 f4       	brne	.+2      	; 0x1b92 <Timer_init+0x32>
    1b90:	68 c0       	rjmp	.+208    	; 0x1c62 <Timer_init+0x102>
    1b92:	2f 85       	ldd	r18, Y+15	; 0x0f
    1b94:	38 89       	ldd	r19, Y+16	; 0x10
    1b96:	22 30       	cpi	r18, 0x02	; 2
    1b98:	31 05       	cpc	r19, r1
    1b9a:	09 f4       	brne	.+2      	; 0x1b9e <Timer_init+0x3e>
    1b9c:	cc c0       	rjmp	.+408    	; 0x1d36 <Timer_init+0x1d6>
    1b9e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1ba0:	98 89       	ldd	r25, Y+16	; 0x10
    1ba2:	00 97       	sbiw	r24, 0x00	; 0
    1ba4:	09 f0       	breq	.+2      	; 0x1ba8 <Timer_init+0x48>
    1ba6:	23 c1       	rjmp	.+582    	; 0x1dee <Timer_init+0x28e>
	case 0:
		//clear all the register to be ready for configuration
		//Set pin FOC0 as we will not use pwm mode
		TCCR0 = (1 << FOC0);
    1ba8:	e3 e5       	ldi	r30, 0x53	; 83
    1baa:	f0 e0       	ldi	r31, 0x00	; 0
    1bac:	80 e8       	ldi	r24, 0x80	; 128
    1bae:	80 83       	st	Z, r24
		//Choose the mode
		switch (Config_Ptr->timer_mode) {
    1bb0:	e9 81       	ldd	r30, Y+1	; 0x01
    1bb2:	fa 81       	ldd	r31, Y+2	; 0x02
    1bb4:	86 81       	ldd	r24, Z+6	; 0x06
    1bb6:	28 2f       	mov	r18, r24
    1bb8:	30 e0       	ldi	r19, 0x00	; 0
    1bba:	3e 87       	std	Y+14, r19	; 0x0e
    1bbc:	2d 87       	std	Y+13, r18	; 0x0d
    1bbe:	8d 85       	ldd	r24, Y+13	; 0x0d
    1bc0:	9e 85       	ldd	r25, Y+14	; 0x0e
    1bc2:	00 97       	sbiw	r24, 0x00	; 0
    1bc4:	61 f0       	breq	.+24     	; 0x1bde <Timer_init+0x7e>
    1bc6:	2d 85       	ldd	r18, Y+13	; 0x0d
    1bc8:	3e 85       	ldd	r19, Y+14	; 0x0e
    1bca:	21 30       	cpi	r18, 0x01	; 1
    1bcc:	31 05       	cpc	r19, r1
    1bce:	39 f4       	brne	.+14     	; 0x1bde <Timer_init+0x7e>
		case 0:
			break;
		case 1:
			TCCR0 |= (1 << WGM01);
    1bd0:	a3 e5       	ldi	r26, 0x53	; 83
    1bd2:	b0 e0       	ldi	r27, 0x00	; 0
    1bd4:	e3 e5       	ldi	r30, 0x53	; 83
    1bd6:	f0 e0       	ldi	r31, 0x00	; 0
    1bd8:	80 81       	ld	r24, Z
    1bda:	88 60       	ori	r24, 0x08	; 8
    1bdc:	8c 93       	st	X, r24
			break;
		}
		//Set the clock
		TCCR0 = (TCCR0 & 0xF8) | Config_Ptr->timer_clock;
    1bde:	a3 e5       	ldi	r26, 0x53	; 83
    1be0:	b0 e0       	ldi	r27, 0x00	; 0
    1be2:	e3 e5       	ldi	r30, 0x53	; 83
    1be4:	f0 e0       	ldi	r31, 0x00	; 0
    1be6:	80 81       	ld	r24, Z
    1be8:	98 2f       	mov	r25, r24
    1bea:	98 7f       	andi	r25, 0xF8	; 248
    1bec:	e9 81       	ldd	r30, Y+1	; 0x01
    1bee:	fa 81       	ldd	r31, Y+2	; 0x02
    1bf0:	85 81       	ldd	r24, Z+5	; 0x05
    1bf2:	89 2b       	or	r24, r25
    1bf4:	8c 93       	st	X, r24
		//Set initial counter
		TCNT0 = (Config_Ptr->timer_InitialValue & 0x00FF);
    1bf6:	a2 e5       	ldi	r26, 0x52	; 82
    1bf8:	b0 e0       	ldi	r27, 0x00	; 0
    1bfa:	e9 81       	ldd	r30, Y+1	; 0x01
    1bfc:	fa 81       	ldd	r31, Y+2	; 0x02
    1bfe:	80 81       	ld	r24, Z
    1c00:	91 81       	ldd	r25, Z+1	; 0x01
    1c02:	8c 93       	st	X, r24
		//Set Compare register
		OCR0 = (Config_Ptr->timer_compare_MatchValue & 0x00FF);
    1c04:	ac e5       	ldi	r26, 0x5C	; 92
    1c06:	b0 e0       	ldi	r27, 0x00	; 0
    1c08:	e9 81       	ldd	r30, Y+1	; 0x01
    1c0a:	fa 81       	ldd	r31, Y+2	; 0x02
    1c0c:	82 81       	ldd	r24, Z+2	; 0x02
    1c0e:	93 81       	ldd	r25, Z+3	; 0x03
    1c10:	8c 93       	st	X, r24
		//Enable interrupt
		TIMSK &= ~(1 << TOIE0) & ~(1 << OCIE0);
    1c12:	a9 e5       	ldi	r26, 0x59	; 89
    1c14:	b0 e0       	ldi	r27, 0x00	; 0
    1c16:	e9 e5       	ldi	r30, 0x59	; 89
    1c18:	f0 e0       	ldi	r31, 0x00	; 0
    1c1a:	80 81       	ld	r24, Z
    1c1c:	8c 7f       	andi	r24, 0xFC	; 252
    1c1e:	8c 93       	st	X, r24
		switch (Config_Ptr->timer_mode) {
    1c20:	e9 81       	ldd	r30, Y+1	; 0x01
    1c22:	fa 81       	ldd	r31, Y+2	; 0x02
    1c24:	86 81       	ldd	r24, Z+6	; 0x06
    1c26:	28 2f       	mov	r18, r24
    1c28:	30 e0       	ldi	r19, 0x00	; 0
    1c2a:	3c 87       	std	Y+12, r19	; 0x0c
    1c2c:	2b 87       	std	Y+11, r18	; 0x0b
    1c2e:	8b 85       	ldd	r24, Y+11	; 0x0b
    1c30:	9c 85       	ldd	r25, Y+12	; 0x0c
    1c32:	00 97       	sbiw	r24, 0x00	; 0
    1c34:	31 f0       	breq	.+12     	; 0x1c42 <Timer_init+0xe2>
    1c36:	2b 85       	ldd	r18, Y+11	; 0x0b
    1c38:	3c 85       	ldd	r19, Y+12	; 0x0c
    1c3a:	21 30       	cpi	r18, 0x01	; 1
    1c3c:	31 05       	cpc	r19, r1
    1c3e:	49 f0       	breq	.+18     	; 0x1c52 <Timer_init+0xf2>
    1c40:	d6 c0       	rjmp	.+428    	; 0x1dee <Timer_init+0x28e>
		case 0:
			TIMSK |= (1 << TOIE0);
    1c42:	a9 e5       	ldi	r26, 0x59	; 89
    1c44:	b0 e0       	ldi	r27, 0x00	; 0
    1c46:	e9 e5       	ldi	r30, 0x59	; 89
    1c48:	f0 e0       	ldi	r31, 0x00	; 0
    1c4a:	80 81       	ld	r24, Z
    1c4c:	81 60       	ori	r24, 0x01	; 1
    1c4e:	8c 93       	st	X, r24
    1c50:	ce c0       	rjmp	.+412    	; 0x1dee <Timer_init+0x28e>
			break;
		case 1:
			TIMSK |= (1 << OCIE0);
    1c52:	a9 e5       	ldi	r26, 0x59	; 89
    1c54:	b0 e0       	ldi	r27, 0x00	; 0
    1c56:	e9 e5       	ldi	r30, 0x59	; 89
    1c58:	f0 e0       	ldi	r31, 0x00	; 0
    1c5a:	80 81       	ld	r24, Z
    1c5c:	82 60       	ori	r24, 0x02	; 2
    1c5e:	8c 93       	st	X, r24
    1c60:	c6 c0       	rjmp	.+396    	; 0x1dee <Timer_init+0x28e>
		break;

	case 1:
		//clear all the register to be ready for configuration
		//Set pin FOC1A & FOC1B as we will not use pwm mode
		TCCR1A = (1 << FOC1A) | (1 << FOC1B);
    1c62:	ef e4       	ldi	r30, 0x4F	; 79
    1c64:	f0 e0       	ldi	r31, 0x00	; 0
    1c66:	8c e0       	ldi	r24, 0x0C	; 12
    1c68:	80 83       	st	Z, r24
		//Choose the mode
		switch (Config_Ptr->timer_mode) {
    1c6a:	e9 81       	ldd	r30, Y+1	; 0x01
    1c6c:	fa 81       	ldd	r31, Y+2	; 0x02
    1c6e:	86 81       	ldd	r24, Z+6	; 0x06
    1c70:	28 2f       	mov	r18, r24
    1c72:	30 e0       	ldi	r19, 0x00	; 0
    1c74:	3a 87       	std	Y+10, r19	; 0x0a
    1c76:	29 87       	std	Y+9, r18	; 0x09
    1c78:	89 85       	ldd	r24, Y+9	; 0x09
    1c7a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c7c:	00 97       	sbiw	r24, 0x00	; 0
    1c7e:	31 f0       	breq	.+12     	; 0x1c8c <Timer_init+0x12c>
    1c80:	29 85       	ldd	r18, Y+9	; 0x09
    1c82:	3a 85       	ldd	r19, Y+10	; 0x0a
    1c84:	21 30       	cpi	r18, 0x01	; 1
    1c86:	31 05       	cpc	r19, r1
    1c88:	49 f0       	breq	.+18     	; 0x1c9c <Timer_init+0x13c>
    1c8a:	0f c0       	rjmp	.+30     	; 0x1caa <Timer_init+0x14a>
		case 0:
			TCCR1B &= ~(1 << WGM12);
    1c8c:	ae e4       	ldi	r26, 0x4E	; 78
    1c8e:	b0 e0       	ldi	r27, 0x00	; 0
    1c90:	ee e4       	ldi	r30, 0x4E	; 78
    1c92:	f0 e0       	ldi	r31, 0x00	; 0
    1c94:	80 81       	ld	r24, Z
    1c96:	87 7f       	andi	r24, 0xF7	; 247
    1c98:	8c 93       	st	X, r24
    1c9a:	07 c0       	rjmp	.+14     	; 0x1caa <Timer_init+0x14a>
			break;
		case 1:
			TCCR1B |= (1 << WGM12);
    1c9c:	ae e4       	ldi	r26, 0x4E	; 78
    1c9e:	b0 e0       	ldi	r27, 0x00	; 0
    1ca0:	ee e4       	ldi	r30, 0x4E	; 78
    1ca2:	f0 e0       	ldi	r31, 0x00	; 0
    1ca4:	80 81       	ld	r24, Z
    1ca6:	88 60       	ori	r24, 0x08	; 8
    1ca8:	8c 93       	st	X, r24
			break;
		}
		//Set the clock
		TCCR1B = (TCCR1B & 0xF8) | Config_Ptr->timer_clock;
    1caa:	ae e4       	ldi	r26, 0x4E	; 78
    1cac:	b0 e0       	ldi	r27, 0x00	; 0
    1cae:	ee e4       	ldi	r30, 0x4E	; 78
    1cb0:	f0 e0       	ldi	r31, 0x00	; 0
    1cb2:	80 81       	ld	r24, Z
    1cb4:	98 2f       	mov	r25, r24
    1cb6:	98 7f       	andi	r25, 0xF8	; 248
    1cb8:	e9 81       	ldd	r30, Y+1	; 0x01
    1cba:	fa 81       	ldd	r31, Y+2	; 0x02
    1cbc:	85 81       	ldd	r24, Z+5	; 0x05
    1cbe:	89 2b       	or	r24, r25
    1cc0:	8c 93       	st	X, r24
		//Set initial counter
		TCNT1 = Config_Ptr->timer_InitialValue;
    1cc2:	ac e4       	ldi	r26, 0x4C	; 76
    1cc4:	b0 e0       	ldi	r27, 0x00	; 0
    1cc6:	e9 81       	ldd	r30, Y+1	; 0x01
    1cc8:	fa 81       	ldd	r31, Y+2	; 0x02
    1cca:	80 81       	ld	r24, Z
    1ccc:	91 81       	ldd	r25, Z+1	; 0x01
    1cce:	11 96       	adiw	r26, 0x01	; 1
    1cd0:	9c 93       	st	X, r25
    1cd2:	8e 93       	st	-X, r24
		//Set Compare register
		OCR1A = Config_Ptr->timer_compare_MatchValue;
    1cd4:	aa e4       	ldi	r26, 0x4A	; 74
    1cd6:	b0 e0       	ldi	r27, 0x00	; 0
    1cd8:	e9 81       	ldd	r30, Y+1	; 0x01
    1cda:	fa 81       	ldd	r31, Y+2	; 0x02
    1cdc:	82 81       	ldd	r24, Z+2	; 0x02
    1cde:	93 81       	ldd	r25, Z+3	; 0x03
    1ce0:	11 96       	adiw	r26, 0x01	; 1
    1ce2:	9c 93       	st	X, r25
    1ce4:	8e 93       	st	-X, r24
		//Enable interrupt
		TIMSK &= ~(1 << TOIE1) & ~(1 << OCIE1A);
    1ce6:	a9 e5       	ldi	r26, 0x59	; 89
    1ce8:	b0 e0       	ldi	r27, 0x00	; 0
    1cea:	e9 e5       	ldi	r30, 0x59	; 89
    1cec:	f0 e0       	ldi	r31, 0x00	; 0
    1cee:	80 81       	ld	r24, Z
    1cf0:	8b 7e       	andi	r24, 0xEB	; 235
    1cf2:	8c 93       	st	X, r24
		switch (Config_Ptr->timer_mode) {
    1cf4:	e9 81       	ldd	r30, Y+1	; 0x01
    1cf6:	fa 81       	ldd	r31, Y+2	; 0x02
    1cf8:	86 81       	ldd	r24, Z+6	; 0x06
    1cfa:	28 2f       	mov	r18, r24
    1cfc:	30 e0       	ldi	r19, 0x00	; 0
    1cfe:	38 87       	std	Y+8, r19	; 0x08
    1d00:	2f 83       	std	Y+7, r18	; 0x07
    1d02:	8f 81       	ldd	r24, Y+7	; 0x07
    1d04:	98 85       	ldd	r25, Y+8	; 0x08
    1d06:	00 97       	sbiw	r24, 0x00	; 0
    1d08:	31 f0       	breq	.+12     	; 0x1d16 <Timer_init+0x1b6>
    1d0a:	2f 81       	ldd	r18, Y+7	; 0x07
    1d0c:	38 85       	ldd	r19, Y+8	; 0x08
    1d0e:	21 30       	cpi	r18, 0x01	; 1
    1d10:	31 05       	cpc	r19, r1
    1d12:	49 f0       	breq	.+18     	; 0x1d26 <Timer_init+0x1c6>
    1d14:	6c c0       	rjmp	.+216    	; 0x1dee <Timer_init+0x28e>
		case 0:
			TIMSK |= (1 << TOIE1);
    1d16:	a9 e5       	ldi	r26, 0x59	; 89
    1d18:	b0 e0       	ldi	r27, 0x00	; 0
    1d1a:	e9 e5       	ldi	r30, 0x59	; 89
    1d1c:	f0 e0       	ldi	r31, 0x00	; 0
    1d1e:	80 81       	ld	r24, Z
    1d20:	84 60       	ori	r24, 0x04	; 4
    1d22:	8c 93       	st	X, r24
    1d24:	64 c0       	rjmp	.+200    	; 0x1dee <Timer_init+0x28e>
			break;
		case 1:
			TIMSK |= (1 << OCIE1A);
    1d26:	a9 e5       	ldi	r26, 0x59	; 89
    1d28:	b0 e0       	ldi	r27, 0x00	; 0
    1d2a:	e9 e5       	ldi	r30, 0x59	; 89
    1d2c:	f0 e0       	ldi	r31, 0x00	; 0
    1d2e:	80 81       	ld	r24, Z
    1d30:	80 61       	ori	r24, 0x10	; 16
    1d32:	8c 93       	st	X, r24
    1d34:	5c c0       	rjmp	.+184    	; 0x1dee <Timer_init+0x28e>
		break;

	case 2:
		//clear all the register to be ready for configuration
		//Set pin FOC2 as we will not use pwm mode
		TCCR2 = (1 << FOC2);
    1d36:	e5 e4       	ldi	r30, 0x45	; 69
    1d38:	f0 e0       	ldi	r31, 0x00	; 0
    1d3a:	80 e8       	ldi	r24, 0x80	; 128
    1d3c:	80 83       	st	Z, r24
		//Choose the mode
		switch (Config_Ptr->timer_mode) {
    1d3e:	e9 81       	ldd	r30, Y+1	; 0x01
    1d40:	fa 81       	ldd	r31, Y+2	; 0x02
    1d42:	86 81       	ldd	r24, Z+6	; 0x06
    1d44:	28 2f       	mov	r18, r24
    1d46:	30 e0       	ldi	r19, 0x00	; 0
    1d48:	3e 83       	std	Y+6, r19	; 0x06
    1d4a:	2d 83       	std	Y+5, r18	; 0x05
    1d4c:	8d 81       	ldd	r24, Y+5	; 0x05
    1d4e:	9e 81       	ldd	r25, Y+6	; 0x06
    1d50:	00 97       	sbiw	r24, 0x00	; 0
    1d52:	61 f0       	breq	.+24     	; 0x1d6c <Timer_init+0x20c>
    1d54:	2d 81       	ldd	r18, Y+5	; 0x05
    1d56:	3e 81       	ldd	r19, Y+6	; 0x06
    1d58:	21 30       	cpi	r18, 0x01	; 1
    1d5a:	31 05       	cpc	r19, r1
    1d5c:	39 f4       	brne	.+14     	; 0x1d6c <Timer_init+0x20c>
		case 0:
			break;
		case 1:
			TCCR2 |= (1 << WGM21);
    1d5e:	a5 e4       	ldi	r26, 0x45	; 69
    1d60:	b0 e0       	ldi	r27, 0x00	; 0
    1d62:	e5 e4       	ldi	r30, 0x45	; 69
    1d64:	f0 e0       	ldi	r31, 0x00	; 0
    1d66:	80 81       	ld	r24, Z
    1d68:	88 60       	ori	r24, 0x08	; 8
    1d6a:	8c 93       	st	X, r24
			break;
		}
		//Set the clock
		TCCR2 = (TCCR2 & 0xF8) | Config_Ptr->timer_clock;
    1d6c:	a5 e4       	ldi	r26, 0x45	; 69
    1d6e:	b0 e0       	ldi	r27, 0x00	; 0
    1d70:	e5 e4       	ldi	r30, 0x45	; 69
    1d72:	f0 e0       	ldi	r31, 0x00	; 0
    1d74:	80 81       	ld	r24, Z
    1d76:	98 2f       	mov	r25, r24
    1d78:	98 7f       	andi	r25, 0xF8	; 248
    1d7a:	e9 81       	ldd	r30, Y+1	; 0x01
    1d7c:	fa 81       	ldd	r31, Y+2	; 0x02
    1d7e:	85 81       	ldd	r24, Z+5	; 0x05
    1d80:	89 2b       	or	r24, r25
    1d82:	8c 93       	st	X, r24
		//Set initial counter
		TCNT2 = (Config_Ptr->timer_InitialValue & 0x00FF);
    1d84:	a4 e4       	ldi	r26, 0x44	; 68
    1d86:	b0 e0       	ldi	r27, 0x00	; 0
    1d88:	e9 81       	ldd	r30, Y+1	; 0x01
    1d8a:	fa 81       	ldd	r31, Y+2	; 0x02
    1d8c:	80 81       	ld	r24, Z
    1d8e:	91 81       	ldd	r25, Z+1	; 0x01
    1d90:	8c 93       	st	X, r24
		//Set Compare register
		OCR2 = (Config_Ptr->timer_compare_MatchValue & 0x00FF);
    1d92:	a3 e4       	ldi	r26, 0x43	; 67
    1d94:	b0 e0       	ldi	r27, 0x00	; 0
    1d96:	e9 81       	ldd	r30, Y+1	; 0x01
    1d98:	fa 81       	ldd	r31, Y+2	; 0x02
    1d9a:	82 81       	ldd	r24, Z+2	; 0x02
    1d9c:	93 81       	ldd	r25, Z+3	; 0x03
    1d9e:	8c 93       	st	X, r24
		//Enable interrupt
		TIMSK &= ~(1 << TOIE2) & ~(1 << OCIE2);
    1da0:	a9 e5       	ldi	r26, 0x59	; 89
    1da2:	b0 e0       	ldi	r27, 0x00	; 0
    1da4:	e9 e5       	ldi	r30, 0x59	; 89
    1da6:	f0 e0       	ldi	r31, 0x00	; 0
    1da8:	80 81       	ld	r24, Z
    1daa:	8f 73       	andi	r24, 0x3F	; 63
    1dac:	8c 93       	st	X, r24
		switch (Config_Ptr->timer_mode) {
    1dae:	e9 81       	ldd	r30, Y+1	; 0x01
    1db0:	fa 81       	ldd	r31, Y+2	; 0x02
    1db2:	86 81       	ldd	r24, Z+6	; 0x06
    1db4:	28 2f       	mov	r18, r24
    1db6:	30 e0       	ldi	r19, 0x00	; 0
    1db8:	3c 83       	std	Y+4, r19	; 0x04
    1dba:	2b 83       	std	Y+3, r18	; 0x03
    1dbc:	8b 81       	ldd	r24, Y+3	; 0x03
    1dbe:	9c 81       	ldd	r25, Y+4	; 0x04
    1dc0:	00 97       	sbiw	r24, 0x00	; 0
    1dc2:	31 f0       	breq	.+12     	; 0x1dd0 <Timer_init+0x270>
    1dc4:	2b 81       	ldd	r18, Y+3	; 0x03
    1dc6:	3c 81       	ldd	r19, Y+4	; 0x04
    1dc8:	21 30       	cpi	r18, 0x01	; 1
    1dca:	31 05       	cpc	r19, r1
    1dcc:	49 f0       	breq	.+18     	; 0x1de0 <Timer_init+0x280>
    1dce:	0f c0       	rjmp	.+30     	; 0x1dee <Timer_init+0x28e>
		case 0:
			TIMSK |= (1 << TOIE2);
    1dd0:	a9 e5       	ldi	r26, 0x59	; 89
    1dd2:	b0 e0       	ldi	r27, 0x00	; 0
    1dd4:	e9 e5       	ldi	r30, 0x59	; 89
    1dd6:	f0 e0       	ldi	r31, 0x00	; 0
    1dd8:	80 81       	ld	r24, Z
    1dda:	80 64       	ori	r24, 0x40	; 64
    1ddc:	8c 93       	st	X, r24
    1dde:	07 c0       	rjmp	.+14     	; 0x1dee <Timer_init+0x28e>
			break;
		case 1:
			TIMSK |= (1 << OCIE2);
    1de0:	a9 e5       	ldi	r26, 0x59	; 89
    1de2:	b0 e0       	ldi	r27, 0x00	; 0
    1de4:	e9 e5       	ldi	r30, 0x59	; 89
    1de6:	f0 e0       	ldi	r31, 0x00	; 0
    1de8:	80 81       	ld	r24, Z
    1dea:	80 68       	ori	r24, 0x80	; 128
    1dec:	8c 93       	st	X, r24
			break;
		}
		break;
	}
}
    1dee:	60 96       	adiw	r28, 0x10	; 16
    1df0:	0f b6       	in	r0, 0x3f	; 63
    1df2:	f8 94       	cli
    1df4:	de bf       	out	0x3e, r29	; 62
    1df6:	0f be       	out	0x3f, r0	; 63
    1df8:	cd bf       	out	0x3d, r28	; 61
    1dfa:	cf 91       	pop	r28
    1dfc:	df 91       	pop	r29
    1dfe:	08 95       	ret

00001e00 <Timer_deInit>:

//Function to disable the Timer via Timer_ID.

void Timer_deInit(Timer_ID_Type timer_type) {
    1e00:	df 93       	push	r29
    1e02:	cf 93       	push	r28
    1e04:	00 d0       	rcall	.+0      	; 0x1e06 <Timer_deInit+0x6>
    1e06:	0f 92       	push	r0
    1e08:	cd b7       	in	r28, 0x3d	; 61
    1e0a:	de b7       	in	r29, 0x3e	; 62
    1e0c:	89 83       	std	Y+1, r24	; 0x01
	switch (timer_type) {
    1e0e:	89 81       	ldd	r24, Y+1	; 0x01
    1e10:	28 2f       	mov	r18, r24
    1e12:	30 e0       	ldi	r19, 0x00	; 0
    1e14:	3b 83       	std	Y+3, r19	; 0x03
    1e16:	2a 83       	std	Y+2, r18	; 0x02
    1e18:	8a 81       	ldd	r24, Y+2	; 0x02
    1e1a:	9b 81       	ldd	r25, Y+3	; 0x03
    1e1c:	81 30       	cpi	r24, 0x01	; 1
    1e1e:	91 05       	cpc	r25, r1
    1e20:	89 f0       	breq	.+34     	; 0x1e44 <Timer_deInit+0x44>
    1e22:	2a 81       	ldd	r18, Y+2	; 0x02
    1e24:	3b 81       	ldd	r19, Y+3	; 0x03
    1e26:	22 30       	cpi	r18, 0x02	; 2
    1e28:	31 05       	cpc	r19, r1
    1e2a:	a1 f0       	breq	.+40     	; 0x1e54 <Timer_deInit+0x54>
    1e2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e2e:	9b 81       	ldd	r25, Y+3	; 0x03
    1e30:	00 97       	sbiw	r24, 0x00	; 0
    1e32:	b9 f4       	brne	.+46     	; 0x1e62 <Timer_deInit+0x62>
	case 0:
		TCCR0 = (TCCR2 & 0xF8) | NO_CLOCK;
    1e34:	a3 e5       	ldi	r26, 0x53	; 83
    1e36:	b0 e0       	ldi	r27, 0x00	; 0
    1e38:	e5 e4       	ldi	r30, 0x45	; 69
    1e3a:	f0 e0       	ldi	r31, 0x00	; 0
    1e3c:	80 81       	ld	r24, Z
    1e3e:	88 7f       	andi	r24, 0xF8	; 248
    1e40:	8c 93       	st	X, r24
    1e42:	0f c0       	rjmp	.+30     	; 0x1e62 <Timer_deInit+0x62>
		break;
	case 1:
		TCCR1B = (TCCR1B & 0xF8) | NO_CLOCK;
    1e44:	ae e4       	ldi	r26, 0x4E	; 78
    1e46:	b0 e0       	ldi	r27, 0x00	; 0
    1e48:	ee e4       	ldi	r30, 0x4E	; 78
    1e4a:	f0 e0       	ldi	r31, 0x00	; 0
    1e4c:	80 81       	ld	r24, Z
    1e4e:	88 7f       	andi	r24, 0xF8	; 248
    1e50:	8c 93       	st	X, r24
    1e52:	07 c0       	rjmp	.+14     	; 0x1e62 <Timer_deInit+0x62>
		break;
	case 2:
		TCCR2 = (TCCR2 & 0xF8) | NO_CLOCK;
    1e54:	a5 e4       	ldi	r26, 0x45	; 69
    1e56:	b0 e0       	ldi	r27, 0x00	; 0
    1e58:	e5 e4       	ldi	r30, 0x45	; 69
    1e5a:	f0 e0       	ldi	r31, 0x00	; 0
    1e5c:	80 81       	ld	r24, Z
    1e5e:	88 7f       	andi	r24, 0xF8	; 248
    1e60:	8c 93       	st	X, r24
		break;
	}
}
    1e62:	0f 90       	pop	r0
    1e64:	0f 90       	pop	r0
    1e66:	0f 90       	pop	r0
    1e68:	cf 91       	pop	r28
    1e6a:	df 91       	pop	r29
    1e6c:	08 95       	ret

00001e6e <Timer_setCallBack>:

//Function to set the Call Back function address to the required Timer.

void Timer_setCallBack(void (*a_ptr)(void), Timer_ID_Type a_timer_ID) {
    1e6e:	df 93       	push	r29
    1e70:	cf 93       	push	r28
    1e72:	00 d0       	rcall	.+0      	; 0x1e74 <Timer_setCallBack+0x6>
    1e74:	00 d0       	rcall	.+0      	; 0x1e76 <Timer_setCallBack+0x8>
    1e76:	0f 92       	push	r0
    1e78:	cd b7       	in	r28, 0x3d	; 61
    1e7a:	de b7       	in	r29, 0x3e	; 62
    1e7c:	9a 83       	std	Y+2, r25	; 0x02
    1e7e:	89 83       	std	Y+1, r24	; 0x01
    1e80:	6b 83       	std	Y+3, r22	; 0x03
	switch (a_timer_ID) {
    1e82:	8b 81       	ldd	r24, Y+3	; 0x03
    1e84:	28 2f       	mov	r18, r24
    1e86:	30 e0       	ldi	r19, 0x00	; 0
    1e88:	3d 83       	std	Y+5, r19	; 0x05
    1e8a:	2c 83       	std	Y+4, r18	; 0x04
    1e8c:	8c 81       	ldd	r24, Y+4	; 0x04
    1e8e:	9d 81       	ldd	r25, Y+5	; 0x05
    1e90:	81 30       	cpi	r24, 0x01	; 1
    1e92:	91 05       	cpc	r25, r1
    1e94:	81 f0       	breq	.+32     	; 0x1eb6 <Timer_setCallBack+0x48>
    1e96:	2c 81       	ldd	r18, Y+4	; 0x04
    1e98:	3d 81       	ldd	r19, Y+5	; 0x05
    1e9a:	22 30       	cpi	r18, 0x02	; 2
    1e9c:	31 05       	cpc	r19, r1
    1e9e:	91 f0       	breq	.+36     	; 0x1ec4 <Timer_setCallBack+0x56>
    1ea0:	8c 81       	ldd	r24, Y+4	; 0x04
    1ea2:	9d 81       	ldd	r25, Y+5	; 0x05
    1ea4:	00 97       	sbiw	r24, 0x00	; 0
    1ea6:	a1 f4       	brne	.+40     	; 0x1ed0 <Timer_setCallBack+0x62>
	case 0:
		Timer0_callBackPtr = a_ptr;
    1ea8:	89 81       	ldd	r24, Y+1	; 0x01
    1eaa:	9a 81       	ldd	r25, Y+2	; 0x02
    1eac:	90 93 7d 00 	sts	0x007D, r25
    1eb0:	80 93 7c 00 	sts	0x007C, r24
    1eb4:	0d c0       	rjmp	.+26     	; 0x1ed0 <Timer_setCallBack+0x62>
		break;
	case 1:
		Timer1_callBackPtr = a_ptr;
    1eb6:	89 81       	ldd	r24, Y+1	; 0x01
    1eb8:	9a 81       	ldd	r25, Y+2	; 0x02
    1eba:	90 93 7f 00 	sts	0x007F, r25
    1ebe:	80 93 7e 00 	sts	0x007E, r24
    1ec2:	06 c0       	rjmp	.+12     	; 0x1ed0 <Timer_setCallBack+0x62>
		break;
	case 2:
		Timer2_callBackPtr = a_ptr;
    1ec4:	89 81       	ldd	r24, Y+1	; 0x01
    1ec6:	9a 81       	ldd	r25, Y+2	; 0x02
    1ec8:	90 93 81 00 	sts	0x0081, r25
    1ecc:	80 93 80 00 	sts	0x0080, r24
		break;
	}
}
    1ed0:	0f 90       	pop	r0
    1ed2:	0f 90       	pop	r0
    1ed4:	0f 90       	pop	r0
    1ed6:	0f 90       	pop	r0
    1ed8:	0f 90       	pop	r0
    1eda:	cf 91       	pop	r28
    1edc:	df 91       	pop	r29
    1ede:	08 95       	ret

00001ee0 <TWI_init>:
#include "Headers/twi.h"
#include "Headers/common_macros.h"
#include <avr/io.h>

void TWI_init(const TWI_ConfigType * Config_Ptr)
{
    1ee0:	df 93       	push	r29
    1ee2:	cf 93       	push	r28
    1ee4:	00 d0       	rcall	.+0      	; 0x1ee6 <TWI_init+0x6>
    1ee6:	0f 92       	push	r0
    1ee8:	cd b7       	in	r28, 0x3d	; 61
    1eea:	de b7       	in	r29, 0x3e	; 62
    1eec:	9a 83       	std	Y+2, r25	; 0x02
    1eee:	89 83       	std	Y+1, r24	; 0x01
	/*In order to configure the frequency, get TWBR
		 *Put the whole bits of TWSR zeros except the first 2 bits take them from the structure
		 */
		TWBR = Config_Ptr->bit_rate;
    1ef0:	a0 e2       	ldi	r26, 0x20	; 32
    1ef2:	b0 e0       	ldi	r27, 0x00	; 0
    1ef4:	e9 81       	ldd	r30, Y+1	; 0x01
    1ef6:	fa 81       	ldd	r31, Y+2	; 0x02
    1ef8:	81 81       	ldd	r24, Z+1	; 0x01
    1efa:	8c 93       	st	X, r24
		TWSR = (TWSR & 0xFC) | (Config_Ptr->prescaler);
    1efc:	a1 e2       	ldi	r26, 0x21	; 33
    1efe:	b0 e0       	ldi	r27, 0x00	; 0
    1f00:	e1 e2       	ldi	r30, 0x21	; 33
    1f02:	f0 e0       	ldi	r31, 0x00	; 0
    1f04:	80 81       	ld	r24, Z
    1f06:	98 2f       	mov	r25, r24
    1f08:	9c 7f       	andi	r25, 0xFC	; 252
    1f0a:	e9 81       	ldd	r30, Y+1	; 0x01
    1f0c:	fa 81       	ldd	r31, Y+2	; 0x02
    1f0e:	80 81       	ld	r24, Z
    1f10:	89 2b       	or	r24, r25
    1f12:	8c 93       	st	X, r24

		/*Get the address from the structure, but before putting it in the register, shift it 1 bit
		 * as the General Call Recognition is disabled
		 */
		TWAR = (TWAR & 0x00) | ((Config_Ptr->slave_address)<<1);
    1f14:	e2 e2       	ldi	r30, 0x22	; 34
    1f16:	f0 e0       	ldi	r31, 0x00	; 0
    1f18:	80 81       	ld	r24, Z
    1f1a:	a2 e2       	ldi	r26, 0x22	; 34
    1f1c:	b0 e0       	ldi	r27, 0x00	; 0
    1f1e:	e9 81       	ldd	r30, Y+1	; 0x01
    1f20:	fa 81       	ldd	r31, Y+2	; 0x02
    1f22:	82 81       	ldd	r24, Z+2	; 0x02
    1f24:	88 2f       	mov	r24, r24
    1f26:	90 e0       	ldi	r25, 0x00	; 0
    1f28:	88 0f       	add	r24, r24
    1f2a:	99 1f       	adc	r25, r25
    1f2c:	8c 93       	st	X, r24
		TWCR = (1<<TWEN); /*Enable TWI*/
    1f2e:	e6 e5       	ldi	r30, 0x56	; 86
    1f30:	f0 e0       	ldi	r31, 0x00	; 0
    1f32:	84 e0       	ldi	r24, 0x04	; 4
    1f34:	80 83       	st	Z, r24
}
    1f36:	0f 90       	pop	r0
    1f38:	0f 90       	pop	r0
    1f3a:	0f 90       	pop	r0
    1f3c:	cf 91       	pop	r28
    1f3e:	df 91       	pop	r29
    1f40:	08 95       	ret

00001f42 <TWI_start>:

void TWI_start(void) {
    1f42:	df 93       	push	r29
    1f44:	cf 93       	push	r28
    1f46:	cd b7       	in	r28, 0x3d	; 61
    1f48:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
	TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    1f4a:	e6 e5       	ldi	r30, 0x56	; 86
    1f4c:	f0 e0       	ldi	r31, 0x00	; 0
    1f4e:	84 ea       	ldi	r24, 0xA4	; 164
    1f50:	80 83       	st	Z, r24

	/* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
	while (BIT_IS_CLEAR(TWCR, TWINT))
    1f52:	e6 e5       	ldi	r30, 0x56	; 86
    1f54:	f0 e0       	ldi	r31, 0x00	; 0
    1f56:	80 81       	ld	r24, Z
    1f58:	88 23       	and	r24, r24
    1f5a:	dc f7       	brge	.-10     	; 0x1f52 <TWI_start+0x10>
		;
}
    1f5c:	cf 91       	pop	r28
    1f5e:	df 91       	pop	r29
    1f60:	08 95       	ret

00001f62 <TWI_stop>:

void TWI_stop(void) {
    1f62:	df 93       	push	r29
    1f64:	cf 93       	push	r28
    1f66:	cd b7       	in	r28, 0x3d	; 61
    1f68:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
	TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    1f6a:	e6 e5       	ldi	r30, 0x56	; 86
    1f6c:	f0 e0       	ldi	r31, 0x00	; 0
    1f6e:	84 e9       	ldi	r24, 0x94	; 148
    1f70:	80 83       	st	Z, r24
}
    1f72:	cf 91       	pop	r28
    1f74:	df 91       	pop	r29
    1f76:	08 95       	ret

00001f78 <TWI_writeByte>:

void TWI_writeByte(uint8 data) {
    1f78:	df 93       	push	r29
    1f7a:	cf 93       	push	r28
    1f7c:	0f 92       	push	r0
    1f7e:	cd b7       	in	r28, 0x3d	; 61
    1f80:	de b7       	in	r29, 0x3e	; 62
    1f82:	89 83       	std	Y+1, r24	; 0x01
	/* Put data On TWI data Register */
	TWDR = data;
    1f84:	e3 e2       	ldi	r30, 0x23	; 35
    1f86:	f0 e0       	ldi	r31, 0x00	; 0
    1f88:	89 81       	ldd	r24, Y+1	; 0x01
    1f8a:	80 83       	st	Z, r24
	/*
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
	TWCR = (1 << TWINT) | (1 << TWEN);
    1f8c:	e6 e5       	ldi	r30, 0x56	; 86
    1f8e:	f0 e0       	ldi	r31, 0x00	; 0
    1f90:	84 e8       	ldi	r24, 0x84	; 132
    1f92:	80 83       	st	Z, r24
	/* Wait for TWINT flag set in TWCR Register(data is send successfully) */
	while (BIT_IS_CLEAR(TWCR, TWINT))
    1f94:	e6 e5       	ldi	r30, 0x56	; 86
    1f96:	f0 e0       	ldi	r31, 0x00	; 0
    1f98:	80 81       	ld	r24, Z
    1f9a:	88 23       	and	r24, r24
    1f9c:	dc f7       	brge	.-10     	; 0x1f94 <TWI_writeByte+0x1c>
		;
}
    1f9e:	0f 90       	pop	r0
    1fa0:	cf 91       	pop	r28
    1fa2:	df 91       	pop	r29
    1fa4:	08 95       	ret

00001fa6 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void) {
    1fa6:	df 93       	push	r29
    1fa8:	cf 93       	push	r28
    1faa:	cd b7       	in	r28, 0x3d	; 61
    1fac:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    1fae:	e6 e5       	ldi	r30, 0x56	; 86
    1fb0:	f0 e0       	ldi	r31, 0x00	; 0
    1fb2:	84 ec       	ldi	r24, 0xC4	; 196
    1fb4:	80 83       	st	Z, r24
	/* Wait for TWINT flag set in TWCR Register (data received successfully) */
	while (BIT_IS_CLEAR(TWCR, TWINT))
    1fb6:	e6 e5       	ldi	r30, 0x56	; 86
    1fb8:	f0 e0       	ldi	r31, 0x00	; 0
    1fba:	80 81       	ld	r24, Z
    1fbc:	88 23       	and	r24, r24
    1fbe:	dc f7       	brge	.-10     	; 0x1fb6 <TWI_readByteWithACK+0x10>
		;
	/* Read Data */
	return TWDR;
    1fc0:	e3 e2       	ldi	r30, 0x23	; 35
    1fc2:	f0 e0       	ldi	r31, 0x00	; 0
    1fc4:	80 81       	ld	r24, Z
}
    1fc6:	cf 91       	pop	r28
    1fc8:	df 91       	pop	r29
    1fca:	08 95       	ret

00001fcc <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void) {
    1fcc:	df 93       	push	r29
    1fce:	cf 93       	push	r28
    1fd0:	cd b7       	in	r28, 0x3d	; 61
    1fd2:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
	TWCR = (1 << TWINT) | (1 << TWEN);
    1fd4:	e6 e5       	ldi	r30, 0x56	; 86
    1fd6:	f0 e0       	ldi	r31, 0x00	; 0
    1fd8:	84 e8       	ldi	r24, 0x84	; 132
    1fda:	80 83       	st	Z, r24
	/* Wait for TWINT flag set in TWCR Register (data received successfully) */
	while (BIT_IS_CLEAR(TWCR, TWINT))
    1fdc:	e6 e5       	ldi	r30, 0x56	; 86
    1fde:	f0 e0       	ldi	r31, 0x00	; 0
    1fe0:	80 81       	ld	r24, Z
    1fe2:	88 23       	and	r24, r24
    1fe4:	dc f7       	brge	.-10     	; 0x1fdc <TWI_readByteWithNACK+0x10>
		;
	/* Read Data */
	return TWDR;
    1fe6:	e3 e2       	ldi	r30, 0x23	; 35
    1fe8:	f0 e0       	ldi	r31, 0x00	; 0
    1fea:	80 81       	ld	r24, Z
}
    1fec:	cf 91       	pop	r28
    1fee:	df 91       	pop	r29
    1ff0:	08 95       	ret

00001ff2 <TWI_getStatus>:

uint8 TWI_getStatus(void) {
    1ff2:	df 93       	push	r29
    1ff4:	cf 93       	push	r28
    1ff6:	0f 92       	push	r0
    1ff8:	cd b7       	in	r28, 0x3d	; 61
    1ffa:	de b7       	in	r29, 0x3e	; 62
	uint8 status;
	/* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
	status = TWSR & 0xF8;
    1ffc:	e1 e2       	ldi	r30, 0x21	; 33
    1ffe:	f0 e0       	ldi	r31, 0x00	; 0
    2000:	80 81       	ld	r24, Z
    2002:	88 7f       	andi	r24, 0xF8	; 248
    2004:	89 83       	std	Y+1, r24	; 0x01
	return status;
    2006:	89 81       	ldd	r24, Y+1	; 0x01
}
    2008:	0f 90       	pop	r0
    200a:	cf 91       	pop	r28
    200c:	df 91       	pop	r29
    200e:	08 95       	ret

00002010 <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. calculate baud rate.
 * 3. Enable transmitting and receiving
 */

void UART_init(const UART_ConfigType *Config_Ptr) {
    2010:	df 93       	push	r29
    2012:	cf 93       	push	r28
    2014:	00 d0       	rcall	.+0      	; 0x2016 <UART_init+0x6>
    2016:	00 d0       	rcall	.+0      	; 0x2018 <UART_init+0x8>
    2018:	cd b7       	in	r28, 0x3d	; 61
    201a:	de b7       	in	r29, 0x3e	; 62
    201c:	9c 83       	std	Y+4, r25	; 0x04
    201e:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    2020:	1a 82       	std	Y+2, r1	; 0x02
    2022:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1 << U2X);
    2024:	eb e2       	ldi	r30, 0x2B	; 43
    2026:	f0 e0       	ldi	r31, 0x00	; 0
    2028:	82 e0       	ldi	r24, 0x02	; 2
    202a:	80 83       	st	Z, r24
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8  = 0 For 8-bit data mode
	 * TXB8  = 0 For 8-bit data mode
	 */

	UCSRB = (1 << RXEN) | (1 << TXEN);
    202c:	ea e2       	ldi	r30, 0x2A	; 42
    202e:	f0 e0       	ldi	r31, 0x00	; 0
    2030:	88 e1       	ldi	r24, 0x18	; 24
    2032:	80 83       	st	Z, r24
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 (Used with the Synchronous operation only)
	 */

	UCSRC = (1 << URSEL) | /*(UCSRC & 0xC1) |*/((Config_Ptr->parity) << 4)
    2034:	a0 e4       	ldi	r26, 0x40	; 64
    2036:	b0 e0       	ldi	r27, 0x00	; 0
    2038:	eb 81       	ldd	r30, Y+3	; 0x03
    203a:	fc 81       	ldd	r31, Y+4	; 0x04
    203c:	81 81       	ldd	r24, Z+1	; 0x01
    203e:	88 2f       	mov	r24, r24
    2040:	90 e0       	ldi	r25, 0x00	; 0
    2042:	82 95       	swap	r24
    2044:	92 95       	swap	r25
    2046:	90 7f       	andi	r25, 0xF0	; 240
    2048:	98 27       	eor	r25, r24
    204a:	80 7f       	andi	r24, 0xF0	; 240
    204c:	98 27       	eor	r25, r24
    204e:	28 2f       	mov	r18, r24
    2050:	20 68       	ori	r18, 0x80	; 128
    2052:	eb 81       	ldd	r30, Y+3	; 0x03
    2054:	fc 81       	ldd	r31, Y+4	; 0x04
    2056:	82 81       	ldd	r24, Z+2	; 0x02
    2058:	88 2f       	mov	r24, r24
    205a:	90 e0       	ldi	r25, 0x00	; 0
    205c:	88 0f       	add	r24, r24
    205e:	99 1f       	adc	r25, r25
    2060:	88 0f       	add	r24, r24
    2062:	99 1f       	adc	r25, r25
    2064:	88 0f       	add	r24, r24
    2066:	99 1f       	adc	r25, r25
    2068:	28 2b       	or	r18, r24
    206a:	eb 81       	ldd	r30, Y+3	; 0x03
    206c:	fc 81       	ldd	r31, Y+4	; 0x04
    206e:	80 81       	ld	r24, Z
    2070:	88 2f       	mov	r24, r24
    2072:	90 e0       	ldi	r25, 0x00	; 0
    2074:	88 0f       	add	r24, r24
    2076:	99 1f       	adc	r25, r25
    2078:	82 2b       	or	r24, r18
    207a:	8c 93       	st	X, r24
			| ((Config_Ptr->stop_bit) << 3) | ((Config_Ptr->bit_data) << 1);

	/* Calculate the UBRR register value from given baud rate*/
	ubrr_value = (uint16) (((F_CPU / ((Config_Ptr->baud_rate) * 8UL))) - 1);
    207c:	eb 81       	ldd	r30, Y+3	; 0x03
    207e:	fc 81       	ldd	r31, Y+4	; 0x04
    2080:	83 81       	ldd	r24, Z+3	; 0x03
    2082:	94 81       	ldd	r25, Z+4	; 0x04
    2084:	a5 81       	ldd	r26, Z+5	; 0x05
    2086:	b6 81       	ldd	r27, Z+6	; 0x06
    2088:	88 0f       	add	r24, r24
    208a:	99 1f       	adc	r25, r25
    208c:	aa 1f       	adc	r26, r26
    208e:	bb 1f       	adc	r27, r27
    2090:	88 0f       	add	r24, r24
    2092:	99 1f       	adc	r25, r25
    2094:	aa 1f       	adc	r26, r26
    2096:	bb 1f       	adc	r27, r27
    2098:	88 0f       	add	r24, r24
    209a:	99 1f       	adc	r25, r25
    209c:	aa 1f       	adc	r26, r26
    209e:	bb 1f       	adc	r27, r27
    20a0:	9c 01       	movw	r18, r24
    20a2:	ad 01       	movw	r20, r26
    20a4:	80 e0       	ldi	r24, 0x00	; 0
    20a6:	92 e1       	ldi	r25, 0x12	; 18
    20a8:	aa e7       	ldi	r26, 0x7A	; 122
    20aa:	b0 e0       	ldi	r27, 0x00	; 0
    20ac:	bc 01       	movw	r22, r24
    20ae:	cd 01       	movw	r24, r26
    20b0:	0e 94 16 11 	call	0x222c	; 0x222c <__udivmodsi4>
    20b4:	da 01       	movw	r26, r20
    20b6:	c9 01       	movw	r24, r18
    20b8:	01 97       	sbiw	r24, 0x01	; 1
    20ba:	9a 83       	std	Y+2, r25	; 0x02
    20bc:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value >> 8;
    20be:	e0 e4       	ldi	r30, 0x40	; 64
    20c0:	f0 e0       	ldi	r31, 0x00	; 0
    20c2:	89 81       	ldd	r24, Y+1	; 0x01
    20c4:	9a 81       	ldd	r25, Y+2	; 0x02
    20c6:	89 2f       	mov	r24, r25
    20c8:	99 27       	eor	r25, r25
    20ca:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    20cc:	e9 e2       	ldi	r30, 0x29	; 41
    20ce:	f0 e0       	ldi	r31, 0x00	; 0
    20d0:	89 81       	ldd	r24, Y+1	; 0x01
    20d2:	80 83       	st	Z, r24
}
    20d4:	0f 90       	pop	r0
    20d6:	0f 90       	pop	r0
    20d8:	0f 90       	pop	r0
    20da:	0f 90       	pop	r0
    20dc:	cf 91       	pop	r28
    20de:	df 91       	pop	r29
    20e0:	08 95       	ret

000020e2 <UART_sendByte>:

/*
 * Function responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data) {
    20e2:	df 93       	push	r29
    20e4:	cf 93       	push	r28
    20e6:	0f 92       	push	r0
    20e8:	cd b7       	in	r28, 0x3d	; 61
    20ea:	de b7       	in	r29, 0x3e	; 62
    20ec:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while (BIT_IS_CLEAR(UCSRA, UDRE)) {
    20ee:	eb e2       	ldi	r30, 0x2B	; 43
    20f0:	f0 e0       	ldi	r31, 0x00	; 0
    20f2:	80 81       	ld	r24, Z
    20f4:	88 2f       	mov	r24, r24
    20f6:	90 e0       	ldi	r25, 0x00	; 0
    20f8:	80 72       	andi	r24, 0x20	; 32
    20fa:	90 70       	andi	r25, 0x00	; 0
    20fc:	00 97       	sbiw	r24, 0x00	; 0
    20fe:	b9 f3       	breq	.-18     	; 0x20ee <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    2100:	ec e2       	ldi	r30, 0x2C	; 44
    2102:	f0 e0       	ldi	r31, 0x00	; 0
    2104:	89 81       	ldd	r24, Y+1	; 0x01
    2106:	80 83       	st	Z, r24
	/************************* Another Method *************************
	 UDR = data;
	 while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	 SET_BIT(UCSRA,TXC); // Clear the TXC flag
	 *******************************************************************/
}
    2108:	0f 90       	pop	r0
    210a:	cf 91       	pop	r28
    210c:	df 91       	pop	r29
    210e:	08 95       	ret

00002110 <UART_recieveByte>:

/*
 * Function responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void) {
    2110:	df 93       	push	r29
    2112:	cf 93       	push	r28
    2114:	cd b7       	in	r28, 0x3d	; 61
    2116:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while (BIT_IS_CLEAR(UCSRA, RXC)) {
    2118:	eb e2       	ldi	r30, 0x2B	; 43
    211a:	f0 e0       	ldi	r31, 0x00	; 0
    211c:	80 81       	ld	r24, Z
    211e:	88 23       	and	r24, r24
    2120:	dc f7       	brge	.-10     	; 0x2118 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
	return UDR;
    2122:	ec e2       	ldi	r30, 0x2C	; 44
    2124:	f0 e0       	ldi	r31, 0x00	; 0
    2126:	80 81       	ld	r24, Z
}
    2128:	cf 91       	pop	r28
    212a:	df 91       	pop	r29
    212c:	08 95       	ret

0000212e <UART_sendString>:

/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str) {
    212e:	df 93       	push	r29
    2130:	cf 93       	push	r28
    2132:	00 d0       	rcall	.+0      	; 0x2134 <UART_sendString+0x6>
    2134:	0f 92       	push	r0
    2136:	cd b7       	in	r28, 0x3d	; 61
    2138:	de b7       	in	r29, 0x3e	; 62
    213a:	9b 83       	std	Y+3, r25	; 0x03
    213c:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    213e:	19 82       	std	Y+1, r1	; 0x01
    2140:	0e c0       	rjmp	.+28     	; 0x215e <UART_sendString+0x30>

	/* Send the whole string */
	while (Str[i] != '\0') {
		UART_sendByte(Str[i]);
    2142:	89 81       	ldd	r24, Y+1	; 0x01
    2144:	28 2f       	mov	r18, r24
    2146:	30 e0       	ldi	r19, 0x00	; 0
    2148:	8a 81       	ldd	r24, Y+2	; 0x02
    214a:	9b 81       	ldd	r25, Y+3	; 0x03
    214c:	fc 01       	movw	r30, r24
    214e:	e2 0f       	add	r30, r18
    2150:	f3 1f       	adc	r31, r19
    2152:	80 81       	ld	r24, Z
    2154:	0e 94 71 10 	call	0x20e2	; 0x20e2 <UART_sendByte>
		i++;
    2158:	89 81       	ldd	r24, Y+1	; 0x01
    215a:	8f 5f       	subi	r24, 0xFF	; 255
    215c:	89 83       	std	Y+1, r24	; 0x01
 */
void UART_sendString(const uint8 *Str) {
	uint8 i = 0;

	/* Send the whole string */
	while (Str[i] != '\0') {
    215e:	89 81       	ldd	r24, Y+1	; 0x01
    2160:	28 2f       	mov	r18, r24
    2162:	30 e0       	ldi	r19, 0x00	; 0
    2164:	8a 81       	ldd	r24, Y+2	; 0x02
    2166:	9b 81       	ldd	r25, Y+3	; 0x03
    2168:	fc 01       	movw	r30, r24
    216a:	e2 0f       	add	r30, r18
    216c:	f3 1f       	adc	r31, r19
    216e:	80 81       	ld	r24, Z
    2170:	88 23       	and	r24, r24
    2172:	39 f7       	brne	.-50     	; 0x2142 <UART_sendString+0x14>
	 {
	 UART_sendByte(*Str);
	 Str++;
	 }
	 *******************************************************************/
}
    2174:	0f 90       	pop	r0
    2176:	0f 90       	pop	r0
    2178:	0f 90       	pop	r0
    217a:	cf 91       	pop	r28
    217c:	df 91       	pop	r29
    217e:	08 95       	ret

00002180 <UART_receiveString>:

/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str) {
    2180:	0f 93       	push	r16
    2182:	1f 93       	push	r17
    2184:	df 93       	push	r29
    2186:	cf 93       	push	r28
    2188:	00 d0       	rcall	.+0      	; 0x218a <UART_receiveString+0xa>
    218a:	0f 92       	push	r0
    218c:	cd b7       	in	r28, 0x3d	; 61
    218e:	de b7       	in	r29, 0x3e	; 62
    2190:	9b 83       	std	Y+3, r25	; 0x03
    2192:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2194:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    2196:	89 81       	ldd	r24, Y+1	; 0x01
    2198:	28 2f       	mov	r18, r24
    219a:	30 e0       	ldi	r19, 0x00	; 0
    219c:	8a 81       	ldd	r24, Y+2	; 0x02
    219e:	9b 81       	ldd	r25, Y+3	; 0x03
    21a0:	8c 01       	movw	r16, r24
    21a2:	02 0f       	add	r16, r18
    21a4:	13 1f       	adc	r17, r19
    21a6:	0e 94 88 10 	call	0x2110	; 0x2110 <UART_recieveByte>
    21aa:	f8 01       	movw	r30, r16
    21ac:	80 83       	st	Z, r24
    21ae:	0f c0       	rjmp	.+30     	; 0x21ce <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while (Str[i] != '#') {
		i++;
    21b0:	89 81       	ldd	r24, Y+1	; 0x01
    21b2:	8f 5f       	subi	r24, 0xFF	; 255
    21b4:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    21b6:	89 81       	ldd	r24, Y+1	; 0x01
    21b8:	28 2f       	mov	r18, r24
    21ba:	30 e0       	ldi	r19, 0x00	; 0
    21bc:	8a 81       	ldd	r24, Y+2	; 0x02
    21be:	9b 81       	ldd	r25, Y+3	; 0x03
    21c0:	8c 01       	movw	r16, r24
    21c2:	02 0f       	add	r16, r18
    21c4:	13 1f       	adc	r17, r19
    21c6:	0e 94 88 10 	call	0x2110	; 0x2110 <UART_recieveByte>
    21ca:	f8 01       	movw	r30, r16
    21cc:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while (Str[i] != '#') {
    21ce:	89 81       	ldd	r24, Y+1	; 0x01
    21d0:	28 2f       	mov	r18, r24
    21d2:	30 e0       	ldi	r19, 0x00	; 0
    21d4:	8a 81       	ldd	r24, Y+2	; 0x02
    21d6:	9b 81       	ldd	r25, Y+3	; 0x03
    21d8:	fc 01       	movw	r30, r24
    21da:	e2 0f       	add	r30, r18
    21dc:	f3 1f       	adc	r31, r19
    21de:	80 81       	ld	r24, Z
    21e0:	83 32       	cpi	r24, 0x23	; 35
    21e2:	31 f7       	brne	.-52     	; 0x21b0 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    21e4:	89 81       	ldd	r24, Y+1	; 0x01
    21e6:	28 2f       	mov	r18, r24
    21e8:	30 e0       	ldi	r19, 0x00	; 0
    21ea:	8a 81       	ldd	r24, Y+2	; 0x02
    21ec:	9b 81       	ldd	r25, Y+3	; 0x03
    21ee:	fc 01       	movw	r30, r24
    21f0:	e2 0f       	add	r30, r18
    21f2:	f3 1f       	adc	r31, r19
    21f4:	10 82       	st	Z, r1
}
    21f6:	0f 90       	pop	r0
    21f8:	0f 90       	pop	r0
    21fa:	0f 90       	pop	r0
    21fc:	cf 91       	pop	r28
    21fe:	df 91       	pop	r29
    2200:	1f 91       	pop	r17
    2202:	0f 91       	pop	r16
    2204:	08 95       	ret

00002206 <__divmodhi4>:
    2206:	97 fb       	bst	r25, 7
    2208:	09 2e       	mov	r0, r25
    220a:	07 26       	eor	r0, r23
    220c:	0a d0       	rcall	.+20     	; 0x2222 <__divmodhi4_neg1>
    220e:	77 fd       	sbrc	r23, 7
    2210:	04 d0       	rcall	.+8      	; 0x221a <__divmodhi4_neg2>
    2212:	2e d0       	rcall	.+92     	; 0x2270 <__udivmodhi4>
    2214:	06 d0       	rcall	.+12     	; 0x2222 <__divmodhi4_neg1>
    2216:	00 20       	and	r0, r0
    2218:	1a f4       	brpl	.+6      	; 0x2220 <__divmodhi4_exit>

0000221a <__divmodhi4_neg2>:
    221a:	70 95       	com	r23
    221c:	61 95       	neg	r22
    221e:	7f 4f       	sbci	r23, 0xFF	; 255

00002220 <__divmodhi4_exit>:
    2220:	08 95       	ret

00002222 <__divmodhi4_neg1>:
    2222:	f6 f7       	brtc	.-4      	; 0x2220 <__divmodhi4_exit>
    2224:	90 95       	com	r25
    2226:	81 95       	neg	r24
    2228:	9f 4f       	sbci	r25, 0xFF	; 255
    222a:	08 95       	ret

0000222c <__udivmodsi4>:
    222c:	a1 e2       	ldi	r26, 0x21	; 33
    222e:	1a 2e       	mov	r1, r26
    2230:	aa 1b       	sub	r26, r26
    2232:	bb 1b       	sub	r27, r27
    2234:	fd 01       	movw	r30, r26
    2236:	0d c0       	rjmp	.+26     	; 0x2252 <__udivmodsi4_ep>

00002238 <__udivmodsi4_loop>:
    2238:	aa 1f       	adc	r26, r26
    223a:	bb 1f       	adc	r27, r27
    223c:	ee 1f       	adc	r30, r30
    223e:	ff 1f       	adc	r31, r31
    2240:	a2 17       	cp	r26, r18
    2242:	b3 07       	cpc	r27, r19
    2244:	e4 07       	cpc	r30, r20
    2246:	f5 07       	cpc	r31, r21
    2248:	20 f0       	brcs	.+8      	; 0x2252 <__udivmodsi4_ep>
    224a:	a2 1b       	sub	r26, r18
    224c:	b3 0b       	sbc	r27, r19
    224e:	e4 0b       	sbc	r30, r20
    2250:	f5 0b       	sbc	r31, r21

00002252 <__udivmodsi4_ep>:
    2252:	66 1f       	adc	r22, r22
    2254:	77 1f       	adc	r23, r23
    2256:	88 1f       	adc	r24, r24
    2258:	99 1f       	adc	r25, r25
    225a:	1a 94       	dec	r1
    225c:	69 f7       	brne	.-38     	; 0x2238 <__udivmodsi4_loop>
    225e:	60 95       	com	r22
    2260:	70 95       	com	r23
    2262:	80 95       	com	r24
    2264:	90 95       	com	r25
    2266:	9b 01       	movw	r18, r22
    2268:	ac 01       	movw	r20, r24
    226a:	bd 01       	movw	r22, r26
    226c:	cf 01       	movw	r24, r30
    226e:	08 95       	ret

00002270 <__udivmodhi4>:
    2270:	aa 1b       	sub	r26, r26
    2272:	bb 1b       	sub	r27, r27
    2274:	51 e1       	ldi	r21, 0x11	; 17
    2276:	07 c0       	rjmp	.+14     	; 0x2286 <__udivmodhi4_ep>

00002278 <__udivmodhi4_loop>:
    2278:	aa 1f       	adc	r26, r26
    227a:	bb 1f       	adc	r27, r27
    227c:	a6 17       	cp	r26, r22
    227e:	b7 07       	cpc	r27, r23
    2280:	10 f0       	brcs	.+4      	; 0x2286 <__udivmodhi4_ep>
    2282:	a6 1b       	sub	r26, r22
    2284:	b7 0b       	sbc	r27, r23

00002286 <__udivmodhi4_ep>:
    2286:	88 1f       	adc	r24, r24
    2288:	99 1f       	adc	r25, r25
    228a:	5a 95       	dec	r21
    228c:	a9 f7       	brne	.-22     	; 0x2278 <__udivmodhi4_loop>
    228e:	80 95       	com	r24
    2290:	90 95       	com	r25
    2292:	bc 01       	movw	r22, r24
    2294:	cd 01       	movw	r24, r26
    2296:	08 95       	ret

00002298 <__prologue_saves__>:
    2298:	2f 92       	push	r2
    229a:	3f 92       	push	r3
    229c:	4f 92       	push	r4
    229e:	5f 92       	push	r5
    22a0:	6f 92       	push	r6
    22a2:	7f 92       	push	r7
    22a4:	8f 92       	push	r8
    22a6:	9f 92       	push	r9
    22a8:	af 92       	push	r10
    22aa:	bf 92       	push	r11
    22ac:	cf 92       	push	r12
    22ae:	df 92       	push	r13
    22b0:	ef 92       	push	r14
    22b2:	ff 92       	push	r15
    22b4:	0f 93       	push	r16
    22b6:	1f 93       	push	r17
    22b8:	cf 93       	push	r28
    22ba:	df 93       	push	r29
    22bc:	cd b7       	in	r28, 0x3d	; 61
    22be:	de b7       	in	r29, 0x3e	; 62
    22c0:	ca 1b       	sub	r28, r26
    22c2:	db 0b       	sbc	r29, r27
    22c4:	0f b6       	in	r0, 0x3f	; 63
    22c6:	f8 94       	cli
    22c8:	de bf       	out	0x3e, r29	; 62
    22ca:	0f be       	out	0x3f, r0	; 63
    22cc:	cd bf       	out	0x3d, r28	; 61
    22ce:	09 94       	ijmp

000022d0 <__epilogue_restores__>:
    22d0:	2a 88       	ldd	r2, Y+18	; 0x12
    22d2:	39 88       	ldd	r3, Y+17	; 0x11
    22d4:	48 88       	ldd	r4, Y+16	; 0x10
    22d6:	5f 84       	ldd	r5, Y+15	; 0x0f
    22d8:	6e 84       	ldd	r6, Y+14	; 0x0e
    22da:	7d 84       	ldd	r7, Y+13	; 0x0d
    22dc:	8c 84       	ldd	r8, Y+12	; 0x0c
    22de:	9b 84       	ldd	r9, Y+11	; 0x0b
    22e0:	aa 84       	ldd	r10, Y+10	; 0x0a
    22e2:	b9 84       	ldd	r11, Y+9	; 0x09
    22e4:	c8 84       	ldd	r12, Y+8	; 0x08
    22e6:	df 80       	ldd	r13, Y+7	; 0x07
    22e8:	ee 80       	ldd	r14, Y+6	; 0x06
    22ea:	fd 80       	ldd	r15, Y+5	; 0x05
    22ec:	0c 81       	ldd	r16, Y+4	; 0x04
    22ee:	1b 81       	ldd	r17, Y+3	; 0x03
    22f0:	aa 81       	ldd	r26, Y+2	; 0x02
    22f2:	b9 81       	ldd	r27, Y+1	; 0x01
    22f4:	ce 0f       	add	r28, r30
    22f6:	d1 1d       	adc	r29, r1
    22f8:	0f b6       	in	r0, 0x3f	; 63
    22fa:	f8 94       	cli
    22fc:	de bf       	out	0x3e, r29	; 62
    22fe:	0f be       	out	0x3f, r0	; 63
    2300:	cd bf       	out	0x3d, r28	; 61
    2302:	ed 01       	movw	r28, r26
    2304:	08 95       	ret

00002306 <_exit>:
    2306:	f8 94       	cli

00002308 <__stop_program>:
    2308:	ff cf       	rjmp	.-2      	; 0x2308 <__stop_program>
