Quartus Prime Archive log --	C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Mealy/uppgift_vhdl_4_Mealy.qarlog

Archive:	C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Mealy/uppgift_vhdl_4_Mealy.qar
Date:		Sat Oct 15 20:44:42 2016
Quartus Prime		16.0.0 Build 211 04/27/2016 SJ Lite Edition

	=========== Files Selected: ===========
C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Mealy/simulation/modelsim/uppgift_vhdl_4_Mealy.vht
C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Mealy/uppgift_vhdl_4_Mealy.qpf
C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Mealy/uppgift_vhdl_4_Mealy.qsf
C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Mealy/uppgift_vhdl_4_Mealy.vhd
c:/altera_lite/16.0/quartus/bin64/assignment_defaults.qdf
	======= Total: 5 files to archive =======

	================ Status: ===============
All files archived successfully.
