# Simple RISC CPU

## â›“ Prerequisites

1. ç¼–è¯‘å·¥å…·ï¼š[iverilog](https://github.com/gtkwave/gtkwave)
2. å¯é€‰æ‹©ä½¿ç”¨ï¼š[gtkwave](https://github.com/gtkwave/gtkwave)ï¼ŒæŸ¥çœ‹æ³¢å½¢

## ğŸ› ï¸ è¿è¡Œ

```shell
bash ./test/test.sh
```

å°†ç”Ÿæˆ `risc_cpu_test.vvp` æ–‡ä»¶ï¼Œå¹¶é€šè¿‡ `vvp` è¿è¡Œä»¿çœŸï¼Œæ³¢å½¢æ–‡ä»¶å°†ä¿å­˜åœ¨ `./test/wave.fst` ï¼Œå¯é€šè¿‡gtkwaveç­‰ç¨‹åºæŸ¥çœ‹ã€‚
