#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5a82c755ae90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5a82c755b020 .scope module, "pll_top" "pll_top" 3 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "ref_in";
    .port_info 3 /OUTPUT 1 "pll_out";
    .port_info 4 /OUTPUT 1 "locked";
P_0x5a82c7579270 .param/l "DIV_N" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x5a82c75792b0 .param/l "FW" 0 3 7, +C4<00000000000000000000000000011000>;
P_0x5a82c75792f0 .param/l "KI_SH" 0 3 9, +C4<00000000000000000000000000001010>;
P_0x5a82c7579330 .param/l "KP_SH" 0 3 8, +C4<00000000000000000000000000000110>;
o0x78413b6c7408 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a82c7599340_0 .net "clk", 0 0, o0x78413b6c7408;  0 drivers
v0x5a82c7599400_0 .net "dn", 0 0, v0x5a82c75986c0_0;  1 drivers
v0x5a82c75994c0_0 .net "fb_clk", 0 0, v0x5a82c7551040_0;  1 drivers
v0x5a82c7599590_0 .net "fb_edge", 0 0, L_0x5a82c7578560;  1 drivers
v0x5a82c7599680_0 .net "freq_word", 23 0, v0x5a82c7596d00_0;  1 drivers
v0x5a82c75997c0_0 .net "locked", 0 0, v0x5a82c75977d0_0;  1 drivers
v0x5a82c7599860_0 .net "phase", 23 0, v0x5a82c7598120_0;  1 drivers
v0x5a82c7599900_0 .net "pll_out", 0 0, v0x5a82c7598020_0;  1 drivers
v0x5a82c75999f0_0 .net "ref_edge", 0 0, L_0x5a82c75774d0;  1 drivers
o0x78413b6c7a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a82c7599a90_0 .net "ref_in", 0 0, o0x78413b6c7a98;  0 drivers
v0x5a82c7599b30_0 .net "ref_sync", 0 0, L_0x5a82c7550ee0;  1 drivers
o0x78413b6c7108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a82c7599bd0_0 .net "rst_n", 0 0, o0x78413b6c7108;  0 drivers
v0x5a82c7599c70_0 .net "up", 0 0, v0x5a82c7598a00_0;  1 drivers
S_0x5a82c755ea00 .scope module, "u_div" "divider" 3 23, 4 6 0, S_0x5a82c755b020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_div";
    .port_info 3 /OUTPUT 1 "edge_pulse";
P_0x5a82c7574eb0 .param/l "CW" 1 4 14, +C4<00000000000000000000000000000010>;
P_0x5a82c7574ef0 .param/l "N" 0 4 7, +C4<00000000000000000000000000000100>;
L_0x5a82c7578560 .functor BUFZ 1, v0x5a82c75765b0_0, C4<0>, C4<0>, C4<0>;
v0x5a82c754e750_0 .net "clk", 0 0, v0x5a82c7598020_0;  alias, 1 drivers
v0x5a82c7551040_0 .var "clk_div", 0 0;
v0x5a82c7551110_0 .var "cnt", 1 0;
v0x5a82c7576510_0 .net "edge_pulse", 0 0, L_0x5a82c7578560;  alias, 1 drivers
v0x5a82c75765b0_0 .var "pulse", 0 0;
v0x5a82c75775f0_0 .net "rst_n", 0 0, o0x78413b6c7108;  alias, 0 drivers
E_0x5a82c7557fa0/0 .event negedge, v0x5a82c75775f0_0;
E_0x5a82c7557fa0/1 .event posedge, v0x5a82c754e750_0;
E_0x5a82c7557fa0 .event/or E_0x5a82c7557fa0/0, E_0x5a82c7557fa0/1;
S_0x5a82c7595b20 .scope module, "u_lf" "loop_filter" 3 32, 5 7 0, S_0x5a82c755b020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "up";
    .port_info 3 /INPUT 1 "dn";
    .port_info 4 /OUTPUT 24 "freq_word";
P_0x5a82c7595d20 .param/l "FW" 0 5 8, +C4<00000000000000000000000000011000>;
P_0x5a82c7595d60 .param/l "KI_SH" 0 5 10, +C4<00000000000000000000000000001010>;
P_0x5a82c7595da0 .param/l "KP_SH" 0 5 9, +C4<00000000000000000000000000000110>;
L_0x78413b67e018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5a82c7596240_0 .net/2s *"_ivl_0", 2 0, L_0x78413b67e018;  1 drivers
v0x5a82c7596340_0 .net/s *"_ivl_10", 24 0, L_0x5a82c759adb0;  1 drivers
v0x5a82c7596420_0 .net *"_ivl_14", 18 0, L_0x5a82c759aea0;  1 drivers
v0x5a82c7596510_0 .net/s *"_ivl_16", 24 0, L_0x5a82c759b0b0;  1 drivers
v0x5a82c75965f0_0 .net *"_ivl_18", 24 0, L_0x5a82c759b280;  1 drivers
L_0x78413b67e060 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x5a82c7596720_0 .net/2s *"_ivl_2", 2 0, L_0x78413b67e060;  1 drivers
v0x5a82c7596800_0 .net *"_ivl_20", 14 0, L_0x5a82c759b190;  1 drivers
L_0x78413b67e0a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5a82c75968e0_0 .net/2s *"_ivl_4", 2 0, L_0x78413b67e0a8;  1 drivers
v0x5a82c75969c0_0 .net *"_ivl_6", 2 0, L_0x5a82c759ab10;  1 drivers
v0x5a82c7596aa0_0 .net "clk", 0 0, o0x78413b6c7408;  alias, 0 drivers
v0x5a82c7596b60_0 .net "dn", 0 0, v0x5a82c75986c0_0;  alias, 1 drivers
v0x5a82c7596c20_0 .net/s "e", 2 0, L_0x5a82c759ac30;  1 drivers
v0x5a82c7596d00_0 .var "freq_word", 23 0;
v0x5a82c7596de0_0 .net/s "i_next", 24 0, L_0x5a82c759b3c0;  1 drivers
v0x5a82c7596ec0_0 .var/s "iacc", 24 0;
v0x5a82c7596fa0_0 .net/s "p_term", 24 0, L_0x5a82c759afc0;  1 drivers
v0x5a82c7597080_0 .net "rst_n", 0 0, o0x78413b6c7108;  alias, 0 drivers
v0x5a82c7597120_0 .net/s "sum", 24 0, L_0x5a82c759b520;  1 drivers
v0x5a82c75971e0_0 .net "up", 0 0, v0x5a82c7598a00_0;  alias, 1 drivers
E_0x5a82c7558850/0 .event negedge, v0x5a82c75775f0_0;
E_0x5a82c7558850/1 .event posedge, v0x5a82c7596aa0_0;
E_0x5a82c7558850 .event/or E_0x5a82c7558850/0, E_0x5a82c7558850/1;
L_0x5a82c759ab10 .functor MUXZ 3, L_0x78413b67e0a8, L_0x78413b67e060, v0x5a82c75986c0_0, C4<>;
L_0x5a82c759ac30 .functor MUXZ 3, L_0x5a82c759ab10, L_0x78413b67e018, v0x5a82c7598a00_0, C4<>;
L_0x5a82c759adb0 .extend/s 25, L_0x5a82c759ac30;
L_0x5a82c759aea0 .part L_0x5a82c759adb0, 6, 19;
L_0x5a82c759afc0 .extend/s 25, L_0x5a82c759aea0;
L_0x5a82c759b0b0 .extend/s 25, L_0x5a82c759ac30;
L_0x5a82c759b190 .part L_0x5a82c759b0b0, 10, 15;
L_0x5a82c759b280 .extend/s 25, L_0x5a82c759b190;
L_0x5a82c759b3c0 .arith/sum 25, v0x5a82c7596ec0_0, L_0x5a82c759b280;
L_0x5a82c759b520 .arith/sum 25, L_0x5a82c759afc0, L_0x5a82c759b3c0;
S_0x5a82c7595f00 .scope function.vec4.s24, "sat_u" "sat_u" 5 29, 5 29 0, S_0x5a82c7595b20;
 .timescale -9 -12;
; Variable sat_u is vec4 return value of scope S_0x5a82c7595f00
v0x5a82c7596160_0 .var/s "x", 24 0;
TD_pll_top.u_lf.sat_u ;
    %load/vec4 v0x5a82c7596160_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.0, 5;
    %pushi/vec4 0, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to sat_u (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5a82c7596160_0;
    %cmpi/s 16777215, 0, 25;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 16777215, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to sat_u (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5a82c7596160_0;
    %parti/s 24, 0, 2;
    %ret/vec4 0, 0, 24;  Assign to sat_u (store_vec4_to_lval)
T_0.3 ;
T_0.1 ;
    %end;
S_0x5a82c7597370 .scope module, "u_lock" "lock_detector" 3 39, 6 6 0, S_0x5a82c755b020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "up";
    .port_info 3 /INPUT 1 "dn";
    .port_info 4 /OUTPUT 1 "locked";
P_0x5a82c7577370 .param/l "CW" 1 6 15, +C4<00000000000000000000000000001011>;
P_0x5a82c75773b0 .param/l "THRESH" 0 6 7, +C4<00000000000000000000010000000000>;
v0x5a82c7597630_0 .net "clk", 0 0, o0x78413b6c7408;  alias, 0 drivers
v0x5a82c7597700_0 .net "dn", 0 0, v0x5a82c75986c0_0;  alias, 1 drivers
v0x5a82c75977d0_0 .var "locked", 0 0;
v0x5a82c75978a0_0 .var "qcnt", 10 0;
v0x5a82c7597940_0 .net "rst_n", 0 0, o0x78413b6c7108;  alias, 0 drivers
v0x5a82c7597a80_0 .net "up", 0 0, v0x5a82c7598a00_0;  alias, 1 drivers
S_0x5a82c7597ba0 .scope module, "u_nco" "nco" 3 36, 7 6 0, S_0x5a82c755b020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 24 "freq_word";
    .port_info 3 /OUTPUT 1 "nco_clk";
    .port_info 4 /OUTPUT 24 "phase";
P_0x5a82c7597d80 .param/l "FW" 0 7 7, +C4<00000000000000000000000000011000>;
v0x5a82c7597e50_0 .net "clk", 0 0, o0x78413b6c7408;  alias, 0 drivers
v0x5a82c7597f60_0 .net "freq_word", 23 0, v0x5a82c7596d00_0;  alias, 1 drivers
v0x5a82c7598020_0 .var "nco_clk", 0 0;
v0x5a82c7598120_0 .var "phase", 23 0;
v0x5a82c75981c0_0 .net "rst_n", 0 0, o0x78413b6c7108;  alias, 0 drivers
S_0x5a82c7598330 .scope module, "u_pfd" "phase_detector" 3 27, 8 6 0, S_0x5a82c755b020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "ref_edge";
    .port_info 3 /INPUT 1 "fb_edge";
    .port_info 4 /OUTPUT 1 "up";
    .port_info 5 /OUTPUT 1 "dn";
v0x5a82c7598600_0 .net "clk", 0 0, o0x78413b6c7408;  alias, 0 drivers
v0x5a82c75986c0_0 .var "dn", 0 0;
v0x5a82c75987d0_0 .net "fb_edge", 0 0, L_0x5a82c7578560;  alias, 1 drivers
v0x5a82c7598870_0 .net "ref_edge", 0 0, L_0x5a82c75774d0;  alias, 1 drivers
v0x5a82c7598910_0 .net "rst_n", 0 0, o0x78413b6c7108;  alias, 0 drivers
v0x5a82c7598a00_0 .var "up", 0 0;
S_0x5a82c7598b20 .scope module, "u_sync_ref" "sync_edge" 3 20, 9 6 0, S_0x5a82c755b020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "async_in";
    .port_info 3 /OUTPUT 1 "sync_level";
    .port_info 4 /OUTPUT 1 "sync_rise";
L_0x5a82c7550ee0 .functor BUFZ 1, v0x5a82c7599000_0, C4<0>, C4<0>, C4<0>;
L_0x5a82c7575a60 .functor NOT 1, v0x5a82c7599000_0, C4<0>, C4<0>, C4<0>;
L_0x5a82c75774d0 .functor AND 1, v0x5a82c7598f60_0, L_0x5a82c7575a60, C4<1>, C4<1>;
v0x5a82c7598d00_0 .net *"_ivl_2", 0 0, L_0x5a82c7575a60;  1 drivers
v0x5a82c7598e00_0 .net "async_in", 0 0, o0x78413b6c7a98;  alias, 0 drivers
v0x5a82c7598ec0_0 .net "clk", 0 0, o0x78413b6c7408;  alias, 0 drivers
v0x5a82c7598f60_0 .var "q1", 0 0;
v0x5a82c7599000_0 .var "q2", 0 0;
v0x5a82c75990c0_0 .net "rst_n", 0 0, o0x78413b6c7108;  alias, 0 drivers
v0x5a82c7599160_0 .net "sync_level", 0 0, L_0x5a82c7550ee0;  alias, 1 drivers
v0x5a82c7599220_0 .net "sync_rise", 0 0, L_0x5a82c75774d0;  alias, 1 drivers
S_0x5a82c755e820 .scope module, "tb_nco" "tb_nco" 10 2;
 .timescale -9 -12;
P_0x5a82c7554710 .param/l "FW" 1 10 3, +C4<00000000000000000000000000011000>;
v0x5a82c759a5d0_0 .var "clk", 0 0;
v0x5a82c759a690_0 .net "nco_clk", 0 0, v0x5a82c759a270_0;  1 drivers
v0x5a82c759a760_0 .net "phase", 23 0, v0x5a82c759a340_0;  1 drivers
v0x5a82c759a860_0 .var "rst_n", 0 0;
S_0x5a82c7599d10 .scope module, "dut" "nco" 10 8, 7 6 0, S_0x5a82c755e820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 24 "freq_word";
    .port_info 3 /OUTPUT 1 "nco_clk";
    .port_info 4 /OUTPUT 24 "phase";
P_0x5a82c7599f10 .param/l "FW" 0 7 7, +C4<00000000000000000000000000011000>;
v0x5a82c759a0b0_0 .net "clk", 0 0, v0x5a82c759a5d0_0;  1 drivers
L_0x78413b67e0f0 .functor BUFT 1, C4<010011000100101101000000>, C4<0>, C4<0>, C4<0>;
v0x5a82c759a190_0 .net "freq_word", 23 0, L_0x78413b67e0f0;  1 drivers
v0x5a82c759a270_0 .var "nco_clk", 0 0;
v0x5a82c759a340_0 .var "phase", 23 0;
v0x5a82c759a420_0 .net "rst_n", 0 0, v0x5a82c759a860_0;  1 drivers
E_0x5a82c7557a80/0 .event negedge, v0x5a82c759a420_0;
E_0x5a82c7557a80/1 .event posedge, v0x5a82c759a0b0_0;
E_0x5a82c7557a80 .event/or E_0x5a82c7557a80/0, E_0x5a82c7557a80/1;
    .scope S_0x5a82c7598b20;
T_1 ;
    %wait E_0x5a82c7558850;
    %load/vec4 v0x5a82c75990c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a82c7598f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a82c7599000_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5a82c7598e00_0;
    %assign/vec4 v0x5a82c7598f60_0, 0;
    %load/vec4 v0x5a82c7598f60_0;
    %assign/vec4 v0x5a82c7599000_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5a82c755ea00;
T_2 ;
    %wait E_0x5a82c7557fa0;
    %load/vec4 v0x5a82c75775f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a82c7551110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a82c7551040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a82c75765b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a82c75765b0_0, 0;
    %load/vec4 v0x5a82c7551110_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a82c7551110_0, 0;
    %load/vec4 v0x5a82c7551040_0;
    %inv;
    %assign/vec4 v0x5a82c7551040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a82c75765b0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5a82c7551110_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5a82c7551110_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5a82c7598330;
T_3 ;
    %wait E_0x5a82c7558850;
    %load/vec4 v0x5a82c7598910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a82c7598a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a82c75986c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5a82c7598870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a82c7598a00_0, 0;
T_3.2 ;
    %load/vec4 v0x5a82c75987d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a82c75986c0_0, 0;
T_3.4 ;
    %load/vec4 v0x5a82c7598870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v0x5a82c75986c0_0;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a82c75986c0_0, 0;
T_3.6 ;
    %load/vec4 v0x5a82c75987d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.11, 9;
    %load/vec4 v0x5a82c7598a00_0;
    %and;
T_3.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a82c7598a00_0, 0;
T_3.9 ;
    %load/vec4 v0x5a82c7598a00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.14, 9;
    %load/vec4 v0x5a82c75986c0_0;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a82c7598a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a82c75986c0_0, 0;
T_3.12 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5a82c7595b20;
T_4 ;
    %wait E_0x5a82c7558850;
    %load/vec4 v0x5a82c7597080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x5a82c7596ec0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5a82c7596d00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5a82c7596de0_0;
    %assign/vec4 v0x5a82c7596ec0_0, 0;
    %load/vec4 v0x5a82c7597120_0;
    %store/vec4 v0x5a82c7596160_0, 0, 25;
    %callf/vec4 TD_pll_top.u_lf.sat_u, S_0x5a82c7595f00;
    %assign/vec4 v0x5a82c7596d00_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5a82c7597ba0;
T_5 ;
    %wait E_0x5a82c7558850;
    %load/vec4 v0x5a82c75981c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5a82c7598120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a82c7598020_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5a82c7598120_0;
    %load/vec4 v0x5a82c7597f60_0;
    %add;
    %assign/vec4 v0x5a82c7598120_0, 0;
    %load/vec4 v0x5a82c7598120_0;
    %parti/s 1, 23, 6;
    %assign/vec4 v0x5a82c7598020_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5a82c7597370;
T_6 ;
    %wait E_0x5a82c7558850;
    %load/vec4 v0x5a82c7597940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5a82c75978a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a82c75977d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5a82c7597a80_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.4, 8;
    %load/vec4 v0x5a82c7597700_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.4;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5a82c75978a0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5a82c75978a0_0;
    %cmpi/ne 1024, 0, 11;
    %jmp/0xz  T_6.5, 4;
    %load/vec4 v0x5a82c75978a0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5a82c75978a0_0, 0;
T_6.5 ;
T_6.3 ;
    %load/vec4 v0x5a82c75978a0_0;
    %pushi/vec4 1024, 0, 11;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5a82c75977d0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5a82c7599d10;
T_7 ;
    %wait E_0x5a82c7557a80;
    %load/vec4 v0x5a82c759a420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5a82c759a340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a82c759a270_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5a82c759a340_0;
    %load/vec4 v0x5a82c759a190_0;
    %add;
    %assign/vec4 v0x5a82c759a340_0, 0;
    %load/vec4 v0x5a82c759a340_0;
    %parti/s 1, 23, 6;
    %assign/vec4 v0x5a82c759a270_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5a82c755e820;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a82c759a5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a82c759a860_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x5a82c755e820;
T_9 ;
    %vpi_call/w 10 16 "$dumpfile", "sim/tb_nco.vcd" {0 0 0};
    %vpi_call/w 10 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a82c755e820 {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a82c759a860_0, 0, 1;
    %delay 5000000, 0;
    %vpi_call/w 10 19 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5a82c755e820;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v0x5a82c759a5d0_0;
    %inv;
    %store/vec4 v0x5a82c759a5d0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "src/pll_top.v";
    "src/divider.v";
    "src/loop_filter.v";
    "src/lock_detector.v";
    "src/nco.v";
    "src/phase_detector.v";
    "src/sync_edge.v";
    "tb/tb_nco.v";
