{
  "Top": "fcc_combined",
  "RtlTop": "fcc_combined",
  "RtlPrefix": "",
  "RtlSubPrefix": "fcc_combined_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "x": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "x_PORTA",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "dx": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "dx_PORTA",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "wt": {
      "index": "2",
      "direction": "inout",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "wt",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "dwt": {
      "index": "3",
      "direction": "inout",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dwt",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "b": {
      "index": "4",
      "direction": "inout",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "b",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "db": {
      "index": "5",
      "direction": "inout",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "db",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "y": {
      "index": "6",
      "direction": "inout",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "y_PORTA",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "dy": {
      "index": "7",
      "direction": "in",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "dy_PORTA",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "debug_x": {
      "index": "8",
      "direction": "out",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "debug_x",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "debug_dx": {
      "index": "9",
      "direction": "out",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "debug_dx",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "debugip": {
      "index": "10",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "debugip",
          "usage": "data",
          "direction": "in"
        }]
    },
    "xdim": {
      "index": "11",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "xdim",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ydim": {
      "index": "12",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "ydim",
          "usage": "data",
          "direction": "in"
        }]
    },
    "fwprop": {
      "index": "13",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "fwprop",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_addr64=0",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top fcc_combined -name fcc_combined",
      "set_directive_top fcc_combined -name fcc_combined"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fcc_combined"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fcc_combined",
    "Version": "1.0",
    "DisplayName": "Fcc_combined",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fcc_combined_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/main.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fcc_combined_bbuf_V.vhd",
      "impl\/vhdl\/fcc_combined_control_s_axi.vhd",
      "impl\/vhdl\/fcc_combined_dbbuf_V.vhd",
      "impl\/vhdl\/fcc_combined_gmem2_m_axi.vhd",
      "impl\/vhdl\/fcc_combined_gmem_m_axi.vhd",
      "impl\/vhdl\/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1.vhd",
      "impl\/vhdl\/fcc_combined_mul_31ns_32ns_63_2_1.vhd",
      "impl\/vhdl\/fcc_combined_mul_31s_7ns_31_2_1.vhd",
      "impl\/vhdl\/fcc_combined_mul_31s_31s_31_2_1.vhd",
      "impl\/vhdl\/fcc_combined_mul_32ns_7ns_38_2_1.vhd",
      "impl\/vhdl\/fcc_combined_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/fcc_combined_mul_32s_34ns_65_2_1.vhd",
      "impl\/vhdl\/fcc_combined_mul_mul_16s_16s_29_4_1.vhd",
      "impl\/vhdl\/fcc_combined_wbuf_V.vhd",
      "impl\/vhdl\/fcc_combined.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fcc_combined_bbuf_V.v",
      "impl\/verilog\/fcc_combined_control_s_axi.v",
      "impl\/verilog\/fcc_combined_dbbuf_V.v",
      "impl\/verilog\/fcc_combined_gmem2_m_axi.v",
      "impl\/verilog\/fcc_combined_gmem_m_axi.v",
      "impl\/verilog\/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1.v",
      "impl\/verilog\/fcc_combined_mul_31ns_32ns_63_2_1.v",
      "impl\/verilog\/fcc_combined_mul_31s_7ns_31_2_1.v",
      "impl\/verilog\/fcc_combined_mul_31s_31s_31_2_1.v",
      "impl\/verilog\/fcc_combined_mul_32ns_7ns_38_2_1.v",
      "impl\/verilog\/fcc_combined_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/fcc_combined_mul_32s_34ns_65_2_1.v",
      "impl\/verilog\/fcc_combined_mul_mul_16s_16s_29_4_1.v",
      "impl\/verilog\/fcc_combined_wbuf_V.v",
      "impl\/verilog\/fcc_combined.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/fcc_combined_v1_0\/data\/fcc_combined.mdd",
      "impl\/misc\/drivers\/fcc_combined_v1_0\/data\/fcc_combined.tcl",
      "impl\/misc\/drivers\/fcc_combined_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/fcc_combined_v1_0\/src\/xfcc_combined.c",
      "impl\/misc\/drivers\/fcc_combined_v1_0\/src\/xfcc_combined.h",
      "impl\/misc\/drivers\/fcc_combined_v1_0\/src\/xfcc_combined_hw.h",
      "impl\/misc\/drivers\/fcc_combined_v1_0\/src\/xfcc_combined_linux.c",
      "impl\/misc\/drivers\/fcc_combined_v1_0\/src\/xfcc_combined_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/fcc_combined.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/anubhav\/xilinx_projects\/ip_repo\/fcc_combined\/solution1\/.debug\/fcc_combined.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem:m_axi_gmem2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "dx_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "16",
      "addrWidth": "32",
      "portPrefix": "dx_",
      "busParams": {
        "MASTER_TYPE": "OTHER",
        "MEM_WIDTH": "16",
        "MEM_SIZE": "2"
      },
      "portMap": {
        "dx_Addr_A": "ADDR",
        "dx_EN_A": "EN",
        "dx_WEN_A": "WE",
        "dx_Din_A": "DIN",
        "dx_Dout_A": "DOUT",
        "dx_Clk_A": "CLK",
        "dx_Rst_A": "RST"
      },
      "ports": [
        "dx_Addr_A",
        "dx_Clk_A",
        "dx_Din_A",
        "dx_Dout_A",
        "dx_EN_A",
        "dx_Rst_A",
        "dx_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_latency": "2",
          "bram_storage": "207",
          "argName": "dx"
        }]
    },
    "dy_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "16",
      "addrWidth": "32",
      "portPrefix": "dy_",
      "busParams": {
        "MASTER_TYPE": "OTHER",
        "MEM_WIDTH": "16",
        "MEM_SIZE": "2"
      },
      "portMap": {
        "dy_Addr_A": "ADDR",
        "dy_EN_A": "EN",
        "dy_WEN_A": "WE",
        "dy_Din_A": "DIN",
        "dy_Dout_A": "DOUT",
        "dy_Clk_A": "CLK",
        "dy_Rst_A": "RST"
      },
      "ports": [
        "dy_Addr_A",
        "dy_Clk_A",
        "dy_Din_A",
        "dy_Dout_A",
        "dy_EN_A",
        "dy_Rst_A",
        "dy_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_latency": "2",
          "bram_storage": "207",
          "argName": "dy"
        }]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "wt"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "wt"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "debug_x"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "debug_x"
        }
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem2",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "wt",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of wt",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "wt",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of wt"
            }]
        },
        {
          "offset": "0x18",
          "name": "dwt",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of dwt",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dwt",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of dwt"
            }]
        },
        {
          "offset": "0x20",
          "name": "b",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of b",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "b",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of b"
            }]
        },
        {
          "offset": "0x28",
          "name": "db",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of db",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "db",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of db"
            }]
        },
        {
          "offset": "0x30",
          "name": "debug_x",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of debug_x",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "debug_x",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of debug_x"
            }]
        },
        {
          "offset": "0x38",
          "name": "debug_dx",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of debug_dx",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "debug_dx",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of debug_dx"
            }]
        },
        {
          "offset": "0x40",
          "name": "debugip",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of debugip",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "debugip",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 0 to 0 of debugip"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "xdim",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of xdim",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "xdim",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of xdim"
            }]
        },
        {
          "offset": "0x50",
          "name": "ydim",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of ydim",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ydim",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of ydim"
            }]
        },
        {
          "offset": "0x58",
          "name": "fwprop",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of fwprop",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "fwprop",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 0 to 0 of fwprop"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "wt"
        }]
    },
    "x_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "16",
      "addrWidth": "32",
      "portPrefix": "x_",
      "busParams": {
        "MASTER_TYPE": "OTHER",
        "MEM_WIDTH": "16",
        "MEM_SIZE": "2"
      },
      "portMap": {
        "x_Addr_A": "ADDR",
        "x_EN_A": "EN",
        "x_WEN_A": "WE",
        "x_Din_A": "DIN",
        "x_Dout_A": "DOUT",
        "x_Clk_A": "CLK",
        "x_Rst_A": "RST"
      },
      "ports": [
        "x_Addr_A",
        "x_Clk_A",
        "x_Din_A",
        "x_Dout_A",
        "x_EN_A",
        "x_Rst_A",
        "x_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_latency": "2",
          "bram_storage": "207",
          "argName": "x"
        }]
    },
    "y_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "16",
      "addrWidth": "32",
      "portPrefix": "y_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "16",
        "MEM_SIZE": "2"
      },
      "portMap": {
        "y_Addr_A": "ADDR",
        "y_EN_A": "EN",
        "y_WEN_A": "WE",
        "y_Din_A": "DIN",
        "y_Dout_A": "DOUT",
        "y_Clk_A": "CLK",
        "y_Rst_A": "RST"
      },
      "ports": [
        "y_Addr_A",
        "y_Clk_A",
        "y_Din_A",
        "y_Dout_A",
        "y_EN_A",
        "y_Rst_A",
        "y_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_latency": "2",
          "bram_storage": "207",
          "argName": "y"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "x_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "x_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "x_WEN_A": {
      "dir": "out",
      "width": "2"
    },
    "x_Din_A": {
      "dir": "out",
      "width": "16"
    },
    "x_Dout_A": {
      "dir": "in",
      "width": "16"
    },
    "x_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "x_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "dx_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "dx_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "dx_WEN_A": {
      "dir": "out",
      "width": "2"
    },
    "dx_Din_A": {
      "dir": "out",
      "width": "16"
    },
    "dx_Dout_A": {
      "dir": "in",
      "width": "16"
    },
    "dx_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "dx_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "y_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "y_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "y_WEN_A": {
      "dir": "out",
      "width": "2"
    },
    "y_Din_A": {
      "dir": "out",
      "width": "16"
    },
    "y_Dout_A": {
      "dir": "in",
      "width": "16"
    },
    "y_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "y_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "dy_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "dy_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "dy_WEN_A": {
      "dir": "out",
      "width": "2"
    },
    "dy_Din_A": {
      "dir": "out",
      "width": "16"
    },
    "dy_Dout_A": {
      "dir": "in",
      "width": "16"
    },
    "dy_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "dy_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "fcc_combined"},
    "Info": {"fcc_combined": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"fcc_combined": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_43_1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_49_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "VITIS_LOOP_65_3",
                "TripCount": "",
                "LatencyMin": "4",
                "LatencyMax": "?",
                "Latency": "4 ~ ?",
                "PipelineII": "",
                "PipelineDepthMin": "4",
                "PipelineDepthMax": "?",
                "PipelineDepth": "4 ~ ?",
                "Loops": [{
                    "Name": "VITIS_LOOP_66_4",
                    "TripCount": "",
                    "LatencyMin": "2",
                    "LatencyMax": "?",
                    "Latency": "2 ~ ?",
                    "PipelineII": "1",
                    "PipelineDepth": "3"
                  }]
              },
              {
                "Name": "LOOP1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "LOOP2",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "1",
                    "PipelineDepth": "6"
                  }]
              },
              {
                "Name": "VITIS_LOOP_86_5",
                "TripCount": "",
                "LatencyMin": "4",
                "LatencyMax": "?",
                "Latency": "4 ~ ?",
                "PipelineII": "",
                "PipelineDepthMin": "4",
                "PipelineDepthMax": "?",
                "PipelineDepth": "4 ~ ?",
                "Loops": [{
                    "Name": "VITIS_LOOP_87_6",
                    "TripCount": "",
                    "LatencyMin": "2",
                    "LatencyMax": "?",
                    "Latency": "2 ~ ?",
                    "PipelineII": "1",
                    "PipelineDepth": "3"
                  }]
              },
              {
                "Name": "VITIS_LOOP_92_7_VITIS_LOOP_93_8",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "2",
                "PipelineDepth": "7"
              },
              {
                "Name": "VITIS_LOOP_99_9",
                "TripCount": "",
                "LatencyMin": "2",
                "LatencyMax": "?",
                "Latency": "2 ~ ?",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "VITIS_LOOP_103_10",
                "TripCount": "",
                "LatencyMin": "4",
                "LatencyMax": "?",
                "Latency": "4 ~ ?",
                "PipelineII": "",
                "PipelineDepthMin": "4",
                "PipelineDepthMax": "?",
                "PipelineDepth": "4 ~ ?",
                "Loops": [{
                    "Name": "VITIS_LOOP_104_11",
                    "TripCount": "",
                    "LatencyMin": "2",
                    "LatencyMax": "?",
                    "Latency": "2 ~ ?",
                    "PipelineII": "1",
                    "PipelineDepth": "3"
                  }]
              }
            ]
          },
          {
            "Name": "VITIS_LOOP_115_12",
            "TripCount": "",
            "LatencyMin": "9",
            "LatencyMax": "?",
            "Latency": "9 ~ ?",
            "PipelineII": "2",
            "PipelineDepth": "10"
          }
        ],
        "Area": {
          "BRAM_18K": "134",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "47",
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "5831",
          "AVAIL_FF": "106400",
          "UTIL_FF": "5",
          "LUT": "5386",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "10",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-05-25 17:26:08 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
