

================================================================
== Vitis HLS Report for 'C_IO_L2_in_5_x1'
================================================================
* Date:           Fri Jul 15 00:29:51 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+---------+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |   min   |    max    |    min    |    max    |   min   |    max    |   Type  |
    +---------+-----------+-----------+-----------+---------+-----------+---------+
    |  5463298|  136468690|  18.209 ms|  0.455 sec|  5463298|  136468690|     none|
    +---------+-----------+-----------+-----------+---------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+---------+-----------+-----------------+-----------+-----------+-------+----------+
        |                                        |   Latency (cycles)  |    Iteration    |  Initiation Interval  |  Trip |          |
        |                Loop Name               |   min   |    max    |     Latency     |  achieved |   target  | Count | Pipelined|
        +----------------------------------------+---------+-----------+-----------------+-----------+-----------+-------+----------+
        |- C_IO_L2_in_5_x1_loop_1                |     6656|  131012048|  1664 ~ 32753012|          -|          -|      4|        no|
        | + C_IO_L2_in_5_x1_loop_2               |     1662|   32753010|    277 ~ 5458835|          -|          -|      6|        no|
        |  ++ C_IO_L2_in_5_x1_loop_3             |      274|       2192|              274|          -|          -|  1 ~ 8|        no|
        |   +++ C_IO_L2_in_5_x1_loop_4           |      272|        272|               34|          -|          -|      8|        no|
        |    ++++ C_IO_L2_in_5_x1_loop_5         |       32|         32|                2|          -|          -|     16|        no|
        |   +++ C_IO_L2_in_5_x1_loop_6           |      272|        272|               34|          -|          -|      8|        no|
        |    ++++ C_IO_L2_in_5_x1_loop_7         |       32|         32|                2|          -|          -|     16|        no|
        |  ++ C_IO_L2_in_5_x1_loop_8             |  5456640|    5456640|            42630|          -|          -|    128|        no|
        |   +++ C_IO_L2_in_5_x1_loop_9           |    42628|      42628|            21314|          -|          -|      2|        no|
        |    ++++ C_IO_L2_in_5_x1_loop_10        |    21312|      21312|              666|          -|          -|     32|        no|
        |     +++++ C_IO_L2_in_5_x1_loop_11      |      664|        664|               83|          -|          -|      8|        no|
        |      ++++++ C_IO_L2_in_5_x1_loop_12    |       80|         80|                5|          -|          -|     16|        no|
        |       +++++++ C_IO_L2_in_5_x1_loop_13  |        2|          2|                1|          -|          -|      2|        no|
        |  ++ C_IO_L2_in_5_x1_loop_14            |      274|       2192|              274|          -|          -|  1 ~ 8|        no|
        |   +++ C_IO_L2_in_5_x1_loop_15          |      272|        272|               34|          -|          -|      8|        no|
        |    ++++ C_IO_L2_in_5_x1_loop_16        |       32|         32|                2|          -|          -|     16|        no|
        |   +++ C_IO_L2_in_5_x1_loop_17          |      272|        272|               34|          -|          -|      8|        no|
        |    ++++ C_IO_L2_in_5_x1_loop_18        |       32|         32|                2|          -|          -|     16|        no|
        |  ++ C_IO_L2_in_5_x1_loop_19            |  5456640|    5456640|            42630|          -|          -|    128|        no|
        |   +++ C_IO_L2_in_5_x1_loop_20          |    42628|      42628|            21314|          -|          -|      2|        no|
        |    ++++ C_IO_L2_in_5_x1_loop_21        |    21312|      21312|              666|          -|          -|     32|        no|
        |     +++++ C_IO_L2_in_5_x1_loop_22      |      664|        664|               83|          -|          -|      8|        no|
        |      ++++++ C_IO_L2_in_5_x1_loop_23    |       80|         80|                5|          -|          -|     16|        no|
        |       +++++++ C_IO_L2_in_5_x1_loop_24  |        2|          2|                1|          -|          -|      2|        no|
        |- C_IO_L2_in_5_x1_loop_25               |  5456640|    5456640|            42630|          -|          -|    128|        no|
        | + C_IO_L2_in_5_x1_loop_26              |    42628|      42628|            21314|          -|          -|      2|        no|
        |  ++ C_IO_L2_in_5_x1_loop_27            |    21312|      21312|              666|          -|          -|     32|        no|
        |   +++ C_IO_L2_in_5_x1_loop_28          |      664|        664|               83|          -|          -|      8|        no|
        |    ++++ C_IO_L2_in_5_x1_loop_29        |       80|         80|                5|          -|          -|     16|        no|
        |     +++++ C_IO_L2_in_5_x1_loop_30      |        2|          2|                1|          -|          -|      2|        no|
        +----------------------------------------+---------+-----------+-----------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 31 
3 --> 4 18 2 
4 --> 5 10 
5 --> 6 8 4 
6 --> 7 5 
7 --> 6 
8 --> 9 5 
9 --> 8 
10 --> 11 24 3 
11 --> 12 10 
12 --> 13 11 
13 --> 14 12 
14 --> 15 
15 --> 16 13 
16 --> 17 16 
17 --> 15 
18 --> 19 10 
19 --> 20 22 18 
20 --> 21 19 
21 --> 20 
22 --> 23 19 
23 --> 22 
24 --> 25 10 
25 --> 26 24 
26 --> 27 25 
27 --> 28 
28 --> 29 26 
29 --> 30 29 
30 --> 28 
31 --> 32 
32 --> 33 31 
33 --> 34 32 
34 --> 35 33 
35 --> 36 
36 --> 37 34 
37 --> 38 37 
38 --> 36 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_5_x1126, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_6_x123, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_5_x122, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_5_x1126, void @empty_808, i32 0, i32 0, void @empty_728, i32 0, i32 0, void @empty_728, void @empty_728, void @empty_728, i32 0, i32 0, i32 0, i32 0, void @empty_728, void @empty_728"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_6_x123, void @empty_808, i32 0, i32 0, void @empty_728, i32 0, i32 0, void @empty_728, void @empty_728, void @empty_728, i32 0, i32 0, i32 0, i32 0, void @empty_728, void @empty_728"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_5_x122, void @empty_808, i32 0, i32 0, void @empty_728, i32 0, i32 0, void @empty_728, void @empty_728, void @empty_728, i32 0, i32 0, i32 0, i32 0, void @empty_728, void @empty_728"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%local_C_ping_V = alloca i64 1" [./dut.cpp:18082]   --->   Operation 45 'alloca' 'local_C_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%local_C_pong_V = alloca i64 1" [./dut.cpp:18083]   --->   Operation 46 'alloca' 'local_C_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_split_V_10 = alloca i64 1" [./dut.cpp:18135]   --->   Operation 47 'alloca' 'data_split_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_split_V_9 = alloca i64 1" [./dut.cpp:18208]   --->   Operation 48 'alloca' 'data_split_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:18251]   --->   Operation 49 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln18092 = br void" [./dut.cpp:18092]   --->   Operation 50 'br' 'br_ln18092' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 51 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 1, void, i1 0, void"   --->   Operation 52 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 53 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 54 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln18092 = br i1 %icmp_ln890, void %.split66, void %.preheader.preheader" [./dut.cpp:18092]   --->   Operation 56 'br' 'br_ln18092' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln18092 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2245" [./dut.cpp:18092]   --->   Operation 57 'specloopname' 'specloopname_ln18092' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%br_ln18093 = br void" [./dut.cpp:18093]   --->   Operation 58 'br' 'br_ln18093' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%br_ln18255 = br void %.preheader" [./dut.cpp:18255]   --->   Operation 59 'br' 'br_ln18255' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split66, i3 %add_ln691_1552, void %.loopexit1220"   --->   Operation 60 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%intra_trans_en_5 = phi i1 %intra_trans_en, void %.split66, i1 1, void %.loopexit1220"   --->   Operation 61 'phi' 'intra_trans_en_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%arb_5 = phi i1 0, void %.split66, i1 %arb, void %.loopexit1220"   --->   Operation 62 'phi' 'arb_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.57ns)   --->   "%add_ln691_1552 = add i3 %c1_V, i3 1"   --->   Operation 63 'add' 'add_ln691_1552' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.49ns)   --->   "%icmp_ln890_1361 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 64 'icmp' 'icmp_ln890_1361' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln18093 = br i1 %icmp_ln890_1361, void %.split64, void" [./dut.cpp:18093]   --->   Operation 66 'br' 'br_ln18093' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln18093 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2248" [./dut.cpp:18093]   --->   Operation 67 'specloopname' 'specloopname_ln18093' <Predicate = (!icmp_ln890_1361)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 68 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890_1361)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.70ns)   --->   "%add_i_i780_cast = sub i6 41, i6 %p_shl"   --->   Operation 69 'sub' 'add_i_i780_cast' <Predicate = (!icmp_ln890_1361)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln18097 = br i1 %arb_5, void %.preheader16.preheader, void %.preheader10.preheader" [./dut.cpp:18097]   --->   Operation 70 'br' 'br_ln18097' <Predicate = (!icmp_ln890_1361)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln18099 = br void %.preheader16" [./dut.cpp:18099]   --->   Operation 71 'br' 'br_ln18099' <Predicate = (!icmp_ln890_1361 & !arb_5)> <Delay = 0.38>
ST_3 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln18172 = br void %.preheader10" [./dut.cpp:18172]   --->   Operation 72 'br' 'br_ln18172' <Predicate = (!icmp_ln890_1361 & arb_5)> <Delay = 0.38>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 73 'br' 'br_ln0' <Predicate = (icmp_ln890_1361)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.74>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%c3_25 = phi i4 %c3_27, void %.loopexit1216, i4 5, void %.preheader16.preheader"   --->   Operation 74 'phi' 'c3_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_472 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3_25, i32 3" [./dut.cpp:18099]   --->   Operation 75 'bitselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln18099 = br i1 %tmp_472, void %.split49, void %.loopexit" [./dut.cpp:18099]   --->   Operation 76 'br' 'br_ln18099' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp_472)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2764"   --->   Operation 78 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp_472)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln886_3 = zext i4 %c3_25"   --->   Operation 79 'zext' 'zext_ln886_3' <Predicate = (!tmp_472)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.61ns)   --->   "%icmp_ln886_3 = icmp_ugt  i6 %zext_ln886_3, i6 %add_i_i780_cast"   --->   Operation 80 'icmp' 'icmp_ln886_3' <Predicate = (!tmp_472)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln18101 = br i1 %icmp_ln886_3, void, void %.loopexit" [./dut.cpp:18101]   --->   Operation 81 'br' 'br_ln18101' <Predicate = (!tmp_472)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.65ns)   --->   "%icmp_ln18104 = icmp_eq  i4 %c3_25, i4 5" [./dut.cpp:18104]   --->   Operation 82 'icmp' 'icmp_ln18104' <Predicate = (!tmp_472 & !icmp_ln886_3)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln18104 = br i1 %icmp_ln18104, void %.preheader13.preheader, void %.preheader14.preheader" [./dut.cpp:18104]   --->   Operation 83 'br' 'br_ln18104' <Predicate = (!tmp_472 & !icmp_ln886_3)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader13"   --->   Operation 84 'br' 'br_ln890' <Predicate = (!tmp_472 & !icmp_ln886_3 & !icmp_ln18104)> <Delay = 0.38>
ST_4 : Operation 85 [1/1] (0.38ns)   --->   "%br_ln18114 = br void %.preheader14" [./dut.cpp:18114]   --->   Operation 85 'br' 'br_ln18114' <Predicate = (!tmp_472 & !icmp_ln886_3 & icmp_ln18104)> <Delay = 0.38>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln18138 = br i1 %intra_trans_en_5, void %.loopexit1220, void %.preheader11.preheader" [./dut.cpp:18138]   --->   Operation 86 'br' 'br_ln18138' <Predicate = (icmp_ln886_3) | (tmp_472)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln18139 = br void %.preheader11" [./dut.cpp:18139]   --->   Operation 87 'br' 'br_ln18139' <Predicate = (icmp_ln886_3 & intra_trans_en_5) | (tmp_472 & intra_trans_en_5)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%c4_V_25 = phi i4 %add_ln691_1562, void, i4 0, void %.preheader13.preheader"   --->   Operation 88 'phi' 'c4_V_25' <Predicate = (!icmp_ln18104)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.70ns)   --->   "%add_ln691_1562 = add i4 %c4_V_25, i4 1"   --->   Operation 89 'add' 'add_ln691_1562' <Predicate = (!icmp_ln18104)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.65ns)   --->   "%icmp_ln890_1368 = icmp_eq  i4 %c4_V_25, i4 8"   --->   Operation 90 'icmp' 'icmp_ln890_1368' <Predicate = (!icmp_ln18104)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18104)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln18119 = br i1 %icmp_ln890_1368, void %.split43, void %.loopexit1216.loopexit" [./dut.cpp:18119]   --->   Operation 92 'br' 'br_ln18119' <Predicate = (!icmp_ln18104)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln18119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2246" [./dut.cpp:18119]   --->   Operation 93 'specloopname' 'specloopname_ln18119' <Predicate = (!icmp_ln18104 & !icmp_ln890_1368)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.38ns)   --->   "%br_ln18121 = br void" [./dut.cpp:18121]   --->   Operation 94 'br' 'br_ln18121' <Predicate = (!icmp_ln18104 & !icmp_ln890_1368)> <Delay = 0.38>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1216"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!icmp_ln18104 & icmp_ln890_1368)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%c4_V_24 = phi i4 %add_ln691_1560, void, i4 0, void %.preheader14.preheader"   --->   Operation 96 'phi' 'c4_V_24' <Predicate = (icmp_ln18104)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.70ns)   --->   "%add_ln691_1560 = add i4 %c4_V_24, i4 1"   --->   Operation 97 'add' 'add_ln691_1560' <Predicate = (icmp_ln18104)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln18114 = trunc i4 %c4_V_24" [./dut.cpp:18114]   --->   Operation 98 'trunc' 'trunc_ln18114' <Predicate = (icmp_ln18104)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_525_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18114, i4 0"   --->   Operation 99 'bitconcatenate' 'tmp_525_cast' <Predicate = (icmp_ln18104)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.65ns)   --->   "%icmp_ln890_1367 = icmp_eq  i4 %c4_V_24, i4 8"   --->   Operation 100 'icmp' 'icmp_ln890_1367' <Predicate = (icmp_ln18104)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln18104)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln18105 = br i1 %icmp_ln890_1367, void %.split47, void %.loopexit1216.loopexit94" [./dut.cpp:18105]   --->   Operation 102 'br' 'br_ln18105' <Predicate = (icmp_ln18104)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln18105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2946" [./dut.cpp:18105]   --->   Operation 103 'specloopname' 'specloopname_ln18105' <Predicate = (icmp_ln18104 & !icmp_ln890_1367)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln18107 = br void" [./dut.cpp:18107]   --->   Operation 104 'br' 'br_ln18107' <Predicate = (icmp_ln18104 & !icmp_ln890_1367)> <Delay = 0.38>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1216"   --->   Operation 105 'br' 'br_ln0' <Predicate = (icmp_ln18104 & icmp_ln890_1367)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.70ns)   --->   "%c3_27 = add i4 %c3_25, i4 1" [./dut.cpp:18099]   --->   Operation 106 'add' 'c3_27' <Predicate = (icmp_ln18104 & icmp_ln890_1367) | (!icmp_ln18104 & icmp_ln890_1368)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader16"   --->   Operation 107 'br' 'br_ln0' <Predicate = (icmp_ln18104 & icmp_ln890_1367) | (!icmp_ln18104 & icmp_ln890_1368)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%c5_V_88 = phi i5 %add_ln691_1563, void %.split41, i5 0, void %.split43"   --->   Operation 108 'phi' 'c5_V_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.70ns)   --->   "%add_ln691_1563 = add i5 %c5_V_88, i5 1"   --->   Operation 109 'add' 'add_ln691_1563' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.63ns)   --->   "%icmp_ln890_1375 = icmp_eq  i5 %c5_V_88, i5 16"   --->   Operation 110 'icmp' 'icmp_ln890_1375' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln18121 = br i1 %icmp_ln890_1375, void %.split41, void" [./dut.cpp:18121]   --->   Operation 112 'br' 'br_ln18121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader13"   --->   Operation 113 'br' 'br_ln0' <Predicate = (icmp_ln890_1375)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln18121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2842" [./dut.cpp:18121]   --->   Operation 114 'specloopname' 'specloopname_ln18121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (1.21ns)   --->   "%tmp_478 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'tmp_478' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 116 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_6_x123, i512 %tmp_478" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 117 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.70>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%c5_V_87 = phi i5 %add_ln691_1561, void %.split45, i5 0, void %.split47"   --->   Operation 118 'phi' 'c5_V_87' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.70ns)   --->   "%add_ln691_1561 = add i5 %c5_V_87, i5 1"   --->   Operation 119 'add' 'add_ln691_1561' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln18114 = zext i5 %c5_V_87" [./dut.cpp:18114]   --->   Operation 120 'zext' 'zext_ln18114' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.70ns)   --->   "%add_ln18114 = add i7 %tmp_525_cast, i7 %zext_ln18114" [./dut.cpp:18114]   --->   Operation 121 'add' 'add_ln18114' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln18114_1 = zext i7 %add_ln18114" [./dut.cpp:18114]   --->   Operation 122 'zext' 'zext_ln18114_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln18114_1" [./dut.cpp:18114]   --->   Operation 123 'getelementptr' 'local_C_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.63ns)   --->   "%icmp_ln890_1374 = icmp_eq  i5 %c5_V_87, i5 16"   --->   Operation 124 'icmp' 'icmp_ln890_1374' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln18107 = br i1 %icmp_ln890_1374, void %.split45, void" [./dut.cpp:18107]   --->   Operation 126 'br' 'br_ln18107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader14"   --->   Operation 127 'br' 'br_ln0' <Predicate = (icmp_ln890_1374)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 2.41>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln18107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2252" [./dut.cpp:18107]   --->   Operation 128 'specloopname' 'specloopname_ln18107' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (1.21ns)   --->   "%tmp_477 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'read' 'tmp_477' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 130 [1/1] (1.20ns)   --->   "%store_ln18114 = store i512 %tmp_477, i7 %local_C_pong_V_addr" [./dut.cpp:18114]   --->   Operation 130 'store' 'store_ln18114' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 131 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.70>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%c2_V_103 = phi i8 %c2_V_105, void, i8 0, void %.preheader11.preheader"   --->   Operation 132 'phi' 'c2_V_103' <Predicate = (!arb_5 & intra_trans_en_5)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.70ns)   --->   "%c2_V_105 = add i8 %c2_V_103, i8 1"   --->   Operation 133 'add' 'c2_V_105' <Predicate = (!arb_5 & intra_trans_en_5)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.58ns)   --->   "%icmp_ln18139 = icmp_eq  i8 %c2_V_103, i8 128" [./dut.cpp:18139]   --->   Operation 134 'icmp' 'icmp_ln18139' <Predicate = (!arb_5 & intra_trans_en_5)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 135 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!arb_5 & intra_trans_en_5)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln18139 = br i1 %icmp_ln18139, void %.split61, void %.loopexit1220.loopexit93" [./dut.cpp:18139]   --->   Operation 136 'br' 'br_ln18139' <Predicate = (!arb_5 & intra_trans_en_5)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln18139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2833" [./dut.cpp:18139]   --->   Operation 137 'specloopname' 'specloopname_ln18139' <Predicate = (!arb_5 & intra_trans_en_5 & !icmp_ln18139)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.38ns)   --->   "%br_ln18145 = br void" [./dut.cpp:18145]   --->   Operation 138 'br' 'br_ln18145' <Predicate = (!arb_5 & intra_trans_en_5 & !icmp_ln18139)> <Delay = 0.38>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1220"   --->   Operation 139 'br' 'br_ln0' <Predicate = (!arb_5 & intra_trans_en_5 & icmp_ln18139)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%c2_V_102 = phi i8 %c2_V_104, void, i8 0, void %.preheader6.preheader"   --->   Operation 140 'phi' 'c2_V_102' <Predicate = (arb_5 & intra_trans_en_5)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.70ns)   --->   "%c2_V_104 = add i8 %c2_V_102, i8 1"   --->   Operation 141 'add' 'c2_V_104' <Predicate = (arb_5 & intra_trans_en_5)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.58ns)   --->   "%icmp_ln18212 = icmp_eq  i8 %c2_V_102, i8 128" [./dut.cpp:18212]   --->   Operation 142 'icmp' 'icmp_ln18212' <Predicate = (arb_5 & intra_trans_en_5)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (arb_5 & intra_trans_en_5)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln18212 = br i1 %icmp_ln18212, void %.split38, void %.loopexit1220.loopexit" [./dut.cpp:18212]   --->   Operation 144 'br' 'br_ln18212' <Predicate = (arb_5 & intra_trans_en_5)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln18212 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2834" [./dut.cpp:18212]   --->   Operation 145 'specloopname' 'specloopname_ln18212' <Predicate = (arb_5 & intra_trans_en_5 & !icmp_ln18212)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.38ns)   --->   "%br_ln18218 = br void" [./dut.cpp:18218]   --->   Operation 146 'br' 'br_ln18218' <Predicate = (arb_5 & intra_trans_en_5 & !icmp_ln18212)> <Delay = 0.38>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1220"   --->   Operation 147 'br' 'br_ln0' <Predicate = (arb_5 & intra_trans_en_5 & icmp_ln18212)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_5, i1 1" [./dut.cpp:18245]   --->   Operation 148 'xor' 'arb' <Predicate = (!intra_trans_en_5) | (arb_5 & icmp_ln18212) | (!arb_5 & icmp_ln18139)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!intra_trans_en_5) | (arb_5 & icmp_ln18212) | (!arb_5 & icmp_ln18139)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.43>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%c5_V_84 = phi i2 %add_ln691_1567, void, i2 0, void %.split61"   --->   Operation 150 'phi' 'c5_V_84' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.43ns)   --->   "%add_ln691_1567 = add i2 %c5_V_84, i2 1"   --->   Operation 151 'add' 'add_ln691_1567' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.34ns)   --->   "%icmp_ln890_1370 = icmp_eq  i2 %c5_V_84, i2 2"   --->   Operation 152 'icmp' 'icmp_ln890_1370' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln18145 = br i1 %icmp_ln890_1370, void %.split59, void" [./dut.cpp:18145]   --->   Operation 154 'br' 'br_ln18145' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln18145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2824" [./dut.cpp:18145]   --->   Operation 155 'specloopname' 'specloopname_ln18145' <Predicate = (!icmp_ln890_1370)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.38ns)   --->   "%br_ln18146 = br void" [./dut.cpp:18146]   --->   Operation 156 'br' 'br_ln18146' <Predicate = (!icmp_ln890_1370)> <Delay = 0.38>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11"   --->   Operation 157 'br' 'br_ln0' <Predicate = (icmp_ln890_1370)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.70>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%c6_V_136 = phi i6 %add_ln691_1569, void, i6 0, void %.split59"   --->   Operation 158 'phi' 'c6_V_136' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.70ns)   --->   "%add_ln691_1569 = add i6 %c6_V_136, i6 1"   --->   Operation 159 'add' 'add_ln691_1569' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (0.61ns)   --->   "%icmp_ln890_1377 = icmp_eq  i6 %c6_V_136, i6 32"   --->   Operation 160 'icmp' 'icmp_ln890_1377' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 161 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln18146 = br i1 %icmp_ln890_1377, void %.split57, void" [./dut.cpp:18146]   --->   Operation 162 'br' 'br_ln18146' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln18146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2258" [./dut.cpp:18146]   --->   Operation 163 'specloopname' 'specloopname_ln18146' <Predicate = (!icmp_ln890_1377)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%div_i_i1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_136, i32 1, i32 4"   --->   Operation 164 'partselect' 'div_i_i1' <Predicate = (!icmp_ln890_1377)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_136"   --->   Operation 165 'trunc' 'empty' <Predicate = (!icmp_ln890_1377)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%idxprom = zext i1 %empty"   --->   Operation 166 'zext' 'idxprom' <Predicate = (!icmp_ln890_1377)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%data_split_V_10_addr = getelementptr i256 %data_split_V_10, i64 0, i64 %idxprom"   --->   Operation 167 'getelementptr' 'data_split_V_10_addr' <Predicate = (!icmp_ln890_1377)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.38ns)   --->   "%br_ln18148 = br void" [./dut.cpp:18148]   --->   Operation 168 'br' 'br_ln18148' <Predicate = (!icmp_ln890_1377)> <Delay = 0.38>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 169 'br' 'br_ln0' <Predicate = (icmp_ln890_1377)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 1.20>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%c7_V_74 = phi i4 %add_ln691_1571, void, i4 0, void %.split57"   --->   Operation 170 'phi' 'c7_V_74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.70ns)   --->   "%add_ln691_1571 = add i4 %c7_V_74, i4 1"   --->   Operation 171 'add' 'add_ln691_1571' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %c7_V_74, i4 %div_i_i1"   --->   Operation 172 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_526_cast = zext i8 %tmp_39"   --->   Operation 173 'zext' 'tmp_526_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_10 = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_526_cast"   --->   Operation 174 'getelementptr' 'local_C_ping_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.65ns)   --->   "%icmp_ln890_1379 = icmp_eq  i4 %c7_V_74, i4 8"   --->   Operation 175 'icmp' 'icmp_ln890_1379' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 176 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln18148 = br i1 %icmp_ln890_1379, void %.split55, void" [./dut.cpp:18148]   --->   Operation 177 'br' 'br_ln18148' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 178 [2/2] (1.20ns)   --->   "%in_data_V_36 = load i7 %local_C_ping_V_addr_10"   --->   Operation 178 'load' 'in_data_V_36' <Predicate = (!icmp_ln890_1379)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 179 'br' 'br_ln0' <Predicate = (icmp_ln890_1379)> <Delay = 0.00>

State 14 <SV = 8> <Delay = 1.20>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln18148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2910" [./dut.cpp:18148]   --->   Operation 180 'specloopname' 'specloopname_ln18148' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [1/2] (1.20ns)   --->   "%in_data_V_36 = load i7 %local_C_ping_V_addr_10"   --->   Operation 181 'load' 'in_data_V_36' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_14 : Operation 182 [1/1] (0.38ns)   --->   "%br_ln18150 = br void" [./dut.cpp:18150]   --->   Operation 182 'br' 'br_ln18150' <Predicate = true> <Delay = 0.38>

State 15 <SV = 9> <Delay = 0.70>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%c8_V_10 = phi i5 %add_ln691_1574, void, i5 0, void %.split55"   --->   Operation 183 'phi' 'c8_V_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.70ns)   --->   "%add_ln691_1574 = add i5 %c8_V_10, i5 1"   --->   Operation 184 'add' 'add_ln691_1574' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 185 [1/1] (0.63ns)   --->   "%icmp_ln890_1381 = icmp_eq  i5 %c8_V_10, i5 16"   --->   Operation 185 'icmp' 'icmp_ln890_1381' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 186 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln18150 = br i1 %icmp_ln890_1381, void %.split53, void" [./dut.cpp:18150]   --->   Operation 187 'br' 'br_ln18150' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln18150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2830" [./dut.cpp:18150]   --->   Operation 188 'specloopname' 'specloopname_ln18150' <Predicate = (!icmp_ln890_1381)> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.38ns)   --->   "%br_ln18157 = br void" [./dut.cpp:18157]   --->   Operation 189 'br' 'br_ln18157' <Predicate = (!icmp_ln890_1381)> <Delay = 0.38>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 190 'br' 'br_ln0' <Predicate = (icmp_ln890_1381)> <Delay = 0.00>

State 16 <SV = 10> <Delay = 1.08>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%n_V_74 = phi i2 %add_ln691_1575, void %.split51, i2 0, void %.split53"   --->   Operation 191 'phi' 'n_V_74' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i512 %zext_ln1497_74, void %.split51, i512 %in_data_V_36, void %.split53"   --->   Operation 192 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.43ns)   --->   "%add_ln691_1575 = add i2 %n_V_74, i2 1"   --->   Operation 193 'add' 'add_ln691_1575' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln878_74 = zext i2 %n_V_74"   --->   Operation 194 'zext' 'zext_ln878_74' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.34ns)   --->   "%icmp_ln878_76 = icmp_eq  i2 %n_V_74, i2 2"   --->   Operation 195 'icmp' 'icmp_ln878_76' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 196 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln18157 = br i1 %icmp_ln878_76, void %.split51, void" [./dut.cpp:18157]   --->   Operation 197 'br' 'br_ln18157' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2908"   --->   Operation 198 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_76)> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln674_10 = trunc i512 %p_Val2_s"   --->   Operation 199 'trunc' 'trunc_ln674_10' <Predicate = (!icmp_ln878_76)> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%data_split_V_10_addr_1 = getelementptr i256 %data_split_V_10, i64 0, i64 %zext_ln878_74" [./dut.cpp:18158]   --->   Operation 200 'getelementptr' 'data_split_V_10_addr_1' <Predicate = (!icmp_ln878_76)> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.74ns)   --->   "%store_ln18158 = store i256 %trunc_ln674_10, i1 %data_split_V_10_addr_1" [./dut.cpp:18158]   --->   Operation 201 'store' 'store_ln18158' <Predicate = (!icmp_ln878_76)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511"   --->   Operation 202 'partselect' 'r' <Predicate = (!icmp_ln878_76)> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln1497_74 = zext i256 %r"   --->   Operation 203 'zext' 'zext_ln1497_74' <Predicate = (!icmp_ln878_76)> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 204 'br' 'br_ln0' <Predicate = (!icmp_ln878_76)> <Delay = 0.00>
ST_16 : Operation 205 [2/2] (0.74ns)   --->   "%data_split_V_10_load = load i1 %data_split_V_10_addr" [./dut.cpp:18162]   --->   Operation 205 'load' 'data_split_V_10_load' <Predicate = (icmp_ln878_76)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 17 <SV = 11> <Delay = 1.96>
ST_17 : Operation 206 [1/2] (0.74ns)   --->   "%data_split_V_10_load = load i1 %data_split_V_10_addr" [./dut.cpp:18162]   --->   Operation 206 'load' 'data_split_V_10_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_17 : Operation 207 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_5_x1126, i256 %data_split_V_10_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 207 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 208 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 3> <Delay = 0.74>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%c3 = phi i4 %c3_26, void %.loopexit1218, i4 5, void %.preheader10.preheader"   --->   Operation 209 'phi' 'c3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_471 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3" [./dut.cpp:18172]   --->   Operation 210 'bitselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln18172 = br i1 %tmp_471, void %.split26, void %.loopexit1135" [./dut.cpp:18172]   --->   Operation 211 'br' 'br_ln18172' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 212 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp_471)> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2005"   --->   Operation 213 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp_471)> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i4 %c3"   --->   Operation 214 'zext' 'zext_ln886' <Predicate = (!tmp_471)> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i780_cast"   --->   Operation 215 'icmp' 'icmp_ln886' <Predicate = (!tmp_471)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln18174 = br i1 %icmp_ln886, void, void %.loopexit1135" [./dut.cpp:18174]   --->   Operation 216 'br' 'br_ln18174' <Predicate = (!tmp_471)> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (0.65ns)   --->   "%icmp_ln18177 = icmp_eq  i4 %c3, i4 5" [./dut.cpp:18177]   --->   Operation 217 'icmp' 'icmp_ln18177' <Predicate = (!tmp_471 & !icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln18177 = br i1 %icmp_ln18177, void %.preheader7.preheader, void %.preheader8.preheader" [./dut.cpp:18177]   --->   Operation 218 'br' 'br_ln18177' <Predicate = (!tmp_471 & !icmp_ln886)> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader7"   --->   Operation 219 'br' 'br_ln890' <Predicate = (!tmp_471 & !icmp_ln886 & !icmp_ln18177)> <Delay = 0.38>
ST_18 : Operation 220 [1/1] (0.38ns)   --->   "%br_ln18187 = br void %.preheader8" [./dut.cpp:18187]   --->   Operation 220 'br' 'br_ln18187' <Predicate = (!tmp_471 & !icmp_ln886 & icmp_ln18177)> <Delay = 0.38>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln18211 = br i1 %intra_trans_en_5, void %.loopexit1220, void %.preheader6.preheader" [./dut.cpp:18211]   --->   Operation 221 'br' 'br_ln18211' <Predicate = (icmp_ln886) | (tmp_471)> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.38ns)   --->   "%br_ln18212 = br void %.preheader6" [./dut.cpp:18212]   --->   Operation 222 'br' 'br_ln18212' <Predicate = (intra_trans_en_5 & icmp_ln886) | (intra_trans_en_5 & tmp_471)> <Delay = 0.38>

State 19 <SV = 4> <Delay = 0.70>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%c4_V_23 = phi i4 %add_ln691_1556, void, i4 0, void %.preheader7.preheader"   --->   Operation 223 'phi' 'c4_V_23' <Predicate = (!icmp_ln18177)> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (0.70ns)   --->   "%add_ln691_1556 = add i4 %c4_V_23, i4 1"   --->   Operation 224 'add' 'add_ln691_1556' <Predicate = (!icmp_ln18177)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 225 [1/1] (0.65ns)   --->   "%icmp_ln890_1366 = icmp_eq  i4 %c4_V_23, i4 8"   --->   Operation 225 'icmp' 'icmp_ln890_1366' <Predicate = (!icmp_ln18177)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 226 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18177)> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln18192 = br i1 %icmp_ln890_1366, void %.split20, void %.loopexit1218.loopexit" [./dut.cpp:18192]   --->   Operation 227 'br' 'br_ln18192' <Predicate = (!icmp_ln18177)> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%specloopname_ln18192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2763" [./dut.cpp:18192]   --->   Operation 228 'specloopname' 'specloopname_ln18192' <Predicate = (!icmp_ln18177 & !icmp_ln890_1366)> <Delay = 0.00>
ST_19 : Operation 229 [1/1] (0.38ns)   --->   "%br_ln18194 = br void" [./dut.cpp:18194]   --->   Operation 229 'br' 'br_ln18194' <Predicate = (!icmp_ln18177 & !icmp_ln890_1366)> <Delay = 0.38>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1218"   --->   Operation 230 'br' 'br_ln0' <Predicate = (!icmp_ln18177 & icmp_ln890_1366)> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_1555, void, i4 0, void %.preheader8.preheader"   --->   Operation 231 'phi' 'c4_V' <Predicate = (icmp_ln18177)> <Delay = 0.00>
ST_19 : Operation 232 [1/1] (0.70ns)   --->   "%add_ln691_1555 = add i4 %c4_V, i4 1"   --->   Operation 232 'add' 'add_ln691_1555' <Predicate = (icmp_ln18177)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln18187 = trunc i4 %c4_V" [./dut.cpp:18187]   --->   Operation 233 'trunc' 'trunc_ln18187' <Predicate = (icmp_ln18177)> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_524_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18187, i4 0"   --->   Operation 234 'bitconcatenate' 'tmp_524_cast' <Predicate = (icmp_ln18177)> <Delay = 0.00>
ST_19 : Operation 235 [1/1] (0.65ns)   --->   "%icmp_ln890_1365 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 235 'icmp' 'icmp_ln890_1365' <Predicate = (icmp_ln18177)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 236 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln18177)> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln18178 = br i1 %icmp_ln890_1365, void %.split24, void %.loopexit1218.loopexit92" [./dut.cpp:18178]   --->   Operation 237 'br' 'br_ln18178' <Predicate = (icmp_ln18177)> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%specloopname_ln18178 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1900" [./dut.cpp:18178]   --->   Operation 238 'specloopname' 'specloopname_ln18178' <Predicate = (icmp_ln18177 & !icmp_ln890_1365)> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (0.38ns)   --->   "%br_ln18180 = br void" [./dut.cpp:18180]   --->   Operation 239 'br' 'br_ln18180' <Predicate = (icmp_ln18177 & !icmp_ln890_1365)> <Delay = 0.38>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1218"   --->   Operation 240 'br' 'br_ln0' <Predicate = (icmp_ln18177 & icmp_ln890_1365)> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (0.70ns)   --->   "%c3_26 = add i4 %c3, i4 1" [./dut.cpp:18172]   --->   Operation 241 'add' 'c3_26' <Predicate = (icmp_ln18177 & icmp_ln890_1365) | (!icmp_ln18177 & icmp_ln890_1366)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader10"   --->   Operation 242 'br' 'br_ln0' <Predicate = (icmp_ln18177 & icmp_ln890_1365) | (!icmp_ln18177 & icmp_ln890_1366)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 0.70>
ST_20 : Operation 243 [1/1] (0.00ns)   --->   "%c5_V_86 = phi i5 %add_ln691_1559, void %.split18, i5 0, void %.split20"   --->   Operation 243 'phi' 'c5_V_86' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 244 [1/1] (0.70ns)   --->   "%add_ln691_1559 = add i5 %c5_V_86, i5 1"   --->   Operation 244 'add' 'add_ln691_1559' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 245 [1/1] (0.63ns)   --->   "%icmp_ln890_1373 = icmp_eq  i5 %c5_V_86, i5 16"   --->   Operation 245 'icmp' 'icmp_ln890_1373' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 246 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln18194 = br i1 %icmp_ln890_1373, void %.split18, void" [./dut.cpp:18194]   --->   Operation 247 'br' 'br_ln18194' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 248 'br' 'br_ln0' <Predicate = (icmp_ln890_1373)> <Delay = 0.00>

State 21 <SV = 6> <Delay = 2.43>
ST_21 : Operation 249 [1/1] (0.00ns)   --->   "%specloopname_ln18194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2827" [./dut.cpp:18194]   --->   Operation 249 'specloopname' 'specloopname_ln18194' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 250 [1/1] (1.21ns)   --->   "%tmp_480 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 250 'read' 'tmp_480' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_21 : Operation 251 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_6_x123, i512 %tmp_480" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 251 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 252 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 22 <SV = 5> <Delay = 0.70>
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%c5_V_85 = phi i5 %add_ln691_1557, void %.split22, i5 0, void %.split24"   --->   Operation 253 'phi' 'c5_V_85' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (0.70ns)   --->   "%add_ln691_1557 = add i5 %c5_V_85, i5 1"   --->   Operation 254 'add' 'add_ln691_1557' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln18187 = zext i5 %c5_V_85" [./dut.cpp:18187]   --->   Operation 255 'zext' 'zext_ln18187' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 256 [1/1] (0.70ns)   --->   "%add_ln18187 = add i7 %tmp_524_cast, i7 %zext_ln18187" [./dut.cpp:18187]   --->   Operation 256 'add' 'add_ln18187' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln18187_1 = zext i7 %add_ln18187" [./dut.cpp:18187]   --->   Operation 257 'zext' 'zext_ln18187_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 258 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_9 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln18187_1" [./dut.cpp:18187]   --->   Operation 258 'getelementptr' 'local_C_ping_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 259 [1/1] (0.63ns)   --->   "%icmp_ln890_1372 = icmp_eq  i5 %c5_V_85, i5 16"   --->   Operation 259 'icmp' 'icmp_ln890_1372' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 260 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln18180 = br i1 %icmp_ln890_1372, void %.split22, void" [./dut.cpp:18180]   --->   Operation 261 'br' 'br_ln18180' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 262 'br' 'br_ln0' <Predicate = (icmp_ln890_1372)> <Delay = 0.00>

State 23 <SV = 6> <Delay = 2.41>
ST_23 : Operation 263 [1/1] (0.00ns)   --->   "%specloopname_ln18180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2045" [./dut.cpp:18180]   --->   Operation 263 'specloopname' 'specloopname_ln18180' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 264 [1/1] (1.21ns)   --->   "%tmp_479 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 264 'read' 'tmp_479' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_23 : Operation 265 [1/1] (1.20ns)   --->   "%store_ln18187 = store i512 %tmp_479, i7 %local_C_ping_V_addr_9" [./dut.cpp:18187]   --->   Operation 265 'store' 'store_ln18187' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_23 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 266 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 24 <SV = 5> <Delay = 0.43>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%c5_V_83 = phi i2 %add_ln691_1566, void, i2 0, void %.split38"   --->   Operation 267 'phi' 'c5_V_83' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 268 [1/1] (0.43ns)   --->   "%add_ln691_1566 = add i2 %c5_V_83, i2 1"   --->   Operation 268 'add' 'add_ln691_1566' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 269 [1/1] (0.34ns)   --->   "%icmp_ln890_1369 = icmp_eq  i2 %c5_V_83, i2 2"   --->   Operation 269 'icmp' 'icmp_ln890_1369' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 270 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 270 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln18218 = br i1 %icmp_ln890_1369, void %.split36, void" [./dut.cpp:18218]   --->   Operation 271 'br' 'br_ln18218' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 272 [1/1] (0.00ns)   --->   "%specloopname_ln18218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2835" [./dut.cpp:18218]   --->   Operation 272 'specloopname' 'specloopname_ln18218' <Predicate = (!icmp_ln890_1369)> <Delay = 0.00>
ST_24 : Operation 273 [1/1] (0.38ns)   --->   "%br_ln18219 = br void" [./dut.cpp:18219]   --->   Operation 273 'br' 'br_ln18219' <Predicate = (!icmp_ln890_1369)> <Delay = 0.38>
ST_24 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 274 'br' 'br_ln0' <Predicate = (icmp_ln890_1369)> <Delay = 0.00>

State 25 <SV = 6> <Delay = 0.70>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "%c6_V_135 = phi i6 %add_ln691_1568, void, i6 0, void %.split36"   --->   Operation 275 'phi' 'c6_V_135' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 276 [1/1] (0.70ns)   --->   "%add_ln691_1568 = add i6 %c6_V_135, i6 1"   --->   Operation 276 'add' 'add_ln691_1568' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 277 [1/1] (0.61ns)   --->   "%icmp_ln890_1376 = icmp_eq  i6 %c6_V_135, i6 32"   --->   Operation 277 'icmp' 'icmp_ln890_1376' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 278 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 278 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln18219 = br i1 %icmp_ln890_1376, void %.split34, void" [./dut.cpp:18219]   --->   Operation 279 'br' 'br_ln18219' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 280 [1/1] (0.00ns)   --->   "%specloopname_ln18219 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2093" [./dut.cpp:18219]   --->   Operation 280 'specloopname' 'specloopname_ln18219' <Predicate = (!icmp_ln890_1376)> <Delay = 0.00>
ST_25 : Operation 281 [1/1] (0.00ns)   --->   "%div_i_i9 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_135, i32 1, i32 4"   --->   Operation 281 'partselect' 'div_i_i9' <Predicate = (!icmp_ln890_1376)> <Delay = 0.00>
ST_25 : Operation 282 [1/1] (0.00ns)   --->   "%empty_3663 = trunc i6 %c6_V_135"   --->   Operation 282 'trunc' 'empty_3663' <Predicate = (!icmp_ln890_1376)> <Delay = 0.00>
ST_25 : Operation 283 [1/1] (0.00ns)   --->   "%idxprom141 = zext i1 %empty_3663"   --->   Operation 283 'zext' 'idxprom141' <Predicate = (!icmp_ln890_1376)> <Delay = 0.00>
ST_25 : Operation 284 [1/1] (0.00ns)   --->   "%data_split_V_9_addr = getelementptr i256 %data_split_V_9, i64 0, i64 %idxprom141"   --->   Operation 284 'getelementptr' 'data_split_V_9_addr' <Predicate = (!icmp_ln890_1376)> <Delay = 0.00>
ST_25 : Operation 285 [1/1] (0.38ns)   --->   "%br_ln18221 = br void" [./dut.cpp:18221]   --->   Operation 285 'br' 'br_ln18221' <Predicate = (!icmp_ln890_1376)> <Delay = 0.38>
ST_25 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 286 'br' 'br_ln0' <Predicate = (icmp_ln890_1376)> <Delay = 0.00>

State 26 <SV = 7> <Delay = 1.20>
ST_26 : Operation 287 [1/1] (0.00ns)   --->   "%c7_V_73 = phi i4 %add_ln691_1570, void, i4 0, void %.split34"   --->   Operation 287 'phi' 'c7_V_73' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 288 [1/1] (0.70ns)   --->   "%add_ln691_1570 = add i4 %c7_V_73, i4 1"   --->   Operation 288 'add' 'add_ln691_1570' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 289 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %c7_V_73, i4 %div_i_i9"   --->   Operation 289 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %tmp"   --->   Operation 290 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 291 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr_5 = getelementptr i512 %local_C_pong_V, i64 0, i64 %tmp_cast"   --->   Operation 291 'getelementptr' 'local_C_pong_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 292 [1/1] (0.65ns)   --->   "%icmp_ln890_1378 = icmp_eq  i4 %c7_V_73, i4 8"   --->   Operation 292 'icmp' 'icmp_ln890_1378' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 293 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 293 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln18221 = br i1 %icmp_ln890_1378, void %.split32, void" [./dut.cpp:18221]   --->   Operation 294 'br' 'br_ln18221' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 295 [2/2] (1.20ns)   --->   "%in_data_V_35 = load i7 %local_C_pong_V_addr_5"   --->   Operation 295 'load' 'in_data_V_35' <Predicate = (!icmp_ln890_1378)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_26 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 296 'br' 'br_ln0' <Predicate = (icmp_ln890_1378)> <Delay = 0.00>

State 27 <SV = 8> <Delay = 1.20>
ST_27 : Operation 297 [1/1] (0.00ns)   --->   "%specloopname_ln18221 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2767" [./dut.cpp:18221]   --->   Operation 297 'specloopname' 'specloopname_ln18221' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 298 [1/2] (1.20ns)   --->   "%in_data_V_35 = load i7 %local_C_pong_V_addr_5"   --->   Operation 298 'load' 'in_data_V_35' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_27 : Operation 299 [1/1] (0.38ns)   --->   "%br_ln18223 = br void" [./dut.cpp:18223]   --->   Operation 299 'br' 'br_ln18223' <Predicate = true> <Delay = 0.38>

State 28 <SV = 9> <Delay = 0.70>
ST_28 : Operation 300 [1/1] (0.00ns)   --->   "%c8_V_9 = phi i5 %add_ln691_1572, void, i5 0, void %.split32"   --->   Operation 300 'phi' 'c8_V_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 301 [1/1] (0.70ns)   --->   "%add_ln691_1572 = add i5 %c8_V_9, i5 1"   --->   Operation 301 'add' 'add_ln691_1572' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 302 [1/1] (0.63ns)   --->   "%icmp_ln890_1380 = icmp_eq  i5 %c8_V_9, i5 16"   --->   Operation 302 'icmp' 'icmp_ln890_1380' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 303 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 303 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln18223 = br i1 %icmp_ln890_1380, void %.split30, void" [./dut.cpp:18223]   --->   Operation 304 'br' 'br_ln18223' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 305 [1/1] (0.00ns)   --->   "%specloopname_ln18223 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2831" [./dut.cpp:18223]   --->   Operation 305 'specloopname' 'specloopname_ln18223' <Predicate = (!icmp_ln890_1380)> <Delay = 0.00>
ST_28 : Operation 306 [1/1] (0.38ns)   --->   "%br_ln18230 = br void" [./dut.cpp:18230]   --->   Operation 306 'br' 'br_ln18230' <Predicate = (!icmp_ln890_1380)> <Delay = 0.38>
ST_28 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 307 'br' 'br_ln0' <Predicate = (icmp_ln890_1380)> <Delay = 0.00>

State 29 <SV = 10> <Delay = 1.08>
ST_29 : Operation 308 [1/1] (0.00ns)   --->   "%n_V_73 = phi i2 %add_ln691_1573, void %.split28, i2 0, void %.split30"   --->   Operation 308 'phi' 'n_V_73' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 309 [1/1] (0.00ns)   --->   "%p_Val2_85 = phi i512 %zext_ln1497_73, void %.split28, i512 %in_data_V_35, void %.split30"   --->   Operation 309 'phi' 'p_Val2_85' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 310 [1/1] (0.43ns)   --->   "%add_ln691_1573 = add i2 %n_V_73, i2 1"   --->   Operation 310 'add' 'add_ln691_1573' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln878_73 = zext i2 %n_V_73"   --->   Operation 311 'zext' 'zext_ln878_73' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 312 [1/1] (0.34ns)   --->   "%icmp_ln878_75 = icmp_eq  i2 %n_V_73, i2 2"   --->   Operation 312 'icmp' 'icmp_ln878_75' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 313 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 313 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln18230 = br i1 %icmp_ln878_75, void %.split28, void" [./dut.cpp:18230]   --->   Operation 314 'br' 'br_ln18230' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 315 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2840"   --->   Operation 315 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_75)> <Delay = 0.00>
ST_29 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln674_9 = trunc i512 %p_Val2_85"   --->   Operation 316 'trunc' 'trunc_ln674_9' <Predicate = (!icmp_ln878_75)> <Delay = 0.00>
ST_29 : Operation 317 [1/1] (0.00ns)   --->   "%data_split_V_9_addr_1 = getelementptr i256 %data_split_V_9, i64 0, i64 %zext_ln878_73" [./dut.cpp:18231]   --->   Operation 317 'getelementptr' 'data_split_V_9_addr_1' <Predicate = (!icmp_ln878_75)> <Delay = 0.00>
ST_29 : Operation 318 [1/1] (0.74ns)   --->   "%store_ln18231 = store i256 %trunc_ln674_9, i1 %data_split_V_9_addr_1" [./dut.cpp:18231]   --->   Operation 318 'store' 'store_ln18231' <Predicate = (!icmp_ln878_75)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_29 : Operation 319 [1/1] (0.00ns)   --->   "%r_78 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_85, i32 256, i32 511"   --->   Operation 319 'partselect' 'r_78' <Predicate = (!icmp_ln878_75)> <Delay = 0.00>
ST_29 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln1497_73 = zext i256 %r_78"   --->   Operation 320 'zext' 'zext_ln1497_73' <Predicate = (!icmp_ln878_75)> <Delay = 0.00>
ST_29 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 321 'br' 'br_ln0' <Predicate = (!icmp_ln878_75)> <Delay = 0.00>
ST_29 : Operation 322 [2/2] (0.74ns)   --->   "%data_split_V_9_load = load i1 %data_split_V_9_addr" [./dut.cpp:18235]   --->   Operation 322 'load' 'data_split_V_9_load' <Predicate = (icmp_ln878_75)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 30 <SV = 11> <Delay = 1.96>
ST_30 : Operation 323 [1/2] (0.74ns)   --->   "%data_split_V_9_load = load i1 %data_split_V_9_addr" [./dut.cpp:18235]   --->   Operation 323 'load' 'data_split_V_9_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_30 : Operation 324 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_5_x1126, i256 %data_split_V_9_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 324 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_30 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 325 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 31 <SV = 2> <Delay = 0.70>
ST_31 : Operation 326 [1/1] (0.00ns)   --->   "%c2_V = phi i8 %c2_V_101, void, i8 0, void %.preheader.preheader"   --->   Operation 326 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 327 [1/1] (0.70ns)   --->   "%c2_V_101 = add i8 %c2_V, i8 1"   --->   Operation 327 'add' 'c2_V_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 328 [1/1] (0.58ns)   --->   "%icmp_ln18255 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:18255]   --->   Operation 328 'icmp' 'icmp_ln18255' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 329 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 329 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln18255 = br i1 %icmp_ln18255, void %.split15, void %.loopexit1214" [./dut.cpp:18255]   --->   Operation 330 'br' 'br_ln18255' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 331 [1/1] (0.00ns)   --->   "%specloopname_ln18255 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2761" [./dut.cpp:18255]   --->   Operation 331 'specloopname' 'specloopname_ln18255' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_31 : Operation 332 [1/1] (0.38ns)   --->   "%br_ln18261 = br void" [./dut.cpp:18261]   --->   Operation 332 'br' 'br_ln18261' <Predicate = (!icmp_ln18255)> <Delay = 0.38>
ST_31 : Operation 333 [1/1] (0.00ns)   --->   "%ret_ln18324 = ret" [./dut.cpp:18324]   --->   Operation 333 'ret' 'ret_ln18324' <Predicate = (icmp_ln18255)> <Delay = 0.00>

State 32 <SV = 3> <Delay = 0.43>
ST_32 : Operation 334 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %add_ln691_1550, void, i2 0, void %.split15"   --->   Operation 334 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 335 [1/1] (0.43ns)   --->   "%add_ln691_1550 = add i2 %c5_V, i2 1"   --->   Operation 335 'add' 'add_ln691_1550' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 336 [1/1] (0.34ns)   --->   "%icmp_ln890_1362 = icmp_eq  i2 %c5_V, i2 2"   --->   Operation 336 'icmp' 'icmp_ln890_1362' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 337 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 337 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln18261 = br i1 %icmp_ln890_1362, void %.split13, void" [./dut.cpp:18261]   --->   Operation 338 'br' 'br_ln18261' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 339 [1/1] (0.00ns)   --->   "%specloopname_ln18261 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2772" [./dut.cpp:18261]   --->   Operation 339 'specloopname' 'specloopname_ln18261' <Predicate = (!icmp_ln890_1362)> <Delay = 0.00>
ST_32 : Operation 340 [1/1] (0.38ns)   --->   "%br_ln18262 = br void" [./dut.cpp:18262]   --->   Operation 340 'br' 'br_ln18262' <Predicate = (!icmp_ln890_1362)> <Delay = 0.38>
ST_32 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 341 'br' 'br_ln0' <Predicate = (icmp_ln890_1362)> <Delay = 0.00>

State 33 <SV = 4> <Delay = 0.70>
ST_33 : Operation 342 [1/1] (0.00ns)   --->   "%c6_V = phi i6 %add_ln691_1551, void, i6 0, void %.split13"   --->   Operation 342 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 343 [1/1] (0.70ns)   --->   "%add_ln691_1551 = add i6 %c6_V, i6 1"   --->   Operation 343 'add' 'add_ln691_1551' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 344 [1/1] (0.61ns)   --->   "%icmp_ln890_1363 = icmp_eq  i6 %c6_V, i6 32"   --->   Operation 344 'icmp' 'icmp_ln890_1363' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 345 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 345 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln18262 = br i1 %icmp_ln890_1363, void %.split11, void" [./dut.cpp:18262]   --->   Operation 346 'br' 'br_ln18262' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 347 [1/1] (0.00ns)   --->   "%specloopname_ln18262 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2771" [./dut.cpp:18262]   --->   Operation 347 'specloopname' 'specloopname_ln18262' <Predicate = (!icmp_ln890_1363)> <Delay = 0.00>
ST_33 : Operation 348 [1/1] (0.00ns)   --->   "%div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 348 'partselect' 'div_i_i' <Predicate = (!icmp_ln890_1363)> <Delay = 0.00>
ST_33 : Operation 349 [1/1] (0.00ns)   --->   "%empty_3664 = trunc i6 %c6_V"   --->   Operation 349 'trunc' 'empty_3664' <Predicate = (!icmp_ln890_1363)> <Delay = 0.00>
ST_33 : Operation 350 [1/1] (0.00ns)   --->   "%idxprom192 = zext i1 %empty_3664"   --->   Operation 350 'zext' 'idxprom192' <Predicate = (!icmp_ln890_1363)> <Delay = 0.00>
ST_33 : Operation 351 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i256 %data_split_V, i64 0, i64 %idxprom192"   --->   Operation 351 'getelementptr' 'data_split_V_addr' <Predicate = (!icmp_ln890_1363)> <Delay = 0.00>
ST_33 : Operation 352 [1/1] (0.38ns)   --->   "%br_ln18264 = br void" [./dut.cpp:18264]   --->   Operation 352 'br' 'br_ln18264' <Predicate = (!icmp_ln890_1363)> <Delay = 0.38>
ST_33 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 353 'br' 'br_ln0' <Predicate = (icmp_ln890_1363)> <Delay = 0.00>

State 34 <SV = 5> <Delay = 1.20>
ST_34 : Operation 354 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_1553, void, i4 0, void %.split11"   --->   Operation 354 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 355 [1/1] (0.70ns)   --->   "%add_ln691_1553 = add i4 %c7_V, i4 1"   --->   Operation 355 'add' 'add_ln691_1553' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %c7_V, i4 %div_i_i"   --->   Operation 356 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_523_cast = zext i8 %tmp_s"   --->   Operation 357 'zext' 'tmp_523_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 358 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_523_cast"   --->   Operation 358 'getelementptr' 'local_C_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 359 [1/1] (0.65ns)   --->   "%icmp_ln890_1364 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 359 'icmp' 'icmp_ln890_1364' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 360 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 360 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln18264 = br i1 %icmp_ln890_1364, void %.split9, void" [./dut.cpp:18264]   --->   Operation 361 'br' 'br_ln18264' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 362 [2/2] (1.20ns)   --->   "%in_data_V = load i7 %local_C_ping_V_addr"   --->   Operation 362 'load' 'in_data_V' <Predicate = (!icmp_ln890_1364)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_34 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 363 'br' 'br_ln0' <Predicate = (icmp_ln890_1364)> <Delay = 0.00>

State 35 <SV = 6> <Delay = 1.20>
ST_35 : Operation 364 [1/1] (0.00ns)   --->   "%specloopname_ln18264 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2812" [./dut.cpp:18264]   --->   Operation 364 'specloopname' 'specloopname_ln18264' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 365 [1/2] (1.20ns)   --->   "%in_data_V = load i7 %local_C_ping_V_addr"   --->   Operation 365 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_35 : Operation 366 [1/1] (0.38ns)   --->   "%br_ln18266 = br void" [./dut.cpp:18266]   --->   Operation 366 'br' 'br_ln18266' <Predicate = true> <Delay = 0.38>

State 36 <SV = 7> <Delay = 0.70>
ST_36 : Operation 367 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_1564, void, i5 0, void %.split9"   --->   Operation 367 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 368 [1/1] (0.70ns)   --->   "%add_ln691_1564 = add i5 %c8_V, i5 1"   --->   Operation 368 'add' 'add_ln691_1564' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 369 [1/1] (0.63ns)   --->   "%icmp_ln890_1371 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 369 'icmp' 'icmp_ln890_1371' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 370 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 370 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln18266 = br i1 %icmp_ln890_1371, void %.split7, void" [./dut.cpp:18266]   --->   Operation 371 'br' 'br_ln18266' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 372 [1/1] (0.00ns)   --->   "%specloopname_ln18266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2852" [./dut.cpp:18266]   --->   Operation 372 'specloopname' 'specloopname_ln18266' <Predicate = (!icmp_ln890_1371)> <Delay = 0.00>
ST_36 : Operation 373 [1/1] (0.38ns)   --->   "%br_ln18273 = br void" [./dut.cpp:18273]   --->   Operation 373 'br' 'br_ln18273' <Predicate = (!icmp_ln890_1371)> <Delay = 0.38>
ST_36 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 374 'br' 'br_ln0' <Predicate = (icmp_ln890_1371)> <Delay = 0.00>

State 37 <SV = 8> <Delay = 1.08>
ST_37 : Operation 375 [1/1] (0.00ns)   --->   "%n_V = phi i2 %add_ln691_1565, void %.split, i2 0, void %.split7"   --->   Operation 375 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 376 [1/1] (0.00ns)   --->   "%p_Val2_86 = phi i512 %zext_ln1497, void %.split, i512 %in_data_V, void %.split7"   --->   Operation 376 'phi' 'p_Val2_86' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 377 [1/1] (0.43ns)   --->   "%add_ln691_1565 = add i2 %n_V, i2 1"   --->   Operation 377 'add' 'add_ln691_1565' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i2 %n_V"   --->   Operation 378 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 379 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 379 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 380 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 380 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln18273 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:18273]   --->   Operation 381 'br' 'br_ln18273' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 382 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2768"   --->   Operation 382 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_37 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i512 %p_Val2_86"   --->   Operation 383 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_37 : Operation 384 [1/1] (0.00ns)   --->   "%data_split_V_addr_325 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:18274]   --->   Operation 384 'getelementptr' 'data_split_V_addr_325' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_37 : Operation 385 [1/1] (0.74ns)   --->   "%store_ln18274 = store i256 %trunc_ln674, i1 %data_split_V_addr_325" [./dut.cpp:18274]   --->   Operation 385 'store' 'store_ln18274' <Predicate = (!icmp_ln878)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_37 : Operation 386 [1/1] (0.00ns)   --->   "%r_79 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_86, i32 256, i32 511"   --->   Operation 386 'partselect' 'r_79' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_37 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i256 %r_79"   --->   Operation 387 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_37 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 388 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_37 : Operation 389 [2/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr" [./dut.cpp:18278]   --->   Operation 389 'load' 'data_split_V_load' <Predicate = (icmp_ln878)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 38 <SV = 9> <Delay = 1.96>
ST_38 : Operation 390 [1/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr" [./dut.cpp:18278]   --->   Operation 390 'load' 'data_split_V_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_38 : Operation 391 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_5_x1126, i256 %data_split_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 391 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_38 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 392 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [17]  (0.387 ns)

 <State 2>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [17]  (0 ns)
	'add' operation ('add_ln691') [19]  (0.572 ns)

 <State 3>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_1552') [27]  (0 ns)
	'sub' operation ('add_i_i780_cast') [37]  (0.706 ns)

 <State 4>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', ./dut.cpp:18099) [42]  (0 ns)
	'icmp' operation ('icmp_ln18104', ./dut.cpp:18104) [52]  (0.656 ns)
	blocking operation 0.0845 ns on control path)

 <State 5>: 0.708ns
The critical path consists of the following:
	'add' operation ('c3', ./dut.cpp:18099) [113]  (0.708 ns)

 <State 6>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1563') [66]  (0 ns)
	'add' operation ('add_ln691_1563') [67]  (0.707 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_5_x122' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [73]  (1.22 ns)
	fifo write on port 'fifo_C_C_IO_L2_in_6_x123' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [74]  (1.22 ns)

 <State 8>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1561') [94]  (0 ns)
	'add' operation ('add_ln691_1561') [95]  (0.707 ns)

 <State 9>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_5_x122' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [105]  (1.22 ns)
	'store' operation ('store_ln18114', ./dut.cpp:18114) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_pong.V', ./dut.cpp:18083 [106]  (1.2 ns)

 <State 10>: 0.705ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V') [283]  (0 ns)
	'add' operation ('c2.V') [284]  (0.705 ns)

 <State 11>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1567') [129]  (0 ns)
	'add' operation ('add_ln691_1567') [130]  (0.436 ns)

 <State 12>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1569') [138]  (0 ns)
	'add' operation ('add_ln691_1569') [139]  (0.706 ns)

 <State 13>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1571') [151]  (0 ns)
	'getelementptr' operation ('local_C_ping_V_addr_10') [155]  (0 ns)
	'load' operation ('in_data.V') on array 'local_C_ping.V', ./dut.cpp:18082 [161]  (1.2 ns)

 <State 14>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_C_ping.V', ./dut.cpp:18082 [161]  (1.2 ns)

 <State 15>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1574') [164]  (0 ns)
	'add' operation ('add_ln691_1574') [165]  (0.707 ns)

 <State 16>: 1.09ns
The critical path consists of the following:
	'load' operation ('data_split_V_10_load', ./dut.cpp:18162) on array 'data_split.V', ./dut.cpp:18135 [189]  (0.746 ns)
	blocking operation 0.343 ns on control path)

 <State 17>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_10_load', ./dut.cpp:18162) on array 'data_split.V', ./dut.cpp:18135 [189]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_5_x1126' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [190]  (1.22 ns)

 <State 18>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', ./dut.cpp:18172) [205]  (0 ns)
	'icmp' operation ('icmp_ln18177', ./dut.cpp:18177) [215]  (0.656 ns)
	blocking operation 0.0845 ns on control path)

 <State 19>: 0.708ns
The critical path consists of the following:
	'add' operation ('c3', ./dut.cpp:18172) [276]  (0.708 ns)

 <State 20>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1559') [229]  (0 ns)
	'add' operation ('add_ln691_1559') [230]  (0.707 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_5_x122' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [236]  (1.22 ns)
	fifo write on port 'fifo_C_C_IO_L2_in_6_x123' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [237]  (1.22 ns)

 <State 22>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1557') [257]  (0 ns)
	'add' operation ('add_ln691_1557') [258]  (0.707 ns)

 <State 23>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_5_x122' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [268]  (1.22 ns)
	'store' operation ('store_ln18187', ./dut.cpp:18187) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_ping.V', ./dut.cpp:18082 [269]  (1.2 ns)

 <State 24>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1566') [292]  (0 ns)
	'add' operation ('add_ln691_1566') [293]  (0.436 ns)

 <State 25>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1568') [301]  (0 ns)
	'add' operation ('add_ln691_1568') [302]  (0.706 ns)

 <State 26>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1570') [314]  (0 ns)
	'getelementptr' operation ('local_C_pong_V_addr_5') [318]  (0 ns)
	'load' operation ('in_data.V') on array 'local_C_pong.V', ./dut.cpp:18083 [324]  (1.2 ns)

 <State 27>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_C_pong.V', ./dut.cpp:18083 [324]  (1.2 ns)

 <State 28>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1572') [327]  (0 ns)
	'add' operation ('add_ln691_1572') [328]  (0.707 ns)

 <State 29>: 1.09ns
The critical path consists of the following:
	'load' operation ('data_split_V_9_load', ./dut.cpp:18235) on array 'data_split.V', ./dut.cpp:18208 [352]  (0.746 ns)
	blocking operation 0.343 ns on control path)

 <State 30>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_9_load', ./dut.cpp:18235) on array 'data_split.V', ./dut.cpp:18208 [352]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_5_x1126' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [353]  (1.22 ns)

 <State 31>: 0.705ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V') [373]  (0 ns)
	'add' operation ('c2.V') [374]  (0.705 ns)

 <State 32>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1550') [382]  (0 ns)
	'add' operation ('add_ln691_1550') [383]  (0.436 ns)

 <State 33>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1551') [391]  (0 ns)
	'add' operation ('add_ln691_1551') [392]  (0.706 ns)

 <State 34>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1553') [404]  (0 ns)
	'getelementptr' operation ('local_C_ping_V_addr') [408]  (0 ns)
	'load' operation ('in_data.V') on array 'local_C_ping.V', ./dut.cpp:18082 [414]  (1.2 ns)

 <State 35>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_C_ping.V', ./dut.cpp:18082 [414]  (1.2 ns)

 <State 36>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1564') [417]  (0 ns)
	'add' operation ('add_ln691_1564') [418]  (0.707 ns)

 <State 37>: 1.09ns
The critical path consists of the following:
	'load' operation ('data_split_V_load', ./dut.cpp:18278) on array 'data_split.V', ./dut.cpp:18251 [442]  (0.746 ns)
	blocking operation 0.343 ns on control path)

 <State 38>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load', ./dut.cpp:18278) on array 'data_split.V', ./dut.cpp:18251 [442]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_5_x1126' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [443]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
