{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1450018731339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1450018731339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 21:58:49 2015 " "Processing started: Sun Dec 13 21:58:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1450018731339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1450018731339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1450018731339 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1450018732096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/dmem.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1450018732164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1450018732164 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(24) " "Verilog HDL warning at ALU.v(24): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/ALU.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1450018732168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1450018732168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1450018732168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1 " "Found entity 1: MUX4_1" {  } { { "MUX4_1.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/MUX4_1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1450018732171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1450018732171 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MainDec.v(31) " "Verilog HDL warning at MainDec.v(31): extended using \"x\" or \"z\"" {  } { { "MainDec.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/MainDec.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1450018732174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.v 1 1 " "Found 1 design units, including 1 entities, in source file maindec.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainDec " "Found entity 1: MainDec" {  } { { "MainDec.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/MainDec.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1450018732174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1450018732174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDec " "Found entity 1: ALUDec" {  } { { "ALUDec.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/ALUDec.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1450018732178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1450018732178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/CU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1450018732181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1450018732181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signex.v 1 1 " "Found 1 design units, including 1 entities, in source file signex.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignEx " "Found entity 1: SignEx" {  } { { "SignEx.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/SignEx.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1450018732184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1450018732184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/RegFile.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1450018732186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1450018732186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/imem.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1450018732189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1450018732189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardunit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazardunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnit " "Found entity 1: HazardUnit" {  } { { "HazardUnit.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/HazardUnit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1450018732192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1450018732192 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.v(74) " "Verilog HDL warning at datapath.v(74): extended using \"x\" or \"z\"" {  } { { "datapath.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/datapath.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1450018732196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/datapath.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1450018732197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1450018732197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/mips.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1450018732200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1450018732200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1450018732204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1450018732204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/testbench.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1450018732206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1450018732206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1450018732303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:regfile_decode " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:regfile_decode\"" {  } { { "datapath.v" "regfile_decode" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1450018732391 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegFile.v(17) " "Verilog HDL Always Construct warning at RegFile.v(17): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RegFile.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/RegFile.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1450018732403 "|datapath|RegFile:regfile_decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignEx SignEx:signex_decode " "Elaborating entity \"SignEx\" for hierarchy \"SignEx:signex_decode\"" {  } { { "datapath.v" "signex_decode" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/datapath.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1450018732534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_execute " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_execute\"" {  } { { "datapath.v" "ALU_execute" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/datapath.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1450018732536 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(20) " "Verilog HDL warning at ALU.v(20): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/ALU.v" 20 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1 1450018732537 "|datapath|ALU:ALU_execute"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(21) " "Verilog HDL warning at ALU.v(21): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/ALU.v" 21 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1 1450018732538 "|datapath|ALU:ALU_execute"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(22) " "Verilog HDL warning at ALU.v(22): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/ALU.v" 22 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1 1450018732538 "|datapath|ALU:ALU_execute"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/datapath.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1450018737250 "|datapath|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/datapath.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1450018737250 "|datapath|pc[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1450018737250 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/output_files/MIPS.map.smsg " "Generated suppressed messages file F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/output_files/MIPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1450018739447 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1450018739716 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1450018739716 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regwrited " "No output dependent on input pin \"regwrited\"" {  } { { "datapath.v" "" { Text "F:/Google Drive/SET Document/SET/Term 7/Kien truc may tinh/MIPS/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1450018740287 "|datapath|regwrited"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1450018740287 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3494 " "Implemented 3494 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "87 " "Implemented 87 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1450018740288 ""} { "Info" "ICUT_CUT_TM_OPINS" "149 " "Implemented 149 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1450018740288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3258 " "Implemented 3258 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1450018740288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1450018740288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1450018740339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 21:59:00 2015 " "Processing ended: Sun Dec 13 21:59:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1450018740339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1450018740339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1450018740339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1450018740339 ""}
