`include "defines.v"
module i_tcLoad(
	input [`tcAddrLen-1:0] tcAddr,
	input [`tcNumbers-1:0] dnIn, ttIn, cuIn, cdIn,
	input dnSel, ttSel, cuSel, cdSel,
	input [7:0] tcLoadOut,
	input DEFAULT_CLOCK, DEFAULT_RESET
);

assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 1)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 0)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 0)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255)) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 255)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 8) && (dnIn <= 108)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 164) && (cuIn <= 255)) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15)) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 166) && (cdIn <= 255)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 80)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 87) && (dnIn <= 172)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 83)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 9)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 15)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 10)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 165)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 79)) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 7)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 182) && (cdIn <= 255)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 186) && (ttIn <= 255)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 186) && (ttIn <= 255)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 86) && (cdIn <= 157)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 188) && (dnIn <= 255)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 255)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 60)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 190) && (cuIn <= 255)) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 187) && (cdIn <= 255)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 255)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 62)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 63)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 186)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 116) && (cdIn <= 181)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) (cuSel) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) (cuSel) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 190)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 61)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 63) && (dnIn <= 126)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 126)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 126)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 188)) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 12) && (tcAddr <= 15)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 12) && (tcAddr <= 15)) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 12) && (tcAddr <= 15)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (ttSel) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) (ttSel) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 55) && (cdIn <= 115)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 12) && (tcAddr <= 15)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 62) && (ttIn <= 123)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) (dnSel) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 100) && (ttIn <= 155)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) (dnSel) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 66) && (dnIn <= 126)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 188)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 54)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 187)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 102) && (dnIn <= 155)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 64) && (ttIn <= 123)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 61) && (cdIn <= 121)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) (cdSel) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) (cdSel) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) (cdSel) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) (cdSel) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 10)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 156) && (ttIn <= 207)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 51)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 3) && (dnIn <= 50)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 65) && (ttIn <= 115)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 7) && (tcAddr <= 9)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 49)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 164) && (cuIn <= 208)) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 207) && (dnIn <= 255)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 51) && (dnIn <= 101)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 99)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 9) && (tcLoadOut <= 15)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 6)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 13) && (tcAddr <= 15)) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 164) && (ttIn <= 208)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 5)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 5)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 41) && (dnIn <= 86)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 156) && (dnIn <= 206)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 118) && (ttIn <= 164)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 209)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 210)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 126) && (cdIn <= 172)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 165) && (cdIn <= 208)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 8)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 166) && (cdIn <= 209)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 2)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 2)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 2)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 81) && (dnIn <= 126)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 122) && (ttIn <= 166)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 209) && (cuIn <= 255)) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 8) && (dnIn <= 50)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 83) && (cuIn <= 126)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 211) && (cuIn <= 255)) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 41) && (ttIn <= 83)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 39) && (cdIn <= 80)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 39) && (cdIn <= 78)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 121) && (cdIn <= 165)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 130) && (dnIn <= 172)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 209) && (ttIn <= 255)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 39) && (dnIn <= 80)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 12) && (tcAddr <= 14)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 209) && (cdIn <= 255)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 210) && (cdIn <= 255)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 170) && (dnIn <= 213)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 169)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 171) && (cuIn <= 210)) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 76) && (ttIn <= 117)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 164)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 214) && (dnIn <= 255)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 211) && (ttIn <= 255)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 214) && (dnIn <= 255)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 40)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 170)) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 42) && (ttIn <= 81)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 39)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 87) && (dnIn <= 129)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 38)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 163)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 38)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 37) && (ttIn <= 75)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 41)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 40) && (cuIn <= 81)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 121) && (cuIn <= 163)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 39) && (cuIn <= 79)) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 38)) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 82) && (ttIn <= 123)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 40)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 120)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 38)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 213)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 26) && (cuIn <= 61)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 88) && (cuIn <= 126)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 80) && (cdIn <= 121)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 73) && (cuIn <= 110)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 158)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 119)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 9)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 216) && (cdIn <= 255)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 90) && (dnIn <= 126)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 59) && (ttIn <= 95)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 33) && (dnIn <= 65)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 121)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 157) && (cuIn <= 190)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 9) && (tcAddr <= 10)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 186) && (ttIn <= 217)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 4) && (tcLoadOut <= 7)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 155)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 4) && (tcLoadOut <= 7)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 4) && (tcLoadOut <= 7)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 125) && (ttIn <= 155)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 36)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 116) && (cdIn <= 150)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 161)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 182) && (cdIn <= 215)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 32) && (ttIn <= 63)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 221)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 222)) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 8)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 8)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 30) && (cuIn <= 61)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 218) && (ttIn <= 255)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 155) && (cdIn <= 188)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 26) && (dnIn <= 55)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 221)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 222) && (dnIn <= 255)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 52) && (cuIn <= 87)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 221)) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 32) && (ttIn <= 62)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 54) && (dnIn <= 86)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 11)) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 11)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 192) && (ttIn <= 222)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 222) && (cuIn <= 255)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 14) && (tcAddr <= 15)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 22) && (cuIn <= 51)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 14) && (tcAddr <= 15)) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 222) && (cuIn <= 255)) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 56) && (dnIn <= 89)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 160) && (cuIn <= 190)) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 189) && (cdIn <= 220)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 154)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 94) && (cuIn <= 126)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 32)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 6)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 25) && (dnIn <= 53)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 83) && (cdIn <= 115)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 5)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 53) && (ttIn <= 83)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 196) && (dnIn <= 227)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 4)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 86) && (cdIn <= 118)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 162) && (dnIn <= 195)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 4)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 222) && (ttIn <= 255)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 221) && (cdIn <= 255)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 182) && (ttIn <= 207)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 193) && (ttIn <= 221)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 159) && (ttIn <= 191)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 92) && (ttIn <= 123)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 156)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 113) && (dnIn <= 141)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 223) && (cdIn <= 255)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 223) && (cuIn <= 255)) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 64) && (ttIn <= 94)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 29)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 1) && (tcAddr <= 2)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 12)) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 98) && (dnIn <= 126)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 31)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 1) && (tcAddr <= 2)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 48) && (cuIn <= 79)) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 142) && (dnIn <= 172)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 52) && (cdIn <= 80)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 192) && (cdIn <= 221)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 1)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 24) && (dnIn <= 50)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 31)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 7) && (tcAddr <= 8)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 129) && (dnIn <= 155)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 27)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 21) && (cuIn <= 47)) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 93)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 99) && (dnIn <= 126)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 223) && (ttIn <= 255)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 25) && (dnIn <= 50)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 108)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 159)) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 66) && (dnIn <= 96)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 7)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 26)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 225) && (cdIn <= 255)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 13) && (tcAddr <= 14)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 12) && (tcAddr <= 13)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 7)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 164) && (cuIn <= 190)) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 55) && (cdIn <= 82)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 151) && (cdIn <= 181)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 201)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 28) && (cdIn <= 54)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 164) && (cuIn <= 188)) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 137) && (cdIn <= 165)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 216) && (dnIn <= 243)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 108) && (cdIn <= 135)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 99) && (cuIn <= 126)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 102) && (dnIn <= 128)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 157) && (dnIn <= 188)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 131) && (cdIn <= 157)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 166) && (cdIn <= 191)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 63) && (ttIn <= 91)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 151)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 150)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 229) && (dnIn <= 255)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 202) && (dnIn <= 229)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 23) && (dnIn <= 46)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 95) && (ttIn <= 123)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 12) && (tcLoadOut <= 15)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 12) && (tcLoadOut <= 15)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 229) && (dnIn <= 255)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 91) && (ttIn <= 115)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 166) && (cuIn <= 190)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 21) && (dnIn <= 43)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 137) && (cuIn <= 163)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 192)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 12) && (tcLoadOut <= 15)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 156) && (ttIn <= 185)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 26)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 129) && (dnIn <= 150)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 72) && (cuIn <= 98)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 21) && (cuIn <= 44)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 25) && (ttIn <= 49)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 156)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 228) && (cdIn <= 255)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 26)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 28) && (dnIn <= 50)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 104)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 230) && (dnIn <= 255)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 27) && (ttIn <= 52)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 27) && (cdIn <= 51)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 181) && (dnIn <= 206)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 84) && (cuIn <= 106)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 107)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 61) && (dnIn <= 86)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 97) && (ttIn <= 123)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 230) && (dnIn <= 255)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 231) && (dnIn <= 255)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 105) && (dnIn <= 126)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 87) && (cuIn <= 110)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 204) && (dnIn <= 229)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 75) && (dnIn <= 101)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 40) && (cdIn <= 60)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 45) && (cuIn <= 71)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 71) && (dnIn <= 98)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 118) && (ttIn <= 140)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 188) && (ttIn <= 209)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 229) && (ttIn <= 255)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 106) && (dnIn <= 128)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 179) && (dnIn <= 203)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 73)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 188) && (ttIn <= 208)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 190) && (cuIn <= 212)) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 27) && (ttIn <= 50)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 24)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 100) && (ttIn <= 124)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 24)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 182) && (cdIn <= 203)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 24)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 39) && (dnIn <= 60)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 75) && (ttIn <= 99)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 109) && (cuIn <= 136)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 200) && (cdIn <= 224)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 82) && (dnIn <= 108)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 25)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 54) && (ttIn <= 75)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 51) && (dnIn <= 74)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 207) && (dnIn <= 230)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 188) && (ttIn <= 207)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 134) && (cdIn <= 157)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 24)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 47) && (dnIn <= 70)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 55) && (cdIn <= 75)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 143)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 211)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 87) && (dnIn <= 112)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 51) && (ttIn <= 73)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 232)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 158) && (cdIn <= 181)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 20) && (cuIn <= 40)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 206) && (dnIn <= 227)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 210) && (dnIn <= 232)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 213) && (cuIn <= 233)) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 84) && (cuIn <= 104)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 23)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 101) && (ttIn <= 123)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 186) && (ttIn <= 204)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 233) && (dnIn <= 255)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 40) && (cuIn <= 61)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 170) && (cuIn <= 190)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 205) && (ttIn <= 228)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 152) && (dnIn <= 178)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 41) && (cuIn <= 61)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 234) && (dnIn <= 255)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 44) && (dnIn <= 65)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 121) && (cdIn <= 142)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 209) && (ttIn <= 232)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 232)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 141) && (ttIn <= 164)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 187)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 23)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 34) && (cdIn <= 54)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 204) && (cdIn <= 227)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 18) && (cuIn <= 37)) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 20) && (cuIn <= 39)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 32) && (dnIn <= 50)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 75) && (ttIn <= 96)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 156) && (dnIn <= 180)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 22)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 9) && (tcLoadOut <= 11)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 97) && (ttIn <= 117)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 156) && (ttIn <= 181)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 232) && (cuIn <= 255)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 183) && (ttIn <= 199)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 18) && (dnIn <= 38)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 9) && (tcLoadOut <= 11)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 137) && (cdIn <= 157)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 126) && (cdIn <= 144)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 45) && (ttIn <= 63)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 212) && (cuIn <= 231)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 143) && (cdIn <= 165)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 25) && (ttIn <= 45)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 187)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 233) && (ttIn <= 255)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 233) && (ttIn <= 255)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 112) && (ttIn <= 133)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 38) && (cuIn <= 58)) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 190) && (dnIn <= 209)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 19)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 233) && (ttIn <= 255)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 76) && (ttIn <= 96)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 103) && (ttIn <= 123)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 21)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 46) && (ttIn <= 64)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 20) && (cdIn <= 39)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 20)) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 236) && (dnIn <= 255)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 9)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 9)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 3) && (dnIn <= 22)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 137) && (dnIn <= 155)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 137) && (ttIn <= 155)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 118) && (ttIn <= 136)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 20)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 192) && (ttIn <= 209)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 119) && (dnIn <= 136)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 146) && (cuIn <= 165)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 25) && (ttIn <= 44)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 217) && (cdIn <= 236)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 105) && (cuIn <= 126)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 20)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 32) && (ttIn <= 49)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 67) && (dnIn <= 86)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 9)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 18) && (ttIn <= 36)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 100) && (ttIn <= 117)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 139)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 185)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 116) && (cdIn <= 135)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 59) && (cuIn <= 79)) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 76) && (cdIn <= 95)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 182) && (cdIn <= 199)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 4)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 33) && (ttIn <= 49)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 17) && (cdIn <= 33)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 66) && (dnIn <= 85)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 144) && (ttIn <= 164)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 18)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 33) && (ttIn <= 49)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 100) && (cdIn <= 119)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 238) && (dnIn <= 255)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 116) && (cdIn <= 134)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 182) && (cdIn <= 198)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 234) && (cuIn <= 255)) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 185)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 201) && (ttIn <= 218)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 15)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 99)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 187) && (dnIn <= 202)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 61) && (cdIn <= 80)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 18)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 218) && (ttIn <= 237)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 200) && (ttIn <= 217)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 49) && (dnIn <= 66)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 15)) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 35) && (dnIn <= 50)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 107) && (cuIn <= 126)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 33) && (dnIn <= 48)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 49) && (dnIn <= 65)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 105) && (cuIn <= 124)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 145) && (cuIn <= 163)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 151) && (dnIn <= 172)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 33) && (dnIn <= 48)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 81) && (ttIn <= 99)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 82) && (dnIn <= 101)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 83)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 205)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 219) && (ttIn <= 237)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 186) && (ttIn <= 200)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 100) && (cdIn <= 118)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 17)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 17)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 156) && (dnIn <= 175)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 140) && (dnIn <= 155)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 64) && (ttIn <= 82)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 139) && (dnIn <= 154)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 96) && (cdIn <= 115)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 15)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 17)) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 65) && (ttIn <= 83)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 18) && (cdIn <= 33)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 97)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 30) && (cuIn <= 45)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 199) && (cdIn <= 216)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 146) && (cuIn <= 163)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 83)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 7)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 64) && (dnIn <= 81)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 172) && (ttIn <= 187)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 36) && (dnIn <= 50)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 102) && (dnIn <= 118)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 7)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 153) && (cdIn <= 172)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 16)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 125) && (cuIn <= 144)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 219) && (dnIn <= 235)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 8)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 8)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 34) && (cdIn <= 49)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 16)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 37) && (ttIn <= 53)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 135) && (cdIn <= 151)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 11)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 66)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 11)) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 59) && (ttIn <= 75)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 16)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 50) && (cdIn <= 64)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 147) && (ttIn <= 164)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 128) && (ttIn <= 139)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 83) && (ttIn <= 100)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 40) && (cdIn <= 54)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 46) && (cuIn <= 61)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 119) && (cdIn <= 135)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 67) && (ttIn <= 83)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 8)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 222) && (ttIn <= 238)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 193) && (ttIn <= 205)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 103) && (ttIn <= 117)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 132) && (ttIn <= 146)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 151) && (dnIn <= 170)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 137) && (cdIn <= 151)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 217) && (dnIn <= 233)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 94) && (cuIn <= 109)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 6)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 6)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 166) && (cdIn <= 181)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 11)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 2)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 178) && (ttIn <= 191)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 139) && (dnIn <= 152)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 98) && (cdIn <= 115)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 110) && (cuIn <= 126)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 145)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 47) && (cuIn <= 61)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 237) && (cdIn <= 255)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 2)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 145)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 110) && (cuIn <= 126)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 10)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 10)) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 17)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 4)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 64)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 14)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 102) && (ttIn <= 115)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 79)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 6)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 4)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 137) && (cdIn <= 150)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 223) && (ttIn <= 239)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 224)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 176) && (dnIn <= 192)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 207) && (dnIn <= 221)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 16)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 17) && (ttIn <= 32)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 21) && (dnIn <= 35)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 95)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 32) && (cuIn <= 46)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 17) && (ttIn <= 32)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 16)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 201)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 238) && (ttIn <= 255)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 182) && (cdIn <= 195)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 2)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 238) && (ttIn <= 255)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 8) && (dnIn <= 24)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 4)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 15) && (dnIn <= 31)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 11)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 167) && (cdIn <= 181)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 15) && (cuIn <= 29)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 14)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 224) && (cdIn <= 238)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 4)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 13)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 115) && (cdIn <= 131)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 16) && (ttIn <= 31)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 87) && (dnIn <= 105)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 13)) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 10)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 63)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 125) && (dnIn <= 139)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 108) && (ttIn <= 123)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 25) && (cdIn <= 39)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 171) && (dnIn <= 188)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 86) && (dnIn <= 104)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 165) && (cuIn <= 177)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 63)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 17) && (dnIn <= 32)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 15)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 65) && (cdIn <= 80)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 17) && (dnIn <= 32)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 37) && (ttIn <= 49)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 156) && (cuIn <= 169)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 4)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 239) && (ttIn <= 255)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 182)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 52) && (ttIn <= 64)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 1)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 65) && (ttIn <= 80)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 222) && (dnIn <= 237)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 13) && (cdIn <= 24)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 155) && (dnIn <= 171)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 96) && (cuIn <= 109)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 239) && (cdIn <= 255)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 1)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 206) && (ttIn <= 221)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 13)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 240) && (ttIn <= 255)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 225) && (ttIn <= 239)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 240) && (ttIn <= 255)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 196) && (cdIn <= 208)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 189)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 118) && (ttIn <= 131)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 88) && (ttIn <= 102)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 172) && (dnIn <= 188)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 67) && (cdIn <= 80)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 166) && (cuIn <= 177)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 20) && (cuIn <= 31)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 14)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 202) && (dnIn <= 216)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 14)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 1)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 14)) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 193) && (dnIn <= 206)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 243) && (dnIn <= 255)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 9) && (cdIn <= 19)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 43) && (cdIn <= 54)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 67) && (cdIn <= 78)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 140) && (ttIn <= 152)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 142)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 52) && (ttIn <= 63)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 93)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 203) && (dnIn <= 218)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 89) && (ttIn <= 102)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 140) && (ttIn <= 151)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 14) && (tcLoadOut <= 15)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 14) && (tcLoadOut <= 15)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 113) && (dnIn <= 124)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 14) && (tcLoadOut <= 15)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 39) && (ttIn <= 51)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 12)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 12)) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 222)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 51) && (dnIn <= 63)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 75) && (ttIn <= 87)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 86) && (cdIn <= 98)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 180)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 181) && (ttIn <= 192)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 14)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 13)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 51) && (dnIn <= 62)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 217) && (dnIn <= 229)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 55) && (cdIn <= 65)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 242) && (ttIn <= 255)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 242) && (ttIn <= 255)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 181) && (dnIn <= 193)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 194) && (dnIn <= 206)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 65) && (ttIn <= 79)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 152) && (cdIn <= 166)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 209) && (cdIn <= 223)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 7)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 7)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 12)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 86) && (ttIn <= 99)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 20) && (cdIn <= 30)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 178) && (cuIn <= 190)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 50) && (cuIn <= 61)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 106) && (ttIn <= 117)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 76) && (ttIn <= 88)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 61)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 62) && (ttIn <= 73)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 15) && (ttIn <= 26)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 151) && (cdIn <= 165)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 7)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 88) && (dnIn <= 101)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 76) && (dnIn <= 87)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 230) && (dnIn <= 242)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 12)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 138)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 103) && (cdIn <= 115)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 140)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 154) && (cuIn <= 164)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 155) && (cuIn <= 165)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 39) && (cuIn <= 49)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 63) && (dnIn <= 75)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 27) && (ttIn <= 38)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 230) && (ttIn <= 241)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 143) && (ttIn <= 152)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 75) && (ttIn <= 85)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 87) && (ttIn <= 99)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 156) && (ttIn <= 171)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 9) && (dnIn <= 20)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 75) && (ttIn <= 85)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 13)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 100) && (cuIn <= 110)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 26) && (cuIn <= 35)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 14) && (ttIn <= 24)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 25) && (ttIn <= 36)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 228) && (ttIn <= 238)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 133) && (ttIn <= 142)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 169) && (dnIn <= 180)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 91) && (cdIn <= 102)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 143) && (cuIn <= 155)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 186)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 64) && (ttIn <= 75)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 76) && (ttIn <= 86)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 177)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 187) && (dnIn <= 195)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 76) && (ttIn <= 86)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 89) && (dnIn <= 101)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 67) && (dnIn <= 77)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 102) && (dnIn <= 112)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 106) && (ttIn <= 115)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 31) && (cdIn <= 42)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 153) && (dnIn <= 165)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 141) && (cuIn <= 152)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 42) && (ttIn <= 51)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 59)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 216) && (dnIn <= 225)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 86) && (ttIn <= 96)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 97) && (ttIn <= 107)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 80) && (cdIn <= 90)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 127) && (cdIn <= 135)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 20) && (cuIn <= 28)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 7) && (ttIn <= 15)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 218)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 125) && (ttIn <= 132)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 156) && (dnIn <= 168)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 78) && (dnIn <= 88)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 9)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 29) && (cuIn <= 38)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 65) && (ttIn <= 75)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 231) && (ttIn <= 241)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 220) && (ttIn <= 230)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 196) && (dnIn <= 206)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 207) && (dnIn <= 216)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 166) && (dnIn <= 176)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 153) && (ttIn <= 166)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 135) && (cuIn <= 144)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 8) && (dnIn <= 18)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 219)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 87) && (ttIn <= 96)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 42) && (dnIn <= 50)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 219) && (ttIn <= 229)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 152) && (ttIn <= 164)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 64) && (ttIn <= 73)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 16) && (ttIn <= 24)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 97) && (ttIn <= 105)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 153) && (ttIn <= 164)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 235) && (dnIn <= 243)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 97) && (ttIn <= 105)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 177) && (dnIn <= 188)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 167) && (dnIn <= 175)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 156) && (dnIn <= 166)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 128) && (ttIn <= 133)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 116) && (cdIn <= 126)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 8)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 65) && (ttIn <= 73)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 87) && (cuIn <= 93)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 145) && (cuIn <= 154)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 10) && (cuIn <= 18)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 247) && (ttIn <= 255)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 51) && (dnIn <= 58)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 10)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 10)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 102) && (ttIn <= 108)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 10)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 176) && (dnIn <= 186)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 68) && (ttIn <= 75)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 99) && (dnIn <= 108)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 164) && (cdIn <= 172)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 55) && (cuIn <= 61)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 59) && (dnIn <= 66)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 219) && (ttIn <= 227)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 139) && (cdIn <= 144)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 118) && (ttIn <= 127)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 59) && (ttIn <= 65)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 15)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 15)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 15)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 15)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 60) && (ttIn <= 67)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 7)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 70) && (ttIn <= 75)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 239) && (ttIn <= 246)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 35) && (dnIn <= 39)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 42) && (dnIn <= 46)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 14)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 14)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 9)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 14)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 22) && (dnIn <= 27)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 13)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 13)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 65) && (ttIn <= 70)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 91) && (ttIn <= 95)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 13)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 150) && (cdIn <= 157)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 73) && (ttIn <= 79)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 116) && (ttIn <= 123)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 47) && (cdIn <= 51)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 100) && (cuIn <= 103)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 131) && (cdIn <= 134)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 37) && (ttIn <= 41)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 55) && (cuIn <= 59)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 24) && (dnIn <= 28)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 70) && (ttIn <= 73)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 73) && (cuIn <= 76)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 133)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 91) && (cuIn <= 93)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 6)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 118) && (ttIn <= 124)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 13) && (dnIn <= 18)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 3) && (dnIn <= 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 75) && (ttIn <= 79)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 102) && (ttIn <= 104)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 20) && (cdIn <= 23)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 115) && (cdIn <= 118)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 46) && (dnIn <= 50)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 106) && (ttIn <= 108)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 91) && (cuIn <= 92)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 86) && (cdIn <= 88)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 25) && (dnIn <= 27)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 126) && (cdIn <= 128)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 94) && (ttIn <= 95)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 42)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 94) && (ttIn <= 95)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 47) && (cdIn <= 48)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 94)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 70)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 94)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 70)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 132) && (ttIn <= 133)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 91)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 143) && (cdIn <= 144)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 82) && (dnIn <= 84)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 104)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 108)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 13)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 87)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 76)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 61)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 88)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 235) && (dnIn <= 236)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn >= 199) && (ttIn <= 231) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 50)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 78) && (ttIn <= 79)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 26)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 134)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 75)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 73)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 59)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 216)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 3)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn >= 204) && (ttIn <= 231) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 73)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 75)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 50) && (cdIn <= 51)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 9)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 112) && (ttIn <= 113)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 73) && (cuIn <= 74)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 100)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 139)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 35)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn >= 213) && (ttIn <= 249) ##1 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 180)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 118)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 55) && (cuIn <= 74) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn >= 55) && (cuIn <= 74) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn >= 45) && (cuIn <= 96)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cdIn >= 18) && (cdIn <= 29)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 235)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 243)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 46)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 22)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 78)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 47)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 48)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 133)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 93)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn >= 6) && (cdIn <= 18)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 92)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 126)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 55)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cdIn >= 223) && (cdIn <= 252) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 94) && (cuIn <= 106) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 131)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##2 (cuIn >= 88) && (cuIn <= 91) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 157)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##2 (cuIn >= 88) && (cuIn <= 91) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 255) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn >= 22) && (cuIn <= 47) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 24) && (cdIn <= 92) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 213) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr >= 4) && (tcAddr <= 6) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcAddr == 3)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 28)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 55) && (cuIn <= 74) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn >= 55) && (cuIn <= 74) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 1) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn >= 219) && (dnIn <= 249)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 225)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (tcLoadOut >= 1) && (tcLoadOut <= 3)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (cdIn >= 20) && (cdIn <= 37)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn >= 94) && (ttIn <= 106) ##3 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 173) && (cuIn <= 192) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 27)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 182)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 91)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 20)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 128)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 132)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 113)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 103)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 6)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 96) && (cdIn <= 111) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 128)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 164)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 143)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 172)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 59)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cuIn >= 222) && (cuIn <= 235) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn >= 162) && (cdIn <= 191) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn >= 139) && (cuIn <= 159) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn >= 3) && (dnIn <= 12) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 3) && (dnIn <= 12) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (tcLoadOut >= 6) && (tcLoadOut <= 14) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 98) && (cuIn <= 105) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 130) && (dnIn <= 142) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn >= 85) && (cdIn <= 112) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcLoadOut >= 9) && (tcLoadOut <= 10)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 28) && (dnIn <= 52) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn >= 208) && (cuIn <= 233) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 106) && (dnIn <= 136) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 26) && (cuIn <= 45) && (tcLoadOut == 3) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn >= 184) && (ttIn <= 189) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 15) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 107) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 67) && (cuIn <= 91) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 4) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (tcAddr == 4)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 105) && (dnIn <= 108) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (cuIn >= 67) && (cuIn <= 91)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 6) ##3 (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 60) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 154) && (ttIn <= 169) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 59) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 193) && (cdIn <= 237) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn >= 193) && (cdIn <= 237) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 144) && (cuIn <= 176) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 241) && (dnIn <= 252) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 241) && (dnIn <= 252) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 144) && (cuIn <= 176) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 39) ##2 (cuIn >= 136) && (cuIn <= 248) ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 35) && (cuIn <= 61) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn >= 36) && (cuIn <= 47) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 7) && (cdIn <= 19) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 24) && (cdIn <= 48) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 208) && (cuIn <= 221) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (dnIn >= 10) && (dnIn <= 22) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (ttIn >= 141) && (ttIn <= 169) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn >= 219) && (dnIn <= 249)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 158) && (cuIn <= 255) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 12)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn >= 13) && (cuIn <= 14)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 183) && (cuIn <= 255) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 167) && (cuIn <= 255) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##3 (tcLoadOut >= 11) && (tcLoadOut <= 15)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##3 cdSel) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn >= 88) && (dnIn <= 109) ##1 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 173) && (cuIn <= 184) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 97) && (cuIn <= 179) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn >= 190) && (ttIn <= 199) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn >= 174) && (cdIn <= 176) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 176) && (cuIn <= 192) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (cuIn >= 176) && (cuIn <= 192) ##3 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn >= 47) && (ttIn <= 70)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (tcAddr == 0)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 114) && (cdIn <= 127) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn >= 55) && (cuIn <= 61) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 74) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn >= 144) && (dnIn <= 174) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 55) && (cuIn <= 61) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 144) && (dnIn <= 174) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn >= 83) && (cdIn <= 86) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn >= 91) && (cuIn <= 92) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn >= 109) && (dnIn <= 137) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn >= 156) && (ttIn <= 159) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn >= 217) && (cdIn <= 219)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn >= 172) && (cuIn <= 178)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn >= 236) && (dnIn <= 249)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn >= 207) && (cdIn <= 215)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn >= 71) && (cuIn <= 96)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn >= 148) && (dnIn <= 153) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 221) && (dnIn <= 232) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 12) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 143) && (cuIn <= 164) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn >= 13) && (cdIn <= 18) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (tcLoadOut >= 7) && (tcLoadOut <= 10) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 12) && (tcLoadOut == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 152) && (cuIn <= 158) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 65)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn >= 0) && (cuIn <= 12) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn >= 18) && (cdIn <= 42) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (tcAddr == 8) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cdIn >= 162) && (cdIn <= 167) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn >= 172) && (cdIn <= 182) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn >= 144) && (cuIn <= 156) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (dnIn >= 189) && (dnIn <= 208) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 144) && (cuIn <= 156) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (ttIn >= 136) && (ttIn <= 153) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn >= 206) && (dnIn <= 215) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 206) && (dnIn <= 215) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn >= 186) && (cdIn <= 194)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn >= 127) && (cuIn <= 136) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 136) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn >= 9) && (cuIn <= 17) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 9) && (cuIn <= 17) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (cuIn >= 106) && (cuIn <= 115)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn >= 184) && (cuIn <= 188) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 190) && (cuIn <= 255) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (tcLoadOut >= 4) && (tcLoadOut <= 5)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (cdIn >= 95) && (cdIn <= 101)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (dnIn >= 96) && (dnIn <= 100) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 144) && (dnIn <= 174) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cdIn >= 63) && (cdIn <= 70) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cdIn >= 169) && (cdIn <= 172) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn >= 150) && (ttIn <= 172) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cuIn >= 202) && (cuIn <= 220) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 117) && (dnIn <= 127) ##1 (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 113) && (dnIn <= 127) ##1 (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 196) && (cdIn <= 212) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 176) && (cdIn <= 196) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 142) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 142) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 115)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 65)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 45) && (cuIn <= 60) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 8) && (dnIn <= 17) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 102)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 50)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 57) && (cuIn <= 61) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 51)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcAddr >= 9) && (tcAddr <= 10) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (ttIn >= 95) && (ttIn <= 103) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 23)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn >= 57) && (cuIn <= 61) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cuIn >= 60) && (cuIn <= 71) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##2 (cuIn >= 114) && (cuIn <= 119)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cdIn >= 85) && (cdIn <= 93) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcAddr == 11)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn >= 47) && (cdIn <= 53)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 19) && (cdIn <= 34) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 34) && (cdIn <= 38) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn >= 35) && (cuIn <= 48) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 73)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 74)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn >= 216) && (cuIn <= 223)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 112) && (cdIn <= 117) && (tcAddr == 3)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn >= 112) && (cdIn <= 117)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 96) && (cdIn <= 103) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##2 (cdIn >= 121) && (cdIn <= 159) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 1) ##2 (cdIn >= 121) && (cdIn <= 159) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn >= 212) && (ttIn <= 227) ##2 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 238)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 210) && (ttIn <= 229)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 173) && (cdIn <= 185)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 249)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##2 (cdIn >= 121) && (cdIn <= 159) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (cdIn >= 245) && (cdIn <= 255)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (ttIn >= 81) && (ttIn <= 85) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn >= 9) && (ttIn <= 35) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cuIn >= 231) && (cuIn <= 235) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (dnIn >= 15) && (dnIn <= 28) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (ttIn >= 230) && (ttIn <= 253) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn >= 179) && (cdIn <= 191) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cdIn >= 48) && (cdIn <= 50) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cuIn >= 137) && (cuIn <= 149) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cdIn >= 223) && (cdIn <= 242) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 126) ##2 !ttSel ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (ttIn >= 10) && (ttIn <= 54) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 7) ##2 (cuIn >= 136) && (cuIn <= 248) ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (dnIn >= 195) && (dnIn <= 199) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (ttIn >= 94) && (ttIn <= 127) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (dnIn >= 143) && (dnIn <= 184) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (dnIn >= 104) && (dnIn <= 120) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn >= 3) && (dnIn <= 9) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 27) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 26) && (cdIn <= 34) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 82) && (dnIn <= 85) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 3) && (dnIn <= 9) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 39) && (dnIn <= 42) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn >= 231) && (ttIn <= 239) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 98) && (cuIn <= 112) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn >= 98) && (cuIn <= 112) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn >= 29) && (cdIn <= 45) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 29) && (cdIn <= 45) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 96) && (ttIn <= 104) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn >= 50) && (dnIn <= 58) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn >= 30) && (ttIn <= 41) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn >= 17) && (cuIn <= 24) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn >= 187) && (dnIn <= 201)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 222) && (ttIn <= 230) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 94) && (cuIn <= 97) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 89) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 96) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 78) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn >= 81) && (cuIn <= 91) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn >= 85) && (cdIn <= 95) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcAddr >= 3) && (tcAddr <= 5) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 60) && (dnIn <= 72) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 226) && (cdIn <= 242) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 25) && (cdIn <= 34) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn >= 95) && (cuIn <= 112) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 21) && (ttIn <= 25) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn >= 65) && (cdIn <= 82)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 208) && (cuIn <= 214) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn >= 130) && (ttIn <= 159)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn >= 216) && (cuIn <= 221)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 121) && (ttIn <= 131) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 125) && (dnIn <= 136) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 79) && (ttIn <= 104) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn >= 19) && (cdIn <= 34) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn >= 187) && (ttIn <= 189) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn >= 174) && (cuIn <= 183) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 22) && (dnIn <= 251) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcAddr == 0) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 37) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 (cdIn >= 189) && (cdIn <= 197)) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (ttIn >= 225) && (ttIn <= 229) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 103) && (cdIn <= 155) ##3 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (ttIn >= 225) && (ttIn <= 244)) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (cuIn >= 37) && (cuIn <= 41)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 249) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 107) && (dnIn <= 108) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 67) && (cuIn <= 79) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 115)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 98)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 86)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (ttIn >= 217) && (ttIn <= 231)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (cuIn >= 67) && (cuIn <= 79)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 37) && (cuIn <= 41) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (ttIn >= 128) && (ttIn <= 131) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 17) && (dnIn <= 252) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 52) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 24) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 7) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 21) && (cdIn <= 43) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cdIn >= 103) && (cdIn <= 108)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 165) && (ttIn <= 169) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn >= 21) && (cdIn <= 43) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 1) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 155) && (dnIn <= 205) ##2 (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 100) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 176) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 249) && (dnIn <= 252) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 192) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 216) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 131) && (dnIn <= 135) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 249) && (dnIn <= 252) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 79) && (ttIn <= 104) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 143) && (ttIn <= 155) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 207) && (ttIn <= 247) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 138) && (cdIn <= 148) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 128) && (cdIn <= 139) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn >= 193) && (cdIn <= 218) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 90) && (dnIn <= 131) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 90) && (dnIn <= 131) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 193) && (cdIn <= 218) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn >= 128) && (cdIn <= 139) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn >= 113) && (ttIn <= 144)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (cuIn >= 151) && (cuIn <= 155) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn >= 3) && (dnIn <= 27)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn >= 58) && (dnIn <= 65)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 55) && (cuIn <= 61) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn >= 98) && (cdIn <= 105)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 144) && (dnIn <= 174) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (ttIn >= 226) && (ttIn <= 235) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn >= 36) && (cuIn <= 43) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 (tcLoadOut == 2)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 208) && (cuIn <= 214) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn >= 212) && (cdIn <= 224)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn >= 156) && (cuIn <= 172)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 47) && (ttIn <= 70) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 111) && (dnIn <= 141) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 19) && (cdIn <= 34) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn >= 95) && (cuIn <= 112) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 89) && (ttIn <= 101) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 34) && (cdIn <= 42) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (dnIn >= 213) && (dnIn <= 229)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 130) && (cuIn <= 138) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn >= 196) && (cdIn <= 223)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 174) && (dnIn <= 198) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcAddr == 5)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn >= 78) && (cdIn <= 100)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 104) && (dnIn <= 174) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 4) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn >= 40) && (ttIn <= 56)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 175) && (ttIn <= 213) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn >= 202) && (cuIn <= 211) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcAddr == 7) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcAddr == 14) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 210) && (cdIn <= 214) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##2 (cuIn >= 37) && (cuIn <= 41) ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn >= 172) && (cuIn <= 178) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (tcLoadOut >= 5) && (tcLoadOut <= 6) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 129) && (cdIn <= 191) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 9) ##2 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (cdIn >= 227) && (cdIn <= 233)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 13)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 219) && (dnIn <= 223) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 74) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 254) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 55) && (cuIn <= 61) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 144) && (dnIn <= 174) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn >= 144) && (dnIn <= 174) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 178) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn >= 55) && (cuIn <= 61) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn >= 70) && (cdIn <= 75)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (ttIn >= 71) && (ttIn <= 75) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn >= 172) && (cuIn <= 178)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn >= 236) && (dnIn <= 249)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn >= 164) && (ttIn <= 177) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn >= 140) && (cdIn <= 181) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (ttIn >= 26) && (ttIn <= 50) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cdIn >= 88) && (cdIn <= 98) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn >= 121) && (cuIn <= 125)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn >= 26) && (ttIn <= 38)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 4)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (tcLoadOut >= 14) && (tcLoadOut <= 15) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn >= 18) && (ttIn <= 38) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn >= 184) && (cuIn <= 188) ##1 1) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn >= 43) && (cuIn <= 55) ##1 1) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 107) && (dnIn <= 108) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (cdSel ##2 (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) (cdSel ##2 (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 81) && (cuIn <= 163) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##1 (cuIn >= 88) && (cuIn <= 91) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 87) && (cuIn <= 166) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 52) ##1 (cuIn == 26) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 2) && (cuIn <= 52) ##1 (cuIn == 26) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 2) && (cuIn <= 26) ##1 (cuIn == 26) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 26) ##1 (cuIn == 26) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 87) ##1 (cuIn == 26) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 7) && (cuIn <= 213) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 161) && (dnIn <= 166) && (tcLoadOut == 1) ##4 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##4 (cdIn >= 220) && (cdIn <= 224)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##4 (cuIn >= 41) && (cuIn <= 48)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn >= 4) && (cuIn <= 6) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn >= 144) && (cdIn <= 173) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 148) && (ttIn <= 154) ##4 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn >= 158) && (cuIn <= 185) ##2 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn >= 107) && (dnIn <= 109) ##1 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn >= 70) && (ttIn <= 73) ##1 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 189) && (cdIn <= 190)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 226) && (cuIn <= 233) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 92) && (cdIn <= 96) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 94) && (ttIn <= 95) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 130) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 130) && (dnIn <= 135) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 181) && (cuIn <= 184) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 47) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 211) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 176) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn >= 39) && (dnIn <= 41) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn >= 137) && (dnIn <= 140) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn >= 190) && (ttIn <= 191) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 172) && (cdIn <= 175) && (tcLoadOut == 9) ##3 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 14) ##3 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (ttIn >= 217) && (ttIn <= 239) ##2 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 37) && (dnIn <= 42) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn >= 47) && (ttIn <= 54)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn >= 103) && (cuIn <= 106)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 114) && (cdIn <= 118) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 21) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cdIn == 48)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 164) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 9) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 98) && (cuIn <= 101) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn >= 0) && (cuIn <= 4) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn >= 7) && (dnIn <= 23) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (ttIn >= 179) && (ttIn <= 180) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn >= 6) && (dnIn <= 7) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn >= 6) && (ttIn <= 7) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 144) && (dnIn <= 150) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn >= 239) && (cdIn <= 254) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (tcAddr == 12) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn >= 157) && (cdIn <= 181) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn >= 59) && (cuIn <= 61) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (tcAddr == 0) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn >= 144) && (dnIn <= 150) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 196) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 59) && (cuIn <= 61) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn >= 119) && (ttIn <= 120) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn >= 140) && (cdIn <= 157) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn >= 212) && (cuIn <= 219) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 91) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn >= 85) && (cdIn <= 86) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 159) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn >= 220) && (dnIn <= 223) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn >= 18) && (ttIn <= 22) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn >= 129) && (cuIn <= 139)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn >= 69) && (ttIn <= 71)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn >= 182) && (cdIn <= 184) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn >= 26) && (cuIn <= 47)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn >= 40) && (cuIn <= 46) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn >= 193) && (ttIn <= 199) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn >= 136) && (dnIn <= 137) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn >= 11) && (ttIn <= 26)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn >= 14) && (dnIn <= 18)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcAddr == 12) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn >= 218) && (cdIn <= 219)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 57) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn >= 113) && (cdIn <= 123) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn >= 237) && (dnIn <= 248) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn >= 120) && (cuIn <= 125) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 65) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn >= 110) && (dnIn <= 111)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn >= 23) && (cuIn <= 28)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn >= 172) && (cuIn <= 173)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn >= 32) && (cdIn <= 45)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn >= 245) && (dnIn <= 249)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 1) && (ttIn <= 54) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 126) ##3 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 102) && (ttIn <= 106) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (ttIn >= 39) && (ttIn <= 52) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 1) && (ttIn <= 37) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 106) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 122) ##3 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn >= 94) && (cuIn <= 96)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn >= 47) && (dnIn <= 64)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn >= 88) && (cdIn <= 93)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn >= 27) && (ttIn <= 28)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn >= 152) && (cuIn <= 155)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn >= 45) && (cuIn <= 53)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn >= 212) && (cdIn <= 215)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 44) && (cdIn <= 49) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn >= 62) && (dnIn <= 69) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn >= 203) && (cuIn <= 206) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 208) && (cuIn <= 212) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn >= 55) && (cuIn <= 60) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn >= 148) && (dnIn <= 150) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcAddr == 15) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 186) && (cdIn <= 189) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 229) && (ttIn <= 241) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 73) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn >= 115) && (cdIn <= 117) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 144) && (cuIn <= 146) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn >= 31) && (dnIn <= 38) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn >= 173) && (ttIn <= 183) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 60) && (cuIn <= 72) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 225) && (cdIn <= 232) && (tcLoadOut == 6) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 229) && (dnIn <= 232) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn >= 222) && (cuIn <= 223) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn >= 17) && (cdIn <= 18) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (ttIn == 46) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (cdIn >= 225) && (cdIn <= 232) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (tcAddr == 2) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn >= 218) && (cuIn <= 220)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 158) && (cuIn <= 164) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn >= 4) && (cdIn <= 6)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (ttIn >= 189) && (ttIn <= 193) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 9) && (cuIn <= 35) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 0) ##3 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 2) && (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 158) && (ttIn <= 160) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (tcLoadOut == 15)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (tcLoadOut >= 7) && (tcLoadOut <= 8) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 1) && (ttIn <= 113) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cuIn >= 158) && (cuIn <= 165)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 65) && (ttIn <= 70) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (dnIn >= 112) && (dnIn <= 113) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (tcAddr == 6) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 6) && (tcLoadOut == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn >= 8) && (cuIn <= 12) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn >= 101) && (cuIn <= 106) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 8) && (cuIn <= 12) && (tcLoadOut == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 101) && (cuIn <= 106) && (tcLoadOut == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 7) && (tcAddr <= 15) ##3 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 181) && (cuIn <= 184) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 238)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 205) && (cdIn <= 212) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 95)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (dnIn >= 93) && (dnIn <= 96) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 92) && (cdIn <= 96) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn >= 223) && (cuIn <= 228) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn >= 125) && (dnIn <= 129) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 216) && (cuIn <= 226) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn >= 57) && (dnIn <= 59) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (ttIn >= 78) && (ttIn <= 94) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn >= 172) && (cdIn <= 177) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn >= 239) && (cdIn <= 243) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 57) && (dnIn <= 59) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn >= 35) && (cdIn <= 42) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cuIn == 198) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cdIn >= 180) && (cdIn <= 183) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cuIn >= 244) && (cuIn <= 246) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn >= 7) && (ttIn <= 9) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 69) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cdIn >= 239) && (cdIn <= 247) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (dnIn >= 216) && (dnIn <= 219) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (ttIn >= 173) && (ttIn <= 175) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn >= 232) && (ttIn <= 250)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (ttIn >= 136) && (ttIn <= 139) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (dnIn >= 189) && (dnIn <= 195) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (dnIn == 232) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn >= 92) && (cuIn <= 115)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn >= 144) && (cuIn <= 147) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cuIn >= 2) && (cuIn <= 7) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cuIn >= 114) && (cuIn <= 117) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cdIn >= 166) && (cdIn <= 167) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 236)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 144) && (cuIn <= 147) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 92) && (cuIn <= 115) && (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 206) && (dnIn <= 208) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn >= 155) && (dnIn <= 158) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cdIn >= 72) && (cdIn <= 82) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn >= 206) && (dnIn <= 208) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn >= 9) && (cuIn <= 10) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 129) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 72) && (cdIn <= 82) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn >= 127) && (cuIn <= 129) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 155) && (dnIn <= 158) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 9) && (cuIn <= 10) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn >= 189) && (cdIn <= 194)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn >= 176) && (ttIn <= 183)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 3) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn >= 191) && (ttIn <= 193)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn >= 184) && (cuIn <= 185) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn >= 37) && (dnIn <= 39) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (cuIn == 232)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (ttIn >= 170) && (ttIn <= 173)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (cuIn >= 113) && (cuIn <= 115)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn >= 22) && (ttIn <= 26) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 144) && (dnIn <= 150) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn >= 131) && (ttIn <= 132) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (tcLoadOut == 4)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (dnIn == 96) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (tcAddr == 0)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 55) && (cuIn <= 59) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (cdIn >= 227) && (cdIn <= 232)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (dnIn >= 90) && (dnIn <= 92) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cdIn >= 63) && (cdIn <= 64) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn >= 23) && (ttIn <= 29) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn >= 8) && (ttIn <= 13) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (dnIn >= 173) && (dnIn <= 175) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cuIn >= 202) && (cuIn <= 211) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cuIn >= 60) && (cuIn <= 66) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (dnIn >= 191) && (dnIn <= 194) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cdIn >= 21) && (cdIn <= 22) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn >= 150) && (ttIn <= 156) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cuIn >= 57) && (cuIn <= 60) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cdIn >= 171) && (cdIn <= 172) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cdIn >= 242) && (cdIn <= 251) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cuIn >= 182) && (cuIn <= 183) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 37) && (dnIn <= 51) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cuIn >= 242) && (cuIn <= 243) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cdIn >= 127) && (cdIn <= 130) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (dnIn == 147) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (dnIn >= 66) && (dnIn <= 77) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (ttIn >= 250) && (ttIn <= 251) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (tcLoadOut == 6) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cdIn >= 180) && (cdIn <= 186) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (dnIn >= 126) && (dnIn <= 129)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (ttIn == 8) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (ttIn >= 141) && (ttIn <= 148) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 212) && (dnIn <= 224) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn >= 121) && (dnIn <= 122) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn >= 206) && (cuIn <= 207) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn >= 2) && (cuIn <= 5) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 0) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (cdIn >= 170) && (cdIn <= 189) ##3 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 170) && (cdIn <= 189) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 159) && (cdIn <= 185) ##4 (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 78) && (ttIn <= 79) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 88)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 25)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (ttIn >= 86) && (ttIn <= 88)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 89) && (cdIn <= 97) && (tcLoadOut == 3) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 176) && (cdIn <= 185) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (ttIn == 104)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 176) && (cuIn <= 193) && (tcLoadOut == 3) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 251) && (dnIn <= 252) && (tcLoadOut == 3) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 158) && (ttIn <= 207) ##3 (cdIn >= 6) && (cdIn <= 70) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 209) ##3 (cdIn >= 6) && (cdIn <= 70) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 80) && (cdIn <= 121) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 9) ##3 (cdIn >= 6) && (cdIn <= 70) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 10) ##3 (cdIn >= 6) && (cdIn <= 70) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 60) && (cuIn <= 120) ##3 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 106) && (cuIn <= 145) ##1 (cdIn >= 121) && (cdIn <= 159) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 13) && (dnIn <= 18) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 34) && (cdIn <= 41) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 13) && (dnIn <= 18) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 39) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 34) && (cdIn <= 41) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 39) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 83) && (cuIn <= 166) ##2 (cdIn >= 121) && (cdIn <= 159) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 164) && (dnIn <= 208) ##1 (cdIn >= 121) && (cdIn <= 159) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 117) && (ttIn <= 183) ##3 (tcLoadOut == 2) ##1 dnSel) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 80) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 117) && (ttIn <= 183) ##3 (tcLoadOut == 2) ##1 dnSel) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cdIn >= 107) && (cdIn <= 118)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 164)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 24) && (dnIn <= 28) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 95)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 150) && (dnIn <= 153) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 172) && (cdIn <= 173)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 172) && (cdIn <= 173)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 24) && (ttIn <= 26)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 118) && (cdIn <= 127)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 106)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 24) && (ttIn <= 26)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 118) && (cdIn <= 127)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 8) && (dnIn <= 13) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 79)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn >= 202) && (cuIn <= 204)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 164)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn >= 76) && (cuIn <= 87) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 76) && (cuIn <= 87) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 184) && (dnIn <= 191) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 73) && (dnIn <= 77) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 48) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcAddr == 9) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (dnIn >= 74) && (dnIn <= 77) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 13) && (cuIn <= 18) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn >= 184) && (dnIn <= 191) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn >= 59) && (cuIn <= 61) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn >= 89) && (cdIn <= 91) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn >= 227) && (cuIn <= 230) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 223) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 112) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 227) && (cuIn <= 230) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 59) && (cuIn <= 61) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 223) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn >= 13) && (cuIn <= 18) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 112) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn >= 73) && (dnIn <= 77) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (cuIn >= 200) && (cuIn <= 204)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (ttIn >= 95) && (ttIn <= 99) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 200) && (cuIn <= 204) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cuIn >= 30) && (cuIn <= 32) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (ttIn == 70) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 206) && (dnIn <= 211) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (dnIn >= 206) && (dnIn <= 211)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (ttIn >= 49) && (ttIn <= 52) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cdIn >= 92) && (cdIn <= 93) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cdIn >= 235) && (cdIn <= 236) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 113) && (cdIn <= 121) && (tcLoadOut == 8) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 106) && (cuIn <= 181) ##1 (cdIn >= 121) && (cdIn <= 159) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn >= 113) && (cdIn <= 121) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 123) && (ttIn <= 254) ##3 (tcLoadOut == 2) ##1 dnSel) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 123) && (ttIn <= 254) ##3 (tcLoadOut == 2) ##1 dnSel) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 167) && (cuIn <= 210) ##4 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 147) && (cuIn <= 156) && (tcLoadOut == 5)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 113) && (cuIn <= 115) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 112)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (tcAddr == 1) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 155) && (ttIn <= 158) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 72) && (cuIn <= 94) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) && (ttIn >= 161) && (ttIn <= 164) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 113) && (cuIn <= 115) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 158) && (dnIn <= 170) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 88) && (cdIn <= 89) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 158) && (dnIn <= 170) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn >= 147) && (cuIn <= 156)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 245) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 72) && (cuIn <= 94) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 88) && (cdIn <= 89) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 1) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 85) && (cdIn <= 101) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 97) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 4) && (ttIn <= 73) ##1 (cdIn >= 121) && (cdIn <= 159) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn >= 59) && (cuIn <= 65) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 127) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 118) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 240) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 243) && (cdIn <= 249) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 88) && (dnIn <= 94) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 234) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 19) && (cdIn <= 24) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 170) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn >= 47) && (cdIn <= 49)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn >= 63) && (cdIn <= 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 131) && (ttIn <= 150) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##3 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr == 13) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 188) ##2 (cdIn >= 121) && (cdIn <= 159) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn >= 212) && (cdIn <= 223)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 63) && (cdIn <= 74) && (tcLoadOut == 12) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn >= 227) && (cuIn <= 233) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 146) && (dnIn <= 165) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 18) && (ttIn <= 35) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn >= 196) && (cuIn <= 202) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 162) && (cdIn <= 164) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 5) && (dnIn <= 19) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 66) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn >= 6) && (ttIn <= 7) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn >= 85) && (dnIn <= 88) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn >= 43) && (cuIn <= 48) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn >= 221) && (dnIn <= 229) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 36) && (cdIn <= 38) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 137) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn >= 195) && (cuIn <= 196) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 112) && (cdIn <= 113) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 224) && (dnIn <= 229) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn >= 41) && (cuIn <= 43)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn >= 113) && (cuIn <= 121)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 112)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (dnIn >= 91) && (dnIn <= 119)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 112) && (tcAddr == 3)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (ttIn >= 86) && (ttIn <= 88)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 176) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 65)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn >= 222) && (cuIn <= 223)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn >= 226) && (cdIn <= 234) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn >= 86) && (ttIn <= 97) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn >= 15) && (cdIn <= 32) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 51) && (dnIn <= 101) ##2 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn >= 241) && (cuIn <= 250) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 125) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (tcLoadOut == 8) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 96) && (cdIn <= 97) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 156) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn >= 112) && (dnIn <= 123) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 214) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 213) && (cuIn <= 214) && (tcLoadOut == 12) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (ttIn >= 73) && (ttIn <= 78) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 234) && (cuIn <= 248) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 205) && (cdIn <= 212) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 209) && (ttIn <= 255) ##3 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (ttIn >= 43) && (ttIn <= 56) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##3 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (ttIn >= 240) && (ttIn <= 244)) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 78) ##3 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126) ##1 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255) ##2 (cdIn >= 121) && (cdIn <= 159) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 6) && (cuIn <= 10) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 121) && (dnIn <= 140) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 131) && (cuIn <= 140) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 153)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 208) && (cuIn <= 248) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 179) && (cuIn <= 182) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 27) && (dnIn <= 35) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 182)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 69) && (dnIn <= 93) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 227) && (ttIn <= 229)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 191)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 173) && (cdIn <= 176)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 148) && (dnIn <= 150)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 172) && (cuIn <= 178)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (dnIn == 62)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn >= 180) && (cdIn <= 182)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn >= 75) && (cdIn <= 76)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (dnIn >= 120) && (dnIn <= 130)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 5) ##2 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn >= 212) && (cdIn <= 216)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (dnIn >= 195) && (dnIn <= 196)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 53) ##3 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 150) && (dnIn <= 174) && (tcLoadOut == 12)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 20) && (cdIn <= 46) && (tcLoadOut == 12)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 73) ##3 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) (dnSel ##2 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 6) ##1 (tcLoadOut == 12)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 66) && (dnIn <= 125) ##2 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 187) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 23) && (cdIn <= 24) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 127) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##2 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 243) && (cdIn <= 245)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 244) && (dnIn <= 252)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 188) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 10)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 155) && (dnIn <= 168) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 130) && (cuIn <= 186) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 106) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##1 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 41) && (cdIn <= 45) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 190) && (dnIn <= 209) ##2 (ttIn >= 162) && (ttIn <= 169) ##2 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (ttIn == 188)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (dnIn == 244) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (ttIn >= 85) && (ttIn <= 86)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (ttIn >= 211) && (ttIn <= 213)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##1 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##1 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (ttIn >= 138) && (ttIn <= 139)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (ttIn == 147)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (cuIn >= 4) && (cuIn <= 8) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (ttIn >= 53) && (ttIn <= 55) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (cuIn >= 104) && (cuIn <= 111) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (cuIn >= 21) && (cuIn <= 22) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (ttIn == 81) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (ttIn >= 34) && (ttIn <= 35) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (cuIn >= 28) && (cuIn <= 30) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (dnIn >= 146) && (dnIn <= 148) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 !cdSel ##1 (tcAddr == 11)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cdIn >= 67) && (cdIn <= 68) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 28) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (ttIn >= 67) && (ttIn <= 71) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn >= 168) && (cuIn <= 177) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (dnIn == 107) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (ttIn >= 41) && (ttIn <= 44) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cuIn >= 250) && (cuIn <= 251) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##1 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (dnIn >= 35) && (dnIn <= 40) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (dnIn >= 33) && (dnIn <= 34) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (dnIn >= 41) && (dnIn <= 43) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cuIn == 231) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel ##1 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (ttIn >= 108) && (ttIn <= 110) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cdIn >= 203) && (cdIn <= 240) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn >= 9) && (ttIn <= 19) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 1) ##2 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn >= 164) && (cuIn <= 168) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 !ttSel ##1 (tcAddr == 3) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn >= 17) && (cuIn <= 18) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn >= 236) && (cdIn <= 247) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn >= 144) && (cdIn <= 145) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (dnIn >= 195) && (dnIn <= 197) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn >= 156) && (cuIn <= 159) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (ttIn >= 232) && (ttIn <= 235) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (tcLoadOut == 10) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn >= 139) && (cuIn <= 142) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcAddr == 14) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn >= 204) && (cuIn <= 205) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cdIn >= 59) && (cdIn <= 69) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (tcAddr == 10) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cuIn >= 130) && (cuIn <= 133) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (dnIn >= 143) && (dnIn <= 155) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cdIn >= 49) && (cdIn <= 50) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 191) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (dnIn >= 117) && (dnIn <= 120) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (ttIn >= 10) && (ttIn <= 23) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (ttIn >= 94) && (ttIn <= 97) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##1 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (dnIn >= 104) && (dnIn <= 109) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cuIn >= 249) && (cuIn <= 250) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 18) && (cdIn <= 19) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cdIn >= 236) && (cdIn <= 242) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cdIn >= 9) && (cdIn <= 12) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (ttIn >= 69) && (ttIn <= 70) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cuIn >= 148) && (cuIn <= 149) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (tcLoadOut >= 11) && (tcLoadOut <= 14) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cuIn >= 205) && (cuIn <= 207) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (ttIn >= 205) && (ttIn <= 211) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cuIn >= 66) && (cuIn <= 69) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 cdSel ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 42) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (tcLoadOut == 6) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 26) && (cdIn <= 27) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (dnIn >= 115) && (dnIn <= 118) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 82) && (dnIn <= 83) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (ttIn >= 59) && (ttIn <= 62) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (cuIn >= 18) && (cuIn <= 32)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (cuIn >= 166) && (cuIn <= 167)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 9) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn >= 24) && (dnIn <= 28) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (tcLoadOut >= 11) && (tcLoadOut <= 12)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 227) && (cdIn <= 234) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 117) ##1 dnSel ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn >= 227) && (cdIn <= 234) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (ttIn >= 219) && (ttIn <= 229)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 24) && (dnIn <= 28) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn == 9) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 117) ##1 (tcAddr == 6) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 231) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 104) && (cuIn <= 105) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn >= 98) && (cuIn <= 102) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 98) && (cuIn <= 102) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 62) && (cdIn <= 75) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (tcAddr == 0) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn >= 62) && (cdIn <= 75) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn >= 56) && (dnIn <= 58) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 148) && (dnIn <= 150) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn >= 162) && (cdIn <= 172) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 3) && (cuIn <= 9) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn >= 171) && (cuIn <= 176) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 96) && (ttIn <= 99) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn >= 15) && (cuIn <= 20) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 15) && (cuIn <= 20) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn >= 226) && (dnIn <= 242) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 226) && (dnIn <= 242) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn >= 169) && (cuIn <= 173) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 60) && (dnIn <= 62) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 98) && (cuIn <= 101) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 184) && (dnIn <= 198) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 29) && (cdIn <= 31) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn >= 184) && (dnIn <= 198) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn >= 29) && (cdIn <= 31) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn >= 207) && (dnIn <= 210) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn >= 64) && (dnIn <= 68) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn >= 11) && (dnIn <= 18) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcAddr == 8) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn >= 177) && (dnIn <= 180) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn >= 152) && (cuIn <= 155) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn >= 23) && (cuIn <= 24) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn >= 38) && (ttIn <= 41) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn >= 106) && (cuIn <= 108) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn >= 102) && (cuIn <= 104) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn >= 115) && (cdIn <= 117) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 7) ##1 (dnIn == 220) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcAddr == 8) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 120) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn >= 59) && (ttIn <= 60) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn >= 159) && (cuIn <= 178)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (tcAddr == 7)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn >= 187) && (dnIn <= 191)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn >= 22) && (cuIn <= 23)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 222) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn >= 33) && (dnIn <= 37)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 85) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn >= 90) && (cdIn <= 97)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn >= 225) && (cuIn <= 227)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 94) && (cuIn <= 95) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 140) && (dnIn <= 142) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 130) && (dnIn <= 135) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 130) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 101) && (cuIn <= 106) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 234) && (cuIn <= 248) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 41) && (cdIn <= 45) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 134) && (cdIn <= 144) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 39) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 60) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn >= 69) && (ttIn <= 71)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn >= 203) && (dnIn <= 213)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (tcAddr == 0)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn >= 226) && (cuIn <= 233) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 226) && (cuIn <= 233) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcAddr == 14) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 39) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 131) && (ttIn <= 142) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn >= 108) && (ttIn <= 114) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 211) && (ttIn <= 216) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 39) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 164) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 9) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 118) && (cdIn <= 127) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcLoadOut >= 3) && (tcLoadOut <= 4) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn >= 239) && (ttIn <= 249) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 91) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn >= 85) && (cdIn <= 86) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 159) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut >= 9) && (tcLoadOut <= 11) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn >= 154) && (cuIn <= 158) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 142) && (ttIn <= 143) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn >= 202) && (cuIn <= 204) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 25) && (cdIn <= 28) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 9) && (ttIn <= 14) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 60) && (dnIn <= 62) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 108) && (ttIn <= 109) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 33) && (dnIn <= 37) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn >= 104) && (cuIn <= 112) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 226) && (cdIn <= 227) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 105) && (dnIn <= 120) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 205) && (dnIn <= 206) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 101) && (cuIn <= 103) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut >= 9) && (tcLoadOut <= 11) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 12) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 181) && (dnIn <= 189) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 134) && (cdIn <= 141) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn >= 171) && (cuIn <= 174) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 42) && (dnIn <= 52) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 26) && (cdIn <= 53) ##3 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 28) && (dnIn <= 29) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 36) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 150) && (ttIn <= 154) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 229) && (cdIn <= 236) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn >= 2) && (ttIn <= 3)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (dnIn >= 43) && (dnIn <= 65)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (dnIn >= 119) && (dnIn <= 120)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 125) && (dnIn <= 129) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr >= 7) && (tcAddr <= 8) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn >= 208) && (cuIn <= 210)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn >= 227) && (cuIn <= 228)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn >= 48) && (ttIn <= 56)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (dnIn >= 6) && (dnIn <= 10)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 9) && (ttIn <= 19) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 216)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn >= 78) && (cdIn <= 82)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn >= 130) && (ttIn <= 138)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 143) && (dnIn <= 196) ##2 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 79) && (ttIn <= 91) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 143) && (ttIn <= 144) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 180) && (ttIn <= 184) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn >= 100) && (cuIn <= 120) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (tcLoadOut == 3) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 150) && (dnIn <= 251) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn >= 59) && (cdIn <= 61) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (tcAddr == 7) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn >= 174) && (cuIn <= 179) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn >= 188) && (ttIn <= 189) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn >= 59) && (dnIn <= 65) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn >= 27) && (dnIn <= 30) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 116) && (cdIn <= 181) ##2 (cuIn >= 88) && (cuIn <= 91) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 15) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn >= 60) && (cuIn <= 64) ##1 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (dnSel ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn >= 233) && (cdIn <= 238) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (ttIn >= 173) && (ttIn <= 176) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn >= 118) && (ttIn <= 129)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn >= 120) && (dnIn <= 129)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn >= 97) && (cdIn <= 101) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn >= 29) && (dnIn <= 39)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 154) && (cuIn <= 160) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn >= 232) && (cuIn <= 235) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn >= 208) && (cuIn <= 222) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn >= 107) && (dnIn <= 114) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 7) && (dnIn <= 15) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn >= 87) && (cdIn <= 97) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 109) && (cuIn <= 120) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn >= 167) && (cdIn <= 173) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn >= 196) && (cuIn <= 208) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 108) && (cdIn <= 155) ##2 (cuIn >= 88) && (cuIn <= 91) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 9) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (tcLoadOut == 4) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 158) && (dnIn <= 161) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 153) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn >= 196) && (cdIn <= 197) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 43) && (cdIn <= 47) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 202) && (cdIn <= 218) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (tcLoadOut == 5) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (ttIn >= 246) && (ttIn <= 248) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn >= 49) && (cdIn <= 50) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 81) ##3 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (ttIn >= 6) && (ttIn <= 11) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 165) && (ttIn <= 168) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 173) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61) ##3 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn >= 231) && (cdIn <= 233) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (ttIn == 54) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 54) && (dnIn <= 69) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 175) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 18) && (dnIn <= 24) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 243) && (dnIn <= 244) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 5) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 108) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 97) && (cdIn <= 177) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 18) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (cuIn >= 76) && (cuIn <= 79)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 67)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 180) && (dnIn <= 185) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (dnIn >= 180) && (dnIn <= 185)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcLoadOut >= 7) && (tcLoadOut <= 8)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 40) && (cuIn <= 41) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 113) && (cuIn <= 128) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (cuIn >= 113) && (cuIn <= 128)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (ttIn >= 227) && (ttIn <= 231)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 76) && (cuIn <= 79) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 150)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (cuIn >= 40) && (cuIn <= 41)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cdIn >= 145) && (cdIn <= 152)) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (ttIn >= 130) && (ttIn <= 131) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 186) ##3 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 30) && (cuIn <= 35) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 126) && (cdIn <= 182) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 37) && (dnIn <= 38) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 184)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn >= 7) && (ttIn <= 10)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn >= 141) && (ttIn <= 150)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) && (ttIn >= 106) && (ttIn <= 108) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 12)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 60)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn >= 173) && (cuIn <= 181)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn >= 10) && (dnIn <= 13)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (cuIn >= 35) && (cuIn <= 39)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (dnIn >= 155) && (dnIn <= 161)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (cdIn >= 149) && (cdIn <= 154)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (cuIn >= 43) && (cuIn <= 52)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (cdIn >= 101) && (cdIn <= 106)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (dnIn >= 95) && (dnIn <= 117)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (dnIn >= 34) && (dnIn <= 38)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 217) && (cuIn <= 219) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn >= 187) && (cuIn <= 196)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 204) && (cuIn <= 210) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 168) && (ttIn <= 169) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 123) && (ttIn <= 255) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (ttIn >= 60) && (ttIn <= 61)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn >= 48) && (dnIn <= 52)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 100) && (dnIn <= 108) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 38) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 134) && (cdIn <= 144) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn >= 21) && (cdIn <= 23) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn >= 214) && (dnIn <= 217)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn >= 209) && (dnIn <= 210)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 21) && (cdIn <= 23) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 205)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn >= 168) && (cuIn <= 169)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn >= 188) && (cuIn <= 190)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcAddr >= 12) && (tcAddr <= 15)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 96) && (ttIn <= 101) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 208) && (cuIn <= 216) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 61) && (cuIn <= 71) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 3) && (ttIn <= 22) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 237) && (ttIn <= 250) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 143) && (ttIn <= 144) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 155) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 182) && (dnIn <= 186) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 132) && (cdIn <= 139) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 233) && (ttIn <= 247) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 139) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn == 90) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 163) && (cuIn <= 176) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (tcAddr == 6) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 49) && (cdIn <= 53) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 128) && (ttIn <= 129) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 111) && (cdIn <= 113) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 79) && (ttIn <= 91) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 148) && (ttIn <= 154) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 132) && (cdIn <= 139) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 90) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 26) && (cdIn <= 30) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 49) && (cdIn <= 53) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn >= 193) && (cdIn <= 202) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 6) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 111) && (cdIn <= 113) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 144) && (cuIn <= 146) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 38) && (cdIn <= 39) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 26) && (cdIn <= 30) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 193) && (cdIn <= 202) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 38) && (cdIn <= 39) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 144) && (cuIn <= 146) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 163) && (cuIn <= 176) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn == 139) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 95) && (ttIn <= 96) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 138) && (cdIn <= 142) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 26) && (cdIn <= 39) ##2 (cuIn >= 136) && (cuIn <= 248) ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 184) && (cuIn <= 188) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 188) && (cuIn <= 195) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (dnIn >= 140) && (dnIn <= 141) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn >= 22) && (ttIn <= 26) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (cuIn >= 151) && (cuIn <= 152) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 144) && (dnIn <= 150) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (ttIn >= 213) && (ttIn <= 214) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (cdIn >= 83) && (cdIn <= 88) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 69) && (dnIn <= 75) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn >= 228) && (cdIn <= 242)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 26)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn >= 69) && (dnIn <= 71)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn >= 141) && (ttIn <= 144)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 146)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn >= 58) && (dnIn <= 59)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn >= 179) && (cuIn <= 183)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (tcLoadOut >= 7) && (tcLoadOut <= 8)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 59) && (cuIn <= 61) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn >= 98) && (cdIn <= 100)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (cuIn >= 140) && (cuIn <= 146) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn >= 245) && (ttIn <= 248)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn >= 41) && (cuIn <= 43) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (ttIn >= 234) && (ttIn <= 235) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 63)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (cdIn >= 101) && (cdIn <= 102) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn >= 34) && (ttIn <= 44)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 114) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (dnIn >= 57) && (dnIn <= 65) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 149) && (ttIn <= 151) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn >= 26) && (dnIn <= 27)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (dnIn >= 65) && (dnIn <= 77) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn >= 142) && (cdIn <= 144)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 11) && (dnIn <= 12) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (dnIn >= 92) && (dnIn <= 96) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 2) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 196) && (dnIn <= 197) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 2) && (cdIn <= 6) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 229) && (cdIn <= 236) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr == 13) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 106) && (cuIn <= 125) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 (dnIn >= 50) && (dnIn <= 53)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 226) && (cdIn <= 227) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 101) && (cuIn <= 103) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 45) && (cdIn <= 48) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 185) && (cdIn <= 197) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 83) && (dnIn <= 88) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 36) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 47) && (ttIn <= 48) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 24) && (cdIn <= 34) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 140) && (dnIn <= 141) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr == 15) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn >= 164) && (cuIn <= 172)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 151) && (cuIn <= 152) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 141) && (ttIn <= 142) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn >= 130) && (ttIn <= 138)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr == 15) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 151) && (cdIn <= 157) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn >= 241) && (cuIn <= 244)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 108) && (ttIn <= 109) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcAddr == 14)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn >= 223) && (cdIn <= 224)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn >= 104) && (cuIn <= 112) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 19) && (cdIn <= 24) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 208) && (cuIn <= 211) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 5) && (cdIn <= 26) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 105) && (dnIn <= 120) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 6) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 232) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 116) && (cdIn <= 117) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 40) && (cdIn <= 42) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 33) && (dnIn <= 37) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 6) && (dnIn <= 11) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 240) && (cdIn <= 250) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 7) && (dnIn <= 17) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 96) && (dnIn <= 105) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 232) && (dnIn <= 241) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 9) && (ttIn <= 14) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 163) && (cuIn <= 176) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 96) && (ttIn <= 101) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 68) && (cdIn <= 85) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 136) && (cuIn <= 138) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 143) && (cuIn <= 150) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 233) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 175) && (ttIn <= 176) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn >= 43) && (cuIn <= 47) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 130) && (cuIn <= 136) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn >= 212) && (cdIn <= 223)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##2 (cuIn >= 247) && (cuIn <= 253) ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (dnIn >= 43) && (dnIn <= 65)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 93) && (cuIn <= 94) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##2 (dnIn >= 3) && (dnIn <= 4) ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 88) && (dnIn <= 94) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 106) && (dnIn <= 125) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn >= 10) && (cdIn <= 14)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 233) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn >= 156) && (cuIn <= 164)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 103) && (cdIn <= 106) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (dnIn >= 225) && (dnIn <= 229)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (dnIn >= 6) && (dnIn <= 10)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn >= 78) && (cdIn <= 82)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 170) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn >= 195) && (cuIn <= 208) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##2 (cuIn == 216) ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 169) && (cdIn <= 171) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 1) && (cuIn <= 8) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn >= 48) && (ttIn <= 56)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn >= 24) && (ttIn <= 27)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##2 (cuIn == 123) ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn >= 202) && (cuIn <= 204) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn >= 112) && (cuIn <= 115) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##2 (cuIn >= 40) && (cuIn <= 41) ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 227) && (cdIn <= 242) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 211) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 108) && (ttIn <= 109) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn >= 172) && (cuIn <= 173) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn >= 86) && (cuIn <= 93) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (tcLoadOut == 6) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn >= 109) && (cuIn <= 111) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn >= 210) && (cuIn <= 213) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn == 35) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn >= 52) && (cuIn <= 54) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 164) && (cuIn <= 255) ##3 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##2 (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 12) ##3 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (ttIn >= 64) && (ttIn <= 67)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (cdIn == 227)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (ttIn >= 216) && (ttIn <= 221)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (cuIn >= 26) && (cuIn <= 28)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (cuIn >= 107) && (cuIn <= 112)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (dnIn >= 19) && (dnIn <= 22) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (dnIn >= 16) && (dnIn <= 19) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 85) && (cuIn <= 94) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (dnIn >= 10) && (dnIn <= 16) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cuIn >= 232) && (cuIn <= 240) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 144) && (dnIn <= 150) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn >= 6) && (ttIn <= 7) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn >= 119) && (cdIn <= 129) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (ttIn >= 183) && (ttIn <= 199) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn >= 144) && (dnIn <= 150) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn >= 59) && (cuIn <= 61) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (tcLoadOut >= 9) && (tcLoadOut <= 10) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn >= 188) && (cuIn <= 213) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 196) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 59) && (cuIn <= 61) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) && (ttIn >= 59) && (ttIn <= 61) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (ttIn >= 141) && (ttIn <= 144) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (ttIn >= 164) && (ttIn <= 169) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 188) && (cuIn <= 213) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 119) && (cdIn <= 129) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 149) && (dnIn <= 166) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn >= 60) && (cdIn <= 63) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 66) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn >= 239) && (cdIn <= 254) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cuIn >= 130) && (cuIn <= 138) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 72) && (cdIn <= 78) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cdIn >= 103) && (cdIn <= 111) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (dnIn >= 198) && (dnIn <= 206) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cuIn >= 54) && (cuIn <= 58) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cdIn >= 62) && (cdIn <= 67) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 166) && (dnIn <= 198) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn >= 119) && (ttIn <= 120) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cdIn >= 96) && (cdIn <= 103) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn >= 212) && (cuIn <= 219) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (dnIn >= 204) && (dnIn <= 213) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn >= 157) && (cdIn <= 181) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn >= 110) && (dnIn <= 111)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (dnIn >= 135) && (dnIn <= 136) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (tcLoadOut == 2) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (ttIn >= 222) && (ttIn <= 230) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn >= 245) && (dnIn <= 249)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (ttIn >= 71) && (ttIn <= 73) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (tcAddr == 12) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn >= 6) && (dnIn <= 7) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn >= 172) && (cuIn <= 173)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn >= 23) && (cuIn <= 28)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn >= 99) && (cdIn <= 113) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (tcAddr == 0) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 129) && (cdIn <= 158) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn >= 10) && (dnIn <= 19)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn >= 74) && (cdIn <= 75)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcAddr == 0) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (ttIn >= 113) && (ttIn <= 124) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cdIn >= 88) && (cdIn <= 92) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn >= 40) && (cuIn <= 46) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (ttIn >= 168) && (ttIn <= 173) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (tcLoadOut == 14) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn >= 164) && (ttIn <= 170) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (ttIn >= 44) && (ttIn <= 50) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcAddr == 12) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cuIn >= 71) && (cuIn <= 84) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn >= 120) && (cuIn <= 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cuIn >= 58) && (cuIn <= 65) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn >= 113) && (cdIn <= 123) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn >= 182) && (cdIn <= 184) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcLoadOut == 13) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 2)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 14)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn >= 18) && (ttIn <= 22) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn >= 237) && (dnIn <= 248) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn >= 132) && (ttIn <= 138)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn >= 203) && (cuIn <= 206)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 13)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn >= 175) && (ttIn <= 176)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn >= 220) && (dnIn <= 223) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 57) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn >= 26) && (ttIn <= 30)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cuIn >= 65) && (cuIn <= 92) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 35)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 50)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 39)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 99) && (dnIn <= 100)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 82)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 127) && (cdIn <= 159) ##3 (tcAddr >= 0) && (tcAddr <= 7) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 93) && (cdIn <= 158) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 119) && (cdIn <= 158) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn >= 43) && (cuIn <= 48) ##1 1) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn >= 71) && (cuIn <= 76) ##1 1) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn >= 128) && (cuIn <= 136) ##1 1) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 4) ##1 1) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 131) ##1 1) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 0) && (ttIn == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 0) && (ttIn == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (!cdSel && (ttIn == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) && (ttIn == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 0) && (ttIn == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 0) && (ttIn == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (!dnSel && (ttIn == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 156) && (dnIn <= 206) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 209) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 208) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 163) && (ttIn <= 209) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 162) && (ttIn <= 208) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 102) && (dnIn <= 155) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 63) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 100) && (ttIn <= 155) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 53) && (ttIn <= 104) ##1 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 54) && (ttIn <= 107) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 2) && (ttIn <= 73) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 61) && (ttIn <= 120) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 83) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 161) && (dnIn <= 200) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 2) && (ttIn <= 80) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##3 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 86) && (ttIn <= 158) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 82) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 148) && (ttIn <= 201) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 87) && (dnIn <= 172) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 83) && (ttIn <= 165) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 255) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 162) && (ttIn <= 255) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 79) && (dnIn <= 165) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 104) && (ttIn <= 177) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 169) && (ttIn <= 253) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 124) && (dnIn <= 254) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 255) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 188) && (cuIn <= 253) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 59) && (ttIn <= 111) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 194) && (cuIn <= 253) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 79) ##1 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 116) && (dnIn <= 254) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 133) && (ttIn <= 254) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##1 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 111) && (dnIn <= 182) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 127) && (ttIn <= 254) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 77) && (ttIn <= 118) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 80) && (ttIn <= 159) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 134) && (ttIn <= 253) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 80) && (ttIn <= 163) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 1) && (ttIn <= 125) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##3 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 53) && (ttIn <= 105) ##2 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 178) && (cuIn <= 247) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 10) ##1 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 167) && (cuIn <= 255) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 64) && (ttIn <= 123) ##1 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 64) && (ttIn <= 123) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 167) && (cuIn <= 253) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 3) && (ttIn <= 131) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 127) && (ttIn <= 255) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 123) && (ttIn <= 255) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 75) && (cuIn <= 159) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 254) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 6) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 6) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##3 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 6) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 255) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 176) && (dnIn <= 252) ##2 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 176) && (dnIn <= 254) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 125) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##1 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##1 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 119) && (ttIn <= 164) ##2 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 15) ##3 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 129) && (ttIn <= 189) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 218) && (cdIn <= 237) ##1 (cuIn == 26) && (tcAddr == 8) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 118) && (ttIn <= 164) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 119) && (ttIn <= 164) ##2 (tcAddr == 3) && (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 90) && (dnIn <= 135) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 77) && (ttIn <= 118) ##1 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 76) && (ttIn <= 117) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 26) && (cuIn <= 41) ##1 (cuIn == 26) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 146) && (dnIn <= 197) ##1 (cuIn == 26) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 83) && (cuIn <= 167) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 42) && (tcLoadOut == 1) ##4 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 253) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 34) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 144) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 20) && (tcLoadOut == 1) ##4 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 69) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 61) && (ttIn <= 119) ##2 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 15) ##4 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 140) && (dnIn <= 252) && (tcLoadOut == 1) ##1 (cuIn == 26) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 166) && (tcLoadOut == 1) ##4 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##4 (cuIn == 163)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##4 (cdIn == 29)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 218) && (tcLoadOut == 1) ##4 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 4) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 164) && (tcLoadOut == 1) ##4 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 203) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##4 (dnIn == 243)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 148) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 173) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 93) && (tcLoadOut == 1) ##4 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 189) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##4 (cuIn == 41)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 148) ##4 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##4 (cuIn == 91)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##4 (cdIn == 220)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##4 (tcLoadOut == 15)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##4 (cdIn == 74)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 179) && (tcLoadOut == 1) ##4 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 161) && (tcLoadOut == 1) ##4 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 140) && (dnIn <= 252) ##1 (cuIn == 26) && (tcAddr == 8) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 46) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 65) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##4 (cuIn == 48)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 140) && (tcLoadOut == 1) ##4 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##4 (cdIn == 224)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 154) ##4 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##4 (tcAddr == 4)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 27) && (tcLoadOut == 1) ##4 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##4 (dnIn == 208)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 137) ##4 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 12) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##4 (tcLoadOut == 12)) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 26) && (tcLoadOut == 1) ##4 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 107) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 26) ##3 !ttSel) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 12) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 96) && (ttIn <= 154) ##1 (cuIn == 26) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 161) ##1 (cuIn == 26) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 26) ##1 (cuIn == 26) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 161) && (dnIn <= 184) ##1 (cuIn == 26) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 140) && (dnIn <= 167) ##1 (cuIn == 26) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 133) ##2 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (ttIn == 251) ##2 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 84) ##2 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (ttIn == 225) ##2 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 100) ##2 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn == 3) ##1 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 238) ##2 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn == 28) ##2 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 155) ##2 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn == 96) ##1 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 158) ##2 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 44) && (cdIn <= 90) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 57) ##2 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 185) ##2 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (ttIn == 110) ##2 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn == 235) ##2 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn == 29) ##1 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (ttIn == 75) ##2 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cdIn == 91) ##1 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cdIn == 87) ##1 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 140) && (dnIn <= 161) ##1 (cuIn == 26) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 60) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn == 222) ##1 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn == 55) ##1 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (tcLoadOut == 4) ##1 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn == 109) ##1 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn == 107) ##1 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn == 70) ##1 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn == 73) ##1 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn == 88) ##1 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn == 217) ##1 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##3 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 140) && (dnIn <= 184) ##1 (cuIn == 26) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 142) && (ttIn <= 244) ##1 (dnIn >= 126) && (dnIn <= 252) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 78) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 81) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cuIn == 26) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 255) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 83) && (cuIn <= 166) ##2 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 52) && (cdIn <= 103) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 188) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 39) && (cdIn <= 78) ##1 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4) ##2 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 123) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 115) && (dnIn <= 126) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 125) && (cuIn <= 247) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 5) ##2 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 81) ##3 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 7) && (tcAddr <= 11) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) ##2 (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##3 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) ##2 (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##2 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 105) && (ttIn <= 156) ##2 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 10) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 9) && (tcLoadOut <= 11) ##2 (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 9) && (tcLoadOut <= 11) ##2 (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 59) && (cdIn <= 111) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 168) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 126) ##1 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##3 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 255) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 121) && (ttIn <= 184) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) (dnSel ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 67) && (cdIn <= 107) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 127) ##2 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) (cuSel ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##2 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 8) ##1 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##1 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 66) && (dnIn <= 126) ##2 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61) ##2 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 60) && (cdIn <= 121) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 60) && (cdIn <= 119) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) (cuSel ##1 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 82) && (dnIn <= 155) && (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 95)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 22) && (ttIn <= 244) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 226) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 60)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 62)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 207) && (dnIn <= 255) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 231)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 255) ##1 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 163) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 181)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 6)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 50)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 168) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##2 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 206)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcAddr == 2)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 104)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 153)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 148)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 189)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 85)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 172)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 190)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 96) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 176)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 72)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 26)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcAddr == 6)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 233)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 208)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 37)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 128) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 233) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 15) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 15) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 58) && (cdIn <= 81) && (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 79) ##2 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 173) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 94) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 67) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 7) && (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 178) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 130) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 7) && (tcAddr <= 15) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##3 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 8) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 95) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 224) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 167) && (cuIn <= 255) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 205) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 130) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 182) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 181) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 79) && (ttIn <= 166) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 211) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 62) && (cdIn <= 121) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 135) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 24) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 233) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 184) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 92) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 249) && (tcLoadOut == 2) ##1 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 116) && (cdIn <= 181) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##3 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 69) && (cdIn <= 113) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 2) && (tcAddr <= 4) && (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 255) ##3 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 67) && (cdIn <= 112) && (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 56) ##3 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 45) ##3 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 190) && (cuIn <= 255) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (dnIn >= 99) && (dnIn <= 220) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 1) ##3 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 99) && (dnIn <= 220) && (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 5) ##1 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) ##1 (tcLoadOut == 5)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) ##1 (cdIn == 249)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 121) && (ttIn <= 184) ##1 (tcLoadOut == 1) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) ##1 (cuIn == 76)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 188) ##3 (cdIn >= 6) && (cdIn <= 32) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 142) && (ttIn <= 244) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) ##1 (cuIn == 81)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) ##1 (cuIn == 59)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) ##1 (dnIn == 174)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) ##1 (dnIn == 86)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 176) && (ttIn <= 244) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) ##1 (cdIn == 215)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) ##1 (cdIn == 148)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 8) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 166) && (cdIn <= 255) ##2 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 179) && (dnIn <= 251) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 7) && (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 161) && (cuIn <= 250) && (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (cuIn >= 161) && (cuIn <= 250) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 9) && (tcAddr <= 12) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 182) && (cdIn <= 255) ##2 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 125) && (dnIn <= 251) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (cdIn >= 4) && (cdIn <= 23) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 52) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 68) && (dnIn <= 148) && (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (dnIn >= 68) && (dnIn <= 148) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 87) && (dnIn <= 172) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 23) && (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (tcAddr >= 3) && (tcAddr <= 7) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (cuIn == 76) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 7) && (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 158) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 255) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (ttIn == 171) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 48) && (tcLoadOut == 4) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (tcAddr >= 6) && (tcAddr <= 7) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 19) && (tcLoadOut == 4) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 131) && (tcLoadOut == 4) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 9) && (tcAddr <= 15) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 255) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 129) && (dnIn <= 252) ##2 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (cuIn == 200) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 10) ##1 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 2) && (tcLoadOut == 4) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 166) && (tcLoadOut == 4) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 200) && (tcLoadOut == 4) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (ttIn == 145) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 99) && (dnIn <= 152) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (ttIn == 131) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 134) && (tcLoadOut == 4) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##1 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (dnIn == 2) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (cdIn == 134) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (dnIn == 19) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 76) && (tcLoadOut == 4) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (dnIn == 131) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (cuIn == 166) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (cdIn == 48) ##1 1) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 9) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 8) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 98) && (cdIn <= 150) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 38) && (ttIn <= 76) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126) ##3 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 4) ##1 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 172) && (dnIn <= 251) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 2) && (dnIn <= 79) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 116) && (dnIn <= 182) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 38) ##1 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##1 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 104) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (dnIn == 118) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 82) && (dnIn <= 165) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 118) && (tcLoadOut == 1) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 95) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 1) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##3 (cuIn == 122)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 79) && (dnIn <= 165) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##3 (cuIn == 104)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 170) && (dnIn <= 255) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (dnIn == 252) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (ttIn >= 175) && (ttIn <= 249) ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cuIn == 109) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##3 (dnIn == 18)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##3 (cdIn == 49)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn >= 4) && (cdIn <= 61) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 20) && (tcLoadOut == 1) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 177) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 28) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 109) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cuIn == 42) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 30) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 137) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 17) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 2) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 202) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 214) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 123) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 98) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 21) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##3 (tcAddr == 10)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 140) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 98) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##3 (cuIn == 166)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 39) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cuIn == 10) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn >= 4) && (cdIn <= 87) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 109) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 237) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (dnIn == 166) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 80) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 42) && (tcLoadOut == 1) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 191) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 190) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 19) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 101) && (ttIn <= 110) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 172) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 201) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 108) && (cuIn <= 109) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 128) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 43) && (cdIn <= 87) && (tcLoadOut == 1) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 41) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 6) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 15) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 158) && (dnIn <= 167) && (tcLoadOut == 1) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 184) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cuIn == 182) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##3 (dnIn == 150)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 222) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcLoadOut == 8) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 121) && (cdIn <= 164) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn == 237) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (dnIn >= 174) && (dnIn <= 232) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 237) && (tcLoadOut == 1) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn >= 43) && (cdIn <= 87) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 237) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 238) && (tcLoadOut == 1) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 172) && (tcLoadOut == 1) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##3 (cdIn == 25)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 104) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 145) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 104) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 182) && (tcLoadOut == 1) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 213) && (tcLoadOut == 1) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##3 (dnIn == 83)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcLoadOut == 4) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 174) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn >= 43) && (cdIn <= 47) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (dnIn == 158) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (dnIn == 238) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel ##1 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 10) && (tcLoadOut == 1) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 109) && (tcLoadOut == 1) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##1 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 199) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 222) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cuIn == 213) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 145) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn == 20) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 166) && (tcLoadOut == 1) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (dnIn >= 158) && (dnIn <= 167) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn == 47) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 252) && (tcLoadOut == 1) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 43) && (cdIn <= 47) && (tcLoadOut == 1) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn == 172) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 158) && (tcLoadOut == 1) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 47) && (tcLoadOut == 1) ##3 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 93) && (dnIn <= 167) && (tcLoadOut == 1) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 175) && (tcLoadOut == 9) ##3 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (dnIn >= 146) && (dnIn <= 167) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 3) ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 130) && (dnIn <= 189) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (dnIn >= 114) && (dnIn <= 232) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn >= 4) && (cuIn <= 120) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (dnIn >= 96) && (dnIn <= 232) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (cuIn >= 230) && (cuIn <= 244) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn >= 135) && (dnIn <= 244) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (cuIn >= 171) && (cuIn <= 244) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (tcLoadOut >= 6) && (tcLoadOut <= 13) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 226) && (cuIn <= 228) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn >= 166) && (ttIn <= 211) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (ttIn == 252) ##3 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 15) && (ttIn <= 129) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (cuIn >= 206) && (cuIn <= 238) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 1) && (tcAddr <= 3) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 1) && (tcAddr <= 3) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 119) && (dnIn <= 249) && (tcLoadOut == 9) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn >= 29) && (cdIn <= 61) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 160) && (tcLoadOut == 9) ##3 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 96) && (ttIn <= 110) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 ttSel ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 140) && (dnIn <= 167) && (tcLoadOut == 1) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##3 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 5) ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 dnSel ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 146) && (dnIn <= 167) && (tcLoadOut == 1) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (dnIn >= 105) && (dnIn <= 167) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##1 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (dnIn >= 140) && (dnIn <= 195) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 !cuSel ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 15) && (ttIn <= 110) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 140) && (dnIn <= 195) && (tcLoadOut == 1) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 105) && (dnIn <= 167) && (tcLoadOut == 1) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (dnIn >= 140) && (dnIn <= 167) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (dnIn >= 93) && (dnIn <= 167) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (tcLoadOut == 0) ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn >= 195) && (dnIn <= 244) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 172) && (tcLoadOut == 9) ##3 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (cuIn == 230) ##1 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (tcLoadOut == 7) ##1 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn >= 229) && (dnIn <= 244) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (tcLoadOut >= 6) && (tcLoadOut <= 9) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (cdIn == 95) ##1 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 cuSel ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 119) && (dnIn <= 175) && (tcLoadOut == 9) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 223) && (cdIn <= 245) && (tcLoadOut == 9) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 81) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 101) && (ttIn <= 104) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (dnIn == 174) ##1 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 184) && (dnIn <= 255) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (cuIn == 17) ##1 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (cdIn == 202) ##1 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (tcAddr >= 4) && (tcAddr <= 5) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (tcAddr >= 11) && (tcAddr <= 15) ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 123) ##1 (tcLoadOut == 9) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn >= 213) && (dnIn <= 244) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 119) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (tcAddr == 12) ##1 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (tcAddr == 5) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn >= 166) && (ttIn <= 245) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (ttIn >= 38) && (ttIn <= 45) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (tcAddr >= 12) && (tcAddr <= 15) ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (tcAddr >= 9) && (tcAddr <= 15) ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (ttIn == 191) ##1 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (tcAddr >= 2) && (tcAddr <= 5) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 !ttSel ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (cuIn == 129) ##1 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 228) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (ttIn == 48) ##3 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (ttIn == 38) ##1 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (ttIn == 99) ##3 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 228) && (tcLoadOut == 9) ##3 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 96) && (ttIn <= 154) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 !dnSel ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 95) && (dnIn <= 119) && (tcLoadOut == 9) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 95) && (dnIn <= 185) && (tcLoadOut == 9) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 223) && (cdIn <= 225) && (tcLoadOut == 9) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (tcLoadOut >= 6) && (tcLoadOut <= 7) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (cuIn >= 129) && (cuIn <= 238) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn >= 178) && (dnIn <= 244) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 98) && (tcLoadOut == 9) ##3 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 dnSel ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 198) && (cuIn <= 251) && (tcLoadOut == 9) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 220) ##1 cdSel ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (dnIn == 104) ##1 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn >= 4) && (cdIn <= 117) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 210) && (cuIn <= 251) && (tcLoadOut == 9) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (cdIn == 77) ##1 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (tcAddr >= 1) && (tcAddr <= 5) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 223) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 38) && (ttIn <= 76) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 90) && (dnIn <= 176) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (ttIn >= 48) && (ttIn <= 61) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (dnIn == 140) ##1 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (cuIn >= 128) && (cuIn <= 238) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 220) ##1 cuSel ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 220) ##1 ttSel ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 119) && (tcLoadOut == 9) ##3 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 220) ##1 (tcLoadOut == 15) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 223) && (tcLoadOut == 9) ##3 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 113) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 96) && (ttIn <= 154) ##1 (cuIn == 26) && (tcAddr == 8) ##3 1) |-> (ttIn >= 0) && (ttIn <= 36));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcAddr == 7) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 67) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 1) && (cuIn <= 123) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 98) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 28) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (cuIn >= 222) && (cuIn <= 255) ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 188) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 188) ##1 (tcLoadOut == 9) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn >= 70) && (cuIn <= 120) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (cdIn >= 13) && (cdIn <= 121) ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 114) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 35) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 128) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 11) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 231) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 220) && (tcLoadOut == 0) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (ttIn >= 0) && (ttIn <= 84) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (dnIn >= 140) && (dnIn <= 174) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (cdIn >= 77) && (cdIn <= 95) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 121) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 127) ##3 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (cdIn >= 57) && (cdIn <= 95) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 4) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (cdIn == 144) ##2 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (dnIn >= 96) && (dnIn <= 174) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 11) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 251) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (ttIn >= 0) && (ttIn <= 38) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 !ttSel && (dnIn == 220) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (cuIn >= 222) && (cuIn <= 232) ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 !cdSel && (dnIn == 220) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 9) ##1 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 57) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 15) && (ttIn <= 204) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (ttIn == 239) ##2 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 2) ##3 (tcLoadOut == 12)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 190) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 196) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (tcAddr >= 13) && (tcAddr <= 15) ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 229) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (tcLoadOut == 5) ##2 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (cdIn >= 26) && (cdIn <= 95) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 37) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 ttSel ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 159) && (cdIn <= 185) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (ttIn == 217) ##2 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 42) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (cuIn >= 184) && (cuIn <= 255) ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 180) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 126) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn >= 59) && (cdIn <= 61) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 148) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 85) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 231) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (dnIn == 56) ##2 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 95) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) (dnSel ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn >= 141) && (ttIn <= 203) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (tcAddr >= 4) && (tcAddr <= 7) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 99) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (cdIn >= 42) && (cdIn <= 81) ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (cuIn == 39) ##2 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 118) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 127) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 101) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 172) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 206) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 120) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 59) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (ttIn >= 48) && (ttIn <= 140) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (cdIn >= 13) && (cdIn <= 46) ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 85) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (ttIn >= 0) && (ttIn <= 103) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 166) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (cdIn == 13) ##2 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn >= 4) && (cdIn <= 197) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 35) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 246) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 88) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (ttIn >= 0) && (ttIn <= 45) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 7) && (tcLoadOut == 1) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 244) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (tcAddr >= 0) && (tcAddr <= 5) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 10) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (cuIn >= 204) && (cuIn <= 255) ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (dnIn >= 148) && (dnIn <= 175) ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cdIn == 216)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##1 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 25) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 125) && (dnIn <= 187) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (dnIn == 150) ##2 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 144) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn == 117)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn == 103)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (ttIn >= 175) && (ttIn <= 201) ##2 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn == 88)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 26) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 107) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn == 215)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 4) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn == 55)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (ttIn == 173) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn == 15)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) (cuSel ##3 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn >= 59) && (cdIn <= 107) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 0) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 164) && (cuIn <= 255) ##1 (tcLoadOut == 9) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 126) && (cuIn <= 255) ##1 (tcLoadOut == 9) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 232) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 203) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 200) && (dnIn <= 255) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcAddr == 7) ##1 cuSel) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 242) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (cuIn == 225) ##2 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn == 176) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 163) && (cdIn <= 169) ##1 (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn == 106)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcAddr == 7) ##1 (tcAddr == 1)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (tcLoadOut == 8) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn == 47)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 174) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn == 70)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn >= 4) && (cuIn <= 244) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn >= 0) && (cuIn <= 244) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn == 54)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (ttIn == 180) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 15) && (ttIn <= 250) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 142) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (cdIn == 42) ##2 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn >= 141) && (ttIn <= 255) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##1 (ttIn == 186) ##2 1) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 3) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 92) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 255) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn == 39)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cdIn == 102)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 44) ##2 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn == 70)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 113) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (tcAddr >= 0) && (tcAddr <= 2) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 39) && (cdIn <= 78) ##3 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 80) && (ttIn <= 161) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 96) && (ttIn <= 250) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn == 240)) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcAddr == 7) && ttSel ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcAddr == 7) ##1 ttSel) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 232) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (tcAddr == 2) ##1 (tcLoadOut == 0) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (ttIn == 225) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn == 143) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (tcAddr == 2) ##3 (tcAddr == 1)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##2 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 165) && (cdIn <= 169) ##1 (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (ttIn == 193) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 3) && (ttIn <= 131) ##1 (dnIn == 220) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 50) ##1 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 139) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 185) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 115) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 5) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 148) && (cuIn <= 248) && (tcLoadOut == 2) ##1 (dnIn == 220) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 50) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (tcAddr == 2) ##2 cuSel ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 162) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 133) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 236) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (tcAddr == 2) ##3 cdSel) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn == 23) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 9) && (tcLoadOut <= 15) ##3 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 115) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 123) && (dnIn <= 187) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (tcAddr == 2) ##3 cuSel) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 80) ##1 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn >= 148) && (cuIn <= 248) ##1 (dnIn == 220) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 236) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (tcAddr == 2) ##1 !cuSel ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 103) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 157) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 80) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 6) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 143) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 206) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 244) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 6) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 254) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 75) && (ttIn <= 161) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 239) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 112) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 144) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 126) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 174) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 73) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 185) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 7) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 7) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 185) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (tcLoadOut == 4) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (tcLoadOut == 12) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 75) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 87) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 47) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 44) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 75) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 59) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 120) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 163) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 138) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 28) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 105) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 219) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 130) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 136) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 119) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 249) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (tcLoadOut == 10) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 212) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 85) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 74) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 175) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 119) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 26) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 140) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 106) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 7) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 76) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 20) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 188) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn >= 120) && (cuIn <= 244) ##1 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 111) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 224) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 61) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 144) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 6) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 163) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 63) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 253) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 216) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 119) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 224) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 20) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 26) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 150) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 7) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 63) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 188) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 13) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 13) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 174) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 150) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 55) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 181) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 249) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 59) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 26) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 61) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 74) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 176) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 216) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 63) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 138) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 61) ##1 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 7) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 55) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 130) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 186) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 65) && (cdIn <= 123) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 126) ##1 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 2) && (dnIn <= 121) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##1 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 37) ##1 (dnIn >= 191) && (dnIn <= 251) ##1 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 60) ##1 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 127) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 85) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 11) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 249) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcAddr == 2) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 109) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 221) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 6) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##1 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 6) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##1 (tcLoadOut == 2) && (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 177) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 39) && (cdIn <= 80) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 232) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 177) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 100) && (ttIn <= 155) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 71) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 40) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 82) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 125) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 136) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 223) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 38) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 237) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 223) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 164) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 144) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 239) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 83) && (cdIn <= 166) ##1 (tcLoadOut == 9) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 180) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 205) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 199) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 138) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 220) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 216) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 22) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 196) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 38) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 181) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 92) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 193) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 248) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##2 (ttIn == 11) ##2 !dnSel) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 182) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 113) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 196) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 69) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 56) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 35) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 137) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 183) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 22) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 19) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 46) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 134) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 86) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 63) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 184) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 147) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 230) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 141) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 18) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 156) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 254) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 26) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 83) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##1 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 120) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 10) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 10) ##2 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 134) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 14) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcAddr == 7) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 123) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 125) ##2 (ttIn == 11) ##2 !dnSel) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 9) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 6) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 85) && (dnIn <= 129) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 165) && (cdIn <= 176) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 3) && (ttIn <= 75) ##1 (dnIn == 220) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 18) ##2 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 134) && (cdIn <= 238) && (tcLoadOut == 2) ##1 (dnIn == 220) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn >= 134) && (cdIn <= 238) ##1 (dnIn == 220) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 128)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 80) && (ttIn <= 164) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 26)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 148)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 190) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 11)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 42)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 8)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 218)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 7) && (dnIn <= 90) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 192) && (tcLoadOut == 2) ##1 (dnIn == 220) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 186) && (cdIn <= 255) ##1 (tcLoadOut == 1) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 69)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 219)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 32) && (cdIn <= 57) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 26)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 109)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 247)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 113)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 47)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 19) && (cdIn <= 139) ##1 (tcLoadOut == 2) && (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 217)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 39) && (cdIn <= 78) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 168)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 139)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 188)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 71)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 255)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 86)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 54)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 129)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 4)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 125) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 104)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn >= 128) && (cuIn <= 192) ##1 (dnIn == 220) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 215)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 101)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 77)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 1)) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 58) && (cuIn <= 122) ##2 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn >= 156) && (cdIn <= 238) ##1 (dnIn == 220) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 118) && (ttIn <= 164) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 156) && (cdIn <= 238) && (tcLoadOut == 2) ##1 (dnIn == 220) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) (cdSel ##3 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4) ##2 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 23)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 21)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 139)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 236)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 55) && (cdIn <= 115) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 147)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 10)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 32)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 75)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 249)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 245)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 219)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 45)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 172)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 161)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 178)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 64)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (tcLoadOut == 7)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 150)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 115)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (tcAddr == 10)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 13) && (tcAddr <= 15) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (tcAddr == 3)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 28)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 70)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 173)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 165) && (cdIn <= 255) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 111)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 110)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 127) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 97)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (tcLoadOut == 3)) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 83) && (cdIn <= 121) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##1 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 61) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 118) && (ttIn <= 164) ##2 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 72) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 78) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 133) ##1 (tcLoadOut == 2) && (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 174) && (ttIn <= 255) ##1 (tcLoadOut == 2) && (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 126) ##3 (tcLoadOut == 12) ##1 cdSel) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) (cdSel ##2 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 64) && (cuIn <= 127) ##3 (tcLoadOut == 12) ##1 cdSel) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (cdIn == 194) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 3) && (ttIn <= 22) ##1 (dnIn == 220) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (tcLoadOut == 8) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 125) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 102) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (cdIn == 85) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 12) && (tcAddr <= 15) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 7) && (tcAddr <= 15) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (ttIn == 144) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (cuIn == 10) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (cuIn == 54) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (tcAddr >= 13) && (tcAddr <= 15) ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (dnIn == 141) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 127) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##2 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 148) && (tcLoadOut == 2) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (ttIn == 128) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##2 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (ttIn == 52) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (cuIn == 152) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 205) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 123) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 226) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 7) && (dnIn <= 108) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (dnIn == 242) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 85) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 96) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 148) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 134) && (cdIn <= 170) ##1 (dnIn == 220) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 230) && (ttIn <= 241) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##1 (tcLoadOut == 1) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 13) && (tcAddr <= 15) ##3 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (dnIn == 28) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (ttIn == 134) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 60) && (cdIn <= 121) ##1 (tcLoadOut == 9) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (dnIn == 44) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 248) && (tcLoadOut == 2) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 248) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (cdIn == 139) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (ttIn >= 52) && (ttIn <= 61) ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 58) && (ttIn <= 105) ##3 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (cdIn == 234) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 161) && (ttIn <= 208) ##1 (tcLoadOut == 1) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 99) ##3 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (ttIn == 39) ##2 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 164) && (cuIn <= 190) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 49) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 96) && (tcLoadOut == 2) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 149) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 226) && (tcLoadOut == 2) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 149) && (tcLoadOut == 2) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##3 (dnIn == 249)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 89) && (tcLoadOut == 2) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 51) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 3) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (dnIn >= 160) && (dnIn <= 252) ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 8) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##3 (tcLoadOut == 4)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 163) && (ttIn <= 209) ##1 (tcLoadOut == 1) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 9) && (tcAddr <= 15) && (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 207) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 48) && (cdIn <= 97) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 80) ##2 (ttIn == 11) ##2 !dnSel) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##3 (dnIn == 92)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 79) && (tcLoadOut == 2) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 78) ##2 (ttIn == 11) ##2 !dnSel) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##3 (dnIn == 143)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 0) && (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 233) && (tcLoadOut == 2) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##3 (cdIn == 162)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 170) && (tcLoadOut == 2) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 142) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##3 (cdIn == 255)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (dnIn >= 199) && (dnIn <= 252) ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 175) && (ttIn <= 253) ##1 (tcLoadOut == 2) && (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##3 (dnIn == 33)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 209) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 3) ##2 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 186) && (cdIn <= 255) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 216) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 163) && (cuIn <= 248) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 58) && (tcLoadOut == 2) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 65) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##3 (cdIn == 241)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 9) ##1 (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 57) ##3 (tcLoadOut == 12) ##1 cdSel) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 79) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##3 (cuIn == 146)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 233) && (tcLoadOut == 2) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 22) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 2) && (tcAddr <= 4) && (tcLoadOut == 2) ##1 (dnIn == 220) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 175) && (ttIn <= 206) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 60) && (tcLoadOut == 2) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 52) ##3 (tcLoadOut == 12) ##1 cdSel) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 233) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (tcAddr >= 2) && (tcAddr <= 4) ##1 (dnIn == 220) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 248) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 84) && (tcLoadOut == 2) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 37) ##1 (dnIn >= 158) && (dnIn <= 251) ##1 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 164) && (cuIn <= 188) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 49) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 189) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##3 (cdIn == 247)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##3 (cuIn == 158)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 170) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 192) && (tcLoadOut == 2) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 79) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 78) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 60) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 78) && (tcLoadOut == 2) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 32) && (tcLoadOut == 2) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 89) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 58) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 189) && (tcLoadOut == 2) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 233) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 192) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 32) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 84) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 71) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 186) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) && (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (tcAddr >= 8) && (tcAddr <= 15) ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (ttIn >= 24) && (ttIn <= 61) ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 76) && (cuIn <= 160) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (cuIn >= 164) && (cuIn <= 203) ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 9) && (tcAddr <= 12) && (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 129) && (cdIn <= 190) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 1) ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 166) && (ttIn <= 255) ##1 (tcLoadOut == 2) && (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 209) ##1 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) && (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (ttIn >= 24) && (ttIn <= 83) ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (tcLoadOut == 0) ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 0) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel && (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 49) ##3 (tcLoadOut == 12) ##1 cdSel) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 163) && (cdIn <= 255) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 119) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 166) && (cdIn <= 255) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 5) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 165) ##1 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 222) && (ttIn <= 238) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (cdIn >= 13) && (cdIn <= 85) ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 11) && (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) && (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (ttIn >= 24) && (ttIn <= 52) ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcLoadOut == 8)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 28)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (cdIn == 53) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 94)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 108)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 22) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 112)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 !cuSel ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 209) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 27)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 71)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 215)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 95)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 62) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 214) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 47)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 26) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 164) && (cdIn <= 255) ##1 (tcLoadOut == 1) ##2 (tcAddr == 7) ##1 1) |-> (tcLoadOut >= 3) && (tcLoadOut <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 53) && (tcLoadOut == 6) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 123)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 30) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 11) && cuSel ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 93)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 169)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 134)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 207)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcLoadOut == 6)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 237)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 145)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 185) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 206) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 180)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 64)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 59)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 37)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 152) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 53)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (ttIn == 172) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 255)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 136) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 170) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 208) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 212) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 3) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 50) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 5) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (cuIn >= 144) && (cuIn <= 193) ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (dnIn >= 42) && (dnIn <= 60) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 88)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 152)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 155)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (cuIn == 59) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcLoadOut == 11)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 96)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 153) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 150) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 248) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 96) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 42) && (dnIn <= 60) && (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 104) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 88) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 70) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 100) && (ttIn <= 155) ##2 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 8) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 140) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 42) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 75) && (ttIn <= 117) ##2 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel && (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcLoadOut == 3)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 45)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 69) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 8) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (dnIn == 53) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 18)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 53) && (tcLoadOut == 6) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 7)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 212)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 37) ##1 (dnIn >= 131) && (dnIn <= 251) ##1 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 148) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 59) && (tcLoadOut == 6) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 55) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 111) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 65) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 35) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 172) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 44) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 cuSel) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 143) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 96) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 1) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 186) && (cdIn <= 250) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 209) && (ttIn <= 255) ##1 (dnIn == 65) && (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 30) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 176) ##3 (tcLoadOut == 2)) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 28) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 38) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 225) && (tcLoadOut == 6) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 !ttSel ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 51) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 184) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 67) && (tcLoadOut == 6) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 209) && (ttIn <= 255) ##1 (tcAddr == 3) && (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 25) && (tcLoadOut == 6) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 229) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 11) ##1 (tcAddr == 13) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (dnIn == 3) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 227) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 97) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 49) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (cdIn == 138) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 16) && (ttIn <= 25) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 117) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 221) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (cuIn == 23) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 176) ##1 (tcAddr == 3) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcAddr == 4) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 176) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (cdIn >= 9) && (cdIn <= 94) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 13) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (cdIn == 67) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 67) && (tcLoadOut == 6) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 36) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 195) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 232) && (tcLoadOut == 6) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 138) && (tcLoadOut == 6) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 7) && (tcAddr <= 15) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 229) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 208) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 22) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (dnIn == 67) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 96) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 18) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 95) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 85) && (cdIn <= 139) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (cuIn == 166) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 173) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 15) && (ttIn <= 25) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 158) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 23) && (tcLoadOut == 6) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (tcAddr >= 0) && (tcAddr <= 4) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (dnIn == 25) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) && (tcAddr == 3) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 166) && (tcLoadOut == 6) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 64) && (ttIn <= 123) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 (tcAddr == 7)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 9) && (cdIn <= 94) && (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 176) ##1 dnSel ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 144) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 4) ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (cdIn == 225) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 83) && (cdIn <= 100) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 155) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 176) ##3 !cuSel) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 223) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 222) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 106) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 72) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 226) && (tcLoadOut == 6) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 170) && (cdIn <= 250) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 1) && (cuIn <= 86) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 15) ##2 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 125) && (cdIn <= 165) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 156) && (ttIn <= 207) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 176) ##3 !dnSel) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 176) ##1 cuSel ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 115) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 183) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 48) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 24) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 141) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 10) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 158) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 248) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 130) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##3 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn >= 203) && (ttIn <= 249) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 3) && (tcLoadOut == 6) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 17) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (dnIn == 226) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 98) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4) && (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 128) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 250) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 153) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 118) && (cdIn <= 253) && (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 81) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 156) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) && (dnIn == 65) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (cdIn == 232) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 146) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 182) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (ttIn == 86) ##3 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 60) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 203) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 185) && (cdIn <= 255) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 164) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 175) && (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 142) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 96) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 66) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 42) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 216) && (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 13) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 243) && (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 73) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 35) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 160) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 198) && (cdIn <= 255) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 250) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 158) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 35) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 158) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 187) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 224) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 93) && (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 20) && (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 158) && (ttIn <= 207) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 255) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 196) && (cuIn <= 254) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 168) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 9) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 216) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 243) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 92) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 54) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 232) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 241) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 182) && (cdIn <= 255) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 220) && (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 165) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 !cdSel ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 61) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcAddr == 15) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 187) && (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 175) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 119) && (cdIn <= 255) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 61) && (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 252) ##2 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 75) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 243) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 90) && (dnIn <= 169) && (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 9) && (tcAddr <= 15) ##2 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 92) && (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 20) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 93) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 75) && (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 220) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel && (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 176) ##2 !ttSel ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 176) ##2 (tcLoadOut == 0) ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (dnIn == 105) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 6)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (dnIn == 22) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 148)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (cuIn == 65) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (tcLoadOut == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (tcLoadOut == 10) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcAddr == 4)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (tcAddr == 7) && cdSel ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 103) && (tcLoadOut == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (cdIn == 5) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 107)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 !cuSel && (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (ttIn >= 24) && (ttIn <= 144) ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 35) && (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 165) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 220)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 236)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 1) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (tcAddr == 7) ##1 (dnIn == 232)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 63) ##3 (tcLoadOut == 12) ##1 cdSel) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 83) && (cuIn <= 166) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 80)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 83) && (cdIn <= 105) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 84)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (cdIn == 228) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 13) ##1 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 103) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (cuIn == 210) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 15) && (ttIn <= 22) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 176) ##2 !cuSel ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 134)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 71)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 55) && (cdIn <= 115) ##1 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (tcAddr == 7) ##1 (tcAddr == 10)) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 218)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 2) ##1 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (ttIn == 193) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (ttIn == 189) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 234) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 185) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##3 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 4)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255) ##2 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 134) ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 129) && (cdIn <= 188) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 185) && (cuIn <= 254) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcLoadOut == 15)) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 84) && (cdIn <= 167) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (tcAddr == 7) && ttSel ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 !dnSel && (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cuIn == 26)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 255) ##2 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (cuIn == 12) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cuIn == 102)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cuIn == 140)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cdIn == 63)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 82) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 3) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cuIn == 179)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (tcLoadOut == 8) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (ttIn == 73) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (cdIn == 44) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 156) && (ttIn <= 207) ##1 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 58) ##4 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 44) && (ttIn <= 82) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 1) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 34) && (tcLoadOut == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 8) && (tcLoadOut == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 55) && (cdIn <= 115) ##2 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cuIn == 165)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 0) && (tcLoadOut == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (ttIn == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 134) && (tcLoadOut == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 39) ##3 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 1) && (cuIn <= 85) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 101) && (tcLoadOut == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 5) ##2 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 1) ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 65) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 34) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 81) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 1) && (cuIn <= 96) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 134) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (tcLoadOut == 1)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 2) && (tcLoadOut == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (tcAddr == 0)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 45) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 8) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 60) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 1) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 203) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (dnIn == 112) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (cdIn == 191) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 230) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cuIn == 158)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (cdIn == 242) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (cuIn == 83) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (dnIn == 113) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##2 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 131) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 70) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 83) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 188) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 45) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (tcAddr == 3)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 81) && (tcLoadOut == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 189) && (tcLoadOut == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 81) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 0) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 12) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cuIn == 219)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cuIn == 223)) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 83) && (cdIn <= 166) ##2 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 182) && (cdIn <= 255) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 60) && (tcLoadOut == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (tcAddr == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 2) && (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 106) && (tcLoadOut == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 1) && (tcLoadOut == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 189) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 45) && (tcLoadOut == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) ##2 (dnIn == 3) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 106) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 81) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 128) && (cdIn <= 250) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 12) && (tcLoadOut == 2) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 101) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 12) && (tcAddr <= 15) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 72) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 88) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 102) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 223) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 200) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 38) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61) ##2 (ttIn == 11) ##2 !dnSel) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166) ##2 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 1) && (ttIn <= 13) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 156) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 125) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 153) && (dnIn <= 203) ##2 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 18) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 63) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 164) && (cuIn <= 255) ##2 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 83) && (cuIn <= 135) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 56) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 220) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 168) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 158) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 108) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 218) && (cuIn <= 254) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 39) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 189) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 155) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 37) ##1 (cuIn >= 136) && (cuIn <= 255) ##1 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 121) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 37) && cdSel ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 61) && (ttIn <= 120) ##3 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 60) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 163) && (cdIn <= 207) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cdIn == 162) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 158) && (cuIn <= 255) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 106) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##1 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 94) && (cdIn <= 145) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (dnIn == 93) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 239) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 156) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (dnIn == 96) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 182) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cuIn == 246) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 42) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 205) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 79) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 164) && (cdIn <= 255) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 13) && (tcAddr <= 15) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 172) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 104) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 140) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (ttIn == 78) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 153) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 158) && (cuIn <= 255) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 35) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 252) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 224) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 226) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 122) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 28) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 129) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 69) && (cuIn <= 130) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 165) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 13) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 181) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 18) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 228) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 85) && (cdIn <= 168) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 35) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 91) ##1 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 212) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 163) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##2 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 216) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) (cuSel ##1 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 177) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 4) && (tcLoadOut <= 5) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 182) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##3 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 21) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 243) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 166) && (cdIn <= 255) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 96) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 220) && (cuIn <= 254) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 139) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 4) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cdIn == 183) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 240) && (ttIn <= 255) ##2 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 173) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 45) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 92) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 82) && (dnIn <= 108) ##1 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 37) && ttSel ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 38) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 76) && (ttIn <= 117) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 7) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 9) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 50) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 8) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 184) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 195) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 141) ##1 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 164) && (cuIn <= 255) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (dnIn == 219) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cdIn == 167) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cuIn == 114) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 187) && (cdIn <= 210) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cuIn == 244) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 9) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (dnIn == 12) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cuIn == 158) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 163) && (cuIn <= 254) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (ttIn == 175) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 121) && (cdIn <= 255) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (dnIn == 37) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 57) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (dnIn == 195) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn == 57) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 7) && (tcLoadOut <= 15) && (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (tcLoadOut == 3) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 155) && (cuIn <= 253) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (dnIn >= 28) && (dnIn <= 229) ##1 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cdIn == 59) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 79) ##1 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cdIn == 180) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (dnIn == 208) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (ttIn == 247) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 83) && (cuIn <= 166) ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cdIn == 5) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 83) && (cuIn <= 162) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cdIn == 247) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cdIn == 21) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 147) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cdIn == 166) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cuIn == 117) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (tcAddr == 3) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 188) ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##2 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cuIn == 7) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (tcLoadOut == 8) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cuIn == 188) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 188) ##1 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cuIn == 37) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 9) && (tcAddr <= 15) ##3 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (ttIn == 94) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cdIn == 139) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (dnIn == 26) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (dnIn == 50) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (ttIn == 241) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cuIn == 100) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (ttIn == 201) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 106) && (dnIn <= 153) && (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cdIn == 142) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 147) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (ttIn == 136) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (ttIn == 173) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 58) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cuIn == 254) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 6) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (dnIn == 189) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 37) ##1 (cdIn >= 78) && (cdIn <= 162) ##1 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (dnIn >= 78) && (dnIn <= 136) ##1 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 108) && (cdIn <= 173) && (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 64) && (cuIn <= 127) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 235) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (ttIn == 196) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cdIn == 239) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (dnIn == 108) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cuIn == 2) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cdIn == 152) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 85) && (dnIn <= 158) && (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cdIn == 101) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 235) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (ttIn == 153) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (ttIn == 139) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 15) && (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 238) && (ttIn <= 255) ##2 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn == 59) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (dnIn == 216) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn >= 85) && (dnIn <= 158) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 59) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 101) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 49) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cdIn == 82) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 127) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 32) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 68) && (cuIn <= 131) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 186) && (cdIn <= 255) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn == 208) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cdIn == 151) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cdIn == 57) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 177) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 242)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 37) ##1 (cuIn >= 181) && (cuIn <= 255) ##1 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn == 125) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 208) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 17) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 232)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 191)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 82) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 199) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 115)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 125) && (cdIn <= 255) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 10) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 73) && (ttIn <= 142) ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 206) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 250)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 37) ##1 (cuIn >= 193) && (cuIn <= 255) ##1 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 52) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn == 239) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 159) && (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 78)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn == 23) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 129) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 158) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 220)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 155) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cdIn == 207) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 23) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 177) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 127) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 57) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 129) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 9) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 125) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185) ##2 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 105)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 159)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 119)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 115) && (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 191) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 119) && (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 61) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 144) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn == 158) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 9) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cdIn == 72) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 65) && (cuIn <= 128) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 172) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 239) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 220) && (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 37) ##2 (ttIn == 108)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 207) && (dnIn <= 255) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 242) && (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 136) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 127) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 5) && (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 72) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cdIn == 32) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 37) ##2 (tcAddr == 4) && (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 45) && (cuIn <= 95) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 22) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 136) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 61) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 127) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cdIn == 199) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 92)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 93) && (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cdIn == 140) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 191) && (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 156) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 151) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (ttIn == 182) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 93)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 8) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 22) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 144) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 255) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) && (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn >= 63) && (ttIn <= 131) ##1 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cdIn == 172) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 156) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn == 206) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12) && (tcAddr == 4)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 207) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 114) && (cuIn <= 172) ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn == 155) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 10) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn == 8) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 140) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn == 215) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 255) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 17) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 104) && (cdIn <= 177) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 215) && (tcLoadOut == 5) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn == 191) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 92) && (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn == 49) ##3 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) (cuSel ##2 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 87) && (ttIn <= 149) ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn >= 90) && (ttIn <= 131) ##1 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 156) && (dnIn <= 206) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 92) && (cdIn <= 145) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (tcAddr >= 3) && (tcAddr <= 5) ##1 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 232) && (ttIn <= 255) ##2 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 49) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 80) && (cdIn <= 121) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn >= 126) && (dnIn <= 252) ##1 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 60) && (cdIn <= 121) ##2 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) && (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 38) && (ttIn <= 76) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn >= 57) && (ttIn <= 113) ##1 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 153) && (dnIn <= 203) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 73) && (cuIn <= 150) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 99) && (cuIn <= 142) ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 70)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn == 216) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 153)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 37) ##1 (cdIn >= 0) && (cdIn <= 131) ##1 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 80) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 182) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 10)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 118)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 83) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 180) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 79) && (ttIn <= 118) ##3 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 48)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 78) && (ttIn <= 117) ##3 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 221)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 227) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 255) ##1 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255) ##1 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 125) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 8) && (dnIn <= 43) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 178) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 137)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 184)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 162)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##1 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 49) ##3 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 83) && (cuIn <= 166) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 184) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 103) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 17)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 183)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 65)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 109)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 229) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 189)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 106) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 15) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 78) && (ttIn <= 154) ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn == 44) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 224)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 193)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 192) && (cdIn <= 210) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 176) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 79) && (cuIn <= 164) ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 47) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn == 173) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 176)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 192) && (cdIn <= 209) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 194)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##1 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235) && (tcAddr == 7)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 101)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 98)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 39) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn == 113) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 191)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 186)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 47)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 15) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn == 48) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 26) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 175)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 3) && (cdIn <= 250) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 62) && (cdIn <= 124) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 181) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 87) && (ttIn <= 159) ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 255) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 12) && (tcAddr <= 15) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cuIn >= 0) && (cuIn <= 91) ##1 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) ##3 (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 163) && (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 231) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 128) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 69) && (dnIn <= 122) && (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn == 206) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) (dnSel ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 0) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn == 190) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 188) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn == 233) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 126) && (dnIn <= 193) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 245) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##1 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 237) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn == 251) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 141) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 185) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 85) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn >= 3) && (ttIn <= 113) ##1 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 75) && (cuIn <= 154) ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 26) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 95) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 154) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 116) && (cdIn <= 181) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn == 118) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 37) ##1 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (cuIn == 113)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (cuIn == 183)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcLoadOut == 5)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 125)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (cuIn == 106)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 164) && (cuIn <= 255) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 196)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 237)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 70)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 220)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 123)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (cuIn == 10)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (cuIn == 115)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 166)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 248)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (dnIn == 116)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 116) && (cdIn <= 181) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 46)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 129)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 130) && (dnIn <= 255) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (dnIn == 211)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 199) && (cdIn <= 210) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 182)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 37) && cuSel ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 82) && (ttIn <= 166) ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (dnIn == 85)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (cuIn == 242)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##1 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (cuIn == 144)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##1 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (dnIn == 50)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 42)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (cuIn == 22)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##2 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (dnIn == 131)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 117) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (cuIn == 250)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 228)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn >= 197) && (cdIn <= 251) ##1 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn >= 171) && (cdIn <= 251) ##1 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 255) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 116) && (cdIn <= 181) ##1 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (dnIn == 252)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 129) && (dnIn <= 255) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 2)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##3 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (cuIn == 18)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (dnIn == 7)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (cdIn == 200)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 141)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 164) && (cuIn <= 255) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (dnIn == 90)) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 111) && (cdIn <= 177) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 185) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 73) && (cuIn <= 112) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 255) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 69) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 150) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 26) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 158) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 55) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166) ##1 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 73) && (cuIn <= 111) ##1 (tcLoadOut == 6) ##2 (tcAddr == 7) ##1 1) |-> (ttIn >= 165) && (ttIn <= 209));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 22) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 170) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 58) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 80) && (ttIn <= 163) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 188) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 13) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 255) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 5) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cdIn == 170) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 79) && (ttIn <= 118) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cdIn == 63) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (tcLoadOut == 12)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cuIn == 0) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 125) && (dnIn <= 184) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 5) ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (ttIn == 104)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (ttIn == 47)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (tcAddr == 7)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (dnIn == 92) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) && (tcLoadOut == 12) ##1 (tcAddr == 8)) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (ttIn == 229)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn == 234) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn == 65) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 8) && (dnIn <= 55) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (ttIn == 44)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 10) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn == 29) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn == 131) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 174) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 109) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 158) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 75) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (ttIn == 62)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 127) ##2 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cuIn == 249) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 144) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (ttIn == 159)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 59) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) && (ttIn == 108) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 126) ##3 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 80) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 138) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 193) && (cdIn <= 221) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (ttIn == 177)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cdIn == 182) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (ttIn == 94)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (ttIn == 126)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (tcLoadOut == 14) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (ttIn == 10)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 64) && (cuIn <= 127) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 7) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (ttIn == 73)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (cdIn == 68)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cuIn == 174) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 249) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn == 132) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cuIn == 91) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##1 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (ttIn == 132)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (cdIn == 52)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cdIn == 64) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cuIn == 124) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (dnIn == 90) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##3 (tcLoadOut == 5)) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn == 13) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn == 57) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cuIn == 57) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 253) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 83) && (cuIn <= 131) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn == 150) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cuIn == 148) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn == 156) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (dnIn == 175) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn == 126) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn == 8) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cuIn == 202) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cdIn == 251) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 133) && (cuIn <= 184) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cdIn == 21) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 156) && (dnIn <= 206) ##1 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cdIn == 91) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn == 23) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cdIn == 242) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cdIn == 145) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 165) && (cdIn <= 255) ##4 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 1) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cuIn == 32) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##1 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 123) ##3 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cuIn == 211) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (dnIn == 173) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn == 172) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cdIn == 195) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 123) ##2 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (dnIn == 194) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 11) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (dnIn == 191) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 133) && (cuIn <= 184) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cuIn == 60) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cuIn == 66) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cuIn == 48) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cdIn == 70) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (cdIn == 54) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 219) && (ttIn <= 255) ##2 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (ttIn == 207) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##1 (dnIn == 154) ##2 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 7) && (tcAddr <= 15) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 64) && (cuIn <= 128) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 125) && (dnIn <= 187) ##2 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 82) ##3 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 254) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 64) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 83) && (cdIn <= 166) ##1 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 125) && (dnIn <= 181) ##2 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cdIn == 172) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cuIn == 165) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 60) ##2 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cdIn == 171) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cuIn == 182) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 78) ##2 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (dnIn == 238) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 1) && (tcAddr <= 3) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (dnIn == 189) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##3 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (ttIn == 216) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 118) && (ttIn <= 164) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (dnIn == 77) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cuIn == 121) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (dnIn == 28) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cuIn == 69) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cuIn == 243) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 87) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cdIn == 32) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 4) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (dnIn == 199) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##3 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 63) ##3 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (tcLoadOut == 9) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cuIn == 183) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (ttIn == 78) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cuIn == 172) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cuIn == 107) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 130) && (cuIn <= 184) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 130) && (cuIn <= 184) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (ttIn == 202) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cdIn == 125) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (dnIn == 50) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (dnIn == 114) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cdIn == 92) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 195) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cuIn == 242) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 13) && (tcAddr <= 15) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cuIn == 84) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cdIn == 58) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 255) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (ttIn == 251) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (ttIn == 198) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (ttIn == 250) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cuIn == 233) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcAddr == 2) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cdIn == 149) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (ttIn == 35) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (tcLoadOut == 6) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (ttIn == 13) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cdIn == 200) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cuIn == 175) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (ttIn == 108) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cdIn == 206) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (dnIn == 3) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cdIn == 89) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (dnIn == 225) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cdIn == 127) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 51) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (dnIn == 100) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cuIn == 93) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cdIn == 52) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (tcLoadOut == 14) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (cdIn == 220) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cuIn == 85) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 64) && (cuIn <= 127) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cuIn == 199) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 203) && (cdIn <= 225) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cuIn == 13) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cdIn == 175) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 93) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 196) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 170) && (cdIn <= 185) ##4 (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 172) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 233) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 37) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 37) ##1 (dnIn >= 162) && (dnIn <= 208) ##1 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 57) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 36) && (dnIn <= 111) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 88) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cdIn == 69) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cuIn == 36) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cdIn == 6) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cdIn == 196) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cdIn == 109) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 3) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 18) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 2) && (dnIn <= 88) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 115) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 77) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 141) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 40) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cuIn == 64) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 190) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cdIn == 130) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cuIn == 185) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cdIn == 186) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 237) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 164) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cuIn == 99) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cuIn == 135) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 95) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cuIn == 220) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 172) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 76) && (ttIn <= 117) ##1 (tcLoadOut == 9) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (dnIn == 129)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 186) && (ttIn <= 255) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 224)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 176) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##2 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 7) ##1 (tcAddr == 6) ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (dnIn == 126)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 204) && (cdIn <= 220) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cdIn == 23) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (dnIn == 2)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 9) && (cuIn <= 81) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 10)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (ttIn == 80) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (ttIn == 148) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 7) && (tcAddr == 5) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (ttIn == 141) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cdIn == 87) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (dnIn == 76)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 47)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 224) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 8) && (dnIn <= 86) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 164)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 57)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cdIn == 26) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 48) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 122) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 79) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 88) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 !dnSel && (dnIn == 7) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 224)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cdIn == 12) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 71) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 190) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 212)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 76) && (ttIn <= 117) ##3 (cdIn >= 77) && (cdIn <= 149) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (dnIn == 65)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 2) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cdIn == 180) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 195) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 190) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 209) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (ttIn == 28) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cdIn == 106) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 206) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 7) ##2 cdSel ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 125) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 115) && (dnIn <= 129) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cdIn == 49) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (ttIn == 103) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 56) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 164)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (ttIn == 24) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 188) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 10) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 5) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 223) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 253)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) && (ttIn >= 4) && (ttIn <= 245) ##1 (dnIn == 7) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cdIn == 158) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (ttIn == 253) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 121) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 176) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 207) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 1) ##1 (dnIn == 7) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##2 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 130) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 187) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cdIn == 210) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 7) ##1 !ttSel ##2 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (ttIn == 131) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cdIn == 19) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 200) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 170) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 !ttSel && (dnIn == 7) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 185) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 85) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 214) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 132) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 134) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 176) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 151) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 24) && (cdIn <= 97) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 131) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 214) && (cuIn <= 221) ##3 !cdSel) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 141) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 36) && (dnIn <= 70) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 142) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 212) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 6) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 11) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 249) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##1 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 2) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 !ttSel && (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 76) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 196) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 185) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 24) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 255) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 39) && (ttIn <= 70) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 59) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 214) && (cuIn <= 221) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 1) ##1 (tcLoadOut == 0) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 19) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 1) ##1 !cdSel ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 1) ##2 dnSel) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 24) && (cdIn <= 45) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 208) && (cuIn <= 245) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 174) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 1) && (tcLoadOut == 5) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 123) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 47) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 221) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 82) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 89) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 1) ##2 (tcLoadOut == 5)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 43) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr == 15) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 4) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 49) && (cdIn <= 60) ##3 (tcAddr == 14) ##1 !ttSel) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 36) && (dnIn <= 165) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 41) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 48) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 255) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 1) ##2 (tcAddr == 5)) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 154) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 1) ##1 !cuSel ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 2) ##3 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 1) ##1 (tcAddr == 14) ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 1) ##2 cuSel) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 5) ##2 !ttSel) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 1) ##1 !ttSel ##1 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 2) && (cdIn <= 48) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 55) && (dnIn <= 70) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 176) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 48) && (ttIn <= 70) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 106) && (cuIn <= 245) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 70) && (dnIn <= 165) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##3 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 144) && (cuIn <= 232) && (tcLoadOut == 3) ##2 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 7) && (tcLoadOut == 3) ##2 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 136) && (cuIn <= 245) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 134) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 11) && (ttIn <= 48) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 !dnSel ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##2 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 21) && (ttIn <= 48) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr >= 12) && (tcAddr <= 15) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 177) && (cuIn <= 221) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##1 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 48) && (ttIn <= 90) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 134) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 11) && (ttIn <= 70) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 59) ##3 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr >= 13) && (tcAddr <= 15) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 185) && (cuIn <= 245) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 207) && (ttIn <= 255) ##2 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr >= 8) && (tcAddr <= 15) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 85) && (dnIn <= 170) ##2 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 60) && (cdIn <= 121) ##1 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 61) ##3 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 88) && (dnIn <= 170) ##2 (ttIn == 11) ##2 1) |-> (ttIn >= 118) && (ttIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 144) && (cuIn <= 193) && (tcLoadOut == 3) ##2 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 8) && (dnIn <= 121) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 21) && (ttIn <= 90) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 144) && (cuIn <= 176) && (tcLoadOut == 3) ##2 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 48) && (cdIn <= 97) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 220) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 11) && (ttIn <= 113) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 0) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 249) && (dnIn <= 251) && (tcLoadOut == 3) ##2 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 163) && (cuIn <= 232) && (tcLoadOut == 3) ##2 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 100) && (ttIn <= 155) ##1 (tcLoadOut == 9) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 220) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 212) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##3 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##3 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 109) && (ttIn <= 159) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 !ttSel ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 11) && (ttIn <= 104) ##1 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 212) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 118) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 185) && (ttIn <= 255) ##1 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 132) && (tcLoadOut == 3) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 255) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 251) && (tcLoadOut == 3) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (tcLoadOut == 3) ##2 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 240) && (tcLoadOut == 3) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 205) && (tcLoadOut == 3) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 100) && (tcLoadOut == 3) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 255) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 207) && (dnIn <= 255) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 190) && (cuIn <= 255) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 155) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 97) && (tcLoadOut == 3) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 78) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 79) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 98) && (cuIn <= 181) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 53) && (tcLoadOut == 3) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 252) && (tcLoadOut == 3) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 176) && (tcLoadOut == 3) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 57) && (ttIn <= 115) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 63) ##2 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 241) && (dnIn <= 252) && (tcLoadOut == 3) ##2 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 207) && (dnIn <= 255) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 89) && (tcLoadOut == 3) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##1 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 134) && (tcLoadOut == 3) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 4) && (tcLoadOut == 3) ##2 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 193) && (tcLoadOut == 3) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 113) && (tcLoadOut == 3) ##4 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 190) && (cuIn <= 255) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (ttIn == 86)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 159) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (ttIn == 63)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 111) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 196) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 185) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##3 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 176) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 6) && (ttIn == 228)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 172) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 127) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 88) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 92) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 203) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 138) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 67) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 49) && (cdIn <= 53) ##2 (tcAddr == 1) ##2 1) |-> (ttIn >= 156) && (ttIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 199) && (tcAddr == 7)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 166) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 221) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 77) && (ttIn <= 118) ##1 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 161) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 221) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 20) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 7) && (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 161) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 118) && (dnIn <= 135) ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##1 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 165) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 165) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 164) && (cdIn <= 255) ##2 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 9) ##2 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 170) && (ttIn <= 255) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 12) && (tcLoadOut <= 15) ##3 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 254) ##1 (dnIn == 7) ##2 (tcAddr == 2) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 255) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 63) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 64) && (ttIn <= 123) ##3 (cdIn >= 77) && (cdIn <= 149) ##1 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 64) && (ttIn <= 123) ##1 (tcLoadOut == 9) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 255) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 100) && (ttIn <= 155) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 64) && (ttIn <= 123) ##1 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 255) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 255) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 169) && (dnIn <= 254) ##1 (dnIn == 7) ##2 (tcAddr == 2) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 255) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##1 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##3 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 63) && (ttIn <= 111) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 141) && (dnIn <= 245) ##1 (dnIn == 7) ##2 (tcAddr == 2) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 2) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 63) && (cdIn <= 125) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 63) && (cdIn <= 125) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 184) && (ttIn <= 255) ##3 (cdIn >= 6) && (cdIn <= 32) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 43) && (cdIn <= 60) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 43) && (cdIn <= 60) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) (!cuSel ##3 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##3 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 39) && (cdIn <= 78) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 39) && (cdIn <= 78) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) && (ttIn >= 4) && (ttIn <= 135) ##1 (dnIn == 7) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 80) ##3 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) && (ttIn >= 80) && (ttIn <= 159) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 41) && (cdIn <= 61) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 9) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 83) && (cuIn <= 166) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 255) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 41) && (cdIn <= 61) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 9) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##1 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 15) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 82) && (ttIn <= 165) ##2 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 53) && (ttIn <= 104) ##1 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 99) ##2 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 57) && (cdIn <= 119) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 57) && (cdIn <= 119) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 5) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 7) && (tcAddr <= 15) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 83) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 166) && (ttIn <= 255) ##3 (cdIn >= 6) && (cdIn <= 32) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 164) && (ttIn <= 255) ##3 (cdIn >= 6) && (cdIn <= 32) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 212) && (ttIn <= 254) ##4 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 38) && (cdIn <= 49) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 119) && (ttIn <= 182) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 87) && (cuIn <= 166) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 43) && (cdIn <= 50) ##2 (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 19) && (dnIn <= 40) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 43) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 83) ##3 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 254) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 7) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 19) && (dnIn <= 40) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 38) && (cdIn <= 49) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 43) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 87) && (cuIn <= 166) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 43) && (cdIn <= 50) ##2 (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61) ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 169) && (dnIn <= 254) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 7) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61) ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 48) && (cdIn <= 60) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 78) ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 200) && (dnIn <= 255) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 158) && (ttIn <= 207) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 47) && (cdIn <= 61) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 43) && (cdIn <= 51) ##2 (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 72) ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 83) ##1 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 48) && (cdIn <= 60) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##1 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 100) && (ttIn <= 164) ##1 (tcLoadOut == 12) && (tcAddr == 2) ##3 1) |-> (ttIn >= 208) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 47) && (cdIn <= 61) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##3 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 43) && (cdIn <= 51) ##2 (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##4 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel ##1 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 56) ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel && (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 211) && (ttIn <= 254) ##4 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 99) ##1 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 123) ##1 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 78) ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 56) ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 72) ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 193) && (ttIn <= 255) ##3 (cdIn >= 6) && (cdIn <= 32) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 118) && (ttIn <= 164) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 205) && (ttIn <= 254) ##4 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut == 2)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 116) && (dnIn <= 182) ##2 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##4 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 64) && (ttIn <= 123) ##1 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (dnIn >= 111) && (dnIn <= 169) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (dnIn >= 111) && (dnIn <= 148) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 31) && (cdIn <= 60) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 150) && (cdIn <= 252) && (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) && (cdIn >= 150) && (cdIn <= 252) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255) ##4 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 166) && (ttIn <= 255) ##1 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcAddr == 0) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 !dnSel && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 178) && (dnIn <= 245) ##1 (dnIn == 7) ##2 (tcAddr == 2) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 31) && (cdIn <= 60) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (dnIn == 7) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##1 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 1) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) && (cdIn >= 172) && (cdIn <= 252) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) ##1 (tcAddr == 5)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) ##1 (tcAddr == 5)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 55) && (cdIn <= 115) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 18) && (dnIn <= 35) ##3 (tcLoadOut == 2) ##1 dnSel) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 78) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 18) && (dnIn <= 35) ##3 (tcLoadOut == 2) ##1 dnSel) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) ##1 ttSel) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 26) && (cdIn <= 49) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 116) && (cdIn <= 181) ##3 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##1 (tcLoadOut == 4) ##1 (tcAddr == 8)) |-> (ttIn >= 76) && (ttIn <= 117));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) ##1 (dnIn == 191)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) ##1 (dnIn == 191)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 13) ##1 (dnIn == 7) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 38) && (ttIn <= 76) ##2 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 37) && (ttIn <= 75) ##3 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 18) && (dnIn <= 35) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 209) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 7) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 145) && (cdIn <= 255) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 7) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##3 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 55) && (cdIn <= 115) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 95) && (dnIn <= 145) ##2 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) ##1 cuSel) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 185) ##2 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (dnIn >= 82) && (dnIn <= 148) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 18) && (dnIn <= 35) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 83) ##2 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 172) && (cdIn <= 252) && (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) ##1 cuSel) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 184) && (dnIn <= 255) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 7) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) ##1 ttSel) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) && (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 41) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 148) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 78) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 84) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 34) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 155) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 155) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 13) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 250) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 12) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 78) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 94) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 149) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 18) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 79) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 50) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 115) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 203) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 148) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) && (tcAddr == 5) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 89) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 158) && (cuIn <= 255) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 216) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 32) && (cdIn <= 61) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 49) && (cdIn <= 62) ##2 (tcLoadOut == 12) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 34) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 12) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 186) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 216) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 58) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 58) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 59) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 7) && (dnIn <= 108) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 160) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 84) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 115) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 255) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 212) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 186) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 203) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 94) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 160) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) && (tcAddr == 5) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 18) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 41) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 102) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 149) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 250) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 156) && (ttIn <= 207) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 50) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 212) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 102) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 59) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) && (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 89) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 13) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn >= 3) && (ttIn <= 131) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 32) && (cdIn <= 61) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 83) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) && (cuIn >= 91) && (cuIn <= 173) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 51) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 15) ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 117) && (ttIn <= 183) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 10) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 91) && (cuIn <= 173) && (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 117) && (ttIn <= 183) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 255) ##2 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 15) ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) (cuSel ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 248) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn >= 3) && (ttIn <= 115) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 13) ##3 (tcAddr == 2) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 64) && (ttIn <= 123) ##2 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 76) && (ttIn <= 117) ##1 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 79) && (cuIn <= 161) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##2 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 79) && (cuIn <= 161) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn >= 35) && (cuIn <= 36) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn >= 138) && (cuIn <= 139) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 134) && (ttIn <= 193) ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 35) && (ttIn <= 73) ##1 (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 35) && (ttIn <= 73) ##1 (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255) ##2 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 166) && (ttIn <= 254) ##4 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 88) ##4 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 134) && (ttIn <= 193) ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 4) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 156) && (cuIn <= 206) ##3 (cdIn >= 6) && (cdIn <= 32) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 164) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 166) && (ttIn <= 255) ##4 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 5) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 166) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 156) && (ttIn <= 207) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 156) && (ttIn <= 207) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 121) ##4 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 165) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 255) ##3 (cdIn >= 6) && (cdIn <= 32) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 164) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 166) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 7) && (dnIn <= 90) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 165) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 99) ##3 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 190) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 209) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 79) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 209) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 190) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##2 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 79) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 128) && (cdIn <= 250) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 19) ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 7) && (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166) ##1 (tcLoadOut == 9) ##3 (tcAddr == 12)) |-> (ttIn >= 210) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 120) && (ttIn <= 182) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcAddr >= 1) && (tcAddr <= 3) ##1 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 167) && (cuIn <= 251) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 79) ##4 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##3 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn >= 118) && (dnIn <= 242) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 186) && (ttIn <= 255) ##4 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 81) && (cuIn <= 163) ##1 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 19) ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 14) ##1 (dnIn == 7) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) (!cuSel ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 74) && (cuIn <= 158) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) && (tcAddr >= 5) && (tcAddr <= 7) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 118) && (dnIn <= 242) && (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 98)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cdIn == 183)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 150) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (ttIn == 221)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 168) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 178)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcAddr == 3) ##1 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn == 208)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 153)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 150)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 44)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcAddr == 7)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn >= 2) && (cuIn <= 250) ##1 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 140) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 26)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 172)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 17) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 245)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 173)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 185)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (tcAddr == 12)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (tcAddr == 1)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 24) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 44)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 13) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 76) && (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 227)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 28) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (tcAddr >= 4) && (tcAddr <= 10) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn == 204)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 54) && (ttIn <= 99) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 24)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) && (ttIn >= 4) && (ttIn <= 70) ##1 (dnIn == 7) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 47) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 163) && (cuIn <= 248) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 126)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 76) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 127) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn == 202)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 250) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 146) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 127) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 212) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 cuSel ##1 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cdIn == 118)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 cdSel ##1 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cdIn == 238)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 60) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 134) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 146) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cdIn == 107)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 212) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 227)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 126)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 60) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn == 76) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 85)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 229)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 173)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 99)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 118)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn >= 123) && (cuIn <= 250) ##1 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 55)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 245)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##2 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 252) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 153)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn == 148) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 178)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 55)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 128)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 172)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcLoadOut >= 7) && (tcLoadOut <= 15) ##1 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 90) && (ttIn <= 173) ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 153) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 127)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 228)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcAddr == 7)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 26)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (ttIn == 93)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 99)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 8) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) && (dnIn >= 0) && (dnIn <= 76) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 185)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 98)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 24)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 127)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn >= 121) && (cdIn <= 159) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 85)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 108) && (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 118)) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 228)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 128)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 90) && (ttIn <= 173) ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 150)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 148) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 229)) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##3 (dnIn >= 215) && (dnIn <= 243)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##3 (cdIn >= 189) && (cdIn <= 205)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn == 178) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 212) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 191) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 164) && (ttIn <= 207) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 191) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel ##1 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 7) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (dnIn == 74) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 236) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 32) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 89) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (ttIn >= 2) && (ttIn <= 113) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn == 219) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 63) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##3 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 110) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 212) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcAddr == 10) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcLoadOut >= 9) && (tcLoadOut <= 15) ##1 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn == 25) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 6) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 73) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 184) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn == 227) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (dnIn == 192) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn == 212) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 13) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel && (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 107) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 229) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 89) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 249) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 45) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 129) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn == 13) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 194) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 89) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (tcAddr >= 6) && (tcAddr <= 10) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 197) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 254) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn == 61) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 65) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 184) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cuIn >= 8) && (cuIn <= 38) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 229) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 59) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 126) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 13) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 230) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 61) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 39) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 57) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (tcAddr >= 7) && (tcAddr <= 10) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 77) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 91) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 135) && (dnIn <= 176) ##3 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 18) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (dnIn == 40) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (dnIn == 77) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn == 57) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcLoadOut >= 12) && (tcLoadOut <= 15) ##1 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 179) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn == 230) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 201) && (ttIn <= 253) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 212) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (dnIn >= 70) && (dnIn <= 120) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 19) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 77) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn == 87) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 227) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 201) && (ttIn <= 253) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 56) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 32) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 4) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcLoadOut == 13) ##1 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61) ##4 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 13) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 25) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 219) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 243) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 87) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 201) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 249) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 164) && (ttIn <= 207) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 194) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 243) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 77) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 56) ##1 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn == 59) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 201) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 45) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 39) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 56) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 126) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 73) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 178) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 254) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 236) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 77) && (tcAddr == 3) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn == 18) ##2 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cdIn == 27) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cdIn == 45) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (ttIn == 99) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (ttIn == 103) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##2 (cdIn >= 6) && (cdIn <= 70) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 81) ##3 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 27) ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 38) ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn >= 85) && (cdIn <= 139) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 38) ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 68) && (cuIn <= 147) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 8) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 187) ##3 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 122) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn >= 0) && (ttIn <= 78) ##1 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 184) && (ttIn <= 255) ##2 (cdIn >= 6) && (cdIn <= 70) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn >= 179) && (cuIn <= 244) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 164) && (cuIn <= 255) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 7) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 179) && (cuIn <= 244) && (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (ttIn >= 12) && (ttIn <= 100) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 255) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 202) && (cdIn <= 210) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cdIn == 157) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 85) && (cdIn <= 139) && (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 190) && (cuIn <= 255) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 27) ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (ttIn >= 48) && (ttIn <= 84) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 196) && (cuIn <= 247) ##1 (dnIn == 7) ##2 (tcAddr == 2) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 106) && (cuIn <= 181) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 122) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 99) ##3 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (cuIn == 204)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (ttIn == 49) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (tcLoadOut >= 8) && (tcLoadOut <= 12) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (ttIn >= 12) && (ttIn <= 75) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (ttIn == 109) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (dnIn == 7)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cdIn == 111) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cdIn == 118) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 106) && (cuIn <= 145) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 255) ##3 (cdIn >= 6) && (cdIn <= 70) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 7) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 165) && (cuIn <= 185) && (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 4) && (ttIn <= 70) ##1 (dnIn == 7) ##2 (tcAddr == 2) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 184) && (dnIn <= 255) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (cuIn == 106)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cdIn == 85) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (cuIn == 80)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cuIn >= 8) && (cuIn <= 65) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (cuIn == 54)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 121) && (ttIn <= 255) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (dnIn == 211)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (dnIn == 185)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cdIn == 235) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (dnIn == 206)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (dnIn == 193)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) && (ttIn >= 48) && (ttIn <= 94) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cdIn == 93) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cdIn == 14) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (ttIn == 52) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cdIn == 188) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 200) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 204) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cdIn == 236) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 211) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 17) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 2) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (ttIn == 21) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn >= 179) && (cuIn <= 185) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cuIn >= 8) && (cuIn <= 95) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (ttIn == 116) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn >= 0) && (ttIn <= 107) ##1 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (ttIn >= 80) && (ttIn <= 116) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (cuIn == 200)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 44) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cdIn >= 21) && (cdIn <= 32) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn >= 165) && (cuIn <= 185) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 206) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 193) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 185) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cdIn == 92) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (dnIn == 2)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 106) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (cuIn == 238)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (ttIn == 183) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cdIn == 205) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 238) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 166) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 54) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (dnIn == 131)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (dnIn == 51)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn >= 101) && (cdIn <= 139) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (cuIn == 44)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 179) && (cuIn <= 185) && (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 80) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 121) && (ttIn <= 255) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (ttIn == 95) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 80) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 100) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 101) && (cdIn <= 139) && (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (cuIn == 100)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (ttIn == 10) ##1 1) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (cuIn == 166)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 4) && (dnIn == 17)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 131) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 51) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 47) ##2 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##3 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 10) ##3 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 62) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 5) ##1 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##2 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (ttIn >= 67) && (ttIn <= 116) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##1 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 115) && (cuIn <= 181) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) && (ttIn >= 69) && (ttIn <= 136) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 55) && (cdIn <= 115) ##1 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 132) && (tcLoadOut == 8) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 221) && (tcLoadOut == 8) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 65) && (cuIn <= 121) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 137) && (cuIn <= 254) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 124) && (cuIn <= 255) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##3 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (ttIn == 100) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (ttIn >= 2) && (ttIn <= 61) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn == 46) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 75) && (tcLoadOut == 8) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 51) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 123) && (ttIn <= 254) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 121) && (tcLoadOut == 8) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (cdIn >= 108) && (cdIn <= 171) ##2 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 9) && (ttIn <= 69) ##1 (dnIn == 7) ##2 (tcAddr == 2) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 126) && (cuIn <= 255) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##1 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cuIn >= 8) && (cuIn <= 126) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 137) && (cuIn <= 173) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 46) && (tcLoadOut == 8) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 125) && (dnIn <= 187) ##3 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 123) && (ttIn <= 254) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 161) && (tcLoadOut == 8) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn == 121) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn == 132) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (tcLoadOut >= 9) && (tcLoadOut <= 12) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn == 221) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn == 75) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn == 161) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn == 184) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn == 148) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 148) && (tcLoadOut == 8) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) && dnSel ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 43) && (ttIn <= 69) ##1 (dnIn == 7) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 184) && (tcLoadOut == 8) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn == 35) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && dnSel ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##2 (tcLoadOut == 14)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 9) ##3 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 95) && (dnIn <= 145) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 8) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 7) && (tcAddr <= 15) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 12) && (tcAddr <= 15) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 60) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 39) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn == 37) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##2 (cdIn == 236)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 110) && (dnIn <= 153) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 166) && (ttIn <= 255) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##2 (cdIn == 58)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##2 (cdIn == 32)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 202) && (cdIn <= 226) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##2 (tcAddr == 5) && (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 37) && (tcLoadOut == 8) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 248) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 35) && (tcLoadOut == 8) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (dnIn >= 0) && (dnIn <= 120) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (tcLoadOut >= 7) && (tcLoadOut <= 15) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (ttIn == 34) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##2 (cuIn == 137)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 166) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn == 113) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 55) && (cdIn <= 115) ##1 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##2 (tcLoadOut == 11) && (tcAddr == 5)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##3 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (tcAddr >= 7) && (tcAddr <= 15) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 13) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 113) && (tcLoadOut == 8) ##2 1) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 143) && (ttIn <= 249) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 3) && (dnIn <= 78) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 195) && (ttIn <= 255) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (tcLoadOut == 0) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && cdSel ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 154) && (dnIn <= 204) ##3 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 99) ##2 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 126) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 100) && (ttIn <= 155) ##4 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 171) && (cuIn <= 254) ##3 (cdIn >= 6) && (cdIn <= 70) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 195) && (ttIn <= 255) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 7) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 202) && (cdIn <= 218) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 187) && (cuIn <= 254) ##3 (cdIn >= 6) && (cdIn <= 70) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 27) && (dnIn <= 52) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 !ttSel ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 !cuSel ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##2 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 116) && (cdIn <= 181) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 184) && (ttIn <= 255) ##1 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##1 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 163) && (cuIn <= 255) ##3 (cdIn >= 6) && (cdIn <= 70) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 200) && (dnIn <= 255) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 184) && (ttIn <= 255) ##1 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 87) && (dnIn <= 172) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 9) && (cuIn <= 110) && (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (ttIn >= 3) && (ttIn <= 116) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 48) ##3 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn >= 9) && (cuIn <= 110) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 1) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 3) && (dnIn <= 41) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185) ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 4) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 184) && (ttIn <= 255) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 7) && (dnIn <= 135) && (tcLoadOut == 3) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185) ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcAddr >= 0) && (tcAddr <= 2) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##1 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && ttSel ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 164) && (dnIn <= 208) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##3 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 7) && (dnIn <= 135) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 3) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 60) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4) ##1 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 4) && (cdIn <= 39) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##2 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 9) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 86) && (dnIn <= 169) ##3 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 2) ##2 (cdIn >= 6) && (cdIn <= 70) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 184) && (dnIn <= 255) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 158) && (dnIn <= 204) ##3 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 9) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 182) && (cdIn <= 255) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 38) ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 39) && (tcLoadOut == 3) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 51) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 4) && (ttIn <= 135) ##1 (dnIn == 7) ##2 (tcAddr == 2) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 44) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn == 47) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 89) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 118) && (ttIn <= 164) ##1 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 85) && (dnIn <= 170) ##3 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 105) && (cuIn <= 158) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 113) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 40)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 57)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 177)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 3) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 120)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 147)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 26)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 108) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 233) ##2 !cuSel) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 167)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 113) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 190) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 106) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn == 131) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 7) && (dnIn <= 251) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 213) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 249) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 255) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 60) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 60) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 47) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 131) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 170) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 19)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 128) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 113) && (cuIn <= 232) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 35)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 82)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 170) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 32) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn == 170) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 155) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 128) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 158) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 218)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcLoadOut == 2)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 170) && (cdIn <= 250) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 158) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 88) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 233) && (tcLoadOut == 0) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 205)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn == 158) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 176) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 74) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 53) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn == 251) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 128) && (cdIn <= 170) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 26) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 72) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 4) && (tcLoadOut <= 5) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 115) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 26) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 89) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 113) && (cuIn <= 232) && (tcLoadOut == 3) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 7) && (dnIn <= 251) && (tcLoadOut == 3) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 88) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 19) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcLoadOut >= 6) && (tcLoadOut <= 9) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 233) ##2 !ttSel) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 57) && (cuIn <= 120) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 115) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 213) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 85) && (cdIn <= 168) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 10) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 32) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 94) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 48) && (cdIn <= 97) ##1 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 93) && (dnIn <= 130) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 53) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 74) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 251) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 4) && (tcLoadOut <= 5) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 !ttSel && (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 176) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 94) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 166) && (cdIn <= 255) ##3 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##3 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 3) && (dnIn <= 84) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 203) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 255) ##2 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 125) && (ttIn <= 255) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 11) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 118) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (cdIn >= 85) && (cdIn <= 166) ##2 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 166) && (cdIn <= 255) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 14) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 221) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 174) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 247) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 2) ##1 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 186) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 4) && (cdIn <= 97) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 81)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 43) && (tcAddr == 5)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 82) && (dnIn <= 164) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cdIn == 101)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 101) && (tcLoadOut == 5)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 213) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 47) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 177)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 216) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 89) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 70) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 174) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn >= 3) && (ttIn <= 45) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 85) && (tcLoadOut == 5)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 121) && (tcLoadOut == 5)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 148) && (tcLoadOut == 5)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn == 57)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 2) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 57) && (tcLoadOut == 5)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 152) && (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 197) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn == 121)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 29) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cdIn == 148)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn == 85)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 165) ##1 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 156) && (dnIn <= 206) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 59) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (dnIn == 155)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 36) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 97) && (tcLoadOut == 3) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 82) && (tcLoadOut == 5)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 15) ##1 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 101) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 57) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 155) && (tcLoadOut == 5)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 116) && (cdIn <= 181) ##2 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) && (ttIn == 164) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 147) && (tcLoadOut == 5)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 156) && (tcLoadOut == 5)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 159) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 60) && (tcLoadOut == 3) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 39) && (ttIn <= 75) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 123) && (cuIn <= 251) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 177) && (tcLoadOut == 5)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 147)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 113) && (tcLoadOut == 5)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 81) && (tcLoadOut == 5)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) && (ttIn == 237) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) && (ttIn == 50) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 103) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 223) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) && (ttIn == 48) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 11) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cdIn == 82)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 40) && (ttIn <= 76) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 101) && (cuIn <= 177) ##1 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) && (ttIn == 161) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 47) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 156)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 227) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 5) && (cuIn == 113)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 205) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 243) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 4) && (cdIn <= 60) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 249) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 69) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 27) ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 85) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 156) && (dnIn <= 207) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 65) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 43) && (cdIn == 152)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 245) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) && (ttIn == 14) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 72) && (cdIn <= 139) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 174) && (cuIn <= 253) ##3 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cdIn >= 126) && (cdIn <= 129) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 178) && (dnIn <= 254) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 12) && (tcLoadOut <= 13) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 79) ##2 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 81) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 90) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 1) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 41) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 40) && (ttIn <= 78) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 ttSel ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 80) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##3 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 121) && (cdIn <= 185) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) && (ttIn >= 4) && (ttIn <= 73) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 250) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 0) && (cuIn <= 42) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) && (ttIn == 111) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 184) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 7) ##3 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel ##3 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 22) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 2) && (cdIn <= 114) ##1 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 255) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 163) && (cuIn <= 255) ##2 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) && (ttIn == 21) ##4 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) (!ttSel && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 48) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn >= 3) && (ttIn <= 22) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 148) && (cuIn <= 177) ##1 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (ttIn >= 81) && (ttIn <= 137) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 240) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##2 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 60) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 131) && (dnIn <= 135) ##2 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 233) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 83) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 88) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 116) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 150) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 113) && (cdIn <= 173) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 2) && (ttIn <= 59) ##4 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 24) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 118) && (cuIn <= 165) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 109) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 164) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 40) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 105) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 171) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 19) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 0) && (cuIn <= 47) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) (cdSel ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel ##2 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 123) && (ttIn <= 255) ##3 (tcLoadOut == 2) ##1 (tcAddr == 9)) |-> (ttIn >= 37) && (ttIn <= 75));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 107)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcLoadOut == 1)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 47)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 136) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 53)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 74) && (dnIn == 65) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 13) && (tcAddr <= 15) ##3 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 196) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 162) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 34) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 46) && (ttIn <= 97) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 203)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 65) && (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 4) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 144)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 18) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 138)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 63) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 164) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 108) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 146) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 237) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 60) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 34)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 6) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 251) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 108) && (cdIn <= 173) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 6) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcAddr == 0) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 35) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 141) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 19) ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 74) && (tcAddr == 3) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 9) && (ttIn <= 126) ##1 (dnIn == 7) ##2 (tcAddr == 2) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 196)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 6) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 253)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (ttIn >= 81) && (ttIn <= 161) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 227) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) && (ttIn >= 4) && (ttIn <= 136) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 49)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 39) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 104)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 212)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 10) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 176) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcAddr == 6)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 186) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 172) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 140) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 1) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 63) && (tcLoadOut == 12) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cdIn >= 126) && (cdIn <= 140) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 165) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 185) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 77) && (dnIn <= 143) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 27) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 5) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 71) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 146) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 19) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 202) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 48)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 134) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 164)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 223)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 141) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 154) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 189) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 212) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 188) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 74) && (tcLoadOut == 12) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 6)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 251)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 212) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 188) && (tcLoadOut == 12) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 90) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 154) ##1 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (cuSel ##3 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 126) ##1 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 131) ##3 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 228)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 65)) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 15) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 255) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 26) && (tcLoadOut == 12) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 26) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 196) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 210) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 57) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 2) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 95) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 194) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 1) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##3 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 155) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 246) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 (tcAddr == 9)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 (tcLoadOut == 0)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 55) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 15) ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 74) ##1 (tcAddr == 8)) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 35) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 48) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 224) && (tcLoadOut == 12) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 125) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 143) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 211) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 231) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 163) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 88) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 143) && (tcLoadOut == 12) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166) ##1 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 229) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 !ttSel && (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 206) ##3 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4) ##2 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 9) && (tcLoadOut <= 15) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 36) && (cdIn <= 76) ##3 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 163) && (tcLoadOut == 12) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 13) && (tcLoadOut == 12) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 1) && (cuIn <= 111) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 49) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn == 206) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 85) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 24) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 37) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 42) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 !cdSel && (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 158) && (cuIn <= 248) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 !cuSel) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 5) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 87) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 !dnSel) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 224) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcAddr >= 0) && (tcAddr <= 6) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 82) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 221) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 43) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 187) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 5) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 67) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##2 (cdIn >= 6) && (cdIn <= 70) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 195) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 163) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 7) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 143) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcAddr == 4) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 5) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 229) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcAddr >= 0) && (tcAddr <= 4) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 13) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 !ttSel) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn == 151) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) (cuSel ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 87) && (tcLoadOut == 12) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 96) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 39) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 134) && (dnIn <= 253) ##3 (cdIn >= 6) && (cdIn <= 32) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 100) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn == 166) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 2) && (dnIn <= 125) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 194) && (cuIn <= 253) ##3 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 172) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 12) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 209) ##1 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 1) && (cuIn <= 88) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 255) ##3 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 134) && (dnIn <= 254) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 80) ##1 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 226) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 233) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 87) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 165) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr >= 6) && (tcAddr <= 9) ##1 (cuIn == 233) ##2 1) |-> (dnIn >= 66) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 59) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 36) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 159) && (dnIn <= 206) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcAddr >= 0) && (tcAddr <= 5) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 192) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn == 22) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 155) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 200) && (dnIn <= 255) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) (cdSel ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 67) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 112) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 7) ##3 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (cdSel ##1 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn == 173) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 124) && (cdIn <= 255) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 120) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn == 203) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 70) && (cuIn <= 131) ##4 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##2 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 127) ##4 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) (!cuSel ##2 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 243) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 165) ##2 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn == 232) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 150) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 46) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 132) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 170) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 188) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 113) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 168) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 212) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 34) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 38) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 13) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 130) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn == 180) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 229) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 45) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn == 79) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn == 91) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn == 59) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 18) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 148) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 233) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 224) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn == 102) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 149) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 252) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 61) ##4 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 7) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 0) && (cuIn <= 71) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 1) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (ttIn >= 121) && (ttIn <= 183) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn >= 2) && (dnIn <= 82) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn >= 2) && (dnIn <= 96) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 90) && (dnIn <= 172) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 1) && (cuIn <= 130) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 1) && (ttIn <= 59) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##1 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255) ##2 (cdIn >= 6) && (cdIn <= 70) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 5) && (dnIn <= 143) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 5) ##2 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 0) && (cuIn <= 90) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 32) && (cdIn <= 62) ##3 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 190) && (cuIn <= 253) ##3 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 3) && (dnIn <= 109) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61) ##2 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 15) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 7) && (tcAddr <= 15) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 203) ##3 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cdIn >= 126) && (cdIn <= 157) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 39) && (cdIn <= 78) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 5) && (tcLoadOut == 12) ##2 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (dnIn >= 175) && (dnIn <= 254) ##1 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 47) && (cdIn <= 61) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 65) && (dnIn <= 125) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn >= 66) && (ttIn <= 136) ##2 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 52) && (cdIn <= 112) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 60) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 102) && (dnIn <= 155) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 96) && (dnIn <= 163) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 1) && (cuIn <= 123) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 103) && (dnIn <= 153) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 205) && (dnIn <= 255) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 219) && (cdIn <= 255) ##1 (dnIn == 7) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##1 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 0) && (cuIn <= 117) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 202) ##3 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn >= 2) && (dnIn <= 134) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 6) ##3 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel ##2 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 2) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn >= 2) && (dnIn <= 57) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 220) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 60) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 38) && (cdIn <= 49) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 218) && (cdIn <= 255) ##1 (dnIn == 7) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 78) ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 138) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn >= 42) && (cdIn <= 241) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (cdIn == 110)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 25) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn >= 2) && (dnIn <= 35) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn >= 86) && (ttIn <= 99) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (cdIn == 21)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 196)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn >= 130) && (cdIn <= 241) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (ttIn == 101)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 223)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 132) && (tcAddr == 3)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 254)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn >= 94) && (cdIn <= 149) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 52)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 55) && (cdIn <= 115) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 216)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (dnIn == 153)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (dnIn == 119)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (dnIn == 43)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcAddr == 2) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (cdIn == 241)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 51)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185) ##1 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 243) && (tcAddr == 3)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (ttIn == 133)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 121)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 155) && (dnIn <= 206) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 10) && (tcAddr == 3)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##1 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (dnIn == 33)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 98)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 48) && (tcAddr == 3)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (ttIn == 112)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (tcAddr == 11)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 222)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 248)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 60) && (tcAddr == 3)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 74) && (tcAddr == 3)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 30)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (ttIn == 89)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##1 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 78) && (tcAddr == 3)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 130)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 142)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 166) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 41)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 113)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 86) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (ttIn == 88)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 10)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (ttIn == 232)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (cdIn == 152)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 252)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 196)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 1) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 207) && (dnIn <= 255) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 212)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 196) && (tcAddr == 3)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 124) && (cdIn <= 164) ##4 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 214)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 6)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 5) && (tcLoadOut == 12) ##2 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 9) && (ttIn <= 238) ##1 (dnIn == 7) ##2 (tcAddr == 2) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 58)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (dnIn == 219)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 60)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn >= 2) && (dnIn <= 41) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 252) && (tcAddr == 3)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 15) && (tcAddr == 3)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 109)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 218) ##3 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 132)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (ttIn == 86)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (ttIn == 79)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 5) ##1 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 78)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 221) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 134) && (ttIn == 207)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 6)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (cdIn == 81)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (ttIn == 241)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 43)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (ttIn == 42)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 42)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 58)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 158) && (ttIn <= 207) ##1 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 1) && (cuIn <= 45) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (ttIn == 197)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 110)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 48)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (ttIn == 182)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 200) && (tcAddr == 3)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 74)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 15)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (ttIn == 108)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (tcLoadOut == 5)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn >= 19) && (dnIn <= 25) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 200)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn >= 19) && (dnIn <= 35) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (tcLoadOut == 1)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcLoadOut == 6) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##4 (tcAddr == 5)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 134) && cuSel) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 6)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 134) && (tcLoadOut == 14)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (dnIn == 224)) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 14) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 81) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 48) && (cdIn <= 60) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) (dnSel ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcAddr >= 0) && (tcAddr <= 6) ##1 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 66) && (dnIn <= 126) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 6) && (tcAddr == 3)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 134) && ttSel) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 58) && (tcAddr == 3)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 117) && (tcAddr == 3)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 165) && (dnIn <= 251) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255) ##1 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 42) && (tcAddr == 3)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cdIn == 117)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 243)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (dnIn == 134) && cdSel) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 4) ##3 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 123) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 41) && (cdIn <= 61) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (tcAddr == 1) ##2 (tcAddr == 3)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (tcAddr == 1) ##2 cuSel) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 !cuSel && (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 120) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcLoadOut >= 5) && (tcLoadOut <= 6) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4) && (tcAddr == 3)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 56) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn >= 54) && (ttIn <= 80) ##2 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 111) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) (cdSel ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcLoadOut == 14) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 !dnSel && (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) && (tcLoadOut == 12) ##2 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (tcLoadOut == 13) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 15) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 124) && (cdIn <= 248) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126) ##4 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 ttSel ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 2) && (ttIn <= 53) ##4 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 176) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 !ttSel && (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 144) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 241) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 32) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 166) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 87) && (dnIn <= 172) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 147) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 200) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 223) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 28) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 226) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 217) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcAddr == 3) && (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 41) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 233) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 79) && (ttIn <= 119) ##3 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 1) && (ttIn <= 123) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 15) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 189) && (cdIn <= 255) ##1 (dnIn == 7) ##3 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 239) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 226) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 255) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 169) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 234) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 142) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 97) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 28) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 2) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 152) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 99) ##3 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 170) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 137) && (cdIn <= 191) && (tcLoadOut == 12) ##2 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 250) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 41) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 182) && (dnIn <= 255) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 103) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn >= 113) && (cdIn <= 166) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (cuIn >= 45) && (cuIn <= 93) ##1 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (tcAddr == 1) && cdSel ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (tcAddr == 1) ##2 (tcLoadOut == 4)) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 70) ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 60) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 7) && (tcAddr <= 15) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 43) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61) ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 212) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##2 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 6) && (tcLoadOut == 12) ##2 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 108) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 6) && (dnIn <= 36) && (tcLoadOut == 12) ##2 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 7) && (ttIn <= 119) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 40) && (ttIn <= 78) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 157) && (cdIn <= 191) && (tcLoadOut == 12) ##2 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 132) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##2 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 97) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 48) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 32) && (cdIn <= 61) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 4) && (tcLoadOut <= 8) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 12) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 126) ##2 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 189) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 156) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 45) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 98) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcAddr >= 2) && (tcAddr <= 4) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 17) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 58) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 240) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 207) && (dnIn <= 255) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 97) && (cdIn <= 152) ##1 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 5) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 100) && (ttIn <= 155) ##1 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 198) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 42) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn >= 86) && (ttIn <= 147) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 63) && (cdIn <= 125) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 119) && (dnIn <= 184) ##1 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 96) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 72) ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 5) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 253) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 186) && (ttIn <= 255) ##2 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 8) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 176) && (tcLoadOut == 12) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 7) && (ttIn <= 64) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 6) ##2 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 78) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 129) && (dnIn <= 192) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (ttIn >= 121) && (ttIn <= 254) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 55) && (cdIn <= 115) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 130) && (tcLoadOut == 12) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 191) && (tcLoadOut == 12) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 93) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 235) && (tcLoadOut == 12) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 207) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcLoadOut >= 4) && (tcLoadOut <= 6) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 157) && (tcLoadOut == 12) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 dnSel ##1 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 103) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 18) && (dnIn <= 35) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 139) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 18) && (dnIn <= 35) ##3 (tcLoadOut == 2) ##1 dnSel) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 34) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 159) && (tcLoadOut == 12) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcAddr >= 2) && (tcAddr <= 9) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 255) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 43) && (cdIn <= 60) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (ttIn == 175) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 80) ##2 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 164) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 255) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 236) && (tcLoadOut == 12) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 3) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4) ##1 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 74) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 9) && (tcLoadOut <= 11) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (ttIn == 105) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4) ##3 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 185) && (dnIn <= 251) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 127) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 129) && (dnIn <= 255) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 104) && (tcLoadOut == 12) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 158) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 109) && (tcLoadOut == 12) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 165) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 110) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 129) && (tcLoadOut == 12) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 213) && (tcLoadOut == 12) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 21) && (tcLoadOut == 12) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 151) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 249) && (tcLoadOut == 12) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##2 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcAddr >= 0) && (tcAddr <= 4) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 165) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (ttIn == 78) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 188) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcAddr >= 4) && (tcAddr <= 7) ##1 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##1 (ttIn == 176) ##3 1) |-> (tcAddr >= 3) && (tcAddr <= 5));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 89) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 142) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 134) && (dnIn <= 192) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 19) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 72) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 193) && (ttIn <= 255) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 183) && (tcLoadOut == 12) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 57) && (cdIn <= 119) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 122) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 4) && (ttIn <= 245) ##1 (dnIn == 7) ##2 (tcAddr == 2) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 21) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 75) && (tcLoadOut == 12) ##4 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 185) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (tcAddr >= 7) && (tcAddr <= 11) ##2 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 56) ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##3 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 123) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 234) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (ttIn == 73) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (tcLoadOut == 9) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##1 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 83) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 18) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 191) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (ttIn == 56) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 216) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 43) && (cdIn <= 51) ##2 (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 49) ##4 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (ttIn == 43) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (cuIn >= 0) && (cuIn <= 71) ##1 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (tcAddr == 2) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 1) && (ttIn <= 51) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 112) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 5) ##3 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 14) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 12) && (tcAddr <= 15) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 205) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 94) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 94) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn >= 65) && (ttIn <= 115) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 213) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 108) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 18) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##2 (cdIn >= 132) && (cdIn <= 255) ##1 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 99) && (dnIn <= 184) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcAddr >= 4) && (tcAddr <= 6) ##1 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 8) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 210) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 51) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 31) && (cdIn <= 60) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 181) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) ##1 ttSel) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 90) && (ttIn <= 173) ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 1) && (ttIn <= 82) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcLoadOut >= 5) && (tcLoadOut <= 15) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) && (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 103) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (tcLoadOut == 13) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 82) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 57) ##1 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 186) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 205) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 134) && (dnIn <= 253) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) ##1 (tcAddr == 5)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 248) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 156) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 182) && (cdIn <= 255) ##1 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 59) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 115) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 250) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 19) && (dnIn <= 40) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 43) && (cdIn <= 50) ##2 (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 212) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 60) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) && (tcAddr == 5) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) ##1 cdSel) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 15) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 127) ##2 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##2 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 81) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcAddr >= 0) && (tcAddr <= 7) ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##2 (dnIn >= 168) && (dnIn <= 252) ##1 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 126) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 53) ##2 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 39) && (cdIn <= 78) ##3 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 13) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (cdIn >= 88) && (cdIn <= 139) ##2 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (ttIn >= 89) && (ttIn <= 170) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 5) ##2 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 83) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 168) && (dnIn <= 251) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 166) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 cuSel ##1 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 39) && (cdIn <= 51) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (cuIn >= 0) && (cuIn <= 61) ##1 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 129) && (dnIn <= 251) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 94) && (cdIn <= 145) ##4 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 56) && (dnIn <= 90) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 213) && (cuIn <= 255) && (tcLoadOut == 12) ##2 (tcAddr == 1) ##2 1) |-> (cuIn >= 127) && (cuIn <= 190));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 87) && (cuIn <= 166) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 140) && (cdIn <= 255) ##1 (dnIn == 7) ##2 (tcAddr == 2) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##2 (ttIn >= 101) && (ttIn <= 155) ##1 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 145) && (cdIn <= 255) ##1 (dnIn == 7) ##2 (tcAddr == 2) ##1 1) |-> dnSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 85) && (cdIn <= 168) ##3 (cdIn >= 24) && (cdIn <= 251) ##1 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 39) ##4 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 188) ##1 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 51) && (cdIn <= 102) ##3 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 137) && (dnIn <= 198) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 188) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 7) && (dnIn <= 50) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcAddr >= 11) && (tcAddr <= 15) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 83) && (cuIn <= 166) ##4 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 133) && (cuIn <= 184) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 161) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 82) && (dnIn <= 135) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 45) && (dnIn <= 86) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 56) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cdIn >= 4) && (cdIn <= 118) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 15) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 154) && (cuIn <= 202) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 83) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (tcAddr >= 4) && (tcAddr <= 9) ##2 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 10) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 51) && (dnIn <= 101) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##2 (tcLoadOut >= 0) && (tcLoadOut <= 1) ##1 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 184) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##2 (ttIn >= 75) && (ttIn <= 155) ##1 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 185) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 12) && (tcAddr <= 13) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 154) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 252) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (dnIn >= 0) && (dnIn <= 96) ##2 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 156) && (dnIn <= 206) ##4 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 184) && (dnIn <= 255) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##1 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 190) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 2) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 131) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 140) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 69) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 156) && (dnIn <= 206) ##3 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 53) ##4 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (dnIn >= 0) && (dnIn <= 57) ##2 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 121) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 93) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 6) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 179) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 166) && (cdIn <= 255) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 35) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 254) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cdIn >= 82) && (cdIn <= 161) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 140) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 52) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 156) && (dnIn <= 206) ##3 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 148) && (dnIn <= 206) && (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 82) && (dnIn <= 108) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 49) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 15) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 27) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 61) && (ttIn <= 119) ##3 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 41) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 176)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 50)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 182) && (ttIn <= 254) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 255) ##3 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 49)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 186) && (ttIn <= 255) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##2 (tcAddr >= 9) && (tcAddr <= 15) ##1 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 55)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 2) && (dnIn <= 251) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 12) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 (dnIn == 220)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 185)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 7) && (ttIn <= 84) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (dnIn >= 0) && (dnIn <= 128) ##2 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (cuIn == 76) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (dnIn == 39) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 227)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcAddr == 2)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 !dnSel) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 11)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 210)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 88)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 83) && (cuIn <= 166) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 82) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##1 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 206) && (dnIn <= 255) ##1 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185) ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 61)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 154) && (dnIn <= 208) && (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 (tcAddr == 0)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 63)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 143)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 187) ##1 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 150)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 178)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 173)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 209) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 32)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 148)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 63) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 195) && (ttIn <= 255) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 26)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 101)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 172)) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 66) && (dnIn <= 127) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (dnIn == 196)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 172) && (dnIn <= 255) ##1 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 122) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (dnIn == 220)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (dnIn == 170)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 !dnSel ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (dnIn == 120)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (dnIn == 213)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn == 29)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 93) && (cuIn <= 144) ##4 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (tcLoadOut == 12)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 6) ##2 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (dnIn == 233)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn == 14)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn == 180)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn == 147)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn == 76)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn == 119)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (dnIn == 130)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 79) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn == 252)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (dnIn == 195)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (dnIn == 146)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn == 152)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn == 193)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (dnIn == 100)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cuIn == 111)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (dnIn == 190)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (tcLoadOut == 10)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn == 216)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 4) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) && (ttIn >= 228) && (ttIn <= 255) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn == 182)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) (cdSel ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn == 131)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn == 108)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn == 212)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##1 (cdIn == 75)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 201) && (ttIn <= 253) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 134) && (dnIn <= 255) && (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 134) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 87) && (dnIn <= 172) ##1 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 66) && (dnIn <= 126) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 54) && (cdIn <= 111) ##2 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (ttIn >= 35) && (ttIn <= 40)) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn >= 212) && (ttIn <= 213) ##2 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn >= 224) && (ttIn <= 227) ##2 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 101)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 55) && (cdIn <= 115) ##2 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 103) && (dnIn <= 155) ##3 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 2) ##2 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 130) && (cuIn <= 184) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 20) && (tcLoadOut == 12)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 185) && (tcLoadOut == 12)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 73)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 113) && (dnIn <= 181) ##1 (tcLoadOut == 5) ##2 (cuIn == 200) ##1 1) |-> (dnIn >= 51) && (dnIn <= 101));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 163) && (cuIn <= 255) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 201)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 117) && (tcLoadOut == 12)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##2 (tcAddr >= 11) && (tcAddr <= 15) ##1 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 75) && (tcLoadOut == 12)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 90) && (cuIn <= 174) ##4 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 26)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 137) && (tcLoadOut == 12)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##2 (cuIn >= 0) && (cuIn <= 125) ##1 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cdIn >= 57) && (cdIn <= 115) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cdIn >= 82) && (cdIn <= 129) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 102) && (dnIn <= 155) ##1 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 174) && (tcLoadOut == 12)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 150) && (tcLoadOut == 12)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 182) && (ttIn <= 253) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (cdIn >= 85) && (cdIn <= 124) ##2 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 79) && (cuIn <= 161) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 65) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 117) && (ttIn <= 183) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 46) && (tcLoadOut == 12)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 117) && (ttIn <= 183) ##3 (cuIn == 152) ##1 dnSel) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) && (ttIn >= 211) && (ttIn <= 255) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cdIn >= 82) && (cdIn <= 115) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 251) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 23) ##1 (tcAddr == 1)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 166) && (cdIn <= 255) ##1 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 111) && (cdIn <= 170) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 4) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (tcAddr >= 5) && (tcAddr <= 15) ##2 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 23) ##1 (tcLoadOut == 7)) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 190) && (dnIn <= 209) ##3 (dnIn == 39) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 164) && (ttIn <= 207) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 237) && (cdIn <= 255) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 66) && (dnIn <= 94) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 156) && (ttIn <= 207) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##2 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcAddr >= 8) && (tcAddr <= 15) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 81) ##3 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 127) ##1 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 1) && (cuIn <= 85) && (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 57) && (cdIn <= 119) ##2 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 23) ##1 cuSel) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 !cuSel ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 55) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 1) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 182) && (cdIn <= 255) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 255) ##1 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 10) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 79) && (dnIn <= 164) && (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 129) && (dnIn <= 253) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 80) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 184) && (dnIn <= 255) ##1 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 231) && (cdIn <= 255) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61) ##3 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 187) ##3 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 188) ##3 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 238) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 !dnSel ##2 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel && (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 78) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 222) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 101) && (cdIn <= 173) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) && (ttIn >= 195) && (ttIn <= 255) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 253) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 !ttSel ##2 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##2 (cuIn >= 0) && (cuIn <= 59) ##1 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 164) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 115) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 39) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 255) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 87) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) && (ttIn == 166) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 255) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 94) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 138) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 245) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 174) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 184) && (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 179) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 36) && (cdIn <= 55) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 99) ##2 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##1 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 23) && (cdIn == 184) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (ttIn >= 90) && (ttIn <= 173) ##2 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##1 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 72) && (cuIn <= 129) && (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 1) ##2 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (cuIn >= 98) && (cuIn <= 144) ##2 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 83) && (cdIn <= 166) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 194) && (dnIn <= 197) ##3 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 134) && (ttIn <= 193) ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 254) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 96) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 206)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcAddr == 4)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 245)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 106)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##2 !ttSel ##1 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 24)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 37)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel ##2 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 61) && (cdIn <= 117) && (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 231)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 243)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 155)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 220) && (cdIn <= 255) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (cdIn >= 181) && (cdIn <= 246) ##1 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 246)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 153)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 109) && (cdIn <= 177) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##2 (cuIn >= 0) && (cuIn <= 92) ##1 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 229)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 118) && (ttIn <= 164) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 57) && (ttIn <= 117) ##4 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 96)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 1)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 208)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 188) && (dnIn <= 255) ##2 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 67)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 85)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 11) ##4 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 252)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (ttIn >= 113) && (ttIn <= 180) ##2 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 226) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 244)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 168) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 44)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 72)) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 24) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 182) && (cdIn <= 255) ##3 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 230) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 34) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 84) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 203) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 140) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 155) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 24) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 249) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 3) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 41) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 45) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##2 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 70) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 37) && (ttIn <= 75) ##2 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 83) ##3 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 126) && (ttIn <= 254) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 211) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 88) && (dnIn <= 169) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 178) && (dnIn <= 253) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 160) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 11) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 83) && (cdIn <= 168) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 79) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 12) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 162) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 101) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 15) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) && (dnIn >= 88) && (dnIn <= 169) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 81) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 205) && (dnIn <= 253) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 173) && (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 121) && (ttIn <= 255) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 169) && (ttIn <= 253) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 37) && (ttIn <= 73) ##3 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcAddr == 0) && (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 60) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 166) && (cdIn <= 255) ##3 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 78) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) && (cdIn >= 4) && (cdIn <= 60) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 63) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 28) && (cdIn <= 52) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 55) && (cdIn <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 207) && (dnIn <= 255) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 253) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 99) ##4 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##1 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) && (cdIn >= 4) && (cdIn <= 78) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) && (cdIn >= 4) && (cdIn <= 63) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 188) ##4 (cuIn == 199)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 53) && (ttIn <= 105) ##4 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 9) && (tcLoadOut <= 11) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 87) && (dnIn <= 172) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 12) && (tcAddr <= 15) ##3 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 126) && (ttIn <= 253) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 117) && (cuIn <= 183) ##1 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (cuIn == 218)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (cdIn == 230)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 37) && (ttIn <= 75) ##4 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (tcLoadOut == 9)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (tcLoadOut == 1)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (ttIn == 19)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 1) && (cuIn <= 129) && (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (ttIn == 69)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (cuIn == 111) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##2 (cdIn >= 166) && (cdIn <= 255) ##1 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (dnIn == 206) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (cdIn == 60)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (ttIn == 227) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (ttIn == 10)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (cuIn == 4) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##2 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 123) && (ttIn <= 254) ##3 (cuIn == 152) ##1 dnSel) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (ttIn == 139)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (ttIn == 213)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 123) && (ttIn <= 254) ##3 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (ttIn == 85) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 90) && (dnIn <= 175) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (dnIn == 238) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (ttIn == 211)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (ttIn == 86)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##4 (ttIn == 138)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (cuIn == 225) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (ttIn == 55) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (ttIn == 203) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (cuIn == 104) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (cuIn == 30) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##2 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (cuIn == 28) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (ttIn == 138) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cdIn == 140) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (cuIn == 22) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (ttIn == 34) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (ttIn == 53) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 87) && (dnIn <= 175) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 39) && (ttIn <= 76) ##4 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 163) && (cuIn <= 255) ##2 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 205) && (dnIn <= 255) ##2 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (cuIn == 8) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (cuIn == 21) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (dnIn == 93) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 120) && (ttIn <= 158) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (dnIn == 46) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (ttIn == 21) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (dnIn == 252) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##3 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##1 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (cdIn >= 162) && (cdIn <= 255) ##1 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (cuIn == 124) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (dnIn == 177) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (dnIn == 84) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 209) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (ttIn == 214) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (dnIn == 133) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (dnIn == 37) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cuIn == 51) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 255) ##1 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (dnIn == 62) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (ttIn == 35) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (cuIn == 148) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (dnIn == 170) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (cuIn == 164) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (tcAddr == 0) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (cdIn == 166) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (cdIn == 64) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##3 (ttIn == 187) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (ttIn == 30) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (ttIn == 44) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (ttIn == 71) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (ttIn == 95) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (ttIn == 108) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (ttIn == 196) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cuIn == 250) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cdIn == 243) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (dnIn == 11) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (dnIn == 85) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cuIn == 168) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (dnIn == 138) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (ttIn == 41) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cuIn == 22) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (ttIn == 54) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cuIn == 41) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cuIn == 74) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cuIn == 101) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cuIn == 235) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (ttIn == 67) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 255) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (dnIn == 146) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cuIn == 58) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 13) && (tcAddr <= 15) ##3 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (dnIn == 125) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (ttIn == 6) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cdIn == 206) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cdIn == 135) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cdIn == 87) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cdIn == 67) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (ttIn == 11) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (dnIn == 175) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (dnIn == 160) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (dnIn == 148) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166) ##1 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cdIn == 74) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (ttIn == 29) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 77) && (ttIn <= 164) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cuIn == 251) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (ttIn == 110) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 253) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 116) && (cdIn <= 181) ##1 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 163) && (ttIn <= 209) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cdIn == 68) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (tcLoadOut == 7) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cdIn == 82) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cuIn == 222) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 179) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn == 168) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn == 4) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn == 177) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcAddr == 1) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcLoadOut == 11) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 35) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (ttIn == 182) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 52) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn == 142) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 19) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (dnIn == 41) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (dnIn == 65) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 119) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 216) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (dnIn == 35) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 236) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn == 250) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 188) && (dnIn <= 253) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 144) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 18) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (dnIn == 33) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (dnIn == 34) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cdIn == 50) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 247) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 145) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 121) && (ttIn <= 184) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 9) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcLoadOut == 12) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (ttIn == 23) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (ttIn == 10) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 17) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (dnIn == 199) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cdIn == 252) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (ttIn == 91) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (dnIn == 187) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (tcAddr == 7) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cuIn == 133) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn == 204) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn == 32) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 133) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 130) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn == 226) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 238) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcLoadOut == 8) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 146) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (dnIn == 195) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 159) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn == 164) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 113) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 111) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##3 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn == 159) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 142) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 207) && (dnIn <= 255) ##2 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn == 48) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 162) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (dnIn == 235) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 102) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (dnIn == 120) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (dnIn == 117) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (cuIn == 205) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (ttIn == 54) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcLoadOut == 5) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 139) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 80) && (ttIn <= 165) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 82) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cdIn == 46) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (ttIn == 235) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (dnIn == 235) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##2 (dnIn == 197) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (dnIn == 193) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 78) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 156) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 105) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcLoadOut == 15) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cuIn == 44) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 193) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 87) && (dnIn <= 171) ##2 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 83) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 103) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (ttIn == 69) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cuIn == 250) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 100) && (ttIn <= 155) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cdIn == 124) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cdIn == 62) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cuIn == 137) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (tcLoadOut == 1) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (ttIn == 94) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cuIn == 114) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (ttIn == 22) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (tcLoadOut == 14) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (dnIn == 186) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cdIn == 102) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cdIn == 177) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (ttIn == 70) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cdIn == 113) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (ttIn == 107) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cuIn == 148) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 60) && (cuIn <= 106) ##1 (dnIn >= 126) && (dnIn <= 252) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cdIn == 20) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 197) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 235) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (ttIn == 159) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cuIn == 66) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (dnIn == 109) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cuIn == 100) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 245) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cuIn == 5) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cuIn == 91) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (ttIn == 205) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cuIn == 18) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (dnIn == 120) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (dnIn == 32) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (dnIn == 166) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cdIn == 15) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##2 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cuIn == 13) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cdIn == 141) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (dnIn == 57) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cdIn == 48) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (ttIn == 180) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cuIn == 207) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (ttIn == 15) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (dnIn == 104) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 48) ##1 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cuIn == 130) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##2 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cdIn == 49) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (dnIn == 9) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cuIn == 42) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cdIn == 223) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cuIn == 40) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cuIn == 24) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (tcLoadOut == 15) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cdIn == 85) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (ttIn == 211) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cdIn == 242) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (dnIn == 139) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cdIn == 69) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cuIn == 50) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cuIn == 69) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cdIn == 12) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cdIn == 34) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 18) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 206) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (dnIn == 136) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (ttIn == 232) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cdIn == 45) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##2 (cdIn == 29) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 84) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cdIn == 59) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cdIn == 236) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cdIn == 93) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 26) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 85) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##2 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cdIn == 198) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (dnIn == 195) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 226) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 96) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 72) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 21) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cuIn == 149) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cuIn == 237) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (tcAddr == 2) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 39) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 82) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (tcAddr == 15) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cdIn == 182) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (tcAddr == 8) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (ttIn == 127) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 19) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 126) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 9) && (tcAddr <= 12) ##2 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 117) && (tcLoadOut == 7) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (dnIn == 90) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 117) && ttSel ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cuIn == 205) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cuIn == 249) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (tcLoadOut == 11) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 248) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (ttIn == 178) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cuIn == 30) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 45) ##1 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##3 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 168) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 216) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 190) ##1 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 219) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 83) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (dnIn == 221) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##3 (cdIn == 9) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) && (ttIn == 81) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 117) && (tcAddr == 0) ##4 (tcAddr == 11)) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 34) && (tcAddr == 0) ##4 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 138) && (cdIn <= 251) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 138) && (cdIn <= 190) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 117) ##3 (tcAddr == 10) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 1) && (cdIn <= 112) ##1 (dnIn >= 126) && (dnIn <= 252) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 117) ##2 (ttIn == 183) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 142) && (ttIn <= 244) ##2 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 80) && (cdIn <= 160) ##3 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 117) ##2 (tcLoadOut == 4) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 78) && (cdIn <= 160) ##3 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 117) ##3 (dnIn == 145) ##1 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 117) ##2 (tcAddr == 3) ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 117) && (tcAddr == 0) ##1 !cuSel ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 117) && (tcAddr == 0) ##1 !ttSel ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 117) ##2 cuSel ##2 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 11) ##4 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 58) ##2 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (tcLoadOut == 11)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 172) && (cdIn <= 251) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (cuIn == 178)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (ttIn == 141)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 143) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 12) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (cuIn == 151)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn == 38) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 !ttSel && (cuIn == 185)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (cuIn == 79)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (ttIn == 219)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (tcLoadOut == 12)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (ttIn == 229)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 91) ##2 !dnSel) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn == 12) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) (cuSel ##1 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 45) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 101) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (ttIn == 19)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (ttIn == 61)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (cuIn == 128)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (cdIn == 94)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 98) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 242) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 227) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (ttIn == 127)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 193) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn == 52) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (cuIn == 166)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 91) ##2 (tcAddr == 2)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 221) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (cuIn == 75)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn == 28) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 182) && (cdIn <= 255) ##2 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 24) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn == 3) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 117) ##1 (tcLoadOut == 1) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 28) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn == 30) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn == 98) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (tcLoadOut == 15)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 138) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 234) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn == 62) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn == 227) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn == 24) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (ttIn == 253)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (cuIn == 18)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (ttIn == 84)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 38) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (cuIn == 32)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 245) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn == 152) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (cuIn == 188)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn == 138) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 91) ##2 (tcLoadOut == 0)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn == 234) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 52) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 117) ##1 (cdIn == 189) ##3 1) |-> (dnIn >= 189) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 3) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (cuIn == 167)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (ttIn == 168)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn == 45) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 0) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn == 245) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn == 112) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn == 101) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##4 (cuIn == 207)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 30) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn == 0) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 62) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 112) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 104) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 148) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 208) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (tcAddr == 4) ##2 cdSel ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcAddr == 11) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 50) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 64) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 96) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 153) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 12) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (tcAddr == 4) ##2 ttSel ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 104) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 3) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 181) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 228) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 169) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (tcAddr == 4) ##2 !cuSel ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn == 184) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 9) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 55) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn == 198) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 101) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 168) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 214) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 83) && (cdIn <= 166) ##3 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 1) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 198) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (ttIn == 110) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 195) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 107) && (cdIn <= 172) ##3 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 26) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 62) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 26) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (tcAddr == 4) ##2 (tcAddr == 3) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (tcAddr == 4) ##1 dnSel ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (tcAddr == 4) ##2 (tcLoadOut == 10) ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 99) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 160) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 150) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 3) && (cuIn <= 105) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 106) && (tcLoadOut == 2) ##2 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 252) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 132) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 127) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 11) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 15) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 91) && (tcLoadOut == 0) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 130) && (tcLoadOut == 2) ##2 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 239) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 60) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 20) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 10) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 56) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 98) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (tcAddr == 4) ##2 !dnSel ##2 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 226) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 176) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (tcAddr == 4) ##4 (cuIn == 185)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 184) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 4) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn == 242) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 144) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 31) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn == 75) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 102) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 55) && (cuIn <= 105) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn == 15) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 !cuSel && (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 75) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 135) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 !ttSel && (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 162) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 29) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 242) && (tcLoadOut == 8) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn == 31) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 !dnSel && (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (tcAddr == 4) ##3 !cuSel ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn == 226) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn == 102) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn == 20) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 124) ##2 (ttIn >= 209) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 1) |-> (dnIn >= 156) && (dnIn <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 224) ##3 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn == 29) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (tcAddr == 4) ##1 (tcLoadOut == 1) ##3 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (tcAddr == 4) ##3 !dnSel ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 210) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (tcAddr == 4) ##3 (tcLoadOut == 0) ##1 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (dnIn == 132) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cuIn == 214) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (cdIn == 208) ##4 1) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (tcAddr == 4) ##4 (tcAddr == 9)) |-> (dnIn >= 0) && (dnIn <= 65));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 161) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 173) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcLoadOut == 6) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcAddr >= 6) && (tcAddr <= 9) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 38) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcAddr >= 7) && (tcAddr <= 15) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 207) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 96) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 11) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 30) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 104) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 222) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 169) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 108) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 23) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 17) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 177) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 59) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 219) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 27) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 155) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 152) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcAddr >= 7) && (tcAddr <= 9) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 56) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcLoadOut == 15) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 171) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 136) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 182) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 173) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 206) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 180) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 64) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 172) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 8) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 4) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 51) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcLoadOut == 11) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 74) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 96) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 19) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 13) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 123) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 102) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 41) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 106) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 166) && (cdIn <= 255) ##2 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 1) && (cdIn <= 112) && (tcLoadOut == 2) ##2 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 177) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 1) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 238) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 68) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 24) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 115) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 68) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 69) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 140) ##1 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 30) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 220) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 104) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 146) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 50) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 192) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##4 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 61) ##2 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 138) && (cdIn <= 189) ##3 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 95) && (ttIn <= 160) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 60) && (cuIn <= 106) && (tcLoadOut == 2) ##2 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 95) && (ttIn <= 131) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 108) && (cdIn <= 175) ##3 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 7) && (tcLoadOut == 2) ##2 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 58) && (cdIn <= 112) ##1 (dnIn >= 126) && (dnIn <= 252) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 87) && (dnIn <= 172) ##2 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 169) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 67) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 1)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 26)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 23)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 156)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 142) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 217)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 90)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 8)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 16)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 84) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 18)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 46)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 97) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 196) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 248) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 207)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 169) && (dnIn <= 254) ##4 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 112)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 170)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 197)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 243)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 95) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 32)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 178)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 244) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 205) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 101) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 225)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 130) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 187)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 85) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 127)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 191)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 22)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 58) && (cdIn <= 112) && (tcLoadOut == 2) ##2 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 159)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 97)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 33)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 81) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 104)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (tcLoadOut == 6)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 173)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 135) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (tcAddr == 9)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 201)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (tcLoadOut == 15)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 37)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 227)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 87)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 220)) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 230) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 134) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 126) && (ttIn <= 254) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 94) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 115) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 130) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 140) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 184) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 7) && (tcLoadOut == 2) ##2 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 106) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 41) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 142) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 250) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 186) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 45) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 89) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 234) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 160) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 103) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 128) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 78) && (tcLoadOut == 2) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 70) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 45) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 178) ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##3 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 106) && (ttIn <= 160) ##2 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 185) ##3 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 48) ##2 (cdIn >= 6) && (cdIn <= 32) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 5) ##1 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 74) ##3 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 154) && (cuIn <= 183) ##4 (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 6) ##3 (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##2 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 7) ##1 (dnIn >= 126) && (dnIn <= 252) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##2 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 158)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 129)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 207) && (dnIn <= 255) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 26)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 62) ##1 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 170)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 226)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 213)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (tcLoadOut == 13)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 148)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 42)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (dnIn == 146)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (tcLoadOut == 10)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 104)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 11)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 39)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 148)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 71)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 247)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 4)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 187)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 69)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 22)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 220) ##3 (tcLoadOut == 0)) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 220) ##3 !dnSel) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 224) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 233) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 224) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 220) ##3 !cuSel) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 233) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 233) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 233) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 19) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 100) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 67) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 140) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 2) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 28) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 184) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 220) && (tcAddr == 0) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 95) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 17) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 24) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 37) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 231) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 249) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 148) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 114) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 226) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 190) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 57) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 84) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 41) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 24) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 142) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 131) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 13) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 232) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 242) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##1 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 228) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 220) ##1 !cuSel ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 13) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 211) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 89) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 220) ##1 !cdSel ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 216) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn >= 0) && (cuIn <= 106) ##1 (dnIn == 220) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 249) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 58) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 50) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 206) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 245) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 149) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 148) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 220) ##1 !ttSel ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 168) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 142) && (ttIn <= 244) ##1 (dnIn == 220) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 220) && cdSel ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 149) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 190) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 0) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 168) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 220) && ttSel ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 148) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 160) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 50) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 173) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 131) && (ttIn <= 188) ##1 (dnIn == 220) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 84) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 173) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 58) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 102) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 100) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 226) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 12) ##4 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 0) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 89) && (tcLoadOut == 2) ##4 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 106) && (tcLoadOut == 2) ##1 (dnIn == 220) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 85) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcAddr == 9) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 99) ##3 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcAddr == 7) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 108) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 6) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 109) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 241) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 232) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 47) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 94) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 126) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 11) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 237) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 172) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 32) && (cdIn <= 67) && (tcLoadOut == 2) ##1 (dnIn == 220) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 80) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 39) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 24) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcLoadOut == 4) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 127) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 34) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 13) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 106) ##1 (dnIn >= 126) && (dnIn <= 252) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 222) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 37) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn >= 32) && (cdIn <= 67) ##1 (dnIn == 220) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 158) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126) ##2 (ttIn >= 0) && (ttIn <= 37) ##2 (tcLoadOut == 12)) |-> (dnIn >= 207) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 98) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 30) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 88) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 7) ##1 (dnIn >= 126) && (dnIn <= 252) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 72) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 222) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cuIn == 30) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 118) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 174) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 129) && (cuIn <= 171) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (dnIn == 68) ##1 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 142) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 208) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 57) && (cuIn <= 108) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 1) && (cdIn <= 67) && (tcLoadOut == 2) ##1 (dnIn == 220) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 186) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 221) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn >= 1) && (cdIn <= 67) ##1 (dnIn == 220) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 109) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 146) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 96) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 186) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 10) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 95) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 239) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 81) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 216) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 6) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 199) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 144) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 130) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 103) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 68) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 41) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 112) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 22) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 85) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 56) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 232) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcAddr == 2) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 1) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 10) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 9) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 86) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 11) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 78) ##2 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 76) && (ttIn <= 117) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 9) && (tcAddr <= 12) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cdIn == 235)) |-> ttSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 72) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 15) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 122) && (cuIn <= 188) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 10) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##2 (cdIn >= 6) && (cdIn <= 32) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 1) && (cdIn <= 112) && (tcLoadOut == 2) ##1 (dnIn == 220) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 143) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 136) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 28) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn >= 1) && (cdIn <= 112) ##1 (dnIn == 220) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 242) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 203) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 12) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 57) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 35) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 14) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 9) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 33) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 13) ##1 dnSel) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 197) && (cdIn <= 236) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 62) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 8) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 2) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 95) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 109) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 60) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 220) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 105) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 227) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 108) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 120) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 164) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 37) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 12) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 13) ##1 cdSel) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 116) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 226) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 25) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 34) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 42) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 142) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 190) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 10) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut >= 7) && (tcLoadOut <= 12) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 155) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcAddr == 5) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 171) && (cdIn <= 236) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 240) && (tcLoadOut == 3) ##3 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 99) ##2 (dnIn == 43)) |-> (ttIn >= 100) && (ttIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 11) && (ttIn <= 48) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 11) && (ttIn <= 113) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 130) ##1 (dnIn >= 126) && (dnIn <= 252) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 19) && (ttIn <= 121) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 29) && (dnIn <= 243) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 cdSel ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##1 (tcAddr == 0) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 9) && (ttIn <= 132) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##2 (tcAddr == 6) && (tcLoadOut == 2)) |-> (ttIn >= 50) && (ttIn <= 99));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 29) && (dnIn <= 247) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 69) && (ttIn <= 151) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 36) && (dnIn <= 88) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 cuSel ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn >= 14) && (cuIn <= 113) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut >= 9) && (tcLoadOut <= 12) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 36) && (dnIn <= 70) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 47) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 36) && (dnIn <= 83) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 69) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn >= 14) && (cuIn <= 65) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 48) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 125) && (dnIn <= 243) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 125) && (dnIn <= 252) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 108) && (ttIn <= 132) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 52) && (ttIn <= 105) ##3 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 158) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 171) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 106) && (dnIn <= 197) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 200) && (cdIn <= 249) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 111) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 55) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 224) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr == 8) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 185) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 83) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 9) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 218) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 11) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 19) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 134) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 13) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 113) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn >= 14) && (cuIn <= 56) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 151) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 34) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 36) && (dnIn <= 55) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 191) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 185) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 118) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 125) && (dnIn <= 197) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 189) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 52) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 176) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 131) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 141) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 237) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 92) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 28) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 2) && (dnIn <= 88) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 151) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 236) ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr >= 6) && (tcAddr <= 7) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 103) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 69) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 106) && (dnIn <= 155) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 101) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 68) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 136) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 2) && (dnIn <= 39) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 19) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 200) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 200) && (cdIn <= 214) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 2) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 129) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 9) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 2) && (tcAddr <= 4) && (tcLoadOut == 3) ##3 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 139) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 14) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 213) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 2) && (dnIn <= 83) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 106) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 29) && (dnIn <= 136) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 92) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 150) && (dnIn <= 252) && (tcLoadOut == 3) ##3 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 188) ##1 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 252) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 11) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 98) && (cuIn <= 142) ##2 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 42) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 149) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 200) && (cdIn <= 243) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 29) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 7) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 8) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 125) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 42) ##2 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 223)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 227)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 156)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 56)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 64) && (ttIn <= 123) ##3 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 3)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 24)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 144) && (cuIn <= 232) && (tcLoadOut == 3) ##3 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 88)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 196)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 130)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 82)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 14)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 48)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 244)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 138)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 255) ##2 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 228)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (dnIn == 176)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 78)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 44)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 208)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 103)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 37)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 210)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 2)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 221)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 92)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 10)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 65)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 140)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 113)) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr >= 6) && (tcAddr <= 10) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 76) && (ttIn <= 117) ##3 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 143) && (ttIn <= 249) ##3 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 26) && (cdIn <= 49) ##3 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 205) && (dnIn <= 252) && (tcLoadOut == 3) ##3 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 4) && (tcLoadOut == 3) ##3 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr >= 6) && (tcAddr <= 9) ##2 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (tcAddr == 3) ##2 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 97) && (tcLoadOut == 3) ##3 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 176) && (cuIn <= 232) && (tcLoadOut == 3) ##3 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 7) && (tcLoadOut == 3) ##3 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 212) && (cuIn <= 232) && (tcLoadOut == 3) ##3 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 64) && (ttIn <= 123) ##1 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 60) && (tcLoadOut == 3) ##3 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 255) ##1 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 126) && (ttIn <= 255) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 49) && (cdIn <= 89) && (tcLoadOut == 3) ##3 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 83) && (ttIn <= 166) ##3 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 99) ##1 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 186) && (ttIn <= 255) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 56) && (cdIn <= 119) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 94) && (ttIn <= 165) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 154) && (cdIn <= 187) ##3 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 79) ##2 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 164) && (cdIn <= 208) ##3 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 163) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166) ##3 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 100) && (ttIn <= 155) ##3 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 152) && (cdIn <= 201) ##3 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##2 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 3) && (ttIn <= 110) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 76) && (ttIn <= 117) ##1 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 123) && (ttIn <= 255) ##1 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 51) && (dnIn <= 101) ##2 (cuIn >= 88) && (cuIn <= 91) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 10) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 163) ##2 (cdIn >= 121) && (cdIn <= 159) ##2 (tcLoadOut == 4)) |-> (cdIn >= 0) && (cdIn <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 144) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 22) && (tcLoadOut == 3) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 184) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 119) && (ttIn <= 164) ##1 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 79) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 143) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##2 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 91) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 111) && (cdIn <= 170) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 247) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 128) && (ttIn <= 178) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 190) && (cuIn <= 255) ##2 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 117) && (cdIn <= 158) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 211) && (ttIn <= 255) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 170) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 163) && (cuIn <= 255) ##2 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 7) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 125) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 3) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 138) && (cdIn <= 192) ##2 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61) ##2 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 135) && (cuIn <= 192) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 7) && (tcLoadOut == 3) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 104) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 46) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 45) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 183) && (ttIn <= 255) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 174) && (cuIn <= 255) ##2 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 158) && (cuIn <= 206) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 180) ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn >= 6) && (dnIn <= 10) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 7) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 163) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 235) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 166) && (cdIn <= 255) ##3 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 100) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 229) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 82) && (cdIn <= 164) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 59) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61) ##3 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 110) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 166) && (cdIn <= 255) ##1 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 84) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 39) ##1 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 120) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 166) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 189) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 82) && (cdIn <= 157) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 44) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 44) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 135) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 228) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 46) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 183) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 188) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 118) && (ttIn <= 164) ##2 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 4) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 39) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 188) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 184) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 59) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 245) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 187) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 61) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 211) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##1 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 219) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 92) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##1 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 65) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 162) && (ttIn <= 205) ##3 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 137) && (cdIn <= 191) ##3 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 52) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 174) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (tcLoadOut == 7) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 255) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 45) && (cdIn <= 96) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 179) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 2) && (dnIn <= 124) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 88) && (cuIn <= 91) && (tcLoadOut == 14) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##1 (cdIn == 144) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 198) && (cuIn <= 255) ##2 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 !cdSel) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) && (ttIn >= 108) && (ttIn <= 245) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 208) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 197) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 250) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) && (ttIn == 108) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 6) ##1 (cdIn == 144) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 122) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 7) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 !dnSel) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 182) && (cuIn <= 255) ##2 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel && (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (tcLoadOut == 0)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 14) && (cuIn >= 88) && (cuIn <= 91) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 88) && (cuIn <= 91) && (tcAddr == 3) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (cuIn >= 88) && (cuIn <= 91) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 88) && (cuIn <= 91) ##1 (cdIn == 32)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255) ##1 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 83) && (cdIn <= 166) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 64) && (ttIn <= 123) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 185) && (ttIn <= 255) ##1 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 69) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 83) ##1 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4) ##1 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 88) && (cuIn <= 91) ##1 (cuIn == 238)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 209) ##3 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 65) && (cuIn <= 127) ##2 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) && (ttIn >= 128) && (ttIn <= 250) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn == 122) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 158) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn == 55) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 130) && (dnIn <= 254) ##4 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 82) && (ttIn <= 166) ##2 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##3 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn == 28) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 72) && (cdIn <= 111) && (tcLoadOut >= 11) && (tcLoadOut <= 15) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 101) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcLoadOut == 2) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##2 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 233) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 238) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 121) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 1) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 82) && (ttIn <= 164) ##2 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 112) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (ttIn == 75) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 87) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 119) && (cdIn <= 164) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 cuSel ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (tcLoadOut == 15)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn == 146)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cdIn == 216)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 126) ##1 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcAddr == 8) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 97) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 113) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 196) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 173) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 228) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 5) ##1 (cdIn == 144) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (ttIn == 196) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##2 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (ttIn == 34) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 222) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 167) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (tcLoadOut == 3)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 2) && (dnIn <= 82) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn == 24)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 87) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cdIn == 29)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn == 212) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cdIn == 67)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cdIn == 88)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcAddr == 14) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn == 168) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn == 176) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (ttIn == 180) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn == 39)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (ttIn == 173) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 148) && (cuIn <= 206) ##4 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn == 120)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 158) && (ttIn <= 207) ##3 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (ttIn == 147) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 232) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn == 129)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn == 129)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn == 213)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cdIn == 181)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 240) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (ttIn == 253) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn == 239)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (ttIn == 11) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 208) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 235) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn == 114) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn == 135) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 26) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn == 228)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn == 81)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cdIn == 104)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn == 107) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn == 7) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn == 207)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn == 180)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn == 118)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn == 29)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn == 15)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cdIn == 116)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (dnIn == 70)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (ttIn == 3)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 15) ##1 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 64) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) ##2 (tcAddr == 5) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) ##1 (tcAddr == 0) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) ##1 (tcLoadOut == 1) ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 202) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 104) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 194) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) ##1 dnSel ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 3) && (ttIn <= 75) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 47) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 !cdSel) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 7) && (dnIn <= 84) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 198) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 109) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 250) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 154) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 189) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 158) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) ##2 dnSel ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 182) && (cdIn <= 255) ##1 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 219) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (ttIn == 210) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 120) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##2 (cdIn >= 6) && (cdIn <= 32) ##1 (tcLoadOut == 11)) |-> (dnIn >= 102) && (dnIn <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 7) && (dnIn <= 121) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 (tcAddr == 14)) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 160) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 7) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 (tcLoadOut == 0)) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (ttIn == 183) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##1 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 2) && (dnIn <= 59) ##2 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 59) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 120) && (ttIn <= 180) ##3 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##1 (cdIn == 144) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (cuIn >= 73) && (cuIn <= 130) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 48) ##3 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) ##3 (tcAddr == 4)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 6) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 218) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) ##3 (ttIn == 22)) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (ttIn == 166) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 148) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 21) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 182) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 128) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 69) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 168) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 2) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 172) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 26) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 203) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) && (tcLoadOut == 1) ##3 ttSel) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) && (tcLoadOut == 1) ##3 cuSel) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 129) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 3) ##1 (cdIn == 144) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 91) && (cdIn <= 143) ##2 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) && (tcLoadOut == 1) ##1 !cdSel ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 255) ##4 (cuIn == 199) && (tcLoadOut == 6)) |-> (dnIn >= 0) && (dnIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##2 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 80) && (cdIn <= 161) ##2 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 165) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 43) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (dnIn == 6) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 133) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 34) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##1 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 161) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) && (tcAddr == 6) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 140) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 238) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (tcAddr >= 4) && (tcAddr <= 9) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 204) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 58) ##3 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 54) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) && (tcLoadOut == 1) ##3 dnSel) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 49) ##1 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 88) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 44) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 127) ##2 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) && (tcLoadOut == 1) ##1 !ttSel ##2 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) && (tcLoadOut == 1) ##3 cdSel) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 7) && (dnIn <= 54) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 (cdIn == 254)) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185) ##3 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##1 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 165) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 88) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 77) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 47) ##3 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 27) ##2 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 117) && (ttIn <= 180) ##3 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (cuIn >= 73) && (cuIn <= 155) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (cdIn == 144) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 125) ##2 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126) ##2 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 (tcLoadOut == 14)) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 54) ##2 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 186) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 26) ##2 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 2) && (dnIn <= 143) ##2 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 216) && (cuIn <= 230) && (tcLoadOut >= 11) && (tcLoadOut <= 15) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 14) && (tcLoadOut <= 15) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 190) ##2 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##2 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##1 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (tcAddr >= 4) && (tcAddr <= 8) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 185) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 24) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 91) && (cdIn <= 140) ##2 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 119) && (cdIn <= 254) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cdIn >= 0) && (cdIn <= 127) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 244) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 105) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 39) ##3 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 123) ##3 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (dnIn >= 3) && (dnIn <= 136) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 7) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 58) && (cdIn <= 112) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 218) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 85) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 1) ##1 (cdIn == 144) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 163) ##2 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (cuIn >= 85) && (cuIn <= 130) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 243) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 126) && (cdIn <= 194) ##1 (cdIn == 144) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 158) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 121) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 186) && (ttIn <= 255) ##2 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 61) ##1 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##2 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 55) && (cdIn <= 115) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 12) && (cdIn <= 111) && (tcLoadOut >= 11) && (tcLoadOut <= 15) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 93) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 18) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 197) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 135) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 146) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 6) ##2 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 190) && (cuIn <= 255) ##3 (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 2) && (dnIn <= 75) ##2 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##3 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 182) && (tcLoadOut >= 1) && (tcLoadOut <= 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 165) && (cuIn <= 253) ##2 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 38) && (cdIn <= 54) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cdIn >= 4) && (cdIn <= 124) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 166) && (cuIn <= 247) ##2 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 7) && (tcLoadOut >= 11) && (tcLoadOut <= 15) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) (cuSel ##1 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (cuIn >= 64) && (cuIn <= 118) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 60) ##3 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 !dnSel ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 153) ##3 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (dnIn >= 82) && (dnIn <= 126) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cdIn >= 7) && (cdIn <= 124) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 188) ##1 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (cdIn >= 18) && (cdIn <= 127) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 165) ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 195) && (cuIn <= 255) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) && ttSel ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 6) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (ttIn == 36)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 107)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 185) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcLoadOut == 12)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (dnIn == 185)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 28) && (cdIn <= 54) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (ttIn == 227)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 15) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (ttIn == 131)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 47)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 159)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (dnIn == 114)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 250)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 139)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 81) ##3 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 176)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcLoadOut == 8)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (cuIn == 79)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 111)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 130)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcLoadOut == 15)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 102) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 163) ##1 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 6) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 145)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 14) ##2 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 127)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (ttIn == 217)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 100) && (ttIn <= 155) ##1 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 113) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 128) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (ttIn == 128) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 44) ##2 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 15) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 196) && (cuIn <= 225) && (tcLoadOut >= 11) && (tcLoadOut <= 15) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (cuIn == 76)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 238) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 78)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 135) && (ttIn <= 159) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 134)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (cuIn == 113)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cdIn == 56)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 81) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 185) ##1 (cdIn == 144) && (tcLoadOut == 1) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 159) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 56) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 64) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 201)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (cuIn == 91)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 184) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 56) ##1 (tcAddr == 0)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (ttIn == 21)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 114) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 194) && (cuIn <= 247) ##2 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 17)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (cdIn >= 6) && (cdIn <= 128) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (tcAddr >= 6) && (tcAddr <= 8) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (cuIn == 232)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (ttIn == 195)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (dnIn == 52)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 54)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (ttIn == 231)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (ttIn == 87)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 41) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 79) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (dnIn == 159)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (cuIn == 40)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (ttIn == 9)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (ttIn == 130) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 76) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (ttIn == 0)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (dnIn == 251)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 184) && (ttIn <= 255) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (tcLoadOut == 7)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) ##1 (cuIn == 102)) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (dnIn == 22)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 7) && (tcLoadOut >= 11) && (tcLoadOut <= 15) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 6) && (tcLoadOut >= 11) && (tcLoadOut <= 15) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 202) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 91) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (cuIn == 128)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 40) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (ttIn == 199)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (cuIn == 37)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (cuIn == 41)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 2) && (dnIn <= 43) ##2 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 37) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) && (dnIn == 238)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 251) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) (cuSel ##3 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##1 (cuIn == 152) && (tcLoadOut == 2) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 52) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 22) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 232) && (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 21) && (ttIn <= 47) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 35) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 146) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 158) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 119) && (ttIn <= 159) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (dnIn >= 89) && (dnIn <= 150) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 205) && (dnIn <= 252) ##2 (tcAddr >= 11) && (tcAddr <= 15) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (ttIn == 56) ##1 !dnSel) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (tcAddr >= 7) && (tcAddr <= 15) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (cuIn >= 22) && (cuIn <= 118) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 3) && (ttIn <= 29) ##3 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 2) && (dnIn <= 59) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (ttIn == 48) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (dnIn >= 89) && (dnIn <= 168) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (dnIn >= 89) && (dnIn <= 151) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 5) ##1 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 190) && (cuIn <= 253) ##2 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 185) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (ttIn == 131) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 196) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 37) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 113) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 30) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 2) && (dnIn <= 26) ##2 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 121) && (cdIn <= 255) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (ttIn == 186) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 101) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 45) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 93) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 127) ##1 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 197) && (cuIn <= 219) && (tcLoadOut >= 11) && (tcLoadOut <= 15) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 111) && (dnIn <= 139) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 38) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 54) && (cdIn <= 111) ##2 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 164) && (tcLoadOut == 8) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (ttIn == 34) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 163) && (cuIn <= 255) ##2 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 139) && (ttIn <= 159) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 8) && (ttIn == 56) ##1 !cuSel) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cdIn >= 102) && (cdIn <= 103)) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 195) && (ttIn <= 255) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (ttIn >= 2) && (ttIn <= 122) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 46) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (cuIn >= 22) && (cuIn <= 93) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##3 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 77) ##2 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 104) && (ttIn <= 189) ##2 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 3) && (ttIn <= 51) ##3 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 163) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 255) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 3) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 255) ##2 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (cuIn >= 22) && (cuIn <= 247) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 211) && (cuIn <= 255) && (tcLoadOut >= 11) && (tcLoadOut <= 15) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 39) ##3 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) (dnSel ##1 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 118) && (ttIn <= 164) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 48) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (tcLoadOut >= 11) && (tcLoadOut <= 13) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 !cdSel ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (tcLoadOut >= 9) && (tcLoadOut <= 15) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (dnIn >= 95) && (dnIn <= 150) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 1) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (tcLoadOut >= 0) && (tcLoadOut <= 5) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (ttIn >= 123) && (ttIn <= 253) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 66) && (dnIn <= 126) ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 131) && (dnIn <= 251) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##2 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##2 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 64) && (cuIn <= 125) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 174) && (cuIn <= 255) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185) ##1 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (tcLoadOut >= 0) && (tcLoadOut <= 6) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) (cdSel ##2 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 127) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 7) ##2 (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 121) && (cdIn <= 164) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 252) ##2 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 2) && (dnIn <= 49) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 4) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) && (ttIn == 108) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 153)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (dnIn >= 19) && (dnIn <= 254) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 60) ##1 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 184) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 77) && (cuIn <= 161) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 173)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cuIn >= 2) && (cuIn <= 87) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 255) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 224)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 175) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 150)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cuIn >= 0) && (cuIn <= 90) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 49) ##1 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 181)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 45) ##1 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 81)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 60) && (cdIn <= 121) ##3 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 8)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) && (ttIn >= 9) && (ttIn <= 78) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 121)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 137)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 94)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 30)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) && (ttIn == 106) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 13)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 10)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 95)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 7)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 54)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 104)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 10)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 58)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 2)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) && (ttIn >= 4) && (ttIn <= 73) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255) ##2 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 114) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 12) && (tcLoadOut <= 15) ##2 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 193)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 206)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (tcLoadOut >= 0) && (tcLoadOut <= 2) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 186) && (cdIn <= 255) ##2 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 7) && (tcLoadOut <= 10) ##1 (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 117)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 163)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 196) && (cuIn <= 255) && (tcLoadOut >= 11) && (tcLoadOut <= 15) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 80) && (cdIn <= 121) ##2 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 50)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 4) && (tcLoadOut <= 15) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 28)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 172)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn == 141)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 13) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 239)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (ttIn >= 78) && (ttIn <= 159) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (ttIn >= 78) && (ttIn <= 149) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 222)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126) ##1 (cdIn == 144) ##3 1) |-> (cuIn >= 80) && (cuIn <= 163));
assert property(@(posedge DEFAULT_CLOCK) (dnSel ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (cuIn == 213)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 127) ##2 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (tcAddr == 6)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (tcAddr == 12)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (cdIn == 75)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##1 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 76) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (cuIn == 43)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 244) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (tcLoadOut == 8)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 9) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 52) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 184) && (dnIn <= 252) && (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 79) ##3 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 5) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 172) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 204) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (cuIn == 39)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 210) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 64) && (cuIn <= 127) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (tcLoadOut == 1)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (ttIn >= 164) && (ttIn <= 253) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (cdIn == 61)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (tcLoadOut == 12)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (dnIn == 95)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 22) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (dnIn == 117)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (dnIn >= 184) && (dnIn <= 252) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 49) && (cdIn <= 106) ##2 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (cuIn == 248)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (cuIn == 195)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) && (ttIn >= 2) && (ttIn <= 127) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (cuIn == 35)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 58) ##3 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185) ##2 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) && (ttIn == 59) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##1 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (ttIn >= 170) && (ttIn <= 253) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 13) && (cuIn <= 123) && (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (dnIn == 161)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 10) ##2 (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 119) ##2 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##1 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 1) && (tcAddr <= 2) && (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 216) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) && (ttIn == 189) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 217) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) && (ttIn == 230) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 208) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) && (ttIn == 211) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 31) && (cdIn <= 42) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (ttIn >= 6) && (ttIn <= 97) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 86) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (cdIn == 101)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) && (ttIn == 175) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (dnIn == 155)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (cdIn == 149)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (cdIn == 200)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 219) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 204) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##3 (cuIn == 52)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (ttIn >= 131) && (ttIn <= 253) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (tcAddr == 5) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 125) && (dnIn <= 142) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 125) && (cdIn <= 187) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) && dnSel ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 83) && (tcLoadOut == 7) ##3 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (ttIn >= 2) && (ttIn <= 68) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 79)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 169) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 0) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 114) && (cdIn <= 248) && (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 178) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 141)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 197) && (cuIn <= 247) && (tcLoadOut >= 11) && (tcLoadOut <= 15) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 180)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 128) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 42)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) ##2 !cuSel) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 163) && (cuIn <= 255) ##3 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 13) && (tcAddr <= 15) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 166)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 23) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 144) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (tcLoadOut >= 5) && (tcLoadOut <= 15) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 49) ##3 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cuIn >= 0) && (cuIn <= 123) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn == 43) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 2)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (dnIn >= 218) && (dnIn <= 252) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 9) && (tcLoadOut <= 15) ##2 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 125)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 228)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 129)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 43) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) && (tcLoadOut == 2) ##2 !dnSel) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 123)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 170) && (cdIn <= 248) && (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 !cuSel && (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 6) ##1 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 70)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 100) && (ttIn <= 155) ##2 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 130) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 134)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 249)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 248)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 237)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) && (tcLoadOut == 2) ##2 !ttSel) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 187)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 167) && (cuIn <= 255) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcLoadOut == 11)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 196)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 81) ##3 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) ##2 (tcLoadOut == 0)) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 182)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcAddr == 6) && dnSel) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 131) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (ttIn >= 208) && (ttIn <= 253) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 14) ##2 (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 218) && (dnIn <= 252) && (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn == 23) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcLoadOut == 5)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 165) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 187)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 220)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 cdSel ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 8)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 46)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 3) && (cdIn <= 41) && (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 cuSel ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cuIn >= 0) && (cuIn <= 124) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 207) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn == 241) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 112) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 233) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 243) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 204) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 46) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 180) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 176) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 211)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 184) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 154)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 17) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 104) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 131) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 79) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 91) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cuIn >= 70) && (cuIn <= 123) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 28) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 26) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 143) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 230) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 238) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 170) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (dnIn >= 123) && (dnIn <= 176) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 205) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 59) ##3 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 247) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 48)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 232) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 8) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 77) && (cuIn <= 154) && (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 3) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 75) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 203) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 108) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 37)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 87) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cuIn >= 2) && (cuIn <= 114) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 123)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 113) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 65) && (dnIn <= 137) && (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) ##3 (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 17) && (dnIn <= 123) && (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 148) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 156) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 169)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 129) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 195)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 61) && (ttIn <= 120) ##2 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 214)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##3 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (tcAddr >= 6) && (tcAddr <= 14) ##1 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (ttIn >= 194) && (ttIn <= 253) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 170) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 237) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 188)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 164) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 128) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 250) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 148) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 26) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 198) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 26) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 101) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 45) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 106) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 115) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) && (tcLoadOut == 2) ##1 !cuSel ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 193) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 115) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn == 218) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 144) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 237) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 208) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 71) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 252) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 50) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 87) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 123) && (ttIn <= 255) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3)) |-> (ttIn >= 64) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 100) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 195) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 137) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 230) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 75) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 154) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cdIn == 75)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 209)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 144) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 2)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 212) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 186) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 62) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 163) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 126) ##3 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 53) && (cdIn <= 74) ##4 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 212) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (ttIn == 151)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 216) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 172)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 144)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 64) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 207)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn == 176) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 45) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 100) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 158) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 96) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 53) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 236)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 168)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 134) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 109)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 106) && (ttIn <= 160) ##1 (dnIn >= 126) && (dnIn <= 252) ##1 (cuIn == 91) ##2 1) |-> (ttIn >= 186) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 139) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 22) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 239)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 22)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (cuIn == 121)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (dnIn == 252) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (dnIn == 52)) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 181) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 49) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 146) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn == 21) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 21) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 83) ##3 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn == 164) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##3 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 1) && (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 241) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 94) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn == 64) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 202) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##1 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 70) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 45) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) && (tcLoadOut == 2) ##1 !ttSel ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 163) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 53) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 218) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn == 202) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 111) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 139) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 132) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 168) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 203) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 81) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 144) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 128) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 104) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn == 237) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 106) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn == 193) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 140) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 45) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 132) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 30) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 113) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 39) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 111) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 30) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 69) && (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 26) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) && (tcLoadOut == 2) ##1 !cdSel ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 146) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 176) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 39) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn == 81) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn == 69) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (tcAddr == 3) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 49) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn == 106) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 36) ##3 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn == 128) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) && (tcAddr == 1) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 176) && (tcLoadOut == 3) ##4 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 9) && (ttIn <= 57) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 157) ##3 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##1 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 50) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 184) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 188) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 9) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 32) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cdIn >= 26) && (cdIn <= 58) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (cdIn >= 4) && (cdIn <= 112) ##1 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 187) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 241) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 160) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 210) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcAddr == 4) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 113) && (dnIn <= 181) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (ttIn >= 8) && (ttIn <= 116) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 92) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 138) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 195) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 15) ##3 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (tcLoadOut >= 6) && (tcLoadOut <= 15) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 156) && (dnIn <= 206) ##3 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 61) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 113) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 12) ##2 (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 63) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 178) && (cuIn <= 247) && (tcLoadOut >= 11) && (tcLoadOut <= 15) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (dnIn >= 211) && (dnIn <= 252) ##1 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (dnIn >= 189) && (dnIn <= 252) ##1 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 5) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 176) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) (dnSel ##3 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 142) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 6) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 168) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 51) && (dnIn <= 101) ##1 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 77) && (cuIn <= 123) && (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 155) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 95) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 232) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 60) ##3 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 3) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (ttIn >= 6) && (ttIn <= 60) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 182) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 9) ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cuIn >= 77) && (cuIn <= 160) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 158) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 3) ##1 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 5) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 131) && (dnIn <= 150) && (tcLoadOut == 3) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 1) ##1 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 96) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 131) && (dnIn <= 150) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 72) && (cuIn <= 120) && (tcLoadOut == 3) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##1 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 106) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 72) && (cuIn <= 120) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 133) && (cuIn <= 253) ##1 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 172) ##1 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 4) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (cdIn == 57) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 1) && (tcLoadOut <= 3) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 !dnSel && (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 51) && (dnIn <= 101) ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (dnIn >= 148) && (dnIn <= 252) ##1 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (cuIn == 155) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (cdIn == 133) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (dnIn >= 19) && (dnIn <= 109) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (dnIn == 140) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (ttIn == 47) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (ttIn == 213) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (cuIn == 151) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (cdIn == 83) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) && (ttIn >= 2) && (ttIn <= 67) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (tcAddr == 2) ##1 (tcAddr == 11)) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (cuIn == 241) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (ttIn == 34) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 16) ##2 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 134) && (ttIn <= 189) ##2 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (ttIn >= 3) && (ttIn <= 117) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (cdIn == 45) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 !cuSel ##1 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (tcLoadOut == 7) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (ttIn >= 2) && (ttIn <= 48) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (cuIn == 229) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (cuIn == 152) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (cdIn >= 4) && (cdIn <= 78) ##1 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (cdIn == 10) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (cuIn == 119) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (tcAddr == 14) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cuIn >= 70) && (cuIn <= 138) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (dnIn == 207) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 81) && (cuIn <= 163) ##2 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (dnIn == 133) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cuIn >= 84) && (cuIn <= 138) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (cuIn >= 92) && (cuIn <= 157) ##1 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 131) && (dnIn <= 176) && (tcLoadOut == 3) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 209) ##1 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cuIn >= 47) && (cuIn <= 93) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 158) && (cuIn <= 255) && (tcLoadOut >= 11) && (tcLoadOut <= 15) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (ttIn == 253) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (cdIn == 88) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (dnIn == 17) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (dnIn == 151) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (ttIn >= 15) && (ttIn <= 115) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (dnIn == 141) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (cdIn == 161) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (tcAddr == 1) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (tcAddr == 2) && (tcLoadOut == 4) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (ttIn == 184) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 131) && (dnIn <= 176) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 63) ##3 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##1 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (cdIn >= 4) && (cdIn <= 58) ##1 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (cdIn >= 4) && (cdIn <= 39) ##1 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (tcLoadOut == 0) ##1 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##2 (tcLoadOut == 4) && (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 1) && (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 144) && (cuIn <= 247) ##2 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 !dnSel ##1 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 150) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (dnIn == 178) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (dnIn == 216) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 185) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 7) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 133) && (cuIn <= 255) && (tcLoadOut >= 11) && (tcLoadOut <= 15) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 136) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 75) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 92) && (ttIn <= 116) ##1 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 170) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (ttIn >= 6) && (ttIn <= 48) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcLoadOut == 11) ##2 (tcAddr == 4) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 144) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (cuIn == 50) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 149) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 60) ##1 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 61) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcAddr == 5) ##3 ttSel) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 79) ##1 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (cdIn == 101) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 80) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (dnIn == 77) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcAddr == 5) && (tcLoadOut == 11) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcLoadOut == 11) ##3 dnSel) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcLoadOut == 11) ##2 cuSel ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (dnIn == 65) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcLoadOut == 12) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (tcAddr >= 0) && (tcAddr <= 6) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (cdIn == 102) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 14) && (tcAddr <= 15) ##2 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (tcAddr >= 0) && (tcAddr <= 5) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 137) && (dnIn <= 248) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcLoadOut == 11) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (cdIn == 51) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 209) && (cuIn <= 255) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (cdIn == 143) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 39) && (tcLoadOut == 3) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (cuIn == 146) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (cuIn == 204) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (ttIn == 235) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (dnIn == 57) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cdIn >= 4) && (cdIn <= 58) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 127) && (ttIn <= 189) ##2 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (cuIn == 115) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 80) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (cdIn == 4) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 138) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (ttIn == 234) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 55) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (ttIn == 176) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 103) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 22) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 69) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (ttIn == 40) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 20) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (cuIn == 121) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cdIn >= 64) && (cdIn <= 107) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcLoadOut == 11) && (tcAddr == 5) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 64) && (cdIn <= 107) && (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 158) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 79) ##1 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (cdIn == 57) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 9) && (ttIn <= 131) ##2 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcLoadOut == 11) ##3 (tcAddr == 6)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 12) && (tcAddr <= 15) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 43) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 94) && (cuIn <= 146) && (tcLoadOut == 3) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcLoadOut == 11) ##2 ttSel ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 201) && (cuIn <= 255) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (dnIn == 122) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (ttIn == 207) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (cuIn == 140) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (dnIn >= 19) && (dnIn <= 81) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 19) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 7) ##1 (tcLoadOut == 3) ##2 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 26) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 94) && (cuIn <= 146) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 4) && (cdIn <= 39) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cdIn >= 43) && (cdIn <= 78) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 26) && (cdIn <= 39) && (tcLoadOut == 3) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 106) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 73) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (tcAddr >= 5) && (tcAddr <= 7) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 26) && (cdIn <= 39) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 7) && (tcLoadOut == 3) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 100)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (dnIn == 237) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 75) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 35) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (dnIn == 248) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 172) && (dnIn <= 255) ##3 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 26)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 98)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 41) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (tcLoadOut == 7)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 42)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 46)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 3) && (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 255) ##3 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 244)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 117)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 105) && (dnIn <= 182) ##1 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 173)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 90) && (dnIn <= 176) && (tcLoadOut == 3) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 11) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 142)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 150) && (cuIn <= 247) && (tcLoadOut >= 11) && (tcLoadOut <= 15) ##4 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcLoadOut == 11) ##1 (tcAddr == 13) ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 101) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 89) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 116) && (cdIn <= 181) ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 85) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (dnIn == 144) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 138) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (dnIn == 57) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 168)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 154) && (cuIn <= 222) && (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 135)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 7) && (cdIn <= 77) && (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (dnIn == 11) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 59) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (tcLoadOut == 8)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 11) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 90) && (dnIn <= 176) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 9) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 106)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 175) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (dnIn == 77) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61) ##1 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 7) && (cdIn <= 137) && (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 134) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##3 (ttIn >= 42) && (ttIn <= 115) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 196) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 144)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 174) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 59)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 27)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 151) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 60) && (ttIn <= 117) ##2 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (cuIn >= 9) && (cuIn <= 115) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 84)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 18)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 179)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 113)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 77) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 219)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 7) && (tcLoadOut <= 10) ##1 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 27) && (cdIn <= 40) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 183)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 148)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 47) && (dnIn <= 176) && (tcLoadOut == 3) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (dnIn == 198) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 69)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 117) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 113) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 36) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 4)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 47) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (cuIn >= 1) && (cuIn <= 52) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (dnIn == 111) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 32)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 165) && (ttIn <= 250) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 58)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 65)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (dnIn == 96) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 22) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 81) && (cuIn <= 163) ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 213) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 174) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 136) && (cuIn <= 245) ##3 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 12) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 52) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 130) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 196)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 80) ##1 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 94) && (cuIn <= 163) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcLoadOut == 11) ##1 !dnSel ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (dnIn == 39) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 249) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 52)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcLoadOut == 11) ##1 !ttSel ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 213)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 197) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 1) ##2 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 94) && (cuIn <= 163) && (tcLoadOut == 3) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 163) ##3 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 228)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 156) && (ttIn <= 207) ##2 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 158) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 169) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (cuIn >= 154) && (cuIn <= 222) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (dnIn == 92) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 101) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 0)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 6) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcLoadOut == 11) ##1 (tcLoadOut == 0) ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 204) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 6)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 109) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 29) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 228)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 59) && (tcLoadOut == 12) ##1 1) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn == 242)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 2) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 186) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 8) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 14) ##2 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 89) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 131) ##2 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255) ##1 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcLoadOut == 11) ##1 !cdSel ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 25)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 47) && (dnIn <= 176) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 81) ##1 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 176) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (cuIn >= 9) && (cuIn <= 87) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 255) ##3 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 13) && (tcAddr <= 15) ##2 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 5) ##1 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 223) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 165) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 48) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 182) && (cdIn <= 255) ##3 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 195) && (dnIn <= 248) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcLoadOut == 11) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 103) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 177) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 88) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (cuIn >= 1) && (cuIn <= 115) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (cuIn >= 1) && (cuIn <= 46) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn >= 94) && (ttIn <= 110) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 187) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 21) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 60) && (tcLoadOut == 3) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 9) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 125) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 214) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 dnSel ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 83) && (cuIn <= 166) ##2 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 4) && (cdIn <= 60) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##1 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 7) && (tcAddr <= 10) ##3 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 117) && (dnIn <= 174) && (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 236) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (cuIn >= 1) && (cuIn <= 88) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 63) && (cdIn <= 119) && (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 47) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 194) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 197) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 48) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 10) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##1 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 245) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 45) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 212) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 189) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 237) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) && ttSel ##1 (tcLoadOut == 11) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 211) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 221) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 13) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 185) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 211) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 218) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 61) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 48) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 83) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 227) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 179) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn >= 14) && (cuIn <= 65) ##2 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcLoadOut == 11) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 208) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 39) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 226) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 140) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr == 8) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 32) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 26) && (cuIn <= 125) && (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 8) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 128) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 151) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 115) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 101) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 92) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn >= 94) && (ttIn <= 136) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 55) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 171) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 104) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 213) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 221) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 120) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 189) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 9) && (ttIn <= 116) ##1 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 184) && (cuIn <= 255) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 131) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr >= 1) && (tcAddr <= 2) ##2 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 34) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 60) ##4 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (tcLoadOut >= 5) && (tcLoadOut <= 15) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 170) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 112) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 151) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 24) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 154) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 157) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 89) && (tcLoadOut == 3) ##4 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 19) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 151) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 208) && (cuIn <= 245) ##3 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 70) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 (tcLoadOut == 11)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 24) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 (dnIn == 22)) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (tcLoadOut == 11) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 212) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 60) && (ttIn <= 113) ##2 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 48) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 115) && (cuIn <= 230) && (tcLoadOut == 3) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 26) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 165) && (dnIn <= 189) ##3 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 26) && (cuIn <= 92) && (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 185) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 128) && (ttIn <= 250) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 34) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 152) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 216) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 7) && (tcAddr <= 15) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 108) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 115) && (cuIn <= 230) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 141) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 12) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 224) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 185) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 113) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 150) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 111) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcAddr == 5) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 92) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 237) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 2) ##3 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 209) ##2 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 106) ##3 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 144) && (cuIn <= 176) ##4 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) && dnSel ##1 (tcLoadOut == 11) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 107)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 164)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 5) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 156)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 176) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 195) && (cuIn <= 255) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 133)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn >= 80) && (ttIn <= 158) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 53)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 116) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 109) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 140)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 141) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 228)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 88) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 40) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 172) && (ttIn <= 237) ##3 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 225) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 12) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 105) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 155) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 77) && (cdIn <= 133) ##1 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 111) && (cdIn <= 242) ##1 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 49) && (cdIn <= 89) && (tcLoadOut == 3) ##4 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 115) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 143) && (ttIn <= 249) ##4 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 cuSel ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cdIn >= 4) && (cdIn <= 72) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 96) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 212)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 215) && (dnIn <= 251) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 34) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 57) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 57)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 214)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 7) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 165) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 138)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 111) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 212) && (ttIn <= 237) ##3 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 190) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 62) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 36) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 222) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcAddr >= 3) && (tcAddr <= 15) ##1 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 82)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 7) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 244)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 251)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 232) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 172)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 33) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 19) && (cdIn <= 236) ##3 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 14) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 195) && cuSel) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcLoadOut == 4)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 19) && (cdIn <= 114) ##3 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 195) && dnSel) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 95) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 9) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 60) ##2 (tcAddr >= 11) && (tcAddr <= 15) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 164) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 154) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 185) ##1 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 49) && (cdIn <= 60) ##4 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 163) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 205) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 224)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 220) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn >= 14) && (cuIn <= 113) ##2 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 61)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 149) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 185)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 113)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 17) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 37) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (tcLoadOut >= 4) && (tcLoadOut <= 15) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cdIn >= 7) && (cdIn <= 72) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 251) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) && (ttIn >= 54) && (ttIn <= 86) ##1 (tcLoadOut == 11) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 56) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 130)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 233) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 250) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 60) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 25) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 101) && (cuIn <= 152) ##3 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 12) && (tcAddr <= 15) ##2 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 165) && (cdIn <= 255) ##2 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 203) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 241) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 65)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 240) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 5) && (dnIn <= 244) ##3 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 223)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 48)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 238) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 53) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 104) ##1 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcAddr >= 13) && (tcAddr <= 15)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 77) && (cdIn <= 149) ##1 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 2) && (cdIn <= 114) ##3 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 6) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 2) && (cdIn <= 48) ##3 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 118) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 14) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr >= 6) && (tcAddr <= 9) ##3 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 131) && (dnIn <= 252) && (tcLoadOut == 3) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 190) && (cuIn <= 255) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 92) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 11) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (dnIn >= 137) && (dnIn <= 255) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 131) && (dnIn <= 252) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 119) ##2 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 1) ##1 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 233) && (ttIn <= 242) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 175) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 2) && (cdIn <= 141) ##2 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 138) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 131) && (ttIn <= 237) ##3 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 154) && (ttIn <= 206) ##1 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 150) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 171) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 248) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 184) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 28) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 85) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 10) ##3 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 9) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 233) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 15) ##2 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 191) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 126) && (cuIn <= 255) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 11) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##2 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 101) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 89) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 47) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 6) && (dnIn <= 106) ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 19) && (ttIn <= 69) ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 42) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 139) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (dnIn >= 135) && (dnIn <= 255) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 143) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 195) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 88) && (dnIn <= 120) ##1 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 2) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 19) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 155) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 0) ##1 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 252) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 130) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 56) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##2 (cuIn == 253) ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 19) && (ttIn <= 132) ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 9) && (tcAddr <= 12) ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut >= 0) && (tcLoadOut <= 1) ##1 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 5) && (dnIn <= 111) ##3 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 8) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 136) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 200) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 176) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcAddr >= 14) && (tcAddr <= 15) ##1 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 59) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 149) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 208) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##2 (dnIn == 57) ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 1) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 !cuSel ##1 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 111) && (dnIn <= 189) ##3 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 125) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn == 43) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 69) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 214) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 1) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 94) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 140) && (dnIn <= 244) ##3 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 224) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 228) && (ttIn <= 238) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 106) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 8) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 136) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 80) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 93) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 68) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 248) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##4 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 72) && (dnIn <= 96) ##1 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 19) && (ttIn <= 70) ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 103) ##2 1) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##2 (cuIn == 41) ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##2 (cuIn == 146) ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 230) && (ttIn <= 240) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 116) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 10) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##2 (cuIn == 247) ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 251) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 204) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcAddr == 1) && dnSel) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 123) && (cuIn <= 255) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 144) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 100)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##2 (dnIn == 100) ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 169) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 171) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 240) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##4 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##2 (cuIn == 40) ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 56)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 105) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 24)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 40)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##2 (cuIn == 61) ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 19) && (ttIn <= 96) ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 88)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 37) && (ttIn <= 75) ##1 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 77) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 2)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 115) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcAddr == 4) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 93) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (dnIn >= 176) && (dnIn <= 255) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 37)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 40) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 5) && (dnIn <= 88) ##3 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 94) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 212)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 6) ##1 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 116) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (cdIn >= 0) && (cdIn <= 78) ##2 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##2 (cuIn == 111) ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 88) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 242) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 113)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 136) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (dnIn == 213)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 211) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 82)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##2 (cuIn == 37) ##2 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 233) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 134)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 109) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 27)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 47) && (dnIn <= 252) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 78)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 44)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 10)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (dnIn == 180)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 196)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 47) && (dnIn <= 252) && (tcLoadOut == 3) ##4 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 19) && (ttIn <= 121) ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 48)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 !ttSel && (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 14)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 223)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (tcLoadOut >= 9) && (tcLoadOut <= 13)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 19) && (ttIn <= 213) ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 255) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 143) && (ttIn <= 249) ##3 (cdIn >= 28) && (cdIn <= 117) ##1 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 10) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 225) && (ttIn <= 239) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 202) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 50) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 57) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 7) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcLoadOut == 11) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 15) ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 8) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 57) && (dnIn <= 96) ##1 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 12) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 102) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcAddr >= 11) && (tcAddr <= 15) ##1 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 108) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 68) && (cdIn <= 141) ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut >= 0) && (tcLoadOut <= 14) ##1 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 227) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 35) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (dnIn >= 206) && (dnIn <= 255) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 83) ##1 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 60) ##1 1) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) (cuSel ##1 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 !cdSel ##3 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (dnIn >= 184) && (dnIn <= 255) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 !dnSel ##1 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cdIn == 25) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr >= 11) && (tcAddr <= 15) ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn == 109) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn == 173) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr >= 6) && (tcAddr <= 15) ##3 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 50) && (dnIn <= 101) ##2 (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr >= 9) && (tcAddr <= 15) ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##1 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cdIn == 14) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 133) && (cuIn <= 184) ##1 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##1 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cdIn == 45) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (dnIn >= 195) && (dnIn <= 255) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cdIn == 21) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 0) ##3 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 5) ##1 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 !cuSel ##3 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn == 178) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (tcLoadOut == 9) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cdIn == 9) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##1 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn == 172) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 59) && (cdIn <= 97) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn == 12) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 !ttSel ##1 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (dnIn == 193) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 0) ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cdIn == 205) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cdIn == 194) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn == 159) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cdIn == 215) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 83) && (cuIn <= 166) ##4 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 !dnSel ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (tcLoadOut == 14) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn == 222) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cdIn == 186) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cdIn == 113) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn == 213) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 207) && (dnIn <= 255) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 127) ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cdIn == 140) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn == 247) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 4) ##3 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn == 52) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cdIn == 240) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn == 54) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (tcLoadOut == 5) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn == 93) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cdIn == 95) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr >= 8) && (tcAddr <= 15) ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) (cuSel ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cdIn == 254) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 12) ##3 (cuIn == 111) ##1 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 76) && (ttIn <= 117) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 0) ##1 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 206) && (cdIn <= 254) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcLoadOut == 11) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 !cdSel ##1 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 !cuSel ##1 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut >= 0) && (tcLoadOut <= 1) ##1 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 !cuSel ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 190) ##1 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 49) && (cdIn <= 89) ##3 (cdIn >= 28) && (cdIn <= 117) ##1 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 80) ##1 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##1 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 185) && (dnIn <= 251) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut >= 0) && (tcLoadOut <= 1) ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) (cdSel ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 163) && (dnIn <= 251) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut >= 0) && (tcLoadOut <= 4) ##1 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 255) ##3 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##3 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 7) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut >= 0) && (tcLoadOut <= 2) ##2 (tcAddr == 1)) |-> (tcLoadOut >= 5) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 172) && (dnIn <= 251) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 255) ##1 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 10) ##3 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##1 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (tcLoadOut == 1) ##1 1) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 53) ##1 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 234) && (ttIn <= 255) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 137) && (cdIn <= 254) && (tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 (tcLoadOut == 11) ##3 1) |-> (cdIn >= 0) && (cdIn <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 1) && (cdIn <= 45) ##1 (dnIn == 220) ##3 1) |-> (cdIn >= 182) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##3 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 10) ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 80) && (ttIn <= 163) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 4) && (tcLoadOut <= 8) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 7) && (dnIn <= 126) && (tcLoadOut == 11) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (cdIn >= 186) && (cdIn <= 252) ##3 (tcLoadOut == 9)) |-> (cdIn >= 81) && (cdIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 15) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 255) ##3 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (dnIn >= 9) && (dnIn <= 100) ##3 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 233) && (ttIn <= 255) ##1 (tcLoadOut == 7) ##2 (tcAddr == 2) ##1 1) |-> (ttIn >= 84) && (ttIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 99) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 6) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126) ##1 (tcLoadOut == 8) ##2 (tcAddr == 9)) |-> (dnIn >= 127) && (dnIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (dnIn >= 9) && (dnIn <= 77) ##3 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 4) ##2 (cuIn == 152) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 207) && (dnIn <= 255) ##3 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 37) && (ttIn <= 75) ##2 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 139) && (dnIn <= 189) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (dnSel ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 128) && (cdIn <= 250) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 89) ##3 (cdIn >= 28) && (cdIn <= 117) ##1 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166) ##2 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn >= 185) && (cdIn <= 251) ##1 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166) ##1 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn >= 138) && (cdIn <= 251) ##1 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 61) && (ttIn <= 120) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) && (ttIn >= 86) && (ttIn <= 144) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (dnIn >= 4) && (dnIn <= 60) ##2 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 39) && (dnIn <= 126) && (tcLoadOut == 11) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 0) ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 0) ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 64) && (ttIn <= 123) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 !ttSel ##3 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 150) && (dnIn <= 252) ##2 (tcAddr >= 11) && (tcAddr <= 15) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 46) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 1) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) && (ttIn >= 86) && (ttIn <= 119) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 118) && (cdIn <= 187) && (tcLoadOut == 11) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 134) && (dnIn <= 174) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 cdSel ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (ttIn == 221)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cdIn >= 74) && (cdIn <= 152) ##3 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (cuIn == 84)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 236) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (ttIn == 234)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (dnIn >= 9) && (dnIn <= 22) ##3 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (ttIn == 108)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn == 143) ##2 1) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (tcAddr == 6) && (tcLoadOut == 13)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (cuIn == 112)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (ttIn == 64)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 115) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (ttIn == 216)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cuIn >= 4) && (cuIn <= 138) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (cuIn == 26)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (cdIn == 160)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (cuIn == 107)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (cdIn == 143)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (cuIn == 181)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (ttIn == 35)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (cdIn == 119)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 7) && (tcAddr <= 10) ##3 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (dnIn >= 4) && (dnIn <= 39) ##2 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (cdIn == 58)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (cdIn == 233)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) && (ttIn >= 109) && (ttIn <= 144) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (tcLoadOut >= 7) && (tcLoadOut <= 15) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 !ttSel && (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (cuIn == 122)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (cuIn == 28)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (cuIn == 231)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (cdIn == 206)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (ttIn >= 199) && (ttIn <= 244) ##3 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 232) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 236) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (ttIn == 67)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (ttIn == 7)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (ttIn >= 24) && (ttIn <= 245) ##2 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##4 (tcAddr == 6) && cdSel) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 115) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cdIn >= 74) && (cdIn <= 86) ##3 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 123) && (dnIn <= 188) ##2 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 !cuSel ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cuIn == 71) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cuIn == 240) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 6) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 174) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (dnIn == 16) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 104) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 74) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 63) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (ttIn == 141) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cdIn == 60) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 119) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 150) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (ttIn == 164) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 61) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 20) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 13) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 7) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 73) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cuIn == 79) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 185) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 61) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 213) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (dnIn == 19) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 144) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 138) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 45) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 119) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 216) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 63) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 26) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 6) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 20) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 7) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 80) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 188) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 110) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 105) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (dnIn == 22) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (dnIn == 10) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 144) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (tcLoadOut == 9) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 59) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 163) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 249) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cdIn == 205) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 13) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 224) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (cuSel ##2 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 7) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 127) ##3 (tcAddr >= 0) && (tcAddr <= 7) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 136) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (ttIn == 26) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##3 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 59) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 138) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cuIn == 232) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 224) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (ttIn == 199) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) && (ttIn == 61) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 163) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 118) && (cdIn <= 127) && (tcLoadOut == 11) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 185) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 26) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 174) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 129) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (ttIn >= 8) && (ttIn <= 111) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn >= 65) && (ttIn <= 115) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255) ##3 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cuIn >= 4) && (cuIn <= 52) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 213) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 13) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cuIn == 55) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 150) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 249) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 104) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 74) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn == 129) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 216) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 188) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 75) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 55) && (tcLoadOut == 12) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn == 75) ##3 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 94) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cdIn == 217) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) && (ttIn == 201) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) && (ttIn == 59) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (ttIn == 144) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cdIn >= 233) && (cdIn <= 246) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn >= 45) && (ttIn <= 79) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 85) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##3 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (dnIn == 123) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (tcLoadOut >= 7) && (tcLoadOut <= 10) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 253) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (ttIn >= 71) && (ttIn <= 111) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (ttIn >= 8) && (ttIn <= 71) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 175) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 37) && (cdIn <= 236) && (tcLoadOut == 11) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (tcAddr == 5) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 61) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 149) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 239) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cuIn == 54) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cuIn >= 146) && (cuIn <= 247) ##2 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 220) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (ttIn == 94) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 239) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 127) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 73) && (cuIn <= 94) && (tcLoadOut == 11) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 2) && (tcAddr <= 4) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 205) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (dnIn == 206) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 72) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 143) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cdIn >= 5) && (cdIn <= 124) ##2 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cdIn >= 60) && (cdIn <= 111) ##3 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (tcAddr == 8) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 15) && (cdIn <= 127) && (tcLoadOut == 11) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 7) && (cdIn <= 137) && (tcLoadOut == 12) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 248) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 159) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 206) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 163) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (dnIn == 9) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (ttIn == 169) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 118) && (cdIn <= 159) && (tcLoadOut == 11) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cdIn == 111) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cdIn == 62) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 166) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 78) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (ttIn == 183) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 198) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 239) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cuIn == 138) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cuIn == 22) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 126) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cuIn >= 4) && (cuIn <= 35) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (dnIn == 198) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 65) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 186) && (ttIn <= 255) ##3 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (ttIn == 75) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 115) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 60) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cuIn == 105) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (tcLoadOut == 10) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 6) ##1 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cdIn == 103) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 112) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cdIn >= 74) && (cdIn <= 111) ##3 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) && (ttIn == 36) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (cdIn >= 7) && (cdIn <= 137) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 76) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (tcLoadOut == 10) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 165) ##1 (tcLoadOut == 12) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cuIn == 163) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) && (ttIn == 109) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##1 (cuIn == 58) ##3 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (tcLoadOut == 10) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 85) && (tcLoadOut == 11) ##4 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 28) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 47) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cdIn >= 233) && (cdIn <= 254) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 61) && (cuIn <= 94) && (tcLoadOut == 11) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cdIn == 103) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (ttIn >= 8) && (ttIn <= 75) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (tcAddr == 1) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 219) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cdIn == 186) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cdIn == 96) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 106) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cuIn == 4) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (dnIn == 135) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 157) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (tcLoadOut >= 4) && (tcLoadOut <= 6) ##2 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cuIn == 130) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (ttIn >= 8) && (ttIn <= 85) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (tcAddr >= 1) && (tcAddr <= 3) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (tcAddr == 3) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 7) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 15) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 176) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 7) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 87) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (ttIn == 71) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 7) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 6) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn >= 3) && (ttIn <= 131) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 6) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (dnIn == 168) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cuIn == 217) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (tcLoadOut == 12) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cuIn == 43) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (dnIn == 213) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (ttIn == 8) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 6) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 212) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 119) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 126) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 37) && (cdIn <= 127) && (tcLoadOut == 11) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (ttIn == 222) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 130) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cuIn == 111) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 254) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 44) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (tcLoadOut == 5) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (tcLoadOut == 4) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (dnIn == 204) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cuIn >= 176) && (cuIn <= 247) ##2 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 120) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (dnIn == 244) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 109) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 181) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (dnIn == 136) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 85) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (ttIn == 230) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 126) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (ttIn == 73) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cuIn == 226) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) && (tcLoadOut == 11) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (cdIn == 67) ##1 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (ttIn >= 49) && (ttIn <= 71) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 140) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (ttIn == 103) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##2 (cdIn == 63) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 15) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn >= 3) && (ttIn <= 115) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 17) && (dnIn <= 47) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 17) && (dnIn <= 47) && (tcLoadOut == 3) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 205) && (dnIn <= 251) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 177) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 254) ##3 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 172)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (dnIn == 81) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 134) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cdIn == 60) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 173)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 125) ##2 (tcLoadOut == 0)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cdIn == 39) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 139)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##3 (tcAddr >= 0) && (tcAddr <= 7) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 125) ##1 !dnSel ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 97)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (ttIn == 80) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (ttIn == 44) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 161)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 21)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 196) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 249)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 82) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 45)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 19) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 74)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 110)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cdIn >= 88) && (cdIn <= 124) ##2 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cdIn >= 58) && (cdIn <= 124) ##2 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 113) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 183) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (dnIn == 6) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (tcLoadOut == 7)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 245)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (tcLoadOut == 4) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 70)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 205) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 184) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cdIn == 98) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cuIn == 211) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (ttIn >= 24) && (ttIn <= 113) ##2 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 115)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (ttIn >= 24) && (ttIn <= 88) ##2 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (tcAddr >= 0) && (tcAddr <= 2) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 125) ##1 (tcLoadOut == 0) ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 150)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 111)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 185)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 19)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (dnIn == 36) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (dnIn >= 204) && (dnIn <= 233) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn >= 164) && (cuIn <= 245) ##1 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 125) ##2 !dnSel) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 201) && (dnIn <= 252) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (tcLoadOut == 3)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cdIn == 253) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) (cuSel ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (tcAddr == 15) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 15) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##3 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 10)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) && (dnIn >= 65) && (dnIn <= 104) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 178)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 147)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 219)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 125) ##2 !cdSel) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cuIn == 9) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (tcAddr == 3)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (dnIn == 54) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 28)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 75)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 120) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (ttIn == 26) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (tcAddr == 10)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cdIn == 32)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (tcAddr == 7) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 170) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (ttIn == 168) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 64)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 125) ##1 !cuSel ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cdIn == 92) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (cuIn == 23)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (dnIn == 42) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (ttIn == 113) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##3 (dnIn == 236)) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cuIn == 58) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 125) ##1 !cdSel ##1 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cuIn == 84) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 65) && (dnIn <= 104) && (tcLoadOut == 12) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 124) && (dnIn <= 251) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (dnIn >= 242) && (dnIn <= 247) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cuIn >= 200) && (cuIn <= 202) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cuIn >= 65) && (cuIn <= 76) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (ttIn == 173) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cuIn == 71) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 237) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 35) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (ttIn == 50) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (tcAddr >= 0) && (tcAddr <= 1) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 180) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 248) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cuIn == 65) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (dnIn == 113) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 7) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (dnIn == 221) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 164) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 1) ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 26) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 63) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cdIn == 5) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 220) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (dnIn >= 204) && (dnIn <= 255) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 134) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 22) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##3 (tcAddr >= 0) && (tcAddr <= 3) ##1 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 1) ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 18) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 38) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (dnIn == 176) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (tcAddr == 2) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcAddr == 3) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (cdIn == 88) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 168) && (dnIn <= 252) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (dnIn == 223) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 109) && (dnIn <= 166) && (tcLoadOut == 11) ##4 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 122) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 123) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 141) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cuIn == 196) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (cdIn == 182) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 cuSel ##2 (tcAddr == 6)) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 11) ##2 (tcLoadOut == 15) ##2 1) |-> (dnIn >= 0) && (dnIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 71) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 12) ##1 (ttIn == 147) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 248)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 206)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 142)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 249)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 203)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 8)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 4)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 30)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 94)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 7)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 65)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 164) && (ttIn <= 255) ##3 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 163)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 236)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 132)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 59)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 165)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 121)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 169)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 193)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 38)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 138)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 56)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##3 (tcLoadOut == 1)) |-> (cdIn >= 116) && (cdIn <= 181));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 173)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 106)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 104)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 48)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (ttIn == 26)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (cdSel ##1 (tcLoadOut == 12) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 81) && (dnIn <= 163) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (tcLoadOut == 12) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 8) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcAddr >= 10) && (tcAddr <= 15) ##1 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn >= 164) && (cuIn <= 196) ##1 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 55) ##1 1) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 6) ##1 1) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 15) ##1 1) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 196) ##1 1) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 55) && (cdIn <= 115) ##1 (tcLoadOut == 12) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 79) ##1 (tcLoadOut == 12) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 116) && (dnIn <= 182) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 164) ##1 1) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 127) && (dnIn <= 255) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn == 9) ##1 1) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 15) ##1 (tcLoadOut == 12) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##1 (tcLoadOut == 12) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 1) && (ttIn <= 118) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn >= 82) && (ttIn <= 160) ##1 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 9) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 171) && (ttIn <= 255) ##1 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (cuIn >= 128) && (cuIn <= 248) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 248) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 109) && (dnIn <= 175) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 59)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 7) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 63) ##1 (tcLoadOut == 12) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 161) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##2 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn == 191) ##1 1) |-> (ttIn >= 124) && (ttIn <= 185));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 102) && (dnIn <= 154) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 184) && (ttIn <= 255) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 166) && (cdIn <= 255) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 87) && (dnIn <= 172) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 6) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 51) && (dnIn <= 101) ##2 (tcAddr == 3) && (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 119) && (ttIn <= 164) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 116) && (dnIn <= 182) ##1 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 175) && (ttIn <= 255) ##1 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 5) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 170) && (dnIn <= 241) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 182) && (cdIn <= 255) ##2 (tcAddr == 3) && (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 176) && (ttIn <= 255) ##1 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 184) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn >= 3) && (ttIn <= 113) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (cuIn >= 128) && (cuIn <= 184) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (dnIn >= 201) && (dnIn <= 252) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (dnIn >= 219) && (dnIn <= 252) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 105) && (ttIn <= 156) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 201) && (dnIn <= 252) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 219) && (dnIn <= 252) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && dnSel ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (dnSel ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 51) && (dnIn <= 101) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 6) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 250) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (cdIn == 250) ##3 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (cdIn == 5) ##3 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 (tcAddr == 8)) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 5) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 126) && (cuIn <= 255) ##3 (tcLoadOut == 12) && (ttIn == 108)) |-> (cuIn >= 0) && (cuIn <= 61));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 4) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn >= 63) && (ttIn <= 131) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 127) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 182) && (cdIn <= 255) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (tcAddr >= 2) && (tcAddr <= 4) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn >= 136) && (cuIn <= 195) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 2) && (tcAddr <= 4) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn >= 203) && (ttIn <= 249) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 6) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 !cdSel ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 116) && (dnIn <= 182) ##3 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 4) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 130) && (dnIn <= 252) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn >= 37) && (ttIn <= 70) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 6) ##2 (cuIn == 152) ##1 1) |-> cdSel);
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 82) && (dnIn <= 108) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (dnIn >= 130) && (dnIn <= 252) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 6) ##2 (cuIn == 152) ##1 1) |-> (tcLoadOut >= 8) && (tcLoadOut <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 126) && (cuIn <= 255) ##2 (tcAddr == 3) && (dnIn == 134)) |-> (cuIn >= 63) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##3 (dnIn >= 37) && (dnIn <= 42)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn >= 176) && (cuIn <= 197) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 111) && (cdIn <= 170) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn >= 45) && (ttIn <= 79) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 82) && (dnIn <= 135) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 0) ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 48) ##2 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut >= 1) && (tcLoadOut <= 3) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 6) ##2 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 15) ##2 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 94) && (ttIn <= 110) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 90) ##2 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn >= 65) && (ttIn <= 115) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn >= 2) && (cdIn <= 127) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 99) && (dnIn <= 184) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 49) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 95) && (dnIn <= 145) ##1 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn >= 111) && (dnIn <= 191) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 11) ##2 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 57) ##2 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 39) ##2 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 255) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn >= 2) && (cdIn <= 97) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (ttIn == 18)) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 150) ##2 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn == 6) ##2 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255) ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 128) && (cdIn <= 250) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn >= 126) && (dnIn <= 191) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 53) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn >= 125) && (cuIn <= 158) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn >= 166) && (cuIn <= 184) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn >= 3) && (ttIn <= 115) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn >= 2) && (cdIn <= 63) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 17) && (cdIn <= 33) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 80) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 164) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 95) && (dnIn <= 145) ##3 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 3) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 20) && (cdIn <= 40) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn >= 3) && (ttIn <= 131) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 1) ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##3 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##1 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 150) && (dnIn <= 252) ##4 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 184) && (ttIn <= 255) ##1 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255) ##3 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 188) ##1 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 49) ##2 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (cuIn == 152) ##1 1) |-> cuSel);
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##2 (cuIn == 23) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 1) && (tcAddr <= 3) ##1 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 208) ##1 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 5) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##3 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 175) && (dnIn <= 181) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 6) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 (tcLoadOut == 0)) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 !ttSel) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 15) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##1 (tcAddr == 9) ##1 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 206) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 122) && (ttIn <= 255) ##3 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 2) && (tcAddr <= 4) ##1 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 205) && (dnIn <= 252) ##4 (ttIn == 195)) |-> (dnIn >= 87) && (dnIn <= 172));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cdIn == 116)) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cdIn == 129)) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 120) && (ttIn <= 254) ##3 (cuIn == 23) && (tcAddr == 5) ##1 1) |-> (ttIn >= 0) && (ttIn <= 63));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 49) && (cdIn <= 89) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 172) && (cdIn <= 189) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 10) ##2 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (dnIn >= 213) && (dnIn <= 241)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn >= 2) && (ttIn <= 24)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 9) && (ttIn <= 35) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn >= 92) && (cuIn <= 112) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) (cdSel ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 94) && (ttIn <= 158) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 230) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 182) && (dnIn <= 208) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 150) && (dnIn <= 252) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 42) && (cdIn <= 68) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 210) && (ttIn <= 246) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 94) && (ttIn <= 115) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 94) && (ttIn <= 136) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 30) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 9) ##2 (cuIn >= 88) && (cuIn <= 91) && (tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 11) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 39) && (cdIn <= 78) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 66) && (ttIn <= 136) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (tcLoadOut >= 14) && (tcLoadOut <= 15) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut >= 11) && (tcLoadOut <= 14) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 219) && (dnIn <= 229) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 175) && (ttIn <= 191) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 219) && (dnIn <= 229) && (tcLoadOut == 3) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cuIn >= 76) && (cuIn <= 92) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 35) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 36) ##3 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##2 (cdIn >= 212) && (cdIn <= 215)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##2 (cdIn >= 185) && (cdIn <= 189)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##2 (dnIn >= 72) && (dnIn <= 77)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 62) && (cdIn <= 124) ##3 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 38) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 186) && (ttIn <= 255) ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 186) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 46)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 76) && (cuIn <= 84) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 108)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 87) && (dnIn <= 172) ##3 (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 3) ##1 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 40) && (cdIn <= 78) ##1 (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 83) && (cuIn <= 166) ##1 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn >= 100) && (cdIn <= 140)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 10) && (ttIn <= 115) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 7) && (cuIn <= 115) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 221) && (cdIn <= 242) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##3 (cdIn >= 158) && (cdIn <= 171)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##3 (cdIn >= 223) && (cdIn <= 236)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn >= 176) && (cuIn <= 184) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##3 (cuIn >= 66) && (cuIn <= 89)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 48) && (cdIn <= 97) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 63) ##2 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4) ##2 (tcLoadOut == 1) ##1 (tcLoadOut == 3)) |-> (tcAddr >= 6) && (tcAddr <= 10));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cdIn >= 203) && (cdIn <= 207) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cdIn >= 233) && (cdIn <= 240) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (dnIn >= 2) && (dnIn <= 6) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 87) && (dnIn <= 172) ##1 (tcLoadOut == 8) && (ttIn == 56) ##1 1) |-> (dnIn >= 173) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn >= 93) && (cuIn <= 102) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 9) && (tcLoadOut <= 15) ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 47) ##4 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 13) && (cuIn <= 26) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 193) && (cdIn <= 255) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn >= 136) && (cuIn <= 152) ##2 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 125) && (dnIn <= 155) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 15) && (ttIn <= 25) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 cdSel ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 175) && (dnIn <= 176) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 113) && (cdIn <= 134) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut >= 7) && (tcLoadOut <= 9) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 15) ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 36) && (dnIn <= 55) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 55) && (cuIn <= 71) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (tcAddr == 0) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 19) && (dnIn <= 36) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (cdIn >= 21) && (cdIn <= 27) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 76) && (cuIn <= 103) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr >= 6) && (tcAddr <= 7) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 8) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 76) && (cuIn <= 79) && (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 249) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 241) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn >= 5) && (dnIn <= 26) ##2 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 21) && (ttIn <= 25) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 176) && (cdIn <= 197) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 170) && (cuIn <= 185) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 48) && (cuIn <= 76) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcAddr == 6) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn >= 232) && (dnIn <= 239) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 206) && (dnIn <= 241) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 10) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 63) && (cdIn <= 81) && (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 182) && (dnIn <= 191) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut >= 4) && (tcLoadOut <= 6) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut >= 13) && (tcLoadOut <= 14) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 9) && (ttIn <= 18) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn >= 2) && (ttIn <= 9)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (dnIn >= 144) && (dnIn <= 176)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcAddr == 11)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 234) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 88) && (cdIn <= 97) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 133) && (cdIn <= 149) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 233) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 203) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 28) && (dnIn <= 42) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 204) && (ttIn <= 213) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 101) && (cdIn <= 103) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 213) && (ttIn <= 255) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4) ##1 (cuIn == 152) && (tcLoadOut == 2) ##2 1) |-> (tcAddr >= 5) && (tcAddr <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 224) && (cuIn <= 228) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 231) && (cdIn <= 245) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 56) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 94) && (ttIn <= 106) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (tcAddr == 0) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##1 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 125) && (dnIn <= 136) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr >= 6) && (tcAddr <= 7) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (tcLoadOut >= 9) && (tcLoadOut <= 10)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (tcLoadOut == 14) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (tcLoadOut == 15) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (tcLoadOut == 6) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (tcLoadOut == 13) && (tcAddr == 7) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (ttIn == 116) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (tcAddr == 7) && (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (tcLoadOut == 8) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 87) && (dnIn <= 172) ##3 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 102) && (dnIn <= 155) ##3 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##1 (cuIn == 92) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 115) && (ttIn <= 144) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut >= 11) && (tcLoadOut <= 12) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 1) && (tcAddr <= 3) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 247) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) ##2 (cdIn == 139)) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 215) && (ttIn <= 255) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 248)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 99)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 76) && (cuIn <= 79) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 8)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 131) && (ttIn <= 160)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 108) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 1) && (tcAddr <= 7) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 83) ##1 (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 82) ##1 (tcLoadOut == 12) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn >= 100) && (cdIn <= 134)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn >= 113) && (ttIn <= 130)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 223) && (dnIn <= 232) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn >= 204) && (cuIn <= 222) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn >= 236) && (cuIn <= 241) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn >= 208) && (cuIn <= 213)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcAddr >= 14) && (tcAddr <= 15)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn >= 39) && (cuIn <= 57)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn >= 133) && (cdIn <= 140)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn >= 14) && (cdIn <= 17)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn >= 183) && (cuIn <= 184) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 7) ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 221) && (cdIn <= 227) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcAddr >= 3) && (tcAddr <= 5) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 213) && (dnIn <= 244) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn >= 253) && (cuIn <= 255) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (dnIn >= 63) && (dnIn <= 64) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (dnIn >= 21) && (dnIn <= 32) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn == 102) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 141) && (ttIn <= 143) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 6) ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 76) ##1 !cdSel ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (cdSel ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 104) && (ttIn <= 113) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 223) && (cdIn <= 236) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 151) && (cdIn <= 158) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 21) && (ttIn <= 25) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 128) && (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126) ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 113) && (cdIn <= 114) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 7) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 12) && (tcLoadOut <= 15) ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 68) && (cdIn <= 87) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcLoadOut >= 9) && (tcLoadOut <= 15) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 cdSel ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 156) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 36) && (dnIn <= 39) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 125) && (dnIn <= 136) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut >= 10) && (tcLoadOut <= 12) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 205) && (dnIn <= 232) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 102) && (cdIn <= 106) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 149) && (ttIn <= 175) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 36) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 39) && (ttIn <= 47) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr == 13) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 175) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 101) && (cuIn <= 103) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 89) && (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 156) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 32) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 55) && (cuIn <= 61) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 148) && (dnIn <= 153) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (tcLoadOut >= 10) && (tcLoadOut <= 13)) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 157) && (cdIn <= 158) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 185) && (cdIn <= 197) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn >= 181) && (dnIn <= 182) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn >= 232) && (dnIn <= 235) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 213) && (dnIn <= 237) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr == 6) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn >= 6) && (dnIn <= 22) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn >= 77) && (dnIn <= 96) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 12) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 141) && (dnIn <= 146) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 229) && (cdIn <= 236) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr == 3) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel && (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 87) && (cdIn <= 92) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 232) && (dnIn <= 249) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 131) && (ttIn <= 147) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 232) && (dnIn <= 249) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 191) && (ttIn <= 211) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcAddr == 15) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 101) && (ttIn <= 108) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 142) && (ttIn <= 143) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 33) && (dnIn <= 37) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 213) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut >= 11) && (tcLoadOut <= 12) ##2 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 225) && (ttIn <= 240) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 86)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn >= 104) && (ttIn <= 113)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 13) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn >= 138) && (ttIn <= 159)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 14) && (ttIn <= 18) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 214) && (ttIn <= 225) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 172) && (cdIn <= 249) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 249) && (dnIn <= 251) && (tcLoadOut >= 8) && (tcLoadOut <= 9) ##3 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut >= 6) && (tcLoadOut <= 8) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 94) && (dnIn <= 96) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn >= 2) && (ttIn <= 3)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn >= 56) && (ttIn <= 61)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 237) && (dnIn <= 253) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcAddr == 2)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 63) && (ttIn <= 65) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 172) && (cdIn <= 176) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 7) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 223) && (dnIn <= 251) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 6) && (dnIn <= 26) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 243) && (dnIn <= 250) && (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 102) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 45) && (ttIn <= 108) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 128) && (cuIn <= 158) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 36) && (cuIn <= 56) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 36) && (cuIn <= 56) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 146) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 28) && (dnIn <= 29) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 101) && (cdIn <= 102) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 57) && (dnIn <= 70) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 59) && (cdIn <= 68) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cuIn >= 92) && (cuIn <= 103) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 111) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 42) && (cdIn <= 48) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 186) && (ttIn <= 191) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 211) && (ttIn <= 213) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 14) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 92) && (dnIn <= 140) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 173) && (cuIn <= 184) && (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 4)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 7) && (dnIn <= 22) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 7)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 7) && (dnIn <= 22) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 1) && (tcLoadOut == 3) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 6) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 143) && (ttIn <= 144) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 180) && (ttIn <= 184) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 111) && (cdIn <= 113) && (tcLoadOut == 3) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 125) && (dnIn <= 129) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 59) && (cdIn <= 60) && (tcLoadOut == 3) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 158) && (ttIn <= 166) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 111) && (cdIn <= 113) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (tcAddr == 1) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 108) && (dnIn <= 128) ##3 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 59) && (cdIn <= 60) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 81) && (cuIn <= 164) ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 163) ##1 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 83) && (cuIn <= 166) ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 61) && (cdIn <= 121) ##1 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 32) && (cdIn <= 49) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 175) && (ttIn <= 176) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 223) ##4 (tcLoadOut == 0)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 108) && (ttIn <= 115) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 170) && (dnIn <= 176) && (tcLoadOut == 3) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 12) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 79) && (ttIn <= 91) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 233) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 170) && (dnIn <= 176) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 166) && (cdIn <= 255) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn >= 225) && (ttIn <= 255) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 10) && (ttIn <= 15) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##3 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 203) && (cdIn <= 216) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 233) && (ttIn <= 247) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 203) && (cdIn <= 216) && (tcLoadOut == 3) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 66) && (dnIn <= 126) ##3 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (ttIn >= 143) && (ttIn <= 247) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 204) && (cdIn <= 255) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 106) && (cdIn <= 127) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 94) && (cuIn <= 146) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 1) && (tcAddr <= 2) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 13) && (tcAddr <= 15) ##3 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 78)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 100)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 8) ##1 (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 205) && (dnIn <= 252) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 142) && (ttIn <= 160)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 24)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 205) && (ttIn <= 207)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 84)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 142)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 92) && (ttIn <= 93) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 87) && (dnIn <= 128) ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 108) && (dnIn <= 170) && (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) && (ttIn >= 0) && (ttIn <= 110) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 60) && (cdIn <= 96) && (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 206) && (dnIn <= 219) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn >= 10) && (cdIn <= 18)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 107) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn >= 22) && (dnIn <= 38)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn >= 56) && (dnIn <= 65)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcAddr == 14)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn >= 39) && (cuIn <= 41)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn >= 133) && (cdIn <= 134)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn >= 82) && (cdIn <= 100)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn >= 241) && (cuIn <= 244)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 17)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 77) && (cdIn <= 102) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn >= 113) && (ttIn <= 120)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn >= 12) && (cuIn <= 50) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn >= 112) && (cuIn <= 115) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn >= 208) && (cuIn <= 210)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn >= 24) && (ttIn <= 27)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn >= 56) && (ttIn <= 61)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 13) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 28) && (cdIn <= 34) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 80) && (cdIn <= 121) ##1 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn == 222) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 80) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 132) && (dnIn <= 170) && (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255) ##1 (tcLoadOut >= 1) && (tcLoadOut <= 2) ##1 (cdIn == 63) ##1 1) |-> (cuIn >= 0) && (cuIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cdIn == 190) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn == 156) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn == 18) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) && (ttIn >= 0) && (ttIn <= 87) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn == 87) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn == 197) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn == 253) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn >= 10) && (ttIn <= 22) ##3 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn == 176) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 116) && (cdIn <= 181) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 65) && (cuIn <= 131) ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn == 49) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn == 232) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn == 248) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn == 255) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn == 139) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn == 53) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 94) && (dnIn <= 135) ##1 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 (cuIn == 93) ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 175) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 197) && (cdIn <= 205) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 237) && (dnIn <= 244) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 48) && (cuIn <= 61) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 213) && (ttIn <= 224) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 226) && (cdIn <= 227) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 150) && (cdIn <= 249) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 95) && (dnIn <= 145) ##1 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 209) ##1 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 108) && (ttIn <= 113) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 157) && (cdIn <= 158) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 223) && (cdIn <= 229) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 187) && (ttIn <= 194) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 152) && (cuIn <= 170) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut >= 9) && (tcLoadOut <= 10) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 120) && (ttIn <= 183) ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 113) && (cuIn <= 146) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 216) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 149) && (ttIn <= 151) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 21) && (ttIn <= 22) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 36) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 106) && (cuIn <= 125) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 55) && (dnIn <= 69) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel ##1 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##3 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 12) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 211) && (cuIn <= 214) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 114) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 19) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 48) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 105) && (ttIn <= 156) ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr == 7) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr == 2) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##1 !cdSel ##1 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 251) && (tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 10) ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcLoadOut >= 12) && (tcLoadOut <= 15) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn >= 74) && (cuIn <= 79) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn >= 29) && (cdIn <= 40) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 2) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 102) && (cdIn <= 103) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 125) && (dnIn <= 129) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 218) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 77) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 123) && (ttIn <= 255) ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 157) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 197) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 45) && (ttIn <= 78) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 9) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 41) ##1 (tcAddr == 12)) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 134) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 146) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 185) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 158) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 163) && (ttIn <= 209) ##1 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 213) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 141) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (ttIn == 54) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 6) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 176) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 69) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 148) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 199) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 4) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 212) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 165) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 237) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 236) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 19) ##3 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 235) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 52) && (dnIn <= 57) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 185) && (cdIn <= 189) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 87) && (cdIn <= 88) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 204) && (ttIn <= 211) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 148) && (dnIn <= 150) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##4 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 35) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 139) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 37) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 88) && (cdIn <= 89) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 232) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 22) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 143) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 9) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 111) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 2) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 72) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 14) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 96) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcAddr == 3) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 113) && (dnIn <= 126) ##3 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 128) && (ttIn <= 255) ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 !cdSel && (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 12) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 60) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 15) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 239) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 !ttSel && (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 41) && (tcLoadOut == 0) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 203) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 !cuSel && (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 101) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 182) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cdIn >= 241) && (cdIn <= 242)) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 12) ##2 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcAddr == 5) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 57) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 8) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 14) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 12) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 95) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 9) && dnSel ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 142) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 225) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 240) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 120) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 6) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 108) && (ttIn <= 156) ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 119) && (ttIn <= 164) ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 37) && (dnIn <= 65) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 108) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 9) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcAddr == 11) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 237) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 116) ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 114) && (tcLoadOut >= 8) && (tcLoadOut <= 9) ##3 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 146) && (cuIn <= 163) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 182) && (dnIn <= 186) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 1) && (cuIn <= 7) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 230) && (ttIn <= 232) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 6) && (dnIn <= 10) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 191) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 172) && (cdIn <= 173) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 205) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 1) && (cuIn <= 7) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 164) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 106) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 142) && (ttIn <= 147) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 241) && (dnIn <= 249) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 146) && (cuIn <= 163) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 241) && (dnIn <= 249) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 203) && (cdIn <= 250) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 159)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 251)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 61)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcLoadOut == 10)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 24)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 3)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 138)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 104)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 40)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcLoadOut == 2)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 56)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 2)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcLoadOut == 15)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 113)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 9)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 196)) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 229) && (dnIn <= 232) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 44) && (cdIn <= 49) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 102) && (ttIn <= 106) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 114) && (cdIn <= 118) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 231) && (cdIn <= 233) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 243) && (cdIn <= 245) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 36) && (cuIn <= 45) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 244) && (dnIn <= 252) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##3 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 232) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 36) && (cuIn <= 45) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 232) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr >= 12) && (tcAddr <= 13) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 65) && (ttIn <= 73) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 234) && (cuIn <= 248) && (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 94) && (ttIn <= 95) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 208) && (cuIn <= 216) && (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 176) && (dnIn <= 182) && (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 149) && (cdIn <= 156) && (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 17) && (dnIn <= 22) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 17) && (dnIn <= 22) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 59) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 47) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 101) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 42) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 211) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 14) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 186) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 136) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 48) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 9) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 204) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 89) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 101) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 129) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 103) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 70) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 42) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 11) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 191) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 213) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 197) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 118) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 68) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 70) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 28) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 102) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 7) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 149) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 12) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 11) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 2) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 247) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 57) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn >= 239) && (cdIn <= 254)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut >= 1) && (tcLoadOut <= 2)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 200) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 127) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 6) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 108) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##2 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 125) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 144) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 166) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 2) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 224) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 249) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 223) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 184) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 180) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 176) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 158) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 163) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 150) && (tcLoadOut == 3) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn == 150) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 174) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 143) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 91) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 163) && (tcLoadOut == 3) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 188) && (cuIn <= 196) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (tcLoadOut == 10)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 250) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 79) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 15) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 250) && (tcLoadOut == 3) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 233) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 15) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 10) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn == 115) ##4 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 103) && (cuIn <= 185) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 81) && (cuIn <= 163) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##4 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 134) && (dnIn <= 150) ##2 (tcAddr == 7) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 155) && (dnIn <= 164) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 21) && (ttIn <= 24) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn >= 245) && (ttIn <= 255) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 248) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 185) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##4 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn >= 70) && (cuIn <= 94) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn >= 59) && (dnIn <= 68) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn >= 189) && (ttIn <= 196) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##1 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 156) && (ttIn <= 207) ##3 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 6) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##1 (tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 102) && (ttIn <= 106)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 78) && (cuIn <= 79) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 26) && (cuIn <= 33) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 76) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 9) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 234) && (cuIn <= 248) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 206) && (ttIn <= 207)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 142) && (ttIn <= 147)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 18)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 15) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##2 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 131) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 221) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 12) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 34) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 10) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 2) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 203) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 242) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 133) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 169) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 77) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 130) && (dnIn <= 187) ##3 (tcAddr == 4)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 3) && (dnIn <= 53) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 171)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 244)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 224)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 28) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 5) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 172) && (ttIn <= 237) ##1 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 226) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 14)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 3)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 227) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 102) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 44)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn == 225) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcAddr == 15)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 56)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 149) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcLoadOut == 15)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 133)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 117) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 213)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 241)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 185)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 61)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 13) && (cuIn <= 76) ##1 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 210)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 8) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 134)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 214)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcLoadOut == 2)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 40)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##3 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 100)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 50) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 227)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 46) && (dnIn <= 92) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 96)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 113)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 130)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 61)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 172)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcLoadOut == 15) ##1 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 39)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 41)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 57)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cuIn == 208)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 82)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (ttIn == 24)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (cdIn == 140)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcLoadOut == 10)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##4 (tcLoadOut == 4)) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 76) ##1 (tcLoadOut == 0) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn >= 117) && (cdIn <= 162)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 105) && (dnIn <= 108) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 235) && (dnIn <= 244) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 123) && (dnIn <= 184) ##3 (tcAddr == 4)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (cdSel ##2 (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (cuSel ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 157) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 213) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 213) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 244) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 114) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 61) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 108) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 228) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 197) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 205) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 22) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 245) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 140) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 194) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 70) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 2) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 45) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 134) && (dnIn <= 241) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##3 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 134) && (dnIn <= 241) && (tcLoadOut == 3) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 48) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 9) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 69) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 127) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 87) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 69) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 106) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 113) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 187) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 170) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 223) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 236) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 92) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 214) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 211) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 216) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn == 151) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 104) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 60) ##2 (tcAddr == 7) && (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 15) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 55) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 88) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn == 39) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 21) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 9) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 10) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 13) && (cuIn <= 125) ##1 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 1) ##2 (ttIn == 108) ##2 1) |-> (cdIn >= 0) && (cdIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 125) ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn >= 36) && (cdIn <= 40) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn >= 74) && (cuIn <= 76) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 26) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 42) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 243) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 175) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 7) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 96) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 151) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 9) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 103) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 129) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 227) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 209) ##3 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 1) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 155) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 6) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 136) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 149) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 172) && (ttIn <= 194) ##1 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 106) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 204) && (cdIn <= 255) ##3 (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 57) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 131) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 !ttSel && (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 11) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 7) && (dnIn <= 251) && (tcLoadOut == 3) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 211) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 102) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 49) ##1 (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 9) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 204) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 1) && (cuIn <= 32) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 28) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 7) && (dnIn <= 251) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 118) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 191) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 6) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 59) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 52) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 134) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 175) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr >= 0) && (tcAddr <= 3) ##1 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 12) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 200) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 1) && (cuIn <= 72) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 1) && (cuIn <= 56) && (tcLoadOut == 3) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 125) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 60) ##2 (tcLoadOut == 2) ##2 (tcAddr == 4)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 1) && (cuIn <= 32) && (tcLoadOut == 3) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 1) && (cuIn <= 72) && (tcLoadOut == 3) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 1) && (cuIn <= 56) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 226) && (cuIn <= 234) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 95) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 3) && (dnIn <= 82) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 153) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 185) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 6) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 186) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 1) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 148) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 87) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 78) ##1 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 71) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 189) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 184) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 88) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##2 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 150) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 172) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 143) && (ttIn <= 249) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 32) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (tcLoadOut == 15)) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185) ##3 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 104) && (ttIn <= 115) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 39) && (dnIn <= 47) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 240) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 60) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 10) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 26) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 50) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 212) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 182) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 208) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 232) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 244) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 44) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 72) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 92) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 131) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 115) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 147) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 207) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 232) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 233) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 114) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 243) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 245) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 15) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 160) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 225) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 163) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 212) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 1) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 225) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 49) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 142) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn == 219) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 219) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn == 232) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 231) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 232) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 173) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 144) && (ttIn <= 233) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 176) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 229) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 252) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 45) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 45) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 219) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn == 150) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 150) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 118) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 190) ##4 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 1) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 163) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 188) && (cuIn <= 255) ##1 (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 216) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 95) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 3) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 22) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 7) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 205) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255) ##2 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn == 17) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 59) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 94) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 211) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 106) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 17) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 106) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn == 7) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn == 36) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn == 22) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 36) && (tcLoadOut == 3) ##4 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 212) && (ttIn <= 237) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 5) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 242) && (dnIn <= 244) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 193) && (ttIn <= 210) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) && (dnIn >= 88) && (dnIn <= 169) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 139) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 7) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 134) && (dnIn <= 150) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn >= 136) && (cuIn <= 195) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 36) ##1 (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) && (dnIn >= 134) && (dnIn <= 150) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) && (dnIn >= 134) && (dnIn <= 189) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 134) && (dnIn <= 189) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 88) && (dnIn <= 169) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 32) && (cdIn <= 35) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##4 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel ##4 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn >= 196) && (cdIn <= 197) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 44) && (cdIn <= 49) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 128) && (cuIn <= 143) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 231) && (cdIn <= 233) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 3) && (dnIn <= 89) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcAddr == 6)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 60) ##1 (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 8) && (tcAddr <= 15) ##1 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##1 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 184) && (ttIn <= 255) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 4)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 2)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 1)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcAddr == 12)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 134) && (dnIn <= 189) ##2 (tcLoadOut == 2) ##2 (tcAddr == 4)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 39) && (cdIn <= 78) ##2 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 15) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185) ##4 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cdIn >= 84) && (cdIn <= 115) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cdIn >= 82) && (cdIn <= 115) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 6) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##2 (tcLoadOut == 12) ##1 (tcAddr == 6)) |-> (ttIn >= 0) && (ttIn <= 83));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##1 (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) && (cdIn >= 4) && (cdIn <= 60) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 60) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 10) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 83) ##1 (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (dnSel ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!dnSel && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 9) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 114) && (cdIn <= 118) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 37) && (dnIn <= 42) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 96) && (ttIn <= 99) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 6) && (dnIn <= 10) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 3) && (dnIn <= 114) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (tcLoadOut == 9)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn >= 197) && (cuIn <= 200)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 180) && (cuIn <= 181) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (tcLoadOut == 13)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 106) && (cdIn <= 114) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn >= 245) && (ttIn <= 248) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn >= 118) && (cdIn <= 127) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn >= 67) && (cuIn <= 70)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 26) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 21) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 164) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 7) ##2 (cdIn == 233) ##2 1) |-> (dnIn >= 127) && (dnIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 185) ##1 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn >= 3) && (ttIn <= 113) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 201) && (dnIn <= 252) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 63) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 134) && (dnIn <= 189) ##2 (tcAddr == 7) && (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) && (cdIn >= 4) && (cdIn <= 63) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 219) && (dnIn <= 252) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) && (cdIn >= 4) && (cdIn <= 78) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 55) && (cdIn <= 115) ##3 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 78) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 196) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn >= 22) && (ttIn <= 30) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn >= 42) && (dnIn <= 44) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn >= 91) && (cuIn <= 94) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn >= 65) && (dnIn <= 68) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 (tcAddr == 8)) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcAddr >= 13) && (tcAddr <= 15) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cdIn >= 84) && (cdIn <= 129) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cdIn >= 68) && (cdIn <= 123) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 10) ##2 (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cdIn >= 57) && (cdIn <= 115) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cdIn >= 82) && (cdIn <= 129) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 182) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 26) && (cuIn <= 41) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 130) && (cuIn <= 131) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 0) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (ttIn >= 89) && (ttIn <= 170) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 101) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 148) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 158) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 234)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cuIn >= 125) && (cuIn <= 158) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 75)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 152) && (tcAddr == 5)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 230)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 33) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 106)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 22)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 207)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 131)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 84) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 94)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 216) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 206)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 181) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 205)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 79) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 147)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 165) ##3 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 212) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 160)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 216)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 102)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 192) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 26) && (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 5) && (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cdIn >= 4) && (cdIn <= 118) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 235) && (dnIn <= 238) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 182) && (cuIn <= 183) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn >= 228) && (cdIn <= 229) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 15) && (cuIn <= 26) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 190) ##2 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn >= 63) && (ttIn <= 131) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (ttIn >= 148) && (ttIn <= 199) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cdIn >= 84) && (cdIn <= 168) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 4) && (tcAddr <= 6) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 11) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 15)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##3 (dnIn == 220) ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 84) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (dnIn >= 28) && (dnIn <= 36) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 68) && (cdIn <= 69) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut >= 9) && (tcLoadOut <= 11)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 16) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn >= 237) && (cuIn <= 238) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cdIn >= 82) && (cdIn <= 161) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 117) && (dnIn <= 171) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61) ##1 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && dnSel ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (ttIn >= 37) && (ttIn <= 70) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) && (ttIn >= 203) && (ttIn <= 249) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 !cdSel ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 2) && (tcAddr <= 4) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn >= 74) && (cuIn <= 75) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 60) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 36) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 85) && (cdIn <= 162) ##3 (dnIn == 175) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcLoadOut == 12) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcLoadOut >= 14) && (tcLoadOut <= 15) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 76) ##2 cuSel) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 130) && (dnIn <= 252) && (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn >= 2) && (cdIn <= 127) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcAddr >= 11) && (tcAddr <= 15) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 169) && (dnIn <= 250) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (tcLoadOut >= 8) && (tcLoadOut <= 9) ##2 (dnIn == 41) ##1 1) |-> (ttIn >= 0) && (ttIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 134) && (dnIn <= 192) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##2 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cdIn >= 4) && (cdIn <= 134) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 85) && (cdIn <= 89) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 176) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 142) && (ttIn <= 147) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 3) && (dnIn <= 109) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 233) && (cuIn <= 234) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 32) && (cdIn <= 34) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 12) && (cuIn <= 26) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 250) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 205) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut >= 1) && (tcLoadOut <= 3) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##2 !cdSel) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 5) && (dnIn <= 250) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4) ##3 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn >= 111) && (dnIn <= 191) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (dnIn >= 126) && (dnIn <= 191) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcAddr >= 8) && (tcAddr <= 15) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 2) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 1) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##3 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcAddr >= 7) && (tcAddr <= 15) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 4) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 130) && (dnIn <= 187) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 9) && (tcLoadOut <= 11) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 !cuSel ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 168) && (dnIn <= 251) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 126) && (cdIn <= 237) && (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 192) && (cuIn <= 255) ##3 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 84) && (ttIn <= 166) ##2 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##3 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 6) ##2 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (tcLoadOut >= 0) && (tcLoadOut <= 4) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 15) ##2 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn >= 2) && (cdIn <= 97) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##1 !dnSel ##1 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (ttIn >= 121) && (ttIn <= 183) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##1 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 2) && (dnIn <= 251) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 6) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 78) && (cuIn <= 79) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 212) && (cuIn <= 213) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 39) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 128) && (cdIn <= 131) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 26) && (cdIn <= 30) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 90) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 205) && (dnIn <= 206) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 158) && (dnIn <= 170) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 203) && (cdIn <= 216) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 56) && (cuIn <= 72) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 240) && (cdIn <= 250) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 96) && (cdIn <= 103) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 10) && (ttIn <= 15) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 74) && (cdIn <= 88) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 247) && (ttIn <= 249) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 106) && (cdIn <= 237) && (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (ttIn >= 122) && (ttIn <= 183) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 130) && (dnIn <= 250) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 11) ##2 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 116) && (cdIn <= 181) ##4 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##3 (cdIn == 57)) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 123) ##1 (tcLoadOut == 12) ##1 (dnIn == 125) ##2 1) |-> (ttIn >= 168) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 178) && (cuIn <= 211) && (tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 !dnSel ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) && (cuIn >= 178) && (cuIn <= 211) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 3) && (cdIn <= 17) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 208) && (cuIn <= 216) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 89) && (cdIn <= 95) ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 73) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 65) && (ttIn <= 70) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 3) && (ttIn <= 22) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 102) && (ttIn <= 106) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 149) && (cdIn <= 156) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 204) && (ttIn <= 213)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 118) && (ttIn <= 121)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 243) && (dnIn <= 252)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (ttIn >= 158) && (ttIn <= 254) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 165) ##1 (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##2 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (cdIn >= 2) && (cdIn <= 63) ##1 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (dnIn >= 129) && (dnIn <= 251) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##4 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 193) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 49) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 242) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 131) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 58) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 32) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 221) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 231) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 244) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##4 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 87) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##2 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 186) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 42) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 126) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 155) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 89) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 28) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 85) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 201) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 118) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 114) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 1) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 44) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 172) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 206) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 26) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 64) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 164) && (cuIn <= 255) ##3 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 35) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 248) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 11) && (tcAddr <= 15) ##1 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 67) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 113) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 6) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 6) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 10) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 24) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 57) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 37) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn == 180) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 11) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 229) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 190) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cdIn == 233) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 190) ##2 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 99) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 185) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 83) && (dnIn <= 111) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn == 70)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 168) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 65) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn == 96)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (tcLoadOut == 3)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn == 106)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 113) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 94) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 120) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 198) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn == 200)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 30) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 245) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (ttIn >= 121) && (ttIn <= 254) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 172) && (cdIn <= 237) && (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn >= 148) && (cuIn <= 185) ##1 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 127) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 26) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 18) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn == 197)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 189) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn == 163)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 44) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 228) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 255) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 174) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn == 183)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 59) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 68) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (ttIn >= 116) && (ttIn <= 254) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##2 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##3 (cuIn == 48)) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn == 91) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn == 22) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 133) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn == 42) ##2 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 92) && (cdIn <= 103) ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (tcLoadOut >= 7) && (tcLoadOut <= 15) ##1 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn >= 148) && (cuIn <= 251) ##1 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 10) && (tcAddr <= 15) ##4 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 cdSel ##1 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cuIn >= 164) && (cuIn <= 251) ##1 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 104) && (cuIn <= 176) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 165) ##4 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 5) && (tcAddr <= 9) ##1 (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 5) ##1 (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn >= 128) && (ttIn <= 250) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 126) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 143) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 161) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 193) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 218) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255) ##3 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 172) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 238) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 184) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 26) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 150) && (cuIn <= 179) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 cuSel ##1 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn >= 84) && (cdIn <= 144) ##1 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 218) && (dnIn <= 252) && (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 121) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 130) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 41) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn >= 3) && (dnIn <= 146) ##1 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (ttIn >= 168) && (ttIn <= 255) ##1 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 237) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 0) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 108) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 183) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 222) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 229) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 146) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcAddr == 14) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 22) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 238) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 158) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 156) && (ttIn <= 207) ##4 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 4) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 105) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 150) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn >= 42) && (dnIn <= 71) ##1 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 87) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 107) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 0) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 184) && (dnIn <= 252) && (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 244) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 197) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 15) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 3) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 68) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcLoadOut == 9) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcAddr == 11) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 100) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) && (ttIn == 41) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 203) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 196) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (dnIn >= 3) && (dnIn <= 71) ##1 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 81) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 84) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcLoadOut == 2) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 153) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 54) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 21) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 235) && (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 109) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 238) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 55) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcAddr == 0) && (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 74) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 117) && (cuIn <= 183) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 92)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 76) ##1 (tcAddr == 13) ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 75) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 29) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 9)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 83)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn == 54)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcLoadOut == 14) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 40) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 245)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 232) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 79) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcAddr == 1) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 6)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcAddr == 6) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcAddr == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##1 (cdIn >= 84) && (cdIn <= 133) ##1 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcLoadOut == 11)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cdIn == 119) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcLoadOut == 15) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (cuIn == 76) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 !cuSel) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##2 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 80) && (cuIn <= 163) ##2 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 76) ##2 (tcLoadOut == 13)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 76) ##2 cdSel) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 76) ##2 (dnIn == 214)) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 78) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 203) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 60) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 130) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 131) && (cuIn <= 176) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 106) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 212) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 144) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 241) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 94) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 216) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 244) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 154) && (cuIn <= 222) && (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 49) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 32) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 47) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 72) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 34) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 131) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 17) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 135) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 158) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 88) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 26) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 163) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 233) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 142) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 128) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 99) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 103) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 67) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 74) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 230) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 12) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 84) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 131) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 58) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 203) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 111) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 234) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 4) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 206) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 24) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 115) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##4 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 76) && (tcLoadOut == 2) ##1 !ttSel ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 207) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 30) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 89) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 147) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 233) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 85) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 225) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 26) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 170) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 56) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 9) && (tcLoadOut <= 11) ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 189) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 98) ##1 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 226) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 170) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 96) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 106) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 22) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 154) && (cuIn <= 202) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 216) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 148) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 208) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 17) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 45) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 192) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##2 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 65) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 70) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn == 102) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 149) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 79) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 3) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##1 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 209) ##4 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 93) && (cdIn <= 98) ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 82) && (cdIn <= 97) ##1 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##1 (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 211) && (ttIn <= 213)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 69) && (ttIn <= 70)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 149) && (ttIn <= 151)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 29) && (dnIn <= 42)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 19) && (ttIn <= 26)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 59) && (cdIn <= 68)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 247) && (dnIn <= 252)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 196) && (dnIn <= 197)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 2) && (cdIn <= 6)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 79) ##1 (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 127) ##2 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 130) ##1 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 212) && (ttIn <= 213) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 224) && (ttIn <= 237) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##1 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 2) && (cuIn <= 131) ##1 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 76) && (cdIn <= 97) ##1 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 80) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (tcLoadOut == 1) ##1 1) |-> (cuIn >= 127) && (cuIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 108) && (ttIn <= 113) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 185) && (ttIn <= 187) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 79) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 136) && (cuIn <= 188) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 85) && (cdIn <= 98) && (tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 85) && (cdIn <= 103) && (tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!ttSel ##2 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 123) && (cdIn <= 255) ##2 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 61) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 5) ##1 (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 72) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##1 (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 49) && (dnIn <= 101) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (cuSel ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 60) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 167) && (cuIn <= 251) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##2 (cuIn == 233)) |-> (cdIn >= 166) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 51) && (dnIn <= 101) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 22) && (dnIn <= 44) && (tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 165) ##2 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##1 (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 85) && (cdIn <= 119) && (tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 2) ##1 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 116) && (cdIn <= 181) ##2 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 42)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 19)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 57)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 149)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 186)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 211)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 247)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 243)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 197)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 180)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 103)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 70)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 26)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 136)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 125)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn == 200)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 204)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 69)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 196)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 118)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 252)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 126) ##1 (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 106)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 12)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 172) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 237) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 224) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 150) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 213) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 185) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 3) ##1 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 11) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 113) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 90) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 187) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 10) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 21) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 2) && (cuIn <= 55) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 39) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 108) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 9) ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 63) && (cuIn <= 126) ##1 (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4) ##1 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 123) && (cuIn <= 251) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 54) && (cdIn <= 98) && (tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##1 (cuIn >= 131) && (cuIn <= 251) ##1 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 22) && (dnIn <= 64) && (tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 6) ##1 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 72) && (cdIn <= 137) && (tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 2) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 5) ##1 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 15) ##1 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 125) && (cuIn <= 188) && (tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 14) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 22) && (dnIn <= 87) && (tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 85) && (tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) (!cdSel ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 13) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 7) ##1 (tcLoadOut >= 2) && (tcLoadOut <= 3) ##1 (tcLoadOut == 5) ##2 1) |-> (tcAddr >= 10) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 178) && (cuIn <= 211) ##2 (tcAddr == 7) && (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 2) && (tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 22) && (dnIn <= 114) && (tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn >= 1) && (cdIn <= 32)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn >= 38) && (ttIn <= 69) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 178) && (cuIn <= 211) ##2 (tcLoadOut == 2) ##2 (tcAddr == 4)) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 140) && (tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 158) && (cuIn <= 255) && (tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcAddr >= 0) && (tcAddr <= 1) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 12) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) && cuSel ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 143) && (cuIn <= 255) && (tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 3) && (ttIn <= 26) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126) && (tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn >= 19) && (ttIn <= 40) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn >= 16) && (cdIn <= 32)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 127) && (cuIn <= 255) && (tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn >= 220) && (dnIn <= 245) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 173) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn >= 128) && (cuIn <= 173) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) && ttSel ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcAddr == 11) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn >= 59) && (cdIn <= 74) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 2) && (tcAddr <= 3) ##2 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 80) && (cdIn <= 121) ##1 (tcLoadOut == 1) ##3 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn >= 79) && (cuIn <= 104)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) (!cuSel ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn >= 220) && (dnIn <= 227) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcAddr == 0) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn >= 128) && (cuIn <= 158) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 158) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn >= 184) && (cdIn <= 202) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn >= 21) && (cdIn <= 35) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 95) && (ttIn <= 104) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn >= 103) && (ttIn <= 106) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn >= 10) && (cuIn <= 13) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn >= 108) && (ttIn <= 120) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 21) && (ttIn <= 26) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn >= 156) && (ttIn <= 168)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn >= 212) && (cdIn <= 218)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn >= 26) && (cdIn <= 32)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn >= 168) && (ttIn <= 188)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcAddr == 1) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn >= 79) && (cuIn <= 87)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 135) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn >= 123) && (cdIn <= 134) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut >= 9) && (tcLoadOut <= 10) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 207) && (dnIn <= 255) ##2 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcAddr == 14) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcAddr == 8) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcAddr == 10) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn >= 222) && (cuIn <= 223) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn >= 0) && (cuIn <= 33) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 33) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 3) && (ttIn <= 11) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 131) && (ttIn <= 158) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 13) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (ttIn >= 7) && (ttIn <= 10) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 76) && (ttIn <= 117) ##2 (cuIn == 76) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cdIn >= 17) && (cdIn <= 18) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 91) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (cuIn >= 227) && (cuIn <= 228) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn >= 98) && (dnIn <= 101) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn >= 161) && (cdIn <= 172)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn >= 217) && (cdIn <= 218)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn >= 187) && (ttIn <= 188)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (tcAddr == 3)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn == 249)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 250)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn >= 232) && (ttIn <= 233)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn >= 26) && (cdIn <= 28)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn >= 156) && (ttIn <= 158)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn >= 63) && (cdIn <= 64)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn >= 104) && (cuIn <= 119)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn >= 16) && (cdIn <= 18)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cuIn >= 182) && (cuIn <= 207)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 149) ##2 (cuIn == 60) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 3) && (ttIn <= 6) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 95) && (ttIn <= 96) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn >= 60) && (dnIn <= 62) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (dnIn == 245) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 0) && (cuIn <= 106) ##2 (cuIn == 60) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 64) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 222) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 173) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 81) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 121) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcAddr == 6) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 153) && (ttIn <= 158) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn >= 184) && (cdIn <= 188) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 99) && (ttIn <= 104) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcAddr == 8) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcAddr == 0) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 21) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn >= 200) && (cdIn <= 202) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 60) && (cuIn <= 130) ##2 (cuIn == 60) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 30) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 238) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (tcAddr == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 203) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 188) && (ttIn <= 244) ##2 (cuIn == 60) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 163) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##2 (cuIn == 133) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 212) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 10) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn >= 244) && (ttIn <= 255) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn >= 24) && (ttIn <= 26) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 9) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn >= 88) && (cdIn <= 93) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn >= 57) && (cdIn <= 63) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 142) && (ttIn <= 244) ##2 (cuIn == 60) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcLoadOut == 5) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 103) && (cdIn <= 149) ##2 (cuIn == 60) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 32)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 75)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 197)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 128)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 232)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 63)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 188)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 187)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 158)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 26)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 106)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 233)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 156)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 112)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 28)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 34)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 16)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 218)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 172)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 97)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 212)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 18)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (ttIn == 6)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 148)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 248)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 5) ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##4 (cdIn == 217)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 1) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 95) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 188) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 131) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 50) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 104) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 241) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 203) && (ttIn <= 244) ##2 (cuIn == 60) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (dnIn == 101) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 112) ##2 (cuIn == 60) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 37) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 102) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 3) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 34) && (cdIn <= 45) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn >= 243) && (dnIn <= 250) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (ttIn >= 131) && (ttIn <= 147) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 186) && (cdIn <= 196) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn >= 186) && (cdIn <= 196) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn >= 34) && (cdIn <= 45) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn >= 130) && (dnIn <= 140) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 130) && (dnIn <= 140) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 243) && (dnIn <= 250) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 140) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (ttIn == 190) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 24) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 12) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 99) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 26) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 4) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (tcLoadOut == 15) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (cdIn == 103) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##1 (ttIn == 227) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn == 115) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 60) && (cuIn <= 106) ##2 (cuIn == 60) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcLoadOut == 8) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcLoadOut == 3) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) ##3 (tcLoadOut == 15) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 130) && (cuIn <= 190) ##2 (tcLoadOut == 2) ##2 1) |-> (cuIn >= 0) && (cuIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 39) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn >= 153) && (dnIn <= 155) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 82) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 144) && (cdIn <= 149) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 18) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 13) && (dnIn <= 18) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 82) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn >= 13) && (dnIn <= 18) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn >= 169) && (dnIn <= 176) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn >= 135) && (dnIn <= 140) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn >= 249) && (dnIn <= 250) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 135) && (dnIn <= 140) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 39) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 249) && (dnIn <= 250) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn >= 144) && (cdIn <= 149) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 153) && (dnIn <= 155) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 169) && (dnIn <= 176) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 1) && (cdIn <= 112) ##2 (cuIn == 60) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 176) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 153) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 169) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 155) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 201) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 176) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 130) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cdIn == 112) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 130) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 155) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 243) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 249) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 13) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 169) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 28) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 100) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 201) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 100) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 248) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 249) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 243) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 13) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 28) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 250) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (cuIn == 248) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 2) && (dnIn == 250) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn == 153) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 112) && (tcLoadOut == 2) ##4 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 224) && (dnIn <= 250) ##2 (cuIn == 60) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (dnIn >= 2) && (dnIn <= 79) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (ttIn >= 89) && (ttIn <= 173) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (ttIn >= 121) && (ttIn <= 183) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (ttIn >= 145) && (ttIn <= 173) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 130) && (dnIn <= 250) ##2 (cuIn == 60) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (ttIn >= 135) && (ttIn <= 173) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (dnIn >= 2) && (dnIn <= 42) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (dnIn >= 2) && (dnIn <= 65) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 50) && (ttIn <= 99) ##2 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (dnIn >= 2) && (dnIn <= 46) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (dnIn >= 2) && (dnIn <= 32) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 (tcLoadOut == 0)) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##1 !cdSel ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (cuIn >= 123) && (cuIn <= 255) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (ttIn >= 158) && (ttIn <= 173) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcAddr == 0) && (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 !cuSel) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##1 (tcLoadOut == 7) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##1 (dnIn == 175) ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##1 dnSel ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 !dnSel) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 4) ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##1 ttSel ##1 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (cuIn >= 137) && (cuIn <= 253) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (cdIn >= 4) && (cdIn <= 56) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (cdIn >= 4) && (cdIn <= 52) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 168) && (dnIn <= 250) ##2 (cuIn == 60) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (cuIn >= 197) && (cuIn <= 253) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (cdIn >= 4) && (cdIn <= 36) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 201) && (dnIn <= 250) ##2 (cuIn == 60) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (cdIn >= 4) && (cdIn <= 109) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 189) && (dnIn <= 255) ##2 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (cdIn >= 4) && (cdIn <= 75) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (cuIn >= 196) && (cuIn <= 255) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (cdIn >= 4) && (cdIn <= 119) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (cdIn >= 4) && (cdIn <= 82) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (cuIn >= 150) && (cuIn <= 253) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 46) && (cdIn <= 97) ##1 (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (cuIn >= 180) && (cuIn <= 255) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 60) ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 64) && (ttIn <= 123) ##2 (cuIn == 76) && (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 62) && (cdIn <= 124) ##1 (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (tcAddr == 0) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 154) && (ttIn <= 240)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (tcAddr >= 0) && (tcAddr <= 1) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 5) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 27) && (dnIn <= 62)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 155) && (dnIn <= 197) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 174) && (dnIn <= 212) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 65) ##1 (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 50) ##1 (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 190) ##1 (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 188) ##1 (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 90) && (dnIn <= 176) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 90) && (dnIn <= 176) && (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 195) && (ttIn <= 240)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 3) ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 51) ##1 (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 48) ##1 (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 123) && (cuIn <= 184) ##1 (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 113) && (cdIn <= 240) && (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 113) && (cdIn <= 240) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 214) && (cdIn <= 249) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 8) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (tcLoadOut >= 3) && (tcLoadOut <= 7) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 174) && (dnIn <= 196) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 ttSel ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 2) && (cdIn <= 48) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 89) && (ttIn <= 108) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 15) ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 55) && (ttIn <= 104) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 51) && (dnIn <= 62)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 151) && (ttIn <= 191) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 174) && (dnIn <= 182) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr >= 0) && (tcAddr <= 2) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 19) && (cdIn <= 48) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 173) && (dnIn <= 255) ##2 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 125) && (ttIn <= 255) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 86) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 76) && (cuIn <= 125) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 70) && (dnIn <= 111) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 89) && (ttIn <= 103) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 9) && (ttIn <= 35)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 88) && (dnIn <= 105)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 57) && (dnIn <= 62)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 124) && (ttIn <= 255) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 123) && (ttIn <= 255) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 131) && (ttIn <= 172) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut >= 4) && (tcLoadOut <= 10) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 197) && (dnIn <= 224) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 76) && (cuIn <= 106) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut >= 11) && (tcLoadOut <= 14) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 2) ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 80) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 dnSel ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 28) && (dnIn <= 42) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 180) && (dnIn <= 182) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 79) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 117) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 113) && (cdIn <= 139) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 26) && (cdIn <= 39) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 113) && (cdIn <= 139) && (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (tcAddr >= 6) && (tcAddr <= 7) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 213) && (cuIn <= 232) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 26) && (cdIn <= 39) && (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 213) && (cuIn <= 232) && (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 6) && (tcAddr <= 7) && (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 88) && (dnIn <= 96)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 27) && (dnIn <= 37)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 235) && (dnIn <= 253)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn >= 190) && (cdIn <= 221)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr >= 1) && (tcAddr <= 2) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 126) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 0) && (dnIn <= 127) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 177) && (cuIn <= 208) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 131) && (ttIn <= 154) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut >= 11) && (tcLoadOut <= 12) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cdIn >= 171) && (cdIn <= 185) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut >= 7) && (tcLoadOut <= 10) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 14) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 211) && (ttIn <= 213) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 212) && (dnIn <= 224) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr >= 8) && (tcAddr <= 9) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (cdIn >= 2) && (cdIn <= 6) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn >= 19) && (ttIn <= 26) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 196) && (dnIn <= 197) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 47) && (ttIn <= 70) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 101) && (cuIn <= 106) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 182) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 28) && (dnIn <= 29) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 185) && (ttIn <= 194) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (tcAddr >= 0) && (tcAddr <= 4) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 225) && (cuIn <= 232) && (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 128) && (cdIn <= 139) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 100) && (cuIn <= 115) && (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 128) && (cdIn <= 139) && (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 100) && (cuIn <= 115) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 225) && (cuIn <= 232) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 174) && (dnIn <= 175) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 27) && (dnIn <= 33)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (tcAddr >= 0) && (tcAddr <= 2)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn >= 6) && (dnIn <= 11) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcAddr == 6) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 12) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn >= 235) && (dnIn <= 237)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (ttIn >= 57) && (ttIn <= 75)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 103) && (cdIn <= 154) ##1 (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 150) && (ttIn <= 154) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 151) && (cuIn <= 152) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (dnIn >= 237) && (dnIn <= 244) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 212) && (ttIn <= 213) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 82) && (ttIn <= 90) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 11) && (ttIn <= 15) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 177) && (cuIn <= 185) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 65) && (cdIn <= 94) ##1 (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 224) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 106) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 1) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 180) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 29) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (ttIn == 69) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 197) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 57) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 155) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 42) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 252) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 243) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 2) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 101) && (cuIn <= 103) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 185) && (ttIn <= 187) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 125) && (cuIn <= 136) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn >= 47) && (ttIn <= 48) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcAddr == 0) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 13) && (cuIn <= 22) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn >= 43) && (cuIn <= 48) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 175) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 14) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (tcLoadOut == 11) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 28) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##2 (dnIn == 6) ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 59) && (cdIn <= 119) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 7) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut >= 9) && (tcLoadOut <= 10) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 203) && (cdIn <= 240) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 233) && (ttIn <= 249) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 203) && (cdIn <= 240) && (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 143)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 105)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 37)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cuIn == 12)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 155)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (dnIn == 51)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 !ttSel) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 !cuSel) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##3 (cdIn == 77)) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 !cdSel) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 154) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 172) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 185) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 245) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 221) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 185) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 212) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 208) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 106) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 150) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 76) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 152) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 177) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 151) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 48) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 43) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 101) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 11) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 237) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 131) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 13) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 213) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 2) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 70) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 4) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 228) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 10) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (tcLoadOut == 9) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 103) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 22) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 125) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 187) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (ttIn == 108) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) ##1 (cuIn == 48) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 165) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 55) && (cdIn <= 115) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 81) && (cdIn <= 164) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (ttIn >= 10) && (ttIn <= 15) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 165) && (ttIn <= 255) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (tcAddr == 0) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 144) && (cuIn <= 232) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 1) && (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 168) && (ttIn <= 255) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 212) && (cuIn <= 232) && (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 163) && (cuIn <= 232) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 7) && (dnIn <= 90) && (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 212) && (cuIn <= 232) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 7) && (dnIn <= 90) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cuIn >= 193) && (cuIn <= 232) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (tcAddr >= 0) && (tcAddr <= 1) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 7) && (dnIn <= 47) && (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 7) && (dnIn <= 47) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 193) && (cuIn <= 232) && (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 163) && (cuIn <= 232) && (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 144) && (cuIn <= 232) && (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 0) && (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 0) && (ttIn <= 81) ##1 (tcLoadOut == 2) ##2 1) |-> (ttIn >= 124) && (ttIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 133) && (cuIn <= 255) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (tcAddr >= 0) && (tcAddr <= 8) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 26) && (cdIn <= 49) && (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 7) && (dnIn <= 22) && (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 26) && (cdIn <= 49) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (dnIn >= 7) && (dnIn <= 22) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 190) && (cdIn <= 255) ##1 (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 4) && (cdIn <= 39) && (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn == 72) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 67) && (cdIn <= 107) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 186) && (ttIn <= 255) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn == 4) && (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 52) && (cdIn <= 103) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 128) && (cuIn <= 255) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn >= 4) && (cdIn <= 39) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut == 3) && (cdIn == 4) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 187) && (ttIn <= 255) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 0) && (tcLoadOut <= 1) ##2 (tcAddr == 3) ##1 (tcLoadOut == 13) ##1 1) |-> (tcAddr >= 0) && (tcAddr <= 7));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 126) && (cuIn <= 255) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (tcAddr >= 0) && (tcAddr <= 6) ##1 (tcLoadOut == 3) ##2 1) |-> (tcAddr >= 8) && (tcAddr <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 155) && (cuIn <= 255) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 61) && (cdIn <= 123) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 26) && (cdIn <= 39) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 36) && (cdIn <= 39) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 5) ##1 (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 164) && (cuIn <= 255) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 168) && (cuIn <= 255) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 74) && (cdIn <= 123) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 207) && (ttIn <= 255) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 210) && (ttIn <= 255) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((ttIn >= 208) && (ttIn <= 255) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cuIn >= 225) && (cuIn <= 232) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 206) && (cdIn <= 255) ##1 (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr == 2) ##2 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 2) && (tcAddr <= 4) ##2 (cuIn == 60) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 2) ##1 (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 2) && (tcAddr <= 3) ##2 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 3) && (tcAddr <= 7) ##2 (cuIn == 60) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 2));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 3) && (tcLoadOut <= 8) ##1 (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 2) && (tcAddr <= 4) ##1 (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 12) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((dnIn >= 128) && (dnIn <= 255) ##2 (cuIn == 152)) |-> (dnIn >= 0) && (dnIn <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 11) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((cdIn >= 0) && (cdIn <= 121) ##1 (tcLoadOut == 1) ##2 (tcLoadOut == 3) ##1 1) |-> (cdIn >= 123) && (cdIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAddr >= 0) && (tcAddr <= 4) ##1 (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) (ttSel ##2 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 10) ##1 (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 10) && (tcLoadOut <= 15) ##2 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) (cuSel ##1 (tcLoadOut == 3) ##3 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 9) && (tcLoadOut <= 15) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 8) && (tcLoadOut <= 15) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) (cdSel ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 6) && (tcLoadOut <= 15) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadOut >= 5) && (tcLoadOut <= 15) ##1 (tcLoadOut == 3) ##1 (tcLoadOut == 3) ##2 1) |-> (tcLoadOut >= 0) && (tcLoadOut <= 4));
endmodule
