*********************************************************************************
Commit: bbf86d07e7f63fceb2caccac729c49c4e10554d4 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Revert "AlderLakeBoardPkg: Enable build command "prep stage2 & bld""
  This reverts commit edb60a9ffd8b583690d5913663f36e4bf0adbbe0.
  
  Hsd-es-id: 16015150333
  Change-Id: Idbeef21a5f921523dde759d1b77073ed2d4ee4db
  Original commit hash: 1ef7d7c38441a58d89a560f65033802019330418
  
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmAcpiEnableLib.c
  AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  AlderLakePlatSamplePkg/PlatformCommonLib.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: e77c4abf26a26e637cceb0553e96a43f735db639 
*********************************************************************************

[BoardPkg], [ASL]

  ADL-SBGA: Support SPI Touch Panel Rework
  
  PWREN of I2C Touch Panel is shared for SPI Touch Panel with HW rework.
  Disable RTD3 _ON/_OFF of I2C Touch Panel according to Bios setup.
  Update patch table of SBGA, enable I2C Touch Panel.
  
  Hsd-es-id: 22014179853
  Change-Id: I366af72a3a7092c43c3fbbc49ffdf2ebcb7521cb
  Original commit hash: e03a46b590c96a607e06295aed9a71e9f1ef1dbf
  
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: ca1762f2b492037a07b0a481cc5d0ad658696dd5 
*********************************************************************************

[SiliconPkg]

  [DELL Cons. DT/D12 DolphinV/N/K/Wistron/ADL-S+B660] PEG LTR Enable did not work
  
  Hsd-es-id: 15010156326
  Change-Id: I33295ccd09bec4b6f1c7d561d30e9bf1e6040c5f
  Original commit hash: 07d2f04bc4a1f92b749fef1b8b33a7b076e12e17
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Wistron
  --Commit Message Contains Oem: Dell

*********************************************************************************
Commit: f71ec0f6b0134cfae1d6e8f602b3949e25886700 
*********************************************************************************

[SiliconPkg]

  [22013856137][ADL-M][ADL-P][DDR5] DDR5 hPPR Sequence is missing PRE for Upper Ranks
  
  [Issue/Feature Description]
  When DDR5 hPPR is requested for Ranks other thank Rank0, the PRE command sent after tPFM_hPPR is sent to Rank0 instead of the taret Rank
  
  [Root Cause]
  MRH should be used to send PRE command to target Rank
  
  [Resolution]
  Added use of Generic MRH to send PREpb command to target BA/BG
  Added MrcSetCpgcBindMode to enable/disable Global Bind in CPGC
  
  [Additional Changes]
  LPDDR4 PPR: Added MRR to MR25 for reading Repair Resource availability
  LPDDR5 PPR: Added MRR to MR29 for reading Repair Resource availability
  LPDDR5: Added LP5_DEFAULT_NT_DQ_ODT for use when writing LP5 MR41 PPRE setting
  
  [Impacted Area/platform]
  PPR enabled only
  
  Registers impacted: MC [x] Phy [ ] Both [ ]
  
  Hsd-es-id: 22013856137
  Change-Id: I3cca78f390d0845e2a65ba4c45b2a62431680aef
  Original commit hash: 0c58330f481d20261cbb52163f810c4126f3d42a
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: HP

*********************************************************************************
Commit: ef3c43d4260ae2ce3b8896e81dc3cd2a4d6b8101 
*********************************************************************************

[PlatformPkg]

  AlderLakePlatSamplePkg/WiFiConnectionManager: Adding a mechanism for connection retry 3 times if fonnection fails when in a One Click Recovery HTTPS recovery boot with ProfileSync enabled.
  
  WiFiConnectionManagerDriver: Adding status check before commit it as the status of connection. Only report a success when connected.
  WiFiConnectionManagerImpl: Adding the retry mechanism when event triggered callback WifiMgrOnConnectFinished.
  The ConfigToken Event is set by the supplicant when the wifi connection is successful or not.
  Clean up adding spaces in function calls.
  
  Hsd-es-id: 16014892415
  Change-Id: Idf7dfc98ba7a037434219c69ccaa23f4a347903e
  Original commit hash: 0ec159e6dd12800a2e459e7f8324d65e7d13bb7d
  
  AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
  AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
  AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: e61c3a303ffc584f978fcbe8788b05799fc334f9 
*********************************************************************************

[SiliconPkg]

  [bug][14015489245][ADL-S | DDR4] [CmdV is saturated in RMT and CMDVC on the second DIMM when DDPCD is set in CAPID]
  
  [Issue]
  On DDR4 2DPC system, CmdV is saturated on DIMM1 during RMT and CMDVC.
  
  [Root cause]
  The following registers are zero while they should be set to '1':
  DDRPHY_COMP_NEW_CR_DIMMVREF_VREFCH0.enca1vref
  DDRPHY_COMP_NEW_CR_DIMMVREF_VREFCH1.enca1vref
  When CAPID0A.DDPCD fuse is set, MRC will disable one of the DIMMs on each MC;
  typically the smaller one, and it will be DIMM1 if they are equal.
  Both DIMMs are still trained, as we have to train the system as 2DPC.
  And MRC only reports half of the DIMMs as total memory.
  DIMM Vref programming code in phy init is using IsDimmPresent() to see which DIMMs are enabled.
  This routine will report "not present" for a disabled DIMM in DDPCD case.
  
  [Resolution]
  Use MrcRankExist() instead of IsDimmPresent() during DIMM Vref programming in phy init.
  This routine uses per-channel ValidRankMask which reflects all the trained DIMMs.
  
  [Impacted Platform]
  ADL-S DDR4 2DPC
  
  Hsd-es-id: 14015489245
  Change-Id: I6453c734396f25c28ac735e2652c33412fc2e759
  Original commit hash: db77938a1fa8b3d6e9104c4655fd430147f6132e
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: 979b40ba085864f192bc7ed71ff91c8975de9179 
*********************************************************************************

[PlatformPkg]

  Revert "PmcFivr: [ADL-N] [rev0] Enable PCH external bypass rails by default"
  
  This reverts commit 663c731b31758d2efe9a2a1b8b626a73a0754482.
  Reason: Observed Cat error when System goes into S3 State
  
  Hsd-es-id: 16015094655
  Change-Id: I803ade0adb6b4d58fb65358753ab88cae538e60e
  Original commit hash: cec831c2ec14b5fdb3fdd330189b9be3285ab729
  
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass
  --Commit Message Contains Key Word: revert

################################################################################

Report Summary: Backstop found 7 suspect commits for review 

Warnings Found:
  Commit: bbf86d0    --Commit Message Contains Key Word: revert
  Commit: e77c4ab    --Commit Message Contains Key Word: HW
  Commit: ca1762f    --Commit Message Contains Oem: Wistron
  Commit: ca1762f    --Commit Message Contains Oem: Dell
  Commit: f71ec0f    --Commit Message Contains Oem: HP
  Commit: ef3c43d    --Commit Message Contains Key Word: http
  Commit: e61c3a3    --Commit Message Contains Key Word: fuse
  Commit: 979b40b    --Commit Message Contains Key Word: bypass
  Commit: 979b40b    --Commit Message Contains Key Word: revert
