Reading OpenROAD database at '/home/kien/openlane2/MARCO/decode_all/runs/RUN_2026-01-16_19-05-32/41-openroad-repairantennas/1-diodeinsertion/decode_all.odb'…
Reading library file at '/home/kien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/4pyixb03xfwwy77zxxplrggxrmm9f57y-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 20000000
[INFO] Setting input delay to: 20000000
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   decode_all
Die area:                 ( 0 0 ) ( 160000 60000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     510
Number of terminals:      119
Number of snets:          2
Number of nets:           427

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 142.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 11289.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1138.
[INFO DRT-0033] via shape region query size = 75.
[INFO DRT-0033] met2 shape region query size = 129.
[INFO DRT-0033] via2 shape region query size = 60.
[INFO DRT-0033] met3 shape region query size = 78.
[INFO DRT-0033] via3 shape region query size = 60.
[INFO DRT-0033] met4 shape region query size = 45.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 509 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 136 unique inst patterns.
[INFO DRT-0084]   Complete 138 groups.
#scanned instances     = 510
#unique  instances     = 142
#stdCellGenAp          = 3809
#stdCellValidPlanarAp  = 21
#stdCellValidViaAp     = 3075
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1231
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:01, memory = 142.16 (MB), peak = 142.16 (MB)

[INFO DRT-0157] Number of guides:     2243

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 23 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 8 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 860.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 588.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 314.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 55.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1175 vertical wires in 1 frboxes and 643 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 74 vertical wires in 1 frboxes and 236 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 146.16 (MB), peak = 146.16 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.41 (MB), peak = 146.41 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 184.14 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 163.69 (MB).
    Completing 30% with 110 violations.
    elapsed time = 00:00:02, memory = 167.44 (MB).
    Completing 40% with 110 violations.
    elapsed time = 00:00:02, memory = 167.44 (MB).
    Completing 50% with 111 violations.
    elapsed time = 00:00:02, memory = 208.81 (MB).
    Completing 60% with 111 violations.
    elapsed time = 00:00:03, memory = 210.31 (MB).
    Completing 70% with 194 violations.
    elapsed time = 00:00:03, memory = 211.19 (MB).
    Completing 80% with 194 violations.
    elapsed time = 00:00:03, memory = 211.19 (MB).
[INFO DRT-0199]   Number of violations = 244.
Viol/Layer        met1   met2   met3
Metal Spacing       37      8      0
Recheck             32     13      3
Short              146      5      0
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:03, memory = 571.44 (MB), peak = 571.44 (MB)
Total wire length = 8713 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4334 um.
Total wire length on LAYER met2 = 3384 um.
Total wire length on LAYER met3 = 993 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2444.
Up-via summary (total 2444):

-----------------------
 FR_MASTERSLICE       0
            li1    1223
           met1    1136
           met2      85
           met3       0
           met4       0
-----------------------
                   2444


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 244 violations.
    elapsed time = 00:00:00, memory = 574.31 (MB).
    Completing 20% with 244 violations.
    elapsed time = 00:00:00, memory = 574.31 (MB).
    Completing 30% with 240 violations.
    elapsed time = 00:00:00, memory = 604.19 (MB).
    Completing 40% with 240 violations.
    elapsed time = 00:00:01, memory = 606.31 (MB).
    Completing 50% with 225 violations.
    elapsed time = 00:00:01, memory = 606.31 (MB).
    Completing 60% with 225 violations.
    elapsed time = 00:00:01, memory = 606.31 (MB).
    Completing 70% with 130 violations.
    elapsed time = 00:00:02, memory = 606.31 (MB).
    Completing 80% with 130 violations.
    elapsed time = 00:00:02, memory = 606.31 (MB).
[INFO DRT-0199]   Number of violations = 143.
Viol/Layer        met1   met2   met3
Metal Spacing       24      2      0
Short              116      0      1
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:02, memory = 609.31 (MB), peak = 609.31 (MB)
Total wire length = 8646 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4291 um.
Total wire length on LAYER met2 = 3286 um.
Total wire length on LAYER met3 = 1060 um.
Total wire length on LAYER met4 = 8 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2444.
Up-via summary (total 2444):

-----------------------
 FR_MASTERSLICE       0
            li1    1223
           met1    1114
           met2     105
           met3       2
           met4       0
-----------------------
                   2444


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 143 violations.
    elapsed time = 00:00:00, memory = 609.31 (MB).
    Completing 20% with 143 violations.
    elapsed time = 00:00:00, memory = 609.31 (MB).
    Completing 30% with 143 violations.
    elapsed time = 00:00:00, memory = 609.31 (MB).
    Completing 40% with 143 violations.
    elapsed time = 00:00:01, memory = 643.44 (MB).
    Completing 50% with 153 violations.
    elapsed time = 00:00:01, memory = 643.44 (MB).
    Completing 60% with 153 violations.
    elapsed time = 00:00:01, memory = 645.31 (MB).
    Completing 70% with 153 violations.
    elapsed time = 00:00:02, memory = 690.44 (MB).
    Completing 80% with 153 violations.
    elapsed time = 00:00:04, memory = 690.44 (MB).
[INFO DRT-0199]   Number of violations = 139.
Viol/Layer        met1    via   met2
Metal Spacing       19      0      1
Short              114      1      4
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:04, memory = 690.44 (MB), peak = 690.44 (MB)
Total wire length = 8626 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4346 um.
Total wire length on LAYER met2 = 3300 um.
Total wire length on LAYER met3 = 974 um.
Total wire length on LAYER met4 = 4 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2427.
Up-via summary (total 2427):

-----------------------
 FR_MASTERSLICE       0
            li1    1223
           met1    1115
           met2      87
           met3       2
           met4       0
-----------------------
                   2427


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 139 violations.
    elapsed time = 00:00:01, memory = 718.31 (MB).
    Completing 20% with 139 violations.
    elapsed time = 00:00:03, memory = 694.44 (MB).
    Completing 30% with 46 violations.
    elapsed time = 00:00:03, memory = 694.44 (MB).
    Completing 40% with 46 violations.
    elapsed time = 00:00:03, memory = 694.44 (MB).
    Completing 50% with 46 violations.
    elapsed time = 00:00:03, memory = 732.82 (MB).
    Completing 60% with 46 violations.
    elapsed time = 00:00:04, memory = 732.82 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:04, memory = 732.82 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:04, memory = 732.82 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:04, memory = 732.82 (MB), peak = 732.82 (MB)
Total wire length = 8646 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4100 um.
Total wire length on LAYER met2 = 3335 um.
Total wire length on LAYER met3 = 1197 um.
Total wire length on LAYER met4 = 12 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2512.
Up-via summary (total 2512):

-----------------------
 FR_MASTERSLICE       0
            li1    1223
           met1    1143
           met2     142
           met3       4
           met4       0
-----------------------
                   2512


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 732.82 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 744.19 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 744.19 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 744.19 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 744.19 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 752.19 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 752.19 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 752.19 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:00, memory = 752.19 (MB), peak = 752.19 (MB)
Total wire length = 8647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4101 um.
Total wire length on LAYER met2 = 3335 um.
Total wire length on LAYER met3 = 1197 um.
Total wire length on LAYER met4 = 12 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2515.
Up-via summary (total 2515):

-----------------------
 FR_MASTERSLICE       0
            li1    1223
           met1    1146
           met2     142
           met3       4
           met4       0
-----------------------
                   2515


[INFO DRT-0198] Complete detail routing.
Total wire length = 8647 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4101 um.
Total wire length on LAYER met2 = 3335 um.
Total wire length on LAYER met3 = 1197 um.
Total wire length on LAYER met4 = 12 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2515.
Up-via summary (total 2515):

-----------------------
 FR_MASTERSLICE       0
            li1    1223
           met1    1146
           met2     142
           met3       4
           met4       0
-----------------------
                   2515


[INFO DRT-0267] cpu time = 00:01:07, elapsed time = 00:00:16, memory = 752.19 (MB), peak = 752.19 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                28     105.10
  Tap cell                                 88     110.11
  Buffer                                    3      11.26
  Timing Repair Buffer                    112     593.07
  Inverter                                 20      75.07
  Multi-Input combinational cell          259    1936.86
  Total                                   510    2831.47
Writing OpenROAD database to '/home/kien/openlane2/MARCO/decode_all/runs/RUN_2026-01-16_19-05-32/43-openroad-detailedrouting/decode_all.odb'…
Writing netlist to '/home/kien/openlane2/MARCO/decode_all/runs/RUN_2026-01-16_19-05-32/43-openroad-detailedrouting/decode_all.nl.v'…
Writing powered netlist to '/home/kien/openlane2/MARCO/decode_all/runs/RUN_2026-01-16_19-05-32/43-openroad-detailedrouting/decode_all.pnl.v'…
Writing layout to '/home/kien/openlane2/MARCO/decode_all/runs/RUN_2026-01-16_19-05-32/43-openroad-detailedrouting/decode_all.def'…
Writing timing constraints to '/home/kien/openlane2/MARCO/decode_all/runs/RUN_2026-01-16_19-05-32/43-openroad-detailedrouting/decode_all.sdc'…
