Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:46:45 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : mcml
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.165ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon3/o_uz_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon30/o_uz_reg[12]_srl27___u_calc_boundaryChecker_r_sleftz__57_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.546%)  route 0.094ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X52Y50         net (fo=17214, unset)        0.643     1.898    u_calc/dropSpin/photon3/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.100     1.998    u_calc/dropSpin/photon3/o_uz_reg[12]/Q
    SLICE_X54Y48         net (fo=3, unset)            0.094     2.092    u_calc/dropSpin/photon30/Q[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X54Y48         net (fo=17214, unset)        0.956     2.453    u_calc/dropSpin/photon30/clk_IBUF_BUFG
                         clock pessimism             -0.289     2.163    
    SLICE_X54Y48         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     2.257    u_calc/dropSpin/photon30/o_uz_reg[12]_srl27___u_calc_boundaryChecker_r_sleftz__57_reg_r
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                 -0.165    

Slack (VIOLATED) :        -0.163ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_y_reg[0]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.000%)  route 0.100ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X67Y100        net (fo=17214, unset)        0.597     1.852    u_calc/dropSpin/photon2/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.100     1.952    u_calc/dropSpin/photon2/o_y_reg[0]/Q
    SLICE_X66Y96         net (fo=5, unset)            0.100     2.052    u_calc/dropSpin/photon34/O70[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X66Y96         net (fo=17214, unset)        0.889     2.386    u_calc/dropSpin/photon34/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.116    
    SLICE_X66Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.215    u_calc/dropSpin/photon34/o_y_reg[0]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                 -0.163    

Slack (VIOLATED) :        -0.159ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_y_reg[3]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.544%)  route 0.106ns (51.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X67Y100        net (fo=17214, unset)        0.597     1.852    u_calc/dropSpin/photon2/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.100     1.952    u_calc/dropSpin/photon2/o_y_reg[3]/Q
    SLICE_X68Y96         net (fo=5, unset)            0.106     2.058    u_calc/dropSpin/photon34/O70[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X68Y96         net (fo=17214, unset)        0.891     2.388    u_calc/dropSpin/photon34/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.118    
    SLICE_X68Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.217    u_calc/dropSpin/photon34/o_y_reg[3]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                 -0.159    

Slack (VIOLATED) :        -0.151ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_y_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_y_reg[21]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.948%)  route 0.113ns (53.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X69Y101        net (fo=17214, unset)        0.598     1.853    u_calc/dropSpin/photon2/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDRE (Prop_fdre_C_Q)         0.100     1.953    u_calc/dropSpin/photon2/o_y_reg[21]/Q
    SLICE_X68Y95         net (fo=5, unset)            0.113     2.066    u_calc/dropSpin/photon34/O70[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X68Y95         net (fo=17214, unset)        0.891     2.388    u_calc/dropSpin/photon34/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.118    
    SLICE_X68Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.217    u_calc/dropSpin/photon34/o_y_reg[21]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                 -0.151    

Slack (VIOLATED) :        -0.148ns  (arrival time - required time)
  Source:                 u_calc/boundaryChecker/r_uy__59_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon30/o_uy_reg[24]_srl31___u_calc_dropSpin_photon1_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.175%)  route 0.169ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X71Y100        net (fo=17214, unset)        0.599     1.854    u_calc/boundaryChecker/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.100     1.954    u_calc/boundaryChecker/r_uy__59_reg[24]/Q
    SLICE_X70Y91         net (fo=3, unset)            0.169     2.123    u_calc/dropSpin/photon30/uy_boundaryChecker[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X70Y91         net (fo=17214, unset)        0.890     2.387    u_calc/dropSpin/photon30/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.117    
    SLICE_X70Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.271    u_calc/dropSpin/photon30/o_uy_reg[24]_srl31___u_calc_dropSpin_photon1_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                 -0.148    

Slack (VIOLATED) :        -0.147ns  (arrival time - required time)
  Source:                 r_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_cost/ram/mem_reg_5/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.670%)  route 0.197ns (66.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y100         net (fo=17214, unset)        0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.100     2.026    r_counter_reg[5]/Q
    RAMB36_X0Y18         net (fo=20, unset)           0.197     2.223    u_cost/ram/Q[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y18         net (fo=17214, unset)        0.960     2.457    u_cost/ram/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.187    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.370    u_cost/ram/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                 -0.147    

Slack (VIOLATED) :        -0.146ns  (arrival time - required time)
  Source:                 r_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_cost/ram/mem_reg_5/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.100ns (33.557%)  route 0.198ns (66.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y100         net (fo=17214, unset)        0.671     1.926    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.026    r_counter_reg[4]/Q
    RAMB36_X0Y18         net (fo=20, unset)           0.198     2.224    u_cost/ram/Q[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y18         net (fo=17214, unset)        0.960     2.457    u_cost/ram/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.187    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.370    u_cost/ram/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.145ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_x_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_x_reg[13]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.249%)  route 0.121ns (54.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X77Y100        net (fo=17214, unset)        0.599     1.854    u_calc/dropSpin/photon2/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.100     1.954    u_calc/dropSpin/photon2/o_x_reg[13]/Q
    SLICE_X74Y98         net (fo=5, unset)            0.121     2.075    u_calc/dropSpin/photon34/Q[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X74Y98         net (fo=17214, unset)        0.894     2.391    u_calc/dropSpin/photon34/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.121    
    SLICE_X74Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.220    u_calc/dropSpin/photon34/o_x_reg[13]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (VIOLATED) :        -0.144ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon3/o_ux_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon31/o_ux_reg[16]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.000%)  route 0.100ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X59Y83         net (fo=17214, unset)        0.638     1.893    u_calc/dropSpin/photon3/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.100     1.993    u_calc/dropSpin/photon3/o_ux_reg[16]/Q
    SLICE_X54Y83         net (fo=3, unset)            0.100     2.093    u_calc/dropSpin/photon31/ux__3[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X54Y83         net (fo=17214, unset)        0.876     2.373    u_calc/dropSpin/photon31/clk_IBUF_BUFG
                         clock pessimism             -0.289     2.083    
    SLICE_X54Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.237    u_calc/dropSpin/photon31/o_ux_reg[16]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                 -0.144    

Slack (VIOLATED) :        -0.143ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_y_reg[10]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.394%)  route 0.103ns (46.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X70Y100        net (fo=17214, unset)        0.599     1.854    u_calc/dropSpin/photon2/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        FDRE (Prop_fdre_C_Q)         0.118     1.972    u_calc/dropSpin/photon2/o_y_reg[10]/Q
    SLICE_X70Y98         net (fo=5, unset)            0.103     2.075    u_calc/dropSpin/photon34/O70[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X70Y98         net (fo=17214, unset)        0.892     2.389    u_calc/dropSpin/photon34/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.119    
    SLICE_X70Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.218    u_calc/dropSpin/photon34/o_y_reg[10]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.135ns  (arrival time - required time)
  Source:                 u_calc/hopper/x_hop_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon1/o_x_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.356%)  route 0.091ns (47.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X79Y100        net (fo=17214, unset)        0.600     1.855    u_calc/hopper/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDRE (Prop_fdre_C_Q)         0.100     1.955    u_calc/hopper/x_hop_reg[28]/Q
    SLICE_X80Y99         net (fo=1, unset)            0.091     2.046    u_calc/dropSpin/photon1/I150[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X80Y99         net (fo=17214, unset)        0.894     2.391    u_calc/dropSpin/photon1/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.121    
    SLICE_X80Y99         FDRE (Hold_fdre_C_D)         0.060     2.181    u_calc/dropSpin/photon1/o_x_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                 -0.135    

Slack (VIOLATED) :        -0.132ns  (arrival time - required time)
  Source:                 u_calc/hopper/x_hop_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon1/o_x_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.546%)  route 0.094ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X79Y100        net (fo=17214, unset)        0.600     1.855    u_calc/hopper/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDRE (Prop_fdre_C_Q)         0.100     1.955    u_calc/hopper/x_hop_reg[27]/Q
    SLICE_X80Y98         net (fo=1, unset)            0.094     2.049    u_calc/dropSpin/photon1/I150[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X80Y98         net (fo=17214, unset)        0.894     2.391    u_calc/dropSpin/photon1/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.121    
    SLICE_X80Y98         FDRE (Hold_fdre_C_D)         0.060     2.181    u_calc/dropSpin/photon1/o_x_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.131ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg5/o_oneMinusUz2_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/scattererReflector/squareRoot1_6/num_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.126ns (48.276%)  route 0.135ns (51.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X47Y50         net (fo=17214, unset)        0.647     1.902    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg5/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.100     2.002    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg5/o_oneMinusUz2_reg[55]/Q
    SLICE_X42Y49         net (fo=1, unset)            0.135     2.137    u_calc/dropSpin/scattererReflector/reflector_0/pipeReg5/I5[55]
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.026     2.163    u_calc/dropSpin/scattererReflector/reflector_0/pipeReg5/num[55]_i_1/O
    SLICE_X42Y49         net (fo=1, routed)           0.000     2.163    u_calc/dropSpin/scattererReflector/squareRoot1_6/I48[55]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X42Y49         net (fo=17214, unset)        0.991     2.488    u_calc/dropSpin/scattererReflector/squareRoot1_6/clk_IBUF_BUFG
                         clock pessimism             -0.289     2.198    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.096     2.294    u_calc/dropSpin/scattererReflector/squareRoot1_6/num_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                 -0.131    

Slack (VIOLATED) :        -0.128ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_y_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_y_reg[31]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.841%)  route 0.139ns (58.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X67Y103        net (fo=17214, unset)        0.596     1.851    u_calc/dropSpin/photon2/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.100     1.951    u_calc/dropSpin/photon2/o_y_reg[31]/Q
    SLICE_X72Y99         net (fo=5, unset)            0.139     2.090    u_calc/dropSpin/photon34/O70[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X72Y99         net (fo=17214, unset)        0.892     2.389    u_calc/dropSpin/photon34/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.119    
    SLICE_X72Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.218    u_calc/dropSpin/photon34/o_y_reg[31]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.125ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_x_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_x_reg[12]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.118ns (49.167%)  route 0.122ns (50.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X78Y102        net (fo=17214, unset)        0.600     1.855    u_calc/dropSpin/photon2/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.118     1.973    u_calc/dropSpin/photon2/o_x_reg[12]/Q
    SLICE_X78Y98         net (fo=5, unset)            0.122     2.095    u_calc/dropSpin/photon34/Q[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X78Y98         net (fo=17214, unset)        0.894     2.391    u_calc/dropSpin/photon34/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.121    
    SLICE_X78Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.220    u_calc/dropSpin/photon34/o_x_reg[12]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.124ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_y_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_y_reg[25]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.608%)  route 0.113ns (55.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X71Y102        net (fo=17214, unset)        0.599     1.854    u_calc/dropSpin/photon2/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.091     1.945    u_calc/dropSpin/photon2/o_y_reg[25]/Q
    SLICE_X70Y97         net (fo=5, unset)            0.113     2.058    u_calc/dropSpin/photon34/O70[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X70Y97         net (fo=17214, unset)        0.892     2.389    u_calc/dropSpin/photon34/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.119    
    SLICE_X70Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.063     2.182    u_calc/dropSpin/photon34/o_y_reg[25]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.123ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_y_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_y_reg[24]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.608%)  route 0.113ns (55.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X71Y101        net (fo=17214, unset)        0.599     1.854    u_calc/dropSpin/photon2/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.091     1.945    u_calc/dropSpin/photon2/o_y_reg[24]/Q
    SLICE_X72Y96         net (fo=5, unset)            0.113     2.058    u_calc/dropSpin/photon34/O70[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X72Y96         net (fo=17214, unset)        0.891     2.388    u_calc/dropSpin/photon34/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.118    
    SLICE_X72Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.063     2.181    u_calc/dropSpin/photon34/o_y_reg[24]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                 -0.123    

Slack (VIOLATED) :        -0.121ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_x_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_x_reg[14]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.984%)  route 0.144ns (59.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X77Y103        net (fo=17214, unset)        0.598     1.853    u_calc/dropSpin/photon2/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.100     1.953    u_calc/dropSpin/photon2/o_x_reg[14]/Q
    SLICE_X70Y99         net (fo=5, unset)            0.144     2.097    u_calc/dropSpin/photon34/Q[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X70Y99         net (fo=17214, unset)        0.892     2.389    u_calc/dropSpin/photon34/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.119    
    SLICE_X70Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.218    u_calc/dropSpin/photon34/o_x_reg[14]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (VIOLATED) :        -0.119ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_x_reg[8]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.118ns (47.967%)  route 0.128ns (52.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X78Y101        net (fo=17214, unset)        0.600     1.855    u_calc/dropSpin/photon2/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y101        FDRE (Prop_fdre_C_Q)         0.118     1.973    u_calc/dropSpin/photon2/o_x_reg[8]/Q
    SLICE_X78Y97         net (fo=5, unset)            0.128     2.101    u_calc/dropSpin/photon34/Q[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X78Y97         net (fo=17214, unset)        0.894     2.391    u_calc/dropSpin/photon34/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.121    
    SLICE_X78Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.220    u_calc/dropSpin/photon34/o_x_reg[8]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                 -0.119    

Slack (VIOLATED) :        -0.118ns  (arrival time - required time)
  Source:                 u_calc/hopper/x_hop_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon1/o_x_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.660%)  route 0.094ns (44.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X80Y102        net (fo=17214, unset)        0.600     1.855    u_calc/hopper/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDRE (Prop_fdre_C_Q)         0.118     1.973    u_calc/hopper/x_hop_reg[22]/Q
    SLICE_X80Y99         net (fo=1, unset)            0.094     2.067    u_calc/dropSpin/photon1/I150[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X80Y99         net (fo=17214, unset)        0.894     2.391    u_calc/dropSpin/photon1/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.121    
    SLICE_X80Y99         FDRE (Hold_fdre_C_D)         0.064     2.185    u_calc/dropSpin/photon1/o_x_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                 -0.118    

Slack (VIOLATED) :        -0.117ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_x_reg[9]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.323%)  route 0.148ns (59.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X79Y101        net (fo=17214, unset)        0.600     1.855    u_calc/dropSpin/photon2/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDRE (Prop_fdre_C_Q)         0.100     1.955    u_calc/dropSpin/photon2/o_x_reg[9]/Q
    SLICE_X76Y97         net (fo=5, unset)            0.148     2.103    u_calc/dropSpin/photon34/Q[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X76Y97         net (fo=17214, unset)        0.894     2.391    u_calc/dropSpin/photon34/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.121    
    SLICE_X76Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.220    u_calc/dropSpin/photon34/o_x_reg[9]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.116ns  (arrival time - required time)
  Source:                 u_calc/boundaryChecker/r_uy__59_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon30/o_uy_reg[20]_srl31___u_calc_dropSpin_photon1_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.984%)  route 0.144ns (59.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X71Y100        net (fo=17214, unset)        0.599     1.854    u_calc/boundaryChecker/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.100     1.954    u_calc/boundaryChecker/r_uy__59_reg[20]/Q
    SLICE_X74Y94         net (fo=3, unset)            0.144     2.098    u_calc/dropSpin/photon30/uy_boundaryChecker[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X74Y94         net (fo=17214, unset)        0.893     2.390    u_calc/dropSpin/photon30/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.120    
    SLICE_X74Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     2.214    u_calc/dropSpin/photon30/o_uy_reg[20]_srl31___u_calc_dropSpin_photon1_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.116ns  (arrival time - required time)
  Source:                 u_calc/boundaryChecker/r_uy__59_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon30/o_uy_reg[4]_srl31___u_calc_dropSpin_photon1_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.445%)  route 0.199ns (66.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X71Y102        net (fo=17214, unset)        0.599     1.854    u_calc/boundaryChecker/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.100     1.954    u_calc/boundaryChecker/r_uy__59_reg[4]/Q
    SLICE_X68Y89         net (fo=3, unset)            0.199     2.153    u_calc/dropSpin/photon30/uy_boundaryChecker[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X68Y89         net (fo=17214, unset)        0.888     2.385    u_calc/dropSpin/photon30/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.115    
    SLICE_X68Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.269    u_calc/dropSpin/photon30/o_uy_reg[4]_srl31___u_calc_dropSpin_photon1_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.115ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/absorb/squareRoot/num_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/absorb/squareRoot/one__3_q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.952%)  route 0.082ns (39.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X67Y101        net (fo=17214, unset)        0.597     1.852    u_calc/dropSpin/absorb/squareRoot/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDRE (Prop_fdre_C_Q)         0.100     1.952    u_calc/dropSpin/absorb/squareRoot/num_reg[48]/Q
    SLICE_X67Y99         net (fo=10, unset)           0.082     2.034    u_calc/dropSpin/absorb/squareRoot/n_0_num_reg[48]
    SLICE_X67Y99         LUT5 (Prop_lut5_I3_O)        0.028     2.062    u_calc/dropSpin/absorb/squareRoot/one__3_q[40]_i_1/O
    SLICE_X67Y99         net (fo=24, routed)          0.000     2.062    u_calc/dropSpin/absorb/squareRoot/n_0_one__3_q[40]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X67Y99         net (fo=17214, unset)        0.890     2.387    u_calc/dropSpin/absorb/squareRoot/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.117    
    SLICE_X67Y99         FDRE (Hold_fdre_C_D)         0.060     2.177    u_calc/dropSpin/absorb/squareRoot/one__3_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.114ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg35/o_cost_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uxCost_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.893%)  route 0.114ns (47.107%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X85Y104        net (fo=17214, unset)        0.628     1.883    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg35/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.100     1.983    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg35/o_cost_reg[31]/Q
    SLICE_X86Y98         net (fo=65, unset)           0.114     2.097    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg35/op4_36_2_scatterer[31]
    SLICE_X86Y98         LUT4 (Prop_lut4_I1_O)        0.028     2.125    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg35/o_uxCost[17]_i_1/O
    SLICE_X86Y98         net (fo=1, routed)           0.000     2.125    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/I2[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X86Y98         net (fo=17214, unset)        0.925     2.422    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.152    
    SLICE_X86Y98         FDRE (Hold_fdre_C_D)         0.087     2.239    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uxCost_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg35/o_cost_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uxCost_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.893%)  route 0.114ns (47.107%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X85Y104        net (fo=17214, unset)        0.628     1.883    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg35/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.100     1.983    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg35/o_cost_reg[31]/Q
    SLICE_X86Y98         net (fo=65, unset)           0.114     2.097    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg35/op4_36_2_scatterer[31]
    SLICE_X86Y98         LUT4 (Prop_lut4_I1_O)        0.028     2.125    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg35/o_uxCost[18]_i_1/O
    SLICE_X86Y98         net (fo=1, routed)           0.000     2.125    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/I2[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X86Y98         net (fo=17214, unset)        0.925     2.422    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.152    
    SLICE_X86Y98         FDRE (Hold_fdre_C_D)         0.087     2.239    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uxCost_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.113ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg35/o_cost_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uxCost_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.675%)  route 0.115ns (47.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X85Y104        net (fo=17214, unset)        0.628     1.883    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg35/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.100     1.983    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg35/o_cost_reg[31]/Q
    SLICE_X86Y98         net (fo=65, unset)           0.115     2.098    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg35/op4_36_2_scatterer[31]
    SLICE_X86Y98         LUT4 (Prop_lut4_I1_O)        0.028     2.126    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg35/o_uxCost[19]_i_1/O
    SLICE_X86Y98         net (fo=1, routed)           0.000     2.126    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/I2[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X86Y98         net (fo=17214, unset)        0.925     2.422    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.152    
    SLICE_X86Y98         FDRE (Hold_fdre_C_D)         0.087     2.239    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uxCost_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 u_calc/boundaryChecker/r_sleftz__59_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/boundaryChecker/r_uz__29_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.148ns (64.629%)  route 0.081ns (35.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X82Y100        net (fo=17214, unset)        0.629     1.884    u_calc/boundaryChecker/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDRE (Prop_fdre_C_Q)         0.118     2.002    u_calc/boundaryChecker/r_sleftz__59_reg_r/Q
    SLICE_X85Y99         net (fo=160, unset)          0.081     2.083    u_calc/boundaryChecker/O21
    SLICE_X85Y99         LUT2 (Prop_lut2_I1_O)        0.030     2.113    u_calc/boundaryChecker/r_uz__28_reg_gate__12/O
    SLICE_X85Y99         net (fo=1, routed)           0.000     2.113    u_calc/boundaryChecker/n_0_r_uz__28_reg_gate__12
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X85Y99         net (fo=17214, unset)        0.923     2.420    u_calc/boundaryChecker/clk_IBUF_BUFG
                         clock pessimism             -0.269     2.150    
    SLICE_X85Y99         FDRE (Hold_fdre_C_D)         0.075     2.225    u_calc/boundaryChecker/r_uz__29_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.109ns  (arrival time - required time)
  Source:                 u_calc/boundaryChecker/divide_u1/div_replace/div_temp/denom10_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/boundaryChecker/divide_u1/div_replace/div_temp/denom11_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.761%)  route 0.097ns (49.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X112Y52        net (fo=17214, unset)        0.721     1.976    u_calc/boundaryChecker/divide_u1/div_replace/div_temp/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDRE (Prop_fdre_C_Q)         0.100     2.076    u_calc/boundaryChecker/divide_u1/div_replace/div_temp/denom10_reg[25]/Q
    SLICE_X112Y49        net (fo=10, unset)           0.097     2.173    u_calc/boundaryChecker/divide_u1/div_replace/div_temp/denom10[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X112Y49        net (fo=17214, unset)        1.035     2.532    u_calc/boundaryChecker/divide_u1/div_replace/div_temp/clk_IBUF_BUFG
                         clock pessimism             -0.289     2.242    
    SLICE_X112Y49        FDRE (Hold_fdre_C_D)         0.040     2.282    u_calc/boundaryChecker/divide_u1/div_replace/div_temp/denom11_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.106ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg5/o_oneMinusUz2_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/scattererReflector/squareRoot1_6/num_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.130ns (45.455%)  route 0.156ns (54.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X47Y50         net (fo=17214, unset)        0.647     1.902    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg5/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.100     2.002    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg5/o_oneMinusUz2_reg[51]/Q
    SLICE_X42Y49         net (fo=1, unset)            0.156     2.158    u_calc/dropSpin/scattererReflector/reflector_0/pipeReg5/I5[51]
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.030     2.188    u_calc/dropSpin/scattererReflector/reflector_0/pipeReg5/num[51]_i_1/O
    SLICE_X42Y49         net (fo=1, routed)           0.000     2.188    u_calc/dropSpin/scattererReflector/squareRoot1_6/I48[51]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X42Y49         net (fo=17214, unset)        0.991     2.488    u_calc/dropSpin/scattererReflector/squareRoot1_6/clk_IBUF_BUFG
                         clock pessimism             -0.289     2.198    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.096     2.294    u_calc/dropSpin/scattererReflector/squareRoot1_6/num_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                 -0.106    




