$date
  Sat May  6 06:44:29 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module multiplexerex $end
$var reg 2 ! s[1:0] $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & y $end
$upscope $end
$enddefinitions $end
#0
bUU !
U"
U#
U$
U%
U&
