
---------- Begin Simulation Statistics ----------
final_tick                                37976327500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 219972                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692524                       # Number of bytes of host memory used
host_op_rate                                   240042                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   454.60                       # Real time elapsed on the host
host_tick_rate                               83537359                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109123917                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.037976                       # Number of seconds simulated
sim_ticks                                 37976327500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             89.666904                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 9629440                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10739124                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                380                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            433663                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          18905926                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             368096                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          368479                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              383                       # Number of indirect misses.
system.cpu.branchPred.lookups                23901280                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1401489                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1411                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 397285169                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 69452584                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            279354                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   21269205                       # Number of branches committed
system.cpu.commit.bw_lim_events               2428560                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls          180205                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         3795552                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              109123917                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     60123244                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.815004                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.170024                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20752988     34.52%     34.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     16055772     26.70%     61.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6770219     11.26%     72.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6077704     10.11%     82.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2851156      4.74%     87.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2073331      3.45%     90.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1699762      2.83%     93.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1413752      2.35%     95.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2428560      4.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     60123244                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1101808                       # Number of function calls committed.
system.cpu.commit.int_insts                  87226991                       # Number of committed integer instructions.
system.cpu.commit.loads                      21632607                       # Number of loads committed
system.cpu.commit.membars                       90058                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         71426315     65.45%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          424190      0.39%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        21632607     19.82%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       15640805     14.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         109123917                       # Class of committed instruction
system.cpu.commit.refs                       37273412                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     109123917                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.607621                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.607621                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              10803024                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                154909                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              9416528                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              115711910                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3531869                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  43454021                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 280306                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts               2748954                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               2673692                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    23901280                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  28083050                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      59867728                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   240                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          321                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      111880287                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           955                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  869232                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.393358                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             439249                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           11399025                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.841283                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           60742912                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.020250                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.138516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9812825     16.15%     16.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  9327035     15.35%     31.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 11420339     18.80%     50.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 30182713     49.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             60742912                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           19213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               287138                       # Number of branch mispredicts detected at execute
system.cpu.iew.branch_mispredict_rate        1.333731                       # Percentage of branch mispredicts
system.cpu.iew.branch_percentage            19.340063                       # Percentage of branches executed
system.cpu.iew.exec_branches                 21528929                       # Number of branches executed
system.cpu.iew.exec_nop                             9                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.832026                       # Inst execution rate
system.cpu.iew.exec_refs                     38461914                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15868624                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  339964                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              22694294                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              90170                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16276612                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           113536906                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              22593290                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            599600                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             111317781                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 20594                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 280306                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 20601                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2380                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1717964                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          869                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       280589                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1061679                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       635804                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            869                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       112690                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         174448                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  99505525                       # num instructions consuming a value
system.cpu.iew.wb_count                     110747355                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.593616                       # average fanout of values written-back
system.cpu.iew.wb_producers                  59068093                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.822638                       # insts written-back per cycle
system.cpu.iew.wb_sent                      110843159                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                110310008                       # number of integer regfile reads
system.cpu.int_regfile_writes                55583932                       # number of integer regfile writes
system.cpu.ipc                               1.645762                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.645762                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              72646045     64.91%     64.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               424192      0.38%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   49      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 35      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22687596     20.27%     85.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16159467     14.44%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              111917385                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    36460144                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.325777                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                19982487     54.81%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     54.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                9860100     27.04%     81.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6617557     18.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              148377528                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          321514400                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    110747355                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         117950717                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  113356660                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 111917385                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              180237                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4412951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            476578                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             32                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     11392214                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      60742912                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.842476                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.160774                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11520910     18.97%     18.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             8931603     14.70%     33.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            20794489     34.23%     67.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16643677     27.40%     95.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2795392      4.60%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               56841      0.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        60742912                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.841894                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           1420952                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           697771                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             22694294                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16276612                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                40669572                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 360229                       # number of misc regfile writes
system.cpu.numCycles                         60762125                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 2625841                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             124074834                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1659                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  6258142                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                855431                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             500731592                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              114294697                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           130400675                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  43248645                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1567611                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 280306                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                756683                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles               3859387                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  6325799                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        116082677                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        4470591                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              90212                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   4934476                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          90176                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            97688                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    170612970                       # The number of ROB reads
system.cpu.rob.rob_writes                   226460242                       # The number of ROB writes
system.cpu.timesIdled                             311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    95954                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   97194                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           79                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        59280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        119424                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  37976327500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22691                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52200                       # Transaction distribution
system.membus.trans_dist::WritebackClean         7076                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37457                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37457                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22297                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       178750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 179572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        27392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7615744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7643136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             60148                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001380                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037122                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   60065     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                      83      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               60148                       # Request fanout histogram
system.membus.reqLayer0.occupancy           407827625                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2089750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          321893500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  37976327500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3824256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3849472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3340800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3340800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           59754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               60148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52200                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52200                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            663993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         100701049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             101365041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       663993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           663993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       87970592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87970592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       87970592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           663993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        100701049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            189335633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     59189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     58923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000328922500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3435                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3435                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              185328                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              55761                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       60148                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      59197                       # Number of write requests accepted
system.mem_ctrls.readBursts                     60148                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    59197                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    835                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3386                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    800954750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  296565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1913073500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13503.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32253.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34029                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   41614                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 60148                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                59197                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   52971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.029161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.506685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   203.706293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24236     56.59%     56.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8286     19.35%     75.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5130     11.98%     87.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1371      3.20%     91.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1336      3.12%     94.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          969      2.26%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          410      0.96%     97.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          343      0.80%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          750      1.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42831                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.265211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.007636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.520073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           3429     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             4      0.12%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3435                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.224163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.195019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.994949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1334     38.84%     38.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               64      1.86%     40.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1970     57.35%     98.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               67      1.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3435                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3796032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   53440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3786560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3849472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3788608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        99.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    101.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   37975720000                       # Total gap between requests
system.mem_ctrls.avgGap                     318201.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3771072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3786560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 657251.547032819362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 99300597.194396957755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99708430.205632716417                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          394                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        59754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        59197                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10202000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1902871500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 904276720750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25893.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31845.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15275718.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            132739740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             70552845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           187146540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          136962360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2997599280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13499013030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3215319840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20239333635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.946047                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8231817375                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1268020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28476490125                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            173102160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             91990800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           236348280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          171878940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2997599280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14851863570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2076077280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20598860310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        542.413173                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5262507125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1268020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31445800375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     37976327500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  37976327500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     28082573                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28082573                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28082573                       # number of overall hits
system.cpu.icache.overall_hits::total        28082573                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          476                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            476                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          476                       # number of overall misses
system.cpu.icache.overall_misses::total           476                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26011368                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26011368                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26011368                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26011368                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28083049                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28083049                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28083049                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28083049                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54645.731092                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54645.731092                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54645.731092                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54645.731092                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6424                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               100                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.240000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           34                       # number of writebacks
system.cpu.icache.writebacks::total                34                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           82                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           82                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     22558743                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22558743                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     22558743                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22558743                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57255.692893                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57255.692893                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57255.692893                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57255.692893                       # average overall mshr miss latency
system.cpu.icache.replacements                     34                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28082573                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28082573                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          476                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           476                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26011368                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26011368                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28083049                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28083049                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54645.731092                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54645.731092                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           82                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     22558743                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22558743                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57255.692893                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57255.692893                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  37976327500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           359.246389                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28082967                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               394                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          71276.565990                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   359.246389                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.701653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.701653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         112332590                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        112332590                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  37976327500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  37976327500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  37976327500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  37976327500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  37976327500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  37976327500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  37976327500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  37976327500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  37976327500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34939917                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34939917                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34943290                       # number of overall hits
system.cpu.dcache.overall_hits::total        34943290                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       130509                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         130509                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       130549                       # number of overall misses
system.cpu.dcache.overall_misses::total        130549                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8300112874                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8300112874                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8300112874                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8300112874                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35070426                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35070426                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35073839                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35073839                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003721                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003721                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003722                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003722                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63598.011432                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63598.011432                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63578.525106                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63578.525106                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       218899                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2384                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    91.820050                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        59242                       # number of writebacks
system.cpu.dcache.writebacks::total             59242                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        70794                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        70794                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        70794                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        70794                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        59715                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        59715                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        59752                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        59752                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3814914125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3814914125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3817276000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3817276000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001703                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001703                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001704                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001704                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63885.357532                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63885.357532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63885.326014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63885.326014                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59242                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20320195                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20320195                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        35185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         35185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2318958125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2318958125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20355380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20355380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001729                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001729                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65907.577803                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65907.577803                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11511                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11511                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1587573000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1587573000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001163                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001163                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67059.770212                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67059.770212                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14619722                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14619722                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        95324                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        95324                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5981154749                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5981154749                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14715046                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14715046                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006478                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006478                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62745.528398                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62745.528398                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        59283                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        59283                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36041                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36041                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2227341125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2227341125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61800.203241                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61800.203241                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3373                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3373                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011720                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011720                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2361875                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2361875                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010841                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010841                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63834.459459                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63834.459459                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        90064                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        90064                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       253375                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       253375                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        90068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        90068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000044                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000044                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 63343.750000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 63343.750000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       114875                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       114875                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 57437.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57437.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        90057                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        90057                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        90057                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        90057                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  37976327500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.299723                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35183165                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             59754                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            588.800164                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.299723                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998632                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998632                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         141075610                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        141075610                       # Number of data accesses

---------- End Simulation Statistics   ----------
