// Seed: 3000694867
module module_0;
  id_2(
      (1)
  );
endmodule
module module_1 ();
  id_1 :
  assert property (@(posedge id_1) id_1)
  else $display(-id_1);
  id_2(
      .id_0(), .id_1(1), .id_2(1'h0)
  );
  for (id_3 = 1'b0 && 1; 1'b0; id_2 = id_2) begin
    assign id_1 = 1;
  end
  assign id_1 = 1;
  wire id_4;
  module_0();
  reg  id_5;
  reg  id_6;
  always @(1 or posedge 1) begin
    $display;
    id_1 <= {id_6{1}};
    id_5 <= (1'h0);
  end
endmodule
