
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d12_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d12_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:138.13-138.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:139.13-139.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:140.13-140.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:141.13-141.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:142.13-142.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:143.13-143.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:144.13-144.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:145.13-145.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:146.13-146.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:147.13-147.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:148.14-148.23.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:149.14-149.23.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:150.16-150.25.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:136.1-152.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_fifo_w1_d12_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w1_d12_S
Automatically selected td_fused_top_fifo_w1_d12_S as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_fifo_w1_d12_S
Used module:     \td_fused_top_fifo_w1_d12_S_shiftReg

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_fifo_w1_d12_S
Used module:     \td_fused_top_fifo_w1_d12_S_shiftReg
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:136$33 in module td_fused_top_fifo_w1_d12_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:55$1 in module td_fused_top_fifo_w1_d12_S.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_fifo_w1_d12_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:48$31'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w1_d12_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:47$30'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w1_d12_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:46$29'.
  Set init value: \mOutPtr = 5'11111

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:136$33'.
     1/1: $1\q[0:0]
Creating decoders for process `\td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:115$32'.
     1/12: $0\sr_11[0:0]
     2/12: $0\sr_10[0:0]
     3/12: $0\sr_9[0:0]
     4/12: $0\sr_8[0:0]
     5/12: $0\sr_7[0:0]
     6/12: $0\sr_6[0:0]
     7/12: $0\sr_5[0:0]
     8/12: $0\sr_4[0:0]
     9/12: $0\sr_3[0:0]
    10/12: $0\sr_2[0:0]
    11/12: $0\sr_1[0:0]
    12/12: $0\sr_0[0:0]
Creating decoders for process `\td_fused_top_fifo_w1_d12_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:48$31'.
Creating decoders for process `\td_fused_top_fifo_w1_d12_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:47$30'.
Creating decoders for process `\td_fused_top_fifo_w1_d12_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:46$29'.
Creating decoders for process `\td_fused_top_fifo_w1_d12_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:55$1'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[4:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_fifo_w1_d12_S_shiftReg.\q' from process `\td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:136$33'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_fifo_w1_d12_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:115$32'.
  created $dff cell `$procdff$100' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d12_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:115$32'.
  created $dff cell `$procdff$101' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d12_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:115$32'.
  created $dff cell `$procdff$102' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d12_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:115$32'.
  created $dff cell `$procdff$103' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d12_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:115$32'.
  created $dff cell `$procdff$104' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d12_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:115$32'.
  created $dff cell `$procdff$105' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d12_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:115$32'.
  created $dff cell `$procdff$106' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d12_S_shiftReg.\sr_7' using process `\td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:115$32'.
  created $dff cell `$procdff$107' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d12_S_shiftReg.\sr_8' using process `\td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:115$32'.
  created $dff cell `$procdff$108' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d12_S_shiftReg.\sr_9' using process `\td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:115$32'.
  created $dff cell `$procdff$109' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d12_S_shiftReg.\sr_10' using process `\td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:115$32'.
  created $dff cell `$procdff$110' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d12_S_shiftReg.\sr_11' using process `\td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:115$32'.
  created $dff cell `$procdff$111' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d12_S.\mOutPtr' using process `\td_fused_top_fifo_w1_d12_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:55$1'.
  created $dff cell `$procdff$112' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d12_S.\internal_empty_n' using process `\td_fused_top_fifo_w1_d12_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:55$1'.
  created $dff cell `$procdff$113' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d12_S.\internal_full_n' using process `\td_fused_top_fifo_w1_d12_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:55$1'.
  created $dff cell `$procdff$114' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:136$33'.
Removing empty process `td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:136$33'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:115$32'.
Removing empty process `td_fused_top_fifo_w1_d12_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:115$32'.
Removing empty process `td_fused_top_fifo_w1_d12_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:48$31'.
Removing empty process `td_fused_top_fifo_w1_d12_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:47$30'.
Removing empty process `td_fused_top_fifo_w1_d12_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:46$29'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w1_d12_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:55$1'.
Removing empty process `td_fused_top_fifo_w1_d12_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v:55$1'.
Cleaned up 7 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_fifo_w1_d12_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w1_d12_S.
<suppressed ~10 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_fifo_w1_d12_S_shiftReg.
Optimizing module td_fused_top_fifo_w1_d12_S.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_fifo_w1_d12_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d12_S'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_fifo_w1_d12_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d12_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_fifo_w1_d12_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w1_d12_S.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_fifo_w1_d12_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d12_S'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$100 ($dff) from module td_fused_top_fifo_w1_d12_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$101 ($dff) from module td_fused_top_fifo_w1_d12_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$102 ($dff) from module td_fused_top_fifo_w1_d12_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$103 ($dff) from module td_fused_top_fifo_w1_d12_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$104 ($dff) from module td_fused_top_fifo_w1_d12_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$105 ($dff) from module td_fused_top_fifo_w1_d12_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$106 ($dff) from module td_fused_top_fifo_w1_d12_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$107 ($dff) from module td_fused_top_fifo_w1_d12_S_shiftReg (D = \sr_6, Q = \sr_7).
Adding EN signal on $procdff$108 ($dff) from module td_fused_top_fifo_w1_d12_S_shiftReg (D = \sr_7, Q = \sr_8).
Adding EN signal on $procdff$109 ($dff) from module td_fused_top_fifo_w1_d12_S_shiftReg (D = \sr_8, Q = \sr_9).
Adding EN signal on $procdff$110 ($dff) from module td_fused_top_fifo_w1_d12_S_shiftReg (D = \sr_9, Q = \sr_10).
Adding EN signal on $procdff$111 ($dff) from module td_fused_top_fifo_w1_d12_S_shiftReg (D = \sr_10, Q = \sr_11).
Adding SRST signal on $procdff$114 ($dff) from module td_fused_top_fifo_w1_d12_S (D = $procmux$74_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$127 ($sdff) from module td_fused_top_fifo_w1_d12_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$113 ($dff) from module td_fused_top_fifo_w1_d12_S (D = $procmux$87_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$133 ($sdff) from module td_fused_top_fifo_w1_d12_S (D = $procmux$87_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$112 ($dff) from module td_fused_top_fifo_w1_d12_S (D = $procmux$95_Y, Q = \mOutPtr, rval = 5'11111).
Adding EN signal on $auto$ff.cc:262:slice$141 ($sdff) from module td_fused_top_fifo_w1_d12_S (D = $procmux$95_Y, Q = \mOutPtr).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_fifo_w1_d12_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d12_S..
Removed 19 unused cells and 71 unused wires.
<suppressed ~22 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_fifo_w1_d12_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w1_d12_S_shiftReg.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_fifo_w1_d12_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d12_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_fifo_w1_d12_S.
  Optimizing cells in module \td_fused_top_fifo_w1_d12_S_shiftReg.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_fifo_w1_d12_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w1_d12_S_shiftReg'.
Removed a total of 1 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_fifo_w1_d12_S..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d12_S_shiftReg..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_fifo_w1_d12_S.
Optimizing module td_fused_top_fifo_w1_d12_S_shiftReg.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_fifo_w1_d12_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d12_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_fifo_w1_d12_S.
  Optimizing cells in module \td_fused_top_fifo_w1_d12_S_shiftReg.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_fifo_w1_d12_S'.
Finding identical cells in module `\td_fused_top_fifo_w1_d12_S_shiftReg'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_fifo_w1_d12_S..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d12_S_shiftReg..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_fifo_w1_d12_S.
Optimizing module td_fused_top_fifo_w1_d12_S_shiftReg.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_fifo_w1_d12_S ===

   Number of wires:                 46
   Number of wire bits:            131
   Number of public wires:          17
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            5
     $and                           68
     $eq                            69
     $logic_and                      2
     $logic_not                     69
     $mux                           17
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          7
     $sub                            5

=== td_fused_top_fifo_w1_d12_S_shiftReg ===

   Number of wires:                 28
   Number of wire bits:             31
   Number of public wires:          17
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $dffe                          12
     $eq                            40
     $logic_not                      4
     $pmux                           1

=== design hierarchy ===

   td_fused_top_fifo_w1_d12_S        1
     td_fused_top_fifo_w1_d12_S_shiftReg      0

   Number of wires:                 46
   Number of wire bits:            131
   Number of public wires:          17
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            5
     $and                           68
     $eq                            69
     $logic_and                      2
     $logic_not                     69
     $mux                           17
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          7
     $sub                            5

Warnings: 13 unique messages, 13 total
End of script. Logfile hash: 85214e4694, CPU: user 0.09s system 0.00s, MEM: 11.53 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 38% 5x opt_expr (0 sec), 19% 4x opt_merge (0 sec), ...
