Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 19 09:16:45 2024
| Host         : PC-464 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a50ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   105 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             306 |           96 |
| Yes          | No                    | No                     |              82 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                          Enable Signal                          |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG                    |                                                                 | DAG/D_A_G/DISP_CON/mode_cnt/COUNT/any_reg              |                2 |              2 |         1.00 |
|  DAG/D_A_G/DISP_CON/disp_ctr/clk_en/clk |                                                                 |                                                        |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG                    | DAG/MATR_K/r[3]_i_1_n_0                                         |                                                        |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                    | DAG/D_A_G/SOUND_GEN/G_03/CNT/E[0]                               |                                                        |                3 |              5 |         1.67 |
|  CLK100MHZ_IBUF_BUFG                    | DAG/D_A_G/DISP_CON/volume_cnt/COUNT/sig_count_reg[4]_i_1__7_n_0 |                                                        |                3 |              5 |         1.67 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                 | DAG/D_A_G/SOUND_GEN/PWM/CLK_EN/sig_count[5]_i_1_n_0    |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG                    | DAG/DEMO_M/NEXT_POINT/E[0]                                      | DAG/D_A_G/DISP_CON/main/SR[0]                          |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                 | DAG/MATR_K/CL_EN/sig_count[6]_i_1__0_n_0               |                3 |              7 |         2.33 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                 | BTNC_IBUF                                              |                7 |              8 |         1.14 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                 | DAG/DEMO_M/CL_TRI/sig_count[0]_i_1__14_n_0             |                4 |             13 |         3.25 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                 | DAG/D_A_G/SOUND_GEN/CL_EN/sig_count[0]_i_1__12_n_0     |                4 |             13 |         3.25 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                 | DAG/MATR_K/DELAY/sig_count[0]_i_1__10_n_0              |                5 |             17 |         3.40 |
|  DEMO_M/sig_clk_tri                     | DAG/D_A_G/SOUND_GEN/G_03/CNT/E[0]                               |                                                        |                5 |             17 |         3.40 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                 | DAG/D_A_G/DISP_CON/mode_cnt/DEB01/CL_EN/eqOp           |                5 |             18 |         3.60 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                 | DAG/D_A_G/DISP_CON/volume_cnt/DEB00/CL_EN/eqOp         |                5 |             18 |         3.60 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                 | DAG/D_A_G/DISP_CON/volume_cnt/DEB01/CL_EN/eqOp         |                5 |             18 |         3.60 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                 | DAG/D_A_G/DISP_CON/mode_cnt/DEB00/CL_EN/eqOp           |                5 |             18 |         3.60 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                 | DAG/D_A_G/DISP_CON/disp_ctr/clk_en/eqOp                |                5 |             18 |         3.60 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                 | DAG/D_A_G/DISP_CON/main/FSM_sequential_state_reg[2]_0  |                7 |             25 |         3.57 |
|  DEMO_M/sig_clk_tri                     |                                                                 | BTNC_IBUF                                              |                7 |             25 |         3.57 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                 | DAG/D_A_G/DISP_CON/main/DELAY/sig_count[0]_i_1__11_n_0 |                7 |             28 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                    |                                                                 |                                                        |               24 |             50 |         2.08 |
|  D_A_G/SOUND_GEN/sig_gen_clock          | DAG/D_A_G/SOUND_GEN/G_03/CNT/E[0]                               |                                                        |               15 |             51 |         3.40 |
|  D_A_G/SOUND_GEN/sig_gen_clock          |                                                                 | BTNC_IBUF                                              |               23 |             72 |         3.13 |
+-----------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


