
*** Running vivado
    with args -log sFPE.vds -m64 -mode batch -messageDb vivado.pb -notrace -source sFPE.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source sFPE.tcl -notrace
Command: synth_design -top sFPE -part xcku9p-ffve900-3-e-EVAL
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku9p-EVAL'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku9p-EVAL'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8516 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 306.617 ; gain = 100.023
---------------------------------------------------------------------------------
WARNING: [Synth 8-1090] 'spu_absdiffaccum' is not compiled in library work [D:/sfpe/source/firmware/sFPE/sFPE.vhd:1856]
INFO: [Synth 8-638] synthesizing module 'sFPE' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:393]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
	Parameter SLICE_NUM bound to: 1 - type: integer 
	Parameter CORE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter OPM_NUM bound to: 1 - type: integer 
	Parameter ALUM_NUM bound to: 1 - type: integer 
	Parameter FRAC_BITS bound to: 0 - type: integer 
	Parameter BSLAVE bound to: 0 - type: bool 
	Parameter BMASTER bound to: 0 - type: bool 
	Parameter BMASTER_NUM bound to: 1 - type: integer 
	Parameter VLEN bound to: 1 - type: integer 
	Parameter OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter MULREG_EN bound to: 1 - type: bool 
	Parameter PB0_DEPTH bound to: 1 - type: integer 
	Parameter PB1_DEPTH bound to: 1 - type: integer 
	Parameter PB2_DEPTH bound to: 2 - type: integer 
	Parameter PA0_DEPTH bound to: 1 - type: integer 
	Parameter PA1_DEPTH bound to: 1 - type: integer 
	Parameter PA1X_DEPTH bound to: 0 - type: integer 
	Parameter BRANCH_EN bound to: 0 - type: bool 
	Parameter JMP_EN bound to: 1 - type: bool 
	Parameter RPT_EN bound to: 0 - type: bool 
	Parameter RPT_SPEC_1 bound to: 0 - type: bool 
	Parameter RPT_LEVELS bound to: 4 - type: integer 
	Parameter RPT_CNT_LEN0 bound to: 5 - type: integer 
	Parameter RPT_CNT_LEN1 bound to: 5 - type: integer 
	Parameter RPT_CNT_LEN2 bound to: 5 - type: integer 
	Parameter RPT_CNT_LEN3 bound to: 5 - type: integer 
	Parameter RPT_CNT_LEN4 bound to: 1 - type: integer 
	Parameter RPT_BLK_LEN0 bound to: 5 - type: integer 
	Parameter RPT_BLK_LEN1 bound to: 5 - type: integer 
	Parameter RPT_BLK_LEN2 bound to: 5 - type: integer 
	Parameter RPT_BLK_LEN3 bound to: 5 - type: integer 
	Parameter RPT_BLK_LEN4 bound to: 1 - type: integer 
	Parameter MASK_EN bound to: 0 - type: bool 
	Parameter MASKEQ_EN bound to: 0 - type: bool 
	Parameter MASKGT_EN bound to: 0 - type: bool 
	Parameter MASKLT_EN bound to: 0 - type: bool 
	Parameter MASKGE_EN bound to: 0 - type: bool 
	Parameter MASKLE_EN bound to: 0 - type: bool 
	Parameter MASKNE_EN bound to: 0 - type: bool 
	Parameter ALUSRA_EN bound to: 0 - type: bool 
	Parameter ALUSRA_VAL bound to: 1 - type: integer 
	Parameter ABSDIFF_EN bound to: 0 - type: bool 
	Parameter ABSDIFF_WITHACCUM bound to: 1 - type: bool 
	Parameter FLEXA_TYPE bound to: 1 - type: integer 
	Parameter FLEXB_TYPE bound to: 1 - type: integer 
	Parameter FLEXC_TYPE bound to: 1 - type: integer 
	Parameter FLEXB_IMM_VAL bound to: -1 - type: integer 
	Parameter DIRECT_WB_EN bound to: 0 - type: bool 
	Parameter SHARE_GET_DATA bound to: 0 - type: bool 
	Parameter EBITS_A bound to: 0 - type: integer 
	Parameter EBITS_B bound to: 0 - type: integer 
	Parameter EBITS_C bound to: 0 - type: integer 
	Parameter EBITS_D bound to: 0 - type: integer 
	Parameter DSP48E_EN bound to: 1 - type: bool 
	Parameter GETI_EN bound to: 0 - type: bool 
	Parameter GETCH_EN bound to: 0 - type: bool 
	Parameter PUTCH_EN bound to: 0 - type: bool 
	Parameter RX_CH_NUM bound to: 4 - type: integer 
	Parameter RX_CH_WIDTH bound to: 2 - type: integer 
	Parameter TX_CH_NUM bound to: 4 - type: integer 
	Parameter TX_CH_WIDTH bound to: 2 - type: integer 
	Parameter RF_EN bound to: 1 - type: bool 
	Parameter RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RF_INIT_EN bound to: 0 - type: bool 
	Parameter RF_INIT_FILE bound to: init0.mif - type: string 
	Parameter PM_SIZE bound to: 32 - type: integer 
	Parameter PM_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter PM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USE_BRAM_FOR_LARGE_PM bound to: 1 - type: bool 
	Parameter PM_INIT_FILE bound to: init0.mif - type: string 
	Parameter DM_EN bound to: 0 - type: bool 
	Parameter DM_SIZE bound to: 32 - type: integer 
	Parameter DM_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DM_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DM_INIT_EN bound to: 0 - type: bool 
	Parameter USE_BRAM_FOR_LARGE_DM bound to: 1 - type: bool 
	Parameter DM_INIT_FILE bound to: init0.mif - type: string 
	Parameter DM_RB_M_NUM bound to: 2 - type: integer 
	Parameter DM_RB_N_NUM bound to: 2 - type: integer 
	Parameter DM_WB_NUM bound to: 2 - type: integer 
	Parameter DM_TRUE_2R1W bound to: 1 - type: bool 
	Parameter DM_RB_M_INITIAL0 bound to: 0 - type: integer 
	Parameter DM_RB_M_INITIAL1 bound to: 0 - type: integer 
	Parameter DM_RB_N_INITIAL0 bound to: 0 - type: integer 
	Parameter DM_RB_N_INITIAL1 bound to: 0 - type: integer 
	Parameter DM_WB_INITIAL0 bound to: 0 - type: integer 
	Parameter DM_WB_INITIAL1 bound to: 0 - type: integer 
	Parameter DM_RB_M_AUTOINC_SIZE0 bound to: 1 - type: integer 
	Parameter DM_RB_M_AUTOINC_SIZE1 bound to: 1 - type: integer 
	Parameter DM_RB_N_AUTOINC_SIZE0 bound to: 1 - type: integer 
	Parameter DM_RB_N_AUTOINC_SIZE1 bound to: 1 - type: integer 
	Parameter DM_WB_AUTOINC_SIZE0 bound to: 1 - type: integer 
	Parameter DM_WB_AUTOINC_SIZE1 bound to: 1 - type: integer 
	Parameter DM_OFFSET_EN bound to: 0 - type: bool 
	Parameter DM_RB_M_SET_EN0 bound to: 0 - type: bool 
	Parameter DM_RB_M_SET_EN1 bound to: 0 - type: bool 
	Parameter DM_RB_N_SET_EN0 bound to: 0 - type: bool 
	Parameter DM_RB_N_SET_EN1 bound to: 0 - type: bool 
	Parameter DM_WB_SET_EN0 bound to: 0 - type: bool 
	Parameter DM_WB_SET_EN1 bound to: 0 - type: bool 
	Parameter DM_RB_M_AUTOINC_EN0 bound to: 0 - type: bool 
	Parameter DM_RB_M_AUTOINC_EN1 bound to: 0 - type: bool 
	Parameter DM_RB_N_AUTOINC_EN0 bound to: 0 - type: bool 
	Parameter DM_RB_N_AUTOINC_EN1 bound to: 0 - type: bool 
	Parameter DM_WB_AUTOINC_EN0 bound to: 0 - type: bool 
	Parameter DM_WB_AUTOINC_EN1 bound to: 0 - type: bool 
	Parameter DM_RB_M_INC_EN0 bound to: 0 - type: bool 
	Parameter DM_RB_M_INC_EN1 bound to: 0 - type: bool 
	Parameter DM_RB_N_INC_EN0 bound to: 0 - type: bool 
	Parameter DM_RB_N_INC_EN1 bound to: 0 - type: bool 
	Parameter DM_WB_INC_EN0 bound to: 0 - type: bool 
	Parameter DM_WB_INC_EN1 bound to: 0 - type: bool 
	Parameter SM_EN bound to: 0 - type: bool 
	Parameter SM_SIZE bound to: 32 - type: integer 
	Parameter SM_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter USE_BRAM_FOR_LARGE_SM bound to: 1 - type: bool 
	Parameter SM_INIT_FILE bound to: IMMInit/imm_init0.mif - type: string 
	Parameter SM_OFFSET_EN bound to: 0 - type: bool 
	Parameter SM_READONLY bound to: 1 - type: bool 
	Parameter SM_RB_SET_EN0 bound to: 0 - type: bool 
	Parameter SM_WB_SET_EN0 bound to: 0 - type: bool 
	Parameter SM_RB_AUTOINC_SIZE0 bound to: 1 - type: integer 
	Parameter SM_WB_AUTOINC_SIZE0 bound to: 1 - type: integer 
	Parameter SM_RB_AUTOINC_EN0 bound to: 0 - type: bool 
	Parameter SM_WB_AUTOINC_EN0 bound to: 0 - type: bool 
	Parameter SM_RB_INC_EN0 bound to: 0 - type: bool 
	Parameter SM_WB_INC_EN0 bound to: 0 - type: bool 
	Parameter OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter PM_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter PM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BRANCH_EN bound to: 0 - type: bool 
	Parameter JMP_EN bound to: 1 - type: bool 
	Parameter RPT_EN bound to: 0 - type: bool 
	Parameter RPT_SPEC_1 bound to: 0 - type: bool 
	Parameter RPT_LEVELS bound to: 4 - type: integer 
	Parameter RPT_CNT_LEN0 bound to: 5 - type: integer 
	Parameter RPT_CNT_LEN1 bound to: 5 - type: integer 
	Parameter RPT_CNT_LEN2 bound to: 5 - type: integer 
	Parameter RPT_CNT_LEN3 bound to: 5 - type: integer 
	Parameter RPT_CNT_LEN4 bound to: 1 - type: integer 
	Parameter RPT_BLK_LEN0 bound to: 5 - type: integer 
	Parameter RPT_BLK_LEN1 bound to: 5 - type: integer 
	Parameter RPT_BLK_LEN2 bound to: 5 - type: integer 
	Parameter RPT_BLK_LEN3 bound to: 5 - type: integer 
	Parameter RPT_BLK_LEN4 bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sFPE_PC' declared at 'D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PC/sFPE_PC.vhd:57' bound to instance 'PC' of component 'sFPE_PC' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:673]
INFO: [Synth 8-638] synthesizing module 'sFPE_PC' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PC/sFPE_PC.vhd:95]
	Parameter OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter PM_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter PM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BRANCH_EN bound to: 0 - type: bool 
	Parameter JMP_EN bound to: 1 - type: bool 
	Parameter RPT_EN bound to: 0 - type: bool 
	Parameter RPT_SPEC_1 bound to: 0 - type: bool 
	Parameter RPT_LEVELS bound to: 4 - type: integer 
	Parameter RPT_CNT_LEN0 bound to: 5 - type: integer 
	Parameter RPT_CNT_LEN1 bound to: 5 - type: integer 
	Parameter RPT_CNT_LEN2 bound to: 5 - type: integer 
	Parameter RPT_CNT_LEN3 bound to: 5 - type: integer 
	Parameter RPT_CNT_LEN4 bound to: 1 - type: integer 
	Parameter RPT_BLK_LEN0 bound to: 5 - type: integer 
	Parameter RPT_BLK_LEN1 bound to: 5 - type: integer 
	Parameter RPT_BLK_LEN2 bound to: 5 - type: integer 
	Parameter RPT_BLK_LEN3 bound to: 5 - type: integer 
	Parameter RPT_BLK_LEN4 bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sFPE_PC' (1#1) [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PC/sFPE_PC.vhd:95]
	Parameter PM_SIZE bound to: 32 - type: integer 
	Parameter PM_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter PM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USE_BRAM_FOR_LARGE_PM bound to: 1 - type: bool 
	Parameter PM_INIT_FILE bound to: init0.mif - type: string 
	Parameter PB0_DEPTH bound to: 1 - type: integer 
	Parameter PB1_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sFPE_PM' declared at 'D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:43' bound to instance 'u_pm' of component 'sFPE_PM' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:708]
INFO: [Synth 8-638] synthesizing module 'sFPE_PM' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:63]
	Parameter PM_SIZE bound to: 32 - type: integer 
	Parameter PM_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter PM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USE_BRAM_FOR_LARGE_PM bound to: 1 - type: bool 
	Parameter PM_INIT_FILE bound to: init0.mif - type: string 
	Parameter PB0_DEPTH bound to: 1 - type: integer 
	Parameter PB1_DEPTH bound to: 1 - type: integer 
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg_with_en' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:110' bound to instance 'u_pm_reg_Pb0' of component 'generic_reg_with_en' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:132]
INFO: [Synth 8-638] synthesizing module 'generic_reg_with_en' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:124]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg_with_en' (2#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:124]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000000001111111 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000000100000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000000001111111 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000000110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000100110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000100110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000100110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000100110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000100110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000100110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000100110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000100110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000100110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000100110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000100110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000100110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000100110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000100110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000100110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000100110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000100110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000011010000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000001010000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000101101111111 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000111110000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_rom_unit' to cell 'RAM32X1S' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:137]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg_with_en' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:110' bound to instance 'u_pm_reg_Pb1' of component 'generic_reg_with_en' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:152]
INFO: [Synth 8-638] synthesizing module 'generic_reg_with_en__parameterized1' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:124]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg_with_en__parameterized1' (2#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'sFPE_PM' (3#1) [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_PM/sFPE_PM.vhd:63]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
	Parameter SLICE_NUM bound to: 1 - type: integer 
	Parameter RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter PM_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPM_NUM bound to: 1 - type: integer 
	Parameter ALUM_NUM bound to: 1 - type: integer 
	Parameter FLEXA_TYPE bound to: 1 - type: integer 
	Parameter FLEXB_TYPE bound to: 1 - type: integer 
	Parameter FLEXC_TYPE bound to: 1 - type: integer 
	Parameter BSLAVE bound to: 0 - type: bool 
	Parameter BMASTER bound to: 0 - type: bool 
	Parameter BMASTER_NUM bound to: 1 - type: integer 
	Parameter BRANCH_EN bound to: 0 - type: bool 
	Parameter JMP_EN bound to: 1 - type: bool 
	Parameter RPT_EN bound to: 0 - type: bool 
	Parameter RF_EN bound to: 1 - type: bool 
	Parameter DM_EN bound to: 0 - type: bool 
	Parameter DM_TWO_RD_PORTS bound to: 0 - type: bool 
	Parameter SM_EN bound to: 0 - type: bool 
	Parameter GETCH_EN bound to: 0 - type: bool 
	Parameter PUTCH_EN bound to: 0 - type: bool 
	Parameter MASKEQ_EN bound to: 0 - type: bool 
	Parameter MASKGT_EN bound to: 0 - type: bool 
	Parameter MASKLT_EN bound to: 0 - type: bool 
	Parameter MASKGE_EN bound to: 0 - type: bool 
	Parameter MASKLE_EN bound to: 0 - type: bool 
	Parameter MASKNE_EN bound to: 0 - type: bool 
	Parameter ALUSRA_EN bound to: 0 - type: bool 
	Parameter ABSDIFF_EN bound to: 0 - type: bool 
	Parameter ABSDIFF_WITHACCUM bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'sFPE_ID' declared at 'D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_ID/sFPE_ID.vhd:128' bound to instance 'u_id' of component 'sFPE_ID' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:947]
INFO: [Synth 8-638] synthesizing module 'sFPE_ID' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_ID/sFPE_ID.vhd:238]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
	Parameter SLICE_NUM bound to: 1 - type: integer 
	Parameter RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter PM_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPM_NUM bound to: 1 - type: integer 
	Parameter ALUM_NUM bound to: 1 - type: integer 
	Parameter FLEXA_TYPE bound to: 1 - type: integer 
	Parameter FLEXB_TYPE bound to: 1 - type: integer 
	Parameter FLEXC_TYPE bound to: 1 - type: integer 
	Parameter BSLAVE bound to: 0 - type: bool 
	Parameter BMASTER bound to: 0 - type: bool 
	Parameter BMASTER_NUM bound to: 1 - type: integer 
	Parameter BRANCH_EN bound to: 0 - type: bool 
	Parameter JMP_EN bound to: 1 - type: bool 
	Parameter RPT_EN bound to: 0 - type: bool 
	Parameter RF_EN bound to: 1 - type: bool 
	Parameter DM_EN bound to: 0 - type: bool 
	Parameter DM_TWO_RD_PORTS bound to: 0 - type: bool 
	Parameter SM_EN bound to: 0 - type: bool 
	Parameter GETCH_EN bound to: 0 - type: bool 
	Parameter PUTCH_EN bound to: 0 - type: bool 
	Parameter MASKEQ_EN bound to: 0 - type: bool 
	Parameter MASKGT_EN bound to: 0 - type: bool 
	Parameter MASKLT_EN bound to: 0 - type: bool 
	Parameter MASKGE_EN bound to: 0 - type: bool 
	Parameter MASKLE_EN bound to: 0 - type: bool 
	Parameter MASKNE_EN bound to: 0 - type: bool 
	Parameter ALUSRA_EN bound to: 0 - type: bool 
	Parameter ABSDIFF_EN bound to: 0 - type: bool 
	Parameter ABSDIFF_WITHACCUM bound to: 1 - type: bool 
WARNING: [Synth 8-3848] Net o_ext_en_sFPE in module/entity sFPE_ID does not have driver. [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_ID/sFPE_ID.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'sFPE_ID' (4#1) [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_ID/sFPE_ID.vhd:238]
	Parameter RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RF_DATA_WIDTH bound to: 16 - type: integer 
	Parameter FRAC_BITS bound to: 0 - type: integer 
	Parameter RF_INIT_EN bound to: 0 - type: bool 
	Parameter RF_INIT_FILE bound to: init0.mif0.mif - type: string 
	Parameter PA0_DEPTH bound to: 1 - type: integer 
	Parameter PA1_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sFPE_RF' declared at 'D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_RF/sFPE_RF.vhd:48' bound to instance 'u_rf' of component 'sFPE_RF' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:1059]
INFO: [Synth 8-638] synthesizing module 'sFPE_RF' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_RF/sFPE_RF.vhd:75]
	Parameter RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RF_DATA_WIDTH bound to: 16 - type: integer 
	Parameter FRAC_BITS bound to: 0 - type: integer 
	Parameter RF_INIT_EN bound to: 0 - type: bool 
	Parameter RF_INIT_FILE bound to: init0.mif0.mif - type: string 
	Parameter PA0_DEPTH bound to: 1 - type: integer 
	Parameter PA1_DEPTH bound to: 1 - type: integer 
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_rdaddr_a_Pa0' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_RF/sFPE_RF.vhd:125]
INFO: [Synth 8-638] synthesizing module 'generic_reg' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg' (5#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_rdaddr_b_Pa0' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_RF/sFPE_RF.vhd:129]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_rdaddr_c_Pa0' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_RF/sFPE_RF.vhd:133]
	Parameter INIT_A bound to: 64'b0100000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0100000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0100000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0100000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_ram_unit' to cell 'RAM32M' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_RF/sFPE_RF.vhd:146]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_ram_unit' to cell 'RAM32M' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_RF/sFPE_RF.vhd:198]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_ram_unit' to cell 'RAM32M' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_RF/sFPE_RF.vhd:198]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_ram_unit' to cell 'RAM32M' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_RF/sFPE_RF.vhd:198]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_ram_unit' to cell 'RAM32M' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_RF/sFPE_RF.vhd:198]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_ram_unit' to cell 'RAM32M' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_RF/sFPE_RF.vhd:198]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_ram_unit' to cell 'RAM32M' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_RF/sFPE_RF.vhd:198]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'u_ram_unit' to cell 'RAM32M' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_RF/sFPE_RF.vhd:198]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_src_a_reg_Pa1' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_RF/sFPE_RF.vhd:347]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized3' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized3' (5#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_src_b_reg_Pa1' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_RF/sFPE_RF.vhd:351]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized5' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized5' (5#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_src_c_reg_Pa1' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_RF/sFPE_RF.vhd:355]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized7' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized7' (5#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'sFPE_RF' (6#1) [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_RF/sFPE_RF.vhd:75]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CORE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
	Parameter SLICE_NUM bound to: 1 - type: integer 
	Parameter OPM_NUM bound to: 1 - type: integer 
	Parameter ALUM_NUM bound to: 1 - type: integer 
	Parameter MULREG_EN bound to: 1 - type: bool 
	Parameter FRAC_BITS bound to: 0 - type: integer 
	Parameter MASK_EN bound to: 0 - type: bool 
	Parameter ALUSRA_VAL bound to: 1 - type: integer 
	Parameter BRANCH_EN bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'sFPE_EX' declared at 'D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_EX/sFPE_EX.vhd:48' bound to instance 'u_ex' of component 'sFPE_EX' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:1877]
INFO: [Synth 8-638] synthesizing module 'sFPE_EX' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_EX/sFPE_EX.vhd:76]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CORE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
	Parameter SLICE_NUM bound to: 1 - type: integer 
	Parameter OPM_NUM bound to: 1 - type: integer 
	Parameter ALUM_NUM bound to: 1 - type: integer 
	Parameter MULREG_EN bound to: 1 - type: bool 
	Parameter FRAC_BITS bound to: 0 - type: integer 
	Parameter MASK_EN bound to: 0 - type: bool 
	Parameter ALUSRA_VAL bound to: 1 - type: integer 
	Parameter BRANCH_EN bound to: 0 - type: bool 
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_src_c_Pmreg' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_EX/sFPE_EX.vhd:226]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized9' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized9' (6#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_opmode_Pmreg' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_EX/sFPE_EX.vhd:258]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized11' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized11' (6#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_alumode_Pmreg' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_EX/sFPE_EX.vhd:261]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized13' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized13' (6#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-3491] module 'DSP48E' declared at 'C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:3312' bound to instance 'u_slice0' of component 'DSP48E' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_EX/sFPE_EX.vhd:270]
INFO: [Synth 8-638] synthesizing module 'DSP48E' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:3312]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'DSP48E' (7#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:3312]
INFO: [Synth 8-256] done synthesizing module 'sFPE_EX' (8#1) [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_EX/sFPE_EX.vhd:76]
	Parameter PC_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter BRANCH_EN bound to: 0 - type: bool 
	Parameter JMP_EN bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'sFPE_branch' declared at 'D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_branch/sFPE_branch.vhd:40' bound to instance 'u_branchdetect' of component 'sFPE_branch' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:1918]
INFO: [Synth 8-638] synthesizing module 'sFPE_branch' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_branch/sFPE_branch.vhd:63]
	Parameter PC_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter BRANCH_EN bound to: 0 - type: bool 
	Parameter JMP_EN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'sFPE_branch' (9#1) [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_branch/sFPE_branch.vhd:63]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter TX_CH_WIDTH bound to: 2 - type: integer 
	Parameter TX_CH_NUM bound to: 4 - type: integer 
	Parameter PUTCH_EN bound to: 0 - type: bool 
	Parameter STATE_EN bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'sFPE_comm_put' declared at 'D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_comm_put/sFPE_comm_put.vhd:50' bound to instance 'u_comm' of component 'sFPE_comm_put' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:1940]
INFO: [Synth 8-638] synthesizing module 'sFPE_comm_put' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_comm_put/sFPE_comm_put.vhd:79]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter TX_CH_WIDTH bound to: 2 - type: integer 
	Parameter TX_CH_NUM bound to: 4 - type: integer 
	Parameter PUTCH_EN bound to: 0 - type: bool 
	Parameter STATE_EN bound to: 0 - type: bool 
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_put_ch_write_reg_Pa3' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_comm_put/sFPE_comm_put.vhd:135]
INFO: [Synth 8-638] synthesizing module 'generic_reg1' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:178]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg1' (10#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:178]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_put_ch_write_reg_Pa3' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_comm_put/sFPE_comm_put.vhd:135]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_put_ch_write_reg_Pa3' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_comm_put/sFPE_comm_put.vhd:135]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_put_ch_write_reg_Pa3' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_comm_put/sFPE_comm_put.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'sFPE_comm_put' (11#1) [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_comm_put/sFPE_comm_put.vhd:79]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RX_CH_WIDTH bound to: 2 - type: integer 
	Parameter RX_CH_NUM bound to: 4 - type: integer 
	Parameter GETCH_EN bound to: 0 - type: bool 
	Parameter STATE_EN bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'sFPE_comm_get' declared at 'D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_comm_get/sFPE_comm_get.vhd:50' bound to instance 'u_comm' of component 'sFPE_comm_get' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:1963]
INFO: [Synth 8-638] synthesizing module 'sFPE_comm_get' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_comm_get/sFPE_comm_get.vhd:79]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RX_CH_WIDTH bound to: 2 - type: integer 
	Parameter RX_CH_NUM bound to: 4 - type: integer 
	Parameter GETCH_EN bound to: 0 - type: bool 
	Parameter STATE_EN bound to: 0 - type: bool 
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_get_Pb3' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_comm_get/sFPE_comm_get.vhd:164]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_get_Pb3' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_comm_get/sFPE_comm_get.vhd:164]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_get_Pb3' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_comm_get/sFPE_comm_get.vhd:164]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_get_Pb3' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_comm_get/sFPE_comm_get.vhd:164]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_get_ch_sel_reg_Pa1' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_comm_get/sFPE_comm_get.vhd:176]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized15' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized15' (11#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_get_ch_sel_reg_Pa2' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_comm_get/sFPE_comm_get.vhd:184]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized17' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized17' (11#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_get_data_reg_Pa1' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_comm_get/sFPE_comm_get.vhd:203]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized19' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized19' (11#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'sFPE_comm_get' (12#1) [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_comm_get/sFPE_comm_get.vhd:79]
	Parameter CORE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter ABSDIFF_EN bound to: 0 - type: bool 
	Parameter ALUSRA_EN bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'sFPE_wrtie_back' declared at 'D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_wrtie_back/spu_writeback.vhd:35' bound to instance 'u_wb' of component 'sFPE_wrtie_back' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2061]
INFO: [Synth 8-638] synthesizing module 'sFPE_wrtie_back' [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_wrtie_back/spu_writeback.vhd:53]
	Parameter CORE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter ABSDIFF_EN bound to: 0 - type: bool 
	Parameter ALUSRA_EN bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'sFPE_wrtie_back' (13#1) [D:/sfpe/source/firmware/sFPE/subCompontents/sFPE_wrtie_back/spu_writeback.vhd:53]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_pm_operands_Pb1x' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2082]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized21' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized21' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_pm_operands_Pb2' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2085]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized23' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized23' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_id_get_inst0_Pb2' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2230]
	Parameter REG_NUM bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_id_get_or_peak0_Pb2' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2241]
INFO: [Synth 8-638] synthesizing module 'generic_reg1__parameterized9' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:178]
	Parameter REG_NUM bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg1__parameterized9' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:178]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_id_get_or_peak0_Pa0' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2243]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_id_get_or_peak0_Pa1' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2246]
	Parameter REG_NUM bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_id_put_inst_Pb2' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2289]
INFO: [Synth 8-638] synthesizing module 'generic_reg1__parameterized13' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:178]
	Parameter REG_NUM bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg1__parameterized13' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:178]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_id_put_Pax' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2291]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_id_put_Pa0' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2293]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_id_put_Pa1' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2295]
	Parameter REG_NUM bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_id_put_Pa1x' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2297]
INFO: [Synth 8-638] synthesizing module 'generic_reg1__parameterized18' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:178]
	Parameter REG_NUM bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg1__parameterized18' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:178]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_id_put_Pa2' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2300]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_put_ch_sel_Pax' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2306]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized25' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized25' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_put_ch_sel_reg_Pa0' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2308]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized27' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized27' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_put_ch_sel_reg_Pa1' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2310]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized29' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized29' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_put_ch_sel_Pa1' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2313]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized31' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized31' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_id_b_Pb2' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2347]
	Parameter REG_NUM bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_id_rf_wen_Pb2' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2449]
INFO: [Synth 8-638] synthesizing module 'generic_reg1__parameterized22' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:178]
	Parameter REG_NUM bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg1__parameterized22' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:178]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_id_rf_wen_Pax' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2451]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_id_rf_wen_Pa0' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2453]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_id_rf_wen_Pa1' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2455]
	Parameter REG_NUM bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_id_rf_wen_Pa1x' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2457]
INFO: [Synth 8-638] synthesizing module 'generic_reg1__parameterized27' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:178]
	Parameter REG_NUM bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg1__parameterized27' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:178]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_id_rf_wen_Pa2' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2459]
	Parameter REG_NUM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg1' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:166' bound to instance 'u_buf_id_rfwren_Pa3' of component 'generic_reg1' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2462]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_rf_wraddr_Pax' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2466]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_rf_wraddr_Pa0' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2468]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_rf_wraddr_Pa1' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2470]
	Parameter REG_NUM bound to: 0 - type: integer 
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_rf_wraddr_Pa1x' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2472]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized36' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 0 - type: integer 
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized36' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_rf_wraddr_Pa2' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2474]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_id_rfwraddr_Pa3' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2477]
	Parameter REG_NUM bound to: 0 - type: integer 
	Parameter REG_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_src_a_Pa1x' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2742]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized40' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 0 - type: integer 
	Parameter REG_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized40' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 0 - type: integer 
	Parameter REG_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_src_b_Pa1x' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2744]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized42' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 0 - type: integer 
	Parameter REG_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized42' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 0 - type: integer 
	Parameter REG_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_src_c_Pa1x' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2746]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized44' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 0 - type: integer 
	Parameter REG_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized44' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 2 - type: integer 
	Parameter REG_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_id_opmode_Pb2' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2772]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized46' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 2 - type: integer 
	Parameter REG_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized46' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_id_opmode_Pa0' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2774]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized48' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized48' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_id_opmode_Pa1' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2777]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized50' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized50' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 0 - type: integer 
	Parameter REG_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_id_opmode_Pa1x' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2779]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized52' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 0 - type: integer 
	Parameter REG_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized52' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 2 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_id_alumode_Pb2' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2783]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized54' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 2 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized54' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_id_alumode_Pa0' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2785]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized56' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized56' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_id_alumode_Pa1' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2788]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized58' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized58' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 0 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'generic_reg' declared at 'D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:59' bound to instance 'u_buf_id_alumode_Pa1x' of component 'generic_reg' [D:/sfpe/source/firmware/sFPE/sFPE.vhd:2790]
INFO: [Synth 8-638] synthesizing module 'generic_reg__parameterized60' [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
	Parameter REG_NUM bound to: 0 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_reg__parameterized60' (13#1) [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:72]
WARNING: [Synth 8-3848] Net id_ext_en_sFPE_Pb2 in module/entity sFPE does not have driver. [D:/sfpe/source/firmware/sFPE/sFPE.vhd:542]
WARNING: [Synth 8-3848] Net id_ext_barrier_Pb2 in module/entity sFPE does not have driver. [D:/sfpe/source/firmware/sFPE/sFPE.vhd:541]
WARNING: [Synth 8-3848] Net get_ch_sel0_Pb2[0] in module/entity sFPE does not have driver. [D:/sfpe/source/firmware/sFPE/sFPE.vhd:619]
WARNING: [Synth 8-3848] Net id_tx_autoinc_Pa2 in module/entity sFPE does not have driver. [D:/sfpe/source/firmware/sFPE/sFPE.vhd:634]
WARNING: [Synth 8-3848] Net id_tx_reset_Pa2 in module/entity sFPE does not have driver. [D:/sfpe/source/firmware/sFPE/sFPE.vhd:636]
WARNING: [Synth 8-3848] Net id_alusra_Pa3 in module/entity sFPE does not have driver. [D:/sfpe/source/firmware/sFPE/sFPE.vhd:660]
WARNING: [Synth 8-3848] Net id_CA_absdiff_Pa3 in module/entity sFPE does not have driver. [D:/sfpe/source/firmware/sFPE/sFPE.vhd:666]
WARNING: [Synth 8-3848] Net absdiff_out_Pa3[0] in module/entity sFPE does not have driver. [D:/sfpe/source/firmware/sFPE/sFPE.vhd:613]
WARNING: [Synth 8-3848] Net branch_addr_Pa2 in module/entity sFPE does not have driver. [D:/sfpe/source/firmware/sFPE/sFPE.vhd:538]
WARNING: [Synth 8-3848] Net id_rpt_Pb2 in module/entity sFPE does not have driver. [D:/sfpe/source/firmware/sFPE/sFPE.vhd:529]
WARNING: [Synth 8-3848] Net id_beq_Pa2 in module/entity sFPE does not have driver. [D:/sfpe/source/firmware/sFPE/sFPE.vhd:532]
WARNING: [Synth 8-3848] Net id_bgt_Pa2 in module/entity sFPE does not have driver. [D:/sfpe/source/firmware/sFPE/sFPE.vhd:533]
WARNING: [Synth 8-3848] Net id_blt_Pa2 in module/entity sFPE does not have driver. [D:/sfpe/source/firmware/sFPE/sFPE.vhd:534]
WARNING: [Synth 8-3848] Net id_bge_Pa2 in module/entity sFPE does not have driver. [D:/sfpe/source/firmware/sFPE/sFPE.vhd:535]
WARNING: [Synth 8-3848] Net id_ble_Pa2 in module/entity sFPE does not have driver. [D:/sfpe/source/firmware/sFPE/sFPE.vhd:536]
WARNING: [Synth 8-3848] Net id_bne_Pa2 in module/entity sFPE does not have driver. [D:/sfpe/source/firmware/sFPE/sFPE.vhd:537]
INFO: [Synth 8-256] done synthesizing module 'sFPE' (14#1) [D:/sfpe/source/firmware/sFPE/sFPE.vhd:393]
WARNING: [Synth 8-3331] design generic_reg has unconnected port rst
WARNING: [Synth 8-3331] design generic_reg1 has unconnected port rst
WARNING: [Synth 8-3331] design generic_reg__parameterized31 has unconnected port rst
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_dsp48sra_result[15]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_dsp48sra_result[14]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_dsp48sra_result[13]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_dsp48sra_result[12]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_dsp48sra_result[11]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_dsp48sra_result[10]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_dsp48sra_result[9]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_dsp48sra_result[8]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_dsp48sra_result[7]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_dsp48sra_result[6]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_dsp48sra_result[5]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_dsp48sra_result[4]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_dsp48sra_result[3]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_dsp48sra_result[2]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_dsp48sra_result[1]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_dsp48sra_result[0]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_alusra
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_CA_absdiff
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_CA_absdiff_d[15]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_CA_absdiff_d[14]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_CA_absdiff_d[13]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_CA_absdiff_d[12]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_CA_absdiff_d[11]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_CA_absdiff_d[10]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_CA_absdiff_d[9]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_CA_absdiff_d[8]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_CA_absdiff_d[7]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_CA_absdiff_d[6]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_CA_absdiff_d[5]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_CA_absdiff_d[4]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_CA_absdiff_d[3]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_CA_absdiff_d[2]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_CA_absdiff_d[1]
WARNING: [Synth 8-3331] design sFPE_wrtie_back has unconnected port i_CA_absdiff_d[0]
WARNING: [Synth 8-3331] design generic_reg__parameterized19 has unconnected port rst
WARNING: [Synth 8-3331] design generic_reg__parameterized17 has unconnected port rst
WARNING: [Synth 8-3331] design generic_reg__parameterized15 has unconnected port rst
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[3][31]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[3][30]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[3][29]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[3][28]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[3][27]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[3][26]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[3][25]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[3][24]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[3][23]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[3][22]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[3][21]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[3][20]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[3][19]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[3][18]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[3][17]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[3][16]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[2][31]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[2][30]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[2][29]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[2][28]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[2][27]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[2][26]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[2][25]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[2][24]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[2][23]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[2][22]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[2][21]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[2][20]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[2][19]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[2][18]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[2][17]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[2][16]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[1][31]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[1][30]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[1][29]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[1][28]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[1][27]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[1][26]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[1][25]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[1][24]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[1][23]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[1][22]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[1][21]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[1][20]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[1][19]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[1][18]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[1][17]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[1][16]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[0][31]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[0][30]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[0][29]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[0][28]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[0][27]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[0][26]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[0][25]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[0][24]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[0][23]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[0][22]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[0][21]
WARNING: [Synth 8-3331] design sFPE_comm_get has unconnected port i_get_ch_data[0][20]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:03:36 ; elapsed = 00:03:40 . Memory (MB): peak = 2291.965 ; gain = 2085.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:37 ; elapsed = 00:03:40 . Memory (MB): peak = 2291.965 ; gain = 2085.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku9p-ffve900-3-e-EVAL
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:37 ; elapsed = 00:03:40 . Memory (MB): peak = 2291.965 ; gain = 2085.371
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku9p-ffve900-3-e-EVAL
INFO: [Synth 8-5546] ROM "o_id_b" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:38 ; elapsed = 00:03:41 . Memory (MB): peak = 2291.965 ; gain = 2085.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                7 Bit    Registers := 5     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 21    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sFPE_PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_reg_with_en 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module generic_reg_with_en__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sFPE_ID 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module generic_reg__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module generic_reg1__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_reg1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module generic_reg1__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_reg__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
Module generic_reg__parameterized48 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module generic_reg__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module generic_reg__parameterized56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module generic_reg__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module generic_reg__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_reg__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_reg__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_reg1__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_reg 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module generic_reg__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module generic_reg__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module generic_reg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module generic_reg__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module generic_reg__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module generic_reg__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module generic_reg__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module generic_reg__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module generic_reg__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_reg__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_reg__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sFPE_comm_get 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module generic_reg__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:03:42 ; elapsed = 00:03:46 . Memory (MB): peak = 2340.441 ; gain = 2133.848
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'pm_operands_buf_repl_gen[0].u_buf_pm_operands_Pb2/GR1.o_d_reg' and it is trimmed from '26' to '20' bits. [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_buf_pm_operands_Pb1x/GR1.o_d_reg' and it is trimmed from '26' to '20' bits. [D:/sfpe/source/firmware/generic_registers/generic_registers.vhd:84]
WARNING: [Synth 8-3917] design sFPE has port o_ext_en_sFPE driven by constant 1
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[3][31] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[3][30] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[3][29] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[3][28] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[3][27] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[3][26] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[3][25] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[3][24] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[3][23] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[3][22] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[3][21] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[3][20] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[3][19] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[3][18] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[3][17] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[3][16] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[2][31] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[2][30] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[2][29] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[2][28] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[2][27] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[2][26] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[2][25] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[2][24] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[2][23] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[2][22] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[2][21] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[2][20] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[2][19] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[2][18] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[2][17] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[2][16] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[1][31] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[1][30] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[1][29] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[1][28] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[1][27] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[1][26] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[1][25] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[1][24] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[1][23] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[1][22] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[1][21] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[1][20] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[1][19] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[1][18] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[1][17] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[1][16] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[0][31] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[0][30] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[0][29] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[0][28] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[0][27] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[0][26] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[0][25] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[0][24] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[0][23] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[0][22] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[0][21] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[0][20] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[0][19] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[0][18] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[0][17] driven by constant 0
WARNING: [Synth 8-3917] design sFPE has port o_put_ch_data[0][16] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:43 ; elapsed = 00:03:46 . Memory (MB): peak = 2340.441 ; gain = 2133.848
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:03:43 ; elapsed = 00:03:46 . Memory (MB): peak = 2340.441 ; gain = 2133.848

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'rf_buf_gen.u_buf_rf_wraddr_Pax/GR1.o_d_reg[0]' (FD) to 'NOPUTCH.u_buf_put_ch_sel_Pax/GR1.o_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'rf_buf_gen.u_buf_rf_wraddr_Pax/GR1.o_d_reg[1]' (FD) to 'NOPUTCH.u_buf_put_ch_sel_Pax/GR1.o_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'rf_buf_gen.u_buf_rf_wraddr_Pa0/GR1.o_d_reg[0]' (FD) to 'NOPUTCH.u_put_ch_sel_reg_Pa0/GR1.o_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'rf_buf_gen.u_buf_rf_wraddr_Pa0/GR1.o_d_reg[1]' (FD) to 'NOPUTCH.u_put_ch_sel_reg_Pa0/GR1.o_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[1][0]' (FD) to 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[1][1]' (FD) to 'ONEGET.commget_gen[0].u_comm/multi_rx_gen.get_buf_gen[3].u_buf_get_Pb3/GR1.o_d_reg'
INFO: [Synth 8-3886] merging instance 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[1][3]' (FD) to 'ONEGET.commget_gen[0].u_comm/multi_rx_gen.get_buf_gen[3].u_buf_get_Pb3/GR1.o_d_reg'
INFO: [Synth 8-3886] merging instance 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[1][6]' (FD) to 'ONEGET.commget_gen[0].u_comm/multi_rx_gen.get_buf_gen[3].u_buf_get_Pb3/GR1.o_d_reg'
INFO: [Synth 8-3886] merging instance 'u_buf_id_alumode_Pb2/GR2.t_reg_in_reg[1][0]' (FD) to 'u_buf_id_alumode_Pb2/GR2.t_reg_in_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'rf_buf_gen.u_buf_rf_wraddr_Pa1/GR1.o_d_reg[0]' (FD) to 'NOPUTCH.u_put_ch_sel_reg_Pa1/GR1.o_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'rf_buf_gen.u_buf_rf_wraddr_Pa1/GR1.o_d_reg[1]' (FD) to 'NOPUTCH.u_put_ch_sel_reg_Pa1/GR1.o_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][0]' (FD) to 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][1]' (FD) to 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][3]' (FD) to 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'u_buf_id_alumode_Pb2/GR2.t_reg_in_reg[0][0]' (FD) to 'u_buf_id_alumode_Pb2/GR2.t_reg_in_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'rf_buf_gen.u_buf_rf_wraddr_Pa2/GR1.o_d_reg[0]' (FD) to 'NOPUTCH.put_ch_sel_buf_repl_gen[0].u_put_ch_sel_Pa1/GR1.o_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'rf_buf_gen.u_buf_rf_wraddr_Pa2/GR1.o_d_reg[1]' (FD) to 'NOPUTCH.put_ch_sel_buf_repl_gen[0].u_put_ch_sel_Pa1/GR1.o_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_buf_id_opmode_Pa0/GR1.o_d_reg[0]' (FD) to 'u_buf_id_opmode_Pa0/GR1.o_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_buf_id_opmode_Pa0/GR1.o_d_reg[1]' (FD) to 'u_buf_id_opmode_Pa0/GR1.o_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_buf_id_opmode_Pa0/GR1.o_d_reg[3]' (FD) to 'u_buf_id_opmode_Pa0/GR1.o_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_buf_id_alumode_Pa0/GR1.o_d_reg[0]' (FD) to 'u_buf_id_alumode_Pa0/GR1.o_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/GR1.o_d_reg[0]' (FD) to 'id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/GR1.o_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/GR1.o_d_reg[1]' (FD) to 'id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/GR1.o_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/GR1.o_d_reg[3]' (FD) to 'id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/GR1.o_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'id_alumode_buf_repl_gen[0].u_buf_id_alumode_Pa1/GR1.o_d_reg[0]' (FD) to 'id_alumode_buf_repl_gen[0].u_buf_id_alumode_Pa1/GR1.o_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR1.o_d_reg[0]' (FD) to 'DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR1.o_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR1.o_d_reg[1]' (FD) to 'DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR1.o_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR1.o_d_reg[3]' (FD) to 'DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR1.o_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_alumode_Pmreg/GR1.o_d_reg[0]' (FD) to 'DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_alumode_Pmreg/GR1.o_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'ONEGET.commget_gen[0].u_comm/multi_rx_gen.get_buf_gen[1].u_buf_get_Pb3/GR1.o_d_reg' (FD) to 'ONEGET.commget_gen[0].u_comm/multi_rx_gen.get_buf_gen[3].u_buf_get_Pb3/GR1.o_d_reg'
INFO: [Synth 8-3886] merging instance 'ONEGET.commget_gen[0].u_comm/multi_rx_gen.get_buf_gen[2].u_buf_get_Pb3/GR1.o_d_reg' (FD) to 'ONEGET.commget_gen[0].u_comm/multi_rx_gen.get_buf_gen[3].u_buf_get_Pb3/GR1.o_d_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ONEGET.commget_gen[0].u_comm/multi_rx_gen.get_buf_gen[3].u_buf_get_Pb3/GR1.o_d_reg )
INFO: [Synth 8-3886] merging instance 'ONEGET.commget_gen[0].u_comm/multi_rx_gen.get_buf_gen[3].u_buf_get_Pb3/GR1.o_d_reg' (FD) to 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][6] )
INFO: [Synth 8-3886] merging instance 'u_buf_id_opmode_Pa0/GR1.o_d_reg[6]' (FD) to 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][6] )
INFO: [Synth 8-3886] merging instance 'id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/GR1.o_d_reg[6]' (FD) to 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][6] )
INFO: [Synth 8-3886] merging instance 'DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR1.o_d_reg[6]' (FD) to 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][6] )
WARNING: [Synth 8-3332] Sequential element (u_pm/pm_rom_gen32.u_pm_reg_Pb1/GR1.o_d_reg[25]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_pm/pm_rom_gen32.u_pm_reg_Pb1/GR1.o_d_reg[24]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_pm/pm_rom_gen32.u_pm_reg_Pb1/GR1.o_d_reg[23]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_pm/pm_rom_gen32.u_pm_reg_Pb1/GR1.o_d_reg[22]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_pm/pm_rom_gen32.u_pm_reg_Pb1/GR1.o_d_reg[21]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_pm/pm_rom_gen32.u_pm_reg_Pb1/GR1.o_d_reg[20]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[1][0]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][3]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][1]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][0]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_opmode_Pa0/GR1.o_d_reg[3]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_opmode_Pa0/GR1.o_d_reg[1]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_opmode_Pa0/GR1.o_d_reg[0]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/GR1.o_d_reg[3]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/GR1.o_d_reg[1]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/GR1.o_d_reg[0]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR1.o_d_reg[3]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR1.o_d_reg[1]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR1.o_d_reg[0]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_alumode_Pb2/GR2.t_reg_in_reg[1][0]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_alumode_Pb2/GR2.t_reg_in_reg[0][0]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_alumode_Pa0/GR1.o_d_reg[0]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (id_alumode_buf_repl_gen[0].u_buf_id_alumode_Pa1/GR1.o_d_reg[0]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_alumode_Pmreg/GR1.o_d_reg[0]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (ONEGET.commget_gen[0].u_comm/multi_rx_gen.get_buf_gen[1].u_buf_get_Pb3/GR1.o_d_reg) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (ONEGET.commget_gen[0].u_comm/multi_rx_gen.get_buf_gen[2].u_buf_get_Pb3/GR1.o_d_reg) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (ONEGET.commget_gen[0].u_comm/multi_rx_gen.get_buf_gen[3].u_buf_get_Pb3/GR1.o_d_reg) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (rf_buf_gen.u_buf_rf_wraddr_Pax/GR1.o_d_reg[0]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (rf_buf_gen.u_buf_rf_wraddr_Pax/GR1.o_d_reg[1]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (rf_buf_gen.u_buf_rf_wraddr_Pa0/GR1.o_d_reg[0]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (rf_buf_gen.u_buf_rf_wraddr_Pa0/GR1.o_d_reg[1]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[1][1]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[1][3]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[1][6]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (rf_buf_gen.u_buf_rf_wraddr_Pa1/GR1.o_d_reg[0]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (rf_buf_gen.u_buf_rf_wraddr_Pa1/GR1.o_d_reg[1]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (rf_buf_gen.u_buf_rf_wraddr_Pa2/GR1.o_d_reg[0]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (rf_buf_gen.u_buf_rf_wraddr_Pa2/GR1.o_d_reg[1]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][6]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_opmode_Pa0/GR1.o_d_reg[6]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/GR1.o_d_reg[6]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR1.o_d_reg[6]) is unused and will be removed from module sFPE.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_buf_id_alumode_Pb2/GR2.t_reg_in_reg[1][1] )
INFO: [Synth 8-3886] merging instance 'u_buf_id_alumode_Pb2/GR2.t_reg_in_reg[0][1]' (FD) to 'u_buf_id_alumode_Pb2/GR2.t_reg_in_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_buf_id_alumode_Pb2/GR2.t_reg_in_reg[1][1] )
INFO: [Synth 8-3886] merging instance 'u_buf_id_alumode_Pa0/GR1.o_d_reg[1]' (FD) to 'u_buf_id_alumode_Pb2/GR2.t_reg_in_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_buf_id_alumode_Pb2/GR2.t_reg_in_reg[1][1] )
INFO: [Synth 8-3886] merging instance 'id_alumode_buf_repl_gen[0].u_buf_id_alumode_Pa1/GR1.o_d_reg[1]' (FD) to 'u_buf_id_alumode_Pb2/GR2.t_reg_in_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_buf_id_alumode_Pb2/GR2.t_reg_in_reg[1][1] )
INFO: [Synth 8-3886] merging instance 'DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_alumode_Pmreg/GR1.o_d_reg[1]' (FD) to 'u_buf_id_alumode_Pb2/GR2.t_reg_in_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_buf_id_alumode_Pb2/GR2.t_reg_in_reg[1][1] )
WARNING: [Synth 8-3332] Sequential element (u_buf_id_alumode_Pb2/GR2.t_reg_in_reg[1][1]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_alumode_Pb2/GR2.t_reg_in_reg[0][1]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_alumode_Pa0/GR1.o_d_reg[1]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (id_alumode_buf_repl_gen[0].u_buf_id_alumode_Pa1/GR1.o_d_reg[1]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_alumode_Pmreg/GR1.o_d_reg[1]) is unused and will be removed from module sFPE.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:43 ; elapsed = 00:03:46 . Memory (MB): peak = 2340.441 ; gain = 2133.848
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:43 ; elapsed = 00:03:46 . Memory (MB): peak = 2340.441 ; gain = 2133.848

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:43 ; elapsed = 00:03:46 . Memory (MB): peak = 2340.441 ; gain = 2133.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'rf_buf_gen.u_buf_id_rf_wen_Pb2/GR2.t_reg_in_reg[1]' (FD) to 'jmp_buf_gen.u_buf_id_b_Pb2/GR1.o_d_reg'
INFO: [Synth 8-3886] merging instance 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[1][4]' (FD) to 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][4]' (FD) to 'u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_buf_id_opmode_Pa0/GR1.o_d_reg[4]' (FD) to 'u_buf_id_opmode_Pa0/GR1.o_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/GR1.o_d_reg[4]' (FD) to 'id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/GR1.o_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR1.o_d_reg[4]' (FD) to 'DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR1.o_d_reg[5]'
WARNING: [Synth 8-3332] Sequential element (u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[1][4]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_opmode_Pb2/GR2.t_reg_in_reg[0][4]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (u_buf_id_opmode_Pa0/GR1.o_d_reg[4]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/GR1.o_d_reg[4]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR1.o_d_reg[4]) is unused and will be removed from module sFPE.
WARNING: [Synth 8-3332] Sequential element (rf_buf_gen.u_buf_id_rf_wen_Pb2/GR2.t_reg_in_reg[1]) is unused and will be removed from module sFPE.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:43 ; elapsed = 00:03:46 . Memory (MB): peak = 2340.441 ; gain = 2133.848
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:03:43 ; elapsed = 00:03:46 . Memory (MB): peak = 2340.441 ; gain = 2133.848

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:03:43 ; elapsed = 00:03:46 . Memory (MB): peak = 2340.441 ; gain = 2133.848
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:43 ; elapsed = 00:03:47 . Memory (MB): peak = 2340.441 ; gain = 2133.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:43 ; elapsed = 00:03:47 . Memory (MB): peak = 2340.441 ; gain = 2133.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:43 ; elapsed = 00:03:47 . Memory (MB): peak = 2340.441 ; gain = 2133.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:43 ; elapsed = 00:03:47 . Memory (MB): peak = 2340.441 ; gain = 2133.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:43 ; elapsed = 00:03:47 . Memory (MB): peak = 2340.441 ; gain = 2133.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:43 ; elapsed = 00:03:47 . Memory (MB): peak = 2340.441 ; gain = 2133.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sFPE        | put_buf_repl_gen[0].u_buf_id_put_Pa2/GR1.o_d_reg                                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sFPE        | rf_gen.v_rf_gen[0].u_rf/u_rdaddr_a_Pa0/GR1.o_d_reg[4]                                            | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|sFPE        | DSP48_GEN.v_ex_gen[0].u_ex/REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR1.o_d_reg[5] | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|sFPE        | rf_buf_gen.rfwren_buf_repl_gen[0].u_buf_id_rfwren_Pa3/GR1.o_d_reg                                | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sFPE        | rf_buf_gen.rfwraddr_buf_repl_gen[0].u_buf_id_rfwraddr_Pa3/GR1.o_d_reg[4]                         | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|sFPE        | NOPUTCH.put_ch_sel_buf_repl_gen[0].u_put_ch_sel_Pa1/GR1.o_d_reg[0]                               | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+--------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |DSP48E   |     1|
|2     |BUFG     |     1|
|3     |LUT1     |     1|
|4     |LUT2     |     4|
|5     |LUT3     |     2|
|6     |LUT4     |     1|
|7     |LUT5     |     2|
|8     |LUT6     |     6|
|9     |RAM32M   |     8|
|10    |RAM32X1S |    26|
|11    |SRL16E   |    19|
|12    |FDCE     |     5|
|13    |FDRE     |   123|
|14    |IBUF     |     2|
|15    |OBUF     |   137|
|16    |OBUFT    |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------+------------------------------------+------+
|      |Instance                                                                         |Module                              |Cells |
+------+---------------------------------------------------------------------------------+------------------------------------+------+
|1     |top                                                                              |                                    |   492|
|2     |  \DSP48_GEN.v_ex_gen[0].u_ex                                                    |sFPE_EX                             |   172|
|3     |    \REAL_16_GEN.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg                      |generic_reg__parameterized11        |     2|
|4     |    \src_c_mreg_gen.u_buf_src_c_Pmreg                                            |generic_reg__parameterized9         |    16|
|5     |  \NOPUTCH.put_ch_sel_buf_repl_gen[0].u_put_ch_sel_Pa1                           |generic_reg__parameterized31        |     6|
|6     |  \NOPUTCH.u_put_ch_sel_reg_Pa1                                                  |generic_reg__parameterized29        |     2|
|7     |  \ONEGET.commget_gen[0].u_comm                                                  |sFPE_comm_get                       |     1|
|8     |    \multi_rx_gen.get_buf_gen[0].u_buf_get_Pb3                                   |generic_reg1_13                     |     1|
|9     |  PC                                                                             |sFPE_PC                             |    11|
|10    |  \commput_gen[0].u_comm                                                         |sFPE_comm_put                       |     4|
|11    |    \multiple_tx_gen.put_ch_write_buf_replication_gen[0].u_put_ch_write_reg_Pa3  |generic_reg1_9                      |     1|
|12    |    \multiple_tx_gen.put_ch_write_buf_replication_gen[1].u_put_ch_write_reg_Pa3  |generic_reg1_10                     |     1|
|13    |    \multiple_tx_gen.put_ch_write_buf_replication_gen[2].u_put_ch_write_reg_Pa3  |generic_reg1_11                     |     1|
|14    |    \multiple_tx_gen.put_ch_write_buf_replication_gen[3].u_put_ch_write_reg_Pa3  |generic_reg1_12                     |     1|
|15    |  \get_inst0_buf_repl_gen[0].u_buf_id_get_inst0_Pb2                              |generic_reg1                        |     1|
|16    |  \id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1                                 |generic_reg__parameterized50        |     2|
|17    |  \jmp_buf_gen.u_buf_id_b_Pb2                                                    |generic_reg1_0                      |     1|
|18    |  \pm_operands_buf_repl_gen[0].u_buf_pm_operands_Pb2                             |generic_reg__parameterized23        |    15|
|19    |  \put_buf_repl_gen[0].u_buf_id_put_Pa2                                          |generic_reg1_1                      |     2|
|20    |  \rf_buf_gen.rfwraddr_buf_repl_gen[0].u_buf_id_rfwraddr_Pa3                     |generic_reg                         |     5|
|21    |  \rf_buf_gen.rfwren_buf_repl_gen[0].u_buf_id_rfwren_Pa3                         |generic_reg1_2                      |     1|
|22    |  \rf_buf_gen.u_buf_id_rf_wen_Pa2                                                |generic_reg1_3                      |     1|
|23    |  \rf_buf_gen.u_buf_rf_wraddr_Pa2                                                |generic_reg_4                       |     3|
|24    |  \rf_gen.v_rf_gen[0].u_rf                                                       |sFPE_RF                             |    71|
|25    |    u_rdaddr_a_Pa0                                                               |generic_reg_6                       |     5|
|26    |    u_rdaddr_b_Pa0                                                               |generic_reg_7                       |     5|
|27    |    u_rdaddr_c_Pa0                                                               |generic_reg_8                       |     5|
|28    |    u_src_a_reg_Pa1                                                              |generic_reg__parameterized3         |    16|
|29    |    u_src_b_reg_Pa1                                                              |generic_reg__parameterized5         |    16|
|30    |    u_src_c_reg_Pa1                                                              |generic_reg__parameterized7         |    16|
|31    |  u_buf_id_put_Pa1                                                               |generic_reg1_5                      |     1|
|32    |  u_buf_pm_operands_Pb1x                                                         |generic_reg__parameterized21        |     5|
|33    |  u_pm                                                                           |sFPE_PM                             |    47|
|34    |    \pm_rom_gen32.u_pm_reg_Pb0                                                   |generic_reg_with_en                 |     5|
|35    |    \pm_rom_gen32.u_pm_reg_Pb1                                                   |generic_reg_with_en__parameterized1 |    16|
+------+---------------------------------------------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:43 ; elapsed = 00:03:47 . Memory (MB): peak = 2340.441 ; gain = 2133.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 503 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:41 ; elapsed = 00:03:43 . Memory (MB): peak = 2340.441 ; gain = 2104.074
Synthesis Optimization Complete : Time (s): cpu = 00:03:43 ; elapsed = 00:03:47 . Memory (MB): peak = 2340.441 ; gain = 2133.848
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  BUFG => BUFGCE: 1 instances
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM32X1S => RAM32X1S (RAMS32): 26 instances

INFO: [Common 17-83] Releasing license: Synthesis
273 Infos, 238 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:44 ; elapsed = 00:03:46 . Memory (MB): peak = 2347.625 ; gain = 2123.516
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2347.625 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 27 14:43:49 2018...
