m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/ravin/Documents/GitHub/fpga_processor/simulation/modelsim
vBUS
!s110 1621846781
!i10b 1
!s100 `YGfiNfEmNzYHdSG1CU[m1
IMc>LZJJ2nL8f9g;zm@:fD1
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1621846642
8C:/Users/ravin/Documents/GitHub/fpga_processor/BUS.v
FC:/Users/ravin/Documents/GitHub/fpga_processor/BUS.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1621846781.000000
!s107 C:/Users/ravin/Documents/GitHub/fpga_processor/BUS.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ravin/Documents/GitHub/fpga_processor|C:/Users/ravin/Documents/GitHub/fpga_processor/BUS.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/ravin/Documents/GitHub/fpga_processor
Z3 tCvgOpt 0
n@b@u@s
vBUS_tb
!s110 1621846792
!i10b 1
!s100 Q_CWdZY^4NO^Yh3ONV5RG1
IDCE`8[QnKMgf=lUC14^Oj3
R1
R0
w1621846690
8C:/Users/ravin/Documents/GitHub/fpga_processor/tb/BUS_tb.v
FC:/Users/ravin/Documents/GitHub/fpga_processor/tb/BUS_tb.v
L0 2
R2
r1
!s85 0
31
!s108 1621846792.000000
!s107 C:/Users/ravin/Documents/GitHub/fpga_processor/tb/BUS_tb.v|
!s90 -reportprogress|300|-work|work|C:/Users/ravin/Documents/GitHub/fpga_processor/tb/BUS_tb.v|
!i113 1
o-work work
R3
n@b@u@s_tb
