Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May 11 15:43:37 2025
| Host         : Neptune running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_top_timing_summary_routed.rpt -pb snake_top_timing_summary_routed.pb -rpx snake_top_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           29          
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (59)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: vga/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (59)
-------------------------------------------------
 There are 59 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.908        0.000                      0                    1        0.263        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.908        0.000                      0                    1        0.263        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 vga/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.715     5.317    vga/clk_IBUF_BUFG
    SLICE_X89Y142        FDRE                                         r  vga/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.456     5.773 f  vga/pulse_reg/Q
                         net (fo=2, routed)           0.505     6.279    vga/pulse
    SLICE_X89Y142        LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  vga/pulse_i_1/O
                         net (fo=1, routed)           0.000     6.403    vga/p_0_in
    SLICE_X89Y142        FDRE                                         r  vga/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.595    15.017    vga/clk_IBUF_BUFG
    SLICE_X89Y142        FDRE                                         r  vga/pulse_reg/C
                         clock pessimism              0.300    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.029    15.311    vga/pulse_reg
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  8.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.600     1.519    vga/clk_IBUF_BUFG
    SLICE_X89Y142        FDRE                                         r  vga/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141     1.660 f  vga/pulse_reg/Q
                         net (fo=2, routed)           0.168     1.829    vga/pulse
    SLICE_X89Y142        LUT1 (Prop_lut1_I0_O)        0.045     1.874 r  vga/pulse_i_1/O
                         net (fo=1, routed)           0.000     1.874    vga/p_0_in
    SLICE_X89Y142        FDRE                                         r  vga/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.871     2.037    vga/clk_IBUF_BUFG
    SLICE_X89Y142        FDRE                                         r  vga/pulse_reg/C
                         clock pessimism             -0.517     1.519    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.091     1.610    vga/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y142   vga/pulse_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y142   vga/pulse_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y142   vga/pulse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y142   vga/pulse_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y142   vga/pulse_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/vCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.427ns  (logic 4.463ns (42.805%)  route 5.964ns (57.195%))
  Logic Levels:           4  (FDRE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE                         0.000     0.000 r  vga/vCount_reg[4]/C
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  vga/vCount_reg[4]/Q
                         net (fo=5, routed)           0.989     1.467    vga/vCount_reg_n_0_[4]
    SLICE_X87Y145        LUT5 (Prop_lut5_I1_O)        0.296     1.763 r  vga/vsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.657     2.420    vga/vsync_OBUF_inst_i_2_n_0
    SLICE_X86Y145        LUT5 (Prop_lut5_I0_O)        0.124     2.544 r  vga/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.318     6.862    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    10.427 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.427    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.902ns  (logic 4.381ns (49.206%)  route 4.522ns (50.794%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE                         0.000     0.000 r  vga/hCount_reg[5]/C
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/hCount_reg[5]/Q
                         net (fo=9, routed)           1.188     1.644    vga/hCount_reg_n_0_[5]
    SLICE_X87Y146        LUT5 (Prop_lut5_I1_O)        0.152     1.796 r  vga/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.334     5.130    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.773     8.902 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.902    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/bright_reg_inv_lopt_replica_6/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.228ns  (logic 4.197ns (67.391%)  route 2.031ns (32.609%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE                         0.000     0.000 r  vga/bright_reg_inv_lopt_replica_6/C
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  vga/bright_reg_inv_lopt_replica_6/Q
                         net (fo=1, routed)           2.031     2.509    lopt_5
    B4                   OBUF (Prop_obuf_I_O)         3.719     6.228 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.228    red[1]
    B4                                                                r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/bright_reg_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.131ns  (logic 4.070ns (66.378%)  route 2.061ns (33.622%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE                         0.000     0.000 r  vga/bright_reg_inv/C
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/bright_reg_inv/Q
                         net (fo=1, routed)           2.061     2.579    green_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552     6.131 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.131    red[3]
    A4                                                                r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/bright_reg_inv_lopt_replica_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.994ns  (logic 4.072ns (67.931%)  route 1.922ns (32.069%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE                         0.000     0.000 r  vga/bright_reg_inv_lopt_replica_5/C
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/bright_reg_inv_lopt_replica_5/Q
                         net (fo=1, routed)           1.922     2.440    lopt_4
    A3                   OBUF (Prop_obuf_I_O)         3.554     5.994 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.994    red[0]
    A3                                                                r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/bright_reg_inv_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.908ns  (logic 4.056ns (68.653%)  route 1.852ns (31.347%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE                         0.000     0.000 r  vga/bright_reg_inv_lopt_replica/C
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/bright_reg_inv_lopt_replica/Q
                         net (fo=1, routed)           1.852     2.370    lopt
    C6                   OBUF (Prop_obuf_I_O)         3.538     5.908 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.908    green[0]
    C6                                                                r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/bright_reg_inv_lopt_replica_7/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.857ns  (logic 4.053ns (69.207%)  route 1.803ns (30.793%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE                         0.000     0.000 r  vga/bright_reg_inv_lopt_replica_7/C
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/bright_reg_inv_lopt_replica_7/Q
                         net (fo=1, routed)           1.803     2.321    lopt_6
    C5                   OBUF (Prop_obuf_I_O)         3.535     5.857 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.857    red[2]
    C5                                                                r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/bright_reg_inv_lopt_replica_4/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.735ns  (logic 4.064ns (70.875%)  route 1.670ns (29.125%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE                         0.000     0.000 r  vga/bright_reg_inv_lopt_replica_4/C
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/bright_reg_inv_lopt_replica_4/Q
                         net (fo=1, routed)           1.670     2.188    lopt_3
    A6                   OBUF (Prop_obuf_I_O)         3.546     5.735 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.735    green[3]
    A6                                                                r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/bright_reg_inv_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.590ns  (logic 4.064ns (72.709%)  route 1.526ns (27.291%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE                         0.000     0.000 r  vga/bright_reg_inv_lopt_replica_3/C
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/bright_reg_inv_lopt_replica_3/Q
                         net (fo=1, routed)           1.526     2.044    lopt_2
    B6                   OBUF (Prop_obuf_I_O)         3.546     5.590 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.590    green[2]
    B6                                                                r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/bright_reg_inv_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.588ns  (logic 4.063ns (72.700%)  route 1.526ns (27.300%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE                         0.000     0.000 r  vga/bright_reg_inv_lopt_replica_2/C
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/bright_reg_inv_lopt_replica_2/Q
                         net (fo=1, routed)           1.526     2.044    lopt_1
    A5                   OBUF (Prop_obuf_I_O)         3.545     5.588 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.588    green[1]
    A5                                                                r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/hCount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/hCount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y146        FDRE                         0.000     0.000 r  vga/hCount_reg[9]/C
    SLICE_X87Y146        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/hCount_reg[9]/Q
                         net (fo=5, routed)           0.178     0.319    vga/hCount_reg_n_0_[9]
    SLICE_X87Y146        LUT6 (Prop_lut6_I5_O)        0.045     0.364 r  vga/hCount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.364    vga/p_0_in__0[9]
    SLICE_X87Y146        FDRE                                         r  vga/hCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/hCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.738%)  route 0.181ns (49.262%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE                         0.000     0.000 r  vga/hCount_reg[0]/C
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/hCount_reg[0]/Q
                         net (fo=8, routed)           0.181     0.322    vga/hCount_reg_n_0_[0]
    SLICE_X89Y145        LUT6 (Prop_lut6_I2_O)        0.045     0.367 r  vga/hCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.367    vga/p_0_in__0[5]
    SLICE_X89Y145        FDRE                                         r  vga/hCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/vCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE                         0.000     0.000 r  vga/vCount_reg[5]/C
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/vCount_reg[5]/Q
                         net (fo=5, routed)           0.161     0.325    vga/vCount_reg_n_0_[5]
    SLICE_X84Y145        LUT6 (Prop_lut6_I5_O)        0.045     0.370 r  vga/vCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.370    vga/p_0_in__1[5]
    SLICE_X84Y145        FDRE                                         r  vga/vCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/hCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE                         0.000     0.000 r  vga/hCount_reg[0]/C
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/hCount_reg[0]/Q
                         net (fo=8, routed)           0.202     0.343    vga/hCount_reg_n_0_[0]
    SLICE_X89Y145        LUT2 (Prop_lut2_I0_O)        0.042     0.385 r  vga/hCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.385    vga/p_0_in__0[1]
    SLICE_X89Y145        FDRE                                         r  vga/hCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/hCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE                         0.000     0.000 r  vga/hCount_reg[0]/C
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vga/hCount_reg[0]/Q
                         net (fo=8, routed)           0.202     0.343    vga/hCount_reg_n_0_[0]
    SLICE_X89Y145        LUT1 (Prop_lut1_I0_O)        0.045     0.388 r  vga/hCount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.388    vga/p_0_in__0[0]
    SLICE_X89Y145        FDRE                                         r  vga/hCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/hCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.184ns (47.478%)  route 0.204ns (52.522%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE                         0.000     0.000 r  vga/hCount_reg[0]/C
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/hCount_reg[0]/Q
                         net (fo=8, routed)           0.204     0.345    vga/hCount_reg_n_0_[0]
    SLICE_X89Y145        LUT4 (Prop_lut4_I1_O)        0.043     0.388 r  vga/hCount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.388    vga/p_0_in__0[3]
    SLICE_X89Y145        FDRE                                         r  vga/hCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/hCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.747%)  route 0.204ns (52.253%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE                         0.000     0.000 r  vga/hCount_reg[0]/C
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/hCount_reg[0]/Q
                         net (fo=8, routed)           0.204     0.345    vga/hCount_reg_n_0_[0]
    SLICE_X89Y145        LUT3 (Prop_lut3_I1_O)        0.045     0.390 r  vga/hCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.390    vga/p_0_in__0[2]
    SLICE_X89Y145        FDRE                                         r  vga/hCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vCount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/vCount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.230ns (57.495%)  route 0.170ns (42.505%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE                         0.000     0.000 r  vga/vCount_reg[9]/C
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga/vCount_reg[9]/Q
                         net (fo=4, routed)           0.170     0.298    vga/vCount_reg_n_0_[9]
    SLICE_X87Y145        LUT5 (Prop_lut5_I4_O)        0.102     0.400 r  vga/vCount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.400    vga/p_0_in__1[9]
    SLICE_X87Y145        FDRE                                         r  vga/vCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/vCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE                         0.000     0.000 r  vga/vCount_reg[0]/C
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/vCount_reg[0]/Q
                         net (fo=8, routed)           0.199     0.363    vga/vCount_reg_n_0_[0]
    SLICE_X84Y145        LUT2 (Prop_lut2_I0_O)        0.043     0.406 r  vga/vCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.406    vga/p_0_in__1[1]
    SLICE_X84Y145        FDRE                                         r  vga/vCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/vCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE                         0.000     0.000 r  vga/vCount_reg[0]/C
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  vga/vCount_reg[0]/Q
                         net (fo=8, routed)           0.199     0.363    vga/vCount_reg_n_0_[0]
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.045     0.408 r  vga/vCount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.408    vga/p_0_in__1[0]
    SLICE_X84Y145        FDRE                                         r  vga/vCount_reg[0]/D
  -------------------------------------------------------------------    -------------------





