LeonardoSpectrum Level 3 - 2018a.2 (Release Production Release, compiled Nov  1 2018 at 10:14:57)
Copyright 1990-2018 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2018 Compuware Corporation

Session history will be logged to file '/home/ayman/Desktop/leospec.his'
--
-- Welcome to LeonardoSpectrum Level 3
-- Run Started On Wed Apr 17 22:02:11 EET 2019
--
Info, Working Directory is now '/home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/leonardoScritpts'
Info, History file moved to new working directory
Info, Log file moved to new working directory
Wrong #args. Usage set_working_dir <directory>
Reading library file `/home/ayman/mgc/LeonardoSpectrum/lib/tsmc035_typ.syn`...
Library version = 3.0 Release : Patch (a) : 09/13/04
Delays assume: Process=typical Temp= 27.0 C  Voltage=3.30 V  
Info: setting encoding to auto
Info, Working Directory is now '/home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/leonardoScritpts'
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/Mux2.vhd into library work
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Loading entity Mux2 into library work
-- Loading architecture Mux2Arch of Mux2 into library work
-- Reading vhdl file /home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/Reg.vhd into library work
-- Loading entity Reg into library work
-- Loading architecture RegArch of Reg into library work
-- Reading vhdl file /home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/RegWithLoad.vhd into library work
-- Loading entity RegWithLoad into library work
-- Loading architecture RegWithLoadArch of RegWithLoad into library work
-- Reading vhdl file /home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/FullSubtractor.vhd into library work
-- Searching for SYNOPSYS package STD_LOGIC_ARITH..
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/syn_arit.vhd for unit STD_LOGIC_ARITH
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package STD_LOGIC_UNSIGNED..
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/syn_unsi.vhd for unit STD_LOGIC_UNSIGNED
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Loading entity FullSubtractor into library work
-- Loading architecture Behavioral of FullSubtractor into library work
-- Reading vhdl file /home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/NBitSubtractor.vhd into library work
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading entity NBitSubtractor into library work
-- Loading architecture NBitSubtractorArch of NBitSubtractor into library work
-- Reading vhdl file /home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/DownCounterAsyncLoad.vhd into library work
-- Loading entity DownCounterAsyncLoad into library work
-- Loading architecture DownCounterAsyncLoadArch of DownCounterAsyncLoad into library work
"/home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/DownCounterAsyncLoad.vhd",line 20: Warning, signal outBorrow is never used.
-- Reading vhdl file /home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/Decompressor.vhd into library work
-- Loading entity Decompressor into library work
-- Loading architecture DecompressorArchitecture of Decompressor into library work
-- Compiling root entity Decompressor(DecompressorArchitecture)
-- Compiling entity DownCounterAsyncLoad_6(DownCounterAsyncLoadArch)
-- Compiling entity RegWithLoad_6(RegWithLoadArch)
-- Compiling entity NBitSubtractor_6(NBitSubtractorArch)
-- Compiling entity FullSubtractor(Behavioral)
-- Compiling entity Mux2_6(Mux2Arch)
-- Compiling entity Reg_8(RegArch)
-- Boundary optimization.
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.RegWithLoad_6.RegWithLoadArch
-- Start pre-optimization for design .work.FullSubtractor.Behavioral_unfold_1980
-- Start pre-optimization for design .work.FullSubtractor.Behavioral_unfold_2526
-- Start pre-optimization for design .work.FullSubtractor.Behavioral_unfold_2530
-- Start pre-optimization for design .work.NBitSubtractor_6.NBitSubtractorArch_unfold_3525
-- Start pre-optimization for design .work.Mux2_6.Mux2Arch
-- Start pre-optimization for design .work.DownCounterAsyncLoad_6.DownCounterAsyncLoadArch
-- Start pre-optimization for design .work.Reg_8.RegArch_unfold_1780
-- Start pre-optimization for design .work.Decompressor.DecompressorArchitecture
-- Start pre-optimization for design .work.RegWithLoad_6.RegWithLoadArch
-- Start pre-optimization for design .work.FullSubtractor.Behavioral_unfold_1980
-- Start pre-optimization for design .work.FullSubtractor.Behavioral_unfold_2526
-- Start pre-optimization for design .work.FullSubtractor.Behavioral_unfold_2530
-- Start pre-optimization for design .work.NBitSubtractor_6.NBitSubtractorArch_unfold_3525
-- Start pre-optimization for design .work.Mux2_6.Mux2Arch
-- Start pre-optimization for design .work.DownCounterAsyncLoad_6.DownCounterAsyncLoadArch
-- Start pre-optimization for design .work.Reg_8.RegArch_unfold_1780
-- Start pre-optimization for design .work.Decompressor.DecompressorArchitecture
-- Boundary optimization.
-- Start pre-optimization for design .work.RegWithLoad_6.RegWithLoadArch
-- Start pre-optimization for design .work.FullSubtractor.Behavioral_unfold_1980
-- Start pre-optimization for design .work.FullSubtractor.Behavioral_unfold_2526_0
-- Start pre-optimization for design .work.FullSubtractor.Behavioral_unfold_2530
-- Start pre-optimization for design .work.NBitSubtractor_6.NBitSubtractorArch_unfold_3525
-- Start pre-optimization for design .work.Mux2_6.Mux2Arch
-- Start pre-optimization for design .work.DownCounterAsyncLoad_6.DownCounterAsyncLoadArch
-- Start pre-optimization for design .work.Reg_8.RegArch_unfold_1780
-- Start pre-optimization for design .work.Decompressor.DecompressorArchitecture
-- Start pre-optimization for design .work.RegWithLoad_6.RegWithLoadArch
-- Start pre-optimization for design .work.FullSubtractor.Behavioral_unfold_1980
-- Start pre-optimization for design .work.FullSubtractor.Behavioral_unfold_2526_0
-- Start pre-optimization for design .work.FullSubtractor.Behavioral_unfold_2530
-- Start pre-optimization for design .work.NBitSubtractor_6.NBitSubtractorArch_unfold_3525
-- Start pre-optimization for design .work.Mux2_6.Mux2Arch
-- Start pre-optimization for design .work.DownCounterAsyncLoad_6.DownCounterAsyncLoadArch
-- Start pre-optimization for design .work.Reg_8.RegArch_unfold_1780
-- Start pre-optimization for design .work.Decompressor.DecompressorArchitecture
Info, Instances dissolved by autodissolve in View .work.NBitSubtractor_6.NBitSubtractorArch_unfold_3525
"/home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/NBitSubtractor.vhd", line 20: f0 (FullSubtractor)
"/home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/NBitSubtractor.vhd", line 23: loop1_1_fx (FullSubtractor)
"/home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/NBitSubtractor.vhd", line 23: loop1_2_fx (FullSubtractor)
"/home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/NBitSubtractor.vhd", line 23: loop1_3_fx (FullSubtractor)
"/home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/NBitSubtractor.vhd", line 23: loop1_4_fx (FullSubtractor)
"/home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/NBitSubtractor.vhd", line 23: loop1_5_fx (FullSubtractor)
Info, Instances dissolved by autodissolve in View .work.DownCounterAsyncLoad_6.DownCounterAsyncLoadArch
"/home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/DownCounterAsyncLoad.vhd", line 25: counterReg (RegWithLoad_6)
"/home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/DownCounterAsyncLoad.vhd", line 26: nextCount (NBitSubtractor_6)
"/home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/DownCounterAsyncLoad.vhd", line 27: muxloadOrCurrent (Mux2_6)
Info, Instances dissolved by autodissolve in View .work.Decompressor.DecompressorArchitecture
"/home/ayman/Desktop/project/CNN_Accelerator-IO/CNN_Accelerator-IO/IO/Decompressor.vhd", line 24: MyReg (Reg_8)
->set wire_table "" 
Info: setting wire_table to 
NO wire table is found
-- Optimizing netlist .work.DownCounterAsyncLoad_6.DownCounterAsyncLoadArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.Decompressor.DecompressorArchitecture
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Final Design Rule Check..
-- Start timing optimization for design .work.DownCounterAsyncLoad_6.DownCounterAsyncLoadArch
Starting Timing Characterization...
Starting Timing Analysis...
NO wire table is found
Timing analysis done, time = 0 CPU secs.
Timing characterization done, time = 0 CPU secs.
NO wire table is found
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format Verilog Decompressor.v
-- Writing file Decompressor.v
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format SDF Decompressor.sdf
-- Writing file Decompressor.sdf
NO wire table is found
Info, Command 'auto_write' finished successfully
Info: setting novendor_constraint_file to FALSE
FALSE
AutoWrite args are : -format VHDL Decompressor.vhd
-- Writing file Decompressor.vhd
Info, Command 'auto_write' finished successfully
