#!/usr/local/bin/perl
#****************************************************************************************************   
#-----------------Copyright (c) 2016 C-L-G.FPGA1988.Roger Wang. All rights reserved------------------
#
#                   --              It to be define                --
#                   --                    ...                      --
#                   --                    ...                      --
#                   --                    ...                      --
#**************************************************************************************************** 
#File Information
#**************************************************************************************************** 
#File Name      : cklog 
#Project Name   : scripts
#Description    : The simulation script for nc-verilog : environment and parameter.
#Github Address : https://github.com/C-L-G/scripts/script_header.txt
#License        : CPL
#**************************************************************************************************** 
#Version Information
#**************************************************************************************************** 
#Create Date    : 01-07-2016 17:00(1th Fri,July,2016)
#First Author   : Roger Wang
#Modify Date    : 03-07-2016 14:20(1th Sun,July,2016)
#Last Author    : Roger Wang
#Version Number : 001   
#Last Commit    : 03-07-2016 14:30(1th Sun,July,2016)
#**************************************************************************************************** 
#Revison History
#**************************************************************************************************** 
#27.07.2016 - Roger Wang - Add the nolib argument.
#03.07.2016 - Roger Wang - Add the File information and the version info.
#02.07.2016 - Roger Wang - The initial version.
#---------------------------------------------------------------------------------------------------- 

#****************************************************************************************************
#1. The package use
#****************************************************************************************************

use strict;
use File::Find;
use utf8;

#****************************************************************************************************
#2. The Argument Get 
#****************************************************************************************************

#----------------------------------------------------------------------------------------------------
#2.1 The argument initial
#----------------------------------------------------------------------------------------------------
	my $root = 'D:\Project\...\src\asic\rtl';
	print "current directory = $root.\n";
	chdir $root;
	open INC,"> prj_vh" or die "open file fail.\n";
	
#---------------------------------------------------------------------------------------------------- 
#2.2 File check and open
#----------------------------------------------------------------------------------------------------

	my ($size,$dircnt,$filecnt,$filename) = (0,0,0,"");
	
	sub process {
		my $file = $File::Find::name;
		if(-d $file){
			$dircnt++;
		}
		else{
			if($file =~m/\.v$/){
				printf INC "\<file xil_pn:name=\"../src_asic/rtl/$file\" xil_pn:type=\"FILE_VERILOG\"\>\n";
				...
				#printf INC "`include \"$file\"\n";
			}
			$filecnt++;
			#$size += -s $file;
		
		}
	}
	find(\&process,'.');
	print "$ilecnt files,$fircnt directory.$size bytes.\n";
















































































