#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb 22 21:49:52 2022
# Process ID: 2898577
# Current directory: /home/nm/mmwave-fpga-streamer/src/vhdl
# Command line: vivado
# Log file: /home/nm/mmwave-fpga-streamer/src/vhdl/vivado.log
# Journal file: /home/nm/mmwave-fpga-streamer/src/vhdl/vivado.jou
#-----------------------------------------------------------
start_gui
create_project mmwave_streamer /home/nm/mmwave-fpga-streamer/src/vhdl/mmwave_streamer -part xczu3eg-sbva484-1-i
set_property board_part avnet.com:ultra96v2:part0:1.2 [current_project]
add_files -norecurse {/home/nm/mmwave-fpga-streamer/src/vhdl/data_parser.vhd /home/nm/mmwave-fpga-streamer/src/vhdl/NOT_gate.vhd /home/nm/mmwave-fpga-streamer/src/vhdl/points_RAM.vhd /home/nm/mmwave-fpga-streamer/src/vhdl/AND_gate.vhd /home/nm/mmwave-fpga-streamer/src/vhdl/uart_RX.vhd}
import_files -force -norecurse
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference NOT_gate NOT_gate_0
create_bd_cell -type module -reference points_RAM points_RAM_0
create_bd_cell -type module -reference points_RAM points_RAM_1
delete_bd_objs [get_bd_cells points_RAM_1]
create_bd_cell -type module -reference data_parser data_parser_0
create_bd_cell -type module -reference AND_gate AND_gate_0
create_bd_cell -type module -reference UART_RX UART_RX_0
set_property location {1 102 -152} [get_bd_cells NOT_gate_0]
startgroup
make_bd_pins_external  [get_bd_pins NOT_gate_0/i_in]
endgroup
set_property  ip_repo_paths  /home/nm/mmwave-fpga-streamer [current_project]
update_ip_catalog
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:mmWaveStreamer:1.0 mmWaveStreamer_0
endgroup
startgroup
make_bd_pins_external  [get_bd_pins mmWaveStreamer_0/stream_out_V_TREADY]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins UART_RX_0/i_Clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins UART_RX_0/i_RX_Serial]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins points_RAM_0/o_data_out]
endgroup
connect_bd_net [get_bd_ports i_Clk_0] [get_bd_pins points_RAM_0/i_Clk]
connect_bd_net [get_bd_ports i_Clk_0] [get_bd_pins mmWaveStreamer_0/ap_clk]
connect_bd_net [get_bd_ports i_Clk_0] [get_bd_pins data_parser_0/i_Clk]
connect_bd_net [get_bd_ports i_in_0] [get_bd_pins mmWaveStreamer_0/ap_rst_n]
connect_bd_net [get_bd_pins data_parser_0/i_Rst] [get_bd_pins NOT_gate_0/o_out]
connect_bd_net [get_bd_pins points_RAM_0/i_Rst] [get_bd_pins NOT_gate_0/o_out]
connect_bd_net [get_bd_pins UART_RX_0/o_RX_DV] [get_bd_pins data_parser_0/i_Ena]
connect_bd_net [get_bd_pins UART_RX_0/o_RX_Byte] [get_bd_pins data_parser_0/i_RX_Byte]
connect_bd_net [get_bd_pins mmWaveStreamer_0/ap_idle] [get_bd_pins AND_gate_0/i_b]
connect_bd_net [get_bd_ports stream_out_V_TREADY_0] [get_bd_pins AND_gate_0/i_a]
connect_bd_net [get_bd_pins AND_gate_0/o_out] [get_bd_pins mmWaveStreamer_0/ap_start]
delete_bd_objs [get_bd_nets points_RAM_0_o_data_out] [get_bd_ports o_data_out_0]
connect_bd_net [get_bd_pins points_RAM_0/o_data_out] [get_bd_pins mmWaveStreamer_0/points_in_q0]
connect_bd_net [get_bd_pins mmWaveStreamer_0/points_in_address0] [get_bd_pins points_RAM_0/i_point_addr]
connect_bd_net [get_bd_pins data_parser_0/o_data_out] [get_bd_pins points_RAM_0/i_data_in]
connect_bd_net [get_bd_pins data_parser_0/o_set_and_rdy] [get_bd_pins points_RAM_0/i_set_and_rdy]
connect_bd_net [get_bd_pins mmWaveStreamer_0/points_in_ce0] [get_bd_pins points_RAM_0/i_ce_dummy]
connect_bd_net [get_bd_pins points_RAM_0/i_idle] [get_bd_pins mmWaveStreamer_0/ap_idle]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins mmWaveStreamer_0/stream_out_V]
endgroup
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
ipx::package_project -root_dir /home/nm/mmwave-fpga-streamer/src/vhdl/ip -vendor user.org -library user -taxonomy /UserIP -module design_1 -import_files
set_property core_revision 2 [ipx::find_open_core DIII:DIII:design_1:1.0]
ipx::create_xgui_files [ipx::find_open_core DIII:DIII:design_1:1.0]
ipx::update_checksums [ipx::find_open_core DIII:DIII:design_1:1.0]
ipx::check_integrity [ipx::find_open_core DIII:DIII:design_1:1.0]
ipx::save_core [ipx::find_open_core DIII:DIII:design_1:1.0]
update_ip_catalog -rebuild -repo_path /home/nm/mmwave-fpga-streamer
ipx::check_integrity -quiet [ipx::find_open_core DIII:DIII:design_1:1.0]
ipx::archive_core /home/nm/mmwave-fpga-streamer/src/vhdl/ip/DIII_DIII_design_1_1.0.zip [ipx::find_open_core DIII:DIII:design_1:1.0]
