{"Source Block": ["hdl/library/util_do_ram/util_do_ram.v@106:123@HdlStmProcess", "reg   [DST_ADDRESS_WIDTH-1:0] rd_length = 'h0;\nreg   [DST_ADDRESS_WIDTH-1:0] rd_addr = 'h0;\nreg  rd_pending = 1'b0;\n\n\nalways @(posedge s_axis_aclk) begin\n  if (~s_axis_aresetn)\n    wr_request_ready <= 1'b1;\n  else if (wr_request_valid)\n    wr_request_ready <= 1'b0;\n  else if (wr_response_eot)\n    wr_request_ready <= 1'b1;\nend\n\nalways @(posedge s_axis_aclk) begin\n  if (wr_request_valid & wr_request_ready)\n    wr_length <= wr_request_length[LENGTH_WIDTH-1:SRC_ADDR_ALIGN];\n  end\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[111, "always @(posedge s_axis_aclk) begin\n"], [112, "  if (~s_axis_aresetn)\n"], [113, "    wr_request_ready <= 1'b1;\n"], [114, "  else if (wr_request_valid)\n"], [115, "    wr_request_ready <= 1'b0;\n"], [116, "  else if (wr_response_eot)\n"], [117, "    wr_request_ready <= 1'b1;\n"], [118, "end\n"]], "Add": []}}