# ğŸš€ 5-Stage Pipelined RISC-V Core

## ğŸ“‹ 1. Overview

ğŸ¯ This project is a complete implementation of a 32-bit RISC-V processor written in Verilog. It features a classic 5-stage pipeline architecture (Fetch, Decode, Execute, Memory, Write-Back) designed to execute a subset of the RISC-V instruction set. The core is capable of running C code compiled using a standard RISC-V GCC toolchain.

ğŸ’¡ The design prioritizes correctness and clarity, with a full implementation of hazard detection and data forwarding to maximize pipeline efficiency and handle data dependencies correctly.

## âš¡ 2. Core Features

ğŸ”§ The processor implements the following architectural features:

*   **ğŸ“œ ISA Support**: RV32IMC
    *   **I**: Base Integer Instruction Set
    *   **M**: Hardware Multiplier and Divider Extension
    *   **C**: Compressed Instruction Set Extension for reduced code size

*   **ğŸ—ï¸ 5-Stage Classic Pipeline**:
    1.  **IF**: Instruction Fetch
    2.  **ID**: Instruction Decode & Register Fetch
    3.  **EX**: Execute / Address Calculation
    4.  **MEM**: Memory Access
    5.  **WB**: Write-Back

*   **ğŸ”„ Advanced Hazard Handling**:
    *   **Full Data Forwarding**: Resolves Read-After-Write (RAW) data hazards by forwarding results from the EX and MEM stages directly to the ALU, minimizing stalls.
    *   **Load-Use Hazard Detection**: A dedicated hazard detection unit stalls the pipeline for one cycle when an instruction depends on the result of an immediately preceding `lw` instruction.

*   **ğŸ¯ Optimized Control Hazard Handling**:
    *   Branch decisions are resolved early in the **Decode (ID) stage** rather than the Execute stage.
    *   This reduces the penalty for a taken branch to a **single-cycle flush**, improving performance.

*   **ğŸ“¦ Compressed Instruction Support**: Includes a decompressor module to fully support the 'C' extension, reducing code size by 25-30%.

## ğŸ›ï¸ 3. Architecture

ğŸ”© The processor follows a standard 5-stage pipeline design. Key components include the Control Unit, Register File, ALU, pipeline registers, and hazard management units.

## ğŸ› ï¸ 4. Toolchain & Simulation

âš™ï¸ This project uses a combination of a RISC-V GCC toolchain to generate machine code from C and Icarus Verilog to simulate the processor's execution.

### ğŸ“‹ Prerequisites

*   **ğŸ”§ RISC-V GCC Toolchain**: `riscv64-unknown-elf-gcc` and associated tools (`objdump`).
*   **ğŸ”¬ Verilog Simulator**: `iverilog` (Icarus Verilog) and `vvp`.
*   **ğŸ—ï¸ Build Tool**: `make`.

## ğŸš€ 5. How to Use

ğŸ”„ The entire build and simulation process is automated using the provided Makefile.

### ğŸ“ Step 1: Write a C Program

Write your desired C code in the `tst.c` file. The program should return its final result from the `main` function, which will then be available in the `a0` (`x10`) register upon completion.

```c
// Example: tst.c
int main() {
    int a = 1;
    int b = 0;
    for (a = 1; a <= 4; a++) {
        b = b + a;
    }
    return b; // Final result will be 10
}
```

### ğŸ—ï¸ Step 2: Build the Machine Code

Run theÂ makeÂ command to compile your C code (tst.c) into a hexadecimal machine code file (instr\_mem.hex) that the processor can read.

```bash
make
```

This command will:

*   CompileÂ `tst.c`Â andÂ `crt0.S`Â into object files.
    
*   Link them usingÂ `link.ld`Â to create a finalÂ `tst.elf`Â executable.
    
*   Disassemble the executable intoÂ `disasm.txt`Â for inspection.
    
*   Extract the pure machine code intoÂ `instr_mem.hex`.
    

### ğŸ® Step 3: Run the Simulation

Use theÂ runÂ target in the Makefile to simulate the processor executing your code.

```bash
make run
```

This command will:

*   EnsureÂ `instr_mem.hex`Â is up to date.
    
*   Compile allÂ `.v`Â files usingÂ iverilog.
    
*   Execute the simulation usingÂ `vvp`, which will display the state of the registers at each clock cycle.
    

### ğŸ§¹ Step 4: Clean Up

To remove all generated files (object files, executables, hex files, and simulation outputs), use theÂ cleanÂ target. Also, in case if running `make` gives an error like `nothing to make`, run the following command: -

```bash
make clean
```

ğŸ“ 6. Project Structure
-----------------------

```text

ğŸ“¦ Project Files:
â”œâ”€â”€ ğŸ  Top_Module.v              # The top-level module that connects all processor components
â”œâ”€â”€ ğŸ›ï¸ Control_Unit.v            # Decodes instructions and generates control signals
â”œâ”€â”€ â• ALU.v                     # Performs arithmetic and logical operations
â”œâ”€â”€ ğŸ’¾ Register.v                # The 32-entry RISC-V register file
â”œâ”€â”€ ğŸ”„ Forwarding_Block.v        # Implements data forwarding logic
â”œâ”€â”€ âš ï¸ Hazard_Detection.v        # Stalls the pipeline for load-use hazards
â”œâ”€â”€ ğŸ”Œ *.v                       # Other Verilog modules for various components (memory, muxes, etc.)
â”œâ”€â”€ ğŸ“„ tst.c                     # The C source code to be compiled and run on the processor
â”œâ”€â”€ ğŸ”§ crt0.S                    # Bare-metal startup code
â”œâ”€â”€ ğŸ”— link.ld                   # Linker script defining the memory map
â”œâ”€â”€ ğŸ—ï¸ Makefile                  # Automates the build and simulation process
â””â”€â”€ ğŸ§ª Testbench.v               # The Verilog testbench for simulating the processor   `
```
**ğŸ‘¨â€ğŸ’» Author:**Â Ansh Srivastav
