Warning: bus naming style '' is not valid. (UCN-32)
set design_name "execute"  ;  # Name of the design
execute
# CONFIGURATION
# ==========================================================================
set TOOL_NAME "ICC"
ICC
# directory where tcl src is located 
set SCRIPTS_DIR "../../src/apr"
../../src/apr
# Configure design, libraries
# ==========================================================================
source ${SCRIPTS_DIR}/setup_nangate.tcl -echo
set results "results"
set reports "reports"
file mkdir ./$results
file mkdir ./$reports
# Project and design
# ==========================================================================
set CORNER "LOW"
# ICC runtime 
# ==========================================================================
# Silence the unholy number of warnings that are known to be harmless
#suppress_message "DPI-025"
#suppress_message "PSYN-485"
# Library setup
# ==========================================================================
set DESIGN_MW_LIB_NAME "design_lib"
# Logic libraries
set ADK_PATH [getenv "ADK_PATH"]
set TARGETCELLLIB_PATH "$ADK_PATH"
set ADDITIONAL_SEARCH_PATHS [list \
                                 "$TARGETCELLLIB_PATH"
                                ]
set TARGET_LIBS [list \
                     "stdcells-wc.db" \
                         "stdcells-bc.db" \
                    ]
#Used by sdc 
set ADDITIONAL_TARGET_LIBS {}
# RAM_16B_512.db}
set ADDITIONAL_SYMBOL_LIBS {}
set SYMBOL_LIB "stdcells.db"
set SYNOPSYS_SYNTHETIC_LIB "dw_foundation.sldb"
# Reference libraries
set MW_REFERENCE_LIBS "$ADK_PATH/stdcells.mwlib"
set MW_ADDITIONAL_REFERENCE_LIBS {}
# ./RAM_16B_512}
# # Worst case library
set LIB_WC_FILE   "stdcells-wc.db"
set LIB_WC_NAME   $LIB_WC_FILE:NangateOpenCellLibrary
# # Best case library
set LIB_BC_FILE   "stdcells-bc.db"
set LIB_BC_NAME   $LIB_BC_FILE:NangateOpenCellLibrary
# # Operating conditions
set LIB_WC_OPCON  "slow"
set LIB_BC_OPCON  "fast"
# Technology files
set MW_TECHFILE_PATH "$ADK_PATH"
set MW_TECHFILE "rtk-tech.tf"
# POWER NETWORK CONFIG
# ==========================================================================
set MESH_FILE "mesh.tpl"
set MESH_NAME "core_mesh"
#set CUSTOM_POWER_PLAN_SCRIPT "macro_power.tcl"
# FUNCTIONAL CONFIG
# ==========================================================================
set_route_zrt_common_options -global_max_layer_mode hard
if {$TOOL_NAME == "ICC"} {
    # Zroute and the common router do not respect macro blockage layers by default
    set_route_zrt_common_options \
        -read_user_metal_blockage_layer "true" \
        -wide_macro_pin_as_fat_wire "true"
}
set FILL_CELLS {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1}
set TAP_CELLS {WELLTAP_X1}
set TIE_CELLS {LOGIC0_X1 LOGIC1_X1}
set ANTENNA_CELLS {ANTENNA_X1}
# RESULT GENERATION AND REPORTING
# ==========================================================================
set reports "reports" ; # Directory for reports
set results "results" ; # For generated design files
source ${SCRIPTS_DIR}/common_procs.tcl
source ${SCRIPTS_DIR}/library.tcl -echo
# SPECIFY LIBRARIES
# ==========================================================================
# Set library search path
set_app_var search_path [concat $search_path $ADDITIONAL_SEARCH_PATHS]
# Set the target libraries
set_app_var target_library "$TARGET_LIBS $ADDITIONAL_TARGET_LIBS"
# Set symbol library, link path, and link libs
set_app_var symbol_library "$SYMBOL_LIB"
if {[llength $ADDITIONAL_SYMBOL_LIBS] > 0} {
   set_app_var symbol_library "$symbol_library $ADDITIONAL_SYMBOL_LIBS"
} 
# Set symbol library, link path, and link libs
set_app_var link_path [list "*" $TARGET_LIBS]
set_app_var link_library "* $TARGET_LIBS $SYNOPSYS_SYNTHETIC_LIB"
if {[llength $ADDITIONAL_TARGET_LIBS] > 0} {
   set_app_var target_library "$target_library $ADDITIONAL_TARGET_LIBS"
   set_app_var link_path "$link_path $ADDITIONAL_TARGET_LIBS"
   set_app_var link_library "$link_library $ADDITIONAL_TARGET_LIBS"
}
# Set up tlu_plus files (for virtual route and post route extraction)
#set_tlu_plus_files \
#  -max_tluplus $MW_TLUPLUS_PATH/$MAX_TLUPLUS_FILE \
#  -min_tluplus $MW_TLUPLUS_PATH/$MIN_TLUPLUS_FILE \
#  -tech2itf_map $MW_TLUPLUS_PATH/$TECH2ITF_MAP_FILE
# Create a MW design lib and attach the reference lib and techfiles
if {[file isdirectory $DESIGN_MW_LIB_NAME]} {
  file delete -force $DESIGN_MW_LIB_NAME
}
if {[llength $MW_ADDITIONAL_REFERENCE_LIBS] > 0} {
  set ref_libs [list $MW_REFERENCE_LIBS $MW_ADDITIONAL_REFERENCE_LIBS] 
} else {
  set ref_libs [list $MW_REFERENCE_LIBS] 
}
extend_mw_layers
create_mw_lib $DESIGN_MW_LIB_NAME \
  -technology $MW_TECHFILE_PATH/$MW_TECHFILE \
  -mw_reference_library $ref_libs 
Start to load technology file /homes/gbeatty3/ee478/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/rtk-tech.tf.
Warning: Layer 'metal1' is missing the attribute 'minArea'. (line 106) (TFCHK-012)
Warning: Layer 'metal2' is missing the attribute 'minArea'. (line 165) (TFCHK-012)
Warning: Layer 'metal3' is missing the attribute 'minArea'. (line 224) (TFCHK-012)
Warning: Layer 'metal4' is missing the attribute 'minArea'. (line 282) (TFCHK-012)
Warning: Layer 'metal5' is missing the attribute 'minArea'. (line 340) (TFCHK-012)
Warning: Layer 'metal6' is missing the attribute 'minArea'. (line 398) (TFCHK-012)
Warning: Layer 'metal7' is missing the attribute 'minArea'. (line 455) (TFCHK-012)
Warning: Layer 'metal8' is missing the attribute 'minArea'. (line 512) (TFCHK-012)
Warning: Layer 'metal9' is missing the attribute 'minArea'. (line 568) (TFCHK-012)
Warning: Layer 'metal10' is missing the attribute 'minArea'. (line 624) (TFCHK-012)
Warning: Cut layer 'via1' has a non-cross primary default ContactCode 'via1_4'. (line 642) (TFCHK-092)
Warning: Cut layer 'via2' has a non-cross primary default ContactCode 'via2_8'. (line 732) (TFCHK-092)
Warning: ContactCode 'via4_0' has undefined or zero enclosures. (line 858). (TFCHK-073)
Warning: ContactCode 'via5_0' has undefined or zero enclosures. (line 876). (TFCHK-073)
Warning: ContactCode 'via7_0' has undefined or zero enclosures. (line 912). (TFCHK-073)
Warning: ContactCode 'via9_0' has undefined or zero enclosures. (line 948). (TFCHK-073)
Warning: ContactCode 'Via4Array-0' has undefined or zero enclosures. (line 1366). (TFCHK-073)
Warning: ContactCode 'Via5Array-0' has undefined or zero enclosures. (line 1385). (TFCHK-073)
Warning: ContactCode 'Via7Array-0' has undefined or zero enclosures. (line 1423). (TFCHK-073)
Warning: ContactCode 'Via9Array-0' has undefined or zero enclosures. (line 1461). (TFCHK-073)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1470) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1479) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1488) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1497) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1506) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1515) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1524) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1533) (TFCHK-014)
Warning: Layer 'metal1' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.17. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 0.19 that does not match the recommended wire-to-via pitch 0.175. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.175. (TFCHK-049)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /homes/gbeatty3/ee478/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/rtk-tech.tf has been loaded successfully.
open_mw_lib $DESIGN_MW_LIB_NAME
{design_lib}
# READ DESIGN
# ==========================================================================
# Read in the verilog, uniquify and save the CEL view.
import_designs $design_name.syn.v -format verilog -top $design_name
Loading db file '/homes/gbeatty3/ee478/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells-wc.db'
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)
Type of creating bus for undefined cells : 0

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:00, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:01, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'execute.CEL' now...
Total number of cell instances: 1671
Total number of nets: 1819
Total number of ports: 252 (include 0 PG ports)
Total number of hierarchical cell instances: 2

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
1
link
1
# TIMING CONSTRAINTS
# ==========================================================================
read_sdc ./$design_name.syn.sdc
Loading db file '/homes/gbeatty3/ee478/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells-bc.db'
Loading db file '/home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb'
Loading db file '/home/lab.apps/vlsiapps_new/icc/current/libraries/syn/gtech.db'
Loading db file '/home/lab.apps/vlsiapps_new/icc/current/libraries/syn/standard.sldb'
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)

  Linking design 'execute'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               execute.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

 Info: hierarchy_separator was changed to /

Reading SDC version 2.1...
Warning: SDC version in file (1.7) does not match the version you requested
        from read_sdc (2.1).  Some constraints and options may not function. (SDC-2)
Warning: SDC version in file (1.7) does not match the version you requested
        from read_sdc (2.1).  Some constraints and options may not function. (SDC-2)
Using operating conditions 'slow' found in library 'NangateOpenCellLibrary'.
Using operating conditions 'fast' found in library 'NangateOpenCellLibrary'.
Current design is 'execute'.
Current design is 'execute'.
 Info: hierarchy_separator was changed to /
1
check_timing
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
# FLOORPLAN CREATION
# =========================================================================
# Create core shape and pin placement
source ${SCRIPTS_DIR}/floorplan.tcl -echo
# ==========================================================================
# GENERAL ROUTING PARAMETERS
# ==========================================================================
# Set Min/Max Routing Layers and routing directions
#Then, once routing layer preferences have been established, place pins.
# set_fp_pin_constraints -hard_constraints {layer location} -block_level -use_physical_constraints on
#  set_pin_physical_constraints [all_inputs] \
#                   -side 1 \
#                   -width 0.1 \
#                   -depth 0.1 \
#                   -layers {metal2}
#  set_pin_physical_constraints [all_outputs] \
#                   -side 3 \
#                   -width 0.1 \
#                   -depth 0.1 \
#                   -layers {metal2}
#set_physical_constraints [all_inputs] \
 #                   -side 1 \
 #                   -width 0.1 \
#                    -depth 0.1 \
#                    -layers {metal2,metal4}
#set_physical_constraints [all_outputs] \
#                    -side 3 \
#                    -width 0.1 \
#                    -depth 0.1 \
 #                   -layers {metal2,metal4}
derive_pg_connection -power_net VDD -power_pin VDD -ground_net VSS -ground_pin VSS
Information: connected 1671 power ports and 1671 ground ports
derive_pg_connection
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)

  Linking design 'execute'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               execute.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb


Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Other power nets:                 1671/1671
Unconnected power pins:           0/0

Other ground nets:                1671/1671
Unconnected ground pins:          0/0
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
if {[file isfile pin_placement.txt]} {
    exec python3 $SCRIPTS_DIR/gen_pin_placement.py -t pin_placement.txt -o pin_placement.tcl
    }
if {[file isfile pin_placement.tcl]} {
    # Fix the pin metal layer change problem
    set_fp_pin_constraints -hard_constraints {layer location} -block_level -use_physical_constraints on
    source pin_placement.tcl -echo
}
set_pin_physical_constraints -pin_name {Clock} -layers {metal3} -width 0.1 -depth 0.1 -side 2 -offset 15.95
Warning: Cell execute does not have a port named {Clock} (PDC-001)
set_pin_physical_constraints -pin_name {Reset} -layers {metal3} -width 0.1 -depth 0.1 -side 2 -offset 17.35
Warning: Cell execute does not have a port named {Reset} (PDC-001)
set_pin_physical_constraints -pin_name {A} -layers {metal4} -width 0.1 -depth 0.1 -side 1 -offset 15.96
Warning: Cell execute does not have a port named {A} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {B} -layers {metal4} -width 0.1 -depth 0.1 -side 1 -offset 17.36
Warning: Cell execute does not have a port named {B} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {Output1} -layers {metal4} -width 0.1 -depth 0.1 -side 3 -offset 15.96
Warning: Cell execute does not have a port named {Output1} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {Output2} -layers {metal4} -width 0.1 -depth 0.1 -side 3 -offset 17.36
Warning: Cell execute does not have a port named {Output2} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {Status[2]} -layers {metal3} -width 0.1 -depth 0.1 -side 4 -offset 15.95
Warning: Cell execute does not have a port named {Status[2]} (PDC-001)
set_pin_physical_constraints -pin_name {Status[1]} -layers {metal3} -width 0.1 -depth 0.1 -side 4 -offset 17.35
Warning: Cell execute does not have a port named {Status[1]} (PDC-001)
set_pin_physical_constraints -pin_name {Status[0]} -layers {metal3} -width 0.1 -depth 0.1 -side 4 -offset 18.75
Warning: Cell execute does not have a port named {Status[0]} (PDC-001)
#### SET FLOORPLAN VARIABLES ######
set CELL_HEIGHT 1.4
set CORE_WIDTH_IN_CELL_HEIGHTS  100
set CORE_HEIGHT_IN_CELL_HEIGHTS 100
set POWER_RING_CHANNEL_WIDTH [expr 10*$CELL_HEIGHT]
set CORE_WIDTH  [expr $CORE_WIDTH_IN_CELL_HEIGHTS * $CELL_HEIGHT]
set CORE_HEIGHT [expr $CORE_HEIGHT_IN_CELL_HEIGHTS * $CELL_HEIGHT]
create_floorplan -control_type width_and_height \
                 -core_width  $CORE_WIDTH \
                 -core_height $CORE_HEIGHT \
                 -core_aspect_ratio 1.50 \
                 -left_io2core $POWER_RING_CHANNEL_WIDTH \
                 -right_io2core $POWER_RING_CHANNEL_WIDTH \
                 -top_io2core $POWER_RING_CHANNEL_WIDTH \
                 -bottom_io2core $POWER_RING_CHANNEL_WIDTH \
                 -flip_first_row
9 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Core aspect ratio adjusted to 1.001
Core Utilization adjusted to 0.105
Start to create wire tracks ...
GRC reference (25200,25200), dimensions (2800, 2800)
Number of terminals created: 252.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name      Original Ports
execute              252
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Width & Height
        Core Utilization = 0.105
        Number Of Rows = 100
        Core Width = 139.84
        Core Height = 140
        Aspect Ratio = 1.001
        Double Back ON
        Flip First Row = YES
        Start From First Row = NO
Planner run through successfully.
# Power straps are not created on the very top and bottom edges of the core, so to
# prevent cells (especially filler) from being placed there, later to create LVS
# errors, remove all the rows and then re-add them with offsets
cut_row -all
add_row \
   -within [get_attribute [get_core_area] bbox] \
   -top_offset $CELL_HEIGHT \
   -bottom_offset $CELL_HEIGHT
Info: created 98 rows.
#-flip_first_row \

### ADD STUFF HERE FOR THE MACRO PLACEMENT.
##### PLACING YOUR RAM AND DERIVING CELL INFO######
#  set RAM_16B_512 "IMEM"
#  # Get height and width of RAM
#  set RAM_16B_512_HEIGHT [get_attribute $RAM_16B_512 height]
#  set RAM_16B_512_WIDTH  [get_attribute $RAM_16B_512 width] 
#  # Set Origin of RAM
#  set IRAM_16B_512_LLX [expr 30*$CELL_HEIGHT - 45]
#  set IRAM_16B_512_LLY [expr 30*$CELL_HEIGHT - 45]
#  # Derive URX and URY corner for placement blockage. "Width" and "Height" are along wrong axes because we rotated the RAM.
#  set IRAM_16B_512_URX [expr $IRAM_16B_512_LLX + $RAM_16B_512_HEIGHT]
#  set IRAM_16B_512_URY [expr $IRAM_16B_512_LLY + $RAM_16B_512_WIDTH]
#  set GUARD_SPACING [expr 2*$CELL_HEIGHT]
#  set_attribute $RAM_16B_512 orientation "E"
#  set_cell_location \
#     -coordinates [list [expr $IRAM_16B_512_LLX ] [expr $IRAM_16B_512_LLY]] \
#     -fixed \
#     $RAM_16B_512
#  # Create blockage for filler-cell placement. 
#  create_placement_blockage \
#     -bbox [list [expr $IRAM_16B_512_LLX - $GUARD_SPACING] [expr $IRAM_16B_512_LLY - $GUARD_SPACING] \
#                 [expr $IRAM_16B_512_URX + $GUARD_SPACING] [expr $IRAM_16B_512_URY + $GUARD_SPACING]] \
#     -type hard
# #### ADD STUFF HERE FOR THE MACRO PLACEMENT.
# ###### PLACING YOUR RAM AND DERIVING CELL INFO######
#  set RAM_16B_512 "DMEM"
#  # Get height and width of RAM
#  set RAM_16B_512_HEIGHT [get_attribute $RAM_16B_512 height]
#  set RAM_16B_512_WIDTH  [get_attribute $RAM_16B_512 width] 
#  # Set Origin of RAM
#  set DRAM_16B_512_LLX [expr 30*$CELL_HEIGHT + 45]
#  set DRAM_16B_512_LLY [expr 30*$CELL_HEIGHT + 45]
#  # Derive URX and URY corner for placement blockage. "Width" and "Height" are along wrong axes because we rotated the RAM.
#  set DRAM_16B_512_URX [expr $DRAM_16B_512_LLX + $RAM_16B_512_HEIGHT]
#  set DRAM_16B_512_URY [expr $DRAM_16B_512_LLY + $RAM_16B_512_WIDTH]
#  set GUARD_SPACING [expr 2*$CELL_HEIGHT]
#  set_attribute $RAM_16B_512 orientation "E"
#  set_cell_location \
#     -coordinates [list [expr $DRAM_16B_512_LLX ] [expr $DRAM_16B_512_LLY]] \
#     -fixed \
#     $RAM_16B_512
#  # Create blockage for filler-cell placement. 
#  create_placement_blockage \
#     -bbox [list [expr $DRAM_16B_512_LLX - $GUARD_SPACING] [expr $DRAM_16B_512_LLY - $GUARD_SPACING] \
#                 [expr $DRAM_16B_512_URX + $GUARD_SPACING] [expr $DRAM_16B_512_URY + $GUARD_SPACING]] \
#     -type hard
# PHYSICAL POWER NETWORK
# ==========================================================================
save_mw_cel -as ${design_name}_prepns
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named execute_prepns. (UIG-5)
Warning: Undo stack cleared by command 'save_mw_cel' (HDUEDIT-104)
1
source ${SCRIPTS_DIR}/power.tcl -echo
# Clean slate in case we are rerunning
remove_power_plan_regions -all
No power plan region is set.
# Create a power plan region for the core
set core_ppr_name "ppr_core"
create_power_plan_regions $core_ppr_name \
   -core
# Generate the power ring
# =============================
#Plan your power. The outer ring extends out to hit the pin and inner stripe shrinks to cover the core.
# Set the strategies for the rings
set hlay    metal6      ; # horizontal ring layer
set vlay    metal7      ; # vertical ring layer
set rw      3 ; # ring width
set vss_os  1.2 ; # offset relative to core edge
set vdd_os [expr $vss_os+ $rw + 2]; #offset of the vdd relative to the core edge. 
set vss_ring_strategy_name "vss_ring"
set vdd_ring_strategy_name "vdd_ring"
set_power_ring_strategy $vss_ring_strategy_name \
   -power_plan_regions $core_ppr_name \
   -nets {VSS} \
   -template ${SCRIPTS_DIR}/rings.tpl:core_ring_vss($hlay,$vlay,$rw,$vss_os)
set_power_ring_strategy $vdd_ring_strategy_name \
   -power_plan_regions $core_ppr_name \
   -nets {VDD} \
   -template ${SCRIPTS_DIR}/rings.tpl:core_ring_vdd($hlay,$vlay,$rw,$vdd_os)
# Constrain the core meshes
# =============================
#### FIRST BLOCK POWER METALS FROM ROUTING OVER YOUR RAM ######
# Grab the area for each RAM in your design. Create power plan region around them.
set RAM_cells [get_cells -regexp -hierarchical -filter "ref_name =~ RAM_16B_512"]
Warning: No cell objects matched '.*' (SEL-004)
# Create some lists defining macros with M4, and their regions. 
set m4_macros [concat $RAM_cells]
set m4_macro_regions {}
# Loop: Every RAM cell, create power plan region and expand.
set i 1
foreach_in_collection cell $m4_macros {
    set name1 macro_region_m4_$i
    create_power_plan_regions $name1 \
  -group_of_macros $cell \
  -expand [list $CELL_HEIGHT $CELL_HEIGHT] 
    lappend m4_macro_regions macro_region_m4_$i
    incr i 1
}
# Set power mesh blockage for RAM cells. 
lappend core_mesh_blockages [list \
          [list "power_plan_regions:" $m4_macro_regions] \
          [list "layers:" {metal1 metal2 metal3 metal4}] \
         ]
# Specify the mesh (only reaches to up to the core boundary)
set num_m1m2 [expr int($CORE_HEIGHT_IN_CELL_HEIGHTS/2)]
set mesh_strategy_name "mesh"
set_power_plan_strategy $mesh_strategy_name \
    -power_plan_regions $core_ppr_name \
    -nets {VDD VSS} \
    -extension { {nets:"VDD VSS"} {stop: outermost_ring} } \
    -template ${SCRIPTS_DIR}/${MESH_FILE}:${MESH_NAME}(0,$num_m1m2) \
    -blockage $core_mesh_blockages
# Create the core rings
compile_power_plan -ring -strategy $vss_ring_strategy_name
Reading design information...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Reading design information took     0.01 seconds
Ring synthesis begins...
Ring synthesis took     0.00 seconds
Committing ring begins...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

1671 cells out of bound
Committing ring took     0.01 seconds
Ring is created successfully.
compile_power_plan -ring -strategy $vdd_ring_strategy_name
Reading design information...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Reading design information took     0.02 seconds
Ring synthesis begins...
Ring synthesis took     0.00 seconds
Committing ring begins...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

1671 cells out of bound
Committing ring took     0.01 seconds
Ring is created successfully.
# Compile the power mesh
compile_power_plan -strategy $mesh_strategy_name
Reading design information...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Reading design information took     0.02 seconds
Power plan synthesis begins...
Power plan synthesis took     0.04 seconds
Committing power straps begins...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

1671 cells out of bound
Committing power straps took     0.29 seconds
Power network is created successfully.
create_preroute_vias \
   -nets {VDD VSS} \
   -from_object_strap \
   -to_object_strap \
   -from_layer metal2 \
   -to_layer   metal1 \
   -advanced_via_rule
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

1671 cells out of bound
Totally 99 vias are created

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      230M Data =        0M
1
# PLACEMENT OPTIMIZATION
# ==========================================================================
save_mw_cel -as ${design_name}_preplaceopt
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named execute_preplaceopt. (UIG-5)
1
source ${SCRIPTS_DIR}/placeopt.tcl -echo
# PLACEMENT OPTIMIZATION
# ================================
add_tap_cell_array -master_cell_name WELLTAP_X1 -distance 80 \
   -ignore_soft_blockage false -connect_power_name VDD -connect_ground_name VSS \
   -respect_keepout -pattern stagger_every_other_row -tap_cell_identifier WELLTAP
-fill boundary row-
-fill macro blockage row-
-stagger-
-boundary row double density-
-macro blockage row double density-
-skip fixed cells as macros-
-respect keepout margins-
... Rectilinear Array Tap Insertion...
Hierarchical update for new tap cells

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    1671 placeable cells
    0 cover cells
    252 IO cells/pins
    1923 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 98 horizontal rows
    602 pre-routes for placement blockage/checking
    602 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
use base array...
    Auto Set : first cut = vertical
... first tap cell name is tapfiller!WELLTAP!WELLTAP_X1!0
Total 201 array taps inserted successfully
Information: PG PORT PUNCHING: Number of ports connected:                402 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  402 (MW-339)
# Optimize
set place_opt_args "-effort low -congestion"
echo "place_opt $place_opt_args"
place_opt -effort low -congestion
eval "place_opt $place_opt_args"
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)

  Linking design 'execute'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               execute.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (28000 30800) (307680 305200) is different from CEL Core Area (28000 28000) (307680 308000).
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : low
POPT:  Congestion removal                   : Yes
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'execute'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 201 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.05 0.05 (RCEX-011)
Information: Library Derived Horizontal Res : 2.1e-06 2.1e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.053 0.053 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4e-06 4e-06 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Density aware blockage shoving has been disabled
Warning: Scan DEF information is required. (PSYN-1099)
...33%...67%...100% done.

  Coarse Placement Complete
  --------------------------


 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 60

 Processing Buffer Trees ... 

    [6]  10% ...
    [12]  20% ...
    [18]  30% ...
    [24]  40% ...
    [30]  50% ...
    [36]  60% ...
    [42]  70% ...
    [48]  80% ...
    [54]  90% ...
    [60] 100% ...
    [60] 100% Done ...


Information: Automatic high-fanout synthesis deletes 57 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 51 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : metal9
    Derived Maximum Upper Layer   : metal10
  ------------------------------------------
  No net to be assigned.
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 201 physical cells. (PSYN-105)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 1
  Total moveable cell area: 2065.2
  Total fixed cell area: 0.0
  Total physical cell area: 2065.2
  Core area: (28000 28000 307680 308000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    2065.2      0.00       0.0      66.2                          
    0:00:03    2066.0      0.00       0.0      66.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    2066.0      0.00       0.0      66.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 2066.0
  Total fixed cell area: 0.0
  Total physical cell area: 2066.0
  Core area: (28000 28000 307680 308000)


  No hold constraints

Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 201 physical cells. (PSYN-105)

  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
100% done.
40%...60%...80%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 98 horizontal rows
    602 pre-routes for placement blockage/checking
    602 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : execute
  Version: T-2022.03-SP3
  Date   : Wed May 17 00:14:33 2023
****************************************
Std cell utilization: 10.77%  (7767/(72128-0))
(Non-fixed + Fixed)
Std cell utilization: 10.83%  (7767/(72128-402))
(Non-fixed only)
Chip area:            72128    sites, bbox (14.00 14.00 153.84 154.00) um
Std cell area:        7767     sites, (non-fixed:7767   fixed:0)
                      1665     cells, (non-fixed:1665   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      402      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       42 
Avg. std cell width:  1.24 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 98)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : execute
  Version: T-2022.03-SP3
  Date   : Wed May 17 00:14:33 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 1665 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : execute
  Version: T-2022.03-SP3
  Date   : Wed May 17 00:14:33 2023
****************************************

avg cell displacement:    0.382 um ( 0.27 row height)
max cell displacement:    0.859 um ( 0.61 row height)
std deviation:            0.202 um ( 0.14 row height)
number of cell moved:      1665 cells (out of 1665 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 201 physical cells. (PSYN-105)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 2066.0
  Total fixed cell area: 0.0
  Total physical cell area: 2066.0
  Core area: (28000 28000 307680 308000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    2066.0      0.00       0.0      66.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 98 horizontal rows
    602 pre-routes for placement blockage/checking
    602 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : execute
  Version: T-2022.03-SP3
  Date   : Wed May 17 00:14:33 2023
****************************************
Std cell utilization: 10.77%  (7767/(72128-0))
(Non-fixed + Fixed)
Std cell utilization: 10.83%  (7767/(72128-402))
(Non-fixed only)
Chip area:            72128    sites, bbox (14.00 14.00 153.84 154.00) um
Std cell area:        7767     sites, (non-fixed:7767   fixed:0)
                      1665     cells, (non-fixed:1665   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      402      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       42 
Avg. std cell width:  1.24 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 98)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : execute
  Version: T-2022.03-SP3
  Date   : Wed May 17 00:14:33 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : execute
  Version: T-2022.03-SP3
  Date   : Wed May 17 00:14:33 2023
****************************************

No cell displacement.

...100%

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 2066.0
  Total fixed cell area: 0.0
  Total physical cell area: 2066.0
  Core area: (28000 28000 307680 308000)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 98 horizontal rows
    602 pre-routes for placement blockage/checking
    602 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site width (380), object's width and height(335680,336000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
connect_tie_cells -objects [get_cells *] -obj_type cell_inst -tie_high_lib_cell LOGIC1_X1 -tie_low_lib_cell LOGIC0_X1
Warning: max_wirelength 100 exceeds the maximum allowed.  Reducing to half chip size 84. (APL-074)
Warning: Object alu0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U345 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U302 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U380 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U520 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_14_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U478 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U363 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U440 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U527 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U385 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U355 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_15_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U539 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U373 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U307 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U409 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U252 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U312 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U393 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U486 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U511 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U529 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U547 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U450 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U359 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U317 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_12_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U494 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U406 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U449 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_2_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U266 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U290 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_18_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U338 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U342 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U514 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U323 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U460 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U502 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U2 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_13_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U273 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U364 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U416 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U426 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U333 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_18_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U542 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U324 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U352 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U280 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U429 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U254 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U319 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_1_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U522 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_16_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U470 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U549 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U531 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U446 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U300 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U258 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U374 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U469 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_9_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U436 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U378 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U334 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rf_w_en_o_reg is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U483 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U247 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U534 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U305 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_17_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U261 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_7_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U248 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U361 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U456 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U310 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U382 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_27_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U466 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_8_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U390 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U315 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U387 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rd_addr_o_reg_2_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U544 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_23_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U404 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_5_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U491 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U403 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U371 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U298 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U488 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U340 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U443 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U413 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U395 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U476 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U551 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U513 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U275 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object wbsel_o_reg_0_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U496 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rd_addr_o_reg_3_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U414 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U453 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U423 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U498 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U419 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_3_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U350 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U321 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_14_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U501 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U463 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U516 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U279 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U308 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U433 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U459 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U533 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U367 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U504 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U444 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U388 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U424 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_30_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U331 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rd_addr_o_reg_0_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U473 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U293 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_19_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U269 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U369 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_18_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U377 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_19_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rd_addr_o_reg_4_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U296 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_27_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_15_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U536 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U283 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U256 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U263 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U270 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U244 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U454 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U434 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_0_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U398 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_31_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rd_addr_o_reg_1_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U439 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U480 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U401 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_12_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U286 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U346 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U251 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U348 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_25_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_30_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_16_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U521 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U479 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U485 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U464 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U441 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U306 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U384 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U524 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U411 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_13_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U277 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_23_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_4_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U329 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_26_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U392 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_31_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U451 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U546 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U493 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U356 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_4_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_22_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_17_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U408 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_9_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U288 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_29_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U474 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U316 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U397 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_1_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U322 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U515 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_21_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object mem_w_en_o_reg is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_16_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U421 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object wbsel_o_reg_1_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_10_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U343 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U518 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U291 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_10_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U541 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U294 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_17_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U461 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_28_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U503 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U3 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U431 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U281 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U265 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_3_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U365 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U327 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U353 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_0_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U272 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_0_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_25_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U506 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U332 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U318 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U471 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_8_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U508 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U337 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_11_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U375 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U428 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_11_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_5_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U284 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U523 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U344 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_19_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U381 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U548 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U447 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_2_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U362 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U526 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U535 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U304 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U379 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_9_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U260 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U303 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U457 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_14_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_12_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U538 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_7_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_26_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_4_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U482 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U354 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_21_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U313 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U490 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U402 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U487 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U372 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U467 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U299 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U358 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_29_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_27_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U314 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U386 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_3_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U477 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U394 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U528 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_15_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_13_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U510 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_6_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_24_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_25_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_5_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U495 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U407 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U448 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U341 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_29_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U412 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U550 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_21_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U422 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U267 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U418 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_28_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_8_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U339 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_22_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U274 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U1 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U417 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U351 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U320 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_28_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U517 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U278 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_30_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U427 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U255 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_23_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U543 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U432 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_7_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U325 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U505 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U445 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_20_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U437 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U330 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U537 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U268 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U262 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_1_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_31_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U335 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U259 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U301 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U530 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U468 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U455 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_24_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U297 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U438 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U311 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U360 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U383 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U249 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U400 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U287 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U349 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U347 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U250 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U391 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U484 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U405 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U545 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U442 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U370 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U465 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U492 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U410 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U525 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U489 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_20_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U357 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U276 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U328 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U415 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U475 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U396 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_26_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U499 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U512 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U243 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_2_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U497 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U500 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U289 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U452 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U462 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_24_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U420 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U309 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_10_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U458 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U366 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U540 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object alu_out_reg_20_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U292 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U264 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U326 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U519 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_11_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U532 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U425 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U389 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U295 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U430 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U472 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U257 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U509 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U368 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U376 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_22_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U271 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U399 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U507 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U435 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U285 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object rs2_data_o_reg_6_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U282 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U336 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object pc_o_reg_6_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U481 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: No cells with ports for tie-off found. (APL-035)
INFO: 0 Tie-high cells of lib cell LOGIC1_X1 instantiated
INFO: 0 Tie-low cells of lib cell LOGIC0_X1 instantiated
 connect_tie_cells completed successfully
insert_stdcell_filler \
   -cell_with_metal $FILL_CELLS \
   -respect_keepout
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 6 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    1665 placeable cells
    0 cover cells
    252 IO cells/pins
    201 fixed core/macro cells
    2118 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 98 horizontal rows
    602 pre-routes for placement blockage/checking
    602 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 98 row segments
  Processing filler cells...
WARNING : cell <FILLCELL_X32> is not of std filler cell subtype
WARNING : cell <FILLCELL_X16> is not of std filler cell subtype
WARNING : cell <FILLCELL_X8> is not of std filler cell subtype
WARNING : cell <FILLCELL_X4> is not of std filler cell subtype
WARNING : cell <FILLCELL_X2> is not of std filler cell subtype
WARNING : cell <FILLCELL_X1> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <FILLCELL_X32> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X32!1
    The last filler cell name is xofiller!FILLCELL_X32!1162
    1162 filler cells with master <FILLCELL_X32> were inserted
Filling cell with master <FILLCELL_X16> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X16!1
    The last filler cell name is xofiller!FILLCELL_X16!829
    829 filler cells with master <FILLCELL_X16> were inserted
Filling cell with master <FILLCELL_X8> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X8!1
    The last filler cell name is xofiller!FILLCELL_X8!862
    862 filler cells with master <FILLCELL_X8> were inserted
Filling cell with master <FILLCELL_X4> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X4!1
    The last filler cell name is xofiller!FILLCELL_X4!940
    940 filler cells with master <FILLCELL_X4> were inserted
Filling cell with master <FILLCELL_X2> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X2!1
    The last filler cell name is xofiller!FILLCELL_X2!2855
    2855 filler cells with master <FILLCELL_X2> were inserted
Filling cell with master <FILLCELL_X1> and connecting PG nets...
    0 filler cells with master <FILLCELL_X1> were inserted
=== End of Filler Cell Insertion ===


WARNING: can't restore area partition (AREAPARTITION) from DB's attached file
    (possible data lost: congestion map, ...)
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal10
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-turn_off_double_pattern                                :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  109  Alloctr  109  Proc 1992 
Warning: 7 standard cell PG pins connected to net NULL and not PG. (ZRT-416)

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 0
Partition 2, Fillers with Violations = 0
Partition 3, Fillers with Violations = 0
Partition 4, Fillers with Violations = 0
Partition 5, Fillers with Violations = 0
Partition 6, Fillers with Violations = 0
Partition 7, Fillers with Violations = 0
Partition 8, Fillers with Violations = 0
Partition 9, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:00 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Removing Filler Cells] Stage (MB): Used    2  Alloctr    2  Proc   56 
[End Removing Filler Cells] Total (MB): Used  111  Alloctr  111  Proc 2048 
Updating the database ...
Deleted 0 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                13296 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  13296 (MW-339)
# Connect all power and ground pins
derive_pg_connection -all -reconnect -create_ports all
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute . (MWDC-290)

  Linking design 'execute'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               execute.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (28000 30800) (307680 305200) is different from CEL Core Area (28000 28000) (307680 308000).
Floorplan loading succeeded.

Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Other power nets:                 8507/8507
Unconnected power pins:           7/7

Other ground nets:                8507/8507
Unconnected ground pins:          7/7
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.

Total 0 tie-high pin(s) are reconnected in Milkyway database.
Total 0 tie-low pin(s) are reconnected in Milkyway database.
verify_pg_nets
Create error cell execute.err ...
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
1
# CTS & CLOCK ROUTING
# ==========================================================================
save_mw_cel -as ${design_name}_preclock
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named execute_preclock. (UIG-5)
1
source ${SCRIPTS_DIR}/clocks.tcl
Warning: Consecutive metal layers have the same preferred routing direction. (PSYN-882)
Warning: Consecutive metal layers have the same preferred routing direction. (PSYN-882)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'execute'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)


Information: The design has 201 physical cells. (PSYN-105)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 98 horizontal rows
    598 pre-routes for placement blockage/checking
    598 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : execute
  Version: T-2022.03-SP3
  Date   : Wed May 17 00:14:36 2023
****************************************
Std cell utilization: 10.77%  (7767/(72128-0))
(Non-fixed + Fixed)
Chip area:            72128    sites, bbox (14.00 14.00 153.84 154.00) um
Std cell area:        7767     sites, (non-fixed:7767   fixed:0)
                      1665     cells, (non-fixed:1665   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       42 
Avg. std cell width:  1.24 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 98)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : execute
  Version: T-2022.03-SP3
  Date   : Wed May 17 00:14:36 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Warning: Die area is not integer multiples of min site width (380), object's width and height(335680,336000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 

  Total moveable cell area: 2066.0
  Total fixed cell area: 0.0
  Total physical cell area: 2066.0
  Core area: (28000 28000 307680 308000)
Error: User max_cap constraint (0.080000 fF) is too small. (CTS-206)
Error: unknown command 'create_metal_blockage' (CMD-005)
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'execute'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 201 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 98 horizontal rows
    598 pre-routes for placement blockage/checking
    598 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.057 0.057 (RCEX-011)
Information: Library Derived Horizontal Res : 3e-06 3e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.03 0.03 (RCEX-011)
Information: Library Derived Vertical Res : 2.5e-06 2.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.7e-06 4.7e-06 (RCEX-011)
LR: Layer metal3: Average tracks per gcell 12.1, utilization 0.00
LR: Layer metal4: Average tracks per gcell 10.0, utilization 0.00
LR: Layer metal5: Average tracks per gcell 5.0, utilization 0.00
LR: Layer metal6: Average tracks per gcell 6.5, utilization 0.10
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 98 horizontal rows
    598 pre-routes for placement blockage/checking
    598 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.0461555.
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.0461555.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Enable Top-Level OCV Path Sharing.
CTS-Error: cannot insert more buffers since current utilization (100.6%) exceed the limit (99.0%)
CTS: BA: Cannot create a buffer instance, blockage map is incomplete
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
CTS-Error: cannot insert more buffers since current utilization (100.6%) exceed the limit (99.0%)
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS-Error: cannot insert more buffers since current utilization (100.6%) exceed the limit (99.0%)
CTS: BA: Cannot create a buffer instance, blockage map is incomplete
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
CTS-Error: cannot insert more buffers since current utilization (100.6%) exceed the limit (99.0%)

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = worst[1.000 1.000]
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = worst[1.000 1.000]
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 1
CTS: Root clock net clk
CTS:  clock gate levels = 1
CTS:    clock sink pins = 105
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   BUF_X32
CTS:   INV_X32
CTS:   BUF_X16
CTS:   INV_X16
CTS:   BUF_X8
CTS:   INV_X8
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   INV_X32
CTS:   BUF_X32
CTS:   INV_X16
CTS:   BUF_X16
CTS:   INV_X8
CTS:   BUF_X8
CTS:   INV_X1
CTS:   INV_X2
CTS:   INV_X4
CTS:   BUF_X4
CTS:   BUF_X2
CTS:   BUF_X1
CTS:   CLKBUF_X2
CTS:   CLKBUF_X1
CTS:   CLKBUF_X3
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[1.000 1.000]
CTS:   leaf max transition = worst[1.000 1.000]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: nominal transition = 0.044249
CTS-Error: cannot insert more buffers since current utilization (100.2%) exceed the limit (99.0%)
Error : Clock tree synthesis error, aborted. (CTS-1125)
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 98 horizontal rows
    598 pre-routes for placement blockage/checking
    598 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.0461555.
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.0461555.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Top-Level OCV Path Sharing not effective with Logic Level Balance, High-Fanout Synthesis or in DRC beyond exception.
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS-Error: cannot insert more buffers since current utilization (100.6%) exceed the limit (99.0%)
CTS: BA: Cannot create a buffer instance, blockage map is incomplete
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
CTS-Error: cannot insert more buffers since current utilization (100.6%) exceed the limit (99.0%)
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on linux-lab-045.ece.uw.edu
CTS: ==================================================
Information: Updating database...
Unsetting the GR Options
LR: 0 out of 0 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
CTS UnSuccessful, Aborting clock_opt !!
Turn off antenna since no rule is specified
WARNING: can't restore area partition (AREAPARTITION) from DB's attached file
    (possible data lost: congestion map, ...)
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)


Start checking for open nets ... 

net(rs2_data_o[13]) has floating ports (dbId = 59392 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[14]) has floating ports (dbId = 59393 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[15]) has floating ports (dbId = 59394 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[16]) has floating ports (dbId = 59395 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[17]) has floating ports (dbId = 59396 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[18]) has floating ports (dbId = 59397 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[19]) has floating ports (dbId = 59398 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[20]) has floating ports (dbId = 59399 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[21]) has floating ports (dbId = 59400 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[22]) has floating ports (dbId = 59401 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[23]) has floating ports (dbId = 59402 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[24]) has floating ports (dbId = 59403 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[25]) has floating ports (dbId = 59404 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[26]) has floating ports (dbId = 59405 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[27]) has floating ports (dbId = 59406 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[28]) has floating ports (dbId = 59407 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[29]) has floating ports (dbId = 59408 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[30]) has floating ports (dbId = 59409 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[31]) has floating ports (dbId = 59410 numNodes = 2 numEdges = 0 numCmps = 2)
net(n1) has floating ports (dbId = 59413 numNodes = 46 numEdges = 0 numCmps = 46)
net(n2) has floating ports (dbId = 59414 numNodes = 30 numEdges = 0 numCmps = 30)
net(n3) has floating ports (dbId = 59415 numNodes = 32 numEdges = 0 numCmps = 32)
net(pc_o[5]) has floating ports (dbId = 57856 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[6]) has floating ports (dbId = 57857 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[7]) has floating ports (dbId = 57858 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[8]) has floating ports (dbId = 57859 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[9]) has floating ports (dbId = 57860 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[10]) has floating ports (dbId = 57861 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[11]) has floating ports (dbId = 57862 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[12]) has floating ports (dbId = 57863 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[13]) has floating ports (dbId = 57864 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[14]) has floating ports (dbId = 57865 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[15]) has floating ports (dbId = 57866 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[16]) has floating ports (dbId = 57867 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[17]) has floating ports (dbId = 57868 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[18]) has floating ports (dbId = 57869 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[19]) has floating ports (dbId = 57870 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[20]) has floating ports (dbId = 57871 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[21]) has floating ports (dbId = 57872 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[22]) has floating ports (dbId = 57873 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[23]) has floating ports (dbId = 57874 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[24]) has floating ports (dbId = 57875 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[25]) has floating ports (dbId = 57876 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[26]) has floating ports (dbId = 57877 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[27]) has floating ports (dbId = 57878 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[28]) has floating ports (dbId = 57879 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[29]) has floating ports (dbId = 57880 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[30]) has floating ports (dbId = 57881 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[31]) has floating ports (dbId = 57882 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[0]) has floating ports (dbId = 57883 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[1]) has floating ports (dbId = 57884 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[2]) has floating ports (dbId = 57885 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[3]) has floating ports (dbId = 57886 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[4]) has floating ports (dbId = 57887 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[5]) has floating ports (dbId = 57888 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[6]) has floating ports (dbId = 57889 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[7]) has floating ports (dbId = 57890 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[8]) has floating ports (dbId = 57891 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[9]) has floating ports (dbId = 57892 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[10]) has floating ports (dbId = 57893 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[11]) has floating ports (dbId = 57894 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs2_data_o[12]) has floating ports (dbId = 57895 numNodes = 2 numEdges = 0 numCmps = 2)
net(rd_addr_o[2]) has floating ports (dbId = 56832 numNodes = 2 numEdges = 0 numCmps = 2)
net(rd_addr_o[3]) has floating ports (dbId = 56833 numNodes = 2 numEdges = 0 numCmps = 2)
net(rd_addr_o[4]) has floating ports (dbId = 56834 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[0]) has floating ports (dbId = 56835 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[1]) has floating ports (dbId = 56836 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[2]) has floating ports (dbId = 56837 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[3]) has floating ports (dbId = 56838 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[4]) has floating ports (dbId = 56839 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[5]) has floating ports (dbId = 56840 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[6]) has floating ports (dbId = 56841 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[7]) has floating ports (dbId = 56842 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[8]) has floating ports (dbId = 56843 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[9]) has floating ports (dbId = 56844 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[10]) has floating ports (dbId = 56845 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[11]) has floating ports (dbId = 56846 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[12]) has floating ports (dbId = 56847 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[13]) has floating ports (dbId = 56848 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[14]) has floating ports (dbId = 56849 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[15]) has floating ports (dbId = 56850 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[16]) has floating ports (dbId = 56851 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[17]) has floating ports (dbId = 56852 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[18]) has floating ports (dbId = 56853 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[19]) has floating ports (dbId = 56854 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[20]) has floating ports (dbId = 56855 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[21]) has floating ports (dbId = 56856 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[22]) has floating ports (dbId = 56857 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[23]) has floating ports (dbId = 56858 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[24]) has floating ports (dbId = 56859 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[25]) has floating ports (dbId = 56860 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[26]) has floating ports (dbId = 56861 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[27]) has floating ports (dbId = 56862 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[28]) has floating ports (dbId = 56863 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[29]) has floating ports (dbId = 56864 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[30]) has floating ports (dbId = 56865 numNodes = 2 numEdges = 0 numCmps = 2)
net(alu_out[31]) has floating ports (dbId = 56866 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[0]) has floating ports (dbId = 56867 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[1]) has floating ports (dbId = 56868 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[2]) has floating ports (dbId = 56869 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[3]) has floating ports (dbId = 56870 numNodes = 2 numEdges = 0 numCmps = 2)
net(pc_o[4]) has floating ports (dbId = 56871 numNodes = 2 numEdges = 0 numCmps = 2)
net(imm[29]) has floating ports (dbId = 55808 numNodes = 2 numEdges = 0 numCmps = 2)
net(n137) has floating ports (dbId = 55809 numNodes = 2 numEdges = 0 numCmps = 2)
net(opsel2[1]) has floating ports (dbId = 55810 numNodes = 3 numEdges = 0 numCmps = 3)
net(opsel2[0]) has floating ports (dbId = 55811 numNodes = 3 numEdges = 0 numCmps = 3)
net(n136) has floating ports (dbId = 55812 numNodes = 2 numEdges = 0 numCmps = 2)
net(N68) has floating ports (dbId = 55813 numNodes = 2 numEdges = 0 numCmps = 2)
net(N64) has floating ports (dbId = 55814 numNodes = 2 numEdges = 0 numCmps = 2)
net(N65) has floating ports (dbId = 55815 numNodes = 2 numEdges = 0 numCmps = 2)
net(N44) has floating ports (dbId = 55816 numNodes = 2 numEdges = 0 numCmps = 2)
net(N42) has floating ports (dbId = 55817 numNodes = 2 numEdges = 0 numCmps = 2)
net(N63) has floating ports (dbId = 55818 numNodes = 2 numEdges = 0 numCmps = 2)
net(N48) has floating ports (dbId = 55819 numNodes = 2 numEdges = 0 numCmps = 2)
net(N50) has floating ports (dbId = 55820 numNodes = 2 numEdges = 0 numCmps = 2)
net(N55) has floating ports (dbId = 55821 numNodes = 2 numEdges = 0 numCmps = 2)
net(N62) has floating ports (dbId = 55822 numNodes = 2 numEdges = 0 numCmps = 2)
net(N60) has floating ports (dbId = 55823 numNodes = 2 numEdges = 0 numCmps = 2)
net(N56) has floating ports (dbId = 55824 numNodes = 2 numEdges = 0 numCmps = 2)
net(N57) has floating ports (dbId = 55825 numNodes = 2 numEdges = 0 numCmps = 2)
net(N58) has floating ports (dbId = 55826 numNodes = 2 numEdges = 0 numCmps = 2)
net(N53) has floating ports (dbId = 55827 numNodes = 2 numEdges = 0 numCmps = 2)
net(N51) has floating ports (dbId = 55828 numNodes = 2 numEdges = 0 numCmps = 2)
net(N49) has floating ports (dbId = 55829 numNodes = 2 numEdges = 0 numCmps = 2)
net(N52) has floating ports (dbId = 55830 numNodes = 2 numEdges = 0 numCmps = 2)
net(N54) has floating ports (dbId = 55831 numNodes = 2 numEdges = 0 numCmps = 2)
net(N59) has floating ports (dbId = 55832 numNodes = 2 numEdges = 0 numCmps = 2)
net(N61) has floating ports (dbId = 55833 numNodes = 2 numEdges = 0 numCmps = 2)
net(N45) has floating ports (dbId = 55834 numNodes = 2 numEdges = 0 numCmps = 2)
net(N43) has floating ports (dbId = 55835 numNodes = 2 numEdges = 0 numCmps = 2)
net(N47) has floating ports (dbId = 55836 numNodes = 2 numEdges = 0 numCmps = 2)
net(N46) has floating ports (dbId = 55837 numNodes = 2 numEdges = 0 numCmps = 2)
net(n168) has floating ports (dbId = 55838 numNodes = 2 numEdges = 0 numCmps = 2)
net(reset) has floating ports (dbId = 55839 numNodes = 2 numEdges = 0 numCmps = 2)
net(opsel1[1]) has floating ports (dbId = 55840 numNodes = 3 numEdges = 0 numCmps = 3)
net(clk) has floating ports (dbId = 55841 numNodes = 106 numEdges = 0 numCmps = 106)
net(mem_w_en_o) has floating ports (dbId = 55842 numNodes = 2 numEdges = 0 numCmps = 2)
net(wbsel_o[0]) has floating ports (dbId = 55843 numNodes = 2 numEdges = 0 numCmps = 2)
net(wbsel_o[1]) has floating ports (dbId = 55844 numNodes = 2 numEdges = 0 numCmps = 2)
net(rf_w_en_o) has floating ports (dbId = 55845 numNodes = 2 numEdges = 0 numCmps = 2)
net(rd_addr_o[0]) has floating ports (dbId = 55846 numNodes = 2 numEdges = 0 numCmps = 2)
net(rd_addr_o[1]) has floating ports (dbId = 55847 numNodes = 2 numEdges = 0 numCmps = 2)
net(n165) has floating ports (dbId = 54528 numNodes = 2 numEdges = 0 numCmps = 2)
net(imm[30]) has floating ports (dbId = 54529 numNodes = 2 numEdges = 0 numCmps = 2)
net(n164) has floating ports (dbId = 54530 numNodes = 2 numEdges = 0 numCmps = 2)
net(n163) has floating ports (dbId = 54531 numNodes = 2 numEdges = 0 numCmps = 2)
net(imm[31]) has floating ports (dbId = 54532 numNodes = 2 numEdges = 0 numCmps = 2)
net(n162) has floating ports (dbId = 54533 numNodes = 2 numEdges = 0 numCmps = 2)
net(n161) has floating ports (dbId = 54534 numNodes = 2 numEdges = 0 numCmps = 2)
net(imm[27]) has floating ports (dbId = 54535 numNodes = 2 numEdges = 0 numCmps = 2)
net(n160) has floating ports (dbId = 54536 numNodes = 2 numEdges = 0 numCmps = 2)
net(n159) has floating ports (dbId = 54537 numNodes = 2 numEdges = 0 numCmps = 2)
net(imm[26]) has floating ports (dbId = 54538 numNodes = 2 numEdges = 0 numCmps = 2)
net(n158) has floating ports (dbId = 54539 numNodes = 2 numEdges = 0 numCmps = 2)
net(n157) has floating ports (dbId = 54540 numNodes = 2 numEdges = 0 numCmps = 2)
net(imm[25]) has floating ports (dbId = 54541 numNodes = 2 numEdges = 0 numCmps = 2)
net(n156) has floating ports (dbId = 54542 numNodes = 2 numEdges = 0 numCmps = 2)
net(n155) has floating ports (dbId = 54543 numNodes = 2 numEdges = 0 numCmps = 2)
net(imm[22]) has floating ports (dbId = 54544 numNodes = 2 numEdges = 0 numCmps = 2)
net(n154) has floating ports (dbId = 54545 numNodes = 2 numEdges = 0 numCmps = 2)
net(n153) has floating ports (dbId = 54546 numNodes = 2 numEdges = 0 numCmps = 2)
net(imm[23]) has floating ports (dbId = 54547 numNodes = 2 numEdges = 0 numCmps = 2)
net(n152) has floating ports (dbId = 54548 numNodes = 2 numEdges = 0 numCmps = 2)
net(n151) has floating ports (dbId = 54549 numNodes = 2 numEdges = 0 numCmps = 2)
net(imm[21]) has floating ports (dbId = 54550 numNodes = 2 numEdges = 0 numCmps = 2)
net(n150) has floating ports (dbId = 54551 numNodes = 2 numEdges = 0 numCmps = 2)
net(n149) has floating ports (dbId = 54552 numNodes = 2 numEdges = 0 numCmps = 2)
net(imm[20]) has floating ports (dbId = 54553 numNodes = 2 numEdges = 0 numCmps = 2)
net(n148) has floating ports (dbId = 54554 numNodes = 2 numEdges = 0 numCmps = 2)
net(n147) has floating ports (dbId = 54555 numNodes = 2 numEdges = 0 numCmps = 2)
net(imm[18]) has floating ports (dbId = 54556 numNodes = 2 numEdges = 0 numCmps = 2)
net(n146) has floating ports (dbId = 54557 numNodes = 2 numEdges = 0 numCmps = 2)
net(n145) has floating ports (dbId = 54558 numNodes = 2 numEdges = 0 numCmps = 2)
net(imm[19]) has floating ports (dbId = 54559 numNodes = 2 numEdges = 0 numCmps = 2)
net(n144) has floating ports (dbId = 54560 numNodes = 2 numEdges = 0 numCmps = 2)
net(n143) has floating ports (dbId = 54561 numNodes = 2 numEdges = 0 numCmps = 2)
net(imm[24]) has floating ports (dbId = 54562 numNodes = 2 numEdges = 0 numCmps = 2)
net(n141) has floating ports (dbId = 54563 numNodes = 2 numEdges = 0 numCmps = 2)
net(n140) has floating ports (dbId = 54564 numNodes = 2 numEdges = 0 numCmps = 2)
net(imm[28]) has floating ports (dbId = 54565 numNodes = 2 numEdges = 0 numCmps = 2)
net(n139) has floating ports (dbId = 54566 numNodes = 2 numEdges = 0 numCmps = 2)
net(n138) has floating ports (dbId = 54567 numNodes = 2 numEdges = 0 numCmps = 2)
net(n194) has floating ports (dbId = 53504 numNodes = 2 numEdges = 0 numCmps = 2)
net(n193) has floating ports (dbId = 53505 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs1_data_i[20]) has floating ports (dbId = 53506 numNodes = 2 numEdges = 0 numCmps = 2)
net(n192) has floating ports (dbId = 53507 numNodes = 2 numEdges = 0 numCmps = 2)
net(n191) has floating ports (dbId = 53508 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs1_data_i[22]) has floating ports (dbId = 53509 numNodes = 2 numEdges = 0 numCmps = 2)
net(n190) has floating ports (dbId = 53510 numNodes = 2 numEdges = 0 numCmps = 2)
net(n189) has floating ports (dbId = 53511 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs1_data_i[23]) has floating ports (dbId = 53512 numNodes = 2 numEdges = 0 numCmps = 2)
net(n188) has floating ports (dbId = 53513 numNodes = 2 numEdges = 0 numCmps = 2)
net(n187) has floating ports (dbId = 53514 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs1_data_i[31]) has floating ports (dbId = 53515 numNodes = 2 numEdges = 0 numCmps = 2)
net(n186) has floating ports (dbId = 53516 numNodes = 2 numEdges = 0 numCmps = 2)
net(n185) has floating ports (dbId = 53517 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs1_data_i[28]) has floating ports (dbId = 53518 numNodes = 2 numEdges = 0 numCmps = 2)
net(n184) has floating ports (dbId = 53519 numNodes = 2 numEdges = 0 numCmps = 2)
net(n183) has floating ports (dbId = 53520 numNodes = 2 numEdges = 0 numCmps = 2)
net(rs1_data_i[29]) has floating ports (dbId = 53521 numNodes = 2 numEdges = 0 numCmps = 2)

... and 1613 more nets has floating ports 

Total number of nets = 1815, of which 0 are not extracted
Total number of open nets = 1813, of which 0 are frozen

Check 1815 nets, 1813 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  102  Alloctr  103  Proc 2048 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  117  Alloctr  118  Proc 2048 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    0 micron
Total Number of Contacts =             0
Total Number of Wires =                0
Total Number of PtConns =              0
Total Number of Routed Wires =       0
Total Routed Wire Length =           0 micron
Total Number of Routed Contacts =       0
        Layer   metal1 :          0 micron
        Layer   metal2 :          0 micron
        Layer   metal3 :          0 micron
        Layer   metal4 :          0 micron
        Layer   metal5 :          0 micron
        Layer   metal6 :          0 micron
        Layer   metal7 :          0 micron
        Layer   metal8 :          0 micron
        Layer   metal9 :          0 micron
        Layer  metal10 :          0 micron

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 0 vias)
 
 
  Total double via conversion rate    =  0.00% (0 / 0 vias)
 
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 0 vias)
 
 


Verify Summary:

Total number of nets = 1815, of which 0 are not extracted
Total number of open nets = 1813, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named execute_postclk. (UIG-5)
1
# SIGNAL ROUTING
# ==========================================================================
save_mw_cel -as ${design_name}_preroute
Information: Saved design named execute_preroute. (UIG-5)
1
source ${SCRIPTS_DIR}/route.tcl -echo
# ROUTE
# ==========================================================================
# Connect PG
derive_pg_connection -reconnect -all

Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Other power nets:                 8507/8507
Unconnected power pins:           7/7

Other ground nets:                8507/8507
Unconnected ground pins:          7/7
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.

Total 0 tie-high pin(s) are reconnected in Milkyway database.
Total 0 tie-low pin(s) are reconnected in Milkyway database.
verify_pg_nets
Cell execute.err existed already. Delete it ...
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
# Build buffer trees for high fanout nets.
remove_ideal_network -all
# Attempt to fix hold violations during routing
set_fix_hold [all_clocks]
# Route
set route_opt_args "-effort medium"
echo "route_opt $route_opt_args"
route_opt -effort medium
eval "route_opt $route_opt_args"
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'execute'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 201 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: None of the nets in the design are routed. Estimation of all the nets will be performed. (RCEX-203)
Information: Start rc update...
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.057 0.057 (RCEX-011)
Information: Library Derived Horizontal Res : 3e-06 3e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.03 0.03 (RCEX-011)
Information: Library Derived Vertical Res : 2.5e-06 2.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.7e-06 4.7e-06 (RCEX-011)
Information: End rc update.
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
GART: Updated design time.
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.057 0.057 (RCEX-011)
Information: Library Derived Horizontal Res : 3e-06 3e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.03 0.03 (RCEX-011)
Information: Library Derived Vertical Res : 2.5e-06 2.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.7e-06 4.7e-06 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Wed May 17 00:14:38 2023

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  106  Alloctr  107  Proc 2048 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,167.84,168.00)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.07, min space = 0.06 pitch = 0.14
layer metal2, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer metal4, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal5, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal6, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal7, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal8, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 1.60
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 1.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used  109  Alloctr  109  Proc 2048 
Net statistics:
Total number of nets     = 1815
Number of nets to route  = 1813
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used  110  Alloctr  110  Proc 2048 
Average gCell capacity  7.71     on layer (1)    metal1
Average gCell capacity  8.47     on layer (2)    metal2
Average gCell capacity  5.69     on layer (3)    metal3
Average gCell capacity  3.62     on layer (4)    metal4
Average gCell capacity  3.46     on layer (5)    metal5
Average gCell capacity  2.94     on layer (6)    metal6
Average gCell capacity  1.51     on layer (7)    metal7
Average gCell capacity  0.00     on layer (8)    metal8
Average gCell capacity  0.00     on layer (9)    metal9
Average gCell capacity  0.00     on layer (10)   metal10
Average number of tracks per gCell 10.01         on layer (1)    metal1
Average number of tracks per gCell 10.01         on layer (2)    metal2
Average number of tracks per gCell 7.38  on layer (3)    metal3
Average number of tracks per gCell 5.01  on layer (4)    metal4
Average number of tracks per gCell 5.00  on layer (5)    metal5
Average number of tracks per gCell 5.00  on layer (6)    metal6
Average number of tracks per gCell 1.75  on layer (7)    metal7
Average number of tracks per gCell 1.76  on layer (8)    metal8
Average number of tracks per gCell 0.88  on layer (9)    metal9
Average number of tracks per gCell 0.88  on layer (10)   metal10
Number of gCells = 144000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  110  Alloctr  111  Proc 2048 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used  110  Alloctr  111  Proc 2048 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  110  Alloctr  111  Proc 2048 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  111  Alloctr  112  Proc 2048 
Initial. Routing result:
Initial. Both Dirs: Overflow =    11 Max = 2 GRCs =    23 (0.08%)
Initial. H routing: Overflow =     2 Max = 0 (GRCs =  5) GRCs =     5 (0.03%)
Initial. V routing: Overflow =     9 Max = 2 (GRCs =  1) GRCs =    18 (0.12%)
Initial. metal1     Overflow =     2 Max = 0 (GRCs =  4) GRCs =     4 (0.03%)
Initial. metal2     Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.01%)
Initial. metal3     Overflow =     9 Max = 2 (GRCs =  1) GRCs =    18 (0.12%)
Initial. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   98.3 1.51 0.13 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
metal2   37.9 25.2 18.6 11.1 0.02 4.74 1.57 0.54 0.17 0.00 0.01 0.00 0.00 0.00
metal3   21.8 33.0 6.60 20.6 2.03 2.39 9.33 0.31 3.12 0.00 0.61 0.00 0.05 0.01
metal4   79.4 0.74 0.00 18.1 0.00 0.00 1.59 0.00 0.00 0.00 0.06 0.00 0.00 0.00
metal5   80.9 0.01 0.03 17.7 0.00 0.00 1.30 0.00 0.00 0.00 0.01 0.00 0.00 0.00
metal6   95.6 0.00 0.00 4.26 0.00 0.00 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    75.5 7.98 3.35 9.47 0.27 0.94 1.82 0.11 0.43 0.00 0.09 0.00 0.01 0.00


Initial. Total Wire Length = 55262.59
Initial. Layer metal1 wire length = 452.84
Initial. Layer metal2 wire length = 21112.76
Initial. Layer metal3 wire length = 25277.03
Initial. Layer metal4 wire length = 3916.75
Initial. Layer metal5 wire length = 3750.53
Initial. Layer metal6 wire length = 752.67
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 12174
Initial. Via via1_4 count = 5327
Initial. Via via2_8 count = 5759
Initial. Via via3_2 count = 508
Initial. Via via4_0 count = 351
Initial. Via via5_0 count = 229
Initial. Via via6_0 count = 0
Initial. Via via7_0 count = 0
Initial. Via via8_0 count = 0
Initial. Via via9_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  111  Alloctr  112  Proc 2048 
phase1. Routing result:
phase1. Both Dirs: Overflow =     2 Max = 0 GRCs =     4 (0.01%)
phase1. H routing: Overflow =     2 Max = 0 (GRCs =  4) GRCs =     4 (0.03%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     2 Max = 0 (GRCs =  4) GRCs =     4 (0.03%)
phase1. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   97.8 2.06 0.09 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
metal2   37.9 26.2 18.9 10.2 0.01 4.51 1.48 0.53 0.15 0.00 0.00 0.00 0.00 0.00
metal3   22.0 35.3 7.04 19.9 1.65 1.88 8.84 0.23 2.65 0.00 0.39 0.00 0.00 0.00
metal4   74.7 0.90 0.00 22.5 0.00 0.00 1.74 0.00 0.00 0.00 0.08 0.00 0.00 0.00
metal5   75.0 0.03 0.06 22.7 0.00 0.00 2.13 0.00 0.00 0.00 0.07 0.00 0.00 0.00
metal6   95.8 0.00 0.00 4.12 0.00 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.1 8.50 3.44 10.4 0.22 0.84 1.87 0.10 0.37 0.00 0.07 0.00 0.00 0.00


phase1. Total Wire Length = 55499.06
phase1. Layer metal1 wire length = 540.43
phase1. Layer metal2 wire length = 20407.32
phase1. Layer metal3 wire length = 24015.31
phase1. Layer metal4 wire length = 4750.14
phase1. Layer metal5 wire length = 5068.52
phase1. Layer metal6 wire length = 717.34
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 12435
phase1. Via via1_4 count = 5339
phase1. Via via2_8 count = 5758
phase1. Via via3_2 count = 647
phase1. Via via4_0 count = 454
phase1. Via via5_0 count = 237
phase1. Via via6_0 count = 0
phase1. Via via7_0 count = 0
phase1. Via via8_0 count = 0
phase1. Via via9_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  111  Alloctr  112  Proc 2048 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 0 GRCs =     2 (0.01%)
phase2. H routing: Overflow =     1 Max = 0 (GRCs =  2) GRCs =     2 (0.01%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     1 Max = 0 (GRCs =  2) GRCs =     2 (0.01%)
phase2. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   97.8 2.06 0.09 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
metal2   37.8 26.3 19.1 10.6 0.01 4.26 1.26 0.34 0.03 0.00 0.00 0.00 0.00 0.00
metal3   21.9 35.3 7.04 20.0 1.65 1.88 8.85 0.24 2.68 0.00 0.39 0.00 0.00 0.00
metal4   74.7 0.90 0.00 22.5 0.00 0.00 1.73 0.00 0.00 0.00 0.08 0.00 0.00 0.00
metal5   74.9 0.03 0.06 22.7 0.00 0.00 2.13 0.00 0.00 0.00 0.07 0.00 0.00 0.00
metal6   95.8 0.00 0.00 4.15 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.0 8.52 3.47 10.5 0.22 0.81 1.84 0.08 0.36 0.00 0.07 0.00 0.00 0.00


phase2. Total Wire Length = 55499.06
phase2. Layer metal1 wire length = 540.43
phase2. Layer metal2 wire length = 20407.32
phase2. Layer metal3 wire length = 24015.31
phase2. Layer metal4 wire length = 4750.14
phase2. Layer metal5 wire length = 5068.52
phase2. Layer metal6 wire length = 717.34
phase2. Layer metal7 wire length = 0.00
phase2. Layer metal8 wire length = 0.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 12435
phase2. Via via1_4 count = 5339
phase2. Via via2_8 count = 5758
phase2. Via via3_2 count = 647
phase2. Via via4_0 count = 454
phase2. Via via5_0 count = 237
phase2. Via via6_0 count = 0
phase2. Via via7_0 count = 0
phase2. Via via8_0 count = 0
phase2. Via via9_0 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  111  Alloctr  112  Proc 2048 
phase3. Routing result:
phase3. Both Dirs: Overflow =     1 Max = 0 GRCs =     2 (0.01%)
phase3. H routing: Overflow =     1 Max = 0 (GRCs =  2) GRCs =     2 (0.01%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal1     Overflow =     1 Max = 0 (GRCs =  2) GRCs =     2 (0.01%)
phase3. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   97.8 2.06 0.09 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
metal2   37.8 26.3 19.1 10.6 0.01 4.26 1.26 0.34 0.03 0.00 0.00 0.00 0.00 0.00
metal3   21.9 35.3 7.04 20.0 1.65 1.88 8.85 0.24 2.68 0.00 0.39 0.00 0.00 0.00
metal4   74.7 0.90 0.00 22.5 0.00 0.00 1.73 0.00 0.00 0.00 0.08 0.00 0.00 0.00
metal5   74.9 0.03 0.06 22.7 0.00 0.00 2.13 0.00 0.00 0.00 0.07 0.00 0.00 0.00
metal6   95.8 0.00 0.00 4.15 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.0 8.52 3.47 10.5 0.22 0.81 1.84 0.08 0.36 0.00 0.07 0.00 0.00 0.00


phase3. Total Wire Length = 55499.06
phase3. Layer metal1 wire length = 540.43
phase3. Layer metal2 wire length = 20407.32
phase3. Layer metal3 wire length = 24015.31
phase3. Layer metal4 wire length = 4750.14
phase3. Layer metal5 wire length = 5068.52
phase3. Layer metal6 wire length = 717.34
phase3. Layer metal7 wire length = 0.00
phase3. Layer metal8 wire length = 0.00
phase3. Layer metal9 wire length = 0.00
phase3. Layer metal10 wire length = 0.00
phase3. Total Number of Contacts = 12435
phase3. Via via1_4 count = 5339
phase3. Via via2_8 count = 5758
phase3. Via via3_2 count = 647
phase3. Via via4_0 count = 454
phase3. Via via5_0 count = 237
phase3. Via via6_0 count = 0
phase3. Via via7_0 count = 0
phase3. Via via8_0 count = 0
phase3. Via via9_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  111  Alloctr  112  Proc 2048 

Congestion utilization per direction:
Average vertical track utilization   = 15.55 %
Peak    vertical track utilization   = 70.00 %
Average horizontal track utilization =  6.90 %
Peak    horizontal track utilization = 71.43 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  110  Alloctr  111  Proc 2048 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[GR: Done] Total (MB): Used  110  Alloctr  111  Proc 2048 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:13 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used  108  Alloctr  109  Proc 2048 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used  109  Alloctr  110  Proc 2048 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 11502 of 18637


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    7 
[Track Assign: Iteration 0] Total (MB): Used  110  Alloctr  111  Proc 2056 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    7 
[Track Assign: Iteration 1] Total (MB): Used  110  Alloctr  111  Proc 2056 

Number of wires with overlap after iteration 1 = 5838 of 12550


Wire length and via report:
---------------------------
Number of metal1 wires: 813               : 0
Number of metal2 wires: 5750             via1_4: 5482
Number of metal3 wires: 4598             via2_8: 6523
Number of metal4 wires: 792              via3_2: 1383
Number of metal5 wires: 447              via4_0: 670
Number of metal6 wires: 150              via5_0: 238
Number of metal7 wires: 0                via6_0: 0
Number of metal8 wires: 0                via7_0: 0
Number of metal9 wires: 0                via8_0: 0
Number of metal10 wires: 0               via9_0: 0
Total number of wires: 12550             vias: 14296

Total metal1 wire length: 702.8
Total metal2 wire length: 17868.6
Total metal3 wire length: 22124.7
Total metal4 wire length: 7703.5
Total metal5 wire length: 6919.1
Total metal6 wire length: 685.8
Total metal7 wire length: 0.0
Total metal8 wire length: 0.0
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 56004.4

Longest metal1 wire length: 18.8
Longest metal2 wire length: 120.3
Longest metal3 wire length: 134.4
Longest metal4 wire length: 120.1
Longest metal5 wire length: 116.6
Longest metal6 wire length: 23.5
Longest metal7 wire length: 0.0
Longest metal8 wire length: 0.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc    7 
[Track Assign: Done] Total (MB): Used  109  Alloctr  110  Proc 2056 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        execute_INIT_RT     
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used  115  Alloctr  116  Proc 2056 
Total number of nets = 1815, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/144 Partitions, Violations =  0
Routed  2/144 Partitions, Violations =  0
Routed  3/144 Partitions, Violations =  0
Routed  4/144 Partitions, Violations =  0
Routed  5/144 Partitions, Violations =  0
Routed  6/144 Partitions, Violations =  0
Routed  7/144 Partitions, Violations =  1
Routed  8/144 Partitions, Violations =  7
Routed  9/144 Partitions, Violations =  11
Routed  10/144 Partitions, Violations = 11
Routed  11/144 Partitions, Violations = 10
Routed  12/144 Partitions, Violations = 30
Routed  13/144 Partitions, Violations = 27
Routed  14/144 Partitions, Violations = 26
Routed  15/144 Partitions, Violations = 28
Routed  16/144 Partitions, Violations = 28
Routed  17/144 Partitions, Violations = 30
Routed  18/144 Partitions, Violations = 12
Routed  19/144 Partitions, Violations = 14
Routed  20/144 Partitions, Violations = 20
Routed  21/144 Partitions, Violations = 20
Routed  22/144 Partitions, Violations = 20
Routed  23/144 Partitions, Violations = 33
Routed  24/144 Partitions, Violations = 35
Routed  25/144 Partitions, Violations = 43
Routed  26/144 Partitions, Violations = 66
Routed  27/144 Partitions, Violations = 66
Routed  28/144 Partitions, Violations = 66
Routed  29/144 Partitions, Violations = 66
Routed  30/144 Partitions, Violations = 90
Routed  31/144 Partitions, Violations = 94
Routed  32/144 Partitions, Violations = 90
Routed  33/144 Partitions, Violations = 67
Routed  34/144 Partitions, Violations = 79
Routed  35/144 Partitions, Violations = 79
Routed  36/144 Partitions, Violations = 86
Routed  37/144 Partitions, Violations = 86
Routed  38/144 Partitions, Violations = 95
Routed  39/144 Partitions, Violations = 84
Routed  40/144 Partitions, Violations = 91
Routed  41/144 Partitions, Violations = 112
Routed  42/144 Partitions, Violations = 96
Routed  43/144 Partitions, Violations = 101
Routed  44/144 Partitions, Violations = 92
Routed  45/144 Partitions, Violations = 97
Routed  46/144 Partitions, Violations = 97
Routed  47/144 Partitions, Violations = 106
Routed  48/144 Partitions, Violations = 119
Routed  49/144 Partitions, Violations = 109
Routed  50/144 Partitions, Violations = 87
Routed  51/144 Partitions, Violations = 90
Routed  52/144 Partitions, Violations = 91
Routed  53/144 Partitions, Violations = 92
Routed  54/144 Partitions, Violations = 106
Routed  55/144 Partitions, Violations = 112
Routed  56/144 Partitions, Violations = 112
Routed  57/144 Partitions, Violations = 115
Routed  58/144 Partitions, Violations = 140
Routed  59/144 Partitions, Violations = 157
Routed  60/144 Partitions, Violations = 157
Routed  61/144 Partitions, Violations = 163
Routed  62/144 Partitions, Violations = 148
Routed  63/144 Partitions, Violations = 148
Routed  64/144 Partitions, Violations = 137
Routed  65/144 Partitions, Violations = 130
Routed  66/144 Partitions, Violations = 132
Routed  67/144 Partitions, Violations = 132
Routed  68/144 Partitions, Violations = 132
Routed  69/144 Partitions, Violations = 123
Routed  70/144 Partitions, Violations = 91
Routed  71/144 Partitions, Violations = 90
Routed  72/144 Partitions, Violations = 80
Routed  73/144 Partitions, Violations = 79
Routed  74/144 Partitions, Violations = 82
Routed  75/144 Partitions, Violations = 81
Routed  76/144 Partitions, Violations = 87
Routed  77/144 Partitions, Violations = 96
Routed  78/144 Partitions, Violations = 96
Routed  79/144 Partitions, Violations = 96
Routed  80/144 Partitions, Violations = 96
Routed  81/144 Partitions, Violations = 113
Routed  82/144 Partitions, Violations = 101
Routed  83/144 Partitions, Violations = 105
Routed  84/144 Partitions, Violations = 115
Routed  85/144 Partitions, Violations = 114
Routed  86/144 Partitions, Violations = 128
Routed  87/144 Partitions, Violations = 130
Routed  88/144 Partitions, Violations = 109
Routed  89/144 Partitions, Violations = 109
Routed  90/144 Partitions, Violations = 109
Routed  91/144 Partitions, Violations = 108
Routed  92/144 Partitions, Violations = 100
Routed  93/144 Partitions, Violations = 121
Routed  94/144 Partitions, Violations = 112
Routed  95/144 Partitions, Violations = 117
Routed  96/144 Partitions, Violations = 119
Routed  97/144 Partitions, Violations = 125
Routed  98/144 Partitions, Violations = 126
Routed  99/144 Partitions, Violations = 126
Routed  100/144 Partitions, Violations =        126
Routed  101/144 Partitions, Violations =        123
Routed  102/144 Partitions, Violations =        95
Routed  103/144 Partitions, Violations =        96
Routed  104/144 Partitions, Violations =        94
Routed  105/144 Partitions, Violations =        89
Routed  106/144 Partitions, Violations =        78
Routed  107/144 Partitions, Violations =        78
Routed  108/144 Partitions, Violations =        79
Routed  109/144 Partitions, Violations =        79
Routed  110/144 Partitions, Violations =        83
Routed  111/144 Partitions, Violations =        95
Routed  112/144 Partitions, Violations =        90
Routed  113/144 Partitions, Violations =        85
Routed  114/144 Partitions, Violations =        93
Routed  115/144 Partitions, Violations =        84
Routed  116/144 Partitions, Violations =        83
Routed  117/144 Partitions, Violations =        83
Routed  118/144 Partitions, Violations =        78
Routed  119/144 Partitions, Violations =        75
Routed  120/144 Partitions, Violations =        77
Routed  121/144 Partitions, Violations =        76
Routed  122/144 Partitions, Violations =        75
Routed  123/144 Partitions, Violations =        75
Routed  124/144 Partitions, Violations =        75
Routed  125/144 Partitions, Violations =        70
Routed  126/144 Partitions, Violations =        83
Routed  127/144 Partitions, Violations =        77
Routed  128/144 Partitions, Violations =        77
Routed  129/144 Partitions, Violations =        77
Routed  130/144 Partitions, Violations =        77
Routed  131/144 Partitions, Violations =        79
Routed  132/144 Partitions, Violations =        55
Routed  133/144 Partitions, Violations =        55
Routed  134/144 Partitions, Violations =        55
Routed  135/144 Partitions, Violations =        55
Routed  136/144 Partitions, Violations =        53
Routed  137/144 Partitions, Violations =        53
Routed  138/144 Partitions, Violations =        53
Routed  139/144 Partitions, Violations =        53
Routed  140/144 Partitions, Violations =        53
Routed  141/144 Partitions, Violations =        53
Routed  142/144 Partitions, Violations =        53
Routed  143/144 Partitions, Violations =        53
Routed  144/144 Partitions, Violations =        53

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      53
        Diff net spacing : 31
        Diff net via-cut spacing : 2
        Same net spacing : 4
        Same net via-cut spacing : 1
        Short : 11
        Internal-only types : 4

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc   13 
[Iter 0] Total (MB): Used  123  Alloctr  124  Proc 2069 

End DR iteration 0 with 144 parts

Start DR iteration 1: non-uniform partition
Routed  1/26 Partitions, Violations =   47
Routed  2/26 Partitions, Violations =   46
Routed  3/26 Partitions, Violations =   41
Routed  4/26 Partitions, Violations =   36
Routed  5/26 Partitions, Violations =   33
Routed  6/26 Partitions, Violations =   29
Routed  7/26 Partitions, Violations =   25
Routed  8/26 Partitions, Violations =   23
Routed  9/26 Partitions, Violations =   21
Routed  10/26 Partitions, Violations =  19
Routed  11/26 Partitions, Violations =  17
Routed  12/26 Partitions, Violations =  15
Routed  13/26 Partitions, Violations =  13
Routed  14/26 Partitions, Violations =  12
Routed  15/26 Partitions, Violations =  11
Routed  16/26 Partitions, Violations =  10
Routed  17/26 Partitions, Violations =  9
Routed  18/26 Partitions, Violations =  8
Routed  19/26 Partitions, Violations =  7
Routed  20/26 Partitions, Violations =  6
Routed  21/26 Partitions, Violations =  5
Routed  22/26 Partitions, Violations =  4
Routed  23/26 Partitions, Violations =  3
Routed  24/26 Partitions, Violations =  2
Routed  25/26 Partitions, Violations =  1
Routed  26/26 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 1] Stage (MB): Used   14  Alloctr   14  Proc   13 
[Iter 1] Total (MB): Used  123  Alloctr  124  Proc 2069 

End DR iteration 1 with 26 parts

Updating the database ...
Saving cell execute.CEL;1 as execute_INIT_RT_itr1.
execute_INIT_RT_itr1 saved successfully.
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:04 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR] Stage (MB): Used    0  Alloctr    0  Proc   13 
[DR] Total (MB): Used  109  Alloctr  110  Proc 2069 
[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   13 
[DR: Done] Total (MB): Used  109  Alloctr  110  Proc 2069 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    56206 micron
Total Number of Contacts =             13712
Total Number of Wires =                13573
Total Number of PtConns =              6
Total Number of Routed Wires =       13573
Total Routed Wire Length =           56205 micron
Total Number of Routed Contacts =       13712
        Layer      metal1 :       1070 micron
        Layer      metal2 :      17888 micron
        Layer      metal3 :      22206 micron
        Layer      metal4 :       7636 micron
        Layer      metal5 :       6724 micron
        Layer      metal6 :        682 micron
        Layer      metal7 :          0 micron
        Layer      metal8 :          0 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via5_0 :        222
        Via        via4_0 :        633
        Via   via3_2(rot) :       1298
        Via        via2_8 :         43
        Via   via2_8(rot) :       5346
        Via   via2_5(rot) :        690
        Via        via1_4 :       1898
        Via   via1_4(rot) :       3053
        Via        via1_0 :          1
        Via   via1_1(rot) :          1
        Via   via1_3(rot) :          5
        Via        via1_5 :        338
        Via   via1_5(rot) :        184

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 13712 vias)
 
    Layer via1       =  0.00% (0      / 5480    vias)
        Un-optimized = 100.00% (5480    vias)
    Layer via2       =  0.00% (0      / 6079    vias)
        Un-optimized = 100.00% (6079    vias)
    Layer via3       =  0.00% (0      / 1298    vias)
        Un-optimized = 100.00% (1298    vias)
    Layer via4       =  0.00% (0      / 633     vias)
        Un-optimized = 100.00% (633     vias)
    Layer via5       =  0.00% (0      / 222     vias)
        Un-optimized = 100.00% (222     vias)
 
  Total double via conversion rate    =  0.00% (0 / 13712 vias)
 
    Layer via1       =  0.00% (0      / 5480    vias)
    Layer via2       =  0.00% (0      / 6079    vias)
    Layer via3       =  0.00% (0      / 1298    vias)
    Layer via4       =  0.00% (0      / 633     vias)
    Layer via5       =  0.00% (0      / 222     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 13712 vias)
 
    Layer via1       =  0.00% (0      / 5480    vias)
        Un-optimized = 100.00% (5480    vias)
    Layer via2       =  0.00% (0      / 6079    vias)
        Un-optimized = 100.00% (6079    vias)
    Layer via3       =  0.00% (0      / 1298    vias)
        Un-optimized = 100.00% (1298    vias)
    Layer via4       =  0.00% (0      / 633     vias)
        Un-optimized = 100.00% (633     vias)
    Layer via5       =  0.00% (0      / 222     vias)
        Un-optimized = 100.00% (222     vias)
 

Total number of nets = 1815
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Wed May 17 00:14:58 2023
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'execute'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 201 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : execute
Version: T-2022.03-SP3
Date   : Wed May 17 00:14:58 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:              33.00
  Critical Path Length:          4.60
  Critical Path Slack:           1.12
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -1.22
  Total Hold Violation:       -112.76
  No. of Hold Violations:      105.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.88
  Critical Path Slack:           2.79
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:        102
  Leaf Cell Count:               1665
  Buf/Inv Cell Count:             188
  Buf Cell Count:                   4
  Inv Cell Count:                 184
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1560
  Sequential Cell Count:          105
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1591.212003
  Noncombinational Area:   474.809983
  Buf/Inv Area:            106.932001
  Total Buffer Area:             6.38
  Total Inverter Area:         100.55
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       25854.30
  Net YLength        :       27685.13
  -----------------------------------
  Cell Area:              2066.021986
  Design Area:            2066.021986
  Net Length        :        53539.44


  Design Rules
  -----------------------------------
  Total Number of Nets:          1815
  Nets With Violations:             8
  Max Trans Violations:             1
  Max Cap Violations:               0
  Max Fanout Violations:            8
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.09
  -----------------------------------------
  Overall Compile Time:                0.10
  Overall Compile Wall Clock Time:     0.11

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 1.22  TNS: 112.76  Number of Violating Paths: 105

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 1.2175 TNS: 112.7609  Number of Violating Path: 105
ROPT:    Number of DRC Violating Nets: 1
ROPT:    Number of Route Violation: 0 
ROPT:    Running Optimization Stage 1             Wed May 17 00:14:58 2023

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------

Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'execute'

  Extracting RC for design 'execute'

Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: psynopt has abnormally terminated.  (OPT-100)
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Optimization Stage 1 Done             Wed May 17 00:14:59 2023
ROPT:    Running Stage 1 Eco Route             Wed May 17 00:14:59 2023

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:00 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used  100  Alloctr  100  Proc    0 
[ECO: Extraction] Total (MB): Used  103  Alloctr  104  Proc 2069 
Num of eco nets = 1815
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used  101  Alloctr  101  Proc    0 
[ECO: Init] Total (MB): Used  104  Alloctr  105  Proc 2069 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/9 Partitions, Violations =    0
Checked 2/9 Partitions, Violations =    0
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    0
Checked 5/9 Partitions, Violations =    0
Checked 6/9 Partitions, Violations =    0
Checked 7/9 Partitions, Violations =    0
Checked 8/9 Partitions, Violations =    0
Checked 9/9 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  119  Alloctr  120  Proc 2069 

Total Wire Length =                    56206 micron
Total Number of Contacts =             13712
Total Number of Wires =                13565
Total Number of PtConns =              6
Total Number of Routed Wires =       13565
Total Routed Wire Length =           56206 micron
Total Number of Routed Contacts =       13712
        Layer      metal1 :       1070 micron
        Layer      metal2 :      17887 micron
        Layer      metal3 :      22206 micron
        Layer      metal4 :       7636 micron
        Layer      metal5 :       6724 micron
        Layer      metal6 :        682 micron
        Layer      metal7 :          0 micron
        Layer      metal8 :          0 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via5_0 :        222
        Via        via4_0 :        633
        Via   via3_2(rot) :       1298
        Via        via2_8 :         43
        Via   via2_8(rot) :       5346
        Via   via2_5(rot) :        690
        Via        via1_4 :       1898
        Via   via1_4(rot) :       3053
        Via        via1_0 :          1
        Via   via1_1(rot) :          1
        Via   via1_3(rot) :          5
        Via        via1_5 :        338
        Via   via1_5(rot) :        184

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 13712 vias)
 
    Layer via1       =  0.00% (0      / 5480    vias)
        Un-optimized = 100.00% (5480    vias)
    Layer via2       =  0.00% (0      / 6079    vias)
        Un-optimized = 100.00% (6079    vias)
    Layer via3       =  0.00% (0      / 1298    vias)
        Un-optimized = 100.00% (1298    vias)
    Layer via4       =  0.00% (0      / 633     vias)
        Un-optimized = 100.00% (633     vias)
    Layer via5       =  0.00% (0      / 222     vias)
        Un-optimized = 100.00% (222     vias)
 
  Total double via conversion rate    =  0.00% (0 / 13712 vias)
 
    Layer via1       =  0.00% (0      / 5480    vias)
    Layer via2       =  0.00% (0      / 6079    vias)
    Layer via3       =  0.00% (0      / 1298    vias)
    Layer via4       =  0.00% (0      / 633     vias)
    Layer via5       =  0.00% (0      / 222     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 13712 vias)
 
    Layer via1       =  0.00% (0      / 5480    vias)
        Un-optimized = 100.00% (5480    vias)
    Layer via2       =  0.00% (0      / 6079    vias)
        Un-optimized = 100.00% (6079    vias)
    Layer via3       =  0.00% (0      / 1298    vias)
        Un-optimized = 100.00% (1298    vias)
    Layer via4       =  0.00% (0      / 633     vias)
        Un-optimized = 100.00% (633     vias)
    Layer via5       =  0.00% (0      / 222     vias)
        Un-optimized = 100.00% (222     vias)
 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    56206 micron
Total Number of Contacts =             13712
Total Number of Wires =                13565
Total Number of PtConns =              6
Total Number of Routed Wires =       13565
Total Routed Wire Length =           56206 micron
Total Number of Routed Contacts =       13712
        Layer      metal1 :       1070 micron
        Layer      metal2 :      17887 micron
        Layer      metal3 :      22206 micron
        Layer      metal4 :       7636 micron
        Layer      metal5 :       6724 micron
        Layer      metal6 :        682 micron
        Layer      metal7 :          0 micron
        Layer      metal8 :          0 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via5_0 :        222
        Via        via4_0 :        633
        Via   via3_2(rot) :       1298
        Via        via2_8 :         43
        Via   via2_8(rot) :       5346
        Via   via2_5(rot) :        690
        Via        via1_4 :       1898
        Via   via1_4(rot) :       3053
        Via        via1_0 :          1
        Via   via1_1(rot) :          1
        Via   via1_3(rot) :          5
        Via        via1_5 :        338
        Via   via1_5(rot) :        184

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 13712 vias)
 
    Layer via1       =  0.00% (0      / 5480    vias)
        Un-optimized = 100.00% (5480    vias)
    Layer via2       =  0.00% (0      / 6079    vias)
        Un-optimized = 100.00% (6079    vias)
    Layer via3       =  0.00% (0      / 1298    vias)
        Un-optimized = 100.00% (1298    vias)
    Layer via4       =  0.00% (0      / 633     vias)
        Un-optimized = 100.00% (633     vias)
    Layer via5       =  0.00% (0      / 222     vias)
        Un-optimized = 100.00% (222     vias)
 
  Total double via conversion rate    =  0.00% (0 / 13712 vias)
 
    Layer via1       =  0.00% (0      / 5480    vias)
    Layer via2       =  0.00% (0      / 6079    vias)
    Layer via3       =  0.00% (0      / 1298    vias)
    Layer via4       =  0.00% (0      / 633     vias)
    Layer via5       =  0.00% (0      / 222     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 13712 vias)
 
    Layer via1       =  0.00% (0      / 5480    vias)
        Un-optimized = 100.00% (5480    vias)
    Layer via2       =  0.00% (0      / 6079    vias)
        Un-optimized = 100.00% (6079    vias)
    Layer via3       =  0.00% (0      / 1298    vias)
        Un-optimized = 100.00% (1298    vias)
    Layer via4       =  0.00% (0      / 633     vias)
        Un-optimized = 100.00% (633     vias)
    Layer via5       =  0.00% (0      / 222     vias)
        Un-optimized = 100.00% (222     vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used  111  Alloctr  112  Proc 2069 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  111  Alloctr  112  Proc 2069 
[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used  105  Alloctr  106  Proc 2069 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  105  Alloctr  106  Proc 2069 


Finished timing optimization in DR ...


Nets that have been changed:
Total number of changed nets = 0 (out of 1815)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  105  Alloctr  106  Proc 2069 
[ECO: DR] Elapsed real time: 0:00:00 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DR] Stage (MB): Used  102  Alloctr  102  Proc    0 
[ECO: DR] Total (MB): Used  105  Alloctr  106  Proc 2069 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    56206 micron
Total Number of Contacts =             13712
Total Number of Wires =                13565
Total Number of PtConns =              6
Total Number of Routed Wires =       13565
Total Routed Wire Length =           56206 micron
Total Number of Routed Contacts =       13712
        Layer      metal1 :       1070 micron
        Layer      metal2 :      17887 micron
        Layer      metal3 :      22206 micron
        Layer      metal4 :       7636 micron
        Layer      metal5 :       6724 micron
        Layer      metal6 :        682 micron
        Layer      metal7 :          0 micron
        Layer      metal8 :          0 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via5_0 :        222
        Via        via4_0 :        633
        Via   via3_2(rot) :       1298
        Via        via2_8 :         43
        Via   via2_8(rot) :       5346
        Via   via2_5(rot) :        690
        Via        via1_4 :       1898
        Via   via1_4(rot) :       3053
        Via        via1_0 :          1
        Via   via1_1(rot) :          1
        Via   via1_3(rot) :          5
        Via        via1_5 :        338
        Via   via1_5(rot) :        184

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 13712 vias)
 
    Layer via1       =  0.00% (0      / 5480    vias)
        Un-optimized = 100.00% (5480    vias)
    Layer via2       =  0.00% (0      / 6079    vias)
        Un-optimized = 100.00% (6079    vias)
    Layer via3       =  0.00% (0      / 1298    vias)
        Un-optimized = 100.00% (1298    vias)
    Layer via4       =  0.00% (0      / 633     vias)
        Un-optimized = 100.00% (633     vias)
    Layer via5       =  0.00% (0      / 222     vias)
        Un-optimized = 100.00% (222     vias)
 
  Total double via conversion rate    =  0.00% (0 / 13712 vias)
 
    Layer via1       =  0.00% (0      / 5480    vias)
    Layer via2       =  0.00% (0      / 6079    vias)
    Layer via3       =  0.00% (0      / 1298    vias)
    Layer via4       =  0.00% (0      / 633     vias)
    Layer via5       =  0.00% (0      / 222     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 13712 vias)
 
    Layer via1       =  0.00% (0      / 5480    vias)
        Un-optimized = 100.00% (5480    vias)
    Layer via2       =  0.00% (0      / 6079    vias)
        Un-optimized = 100.00% (6079    vias)
    Layer via3       =  0.00% (0      / 1298    vias)
        Un-optimized = 100.00% (1298    vias)
    Layer via4       =  0.00% (0      / 633     vias)
        Un-optimized = 100.00% (633     vias)
    Layer via5       =  0.00% (0      / 222     vias)
        Un-optimized = 100.00% (222     vias)
 

Total number of nets = 1815
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    56206 micron
Total Number of Contacts =             13712
Total Number of Wires =                13565
Total Number of PtConns =              6
Total Number of Routed Wires =       13565
Total Routed Wire Length =           56206 micron
Total Number of Routed Contacts =       13712
        Layer      metal1 :       1070 micron
        Layer      metal2 :      17887 micron
        Layer      metal3 :      22206 micron
        Layer      metal4 :       7636 micron
        Layer      metal5 :       6724 micron
        Layer      metal6 :        682 micron
        Layer      metal7 :          0 micron
        Layer      metal8 :          0 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via5_0 :        222
        Via        via4_0 :        633
        Via   via3_2(rot) :       1298
        Via        via2_8 :         43
        Via   via2_8(rot) :       5346
        Via   via2_5(rot) :        690
        Via        via1_4 :       1898
        Via   via1_4(rot) :       3053
        Via        via1_0 :          1
        Via   via1_1(rot) :          1
        Via   via1_3(rot) :          5
        Via        via1_5 :        338
        Via   via1_5(rot) :        184

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 13712 vias)
 
    Layer via1       =  0.00% (0      / 5480    vias)
        Un-optimized = 100.00% (5480    vias)
    Layer via2       =  0.00% (0      / 6079    vias)
        Un-optimized = 100.00% (6079    vias)
    Layer via3       =  0.00% (0      / 1298    vias)
        Un-optimized = 100.00% (1298    vias)
    Layer via4       =  0.00% (0      / 633     vias)
        Un-optimized = 100.00% (633     vias)
    Layer via5       =  0.00% (0      / 222     vias)
        Un-optimized = 100.00% (222     vias)
 
  Total double via conversion rate    =  0.00% (0 / 13712 vias)
 
    Layer via1       =  0.00% (0      / 5480    vias)
    Layer via2       =  0.00% (0      / 6079    vias)
    Layer via3       =  0.00% (0      / 1298    vias)
    Layer via4       =  0.00% (0      / 633     vias)
    Layer via5       =  0.00% (0      / 222     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 13712 vias)
 
    Layer via1       =  0.00% (0      / 5480    vias)
        Un-optimized = 100.00% (5480    vias)
    Layer via2       =  0.00% (0      / 6079    vias)
        Un-optimized = 100.00% (6079    vias)
    Layer via3       =  0.00% (0      / 1298    vias)
        Un-optimized = 100.00% (1298    vias)
    Layer via4       =  0.00% (0      / 633     vias)
        Un-optimized = 100.00% (633     vias)
    Layer via5       =  0.00% (0      / 222     vias)
        Un-optimized = 100.00% (222     vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 0 nets
[ECO: End] Elapsed real time: 0:00:00 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    3  Alloctr    3  Proc 2069 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Wed May 17 00:14:59 2023
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'execute'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 201 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : execute
Version: T-2022.03-SP3
Date   : Wed May 17 00:14:59 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:              33.00
  Critical Path Length:          4.60
  Critical Path Slack:           1.12
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -1.22
  Total Hold Violation:       -112.76
  No. of Hold Violations:      105.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.88
  Critical Path Slack:           2.79
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:        102
  Leaf Cell Count:               1665
  Buf/Inv Cell Count:             188
  Buf Cell Count:                   4
  Inv Cell Count:                 184
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1560
  Sequential Cell Count:          105
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1591.212003
  Noncombinational Area:   474.809983
  Buf/Inv Area:            106.932001
  Total Buffer Area:             6.38
  Total Inverter Area:         100.55
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       25854.30
  Net YLength        :       27685.13
  -----------------------------------
  Cell Area:              2066.021986
  Design Area:            2066.021986
  Net Length        :        53539.44


  Design Rules
  -----------------------------------
  Total Number of Nets:          1815
  Nets With Violations:             8
  Max Trans Violations:             1
  Max Cap Violations:               0
  Max Fanout Violations:            8
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.09
  -----------------------------------------
  Overall Compile Time:                0.10
  Overall Compile Wall Clock Time:     0.11

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 1.22  TNS: 112.76  Number of Violating Paths: 105

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 1.2175 TNS: 112.7609  Number of Violating Path: 105
ROPT:    Number of DRC Violating Nets: 1
ROPT:    Number of Route Violation: 0 
# Remove the blockage you created before clockopt
remove_routing_blockage [get_routing_blockage -type metal]
Warning: No route_guide objects matched '*' (SEL-004)
Warning: no patterns specified for remove routing blockage (MWUI-203)
remove_routing_blockage [get_routing_blockage -type via]
Warning: No route_guide objects matched '*' (SEL-004)
Warning: no patterns specified for remove routing blockage (MWUI-203)
# Insert filler
insert_stdcell_filler \
   -cell_with_metal $FILL_CELLS \
   -connect_to_power VDD \
   -connect_to_ground VSS \
   -respect_keepout
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 6 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    8313 placeable cells
    0 cover cells
    252 IO cells/pins
    201 fixed core/macro cells
    8766 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 98 horizontal rows
    598 pre-routes for placement blockage/checking
    598 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
    tracks of layer 3 are not even
    tracks of layer 6 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = horizontal
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 98 row segments
  Processing filler cells...
WARNING : cell <FILLCELL_X32> is not of std filler cell subtype
WARNING : cell <FILLCELL_X16> is not of std filler cell subtype
WARNING : cell <FILLCELL_X8> is not of std filler cell subtype
WARNING : cell <FILLCELL_X4> is not of std filler cell subtype
WARNING : cell <FILLCELL_X2> is not of std filler cell subtype
WARNING : cell <FILLCELL_X1> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <FILLCELL_X32> and connecting PG nets...
    0 filler cells with master <FILLCELL_X32> were inserted
Filling cell with master <FILLCELL_X16> and connecting PG nets...
    0 filler cells with master <FILLCELL_X16> were inserted
Filling cell with master <FILLCELL_X8> and connecting PG nets...
    0 filler cells with master <FILLCELL_X8> were inserted
Filling cell with master <FILLCELL_X4> and connecting PG nets...
    0 filler cells with master <FILLCELL_X4> were inserted
Filling cell with master <FILLCELL_X2> and connecting PG nets...
    0 filler cells with master <FILLCELL_X2> were inserted
Filling cell with master <FILLCELL_X1> and connecting PG nets...
    0 filler cells with master <FILLCELL_X1> were inserted
=== End of Filler Cell Insertion ===


Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-turn_off_double_pattern                                :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  111  Alloctr  111  Proc 2069 
Warning: 7 standard cell PG pins connected to net NULL and not PG. (ZRT-416)

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 0
Partition 2, Fillers with Violations = 0
Partition 3, Fillers with Violations = 0
Partition 4, Fillers with Violations = 0
Partition 5, Fillers with Violations = 0
Partition 6, Fillers with Violations = 0
Partition 7, Fillers with Violations = 0
Partition 8, Fillers with Violations = 0
Partition 9, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:00 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Removing Filler Cells] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End Removing Filler Cells] Total (MB): Used  113  Alloctr  113  Proc 2069 
Updating the database ...
Deleted 0 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
# Connect PG
derive_pg_connection -power_net VDD -power_pin VDD -ground_net VSS -ground_pin VSS
Information: connected 7 power ports and 7 ground ports
verify_pg_nets
Cell execute.err existed already. Delete it ...
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
# Check LVS/DRC
# ==========================================================================
verify_zrt_route
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 1815, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 1815 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  104  Alloctr  104  Proc 2069 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/9 Partitions, Violations =    0
Checked 2/9 Partitions, Violations =    0
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    0
Checked 5/9 Partitions, Violations =    0
Checked 6/9 Partitions, Violations =    0
Checked 7/9 Partitions, Violations =    0
Checked 8/9 Partitions, Violations =    0
Checked 9/9 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  119  Alloctr  120  Proc 2069 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    56206 micron
Total Number of Contacts =             13712
Total Number of Wires =                13565
Total Number of PtConns =              6
Total Number of Routed Wires =       13565
Total Routed Wire Length =           56206 micron
Total Number of Routed Contacts =       13712
        Layer      metal1 :       1070 micron
        Layer      metal2 :      17887 micron
        Layer      metal3 :      22206 micron
        Layer      metal4 :       7636 micron
        Layer      metal5 :       6724 micron
        Layer      metal6 :        682 micron
        Layer      metal7 :          0 micron
        Layer      metal8 :          0 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via5_0 :        222
        Via        via4_0 :        633
        Via   via3_2(rot) :       1298
        Via        via2_8 :         43
        Via   via2_8(rot) :       5346
        Via   via2_5(rot) :        690
        Via        via1_4 :       1898
        Via   via1_4(rot) :       3053
        Via        via1_0 :          1
        Via   via1_1(rot) :          1
        Via   via1_3(rot) :          5
        Via        via1_5 :        338
        Via   via1_5(rot) :        184

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 13712 vias)
 
    Layer via1       =  0.00% (0      / 5480    vias)
        Un-optimized = 100.00% (5480    vias)
    Layer via2       =  0.00% (0      / 6079    vias)
        Un-optimized = 100.00% (6079    vias)
    Layer via3       =  0.00% (0      / 1298    vias)
        Un-optimized = 100.00% (1298    vias)
    Layer via4       =  0.00% (0      / 633     vias)
        Un-optimized = 100.00% (633     vias)
    Layer via5       =  0.00% (0      / 222     vias)
        Un-optimized = 100.00% (222     vias)
 
  Total double via conversion rate    =  0.00% (0 / 13712 vias)
 
    Layer via1       =  0.00% (0      / 5480    vias)
    Layer via2       =  0.00% (0      / 6079    vias)
    Layer via3       =  0.00% (0      / 1298    vias)
    Layer via4       =  0.00% (0      / 633     vias)
    Layer via5       =  0.00% (0      / 222     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 13712 vias)
 
    Layer via1       =  0.00% (0      / 5480    vias)
        Un-optimized = 100.00% (5480    vias)
    Layer via2       =  0.00% (0      / 6079    vias)
        Un-optimized = 100.00% (6079    vias)
    Layer via3       =  0.00% (0      / 1298    vias)
        Un-optimized = 100.00% (1298    vias)
    Layer via4       =  0.00% (0      / 633     vias)
        Un-optimized = 100.00% (633     vias)
    Layer via5       =  0.00% (0      / 222     vias)
        Un-optimized = 100.00% (222     vias)
 


Verify Summary:

Total number of nets = 1815, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

verify_lvs -ignore_min_area
Create error cell execute_lvs.err ...

-- LVS START : --
Process layer 0  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 1  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 2  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 3  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 4  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 5  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 6  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 7  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 8  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 9  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 10  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 11  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 12  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 13  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 14  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 15  Elapsed =    0:00:00, CPU =    0:00:00
ERROR : OUTPUT PortInst rs2_data_o_reg_15_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst rs2_data_o_reg_13_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst rs2_data_o_reg_11_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst rs2_data_o_reg_5_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst rs2_data_o_reg_3_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst rs2_data_o_reg_2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst rd_addr_o_reg_2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst rd_addr_o_reg_1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst wbsel_o_reg_1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst wbsel_o_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst alu_out_reg_25_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst alu_out_reg_23_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst alu_out_reg_27_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst alu_out_reg_21_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst alu_out_reg_22_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst alu_out_reg_19_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst alu_out_reg_18_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst alu_out_reg_16_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst alu_out_reg_11_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst alu_out_reg_9_ QN doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00
Update error cell ...
1
verify_lvs -ignore_floating_port

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00
Update error cell ...
1
# GENERATE RESULT FILES
# ==========================================================================
save_mw_cel -as ${design_name}_finished
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute . (MWDC-290)

  Linking design 'execute'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               execute.CEL, etc
  NangateOpenCellLibrary (library)
                              /homes/gbeatty3/ee478/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library)
                              /homes/gbeatty3/ee478/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library)
                              /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (28000 30800) (307680 305200) is different from CEL Core Area (28000 28000) (307680 308000).
Warning: Layer metal2 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer metal3 preferred routing direction is defined as V in design(CEL), but in library it's defined as H. (PSYN-485)
Warning: Layer metal4 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer metal5 preferred routing direction is defined as V in design(CEL), but in library it's defined as H. (PSYN-485)
Warning: Layer metal6 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer metal7 preferred routing direction is defined as V in design(CEL), but in library it's defined as H. (PSYN-485)
Warning: Layer metal8 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.
Information: Saved design named execute_finished. (UIG-5)
1
source ${SCRIPTS_DIR}/generate.tcl -echo
##########################################################
################### GENERATE COLLATERAL ##################
##########################################################
# Case sensitive (avoid issues with spice)
define_name_rules STANDARD -case
change_names -rules STANDARD
Information: Updating database...
Information: Updating top database 'execute.CEL;1'. (MWDC-255)
# Verilog
write_verilog ./$results/$design_name.apr.v \
    -pg \
    -unconnected_ports \
    -no_core_filler_cells \
    -diode_ports \
    -supply_statement "none"
Generating description for top level cell.
Processing module alu
Processing module execute
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
# Verilog with no power grid or physical cells (aside from tie cells)
write_verilog ./$results/$design_name.apr_no_phys_pwr.v \
    -no_pg \
    -unconnected_ports \
    -no_core_filler_cells \
    -force_no_output_references "$TAP_CELLS $FILL_CELLS"
Generating description for top level cell.
Processing module alu
Processing module execute
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
-diode_ports \
    -supply_statement "none"
Error: unknown command '-diode_ports' (CMD-005)
# SDF
write_sdf -context verilog -version 1.2 ./$results/$design_name.apr.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/projects/ee478.2023spr/gbeatty3/OoO_Processor/in-order/execute/sapr/apr/results/execute.apr.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
# SDC
write_sdc -version 1.7 -nosplit $results/$design_name.apr.sdc
#DEF
write_def -lef may_need_for_rotated_vias.lef \
          -output "./$results/$design_name.def"\
          -all_vias
Begin writing incremental LEF file.

Completed writing LEF file
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS 1000/8514 (DDEFW-015)
Information: Completed COMPONENTS 2000/8514 (DDEFW-015)
Information: Completed COMPONENTS 3000/8514 (DDEFW-015)
Information: Completed COMPONENTS 4000/8514 (DDEFW-015)
Information: Completed COMPONENTS 5000/8514 (DDEFW-015)
Information: Completed COMPONENTS 6000/8514 (DDEFW-015)
Information: Completed COMPONENTS 7000/8514 (DDEFW-015)
Information: Completed COMPONENTS 8000/8514 (DDEFW-015)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS 1000/1813 (DDEFW-015)
Information: Completed NETS section  (DDEFW-016)
DEF output completed
##########################################################
################### GENERATE REPORTS #####################
##########################################################
# Timing
check_timing > "./$reports/check_timing.rpt"
report_constraints -all_violators -verbose -nosplit > "./$reports/constraints.rpt"
report_timing -path end  -delay max -max_paths 200 -nosplit > "./$reports/paths.max.rpt"
report_timing -path full -delay max -max_paths 50  -nosplit > "./$reports/full_paths.max.rpt"
report_timing -path end  -delay min -max_paths 200 -nosplit > "./$reports/paths.min.rpt"
report_timing -path full -delay min -max_paths 50  -nosplit > "./$reports/full_paths.min.rpt"
# Area
report_area -physical -hier -nosplit > "./$reports/area.rpt"
# Power and backannotation
report_power -verbose -hier -nosplit > "./$reports/power.hier.rpt"
report_power -verbose -nosplit > "./$reports/power.rpt"
report_saif -hier > "./$reports/saif_anno.rpt"
report_saif -missing >> "./$reports/saif_anno.rpt"
# Floorplanning and placement
report_fp_placement > "./$reports/placement.rpt"
# Clocking
report_clock_tree -nosplit > "./$reports/clocktree.rpt"
# QoR
report_qor -nosplit > "./$reports/qor.rpt"
# REPORT DRCS AS POPUP WINDOW
# ==========================================================================
source ${SCRIPTS_DIR}/report_drcs.tcl -echo
######################################################################
# © 2014 Synopsys, Inc.  All rights reserved.             
#                                                                  
# This script is proprietary and confidential information of        
# Synopsys, Inc. and may be used and disclosed only as authorized   
# per your agreement with Synopsys, Inc. controlling such use and   
# disclosure.                                                       
#                                                                   
######################################################################
#
# Version 1.0: Date created 11/7/2013
#  Report DRCs in table format. 
#  Select DRCs to report by layer and/or type
#  Highlight reported DRCs by specified color 
#
# Version 1.1: Date created 11/15/2013
#  Added -ignore_type & -ignore_layer options
#
# Version 1.2: Date created 11/17/2013
#  Filter DRCs by layer_number instead of layer
#  to avoid wrong reporting due to pattern matches
#
######################################################################
proc report_drc {args} {
        set begin [clock seconds]
        parse_proc_arguments -args $args results
        
        # Find the drc_types to report
        if {[info exists results(-type)]} {
                set drc(types) $results(-type)
        } else {
                set drc(types) [list_drc_error_types]
        }

        # If -ignore_type flag is present, remove those from list
        if {[info exists results(-ignore_type)]} {
                foreach type $results(-ignore_type) {
                        set remove [lsearch $drc(types) $type]
                        set drc(types) [lreplace $drc(types) $remove $remove]
                }
        }
        
        # Find the routing layers to report
        if {[info exists results(-layer)]} {
                set drc(layers) $results(-layer)
        } else {
                # Convert collection of all routing layers to list
                set drc(layers) [collection_to_list -name_only -no_braces [get_layers -filter is_routing_layer]]
        }

        # If -ignore_layer flag is present, remove those from list
        if {[info exists results(-ignore_layer)]} {
                foreach layer $results(-ignore_layer) {
                        set remove [lsearch $drc(layers) $layer]
                        set drc(layers) [lreplace $drc(layers) $remove $remove]
                }
        }

        if {[info exists results(-add_to_highlight)] && ![info exists results(-highlight)]} {
                echo "\nWarning: add_to_highlight should be used in conjunction with highlight"
        } 

        # Default highlight color is set to red
        if {[info exists results(-color)]} { set color $results(-color)} else {set color red}

        # Default error cell is set to "Detail Route"
        if {[info exists results(-err_cell)]} { set err_cell $results(-err_cell)} else {set err_cell "Detail Route"}

        # Start the error browser and set it to highlight mode.
        if {[info exists results(-highlight)]} {
                start_gui
                gui_unload_error_cel
                gui_load_error_cel -error_cel_type $err_cell
                gui_error_browser -show
                gui_set_current_errors -data_name $err_cell
                gui_set_error_browser_option -dim true -show_mode highlighted
                # Clear the highlighted DRCs unless -add_to_highlight is specified
                if {[info exists results(-add_to_highlight)]} { } else {gui_change_error_highlight -remove -all_visible}
        }

        if {[llength $drc(types)] > 0} {
                #Initialize the array drc to 0
                set stlen 0
                foreach type $drc(types) {
                        foreach layer $drc(layers) {
                                set drc($type,$layer) 0
                                set total($layer) 0
                        }
                        set total($type) 0
                        if {[string length $type] > $stlen} {set stlen [string length $type]}
                }

                # Populate DRCs per layer/type
                foreach type $drc(types) {
                        foreach layer $drc(layers) {
                                set layer_number [get_attribute [get_layer $layer] layer_number]
                                set drc_count [sizeof_collection [get_drc_error -filter "type==\"$type\" && layer_numbers=~*$layer_number*" -quiet]]
                                set drc($type,$layer) $drc_count
                                if {[info exists results(-highlight)]} {
                                        # Select the errors and then highlight selected errors, then clear selected errors
                                        gui_set_selected_errors -add [get_drc_error -filter "type==\"$type\" && layer_numbers=~*$layer_number*" -quiet]
                                        gui_change_error_highlight -add -color $color -selected
                                        gui_clear_selected_errors
                                }
                        }
                }
        
                # Find totals per type and per layer and overall total
                foreach type $drc(types) {
                        set total($type) [sizeof_collection [get_drc_error -filter "type==\"$type\"" -quiet]]
                }
                foreach layer $drc(layers) {
                        set layer_number [get_attribute [get_layer $layer] layer_number]
                        set total($layer) [sizeof_collection [get_drc_error -filter "layer_numbers=~*$layer_number*" -quiet]]
                }
                set total(all) [sizeof_collection [get_drc_errors]]

                # Print out Layer list header
                set layer_count 0
                echo ""
                echo -n [format "%${stlen}s |" ""]
                foreach layer $drc(layers) {
                        if {$total($layer) > 0} {echo -n [format "%6s" $layer]; incr layer_count}
                }
                echo [format " |%6s" "TOTAL"]
                set sep [string repeat "-" [expr $stlen + [expr [expr $layer_count + 2] * 6]]]; echo $sep

                # Print the DRC table. If any row/column totals 0, do not print
                foreach type $drc(types) {
                        if {$total($type) > 0} {
                        echo -n [format "%${stlen}s |" $type]  
                                foreach layer $drc(layers) {
                                        if {$total($layer) > 0} {
                                                if {$drc($type,$layer) > 0} {
                                                        echo -n [format "%6d" $drc($type,$layer)]
                                                } else {echo -n [format "%6s" "-"]}
                                        }
                                }
                        echo -n [format " |%6d" $total($type)]
                        echo ""
                        }
                }
                echo $sep
                echo -n [format "%${stlen}s |" "TOTAL"]
                foreach layer $drc(layers) {
                        if {$total($layer) > 0} {
                        echo -n [format "%6d" $total($layer)]
                        }
                }

                # Do not report total if following flags are passed
                if {![info exists results(-type)] && ![info exists results(-layer)] && ![info exists results(-ignore_type)]  && ![info exists results(-ignore_layer)]} {
                        echo [format " |%6d" $total(all)]
                } else {echo " |"}
        } else {
                echo "\n#################\nNo DRCs to report\n#################\n"
        }

        set end [clock seconds]
        echo [format "\nElapsed time : %20d Seconds" [expr $end - $begin]]
}
define_proc_attributes report_drc \
        -info "Report/Highlight routing DRCs by Layer and/or DRC_type\n" \
        -define_args {
                {-layer "Layer list on which to report DRC. eg: -layer {{metal2} {metal7}} " layer list optional}
                {-type "List of DRC types to report. eg: -type {{Short} {Less than NDR width}} " type list optional}
                {-ignore_layer "Layers to ignore. eg: -ignore_layer {{metal2} {metal7}} " ignore_layer list optional}
                {-ignore_type "DRCs to ignore. eg: -ignore_type {{Short} {Less than NDR width} {Macro pin connection by offset}} " ignore_type list optional}
                {-highlight "Highlight reported DRCs in the GUI" "" boolean optional}
                {-color "Highlight color. Default: red. eg: green" color string optional}
                {-add_to_highlight "Add to already highlighted DRCs in the GUI" "" boolean optional}
                {-err_cell "Err cell from which to report DRC. Default: {Detail Router}"  err_cell string optional}
        }
report_drc -highlight -color green
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 

#################
No DRCs to report
#################


Elapsed time :                    3 Seconds
start_gui
