; MinZ generated code
; Generated: 2025-07-28 08:45:58


; Code section
    ORG $8000

; Using hierarchical register allocation (physical → shadow → memory)

; Function: ...examples.arithmetic_demo.test_arithmetic
...examples.arithmetic_demo.test_arithmetic:
; Using stack-based locals (IX+offset)
    PUSH IX
    LD IX, SP
    LD HL, -13
    ADD HL, SP
    LD SP, HL
    ; Load parameters from registers
    ; r2 = 5
    LD A, 5
    LD ($F004), A     ; Virtual register 2 to memory
    ; store , r2
    LD HL, ($F004)    ; Virtual register 2 from memory
    LD (IX-1), L
    LD (IX+0), H
    ; r4 = 6
    LD A, 6
    LD ($F008), A     ; Virtual register 4 to memory
    ; store , r4
    LD HL, ($F008)    ; Virtual register 4 from memory
    LD (IX-2), L
    LD (IX-1), H
    ; r6 = load a
    LD L, (IX-1)
    LD H, (IX+0)
    LD ($F00C), HL    ; Virtual register 6 to memory
    ; r7 = load b
    LD L, (IX-2)
    LD H, (IX-1)
    LD ($F00E), HL    ; Virtual register 7 to memory
    ; r8 = r6 * r7
    ; 8-bit multiplication
    LD A, ($F00C)     ; Virtual register 6 from memory
    LD B, A       ; B = multiplicand
    LD A, ($F00E)     ; Virtual register 7 from memory
    LD C, A       ; C = multiplier
    LD HL, 0      ; HL = result
    LD A, C
    OR A          ; Check if multiplier is 0
    JR Z, .mul_done_0
.mul_loop_0:
    LD D, 0
    LD E, B
    ADD HL, DE    ; Add multiplicand to result
    DEC C
    JR NZ, .mul_loop_0
.mul_done_0:
    LD ($F010), HL    ; Virtual register 8 to memory
    ; store , r8
    LD HL, ($F010)    ; Virtual register 8 from memory
    LD (IX-3), L
    LD (IX-2), H
    ; r10 = 20
    LD A, 20
    LD ($F014), A     ; Virtual register 10 to memory
    ; store , r10
    LD HL, ($F014)    ; Virtual register 10 from memory
    LD (IX-4), L
    LD (IX-3), H
    ; r12 = 4
    LD A, 4
    LD ($F018), A     ; Virtual register 12 to memory
    ; store , r12
    LD HL, ($F018)    ; Virtual register 12 from memory
    LD (IX-5), L
    LD (IX-4), H
    ; r14 = load c
    LD L, (IX-4)
    LD H, (IX-3)
    LD ($F01C), HL    ; Virtual register 14 to memory
    ; r15 = load d
    LD L, (IX-5)
    LD H, (IX-4)
    ; r16 = r14 / r15
    ; 8-bit division
    LD A, ($F01C)     ; Virtual register 14 from memory
    LD D, A       ; D = dividend
    LD A, B
    LD E, A       ; E = divisor
    OR A          ; Check for divide by zero
    JR Z, .div_by_zero_1
    LD B, 0       ; B = quotient
    LD A, D       ; A = remainder
.div_loop_1:
    CP E          ; Compare remainder with divisor
    JR C, .div_done_1
    SUB E         ; Subtract divisor
    INC B         ; Increment quotient
    JR .div_loop_1
.div_by_zero_1:
    LD B, 0       ; Return 0 for divide by zero
.div_done_1:
    LD L, B       ; Result in L
    LD H, 0
    LD ($F020), HL    ; Virtual register 16 to memory
    ; store , r16
    LD HL, ($F020)    ; Virtual register 16 from memory
    LD (IX-6), L
    LD (IX-5), H
    ; r18 = 17
    LD A, 17
    LD C, A         ; Store to physical register C
    ; store , r18
    LD (IX-7), L
    LD (IX-6), H
    ; r20 = 5
    LD A, 5
    LD E, A         ; Store to physical register E
    ; store , r20
    LD (IX-8), L
    LD (IX-7), H
    ; r22 = load e
    LD L, (IX-7)
    LD H, (IX-6)
    ; r23 = load f
    LD L, (IX-8)
    LD H, (IX-7)
    ; unknown op 37
    ; 8-bit modulo
    LD A, D
    LD D, A       ; D = dividend
    EXX               ; Switch to shadow registers
    LD A, C'         ; From shadow C'
    EXX               ; Switch back to main registers
    LD E, A       ; E = divisor
    OR A          ; Check for divide by zero
    JR Z, .mod_by_zero_2
    LD A, D       ; A = dividend
.mod_loop_2:
    CP E          ; Compare with divisor
    JR C, .mod_done_2
    SUB E         ; Subtract divisor
    JR .mod_loop_2
.mod_by_zero_2:
    LD A, 0       ; Return 0 for modulo by zero
.mod_done_2:
    LD L, A       ; Result (remainder) in L
    LD H, 0
    ; store , r24
    LD (IX-9), L
    LD (IX-8), H
    ; r26 = 3
    LD A, 3
    LD H, A         ; Store to physical register H
    ; store , r26
    LD (IX-10), L
    LD (IX-9), H
    ; r28 = load g
    LD L, (IX-10)
    LD H, (IX-9)
    LD ($F038), HL    ; Virtual register 28 to memory
    ; r29 = 2
    LD A, 2
    ; Register 29 already in A
    ; unknown op 45
    ; Shift left
    LD A, ($F038)     ; Virtual register 28 from memory
    LD B, A       ; B = value to shift
    ; Register 29 already in A
    LD C, A       ; C = shift count
    LD A, B       ; A = value
    OR A          ; Clear carry
    JR Z, .shl_done_3
    LD B, C       ; B = counter
.shl_loop_3:
    DEC B
    JP M, .shl_done_3
    SLA A         ; Shift left, 0 into bit 0
    JR .shl_loop_3
.shl_done_3:
    LD L, A
    LD H, 0
    ; store , r30
    LD (IX-11), L
    LD (IX-10), H
    ; r32 = 12
    LD A, 12
    LD ($F040), A     ; Virtual register 32 to memory
    ; store , r32
    LD HL, ($F040)    ; Virtual register 32 from memory
    LD (IX-12), L
    LD (IX-11), H
    ; r34 = load h
    LD L, (IX-12)
    LD H, (IX-11)
    ; r35 = 2
    LD A, 2
    EXX               ; Switch to shadow registers
    LD E', A         ; Store to shadow E'
    EXX               ; Switch back to main registers
    ; unknown op 46
    ; Shift right
    LD A, L
    LD B, A       ; B = value to shift
    EXX               ; Switch to shadow registers
    LD A, E'         ; From shadow E'
    EXX               ; Switch back to main registers
    LD C, A       ; C = shift count
    LD A, B       ; A = value
    OR A          ; Clear carry
    JR Z, .shr_done_4
    LD B, C       ; B = counter
.shr_loop_4:
    DEC B
    JP M, .shr_done_4
    SRL A         ; Shift right, 0 into bit 7
    JR .shr_loop_4
.shr_done_4:
    LD L, A
    LD H, 0
    ; store , r36
    LD (IX-13), L
    LD (IX-12), H
    ; return
    LD SP, IX
    POP IX
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: ...examples.arithmetic_demo.main
...examples.arithmetic_demo.main:
; IsSMCDefault=true, IsSMCEnabled=true
; Using absolute addressing for locals (SMC style)
    ; return
    RET

    END main
