{"Source Block": ["hdl/library/common/up_xfer_status.v@60:70@HdlIdDef", "  reg             d_xfer_state = 'd0;\n  reg     [ 5:0]  d_xfer_count = 'd0;\n  reg             d_xfer_toggle = 'd0;\n  reg     [DW:0]  d_xfer_data = 'd0;\n  reg     [DW:0]  d_acc_data = 'd0;\n  reg             up_xfer_toggle_m1 = 'd0;\n  reg             up_xfer_toggle_m2 = 'd0;\n  reg             up_xfer_toggle_m3 = 'd0;\n  reg             up_xfer_toggle = 'd0;\n\n  // internal signals\n"], "Clone Blocks": [["hdl/library/common/up_xfer_cntrl.v@63:73", "  reg             up_xfer_toggle = 'd0;\n  reg     [DW:0]  up_xfer_data = 'd0;\n  reg             d_xfer_toggle_m1 = 'd0;\n  reg             d_xfer_toggle_m2 = 'd0;\n  reg             d_xfer_toggle_m3 = 'd0;\n  reg             d_xfer_toggle = 'd0;\n\n  // internal signals\n\n  wire            up_xfer_enable_s;\n  wire            d_xfer_toggle_s;\n"], ["hdl/library/common/up_xfer_status.v@57:67", "\n  reg             d_xfer_state_m1 = 'd0;\n  reg             d_xfer_state_m2 = 'd0;\n  reg             d_xfer_state = 'd0;\n  reg     [ 5:0]  d_xfer_count = 'd0;\n  reg             d_xfer_toggle = 'd0;\n  reg     [DW:0]  d_xfer_data = 'd0;\n  reg     [DW:0]  d_acc_data = 'd0;\n  reg             up_xfer_toggle_m1 = 'd0;\n  reg             up_xfer_toggle_m2 = 'd0;\n  reg             up_xfer_toggle_m3 = 'd0;\n"], ["hdl/library/common/up_xfer_cntrl.v@60:70", "  reg             up_xfer_state_m2 = 'd0;\n  reg             up_xfer_state = 'd0;\n  reg     [ 5:0]  up_xfer_count = 'd0;\n  reg             up_xfer_toggle = 'd0;\n  reg     [DW:0]  up_xfer_data = 'd0;\n  reg             d_xfer_toggle_m1 = 'd0;\n  reg             d_xfer_toggle_m2 = 'd0;\n  reg             d_xfer_toggle_m3 = 'd0;\n  reg             d_xfer_toggle = 'd0;\n\n  // internal signals\n"], ["hdl/library/common/up_xfer_status.v@56:66", "  // internal registers\n\n  reg             d_xfer_state_m1 = 'd0;\n  reg             d_xfer_state_m2 = 'd0;\n  reg             d_xfer_state = 'd0;\n  reg     [ 5:0]  d_xfer_count = 'd0;\n  reg             d_xfer_toggle = 'd0;\n  reg     [DW:0]  d_xfer_data = 'd0;\n  reg     [DW:0]  d_acc_data = 'd0;\n  reg             up_xfer_toggle_m1 = 'd0;\n  reg             up_xfer_toggle_m2 = 'd0;\n"], ["hdl/library/common/up_xfer_cntrl.v@59:69", "  reg             up_xfer_state_m1 = 'd0;\n  reg             up_xfer_state_m2 = 'd0;\n  reg             up_xfer_state = 'd0;\n  reg     [ 5:0]  up_xfer_count = 'd0;\n  reg             up_xfer_toggle = 'd0;\n  reg     [DW:0]  up_xfer_data = 'd0;\n  reg             d_xfer_toggle_m1 = 'd0;\n  reg             d_xfer_toggle_m2 = 'd0;\n  reg             d_xfer_toggle_m3 = 'd0;\n  reg             d_xfer_toggle = 'd0;\n\n"], ["hdl/library/common/up_xfer_status.v@61:71", "  reg     [ 5:0]  d_xfer_count = 'd0;\n  reg             d_xfer_toggle = 'd0;\n  reg     [DW:0]  d_xfer_data = 'd0;\n  reg     [DW:0]  d_acc_data = 'd0;\n  reg             up_xfer_toggle_m1 = 'd0;\n  reg             up_xfer_toggle_m2 = 'd0;\n  reg             up_xfer_toggle_m3 = 'd0;\n  reg             up_xfer_toggle = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/common/up_xfer_status.v@59:69", "  reg             d_xfer_state_m2 = 'd0;\n  reg             d_xfer_state = 'd0;\n  reg     [ 5:0]  d_xfer_count = 'd0;\n  reg             d_xfer_toggle = 'd0;\n  reg     [DW:0]  d_xfer_data = 'd0;\n  reg     [DW:0]  d_acc_data = 'd0;\n  reg             up_xfer_toggle_m1 = 'd0;\n  reg             up_xfer_toggle_m2 = 'd0;\n  reg             up_xfer_toggle_m3 = 'd0;\n  reg             up_xfer_toggle = 'd0;\n\n"], ["hdl/library/common/up_xfer_status.v@62:72", "  reg             d_xfer_toggle = 'd0;\n  reg     [DW:0]  d_xfer_data = 'd0;\n  reg     [DW:0]  d_acc_data = 'd0;\n  reg             up_xfer_toggle_m1 = 'd0;\n  reg             up_xfer_toggle_m2 = 'd0;\n  reg             up_xfer_toggle_m3 = 'd0;\n  reg             up_xfer_toggle = 'd0;\n\n  // internal signals\n\n  wire            d_xfer_enable_s;\n"], ["hdl/library/common/up_xfer_cntrl.v@61:71", "  reg             up_xfer_state = 'd0;\n  reg     [ 5:0]  up_xfer_count = 'd0;\n  reg             up_xfer_toggle = 'd0;\n  reg     [DW:0]  up_xfer_data = 'd0;\n  reg             d_xfer_toggle_m1 = 'd0;\n  reg             d_xfer_toggle_m2 = 'd0;\n  reg             d_xfer_toggle_m3 = 'd0;\n  reg             d_xfer_toggle = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/common/up_xfer_status.v@58:68", "  reg             d_xfer_state_m1 = 'd0;\n  reg             d_xfer_state_m2 = 'd0;\n  reg             d_xfer_state = 'd0;\n  reg     [ 5:0]  d_xfer_count = 'd0;\n  reg             d_xfer_toggle = 'd0;\n  reg     [DW:0]  d_xfer_data = 'd0;\n  reg     [DW:0]  d_acc_data = 'd0;\n  reg             up_xfer_toggle_m1 = 'd0;\n  reg             up_xfer_toggle_m2 = 'd0;\n  reg             up_xfer_toggle_m3 = 'd0;\n  reg             up_xfer_toggle = 'd0;\n"], ["hdl/library/common/up_xfer_status.v@63:73", "  reg     [DW:0]  d_xfer_data = 'd0;\n  reg     [DW:0]  d_acc_data = 'd0;\n  reg             up_xfer_toggle_m1 = 'd0;\n  reg             up_xfer_toggle_m2 = 'd0;\n  reg             up_xfer_toggle_m3 = 'd0;\n  reg             up_xfer_toggle = 'd0;\n\n  // internal signals\n\n  wire            d_xfer_enable_s;\n  wire            up_xfer_toggle_s;\n"], ["hdl/library/common/up_xfer_cntrl.v@56:66", "\n  // internal registers\n\n  reg             up_xfer_state_m1 = 'd0;\n  reg             up_xfer_state_m2 = 'd0;\n  reg             up_xfer_state = 'd0;\n  reg     [ 5:0]  up_xfer_count = 'd0;\n  reg             up_xfer_toggle = 'd0;\n  reg     [DW:0]  up_xfer_data = 'd0;\n  reg             d_xfer_toggle_m1 = 'd0;\n  reg             d_xfer_toggle_m2 = 'd0;\n"], ["hdl/library/common/up_xfer_cntrl.v@58:68", "\n  reg             up_xfer_state_m1 = 'd0;\n  reg             up_xfer_state_m2 = 'd0;\n  reg             up_xfer_state = 'd0;\n  reg     [ 5:0]  up_xfer_count = 'd0;\n  reg             up_xfer_toggle = 'd0;\n  reg     [DW:0]  up_xfer_data = 'd0;\n  reg             d_xfer_toggle_m1 = 'd0;\n  reg             d_xfer_toggle_m2 = 'd0;\n  reg             d_xfer_toggle_m3 = 'd0;\n  reg             d_xfer_toggle = 'd0;\n"], ["hdl/library/common/up_xfer_status.v@55:65", "\n  // internal registers\n\n  reg             d_xfer_state_m1 = 'd0;\n  reg             d_xfer_state_m2 = 'd0;\n  reg             d_xfer_state = 'd0;\n  reg     [ 5:0]  d_xfer_count = 'd0;\n  reg             d_xfer_toggle = 'd0;\n  reg     [DW:0]  d_xfer_data = 'd0;\n  reg     [DW:0]  d_acc_data = 'd0;\n  reg             up_xfer_toggle_m1 = 'd0;\n"], ["hdl/library/common/up_xfer_cntrl.v@57:67", "  // internal registers\n\n  reg             up_xfer_state_m1 = 'd0;\n  reg             up_xfer_state_m2 = 'd0;\n  reg             up_xfer_state = 'd0;\n  reg     [ 5:0]  up_xfer_count = 'd0;\n  reg             up_xfer_toggle = 'd0;\n  reg     [DW:0]  up_xfer_data = 'd0;\n  reg             d_xfer_toggle_m1 = 'd0;\n  reg             d_xfer_toggle_m2 = 'd0;\n  reg             d_xfer_toggle_m3 = 'd0;\n"], ["hdl/library/common/up_xfer_cntrl.v@62:72", "  reg     [ 5:0]  up_xfer_count = 'd0;\n  reg             up_xfer_toggle = 'd0;\n  reg     [DW:0]  up_xfer_data = 'd0;\n  reg             d_xfer_toggle_m1 = 'd0;\n  reg             d_xfer_toggle_m2 = 'd0;\n  reg             d_xfer_toggle_m3 = 'd0;\n  reg             d_xfer_toggle = 'd0;\n\n  // internal signals\n\n  wire            up_xfer_enable_s;\n"]], "Diff Content": {"Delete": [[65, "  reg             up_xfer_toggle_m1 = 'd0;\n"]], "Add": []}}