# vsim -c -do "run -all; exit;" testbench 
# Start time: 23:02:06 on Jun 05,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.riscv_32i
# Loading work.controller
# Loading work.maindec
# Loading work.aludec
# Loading work.datapath
# Loading work.regfile
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# run -all
# dataadr:         80  writedata:          7
# dataadr:         84  writedata:          7
# Simulation succeeded
# ** Note: $stop    : testbench.sv(33)
#    Time: 175 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at testbench.sv line 33
# Stopped at testbench.sv line 33
#  exit
# End time: 23:02:07 on Jun 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
