
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001617                       # Number of seconds simulated
sim_ticks                                  1616574000                       # Number of ticks simulated
final_tick                                 1616574000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140300                       # Simulator instruction rate (inst/s)
host_op_rate                                   140607                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6759335                       # Simulator tick rate (ticks/s)
host_mem_usage                                 686112                       # Number of bytes of host memory used
host_seconds                                   239.16                       # Real time elapsed on the host
sim_insts                                    33554476                       # Number of instructions simulated
sim_ops                                      33627704                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         295424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          16768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          16832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          16768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data          16832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data          16768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data          16768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data          16960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             447872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34752                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            4616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data             263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data             262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data             263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data             262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data             262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data             265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6998                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          20072078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         182746970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1068927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          10372553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          10412143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst             79180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          10372553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst            197949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          10412143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          10372553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst             39590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          10372553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst             39590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          10491323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             277050107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     20072078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1068927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst        79180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst       197949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst        39590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst        39590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21497315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         20072078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        182746970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1068927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         10372553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         10412143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst            79180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         10372553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst           197949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         10412143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         10372553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst            39590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         10372553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst            39590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         10491323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            277050107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6998                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6998                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 447872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  447872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1616530500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6998                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    235.590285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.640303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.645403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          847     44.72%     44.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          703     37.12%     81.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           37      1.95%     83.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      0.90%     84.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      0.53%     85.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      0.69%     85.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      0.48%     86.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.53%     86.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          248     13.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1894                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     59226250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               190438750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   34990000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8463.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27213.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       277.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    277.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5094                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     230998.93                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7779240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4244625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29203200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            105271920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            813162285                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            253908000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1213569270                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            752.828113                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    418016250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      53820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1141506250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6478920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3535125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24967800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            105271920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            780988635                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            282122250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1203364650                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            746.504125                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    465988500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      53820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1094418000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                 315918                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           313481                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             3265                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              313631                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 310090                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.870966                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    831                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                1835                       # Number of system calls
system.cpu0.numCycles                         3233149                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            601209                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       4483024                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     315918                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            310921                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      2587455                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   6651                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                   585953                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 1102                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           3191993                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.407472                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.581096                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 2304808     72.21%     72.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   80414      2.52%     74.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   99283      3.11%     77.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   81354      2.55%     80.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  101937      3.19%     83.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   80528      2.52%     86.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   95934      3.01%     89.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  198273      6.21%     95.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  149462      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             3191993                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.097712                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.386581                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  211113                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              2415075                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    71254                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               491539                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  3012                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1113                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  324                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               4403621                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1183                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  3012                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  361189                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 560789                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         12535                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   400340                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              1854128                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               4389080                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   14                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               1545990                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 46560                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                257816                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            5683719                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             21595641                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         7264580                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              5584998                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   98721                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               146                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           147                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  2691590                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             1078515                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              77619                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             4674                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             426                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   4376426                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                286                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  5561271                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            10565                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          67403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       292346                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            85                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      3191993                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.742257                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.651669                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             372443     11.67%     11.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              77829      2.44%     14.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            2741721     85.89%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        3191993                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              2360434     42.44%     42.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              819495     14.74%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2305249     41.45%     98.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              76090      1.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               5561271                       # Type of FU issued
system.cpu0.iq.rate                          1.720079                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          14325044                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          4444123                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      4315998                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               5561243                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              82                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        18377                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1891                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           34                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked      1243362                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  3012                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 149764                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                14522                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            4376719                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             1296                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              1078515                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               77619                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               136                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  2503                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  734                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            36                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          2443                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          543                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                2986                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              5558719                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              2303468                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             2552                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                     2379447                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  301294                       # Number of branches executed
system.cpu0.iew.exec_stores                     75979                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.719289                       # Inst execution rate
system.cpu0.iew.wb_sent                       4316267                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      4316026                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  3858822                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  6354170                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.334930                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.607290                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          67413                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            201                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             2952                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      3181910                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.354315                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.161601                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1680630     52.82%     52.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       573521     18.02%     70.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       375504     11.80%     82.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       204214      6.42%     89.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        13952      0.44%     89.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        76805      2.41%     91.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        35104      1.10%     93.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        55759      1.75%     94.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       166421      5.23%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      3181910                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             4303274                       # Number of instructions committed
system.cpu0.commit.committedOps               4309309                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       1135866                       # Number of memory references committed
system.cpu0.commit.loads                      1060138                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                    300654                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  4009202                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 312                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         2354208     54.63%     54.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         819232     19.01%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1060138     24.60%     98.24% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         75728      1.76%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          4309309                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               166421                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     7391794                       # The number of ROB reads
system.cpu0.rob.rob_writes                    8763537                       # The number of ROB writes
system.cpu0.timesIdled                            418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          41156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    4303274                       # Number of Instructions Simulated
system.cpu0.committedOps                      4309309                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.751323                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.751323                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.330985                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.330985                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 8616575                       # number of integer regfile reads
system.cpu0.int_regfile_writes                3901597                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 19859153                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 1690442                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                1153046                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements           270708                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          997.546076                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             540018                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           271732                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.987318                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         72457250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   997.546076                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.974166                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.974166                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          239                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          785                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2547256                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2547256                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       535572                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         535572                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         4331                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          4331                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           49                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       539903                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          539903                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       539906                       # number of overall hits
system.cpu0.dcache.overall_hits::total         539906                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       526458                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       526458                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        71283                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        71283                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       597741                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        597741                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       597741                       # number of overall misses
system.cpu0.dcache.overall_misses::total       597741                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   8888726102                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8888726102                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   4578443887                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4578443887                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       193500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       193500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         8000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  13467169989                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13467169989                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  13467169989                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13467169989                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1062030                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1062030                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        75614                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        75614                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      1137644                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1137644                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      1137647                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1137647                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.495709                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.495709                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.942722                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.942722                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.525420                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.525420                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.525419                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.525419                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 16884.017532                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 16884.017532                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 64229.113351                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64229.113351                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        38700                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        38700                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 22530.109176                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22530.109176                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 22530.109176                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22530.109176                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1364598                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           203971                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     6.690157                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        50044                       # number of writebacks
system.cpu0.dcache.writebacks::total            50044                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       261041                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261041                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        64954                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        64954                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       325995                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       325995                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       325995                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       325995                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       265417                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       265417                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         6329                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6329                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       271746                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       271746                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       271746                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       271746                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   4643317807                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4643317807                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    375580193                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    375580193                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   5018898000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5018898000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   5018898000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5018898000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.249915                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.249915                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.083701                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.083701                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.238867                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.238867                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.238867                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.238867                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 17494.425026                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17494.425026                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 59342.738663                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59342.738663                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        37000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        37000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 18469.077742                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18469.077742                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 18469.077742                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18469.077742                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              251                       # number of replacements
system.cpu0.icache.tags.tagsinuse          348.197211                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             585149                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              631                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           927.335975                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   348.197211                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.680073                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.680073                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1172537                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1172537                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       585149                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         585149                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       585149                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          585149                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       585149                       # number of overall hits
system.cpu0.icache.overall_hits::total         585149                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          804                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          804                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          804                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           804                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          804                       # number of overall misses
system.cpu0.icache.overall_misses::total          804                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     51942465                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     51942465                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     51942465                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     51942465                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     51942465                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     51942465                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       585953                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       585953                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       585953                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       585953                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       585953                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       585953                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001372                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001372                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001372                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001372                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001372                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001372                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 64605.055970                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64605.055970                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 64605.055970                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64605.055970                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 64605.055970                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64605.055970                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          106                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          171                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          171                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          171                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          171                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          171                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          171                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          633                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          633                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          633                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          633                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          633                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          633                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     41429531                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     41429531                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     41429531                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     41429531                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     41429531                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     41429531                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.001080                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001080                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.001080                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001080                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.001080                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001080                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 65449.496051                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65449.496051                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 65449.496051                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65449.496051                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 65449.496051                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65449.496051                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 341181                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           338447                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2435                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              338340                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 308005                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.034167                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   1443                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                         2831853                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            554645                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       4379936                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     341181                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            309448                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      2271274                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   5433                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                   552305                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  570                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           2828643                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.553428                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.704287                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 1980950     70.03%     70.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   80874      2.86%     72.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   79936      2.83%     75.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   81510      2.88%     78.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   83573      2.95%     81.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   80524      2.85%     84.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   80329      2.84%     87.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  197646      6.99%     94.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  163301      5.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             2828643                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.120480                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.546668                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  188483                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              2095120                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    30920                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               511432                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2688                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                1231                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               4299914                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  104                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  2688                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  346063                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 458237                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles         12029                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   373349                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              1636277                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               4283798                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                   26                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents               1581338                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 39595                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands            5817328                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             21113397                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         7047561                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps              5703829                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  113495                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               305                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           307                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  2760961                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1109078                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              11649                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             6629                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            1356                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   4275823                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                579                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  5390488                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            11150                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          72332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       332486                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            14                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      2828643                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.905680                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.403377                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             109312      3.86%      3.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              48174      1.70%      5.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2671157     94.43%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        2828643                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              2320751     43.05%     43.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              786436     14.59%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2272032     42.15%     99.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              11269      0.21%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               5390488                       # Type of FU issued
system.cpu1.iq.rate                          1.903520                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          13620767                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          4348740                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      4209050                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               5390488                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              20                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        18582                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          415                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked      1179882                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2688                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  82651                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                 8138                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            4276405                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               88                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1109078                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               11649                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               289                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  1506                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                  253                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          2346                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                2415                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              5388637                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              2270251                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1849                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                     2281512                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  322958                       # Number of branches executed
system.cpu1.iew.exec_stores                     11261                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.902866                       # Inst execution rate
system.cpu1.iew.wb_sent                       4209392                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      4209050                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  3827305                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  6301365                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.486324                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.607377                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          72269                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            565                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2407                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      2818231                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.491741                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.190763                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1299280     46.10%     46.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       639004     22.67%     68.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       325260     11.54%     80.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       219990      7.81%     88.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        21276      0.75%     88.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        90019      3.19%     92.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         3165      0.11%     92.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        61509      2.18%     94.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       158728      5.63%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      2818231                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             4193963                       # Number of instructions committed
system.cpu1.commit.committedOps               4204070                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       1101730                       # Number of memory references committed
system.cpu1.commit.loads                      1090496                       # Number of loads committed
system.cpu1.commit.membars                        284                       # Number of memory barriers committed
system.cpu1.commit.branches                    322611                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  3882851                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 838                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2315905     55.09%     55.09% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         786435     18.71%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1090496     25.94%     99.73% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         11234      0.27%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          4204070                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               158728                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     6932267                       # The number of ROB reads
system.cpu1.rob.rob_writes                    8563159                       # The number of ROB writes
system.cpu1.timesIdled                             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      401295                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    4193963                       # Number of Instructions Simulated
system.cpu1.committedOps                      4204070                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.675221                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.675221                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.480996                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.480996                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 8309196                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3791653                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 19438938                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 1918292                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                1123055                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    28                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           266184                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          870.848558                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             571627                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           267206                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.139275                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        284531000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   870.848558                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.850438                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.850438                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          569                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          2473914                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         2473914                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       564510                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         564510                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         7110                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          7110                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data       571620                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          571620                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       571622                       # number of overall hits
system.cpu1.dcache.overall_hits::total         571622                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       527601                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       527601                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         4115                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4115                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            6                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       531716                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        531716                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       531717                       # number of overall misses
system.cpu1.dcache.overall_misses::total       531717                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   8657439769                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8657439769                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    130787657                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    130787657                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        31000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        31000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        14000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        14000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   8788227426                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8788227426                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   8788227426                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8788227426                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1092111                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1092111                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        11225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        11225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1103336                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1103336                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1103339                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1103339                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.483102                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.483102                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.366592                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.366592                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.481917                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.481917                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.481916                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.481916                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 16409.066262                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 16409.066262                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 31783.148724                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31783.148724                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  5166.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  5166.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  4666.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4666.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 16528.047728                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 16528.047728                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 16528.016644                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 16528.016644                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1384498                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           77                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           215496                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     6.424704                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    38.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20929                       # number of writebacks
system.cpu1.dcache.writebacks::total            20929                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       262446                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       262446                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         2060                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2060                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       264506                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       264506                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       264506                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       264506                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       265155                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       265155                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2055                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       267210                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       267210                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       267211                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       267211                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   4516631558                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4516631558                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     64118552                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     64118552                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        22000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        22000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   4580750110                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4580750110                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   4580761610                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4580761610                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.242791                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.242791                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.183073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.183073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.242184                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.242184                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.242184                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.242184                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 17033.929430                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17033.929430                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 31201.241849                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31201.241849                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  3666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3166.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3166.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 17142.884286                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17142.884286                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 17142.863168                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17142.863168                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           41.294756                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             552228                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         10226.444444                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    41.294756                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.080654                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.080654                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1104664                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1104664                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       552228                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         552228                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       552228                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          552228                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       552228                       # number of overall hits
system.cpu1.icache.overall_hits::total         552228                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           77                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           77                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            77                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           77                       # number of overall misses
system.cpu1.icache.overall_misses::total           77                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      5982474                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5982474                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      5982474                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5982474                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      5982474                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5982474                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       552305                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       552305                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       552305                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       552305                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       552305                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       552305                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000139                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000139                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000139                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 77694.467532                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77694.467532                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 77694.467532                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77694.467532                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 77694.467532                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77694.467532                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           23                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           23                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           23                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           54                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           54                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3480774                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3480774                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3480774                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3480774                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3480774                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3480774                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000098                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000098                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000098                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000098                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 64458.777778                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64458.777778                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 64458.777778                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64458.777778                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 64458.777778                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64458.777778                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                 313728                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           311975                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             2329                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              294522                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                 293855                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.773531                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    885                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                         2831249                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles            552181                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       4267103                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     313728                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            294740                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      2274048                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   5001                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                   550051                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                  592                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           2828737                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.511887                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.667355                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 1996713     70.59%     70.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   80177      2.83%     73.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   79939      2.83%     76.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   81320      2.87%     79.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   83289      2.94%     82.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   80384      2.84%     84.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   80191      2.83%     87.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  197298      6.97%     94.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  149426      5.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             2828737                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.110809                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.507145                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  183512                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              2114976                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    27440                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               500337                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  2472                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 797                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               4190658                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  2472                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  336645                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 502125                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          7523                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   362828                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              1617144                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               4176041                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents               1560758                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 42150                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands            5624454                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             20590424                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         6901777                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps              5525953                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   98498                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               198                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           199                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  2712663                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             1094274                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               9666                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             5658                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             818                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   4168212                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                369                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  5316497                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            10256                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          63885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       294099                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            23                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      2828737                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.879460                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.452882                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             140152      4.95%      4.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              60673      2.14%      7.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2627912     92.90%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        2828737                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2236477     42.07%     42.07% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              786436     14.79%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.86% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             2284323     42.97%     99.83% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               9261      0.17%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               5316497                       # Type of FU issued
system.cpu2.iq.rate                          1.877792                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          13471985                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          4232477                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      4109085                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               5316497                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              19                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        17409                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          439                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked      1206236                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  2472                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 110746                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                10678                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            4168584                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts              136                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              1094274                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                9666                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               182                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  1958                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                  332                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          2237                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                2310                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              5314626                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              2282559                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             1869                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                     2291810                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  299155                       # Number of branches executed
system.cpu2.iew.exec_stores                      9251                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.877131                       # Inst execution rate
system.cpu2.iew.wb_sent                       4109322                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      4109085                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  3746223                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  6127086                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.451333                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.611420                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          63821                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            346                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             2301                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      2819473                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.455838                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.193502                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      1351687     47.94%     47.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       610697     21.66%     69.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       317785     11.27%     80.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       212476      7.54%     88.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        17886      0.63%     89.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        85759      3.04%     92.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         2782      0.10%     92.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        59238      2.10%     94.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       161163      5.72%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      2819473                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             4097828                       # Number of instructions committed
system.cpu2.commit.committedOps               4104696                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       1086092                       # Number of memory references committed
system.cpu2.commit.loads                      1076865                       # Number of loads committed
system.cpu2.commit.membars                        173                       # Number of memory barriers committed
system.cpu2.commit.branches                    298911                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  3806618                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 503                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2232169     54.38%     54.38% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         786435     19.16%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.54% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1076865     26.23%     99.78% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          9227      0.22%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          4104696                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               161163                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     6824708                       # The number of ROB reads
system.cpu2.rob.rob_writes                    8346367                       # The number of ROB writes
system.cpu2.timesIdled                             29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2512                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      401899                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    4097828                       # Number of Instructions Simulated
system.cpu2.committedOps                      4104696                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.690915                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.690915                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.447357                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.447357                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 8210196                       # number of integer regfile reads
system.cpu2.int_regfile_writes                3750486                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 19175661                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 1780670                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                1106593                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    44                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           266126                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          870.903675                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             556163                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           267149                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.081846                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        284722000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   870.903675                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.850492                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.850492                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          766                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2442177                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2442177                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       551056                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         551056                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         5098                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          5098                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data       556154                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          556154                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       556156                       # number of overall hits
system.cpu2.dcache.overall_hits::total         556156                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       527220                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       527220                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         4116                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4116                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data           10                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       531336                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        531336                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       531337                       # number of overall misses
system.cpu2.dcache.overall_misses::total       531337                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   8748032294                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8748032294                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    130373800                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    130373800                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        41498                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        41498                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   8878406094                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8878406094                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   8878406094                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8878406094                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1078276                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1078276                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         9214                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         9214                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      1087490                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1087490                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      1087493                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1087493                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.488947                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.488947                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.446712                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.446712                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.488589                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.488589                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.488589                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.488589                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 16592.755006                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 16592.755006                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 31674.878523                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31674.878523                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  4149.800000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  4149.800000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 16709.588836                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 16709.588836                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 16709.557388                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 16709.557388                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1373904                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          266                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           210705                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     6.520510                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          133                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        31788                       # number of writebacks
system.cpu2.dcache.writebacks::total            31788                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       262121                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       262121                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         2062                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2062                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       264183                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       264183                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       264183                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       264183                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       265099                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       265099                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         2054                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2054                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data           10                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       267153                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       267153                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       267154                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       267154                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   4560764404                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4560764404                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     64085513                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     64085513                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        25502                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        25502                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   4624849917                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4624849917                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   4624852417                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4624852417                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.245854                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.245854                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.222922                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.222922                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.245660                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.245660                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.245660                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.245660                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 17204.004557                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17204.004557                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 31200.347128                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 31200.347128                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  2550.200000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2550.200000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 17311.615131                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17311.615131                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 17311.559688                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17311.559688                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           42.068730                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             549975                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         10576.442308                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    42.068730                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.082165                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.082165                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1100154                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1100154                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       549975                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         549975                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       549975                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          549975                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       549975                       # number of overall hits
system.cpu2.icache.overall_hits::total         549975                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           76                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           76                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            76                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           76                       # number of overall misses
system.cpu2.icache.overall_misses::total           76                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      5185922                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5185922                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      5185922                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5185922                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      5185922                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5185922                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       550051                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       550051                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       550051                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       550051                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       550051                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       550051                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000138                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000138                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000138                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000138                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000138                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000138                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 68235.815789                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 68235.815789                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 68235.815789                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 68235.815789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 68235.815789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 68235.815789                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           24                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           24                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           24                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           52                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           52                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           52                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2655296                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2655296                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2655296                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2655296                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2655296                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2655296                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000095                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000095                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000095                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000095                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 51063.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51063.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 51063.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51063.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 51063.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51063.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                 341177                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           338440                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             2436                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              338328                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                 308028                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.044194                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                   1442                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                         2830523                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles            554607                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       4380125                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     341177                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            309470                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      2271501                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   5437                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                   552425                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                  590                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           2828834                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.553392                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.704367                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 1981232     70.04%     70.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   80674      2.85%     72.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   79908      2.82%     75.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   81723      2.89%     78.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   83690      2.96%     81.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   80172      2.83%     84.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   80544      2.85%     87.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  197384      6.98%     94.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  163507      5.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             2828834                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.120535                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.547461                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  188546                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              2095223                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    31001                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               511375                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  2689                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                1232                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               4300290                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                  2689                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  346127                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 458326                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles         12134                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   373519                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              1636039                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               4284356                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                   14                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents               1581947                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 39378                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands            5817905                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             21116113                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         7048496                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps              5703361                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  114538                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts               301                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts           303                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  2760291                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             1109331                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              11664                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             6640                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            1366                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   4276263                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                579                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  5390938                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            11314                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          73025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       335967                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            16                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      2828834                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.905710                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.403521                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             109518      3.87%      3.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              47694      1.69%      5.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2671622     94.44%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        2828834                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2320525     43.04%     43.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              786436     14.59%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             2272697     42.16%     99.79% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              11280      0.21%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               5390938                       # Type of FU issued
system.cpu3.iq.rate                          1.904573                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          13622022                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          4349874                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      4208791                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               5390938                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              20                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        18868                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          432                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked      1180609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  2689                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                  82660                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                 8109                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            4276845                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               74                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              1109331                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               11664                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               288                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  1496                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                  372                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          2346                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                2415                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              5389099                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              2270932                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             1837                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                     2282201                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  322895                       # Number of branches executed
system.cpu3.iew.exec_stores                     11269                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.903923                       # Inst execution rate
system.cpu3.iew.wb_sent                       4209130                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      4208791                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  3827610                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  6302423                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.486931                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.607324                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts          72964                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            563                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             2407                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      2818314                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.491607                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.191707                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      1300164     46.13%     46.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       638536     22.66%     68.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       325119     11.54%     80.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       219786      7.80%     88.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        21282      0.76%     88.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        89660      3.18%     92.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         3215      0.11%     92.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        61449      2.18%     94.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       159103      5.65%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      2818314                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             4193710                       # Number of instructions committed
system.cpu3.commit.committedOps               4203817                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       1101695                       # Number of memory references committed
system.cpu3.commit.loads                      1090463                       # Number of loads committed
system.cpu3.commit.membars                        284                       # Number of memory barriers committed
system.cpu3.commit.branches                    322548                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  3882661                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                 838                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         2315687     55.09%     55.09% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         786435     18.71%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.79% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1090463     25.94%     99.73% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         11232      0.27%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          4203817                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               159103                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     6932417                       # The number of ROB reads
system.cpu3.rob.rob_writes                    8564148                       # The number of ROB writes
system.cpu3.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      402625                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    4193710                       # Number of Instructions Simulated
system.cpu3.committedOps                      4203817                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.674945                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.674945                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.481603                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.481603                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 8309766                       # number of integer regfile reads
system.cpu3.int_regfile_writes                3791538                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 19440183                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 1917914                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                1123019                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements           266157                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          870.802300                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             571327                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           267179                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.138368                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        284766500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   870.802300                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.850393                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.850393                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          569                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2473843                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2473843                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       564213                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         564213                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         7107                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          7107                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data       571320                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          571320                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       571322                       # number of overall hits
system.cpu3.dcache.overall_hits::total         571322                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       527877                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       527877                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         4118                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4118                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            4                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            4                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       531995                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        531995                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       531996                       # number of overall misses
system.cpu3.dcache.overall_misses::total       531996                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   8657791371                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8657791371                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    132006130                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    132006130                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        17000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        17000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   8789797501                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8789797501                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   8789797501                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8789797501                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1092090                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1092090                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        11225                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        11225                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      1103315                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1103315                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      1103318                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1103318                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.483364                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.483364                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.366860                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.366860                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.482179                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.482179                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.482178                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.482178                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 16401.152865                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 16401.152865                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 32055.883924                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 32055.883924                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         4250                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         4250                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         3000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 16522.331039                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 16522.331039                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 16522.299982                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 16522.299982                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1383627                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          169                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           215312                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     6.426149                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        20930                       # number of writebacks
system.cpu3.dcache.writebacks::total            20930                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       262748                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       262748                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         2063                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2063                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       264811                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       264811                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       264811                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       264811                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       265129                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       265129                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         2055                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       267184                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       267184                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       267185                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       267185                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   4514341514                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4514341514                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     64437586                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     64437586                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        11000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        11000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   4578779100                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4578779100                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   4578781600                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4578781600                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.242772                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.242772                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.183073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.183073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.242165                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.242165                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.242165                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.242165                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 17026.962399                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17026.962399                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 31356.489538                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 31356.489538                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         2750                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2750                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         1875                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 17137.175505                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17137.175505                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 17137.120722                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17137.120722                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           42.165062                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             552349                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         10042.709091                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    42.165062                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.082354                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.082354                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1104905                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1104905                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       552349                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         552349                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       552349                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          552349                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       552349                       # number of overall hits
system.cpu3.icache.overall_hits::total         552349                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           76                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           76                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            76                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           76                       # number of overall misses
system.cpu3.icache.overall_misses::total           76                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4445431                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4445431                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4445431                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4445431                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4445431                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4445431                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       552425                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       552425                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       552425                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       552425                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       552425                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       552425                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000138                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000138                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000138                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000138                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000138                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000138                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 58492.513158                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58492.513158                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 58492.513158                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58492.513158                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 58492.513158                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58492.513158                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           55                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           55                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      2265798                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2265798                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      2265798                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2265798                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      2265798                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2265798                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 41196.327273                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 41196.327273                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 41196.327273                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 41196.327273                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 41196.327273                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 41196.327273                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                 341063                       # Number of BP lookups
system.cpu4.branchPred.condPredicted           338319                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect             2437                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups              308579                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                 307962                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            99.800051                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                   1436                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                         2829887                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles            554365                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                       4379499                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                     341063                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches            309398                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                      2271351                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                   5437                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                   552341                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                  606                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples           2828442                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.553395                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            2.703650                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                 1980310     70.01%     70.01% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                   81010      2.86%     72.88% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                   80385      2.84%     75.72% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                   81045      2.87%     78.59% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                   84329      2.98%     81.57% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                   80633      2.85%     84.42% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                   79859      2.82%     87.24% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                  197830      6.99%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                  163041      5.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total             2828442                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.120522                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.547588                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                  188568                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              2094872                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                    31011                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles               511301                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                  2690                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                1233                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts               4299691                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  106                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                  2690                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                  346311                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 458144                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles         11758                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                   373446                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              1636093                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts               4283445                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                   14                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents               1581771                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                 39632                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.RenamedOperands            5816485                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups             21111704                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups         7047057                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps              5702922                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                  113559                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts               301                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts           300                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  2758693                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             1109118                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores              11665                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads             6631                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores            1370                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                   4275361                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                580                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                  5392640                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued            11310                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined          72381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined       332885                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved            18                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples      2828442                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.906576                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.401285                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0             107953      3.82%      3.82% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1              48338      1.71%      5.53% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2            2672151     94.47%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total        2828442                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu              2320302     43.03%     43.03% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              786436     14.58%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.61% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             2274640     42.18%     99.79% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite              11262      0.21%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total               5392640                       # Type of FU issued
system.cpu4.iq.rate                          1.905603                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads          13625030                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes          4348329                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses      4208518                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses               5392640                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads              20                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads        18690                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          446                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked      1182546                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                  2690                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                  82305                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                 8177                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts            4275944                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts               62                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              1109118                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts               11665                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts               287                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                  1549                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                  309                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect          2347                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                2421                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts              5390773                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              2272839                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts             1865                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                     2284091                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                  322845                       # Number of branches executed
system.cpu4.iew.exec_stores                     11252                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.904943                       # Inst execution rate
system.cpu4.iew.wb_sent                       4208863                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                      4208518                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                  3827177                       # num instructions producing a value
system.cpu4.iew.wb_consumers                  6301701                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.487168                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.607324                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts          72321                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls            562                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts             2409                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples      2817987                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.491689                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     2.192516                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0      1300772     46.16%     46.16% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1       637996     22.64%     68.80% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2       324733     11.52%     80.32% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3       219518      7.79%     88.11% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4        21097      0.75%     88.86% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5        89953      3.19%     92.05% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6         3195      0.11%     92.17% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7        61563      2.18%     94.35% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8       159160      5.65%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total      2817987                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts             4193473                       # Number of instructions committed
system.cpu4.commit.committedOps               4203560                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                       1101647                       # Number of memory references committed
system.cpu4.commit.loads                      1090428                       # Number of loads committed
system.cpu4.commit.membars                        284                       # Number of memory barriers committed
system.cpu4.commit.branches                    322491                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                  3882457                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                 836                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu         2315478     55.08%     55.08% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         786435     18.71%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.79% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        1090428     25.94%     99.73% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite         11219      0.27%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total          4203560                       # Class of committed instruction
system.cpu4.commit.bw_lim_events               159160                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                     6931146                       # The number of ROB reads
system.cpu4.rob.rob_writes                    8562285                       # The number of ROB writes
system.cpu4.timesIdled                             24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                      403261                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                    4193473                       # Number of Instructions Simulated
system.cpu4.committedOps                      4203560                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.674831                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.674831                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.481852                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.481852                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                 8312086                       # number of integer regfile reads
system.cpu4.int_regfile_writes                3791406                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                 19445109                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                 1917608                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                1122960                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements           266168                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          870.773566                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             571739                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           267190                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             2.139822                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle        284538000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   870.773566                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.850365                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.850365                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          569                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          2473695                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         2473695                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       564638                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         564638                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data         7094                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total          7094                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data            1                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu4.dcache.demand_hits::cpu4.data       571732                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          571732                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data       571734                       # number of overall hits
system.cpu4.dcache.overall_hits::total         571734                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       527387                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       527387                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         4118                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         4118                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            1                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            4                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       531505                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        531505                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       531506                       # number of overall misses
system.cpu4.dcache.overall_misses::total       531506                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data   8649623836                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   8649623836                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    132446682                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    132446682                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        30000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        30000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        26500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        26500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data   8782070518                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   8782070518                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data   8782070518                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   8782070518                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      1092025                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1092025                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data        11212                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        11212                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      1103237                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1103237                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      1103240                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1103240                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.482944                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.482944                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.367285                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.367285                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.481769                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.481769                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.481768                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.481768                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 16400.904527                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 16400.904527                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 32162.865954                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 32162.865954                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data         7500                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total         7500                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data  8833.333333                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  8833.333333                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 16523.025217                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 16523.025217                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 16522.994130                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 16522.994130                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs      1381942                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          337                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs           214781                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     6.434191                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets   168.500000                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        20828                       # number of writebacks
system.cpu4.dcache.writebacks::total            20828                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data       262247                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       262247                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data         2063                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         2063                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       264310                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       264310                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       264310                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       264310                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       265140                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       265140                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         2055                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            4                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       267195                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       267195                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       267196                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       267196                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   4512166579                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   4512166579                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data     64576835                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     64576835                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        22000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        22000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   4576743414                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   4576743414                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   4576745914                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   4576745914                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.242797                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.242797                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.183286                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.183286                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.242192                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.242192                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.242192                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.242192                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 17018.053025                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 17018.053025                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 31424.250608                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 31424.250608                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data         6000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  7333.333333                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  7333.333333                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 17128.851266                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 17128.851266                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 17128.796516                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 17128.796516                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse           42.989872                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             552267                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         10227.166667                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    42.989872                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.083965                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.083965                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          1104736                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         1104736                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst       552267                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         552267                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst       552267                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          552267                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst       552267                       # number of overall hits
system.cpu4.icache.overall_hits::total         552267                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           74                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           74                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           74                       # number of overall misses
system.cpu4.icache.overall_misses::total           74                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      3564175                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      3564175                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      3564175                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      3564175                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      3564175                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      3564175                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst       552341                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       552341                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst       552341                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       552341                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst       552341                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       552341                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000134                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000134                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000134                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000134                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000134                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000134                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 48164.527027                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 48164.527027                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 48164.527027                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 48164.527027                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 48164.527027                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 48164.527027                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           20                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           20                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           20                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           54                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           54                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           54                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      2051043                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2051043                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      2051043                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2051043                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      2051043                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2051043                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000098                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000098                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000098                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000098                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 37982.277778                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 37982.277778                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 37982.277778                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 37982.277778                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 37982.277778                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 37982.277778                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                 340484                       # Number of BP lookups
system.cpu5.branchPred.condPredicted           337779                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect             2440                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups              308039                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                 307680                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            99.883456                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                   1434                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                         2829253                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles            554431                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                       4377604                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                     340484                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches            309114                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                      2270780                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                   5439                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                   552390                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                  594                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples           2827938                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.552958                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            2.703832                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                 1980673     70.04%     70.04% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                   80671      2.85%     72.89% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                   79909      2.83%     75.72% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                   81672      2.89%     78.61% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                   83710      2.96%     81.57% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                   80300      2.84%     84.41% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                   80451      2.84%     87.25% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                  197299      6.98%     94.23% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                  163253      5.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total             2827938                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.120344                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.547265                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                  188468                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              2094765                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                    30607                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles               511408                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                  2690                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                1212                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts               4297705                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  106                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                  2690                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                  346151                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                 459449                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles         12393                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                   373063                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles              1634192                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts               4281452                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                    7                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents               1580954                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                 38291                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.RenamedOperands            5812736                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups             21102116                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups         7044577                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps              5698736                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                  113997                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts               295                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts           296                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  2757376                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads             1108904                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores              11597                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads             6635                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores            1371                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                   4273256                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                576                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                  5385692                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued            11390                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined          72576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined       334065                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved            14                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples      2827938                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.904459                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.405705                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0             110549      3.91%      3.91% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1              49086      1.74%      5.64% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2            2668303     94.36%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total        2827938                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu              2318327     43.05%     43.05% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              786436     14.60%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.65% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead             2269707     42.14%     99.79% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite              11222      0.21%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total               5385692                       # Type of FU issued
system.cpu5.iq.rate                          1.903574                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads          13610710                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes          4346415                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses      4206186                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses               5385692                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads              21                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads        18786                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          410                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked      1178005                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                  2690                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                  82654                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                 8083                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts            4273835                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts               76                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts              1108904                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts               11597                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts               286                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                  1457                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                  320                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect          2346                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                2420                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts              5383861                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts              2267957                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts             1829                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                     2279165                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                  322280                       # Number of branches executed
system.cpu5.iew.exec_stores                     11208                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.902927                       # Inst execution rate
system.cpu5.iew.wb_sent                       4206537                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                      4206186                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                  3825035                       # num instructions producing a value
system.cpu5.iew.wb_consumers                  6296885                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.486677                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.607449                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts          72515                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls            562                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts             2411                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples      2817474                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.491143                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     2.191153                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0      1300047     46.14%     46.14% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1       638082     22.65%     68.79% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2       325125     11.54%     80.33% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3       219844      7.80%     88.13% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4        21172      0.75%     88.88% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5        89741      3.19%     92.07% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6         3137      0.11%     92.18% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7        61431      2.18%     94.36% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8       158895      5.64%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total      2817474                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts             4191227                       # Number of instructions committed
system.cpu5.commit.committedOps               4201256                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                       1101305                       # Number of memory references committed
system.cpu5.commit.loads                      1090118                       # Number of loads committed
system.cpu5.commit.membars                        282                       # Number of memory barriers committed
system.cpu5.commit.branches                    321934                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                  3880700                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                 830                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu         2313516     55.07%     55.07% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         786435     18.72%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.79% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead        1090118     25.95%     99.73% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite         11187      0.27%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total          4201256                       # Class of committed instruction
system.cpu5.commit.bw_lim_events               158895                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                     6928814                       # The number of ROB reads
system.cpu5.rob.rob_writes                    8558071                       # The number of ROB writes
system.cpu5.timesIdled                             23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           1315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                      403895                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                    4191227                       # Number of Instructions Simulated
system.cpu5.committedOps                      4201256                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.675042                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.675042                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.481390                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.481390                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                 8303397                       # number of integer regfile reads
system.cpu5.int_regfile_writes                3790486                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                 19423497                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                 1914341                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                1122623                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    38                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements           266175                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          870.763273                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             570831                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           267197                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             2.136368                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle        284684500                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   870.763273                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.850355                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.850355                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          569                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          2473027                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         2473027                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data       563766                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         563766                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data         7058                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total          7058                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data            1                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu5.dcache.demand_hits::cpu5.data       570824                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          570824                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data       570826                       # number of overall hits
system.cpu5.dcache.overall_hits::total         570826                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       527951                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       527951                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         4118                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         4118                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            1                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            8                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       532069                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        532069                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       532070                       # number of overall misses
system.cpu5.dcache.overall_misses::total       532070                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data   8657270221                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   8657270221                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data    133820150                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    133820150                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        37500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        37500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        14500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        14500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data   8791090371                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   8791090371                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data   8791090371                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   8791090371                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data      1091717                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1091717                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data        11176                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        11176                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      1102893                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1102893                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      1102896                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1102896                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.483597                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.483597                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.368468                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.368468                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.482430                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.482430                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.482430                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.482430                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 16397.866887                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 16397.866887                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 32496.393881                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 32496.393881                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data  4687.500000                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  4687.500000                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data  4833.333333                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  4833.333333                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 16522.463009                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 16522.463009                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 16522.431956                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 16522.431956                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs      1379304                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets          600                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs           214698                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     6.424391                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          300                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        20954                       # number of writebacks
system.cpu5.dcache.writebacks::total            20954                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data       262803                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       262803                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data         2063                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         2063                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data       264866                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       264866                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data       264866                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       264866                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data       265148                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       265148                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         2055                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            8                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data       267203                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       267203                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data       267204                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       267204                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data   4509583555                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   4509583555                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data     65005562                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     65005562                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        25500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        25500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        10000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        10000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data   4574589117                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   4574589117                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data   4574591617                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   4574591617                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.242872                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.242872                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.183876                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.183876                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.242275                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.242275                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.242275                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.242275                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 17007.797739                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 17007.797739                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 31632.876886                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 31632.876886                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  3187.500000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3187.500000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data  3333.333333                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  3333.333333                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 17120.276034                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 17120.276034                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 17120.221318                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 17120.221318                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse           42.190139                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             552324                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         10228.222222                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    42.190139                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.082403                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.082403                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          1104834                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         1104834                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst       552324                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         552324                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst       552324                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          552324                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst       552324                       # number of overall hits
system.cpu5.icache.overall_hits::total         552324                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           66                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           66                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           66                       # number of overall misses
system.cpu5.icache.overall_misses::total           66                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      1914690                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      1914690                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      1914690                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      1914690                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      1914690                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      1914690                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst       552390                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       552390                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst       552390                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       552390                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst       552390                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       552390                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000119                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000119                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000119                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000119                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000119                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000119                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 29010.454545                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 29010.454545                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 29010.454545                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 29010.454545                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 29010.454545                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 29010.454545                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           54                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           54                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           54                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      1470298                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      1470298                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      1470298                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      1470298                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      1470298                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      1470298                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000098                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000098                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000098                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000098                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 27227.740741                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 27227.740741                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 27227.740741                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 27227.740741                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 27227.740741                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 27227.740741                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                 340315                       # Number of BP lookups
system.cpu6.branchPred.condPredicted           337639                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect             2446                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups              307837                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                 307561                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            99.910342                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                   1412                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                         2828343                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles            554334                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                       4377339                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                     340315                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches            308973                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                      2269893                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                   5449                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                   552277                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                  555                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples           2826959                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.553353                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            2.704067                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                 1979752     70.03%     70.03% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                   80705      2.85%     72.89% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                   80011      2.83%     75.72% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                   81246      2.87%     78.59% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                   84092      2.97%     81.56% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                   80352      2.84%     84.41% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                   80188      2.84%     87.24% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                  197360      6.98%     94.23% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                  163253      5.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total             2826959                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.120323                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.547669                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                  188277                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              2093955                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                    31045                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles               510987                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                  2695                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                1193                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   32                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts               4297535                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  106                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                  2695                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                  345875                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                 458006                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles         12494                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                   373193                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles              1634696                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts               4281080                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                   22                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents               1580744                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                 39305                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.RenamedOperands            5811966                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups             21100395                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups         7044133                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps              5697951                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                  114009                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts               287                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts           287                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  2757877                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads             1108940                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores              11535                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads             6642                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores            1379                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                   4272905                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                574                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                  5387732                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued            11264                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined          72682                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined       334654                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved            15                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples      2826959                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.905840                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.402813                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0             108788      3.85%      3.85% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1              48610      1.72%      5.57% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2            2669561     94.43%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total        2826959                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu              2317952     43.02%     43.02% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult              786436     14.60%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.62% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead             2272145     42.17%     99.79% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite              11199      0.21%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total               5387732                       # Type of FU issued
system.cpu6.iq.rate                          1.904908                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads          13613685                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes          4346168                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses      4205731                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses               5387732                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads              21                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads        18891                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          367                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked      1180434                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                  2695                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                  82779                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                 8075                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts            4273482                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts               77                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts              1108940                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts               11535                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts               281                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                  1542                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                  275                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect          2345                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                2426                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts              5385879                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts              2270375                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts             1851                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                     2281560                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                  322173                       # Number of branches executed
system.cpu6.iew.exec_stores                     11185                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.904252                       # Inst execution rate
system.cpu6.iew.wb_sent                       4206079                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                      4205731                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                  3824566                       # num instructions producing a value
system.cpu6.iew.wb_consumers                  6295331                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.486995                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.607524                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts          72623                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls            559                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts             2417                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples      2816468                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.491512                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     2.192667                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0      1300180     46.16%     46.16% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1       637660     22.64%     68.80% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2       324537     11.52%     80.33% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3       219632      7.80%     88.12% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4        21242      0.75%     88.88% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5        89161      3.17%     92.04% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6         3173      0.11%     92.16% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7        61708      2.19%     94.35% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8       159175      5.65%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total      2816468                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts             4190797                       # Number of instructions committed
system.cpu6.commit.committedOps               4200797                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                       1101217                       # Number of memory references committed
system.cpu6.commit.loads                      1090049                       # Number of loads committed
system.cpu6.commit.membars                        281                       # Number of memory barriers committed
system.cpu6.commit.branches                    321830                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                  3880340                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                 827                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu         2313145     55.06%     55.06% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         786435     18.72%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.79% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead        1090049     25.95%     99.73% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite         11168      0.27%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total          4200797                       # Class of committed instruction
system.cpu6.commit.bw_lim_events               159175                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                     6927190                       # The number of ROB reads
system.cpu6.rob.rob_writes                    8557397                       # The number of ROB writes
system.cpu6.timesIdled                             24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           1384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                      404805                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                    4190797                       # Number of Instructions Simulated
system.cpu6.committedOps                      4200797                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.674894                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.674894                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.481715                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.481715                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                 8305629                       # number of integer regfile reads
system.cpu6.int_regfile_writes                3790269                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                 19429374                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                 1913768                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                1122520                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    32                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements           266159                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          870.707118                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             570992                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           267181                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             2.137098                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle        284755000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   870.707118                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.850300                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.850300                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          569                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          2472915                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         2472915                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data       563945                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         563945                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data         7040                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total          7040                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data            1                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data       570985                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          570985                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data       570987                       # number of overall hits
system.cpu6.dcache.overall_hits::total         570987                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       527743                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       527743                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         4118                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         4118                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            6                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       531861                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        531861                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       531862                       # number of overall misses
system.cpu6.dcache.overall_misses::total       531862                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data   8652514084                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   8652514084                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    132131150                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    132131150                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        35499                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        35499                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data         8500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total         8500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data        18000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total        18000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data   8784645234                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   8784645234                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data   8784645234                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   8784645234                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data      1091688                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1091688                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data        11158                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        11158                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      1102846                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1102846                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      1102849                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1102849                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.483419                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.483419                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.369063                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.369063                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.482262                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.482262                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.482262                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.482262                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 16395.317577                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 16395.317577                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 32086.243322                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 32086.243322                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data  5916.500000                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  5916.500000                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data  2833.333333                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  2833.333333                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 16516.806523                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 16516.806523                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 16516.775468                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 16516.775468                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs      1380709                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           35                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs           214834                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     6.426864                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    17.500000                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        20891                       # number of writebacks
system.cpu6.dcache.writebacks::total            20891                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data       262612                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       262612                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data         2063                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         2063                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data       264675                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       264675                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data       264675                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       264675                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data       265131                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       265131                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         2055                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            6                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data       267186                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       267186                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data       267187                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       267187                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data   4511558411                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4511558411                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data     64374820                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     64374820                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        25501                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        25501                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data         5500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total         5500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data   4575933231                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   4575933231                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data   4575935731                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   4575935731                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.242863                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.242863                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.184173                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.184173                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.242270                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.242270                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.242270                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.242270                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 17016.336871                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 17016.336871                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 31325.946472                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 31325.946472                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  4250.166667                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4250.166667                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data  1833.333333                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  1833.333333                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 17126.395960                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 17126.395960                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 17126.341218                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 17126.341218                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse           39.683185                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             552206                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         10226.037037                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    39.683185                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.077506                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.077506                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          1104608                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         1104608                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst       552206                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         552206                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst       552206                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          552206                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst       552206                       # number of overall hits
system.cpu6.icache.overall_hits::total         552206                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           71                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           71                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           71                       # number of overall misses
system.cpu6.icache.overall_misses::total           71                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      2285184                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2285184                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      2285184                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2285184                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      2285184                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2285184                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst       552277                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       552277                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst       552277                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       552277                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst       552277                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       552277                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000129                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000129                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000129                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000129                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 32185.690141                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 32185.690141                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 32185.690141                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 32185.690141                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 32185.690141                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 32185.690141                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           17                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           17                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           54                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           54                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           54                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      1595291                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1595291                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      1595291                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1595291                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      1595291                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1595291                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000098                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000098                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000098                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000098                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 29542.425926                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 29542.425926                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 29542.425926                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 29542.425926                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 29542.425926                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 29542.425926                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                 340197                       # Number of BP lookups
system.cpu7.branchPred.condPredicted           337483                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect             2434                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups              338654                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                 307471                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            90.792077                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                   1454                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                         2827465                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles            554347                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                       4376588                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                     340197                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches            308925                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                      2269337                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                   5429                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                   552398                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                  582                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples           2826406                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.553408                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            2.703441                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                 1978927     70.02%     70.02% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                   80748      2.86%     72.87% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                   80387      2.84%     75.72% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                   81003      2.87%     78.58% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                   84218      2.98%     81.56% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                   80785      2.86%     84.42% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                   79671      2.82%     87.24% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                  198127      7.01%     94.25% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                  162540      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total             2826406                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.120319                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.547884                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                  188324                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              2093451                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                    30999                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles               510949                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                  2683                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                1210                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts               4296966                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  112                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                  2683                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                  345968                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                 457794                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles         12403                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                   373029                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles              1634529                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts               4280713                       # Number of instructions processed by rename
system.cpu7.rename.ROBFullEvents                    7                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.IQFullEvents               1579918                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                 39614                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.RenamedOperands            5811246                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups             21098855                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups         7043672                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps              5696860                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                  114375                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts               306                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts           309                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  2757088                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads             1109048                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores              11486                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads             6611                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores            1370                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                   4272697                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                584                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                  5384720                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued            11291                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined          73082                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined       336552                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved            29                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples      2826406                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.905147                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.404494                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0             109890      3.89%      3.89% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1              48312      1.71%      5.60% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2            2668204     94.40%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total        2826406                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu              2317404     43.04%     43.04% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult              786436     14.60%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.64% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead             2269684     42.15%     99.79% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite              11196      0.21%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total               5384720                       # Type of FU issued
system.cpu7.iq.rate                          1.904434                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads          13607135                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes          4346374                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses      4205122                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses               5384720                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads              22                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads        19086                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          322                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked      1178053                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                  2683                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                  83622                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                 8068                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts            4273284                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts               37                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts              1109048                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts               11486                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts               280                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                  1429                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                  231                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect          2337                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                2410                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts              5382875                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts              2267902                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts             1843                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                     2279090                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                  321996                       # Number of branches executed
system.cpu7.iew.exec_stores                     11188                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.903781                       # Inst execution rate
system.cpu7.iew.wb_sent                       4205484                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                      4205122                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                  3824836                       # num instructions producing a value
system.cpu7.iew.wb_consumers                  6296603                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.487241                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.607444                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts          73021                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls            555                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts             2403                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples      2815876                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.491614                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.191931                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0      1299412     46.15%     46.15% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1       637570     22.64%     68.79% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2       324942     11.54%     80.33% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3       219424      7.79%     88.12% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4        21110      0.75%     88.87% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5        89785      3.19%     92.06% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6         3201      0.11%     92.17% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7        61554      2.19%     94.36% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8       158878      5.64%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total      2815876                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts             4190204                       # Number of instructions committed
system.cpu7.commit.committedOps               4200199                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                       1101126                       # Number of memory references committed
system.cpu7.commit.loads                      1089962                       # Number of loads committed
system.cpu7.commit.membars                        280                       # Number of memory barriers committed
system.cpu7.commit.branches                    321680                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                  3879891                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                 826                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu         2312638     55.06%     55.06% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         786435     18.72%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.78% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead        1089962     25.95%     99.73% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite         11164      0.27%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total          4200199                       # Class of committed instruction
system.cpu7.commit.bw_lim_events               158878                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                     6926682                       # The number of ROB reads
system.cpu7.rob.rob_writes                    8557035                       # The number of ROB writes
system.cpu7.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           1059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                      405683                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                    4190204                       # Number of Instructions Simulated
system.cpu7.committedOps                      4200199                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.674780                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.674780                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.481965                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.481965                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                 8301934                       # number of integer regfile reads
system.cpu7.int_regfile_writes                3790070                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                 19420149                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                 1912834                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                1136702                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    12                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements           266159                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          870.760974                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             570960                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           267181                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             2.136978                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle        284581500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   870.760974                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.850353                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.850353                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          569                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          2472701                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         2472701                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data       563912                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         563912                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data         7040                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          7040                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.demand_hits::cpu7.data       570952                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          570952                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data       570954                       # number of overall hits
system.cpu7.dcache.overall_hits::total         570954                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       527679                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       527679                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         4118                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         4118                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            1                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            3                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       531797                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        531797                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       531798                       # number of overall misses
system.cpu7.dcache.overall_misses::total       531798                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data   8650237516                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   8650237516                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data    132122933                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    132122933                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        22500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        22500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        27501                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        27501                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data   8782360449                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   8782360449                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data   8782360449                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   8782360449                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data      1091591                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1091591                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data        11158                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        11158                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      1102749                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1102749                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      1102752                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1102752                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.483404                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.483404                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.369063                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.369063                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data            1                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.482247                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.482247                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.482246                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.482246                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 16392.991792                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 16392.991792                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 32084.247936                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 32084.247936                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data         7500                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total         7500                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data         9167                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total         9167                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 16514.497917                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 16514.497917                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 16514.466863                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 16514.466863                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs      1383273                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs           215116                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     6.430359                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        20915                       # number of writebacks
system.cpu7.dcache.writebacks::total            20915                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data       262552                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       262552                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data         2062                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         2062                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data       264614                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       264614                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data       264614                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       264614                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data       265127                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       265127                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data         2056                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         2056                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data       267183                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       267183                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data       267184                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       267184                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data   4512168046                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   4512168046                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data     64620087                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     64620087                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        22999                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        22999                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data   4576788133                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   4576788133                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data   4576790633                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   4576790633                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.242881                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.242881                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.184262                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.184262                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.242288                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.242288                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.242288                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.242288                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 17018.893006                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 17018.893006                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 31430.003405                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 31430.003405                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         2500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         6000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data  7666.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  7666.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 17129.787947                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 17129.787947                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 17129.733191                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 17129.733191                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse           38.716650                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             552334                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         10830.078431                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    38.716650                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.075618                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.075618                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          1104847                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         1104847                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst       552334                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         552334                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst       552334                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          552334                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst       552334                       # number of overall hits
system.cpu7.icache.overall_hits::total         552334                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           64                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           64                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           64                       # number of overall misses
system.cpu7.icache.overall_misses::total           64                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      1504693                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      1504693                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      1504693                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      1504693                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      1504693                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      1504693                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst       552398                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       552398                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst       552398                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       552398                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst       552398                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       552398                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000116                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000116                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000116                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000116                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000116                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000116                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 23510.828125                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 23510.828125                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 23510.828125                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 23510.828125                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 23510.828125                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 23510.828125                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           51                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           51                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      1143532                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1143532                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      1143532                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1143532                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      1143532                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1143532                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000092                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000092                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 22422.196078                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 22422.196078                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 22422.196078                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 22422.196078                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 22422.196078                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 22422.196078                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5266.458940                       # Cycle average of tags in use
system.l2.tags.total_refs                     1366907                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6859                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    199.286631                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4671.386310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       458.228913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        95.150420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        23.625682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.741856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         2.544714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.876601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         1.688117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst         1.000582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data         1.729686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data         1.655985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst         0.873724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         1.715239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         0.874240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data         3.366870                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.142559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.013984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.160720                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6859                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1386                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5348                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.209320                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11191687                       # Number of tag accesses
system.l2.tags.data_accesses                 11191687                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                 117                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              168754                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  20                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              141149                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              151696                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  34                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              141196                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                  36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data              140853                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                  42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data              140939                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                  40                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data              140790                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                  45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data              141003                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1166742                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           207279                       # number of Writeback hits
system.l2.Writeback_hits::total                207279                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              1816                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              1791                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data              1791                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14358                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                  117                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               170570                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               142941                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               153487                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               142988                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                   36                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data               142645                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data               142731                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                   40                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data               142582                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                   45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data               142794                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1181100                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                 117                       # number of overall hits
system.l2.overall_hits::cpu0.data              170570                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  20                       # number of overall hits
system.l2.overall_hits::cpu1.data              142941                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  28                       # number of overall hits
system.l2.overall_hits::cpu2.data              153487                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  34                       # number of overall hits
system.l2.overall_hits::cpu3.data              142988                       # number of overall hits
system.l2.overall_hits::cpu4.inst                  36                       # number of overall hits
system.l2.overall_hits::cpu4.data              142645                       # number of overall hits
system.l2.overall_hits::cpu5.inst                  42                       # number of overall hits
system.l2.overall_hits::cpu5.data              142731                       # number of overall hits
system.l2.overall_hits::cpu6.inst                  40                       # number of overall hits
system.l2.overall_hits::cpu6.data              142582                       # number of overall hits
system.l2.overall_hits::cpu7.inst                  45                       # number of overall hits
system.l2.overall_hits::cpu7.data              142794                       # number of overall hits
system.l2.overall_hits::total                 1181100                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               516                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               125                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                34                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                18                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data                 7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                 6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   803                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            4507                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             261                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6328                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                516                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               4632                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 34                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                264                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                266                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                264                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                264                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                264                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                267                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                265                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7131                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               516                       # number of overall misses
system.l2.overall_misses::cpu0.data              4632                       # number of overall misses
system.l2.overall_misses::cpu1.inst                34                       # number of overall misses
system.l2.overall_misses::cpu1.data               264                       # number of overall misses
system.l2.overall_misses::cpu2.inst                24                       # number of overall misses
system.l2.overall_misses::cpu2.data               266                       # number of overall misses
system.l2.overall_misses::cpu3.inst                21                       # number of overall misses
system.l2.overall_misses::cpu3.data               264                       # number of overall misses
system.l2.overall_misses::cpu4.inst                18                       # number of overall misses
system.l2.overall_misses::cpu4.data               264                       # number of overall misses
system.l2.overall_misses::cpu5.inst                12                       # number of overall misses
system.l2.overall_misses::cpu5.data               264                       # number of overall misses
system.l2.overall_misses::cpu6.inst                14                       # number of overall misses
system.l2.overall_misses::cpu6.data               267                       # number of overall misses
system.l2.overall_misses::cpu7.inst                 6                       # number of overall misses
system.l2.overall_misses::cpu7.data               265                       # number of overall misses
system.l2.overall_misses::total                  7131                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     39544500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9930250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      3184750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       286750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      2282250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       432500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1826750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       262250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      1578000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data       326000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst       930750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data       278500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst      1077750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data       430500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst       582500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data       368250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        63322250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        93497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        93497                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    330641999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     22063000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     22943500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     22537750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     22407500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data     22741500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data     22531250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data     22654500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     488520999                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     39544500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    340572249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      3184750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     22349750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2282250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     23376000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1826750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data     22800000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      1578000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data     22733500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst       930750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data     23020000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst      1077750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data     22961750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst       582500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data     23022750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        551843249                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     39544500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    340572249                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      3184750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     22349750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2282250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     23376000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1826750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data     22800000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      1578000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data     22733500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst       930750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data     23020000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst      1077750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data     22961750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst       582500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data     23022750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       551843249                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             633                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data          168879                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          141153                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          151702                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          141200                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data          140857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data          140943                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data          140797                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst              51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data          141007                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1167545                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       207279                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            207279                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          6323                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          2051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20686                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              633                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           175202                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           143205                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           153753                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           143252                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data           142909                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data           142995                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data           142849                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst               51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data           143059                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1188231                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             633                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          175202                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          143205                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          153753                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          143252                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data          142909                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data          142995                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data          142849                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst              51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data          143059                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1188231                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.815166                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.000740                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.629630                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000028                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.461538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.000040                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.381818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.000028                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.333333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.000028                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.222222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.000028                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.259259                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.000050                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.117647                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.000028                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000688                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.712795                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.126767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.127193                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.305907                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.815166                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.026438                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.629630                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.001844                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.461538                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.001730                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.381818                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.001843                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.001847                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.001846                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.259259                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.001869                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.117647                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.001852                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.006001                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.815166                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.026438                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.629630                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.001844                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.461538                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.001730                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.381818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.001843                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.001847                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.001846                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.259259                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.001869                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.117647                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.001852                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.006001                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 76636.627907                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data        79442                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 93669.117647                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 71687.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 95093.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 72083.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 86988.095238                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 65562.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 87666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data        81500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 77562.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data        69625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst 76982.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data        61500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 97083.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data 92062.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 78857.098381                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 23374.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 23374.250000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 73361.881296                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 84857.692308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 88244.230769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 86683.653846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 86182.692308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 87467.307692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 86658.653846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 86798.850575                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77199.905025                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 76636.627907                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 73525.960492                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 93669.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 84658.143939                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 95093.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 87879.699248                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 86988.095238                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 86363.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 87666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 86111.742424                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 77562.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 87196.969697                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 76982.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 85999.063670                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 97083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 86878.301887                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77386.516477                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 76636.627907                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 73525.960492                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 93669.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 84658.143939                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 95093.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 87879.699248                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 86988.095238                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 86363.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 87666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 86111.742424                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 77562.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 87196.969697                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 76982.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 85999.063670                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 97083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 86878.301887                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77386.516477                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              102                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       1                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             24                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst             12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                131                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 131                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                131                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          508                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.data            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              672                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         4507                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          261                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6328                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          4617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data           262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data           263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data           262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data           262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data           265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7000                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         4617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data          262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data          263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data          262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data          262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data          265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7000                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     32582750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7485250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      2454500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data       138750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data       196250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       127250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst       387000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data       223750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.data       141000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.data       140000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst        70500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.data       318750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44435000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        72003                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        72003                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    274322001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     18814500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     19692500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     19290750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     19158500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data     19498000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data     19285750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data     19393000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    409455001                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     32582750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    281807251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      2454500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     18953250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     19888750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       127250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     19403750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst       387000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data     19382250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data     19639000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data     19425750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst        70500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data     19711750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    453890001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     32582750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    281807251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      2454500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     18953250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     19888750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       127250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     19403750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst       387000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data     19382250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data     19639000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data     19425750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst        70500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data     19711750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    453890001                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.802528                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.000651                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.500000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000014                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.000020                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.036364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.000014                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.092593                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.000021                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.data     0.000014                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.data     0.000014                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.019608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.data     0.000028                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000576                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.712795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.126767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.127193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.305907                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.802528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.026352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.001830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.001711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.036364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.001829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.092593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.001840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.001832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.001834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.019608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.001852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.005891                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.802528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.026352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.001830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.001711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.036364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.001829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.092593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.001840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.001832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.001834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.019608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.001852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.005891                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 64139.271654                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 68047.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 90907.407407                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        69375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 65416.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        63625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data        56500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst        77400                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 74583.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.data        70500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.data        70000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst        70500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.data 79687.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66123.511905                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 18000.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18000.750000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 60865.764588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 72363.461538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 75740.384615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 74195.192308                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 73686.538462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 74992.307692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 74175.961538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 74302.681992                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64705.278287                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 64139.271654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 61036.874810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 90907.407407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 72340.648855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 75622.623574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        63625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 74060.114504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst        77400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 73696.768061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 74958.015267                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 74144.083969                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst        70500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 74383.962264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64841.428714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 64139.271654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 61036.874810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 90907.407407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 72340.648855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 75622.623574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        63625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 74060.114504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst        77400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 73696.768061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 74958.015267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 74144.083969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst        70500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 74383.962264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64841.428714                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 671                       # Transaction distribution
system.membus.trans_dist::ReadResp                670                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             20                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6327                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6327                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       447808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  447808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               28                       # Total snoops (count)
system.membus.snoop_fanout::samples              7031                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7031    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7031                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7873000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37171996                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2122406                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2122404                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           207279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             35                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20701                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20701                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       497004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       431354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       452708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       431375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       430941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       431164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       430936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       431165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3538659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        40384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     14415744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     10504576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     11874624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     10507648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     10479168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     10492736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     10479360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     10494336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               89312512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          954906                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2350424                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  15                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15               2350424    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2350424                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1382491748                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             85.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1046969                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         412124920                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            25.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             85226                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         404353429                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            25.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             88204                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         404274081                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization            25.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            91202                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        403980463                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           25.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            87457                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        404043156                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization           25.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            85202                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        404329932                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization           25.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            86209                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        404100322                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           25.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            78968                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        404178445                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization           25.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
