
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	
Date:		Fri Mar 22 00:26:55 2024
Host:		cad17 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU E5520 @ 2.27GHz 8192KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (23 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_gnd_net GND
<CMD> set init_lef_file {lef/header6_V55_20ka_cic.lef lef/fsa0m_a_generic_core.lef lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef lef/fsa0m_a_t33_generic_io.lef lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef lef/BONDPAD.lef}
<CMD> set init_verilog design/CHIP_syn.v
<CMD> set init_mmmc_file mmmc.view
<CMD> set init_io_file design/CHIP.ioc
<CMD> set init_top_cell CHIP
<CMD> set init_pwr_net VCC
<CMD> init_design
#% Begin Load MMMC data ... (date=03/22 00:31:47, mem=442.1M)
#% End Load MMMC data ... (date=03/22 00:31:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=442.2M, current mem=442.2M)
RC_typ RC_best RC_worst

Loading LEF file lef/header6_V55_20ka_cic.lef ...
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/header6_V55_20ka_cic.lef at line 1290.

Loading LEF file lef/fsa0m_a_generic_core.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_generic_core.lef at line 1.
Set DBUPerIGU to M2 pitch 620.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_generic_core.lef at line 40071.

Loading LEF file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.

Loading LEF file lef/fsa0m_a_t33_generic_io.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_t33_generic_io.lef at line 1.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_t33_generic_io.lef at line 2034.

Loading LEF file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.

Loading LEF file lef/BONDPAD.lef ...
WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
**WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri Mar 22 00:31:47 2024
viaInitial ends at Fri Mar 22 00:31:47 2024
Loading view definition file from mmmc.view
Reading lib_max timing library '/home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_generic_core_ss1p62v125c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_generic_core_ss1p62v125c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
Reading lib_max timing library '/home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSC' is not defined in the library. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSD' is not defined in the library. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSC' is not defined in the library. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSD' is not defined in the library. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
Reading lib_min timing library '/home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_generic_core_ff1p98vm40c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
Reading lib_min timing library '/home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSC' is not defined in the library. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSD' is not defined in the library. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSC' is not defined in the library. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSD' is not defined in the library. (File /home/raid7_2/user12/r2945050/ICDLab/HW4/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
*** End library_loading (cpu=0.05min, real=0.05min, mem=22.9M, fe_cpu=1.86min, fe_real=4.92min, fe_mem=557.9M) ***
#% Begin Load netlist data ... (date=03/22 00:31:50, mem=540.2M)
*** Begin netlist parsing (mem=557.9M) ***
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 388 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'design/CHIP_syn.v'

*** Memory Usage v#1 (Current mem = 557.914M, initial mem = 179.691M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=557.9M) ***
#% End Load netlist data ... (date=03/22 00:31:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=540.2M, current mem=473.4M)
Set top cell to CHIP.
Hooked 776 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell CHIP ...
*** Netlist is unique.
** info: there are 820 modules.
** info: there are 403 stdCell insts.
** info: there are 37 Pad insts.

*** Memory Usage v#1 (Current mem = 598.336M, initial mem = 179.691M) ***
Reading IO assignment file "design/CHIP.ioc" ...
Adjusting Core to Bottom to: 0.4400.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'design/CHIP.sdc' ...
Current (total cpu=0:01:53, real=0:04:56, peak res=626.3M, current mem=626.3M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk_p_i' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File design/CHIP.sdc, Line 30).

INFO (CTE): Reading of timing constraints file design/CHIP.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 10 of File design/CHIP.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File design/CHIP.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=643.6M, current mem=643.6M)
Current (total cpu=0:01:53, real=0:04:56, peak res=643.6M, current mem=643.6M)
Reading timing constraints file 'design/CHIP.sdc' ...
Current (total cpu=0:01:53, real=0:04:56, peak res=643.6M, current mem=643.6M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk_p_i' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File design/CHIP.sdc, Line 30).

INFO (CTE): Reading of timing constraints file design/CHIP.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 10 of File design/CHIP.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File design/CHIP.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=644.0M, current mem=644.0M)
Current (total cpu=0:01:53, real=0:04:56, peak res=644.0M, current mem=644.0M)
Total number of combinational cells: 290
Total number of sequential cells: 79
Total number of tristate cells: 13
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
Total number of usable buffers: 14
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
Total number of usable inverters: 15
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELA DELC DELB
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File u18_Faraday.CapTbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
Reading Capacitance Table File u18_Faraday.CapTbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: av_func_mode_max
    RC-Corner Name        : RC_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'FireIce/icecaps.tch'
 
 Analysis View: av_scan_mode_max
    RC-Corner Name        : RC_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'FireIce/icecaps.tch'
 
 Analysis View: av_func_mode_min
    RC-Corner Name        : RC_best
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'FireIce/icecaps.tch'
 
 Analysis View: av_scan_mode_min
    RC-Corner Name        : RC_best
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'FireIce/icecaps.tch'

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436          8  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 1197 warning(s), 0 error(s)

<CMD> clearGlobalNets
<CMD> globalNetConnect VCC -type pgpin -pin VCC -inst *
<CMD> globalNetConnect GND -type pgpin -pin GND -inst *
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_5040 -r 1 0.01 80 80 80 80
Adjusting Core to Bottom to: 80.5200.
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VCC GND} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 15 -use_interleaving_wire_group 1

Ring generation is complete.
vias are now being generated.
addRing created 120 wires.
ViaGen created 1800 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |       60       |       NA       |
|  via4  |      1800      |        0       |
| metal5 |       60       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { padPin corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VCC GND } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Fri Mar 22 00:36:52 2024 ***
SPECIAL ROUTE ran on directory: /home/raid7_2/user12/r2945050/ICDLab/HW4
SPECIAL ROUTE ran on machine: cad17 (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VCC GND"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1682.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 784 macros, 38 used
Read in 78 components
  29 core components: 29 unplaced, 0 placed, 0 fixed
  49 pad components: 0 unplaced, 0 placed, 49 fixed
Read in 37 logical pins
Read in 37 nets
Read in 2 special nets, 2 routed
Read in 62 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 12
  Number of Core ports routed: 410
  Number of Followpin connections: 205
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1699.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 627 wires.
ViaGen created 1242 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       615      |       NA       |
|   via  |       410      |        0       |
|  via2  |       410      |        0       |
|  via3  |       410      |        0       |
| metal4 |       12       |       NA       |
|  via4  |       12       |        0       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VCC GND} -layer metal4 -direction vertical -width 1 -spacing 0.28 -set_to_set_distance 400 -start_from left -start_offset 250 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 1350 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   via  |       410      |        0       |
|  via2  |       410      |        0       |
|  via3  |       410      |        0       |
| metal4 |        4       |       NA       |
|  via4  |       120      |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { ring stripe }
<CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Fri Mar 22 00:40:01 2024 ***
SPECIAL ROUTE ran on directory: /home/raid7_2/user12/r2945050/ICDLab/HW4
SPECIAL ROUTE ran on machine: cad17 (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND VCC"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1710.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 784 macros, 38 used
Read in 78 components
  29 core components: 29 unplaced, 0 placed, 0 fixed
  49 pad components: 0 unplaced, 0 placed, 49 fixed
Read in 37 logical pins
Read in 37 nets
Read in 2 special nets, 2 routed
Read in 62 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1712.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> addIoFiller -cell EMPTY16D -prefix IOFILLER
Added 39 of filler cell 'EMPTY16D' on top side.
Added 28 of filler cell 'EMPTY16D' on left side.
Added 55 of filler cell 'EMPTY16D' on bottom side.
Added 55 of filler cell 'EMPTY16D' on right side.
<CMD> addIoFiller -cell EMPTY8D -prefix IOFILLER
Added 0 of filler cell 'EMPTY8D' on top side.
Added 14 of filler cell 'EMPTY8D' on left side.
Added 0 of filler cell 'EMPTY8D' on bottom side.
Added 0 of filler cell 'EMPTY8D' on right side.
<CMD> addIoFiller -cell EMPTY4D -prefix IOFILLER
Added 13 of filler cell 'EMPTY4D' on top side.
Added 0 of filler cell 'EMPTY4D' on left side.
Added 0 of filler cell 'EMPTY4D' on bottom side.
Added 0 of filler cell 'EMPTY4D' on right side.
<CMD> addIoFiller -cell EMPTY2D -prefix IOFILLER
Added 13 of filler cell 'EMPTY2D' on top side.
Added 14 of filler cell 'EMPTY2D' on left side.
Added 11 of filler cell 'EMPTY2D' on bottom side.
Added 11 of filler cell 'EMPTY2D' on right side.
<CMD> addIoFiller -cell EMPTY1D -prefix IOFILLER -fillAnyGap
Added 26 of filler cell 'EMPTY1D' on top side.
Added 28 of filler cell 'EMPTY1D' on left side.
Added 22 of filler cell 'EMPTY1D' on bottom side.
Added 11 of filler cell 'EMPTY1D' on right side.
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report CHIP.drc.rpt -limit 1000
<CMD> verify_drc
#-report CHIP.drc.rpt                    # string, default="", user setting
 *** Starting Verify DRC (MEM: 954.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 249.600 245.760} 1 of 36
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {249.600 0.000 499.200 245.760} 2 of 36
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {499.200 0.000 748.800 245.760} 3 of 36
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {748.800 0.000 998.400 245.760} 4 of 36
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {998.400 0.000 1248.000 245.760} 5 of 36
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1248.000 0.000 1478.080 245.760} 6 of 36
  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 245.760 249.600 491.520} 7 of 36
  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {249.600 245.760 499.200 491.520} 8 of 36
  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {499.200 245.760 748.800 491.520} 9 of 36
  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {748.800 245.760 998.400 491.520} 10 of 36
  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {998.400 245.760 1248.000 491.520} 11 of 36
  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1248.000 245.760 1478.080 491.520} 12 of 36
  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 491.520 249.600 737.280} 13 of 36
  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {249.600 491.520 499.200 737.280} 14 of 36
  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {499.200 491.520 748.800 737.280} 15 of 36
  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {748.800 491.520 998.400 737.280} 16 of 36
  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {998.400 491.520 1248.000 737.280} 17 of 36
  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1248.000 491.520 1478.080 737.280} 18 of 36
  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 737.280 249.600 983.040} 19 of 36
  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {249.600 737.280 499.200 983.040} 20 of 36
  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {499.200 737.280 748.800 983.040} 21 of 36
  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {748.800 737.280 998.400 983.040} 22 of 36
  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {998.400 737.280 1248.000 983.040} 23 of 36
  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1248.000 737.280 1478.080 983.040} 24 of 36
  VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 983.040 249.600 1228.800} 25 of 36
  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {249.600 983.040 499.200 1228.800} 26 of 36
  VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {499.200 983.040 748.800 1228.800} 27 of 36
  VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {748.800 983.040 998.400 1228.800} 28 of 36
  VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {998.400 983.040 1248.000 1228.800} 29 of 36
  VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1248.000 983.040 1478.080 1228.800} 30 of 36
  VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 1228.800 249.600 1469.000} 31 of 36
  VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {249.600 1228.800 499.200 1469.000} 32 of 36
  VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {499.200 1228.800 748.800 1469.000} 33 of 36
  VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {748.800 1228.800 998.400 1469.000} 34 of 36
  VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {998.400 1228.800 1248.000 1469.000} 35 of 36
  VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {1248.000 1228.800 1478.080 1469.000} 36 of 36
  VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 3.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -nets {VCC GND} -type special -noUnroutedNet -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Mar 22 00:42:02 2024

Design Name: CHIP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1478.0800, 1469.0000)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VCC
*** Checking Net GND

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Mar 22 00:42:02 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> saveDesign DBS/powerRoute
#% Begin save design ... (date=03/22 00:42:39, mem=801.4M)
% Begin Save netlist data ... (date=03/22 00:42:39, mem=801.9M)
Writing Binary DB to DBS/powerRoute.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/22 00:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=802.1M, current mem=802.1M)
% Begin Save AAE data ... (date=03/22 00:42:39, mem=802.1M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 00:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=802.1M, current mem=802.1M)
% Begin Save clock tree data ... (date=03/22 00:42:39, mem=802.9M)
% End Save clock tree data ... (date=03/22 00:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=803.0M, current mem=803.0M)
Saving preference file DBS/powerRoute.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/22 00:42:39, mem=803.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/22 00:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=803.2M, current mem=803.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/22 00:42:39, mem=803.3M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=03/22 00:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=803.3M, current mem=803.3M)
% Begin Save routing data ... (date=03/22 00:42:39, mem=803.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=991.7M) ***
% End Save routing data ... (date=03/22 00:42:39, total cpu=0:00:00.0, real=0:00:01.0, peak res=804.3M, current mem=804.3M)
Saving property file DBS/powerRoute.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=991.7M) ***
% Begin Save power constraints data ... (date=03/22 00:42:40, mem=804.6M)
% End Save power constraints data ... (date=03/22 00:42:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=804.7M, current mem=804.7M)
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
Generated self-contained design powerRoute.dat
#% End save design ... (date=03/22 00:42:40, total cpu=0:00:00.5, real=0:00:01.0, peak res=805.6M, current mem=805.6M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1} -maxAllowedDelay 1
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxDensity 0.6 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1064.56 CPU=0:00:00.1 REAL=0:00:00.0) 
AAE_INFO: Cdb files are: 
 	celtic/u18_ss.cdb
	celtic/u18_ff.cdb
 
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.

*summary: 106 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.9) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.8611 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1334.27)
Total number of fetched objects 451
End delay calculation. (MEM=1403.53 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1306.16 CPU=0:00:00.6 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#10 (mem=1292.0M)" ...
total jobs 10678
multi thread init TemplateIndex for each ta. thread num 1
Wait...
*** Build Buffered Sizing Timing Model
(cpu=0:00:08.7 mem=1292.0M) ***
**WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
*** Build Virtual Sizing Timing Model
(cpu=0:00:09.4 mem=1292.0M) ***
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=316 (0 fixed + 316 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=389 #net=450 #term=1444 #term/net=3.21, #fixedIo=389, #floatIo=0, #fixedPin=37, #floatPin=0
stdCell: 316 single + 0 double + 0 multi
Total standard cell length = 1.7856 (mm), area = 0.0090 (mm^2)
Estimated cell power/ground rail width = 0.866 um
Average module density = 0.014.
Density for the design = 0.014.
       = stdcell_area 2880 sites (8999 um^2) / alloc_area 204653 sites (639499 um^2).
Pin Density = 0.004234.
            = total # of pins 1444 / total area 341088.
Identified 1 spare or floating instance, with no clusters.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.633e+04 (2.27e+04 2.36e+04)
              Est.  stn bbox = 5.586e+04 (2.72e+04 2.86e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1340.5M
Iteration  2: Total net bbox = 4.633e+04 (2.27e+04 2.36e+04)
              Est.  stn bbox = 5.586e+04 (2.72e+04 2.86e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1340.5M
Iteration  3: Total net bbox = 5.114e+04 (2.60e+04 2.52e+04)
              Est.  stn bbox = 6.329e+04 (3.20e+04 3.12e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1356.5M
Active setup views:
    av_func_mode_max
Iteration  4: Total net bbox = 4.922e+04 (2.51e+04 2.41e+04)
              Est.  stn bbox = 6.079e+04 (3.09e+04 2.99e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1356.5M
Active setup views:
    av_func_mode_max
Iteration  5: Total net bbox = 4.426e+04 (2.24e+04 2.19e+04)
              Est.  stn bbox = 5.405e+04 (2.71e+04 2.69e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1356.5M
Active setup views:
    av_func_mode_max
Iteration  6: Total net bbox = 4.257e+04 (2.16e+04 2.09e+04)
              Est.  stn bbox = 5.198e+04 (2.62e+04 2.58e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1357.5M
Active setup views:
    av_func_mode_max
Iteration  7: Total net bbox = 4.271e+04 (2.17e+04 2.10e+04)
              Est.  stn bbox = 5.211e+04 (2.62e+04 2.59e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1361.5M
Iteration  8: Total net bbox = 4.271e+04 (2.17e+04 2.10e+04)
              Est.  stn bbox = 5.211e+04 (2.62e+04 2.59e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1361.5M
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Iteration  9: Total net bbox = 4.433e+04 (2.32e+04 2.12e+04)
              Est.  stn bbox = 5.364e+04 (2.80e+04 2.57e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1361.5M
Iteration 10: Total net bbox = 4.433e+04 (2.32e+04 2.12e+04)
              Est.  stn bbox = 5.364e+04 (2.80e+04 2.57e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1361.5M
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Iteration 11: Total net bbox = 4.561e+04 (2.30e+04 2.26e+04)
              Est.  stn bbox = 5.478e+04 (2.76e+04 2.72e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1361.5M
Iteration 12: Total net bbox = 4.561e+04 (2.30e+04 2.26e+04)
              Est.  stn bbox = 5.478e+04 (2.76e+04 2.72e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1361.5M
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Iteration 13: Total net bbox = 4.726e+04 (2.36e+04 2.36e+04)
              Est.  stn bbox = 5.641e+04 (2.83e+04 2.82e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1362.5M
Iteration 14: Total net bbox = 4.726e+04 (2.36e+04 2.36e+04)
              Est.  stn bbox = 5.641e+04 (2.83e+04 2.82e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1362.5M
*** cost = 4.726e+04 (2.36e+04 2.36e+04) (cpu for global=0:00:02.8) real=0:00:04.0***
Info: 1 clock gating cells identified, 0 (on average) moved
Solver runtime cpu: 0:00:01.2 real: 0:00:01.3
Core Placement runtime cpu: 0:00:02.0 real: 0:00:04.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:21 mem=1362.5M) ***
Total net bbox length = 4.726e+04 (2.365e+04 2.361e+04) (ext = 3.110e+04)
Density distribution unevenness ratio = 94.938%
Move report: Detail placement moves 316 insts, mean move: 3.87 um, max move: 25.14 um
	Max move on inst (alu_in/ALU_d2_r_reg[1]): (452.61, 808.27) --> (465.62, 820.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1362.5MB
Summary Report:
Instances move: 316 (out of 316 movable)
Instances flipped: 0
Mean displacement: 3.87 um
Max displacement: 25.14 um (Instance: alu_in/ALU_d2_r_reg[1]) (452.61, 808.269) -> (465.62, 820.4)
	Length: 19 sites, height: 1 rows, site name: core_5040, cell type: QDFFRBS
Total net bbox length = 4.657e+04 (2.296e+04 2.361e+04) (ext = 3.106e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1362.5MB
*** Finished refinePlace (0:03:21 mem=1362.5M) ***
*** End of Placement (cpu=0:00:12.7, real=0:00:13.0, mem=1362.5M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 441 )
Density distribution unevenness ratio = 94.938%
*** Free Virtual Timing Model ...(mem=1362.5M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2590 numPGBlocks=8100 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=450  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 413 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 413 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 5.140800e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       1( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1370
[NR-eGR] Layer2(metal2)(V) length: 2.526366e+04um, number of vias: 1898
[NR-eGR] Layer3(metal3)(H) length: 2.512736e+04um, number of vias: 36
[NR-eGR] Layer4(metal4)(V) length: 1.322160e+03um, number of vias: 0
[NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.171318e+04um, number of vias: 3304
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.270270e+03um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:16, real = 0: 0:19, mem = 1298.6M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 9 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
**WARN: (IMPTR-2325):	There are 37 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
Type 'man IMPTR-2325' for more detail.
All nets are already routed correctly.
End to check current routing status for nets (mem=1298.6M)
Extraction called for design 'CHIP' of instances=705 and nets=466 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1298.633M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1314.98)
Total number of fetched objects 451
End delay calculation. (MEM=1404.37 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1404.37 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:03:24 mem=1404.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.281  |  1.281  |  6.314  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   70    |   19    |   54    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.886   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     28 (28)      |    -121    |     29 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.844%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.79 sec
Total Real time: 1.0 sec
Total Memory Usage: 1347.125 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 973.6M, totSessionCpu=0:03:35 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1353.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.281  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   70    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.886   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     28 (28)      |    -121    |     29 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.844%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 972.8M, totSessionCpu=0:03:35 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1347.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1347.1M) ***

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 37 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Footprint cell infomation for calculating maxBufDist
*info: There are 14 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 1 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1410.3 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2590 numPGBlocks=8100 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=450  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 413 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 413 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 5.227992e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       1( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1370
[NR-eGR] Layer2(metal2)(V) length: 2.597878e+04um, number of vias: 1904
[NR-eGR] Layer3(metal3)(H) length: 2.606976e+04um, number of vias: 28
[NR-eGR] Layer4(metal4)(V) length: 5.857600e+02um, number of vias: 0
[NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.263430e+04um, number of vias: 3302
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.272290e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1382.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.23 seconds
Extraction called for design 'CHIP' of instances=704 and nets=466 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1382.227M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1393.04)
Total number of fetched objects 450
End delay calculation. (MEM=1469.44 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1469.44 CPU=0:00:00.3 REAL=0:00:01.0)
Begin: GigaOpt high fanout net optimization
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 37 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     0.84%|        -|   0.100|   0.000|   0:00:00.0| 1545.8M|
|     0.84%|        -|   0.100|   0.000|   0:00:00.0| 1545.8M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1545.8M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 37 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     3|     3|    -1.22|    28|    28|     0|     0|     1.29|     0.00|       0|       0|       0|   0.84|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.38|     0.00|      64|       6|       0|   0.95| 0:00:00.0|  1547.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.38|     0.00|       0|       0|       0|   0.95| 0:00:00.0|  1547.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1547.8M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:21, real = 0:00:20, mem = 1026.0M, totSessionCpu=0:03:55 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 37 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 37 io nets excluded
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 16 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------------+---------+-----------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
+--------+--------+----------+------------+--------+----------------+---------+-----------------------------+
|   0.000|   0.000|     0.95%|   0:00:00.0| 1563.8M|av_func_mode_max|       NA| NA                          |
+--------+--------+----------+------------+--------+----------------+---------+-----------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1563.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1563.8M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 37 io nets excluded
Info: 2 clock nets excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0536
real setup target slack: 0.0536
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1410.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2590 numPGBlocks=8100 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=520  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 483 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 483 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.565168e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       2( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1413.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.15 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:04:09 mem=1413.6M) ***
Density distribution unevenness ratio = 91.486%
incr SKP is on..., with optDC mode
total jobs 10678
multi thread init TemplateIndex for each ta. thread num 1
(cpu=0:00:02.2 mem=1423.2M) ***
total jobs 0 -> 10200
multi thread init TemplateIndex for each ta. thread num 1
finished multi-thread init
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.1 mem=1445.2M) ***
Density distribution unevenness ratio = 90.712%
Move report: Timing Driven Placement moves 380 insts, mean move: 16.08 um, max move: 175.20 um
	Max move on inst (ipad_n_logic1): (966.58, 507.92) --> (1040.98, 407.12)
	Runtime: CPU: 0:00:05.9 REAL: 0:00:06.0 MEM: 1429.2MB
Density distribution unevenness ratio = 90.044%
Move report: Detail placement moves 40 insts, mean move: 8.00 um, max move: 29.76 um
	Max move on inst (alu_in/reg_data_b_reg[1]): (452.60, 800.24) --> (482.36, 800.24)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1429.2MB
Summary Report:
Instances move: 380 (out of 385 movable)
Instances flipped: 1
Mean displacement: 16.27 um
Max displacement: 175.20 um (Instance: ipad_n_logic1) (966.58, 507.92) -> (1040.98, 407.12)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: TIE1
Runtime: CPU: 0:00:05.9 REAL: 0:00:06.0 MEM: 1429.2MB
*** Finished refinePlace (0:04:14 mem=1429.2M) ***
Density distribution unevenness ratio = 90.044%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2590 numPGBlocks=8100 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=520  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 483 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 483 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.681088e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       2( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1510
[NR-eGR] Layer2(metal2)(V) length: 2.856193e+04um, number of vias: 2177
[NR-eGR] Layer3(metal3)(H) length: 2.766936e+04um, number of vias: 25
[NR-eGR] Layer4(metal4)(V) length: 2.968000e+02um, number of vias: 4
[NR-eGR] Layer5(metal5)(H) length: 6.751800e+02um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.720327e+04um, number of vias: 3716
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.369490e+03um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1395.5M)
Extraction called for design 'CHIP' of instances=774 and nets=536 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1395.473M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1056.9M, totSessionCpu=0:04:15 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1402.27)
Total number of fetched objects 520
End delay calculation. (MEM=1478.67 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1478.67 CPU=0:00:00.3 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 37 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.95
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     0.95%|        -|   0.000|   0.000|   0:00:00.0| 1575.0M|
|     0.95%|        0|   0.000|   0.000|   0:00:00.0| 1575.0M|
|     0.94%|        8|   0.000|   0.000|   0:00:00.0| 1576.5M|
|     0.94%|        0|   0.000|   0.000|   0:00:00.0| 1576.5M|
|     0.91%|       69|   0.000|   0.000|   0:00:01.0| 1578.5M|
|     0.91%|        0|   0.000|   0.000|   0:00:00.0| 1578.5M|
|     0.91%|        0|   0.000|   0.000|   0:00:00.0| 1578.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.91
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.1) (real = 0:00:06.0) **
*** Starting refinePlace (0:04:22 mem=1578.5M) ***
Total net bbox length = 5.406e+04 (2.731e+04 2.675e+04) (ext = 3.254e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1578.5MB
Summary Report:
Instances move: 0 (out of 377 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.406e+04 (2.731e+04 2.675e+04) (ext = 3.254e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1578.5MB
*** Finished refinePlace (0:04:22 mem=1578.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1578.5M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1578.5M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1428.98M, totSessionCpu=0:04:22).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2590 numPGBlocks=8100 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=512  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 475 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 475 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.728464e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       2( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1493
[NR-eGR] Layer2(metal2)(V) length: 2.855383e+04um, number of vias: 2162
[NR-eGR] Layer3(metal3)(H) length: 2.796076e+04um, number of vias: 35
[NR-eGR] Layer4(metal4)(V) length: 4.575200e+02um, number of vias: 4
[NR-eGR] Layer5(metal5)(H) length: 6.745600e+02um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.764667e+04um, number of vias: 3694
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.368870e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1404.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.20 seconds
Extraction called for design 'CHIP' of instances=766 and nets=529 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1404.105M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1457.34)
Total number of fetched objects 512
End delay calculation. (MEM=1492.57 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1492.57 CPU=0:00:00.3 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 37 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     1.05|     0.00|       0|       0|       0|   0.91|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.05|     0.00|       1|       0|       0|   0.92| 0:00:00.0|  1568.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.05|     0.00|       0|       0|       0|   0.92| 0:00:00.0|  1568.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1568.9M) ***

*** Starting refinePlace (0:04:24 mem=1584.9M) ***
Total net bbox length = 5.406e+04 (2.731e+04 2.675e+04) (ext = 3.254e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1584.9MB
Summary Report:
Instances move: 0 (out of 378 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.406e+04 (2.731e+04 2.675e+04) (ext = 3.254e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1584.9MB
*** Finished refinePlace (0:04:24 mem=1584.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1584.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1584.9M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 7.602%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1549.8M)

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'CHIP' of instances=767 and nets=530 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1407.402M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2590 numPGBlocks=8100 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=513  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 476 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 476 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.728464e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       2( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1418.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.14 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1416.61)
Total number of fetched objects 513
End delay calculation. (MEM=1490 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1490 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:04:25 mem=1490.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 1110.9M, totSessionCpu=0:04:25 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.050  |  1.050  |  6.400  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   70    |   19    |   54    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.916%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:51, real = 0:00:50, mem = 1111.1M, totSessionCpu=0:04:25 **
*** Finished optDesign ***
<CMD> saveDesign DBS/Placement
#% Begin save design ... (date=03/22 00:46:13, mem=1111.3M)
% Begin Save netlist data ... (date=03/22 00:46:13, mem=1111.6M)
Writing Binary DB to DBS/Placement.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/22 00:46:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1111.6M, current mem=1111.6M)
% Begin Save AAE data ... (date=03/22 00:46:13, mem=1111.6M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 00:46:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1111.6M, current mem=1111.6M)
% Begin Save clock tree data ... (date=03/22 00:46:13, mem=1111.9M)
% End Save clock tree data ... (date=03/22 00:46:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1111.9M, current mem=1111.9M)
Saving preference file DBS/Placement.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/22 00:46:13, mem=1111.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/22 00:46:14, total cpu=0:00:00.0, real=0:00:01.0, peak res=1111.9M, current mem=1111.9M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/22 00:46:14, mem=1111.9M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=03/22 00:46:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1111.9M, current mem=1111.9M)
% Begin Save routing data ... (date=03/22 00:46:14, mem=1111.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1432.8M) ***
% End Save routing data ... (date=03/22 00:46:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1112.9M, current mem=1112.9M)
Saving property file DBS/Placement.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1432.8M) ***
% Begin Save power constraints data ... (date=03/22 00:46:14, mem=1112.9M)
% End Save power constraints data ... (date=03/22 00:46:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1112.9M, current mem=1112.9M)
Saving rc congestion map DBS/Placement.dat/CHIP.congmap.gz ...
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
Generated self-contained design Placement.dat
#% End save design ... (date=03/22 00:46:14, total cpu=0:00:00.7, real=0:00:01.0, peak res=1112.9M, current mem=1051.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): func_mode scan_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property case_analysis -pin ipad_clk_p_i/PD 0
<CMD> set_ccopt_property case_analysis -pin ipad_clk_p_i/PU 0
<CMD> set_ccopt_property case_analysis -pin ipad_clk_p_i/SMT 0
<CMD> create_ccopt_clock_tree -name clk_p_i -source clk_p_i -no_skew_group
Extracting original clock gating for clk_p_i...
  clock_tree clk_p_i contains 35 sinks and 0 clock gates.
  Extraction for clk_p_i complete.
Extracting original clock gating for clk_p_i done.
<CMD> set_ccopt_property clock_period -pin clk_p_i 10
<CMD> create_ccopt_skew_group -name clk_p_i/func_mode -sources clk_p_i -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group clk_p_i/func_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group clk_p_i/func_mode 0.500
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk_p_i/func_mode clk_p_i
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk_p_i/func_mode func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk_p_i/func_mode {DC_max DC_min}
<CMD> create_ccopt_skew_group -name clk_p_i/scan_mode -sources clk_p_i -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group clk_p_i/scan_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group clk_p_i/scan_mode 0.500
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk_p_i/scan_mode clk_p_i
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk_p_i/scan_mode scan_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk_p_i/scan_mode {DC_max DC_min}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=03/22 00:47:26, mem=1043.4M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1363.1M, init mem=1363.1M)
IO instance overlap:98
*info: Placed = 378           
*info: Unplaced = 0           
Placement Density:0.92%(9765/1065832)
Placement Density (including fixed std cells):0.92%(9765/1065832)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1363.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
All good
Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
**WARN: (IMPCCOPT-1127):	The skew group default.clk_p_i/scan_mode has been identified as a duplicate of: clk_p_i/func_mode
The skew group clk_p_i/scan_mode has been identified as a duplicate of: clk_p_i/func_mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1363.1 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2590 numPGBlocks=8100 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=513  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 476 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 476 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.728464e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       2( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1495
[NR-eGR] Layer2(metal2)(V) length: 2.860703e+04um, number of vias: 2166
[NR-eGR] Layer3(metal3)(H) length: 2.795828e+04um, number of vias: 33
[NR-eGR] Layer4(metal4)(V) length: 4.060000e+02um, number of vias: 4
[NR-eGR] Layer5(metal5)(H) length: 6.745600e+02um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.764587e+04um, number of vias: 3698
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.368870e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1351.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.19 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup...
Using cell based legalization.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.1)
Validating CTS configuration...
Non-default CCOpt properties:
preferred_extra_space is set for at least one key
route_type is set for at least one key
target_insertion_delay is set for at least one key
useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk_p_i:
Non-default CCOpt properties for clock tree clk_p_i:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Library Trimming...
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk_p_i. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2590 numPGBlocks=8100 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Library trimming inverters in power domain auto-default and half-corner DC_max:setup.late removed 0 of 7 cells
  For power domain auto-default:
    Buffers:     
    Inverters:   INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
    Clock gates: GCKETF GCKETT GCKETP GCKETN 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 1138611.578um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
    Unshielded; Mask Constraint: 0; Source: route_type.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  For timing_corner DC_max:setup, late:
    Slew time target (leaf):    0.222ns
    Slew time target (trunk):   0.222ns
    Slew time target (top):     0.222ns (Note: no nets are considered top nets in this clock tree)
    Buffer unit delay for power domain auto-default:   0.134ns
    Buffer max distance for power domain auto-default: 862.222um
  Fastest wire driving cells and distances for power domain auto-default:
    Inverter  : {lib_cell:INV12CK, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=862.222um, saturatedSlew=0.200ns, speed=6379.741um per ns, cellArea=57.986um^2 per 1000um}
    Clock gate: {lib_cell:GCKETF, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=426.350um, saturatedSlew=0.203ns, speed=1646.139um per ns, cellArea=183.230um^2 per 1000um}
Library Trimming done.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk_p_i, which drives the root of clock_tree clk_p_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.

Logic Sizing Table:

---------------------------------------------------------------
Cell    Instance count    Source         Eligible library cells
---------------------------------------------------------------
XMD           1           library set    {XMD}
---------------------------------------------------------------


**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk_p_i' in RC corner RC_worst.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk_p_i'. Using estimated values, based on estimated route, as a fallback.
Clock tree clk_p_i has 1 max_capacitance violation.
Clock tree balancer configuration for skew_group clk_p_i/func_mode:
  Sources:                     pin clk_p_i
  Total number of sinks:       35
  Delay constrained sinks:     35
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner DC_max:setup.late:
  Skew target:                 0.134ns
  Insertion delay target:      0.500ns

Clock Tree Violations Report
============================

The clock tree has violations that CCOpt may not be able to correct due to the design settings.
A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
Consider reviewing your design and relaunching CCOpt.


Max Capacitance Violations
--------------------------

Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk_p_i at (205.770,1467.500), in power domain auto-default, which drives a net clk_p_i which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 0.004pF.


**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_p_i: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_p_i: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_p_i: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk_p_i/func_mode with 35 clock sinks.

Via Selection for Estimated Routes (rule default):

-----------------------------------------------------------------------
Layer    Via Cell               Res.     Cap.     RC       Top of Stack
Range                           (Ohm)    (fF)     (fs)     Only
-----------------------------------------------------------------------
M1-M2    VIA12_VV               6.500    0.038    0.245    false
M2-M3    VIA23_VH               6.500    0.031    0.201    false
M2-M3    VIA23_stack_HAMMER1    6.500    0.049    0.319    true
M3-M4    VIA34_VH               6.500    0.031    0.201    false
M3-M4    VIA34_stack_HAMMER1    6.500    0.049    0.319    true
M4-M5    VIA45_VH               6.500    0.031    0.201    false
M4-M5    VIA45_stack_HAMMER1    6.500    0.049    0.320    true
M5-M6    VIA56_HH               6.500    0.067    0.438    false
M5-M6    VIA56_stack_HAMMER1    6.500    0.083    0.539    true
-----------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
**WARN: (IMPCCOPT-1397):	CCOpt will not add a driver cell for clock tree clk_p_i because the root output net clk_p_i is marked dont_touch.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.0 real=0:00:02.0)
Synthesizing clock trees...
  Preparing To Balance...
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8774.314um^2
    Clock DAG library cell distribution before merging {count}:
     Logics: XMD: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              1
    Globally unique logic expressions               1
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8774.314um^2
    Clock DAG library cell distribution before clustering {count}:
     Logics: XMD: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk_p_i...
    Clustering clock_tree clk_p_i done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Invs: INV12CK: 2 
     Logics: XMD: 1 
    Bottom-up phase done. (took cpu=0:00:00.5 real=0:00:00.5)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:04:40 mem=1416.2M) ***
Total net bbox length = 5.406e+04 (2.731e+04 2.675e+04) (ext = 3.209e+04)
Density distribution unevenness ratio = 90.669%
Move report: Detail placement moves 1 insts, mean move: 4.96 um, max move: 4.96 um
	Max move on inst (FE_OFC57_n_logic0): (225.68, 1243.76) --> (230.64, 1243.76)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1416.2MB
Summary Report:
Instances move: 1 (out of 380 movable)
Instances flipped: 0
Mean displacement: 4.96 um
Max displacement: 4.96 um (Instance: FE_OFC57_n_logic0) (225.68, 1243.76) -> (230.64, 1243.76)
	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: BUF1
Total net bbox length = 5.407e+04 (2.732e+04 2.675e+04) (ext = 3.210e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1416.2MB
*** Finished refinePlace (0:04:40 mem=1416.2M) ***
    Moved 0 and flipped 0 of 38 clock instance(s) during refinement.
    The largest move was 0 microns for .
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk_p_i' in RC corner RC_worst.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk_p_i'. Using estimated values, based on estimated route, as a fallback.
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.5 real=0:00:00.5)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
      cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.108pF, total=0.174pF
      wire lengths     : top=0.000um, trunk=550.800um, leaf=813.420um, total=1364.220um
    Clock DAG net violations after 'Clustering':
      Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.222ns count=3 avg=0.114ns sd=0.106ns min=0.000ns max=0.209ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.222ns}
      Leaf  : target=0.222ns count=1 avg=0.171ns sd=0.000ns min=0.171ns max=0.171ns {1 <= 0.178ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Invs: INV12CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Clustering':
      skew_group clk_p_i/func_mode: insertion delay [min=1.083, max=1.100, avg=1.097, sd=0.004], skew [0.017 vs 0.134, 100% {1.083, 1.100}] (wid=0.041 ws=0.017) (gid=1.059 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk_p_i/func_mode: insertion delay [min=1.083, max=1.100, avg=1.097, sd=0.004], skew [0.017 vs 0.134, 100% {1.083, 1.100}] (wid=0.041 ws=0.017) (gid=1.059 gs=0.000)
    Clock network insertion delays are now [1.083ns, 1.100ns] average 1.097ns std.dev 0.004ns
    Legalizer calls during this step: 25 succeeded with DRC/Color checks: 25 succeeded without DRC/Color checks: 0
  Clustering done. (took cpu=0:00:01.0 real=0:00:01.0)
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  ----------------------------------------------------------------------------
  Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                       Fanout    Fanout    Fanout    Fanout       Distribution
  ----------------------------------------------------------------------------
  Trunk         4       1.000       1         1        0.000      {4 <= 2}
  Leaf          1      35.000      35        35        0.000      {1 <= 36}
  ----------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  --------------------------------
  Net Type    Clusters    Clusters
              Tried       Failed
  --------------------------------
  Trunk          1           0
  Leaf           1           0
  --------------------------------
  
  
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=769 and nets=532 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1358.945M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
    cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
    cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
    sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.109pF, total=0.175pF
    wire lengths     : top=0.000um, trunk=550.800um, leaf=813.420um, total=1364.220um
  Clock DAG net violations After congestion update:
    Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.222ns count=3 avg=0.114ns sd=0.106ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.222ns}
    Leaf  : target=0.222ns count=1 avg=0.171ns sd=0.000ns min=0.171ns max=0.171ns {1 <= 0.178ns}
  Clock DAG library cell distribution After congestion update {count}:
     Invs: INV12CK: 2 
   Logics: XMD: 1 
  Primary reporting skew group After congestion update:
    skew_group clk_p_i/func_mode: insertion delay [min=1.084, max=1.101, avg=1.097, sd=0.004], skew [0.017 vs 0.134, 100% {1.084, 1.101}] (wid=0.041 ws=0.017) (gid=1.060 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk_p_i/func_mode: insertion delay [min=1.084, max=1.101, avg=1.097, sd=0.004], skew [0.017 vs 0.134, 100% {1.084, 1.101}] (wid=0.041 ws=0.017) (gid=1.060 gs=0.000)
  Clock network insertion delays are now [1.084ns, 1.101ns] average 1.097ns std.dev 0.004ns
  Update congestion based capacitance done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Clustering done. (took cpu=0:00:01.1 real=0:00:01.1)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
      cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.109pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=550.800um, leaf=813.420um, total=1364.220um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.222ns count=3 avg=0.114ns sd=0.106ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.222ns}
      Leaf  : target=0.222ns count=1 avg=0.171ns sd=0.000ns min=0.171ns max=0.171ns {1 <= 0.178ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Invs: INV12CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk_p_i/func_mode: insertion delay [min=1.084, max=1.101, avg=1.097, sd=0.004], skew [0.017 vs 0.134, 100% {1.084, 1.101}] (wid=0.041 ws=0.017) (gid=1.060 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk_p_i/func_mode: insertion delay [min=1.084, max=1.101, avg=1.097, sd=0.004], skew [0.017 vs 0.134, 100% {1.084, 1.101}] (wid=0.041 ws=0.017) (gid=1.060 gs=0.000)
    Clock network insertion delays are now [1.084ns, 1.101ns] average 1.097ns std.dev 0.004ns
    BalancingStep Fixing clock tree slew time and max cap violations has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk_p_i/func_mode,WC: 5676.7 -> 11008}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
      cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.109pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=550.800um, leaf=813.420um, total=1364.220um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.222ns count=3 avg=0.114ns sd=0.106ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.222ns}
      Leaf  : target=0.222ns count=1 avg=0.171ns sd=0.000ns min=0.171ns max=0.171ns {1 <= 0.178ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Invs: INV12CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk_p_i/func_mode: insertion delay [min=1.084, max=1.101, avg=1.097, sd=0.004], skew [0.017 vs 0.134, 100% {1.084, 1.101}] (wid=0.041 ws=0.017) (gid=1.060 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk_p_i/func_mode: insertion delay [min=1.084, max=1.101, avg=1.097, sd=0.004], skew [0.017 vs 0.134, 100% {1.084, 1.101}] (wid=0.041 ws=0.017) (gid=1.060 gs=0.000)
    Clock network insertion delays are now [1.084ns, 1.101ns] average 1.097ns std.dev 0.004ns
    BalancingStep Fixing clock tree slew time and max cap violations - detailed pass has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk_p_i/func_mode,WC: 5676.7 -> 11008}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
      cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.109pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=550.800um, leaf=813.420um, total=1364.220um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.222ns count=3 avg=0.114ns sd=0.106ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.222ns}
      Leaf  : target=0.222ns count=1 avg=0.171ns sd=0.000ns min=0.171ns max=0.171ns {1 <= 0.178ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Invs: INV12CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk_p_i/func_mode: insertion delay [min=1.084, max=1.101, avg=1.097, sd=0.004], skew [0.017 vs 0.134, 100% {1.084, 1.101}] (wid=0.041 ws=0.017) (gid=1.060 gs=0.000)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk_p_i/func_mode: insertion delay [min=1.084, max=1.101, avg=1.097, sd=0.004], skew [0.017 vs 0.134, 100% {1.084, 1.101}] (wid=0.041 ws=0.017) (gid=1.060 gs=0.000)
    Clock network insertion delays are now [1.084ns, 1.101ns] average 1.097ns std.dev 0.004ns
    BalancingStep Removing unnecessary root buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk_p_i/func_mode,WC: 5676.7 -> 11008}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
      cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.109pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=550.800um, leaf=813.420um, total=1364.220um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.222ns count=3 avg=0.114ns sd=0.106ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.222ns}
      Leaf  : target=0.222ns count=1 avg=0.171ns sd=0.000ns min=0.171ns max=0.171ns {1 <= 0.178ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Invs: INV12CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk_p_i/func_mode: insertion delay [min=1.084, max=1.101, avg=1.097, sd=0.004], skew [0.017 vs 0.134, 100% {1.084, 1.101}] (wid=0.041 ws=0.017) (gid=1.060 gs=0.000)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk_p_i/func_mode: insertion delay [min=1.084, max=1.101, avg=1.097, sd=0.004], skew [0.017 vs 0.134, 100% {1.084, 1.101}] (wid=0.041 ws=0.017) (gid=1.060 gs=0.000)
    Clock network insertion delays are now [1.084ns, 1.101ns] average 1.097ns std.dev 0.004ns
    BalancingStep Removing unconstrained drivers has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk_p_i/func_mode,WC: 5676.7 -> 11008}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
      cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.109pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=550.800um, leaf=813.420um, total=1364.220um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.222ns count=3 avg=0.114ns sd=0.106ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.222ns}
      Leaf  : target=0.222ns count=1 avg=0.171ns sd=0.000ns min=0.171ns max=0.171ns {1 <= 0.178ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Invs: INV12CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk_p_i/func_mode: insertion delay [min=1.084, max=1.101, avg=1.097, sd=0.004], skew [0.017 vs 0.134, 100% {1.084, 1.101}] (wid=0.041 ws=0.017) (gid=1.060 gs=0.000)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk_p_i/func_mode: insertion delay [min=1.084, max=1.101, avg=1.097, sd=0.004], skew [0.017 vs 0.134, 100% {1.084, 1.101}] (wid=0.041 ws=0.017) (gid=1.060 gs=0.000)
    Clock network insertion delays are now [1.084ns, 1.101ns] average 1.097ns std.dev 0.004ns
    BalancingStep Reducing insertion delay 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk_p_i/func_mode,WC: 5676.7 -> 11008}Legalizer calls during this step: 14 succeeded with DRC/Color checks: 14 succeeded without DRC/Color checks: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
      cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.109pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=550.800um, leaf=813.420um, total=1364.220um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.222ns count=3 avg=0.114ns sd=0.106ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.222ns}
      Leaf  : target=0.222ns count=1 avg=0.171ns sd=0.000ns min=0.171ns max=0.171ns {1 <= 0.178ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Invs: INV12CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk_p_i/func_mode: insertion delay [min=1.084, max=1.101, avg=1.097, sd=0.004], skew [0.017 vs 0.134, 100% {1.084, 1.101}] (wid=0.041 ws=0.017) (gid=1.060 gs=0.000)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk_p_i/func_mode: insertion delay [min=1.084, max=1.101, avg=1.097, sd=0.004], skew [0.017 vs 0.134, 100% {1.084, 1.101}] (wid=0.041 ws=0.017) (gid=1.060 gs=0.000)
    Clock network insertion delays are now [1.084ns, 1.101ns] average 1.097ns std.dev 0.004ns
    BalancingStep Removing longest path buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk_p_i/func_mode,WC: 5676.7 -> 11008}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
      cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.222ns count=3 avg=0.102ns sd=0.105ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.222ns}
      Leaf  : target=0.222ns count=1 avg=0.218ns sd=0.000ns min=0.218ns max=0.218ns {1 <= 0.222ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Invs: INV12CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk_p_i/func_mode: insertion delay [min=1.074, max=1.091, avg=1.087, sd=0.004], skew [0.017 vs 0.134, 100% {1.074, 1.091}] (wid=0.054 ws=0.017) (gid=1.036 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk_p_i/func_mode: insertion delay [min=1.074, max=1.091, avg=1.087, sd=0.004], skew [0.017 vs 0.134, 100% {1.074, 1.091}] (wid=0.054 ws=0.017) (gid=1.036 gs=0.000)
    Clock network insertion delays are now [1.074ns, 1.091ns] average 1.087ns std.dev 0.004ns
    BalancingStep Reducing insertion delay 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk_p_i/func_mode,WC: 5676.7 -> 10909}Legalizer calls during this step: 88 succeeded with DRC/Color checks: 77 succeeded without DRC/Color checks: 11
  Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Construction done. (took cpu=0:00:01.4 real=0:00:01.4)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
      cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.222ns count=3 avg=0.102ns sd=0.105ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.222ns}
      Leaf  : target=0.222ns count=1 avg=0.218ns sd=0.000ns min=0.218ns max=0.218ns {1 <= 0.222ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Invs: INV12CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group clk_p_i/func_mode: insertion delay [min=1.074, max=1.091, avg=1.087, sd=0.004], skew [0.017 vs 0.134, 100% {1.074, 1.091}] (wid=0.054 ws=0.017) (gid=1.036 gs=0.000)
    Skew group summary after 'Improving clock tree routing':
      skew_group clk_p_i/func_mode: insertion delay [min=1.074, max=1.091, avg=1.087, sd=0.004], skew [0.017 vs 0.134, 100% {1.074, 1.091}] (wid=0.054 ws=0.017) (gid=1.036 gs=0.000)
    Clock network insertion delays are now [1.074ns, 1.091ns] average 1.087ns std.dev 0.004ns
    BalancingStep Improving clock tree routing has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk_p_i/func_mode,WC: 5676.7 -> 10909}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
      cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.222ns count=3 avg=0.102ns sd=0.105ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.222ns}
      Leaf  : target=0.222ns count=1 avg=0.218ns sd=0.000ns min=0.218ns max=0.218ns {1 <= 0.222ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Invs: INV12CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group clk_p_i/func_mode: insertion delay [min=1.074, max=1.091, avg=1.087, sd=0.004], skew [0.017 vs 0.134, 100% {1.074, 1.091}] (wid=0.054 ws=0.017) (gid=1.036 gs=0.000)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk_p_i/func_mode: insertion delay [min=1.074, max=1.091, avg=1.087, sd=0.004], skew [0.017 vs 0.134, 100% {1.074, 1.091}] (wid=0.054 ws=0.017) (gid=1.036 gs=0.000)
    Clock network insertion delays are now [1.074ns, 1.091ns] average 1.087ns std.dev 0.004ns
    BalancingStep Reducing clock tree power 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk_p_i/func_mode,WC: 5676.7 -> 10909}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
      cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.222ns count=3 avg=0.102ns sd=0.105ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.222ns}
      Leaf  : target=0.222ns count=1 avg=0.218ns sd=0.000ns min=0.218ns max=0.218ns {1 <= 0.222ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Invs: INV12CK: 2 
     Logics: XMD: 1 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group clk_p_i/func_mode: insertion delay [min=1.074, max=1.091, avg=1.087, sd=0.004], skew [0.017 vs 0.134, 100% {1.074, 1.091}] (wid=0.054 ws=0.017) (gid=1.036 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk_p_i/func_mode: insertion delay [min=1.074, max=1.091, avg=1.087, sd=0.004], skew [0.017 vs 0.134, 100% {1.074, 1.091}] (wid=0.054 ws=0.017) (gid=1.036 gs=0.000)
    Clock network insertion delays are now [1.074ns, 1.091ns] average 1.087ns std.dev 0.004ns
    BalancingStep Reducing clock tree power 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk_p_i/func_mode,WC: 5676.7 -> 10909}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk_p_i/func_mode from 0.568ns to 1.091ns.
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Running the trial balancer to estimate the amount of delay to be added in Balancing...
      Estimated delay to be added in balancing: 0.000ns
    Running the trial balancer to estimate the amount of delay to be added in Balancing done.
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 5 Succeeded: 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
          cell areas       : b=0.000um^2, i=99.994um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8874.308um^2
          cell capacitance : b=0.000pF, i=0.118pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.122pF
          sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
          wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.222ns count=3 avg=0.102ns sd=0.105ns min=0.000ns max=0.210ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.222ns}
          Leaf  : target=0.222ns count=1 avg=0.218ns sd=0.000ns min=0.218ns max=0.218ns {1 <= 0.222ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Invs: INV12CK: 2 
         Logics: XMD: 1 
        Clock network insertion delays are now [1.074ns, 1.091ns] average 1.087ns std.dev 0.004ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
          cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
          cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
          sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
          wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.171ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
          Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Invs: INV12CK: 1 INV8CK: 1 
         Logics: XMD: 1 
        Clock network insertion delays are now [1.065ns, 1.082ns] average 1.078ns std.dev 0.004ns
        Legalizer calls during this step: 6 succeeded with DRC/Color checks: 6 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
          cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
          cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
          sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
          wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.171ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
          Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Invs: INV12CK: 1 INV8CK: 1 
         Logics: XMD: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
      cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.171ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
      Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Invs: INV12CK: 1 INV8CK: 1 
     Logics: XMD: 1 
    Clock network insertion delays are now [1.065ns, 1.082ns] average 1.078ns std.dev 0.004ns
    Legalizer calls during this step: 6 succeeded with DRC/Color checks: 6 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
    cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
    cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
    sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
    wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.171ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
    Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Invs: INV12CK: 1 INV8CK: 1 
   Logics: XMD: 1 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
  Skew group summary after Approximately balancing fragments:
    skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
  Clock network insertion delays are now [1.065ns, 1.082ns] average 1.078ns std.dev 0.004ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
      cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.171ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
      Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Invs: INV12CK: 1 INV8CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
    Clock network insertion delays are now [1.065ns, 1.082ns] average 1.078ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
          cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
          cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
          sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
          wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.171ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
          Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Invs: INV12CK: 1 INV8CK: 1 
         Logics: XMD: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
      cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.171ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
      Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Invs: INV12CK: 1 INV8CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
    Skew group summary after 'Approximately balancing step':
      skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
    Clock network insertion delays are now [1.065ns, 1.082ns] average 1.078ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
      cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.171ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
      Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Invs: INV12CK: 1 INV8CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
    Clock network insertion delays are now [1.065ns, 1.082ns] average 1.078ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
      cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.171ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
      Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Invs: INV12CK: 1 INV8CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
    Clock network insertion delays are now [1.065ns, 1.082ns] average 1.078ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=769 and nets=532 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1362.000M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
    cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
    cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
    sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
    wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.171ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
    Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
  Clock DAG library cell distribution After congestion update {count}:
     Invs: INV12CK: 1 INV8CK: 1 
   Logics: XMD: 1 
  Primary reporting skew group After congestion update:
    skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
  Clock network insertion delays are now [1.065ns, 1.082ns] average 1.078ns std.dev 0.004ns
  Merging balancing drivers for power...
    Tried: 5 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
      cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.171ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
      Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Invs: INV12CK: 1 INV8CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
    Clock network insertion delays are now [1.065ns, 1.082ns] average 1.078ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
      cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.171ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
      Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Invs: INV12CK: 1 INV8CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Improving clock skew':
      skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
    Clock network insertion delays are now [1.065ns, 1.082ns] average 1.078ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.174pF fall=0.174pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
      cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.171ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
      Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Invs: INV12CK: 1 INV8CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
    Clock network insertion delays are now [1.065ns, 1.082ns] average 1.078ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
      cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.159pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=118.840um, leaf=1244.140um, total=1362.980um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.171ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
      Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Invs: INV12CK: 1 INV8CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk_p_i/func_mode: insertion delay [min=1.065, max=1.082, avg=1.078, sd=0.004], skew [0.017 vs 0.134, 100% {1.065, 1.082}] (wid=0.053 ws=0.017) (gid=1.029 gs=0.000)
    Clock network insertion delays are now [1.065ns, 1.082ns] average 1.078ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.349pF fall=0.349pF), of which (rise=0.175pF fall=0.175pF) is wire, and (rise=0.174pF fall=0.174pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:04:41 mem=1419.2M) ***
Total net bbox length = 5.406e+04 (2.732e+04 2.675e+04) (ext = 3.210e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1419.2MB
Summary Report:
Instances move: 0 (out of 380 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.406e+04 (2.732e+04 2.675e+04) (ext = 3.210e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1419.2MB
*** Finished refinePlace (0:04:41 mem=1419.2M) ***
  Moved 0 and flipped 0 of 38 clock instance(s) during refinement.
  The largest move was 0 microns for .
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::eGRPC...
  Eagl Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Net route status summary:
  Clock:         4 (unrouted=3, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   528 (unrouted=53, trialRouted=475, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=17, (crossesIlmBounday AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(::ccopt::eagl_route_clock_nets): There are 4 for routing of which 3 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2590 numPGBlocks=8100 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=515  numIgnoredNets=512
[NR-eGR] There are 2 clock nets ( 2 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 2 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.209600e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1463
[NR-eGR] Layer2(metal2)(V) length: 2.787511e+04um, number of vias: 2095
[NR-eGR] Layer3(metal3)(H) length: 2.736308e+04um, number of vias: 35
[NR-eGR] Layer4(metal4)(V) length: 4.849600e+02um, number of vias: 4
[NR-eGR] Layer5(metal5)(H) length: 6.745600e+02um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.639771e+04um, number of vias: 3597
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.207100e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 4
[NR-eGR] Layer2(metal2)(V) length: 1.447000e+01um, number of vias: 4
[NR-eGR] Layer3(metal3)(H) length: 2.728000e+01um, number of vias: 2
[NR-eGR] Layer4(metal4)(V) length: 7.896000e+01um, number of vias: 0
[NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.207100e+02um, number of vias: 10
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.207100e+02um, number of vias: 10
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1358.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.16 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1358.9 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2590 numPGBlocks=8100 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 2  numPreroutedWires = 10
[NR-eGR] Read numTotalNets=515  numIgnoredNets=514
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.239840e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1499
[NR-eGR] Layer2(metal2)(V) length: 2.799831e+04um, number of vias: 2138
[NR-eGR] Layer3(metal3)(H) length: 2.797316e+04um, number of vias: 65
[NR-eGR] Layer4(metal4)(V) length: 1.005760e+03um, number of vias: 4
[NR-eGR] Layer5(metal5)(H) length: 6.745600e+02um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.765179e+04um, number of vias: 3706
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.254080e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 36
[NR-eGR] Layer2(metal2)(V) length: 1.232000e+02um, number of vias: 43
[NR-eGR] Layer3(metal3)(H) length: 6.100800e+02um, number of vias: 30
[NR-eGR] Layer4(metal4)(V) length: 5.208000e+02um, number of vias: 0
[NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.254080e+03um, number of vias: 109
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.254080e+03um, number of vias: 109
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1358.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.15 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
Set FIXED routing status on 3 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         4 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   528 (unrouted=53, trialRouted=475, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=17, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.6 real=0:00:00.6)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=769 and nets=532 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1358.914M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk_p_i' in RC corner RC_worst.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk_p_i'. Using estimated values, based on estimated route, as a fallback.
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
          cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
          cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
          sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.162pF, total=0.179pF
          wire lengths     : top=0.000um, trunk=120.710um, leaf=1254.080um, total=1374.790um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
          Capacitance          : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.170ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
          Leaf  : target=0.222ns count=1 avg=0.223ns sd=0.000ns min=0.223ns max=0.223ns {1 <= 0.233ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Invs: INV12CK: 1 INV8CK: 1 
         Logics: XMD: 1 
        Primary reporting skew group eGRPC initial state:
          skew_group clk_p_i/func_mode: insertion delay [min=1.064, max=1.083, avg=1.079, sd=0.005], skew [0.019 vs 0.134, 100% {1.064, 1.083}] (wid=0.054 ws=0.019) (gid=1.029 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk_p_i/func_mode: insertion delay [min=1.064, max=1.083, avg=1.079, sd=0.005], skew [0.019 vs 0.134, 100% {1.064, 1.083}] (wid=0.054 ws=0.019) (gid=1.029 gs=0.000)
        Clock network insertion delays are now [1.064ns, 1.083ns] average 1.079ns std.dev 0.005ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
          cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
          cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
          sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.162pF, total=0.179pF
          wire lengths     : top=0.000um, trunk=120.710um, leaf=1254.080um, total=1374.790um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
          Capacitance          : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.170ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
          Leaf  : target=0.222ns count=1 avg=0.223ns sd=0.000ns min=0.223ns max=0.223ns {1 <= 0.233ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Invs: INV12CK: 1 INV8CK: 1 
         Logics: XMD: 1 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group clk_p_i/func_mode: insertion delay [min=1.064, max=1.083, avg=1.079, sd=0.005], skew [0.019 vs 0.134, 100% {1.064, 1.083}] (wid=0.054 ws=0.019) (gid=1.029 gs=0.000)
        Skew group summary eGRPC after moving buffers:
          skew_group clk_p_i/func_mode: insertion delay [min=1.064, max=1.083, avg=1.079, sd=0.005], skew [0.019 vs 0.134, 100% {1.064, 1.083}] (wid=0.054 ws=0.019) (gid=1.029 gs=0.000)
        Clock network insertion delays are now [1.064ns, 1.083ns] average 1.079ns std.dev 0.005ns
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk_p_i/func_mode from 0.568ns to 1.083ns.
        Resolving skew group constraints done.
        Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ..**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk_p_i' in RC corner RC_worst.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk_p_i'. Using estimated values, based on estimated route, as a fallback.
.60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 2, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
          cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
          cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
          sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.162pF, total=0.179pF
          wire lengths     : top=0.000um, trunk=120.710um, leaf=1254.080um, total=1374.790um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
          Capacitance          : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.170ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
          Leaf  : target=0.222ns count=1 avg=0.223ns sd=0.000ns min=0.223ns max=0.223ns {1 <= 0.233ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Invs: INV12CK: 1 INV8CK: 1 
         Logics: XMD: 1 
        Primary reporting skew group eGRPC after downsizing:
          skew_group clk_p_i/func_mode: insertion delay [min=1.064, max=1.083, avg=1.079, sd=0.005], skew [0.019 vs 0.134, 100% {1.064, 1.083}] (wid=0.054 ws=0.019) (gid=1.029 gs=0.000)
        Skew group summary eGRPC after downsizing:
          skew_group clk_p_i/func_mode: insertion delay [min=1.064, max=1.083, avg=1.079, sd=0.005], skew [0.019 vs 0.134, 100% {1.064, 1.083}] (wid=0.054 ws=0.019) (gid=1.029 gs=0.000)
        Clock network insertion delays are now [1.064ns, 1.083ns] average 1.079ns std.dev 0.005ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 4, tested: 4, violation detected: 2, violation ignored (due to small violation): 1, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
          cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
          cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
          sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.162pF, total=0.179pF
          wire lengths     : top=0.000um, trunk=120.710um, leaf=1254.080um, total=1374.790um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
          Capacitance          : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.170ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
          Leaf  : target=0.222ns count=1 avg=0.223ns sd=0.000ns min=0.223ns max=0.223ns {1 <= 0.233ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Invs: INV12CK: 1 INV8CK: 1 
         Logics: XMD: 1 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group clk_p_i/func_mode: insertion delay [min=1.064, max=1.083, avg=1.079, sd=0.005], skew [0.019 vs 0.134, 100% {1.064, 1.083}] (wid=0.054 ws=0.019) (gid=1.029 gs=0.000)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk_p_i/func_mode: insertion delay [min=1.064, max=1.083, avg=1.079, sd=0.005], skew [0.019 vs 0.134, 100% {1.064, 1.083}] (wid=0.054 ws=0.019) (gid=1.029 gs=0.000)
        Clock network insertion delays are now [1.064ns, 1.083ns] average 1.079ns std.dev 0.005ns
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk_p_i unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
          Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done.
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 2 insts, 4 nets
      eGRPC done.
    Calling post conditioning for eGRPC done.
  Eagl Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:04:42 mem=1416.1M) ***
Total net bbox length = 5.406e+04 (2.732e+04 2.675e+04) (ext = 3.210e+04)
Density distribution unevenness ratio = 90.726%
Move report: Detail placement moves 1 insts, mean move: 4.34 um, max move: 4.34 um
	Max move on inst (FE_OFC58_n_logic0): (225.68, 1233.68) --> (221.34, 1233.68)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1416.1MB
Summary Report:
Instances move: 1 (out of 380 movable)
Instances flipped: 0
Mean displacement: 4.34 um
Max displacement: 4.34 um (Instance: FE_OFC58_n_logic0) (225.68, 1233.68) -> (221.34, 1233.68)
	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: BUF1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 5.406e+04 (2.731e+04 2.675e+04) (ext = 3.209e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1416.1MB
*** Finished refinePlace (0:04:42 mem=1416.1M) ***
  Moved 0 and flipped 0 of 38 clock instance(s) during refinement.
  The largest move was 0 microns for .
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.1 real=0:00:01.1)
  CCOpt::Phase::Routing...
  Update timing and DAG stats before routing clock trees...
  Clock DAG stats before routing clock trees:
    cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
    cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
    cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
    sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.162pF, total=0.179pF
    wire lengths     : top=0.000um, trunk=120.710um, leaf=1254.080um, total=1374.790um
  Clock DAG net violations before routing clock trees:
    Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
    Capacitance          : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
  Clock DAG primary half-corner transition distribution before routing clock trees:
    Trunk : target=0.222ns count=3 avg=0.092ns sd=0.086ns min=0.000ns max=0.170ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
    Leaf  : target=0.222ns count=1 avg=0.223ns sd=0.000ns min=0.223ns max=0.223ns {1 <= 0.233ns}
  Clock DAG library cell distribution before routing clock trees {count}:
     Invs: INV12CK: 1 INV8CK: 1 
   Logics: XMD: 1 
  Primary reporting skew group before routing clock trees:
    skew_group clk_p_i/func_mode: insertion delay [min=1.064, max=1.083, avg=1.079, sd=0.005], skew [0.019 vs 0.134, 100% {1.064, 1.083}] (wid=0.054 ws=0.019) (gid=1.029 gs=0.000)
  Skew group summary before routing clock trees:
    skew_group clk_p_i/func_mode: insertion delay [min=1.064, max=1.083, avg=1.079, sd=0.005], skew [0.019 vs 0.134, 100% {1.064, 1.083}] (wid=0.054 ws=0.019) (gid=1.029 gs=0.000)
  Clock network insertion delays are now [1.064ns, 1.083ns] average 1.079ns std.dev 0.005ns
  Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   528 (unrouted=53, trialRouted=475, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=17, (crossesIlmBounday AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(::ccopt::eagl_route_clock_nets): There are 4 for routing of which 3 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2590 numPGBlocks=8100 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=515  numIgnoredNets=512
[NR-eGR] There are 2 clock nets ( 2 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 2 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.209600e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1463
[NR-eGR] Layer2(metal2)(V) length: 2.787511e+04um, number of vias: 2095
[NR-eGR] Layer3(metal3)(H) length: 2.736308e+04um, number of vias: 35
[NR-eGR] Layer4(metal4)(V) length: 4.849600e+02um, number of vias: 4
[NR-eGR] Layer5(metal5)(H) length: 6.745600e+02um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.639771e+04um, number of vias: 3597
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.207100e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 4
[NR-eGR] Layer2(metal2)(V) length: 1.447000e+01um, number of vias: 4
[NR-eGR] Layer3(metal3)(H) length: 2.728000e+01um, number of vias: 2
[NR-eGR] Layer4(metal4)(V) length: 7.896000e+01um, number of vias: 0
[NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.207100e+02um, number of vias: 10
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.207100e+02um, number of vias: 10
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1358.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.16 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1358.9 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2590 numPGBlocks=8100 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 2  numPreroutedWires = 10
[NR-eGR] Read numTotalNets=515  numIgnoredNets=514
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.239840e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1499
[NR-eGR] Layer2(metal2)(V) length: 2.799831e+04um, number of vias: 2138
[NR-eGR] Layer3(metal3)(H) length: 2.797316e+04um, number of vias: 65
[NR-eGR] Layer4(metal4)(V) length: 1.005760e+03um, number of vias: 4
[NR-eGR] Layer5(metal5)(H) length: 6.745600e+02um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.765179e+04um, number of vias: 3706
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.254080e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 36
[NR-eGR] Layer2(metal2)(V) length: 1.232000e+02um, number of vias: 43
[NR-eGR] Layer3(metal3)(H) length: 6.100800e+02um, number of vias: 30
[NR-eGR] Layer4(metal4)(V) length: 5.208000e+02um, number of vias: 0
[NR-eGR] Layer5(metal5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.254080e+03um, number of vias: 109
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.254080e+03um, number of vias: 109
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1358.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.15 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_8611_cad17_r2945050_K3TONM/.rgfDJd4z8
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 4 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 3 nets.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/22 00:47:32, mem=1042.1M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 22 00:47:32 2024
#
#WARNING (NRDB-733) PIN clk_p_i in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_o[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_o[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_o[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Fri Mar 22 00:47:32 2024
#
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 1.200.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 1.200.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 530 nets.
# metal1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
# metal2       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
# metal3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# metal4       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
# metal5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# metal6       V   Track-Pitch = 2.480    Line-2-Via Pitch = 2.200
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1050.83 (MB), peak = 1118.59 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Fri Mar 22 00:47:33 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.87 (MB)
#Total memory = 1051.13 (MB)
#Peak memory = 1118.59 (MB)
#
#
#Start global routing on Fri Mar 22 00:47:33 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Mar 22 00:47:33 2024
#
#Start routing resource analysis on Fri Mar 22 00:47:33 2024
#
#Routing resource analysis is done on Fri Mar 22 00:47:33 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1840         783       30800    34.10%
#  metal2         V        1667         717       30800    33.97%
#  metal3         H        1845         778       30800    33.97%
#  metal4         V        1648         736       30800    40.85%
#  metal5         H        1835         788       30800    40.42%
#  metal6         V         416         179       30800    34.41%
#  --------------------------------------------------------------
#  Total                   9254      30.07%      184800    36.29%
#
#  4 nets (0.75%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Mar 22 00:47:33 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1053.14 (MB), peak = 1118.59 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1053.93 (MB), peak = 1118.59 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1075.71 (MB), peak = 1118.59 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1075.93 (MB), peak = 1118.59 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 54 (skipped).
#Total number of selected nets for routing = 3.
#Total number of unselected nets (but routable) for routing = 475 (skipped).
#Total number of nets in the design = 532.
#
#475 skipped nets do not have any wires.
#3 routable nets have only global wires.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3               0  
#------------------------------------------------
#        Total                  3               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3             475  
#------------------------------------------------
#        Total                  3             475  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 1327 um.
#Total half perimeter of net bounding box = 1056 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 126 um.
#Total wire length on LAYER metal3 = 613 um.
#Total wire length on LAYER metal4 = 588 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 100
#Up-Via Summary (total 100):
#           
#-----------------------
# metal1             39
# metal2             35
# metal3             26
#-----------------------
#                   100 
#
#Total number of involved priority nets 3
#Maximum src to sink distance for priority net 894.0
#Average of max src_to_sink distance for priority net 341.5
#Average of ave src_to_sink distance for priority net 283.9
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 25.82 (MB)
#Total memory = 1076.95 (MB)
#Peak memory = 1118.59 (MB)
#
#Finished global routing on Fri Mar 22 00:47:33 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.63 (MB), peak = 1118.59 (MB)
#Start Track Assignment.
#Done with 29 horizontal wires in 2 hboxes and 36 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 1426 um.
#Total half perimeter of net bounding box = 1056 um.
#Total wire length on LAYER metal1 = 58 um.
#Total wire length on LAYER metal2 = 138 um.
#Total wire length on LAYER metal3 = 626 um.
#Total wire length on LAYER metal4 = 604 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 100
#Up-Via Summary (total 100):
#           
#-----------------------
# metal1             39
# metal2             35
# metal3             26
#-----------------------
#                   100 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1056.84 (MB), peak = 1118.59 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.73 (MB)
#Total memory = 1056.89 (MB)
#Peak memory = 1118.59 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.5% of the total area was rechecked for DRC, and 2.0% required routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1078.38 (MB), peak = 1118.59 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1078.48 (MB), peak = 1118.59 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 1401 um.
#Total half perimeter of net bounding box = 1056 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 15 um.
#Total wire length on LAYER metal3 = 665 um.
#Total wire length on LAYER metal4 = 720 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 132
#Up-Via Summary (total 132):
#           
#-----------------------
# metal1             39
# metal2             42
# metal3             51
#-----------------------
#                   132 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.12 (MB)
#Total memory = 1060.02 (MB)
#Peak memory = 1118.59 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.13 (MB)
#Total memory = 1060.03 (MB)
#Peak memory = 1118.59 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 24.21 (MB)
#Total memory = 1066.40 (MB)
#Peak memory = 1118.59 (MB)
#Number of warnings = 41
#Total number of warnings = 43
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 22 00:47:34 2024
#
% End globalDetailRoute (date=03/22 00:47:35, total cpu=0:00:02.8, real=0:00:03.0, peak res=1066.4M, current mem=1066.4M)
        NanoRoute done. (took cpu=0:00:02.8 real=0:00:02.8)
      Clock detailed routing done.
Checking guided vs. routed lengths for 4 nets...

      
      Guided max path lengths
      =======================
      
      ----------------------------------------
      From (um)    To (um)     Number of paths
      ----------------------------------------
         0.000      100.000           2
       100.000      200.000           1
       200.000      300.000           0
       300.000      400.000           0
       400.000      500.000           0
       500.000      600.000           0
       600.000      700.000           0
       700.000      800.000           0
       800.000      900.000           0
       900.000     1000.000           1
      ----------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000            2
       0.000      1.000            1
       1.000      2.000            0
       2.000      3.000            1
      -------------------------------------
      

    Top 1 notable deviations of routed length from guided length
    =============================================================

    Net alu_in/CTS_7 (36 terminals)
    Guided length:  max path =   909.780um, total =  1244.140um
    Routed length:  max path =   887.460um, total =  1303.730um
    Deviation:      max path =    -2.453%,  total =     4.790%

Set FIXED routing status on 3 net(s)
Set FIXED placed status on 2 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         4 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   528 (unrouted=528, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=17, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2590 numPGBlocks=8100 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 3  numPreroutedWires = 154
[NR-eGR] Read numTotalNets=515  numIgnoredNets=3
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[NR-eGR] Rule id 1. Nets 475 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 475 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.594904e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       2( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1498
[NR-eGR] Layer2(metal2)(V) length: 2.794128e+04um, number of vias: 2146
[NR-eGR] Layer3(metal3)(H) length: 2.801036e+04um, number of vias: 82
[NR-eGR] Layer4(metal4)(V) length: 1.059520e+03um, number of vias: 4
[NR-eGR] Layer5(metal5)(H) length: 6.745600e+02um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.768572e+04um, number of vias: 3730
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.3 real=0:00:00.3)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:         4 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   528 (unrouted=53, trialRouted=475, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=17, (crossesIlmBounday AND tooFewTerms=0)])
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.7 real=0:00:03.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=769 and nets=532 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1374.070M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk_p_i' in RC corner RC_worst.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk_p_i'. Using estimated values, based on estimated route, as a fallback.
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
    cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
    cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
    sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.163pF, total=0.179pF
    wire lengths     : top=0.000um, trunk=119.620um, leaf=1280.920um, total=1400.540um
  Clock DAG net violations after routing clock trees:
    Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.222ns count=3 avg=0.093ns sd=0.087ns min=0.000ns max=0.173ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
    Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Invs: INV12CK: 1 INV8CK: 1 
   Logics: XMD: 1 
  Primary reporting skew group after routing clock trees:
    skew_group clk_p_i/func_mode: insertion delay [min=1.068, max=1.083, avg=1.079, sd=0.004], skew [0.015 vs 0.134, 100% {1.068, 1.083}] (wid=0.052 ws=0.015) (gid=1.030 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk_p_i/func_mode: insertion delay [min=1.068, max=1.083, avg=1.079, sd=0.004], skew [0.015 vs 0.134, 100% {1.068, 1.083}] (wid=0.052 ws=0.015) (gid=1.030 gs=0.000)
  Clock network insertion delays are now [1.068ns, 1.083ns] average 1.079ns std.dev 0.004ns
  CCOpt::Phase::Routing done. (took cpu=0:00:03.8 real=0:00:03.8)
  CCOpt::Phase::PostConditioning...
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk_p_i' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
      cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.163pF, total=0.179pF
      wire lengths     : top=0.000um, trunk=119.620um, leaf=1280.920um, total=1400.540um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.222ns count=3 avg=0.093ns sd=0.087ns min=0.000ns max=0.173ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
      Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Invs: INV12CK: 1 INV8CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group clk_p_i/func_mode: insertion delay [min=1.068, max=1.083, avg=1.079, sd=0.004], skew [0.015 vs 0.134, 100% {1.068, 1.083}] (wid=0.052 ws=0.015) (gid=1.030 gs=0.000)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk_p_i/func_mode: insertion delay [min=1.068, max=1.083, avg=1.079, sd=0.004], skew [0.015 vs 0.134, 100% {1.068, 1.083}] (wid=0.052 ws=0.015) (gid=1.030 gs=0.000)
    Clock network insertion delays are now [1.068ns, 1.083ns] average 1.079ns std.dev 0.004ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk_p_i/func_mode from 0.568ns to 1.082ns.
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
      cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.163pF, total=0.179pF
      wire lengths     : top=0.000um, trunk=119.620um, leaf=1280.920um, total=1400.540um
    Clock DAG net violations PostConditioning after DRV fixing:
      Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.222ns count=3 avg=0.093ns sd=0.087ns min=0.000ns max=0.173ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
      Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Invs: INV12CK: 1 INV8CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group clk_p_i/func_mode: insertion delay [min=1.068, max=1.083, avg=1.079, sd=0.004], skew [0.015 vs 0.134, 100% {1.068, 1.083}] (wid=0.052 ws=0.015) (gid=1.030 gs=0.000)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk_p_i/func_mode: insertion delay [min=1.068, max=1.083, avg=1.079, sd=0.004], skew [0.015 vs 0.134, 100% {1.068, 1.083}] (wid=0.052 ws=0.015) (gid=1.030 gs=0.000)
    Clock network insertion delays are now [1.068ns, 1.083ns] average 1.079ns std.dev 0.004ns
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 4, nets tested: 4, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
      cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.163pF, total=0.179pF
      wire lengths     : top=0.000um, trunk=119.620um, leaf=1280.920um, total=1400.540um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.222ns count=3 avg=0.093ns sd=0.087ns min=0.000ns max=0.173ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
      Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Invs: INV12CK: 1 INV8CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group clk_p_i/func_mode: insertion delay [min=1.068, max=1.083, avg=1.079, sd=0.004], skew [0.015 vs 0.134, 100% {1.068, 1.083}] (wid=0.052 ws=0.015) (gid=1.030 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk_p_i/func_mode: insertion delay [min=1.068, max=1.083, avg=1.079, sd=0.004], skew [0.015 vs 0.134, 100% {1.068, 1.083}] (wid=0.052 ws=0.015) (gid=1.030 gs=0.000)
    Clock network insertion delays are now [1.068ns, 1.083ns] average 1.079ns std.dev 0.004ns
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
      cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
      cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
      sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.163pF, total=0.179pF
      wire lengths     : top=0.000um, trunk=119.620um, leaf=1280.920um, total=1400.540um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.222ns count=3 avg=0.093ns sd=0.087ns min=0.000ns max=0.173ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
      Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Invs: INV12CK: 1 INV8CK: 1 
     Logics: XMD: 1 
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group clk_p_i/func_mode: insertion delay [min=1.068, max=1.083, avg=1.079, sd=0.004], skew [0.015 vs 0.134, 100% {1.068, 1.083}] (wid=0.052 ws=0.015) (gid=1.030 gs=0.000)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk_p_i/func_mode: insertion delay [min=1.068, max=1.083, avg=1.079, sd=0.004], skew [0.015 vs 0.134, 100% {1.068, 1.083}] (wid=0.052 ws=0.015) (gid=1.030 gs=0.000)
    Clock network insertion delays are now [1.068ns, 1.083ns] average 1.079ns std.dev 0.004ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk_p_i unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CHIP' of instances=769 and nets=532 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1374.070M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   528 (unrouted=53, trialRouted=475, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=17, (crossesIlmBounday AND tooFewTerms=0)])
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                         0         0.000       0.000
  Inverters                       2        84.370       0.098
  Integrated Clock Gates          0         0.000       0.000
  Non-Integrated Clock Gates      0         0.000       0.000
  Clock Logic                     1      8774.314       0.004
  All                             3      8858.684       0.102
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      119.620
  Leaf      1280.920
  Total     1400.540
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.102    0.016    0.118
  Leaf     0.072    0.163    0.236
  Total    0.174    0.179    0.354
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   35      0.072     0.002       0.000      0.002    0.002
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  -----------------------------------------------------------------------------------
  Capacitance    pF         1       0.004       0.000      0.004    [0.004]
  -----------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                  Over Target
  ----------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.222       3       0.093       0.087      0.000    0.173    {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}         -
  Leaf        0.222       1       0.220       0.000      0.220    0.220    {1 <= 0.222ns}                                     -
  ----------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name       Type        Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  INV12CK    inverter      1         49.997
  INV8CK     inverter      1         34.373
  XMD        logic         1       8774.314
  ------------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  DC_max:setup.late    clk_p_i/func_mode    1.068     1.083     0.015       0.134         0.015           0.015           1.079        0.004     100% {1.068, 1.083}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  DC_max:setup.late    clk_p_i/func_mode    1.068     1.083     0.015       0.134         0.015           0.015           1.079        0.004     100% {1.068, 1.083}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [1.068ns, 1.083ns] average 1.079ns std.dev 0.004ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1458.7)
Total number of fetched objects 515
Total number of fetched objects 515
End delay calculation. (MEM=1542.69 CPU=0:00:00.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1542.69 CPU=0:00:00.1 REAL=0:00:01.0)
	Clock: clk_p_i, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.548146
	 Executing: set_clock_latency -source -early -min -rise -0.0481457 [get_pins clk_p_i]
	Clock: clk_p_i, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.548146
	 Executing: set_clock_latency -source -late -min -rise -0.0481457 [get_pins clk_p_i]
	Clock: clk_p_i, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.438792
	 Executing: set_clock_latency -source -early -min -fall 0.0612085 [get_pins clk_p_i]
	Clock: clk_p_i, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.438792
	 Executing: set_clock_latency -source -late -min -fall 0.0612085 [get_pins clk_p_i]
	Clock: clk_p_i, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.548146
	 Executing: set_clock_latency -source -early -min -rise -0.0481457 [get_pins clk_p_i]
	Clock: clk_p_i, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.548146
	 Executing: set_clock_latency -source -late -min -rise -0.0481457 [get_pins clk_p_i]
	Clock: clk_p_i, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.438792
	 Executing: set_clock_latency -source -early -min -fall 0.0612085 [get_pins clk_p_i]
	Clock: clk_p_i, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.438792
	 Executing: set_clock_latency -source -late -min -fall 0.0612085 [get_pins clk_p_i]
	Clock: clk_p_i, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.0791
	 Executing: set_clock_latency -source -early -max -rise -0.579097 [get_pins clk_p_i]
	Clock: clk_p_i, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.0791
	 Executing: set_clock_latency -source -late -max -rise -0.579097 [get_pins clk_p_i]
	Clock: clk_p_i, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.834923
	 Executing: set_clock_latency -source -early -max -fall -0.334923 [get_pins clk_p_i]
	Clock: clk_p_i, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.834923
	 Executing: set_clock_latency -source -late -max -fall -0.334923 [get_pins clk_p_i]
	Clock: clk_p_i, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.0791
	 Executing: set_clock_latency -source -early -max -rise -0.579097 [get_pins clk_p_i]
	Clock: clk_p_i, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 1.0791
	 Executing: set_clock_latency -source -late -max -rise -0.579097 [get_pins clk_p_i]
	Clock: clk_p_i, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.834923
	 Executing: set_clock_latency -source -early -max -fall -0.334923 [get_pins clk_p_i]
	Clock: clk_p_i, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.834923
	 Executing: set_clock_latency -source -late -max -fall -0.334923 [get_pins clk_p_i]
Setting all clocks to propagated mode.
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=2, icg=0, nicg=0, l=1, total=3
  cell areas       : b=0.000um^2, i=84.370um^2, icg=0.000um^2, nicg=0.000um^2, l=8774.314um^2, total=8858.684um^2
  cell capacitance : b=0.000pF, i=0.098pF, icg=0.000pF, nicg=0.000pF, l=0.004pF, total=0.102pF
  sink capacitance : count=35, total=0.072pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
  wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.163pF, total=0.179pF
  wire lengths     : top=0.000um, trunk=119.620um, leaf=1280.920um, total=1400.540um
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.222ns count=3 avg=0.093ns sd=0.087ns min=0.000ns max=0.173ns {1 <= 0.044ns, 1 <= 0.133ns, 1 <= 0.178ns}
  Leaf  : target=0.222ns count=1 avg=0.220ns sd=0.000ns min=0.220ns max=0.220ns {1 <= 0.222ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Invs: INV12CK: 1 INV8CK: 1 
 Logics: XMD: 1 
Primary reporting skew group after update timingGraph:
  skew_group clk_p_i/func_mode: insertion delay [min=1.068, max=1.083, avg=1.079, sd=0.004], skew [0.015 vs 0.134, 100% {1.068, 1.083}] (wid=0.052 ws=0.015) (gid=1.030 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk_p_i/func_mode: insertion delay [min=1.068, max=1.083, avg=1.079, sd=0.004], skew [0.015 vs 0.134, 100% {1.068, 1.083}] (wid=0.052 ws=0.015) (gid=1.030 gs=0.000)
Clock network insertion delays are now [1.068ns, 1.083ns] average 1.079ns std.dev 0.004ns
Logging CTS constraint violations...
  Clock tree clk_p_i has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk_p_i at (205.770,1467.500), in power domain auto-default. Achieved capacitance of 0.004pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.500ns (+/- 0.067ns) for skew group clk_p_i/func_mode. Achieved longest insertion delay of 1.083ns.
Type 'man IMPCCOPT-1026' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.5 real=0:00:00.5)
Copying last skew targets (including wire skew targets) from clk_p_i/func_mode to clk_p_i/scan_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from clk_p_i/func_mode to clk_p_i/scan_mode (the duplicate skew group).
Runtime done. (took cpu=0:00:09.8 real=0:00:09.8)
Runtime Summary
===============
Clock Runtime:  (41%) Core CTS           4.04 (Init 2.08, Construction 1.04, Implementation 0.20, eGRPC 0.35, PostConditioning 0.05, Other 0.32)
Clock Runtime:  (53%) CTS services       5.20 (RefinePlace 0.84, EarlyGlobalClock 0.74, NanoRoute 2.82, ExtractRC 0.34, TimingAnalysis 0.45)
Clock Runtime:   (5%) Other CTS          0.53 (Init 0.25, CongRepair 0.28)
Clock Runtime: (100%) Total              9.77

**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-1059        3  %s%s from %s to %s.                      
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-1397        1  CCOpt will not add a driver cell for clo...
WARNING   IMPCCOPT-2171        5  Unable to get/extract RC parasitics for ...
WARNING   IMPCCOPT-2169        5  Cannot extract parasitics for %s net '%s...
WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPTCM-77           17  Option "%s" for command %s is obsolete a...
*** Message Summary: 48 warning(s), 0 error(s)

#% End ccopt_design (date=03/22 00:47:36, total cpu=0:00:10.0, real=0:00:10.0, peak res=1096.0M, current mem=1096.0M)
<CMD> getCTSMode -engine -quiet
<CMD> ctd_win -id ctd_window
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1437.0M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1452.38)
Total number of fetched objects 515
End delay calculation. (MEM=1525.77 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1525.77 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:04:58 mem=1525.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.018  |  1.018  |  6.400  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   70    |   19    |   54    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.924%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.57 sec
Total Real time: 1.0 sec
Total Memory Usage: 1468.523438 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1104.8M, totSessionCpu=0:05:05 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1476.5M)
*** Enable all active views. ***
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1460.38)
Total number of fetched objects 515
End delay calculation. (MEM=1533.77 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1533.77 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:05:06 mem=1533.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.018  |  1.018  |  6.400  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   70    |   19    |   54    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.924%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1102.9M, totSessionCpu=0:05:06 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1442.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1442.9M) ***
*** Starting optimizing excluded clock nets MEM= 1442.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1442.9M) ***
Info: Done creating the CCOpt slew target map.

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 37 io nets excluded
Info: 3 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK 
Number of usable buffer cells above: 14
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 0.92
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     0.92%|        -|   0.100|   0.000|   0:00:00.0| 1668.3M|
|     0.92%|        0|   0.100|   0.000|   0:00:00.0| 1668.3M|
|     0.92%|        0|   0.100|   0.000|   0:00:00.0| 1668.3M|
|     0.92%|        0|   0.100|   0.000|   0:00:00.0| 1668.3M|
|     0.92%|        1|   0.100|   0.000|   0:00:00.0| 1668.3M|
|     0.92%|        0|   0.100|   0.000|   0:00:00.0| 1668.3M|
|     0.92%|        0|   0.100|   0.000|   0:00:00.0| 1668.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 0.92
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 4 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.6) (real = 0:00:06.0) **
*** Starting refinePlace (0:05:19 mem=1668.3M) ***
Total net bbox length = 5.406e+04 (2.731e+04 2.675e+04) (ext = 3.209e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1668.3MB
Summary Report:
Instances move: 0 (out of 378 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.406e+04 (2.731e+04 2.675e+04) (ext = 3.209e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1668.3MB
*** Finished refinePlace (0:05:19 mem=1668.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1668.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1668.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:06, mem=1465.59M, totSessionCpu=0:05:19).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2590 numPGBlocks=8100 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 3  numPreroutedWires = 154
[NR-eGR] Read numTotalNets=515  numIgnoredNets=3
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[NR-eGR] Rule id 1. Nets 475 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 475 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.594904e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       2( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1498
[NR-eGR] Layer2(metal2)(V) length: 2.794128e+04um, number of vias: 2146
[NR-eGR] Layer3(metal3)(H) length: 2.801036e+04um, number of vias: 82
[NR-eGR] Layer4(metal4)(V) length: 1.059520e+03um, number of vias: 4
[NR-eGR] Layer5(metal5)(H) length: 6.745600e+02um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.768572e+04um, number of vias: 3730
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1441.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.23 seconds
Extraction called for design 'CHIP' of instances=769 and nets=532 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1441.836M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1497.07)
Total number of fetched objects 515
End delay calculation. (MEM=1532.3 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1532.3 CPU=0:00:00.3 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 16 top-level, potential tri-state nets excluded from IPO operation.
Info: 37 io nets excluded
Info: 3 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.02|     0.00|       0|       0|       0|   0.92|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.02|     0.00|       0|       0|       0|   0.92| 0:00:00.0|  1608.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 4 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1608.6M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 7.184%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'CHIP' of instances=769 and nets=532 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1443.836M)
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1443.8 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2590 numPGBlocks=8100 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 3  numPreroutedWires = 154
[NR-eGR] Read numTotalNets=515  numIgnoredNets=3
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120  L4=1120  L5=1120  L6=4400
[NR-eGR] Rule id 1. Nets 475 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 475 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.594904e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       2( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1447.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.15 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1452.29)
Total number of fetched objects 515
End delay calculation. (MEM=1528.69 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1528.69 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:05:22 mem=1528.7M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1165.6M, totSessionCpu=0:05:22 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.018  |  1.018  |  6.400  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   70    |   19    |   54    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.924%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1165.9M, totSessionCpu=0:05:22 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> saveDesign DBS/CTS
#% Begin save design ... (date=03/22 00:52:09, mem=1166.2M)
% Begin Save netlist data ... (date=03/22 00:52:09, mem=1166.5M)
Writing Binary DB to DBS/CTS.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/22 00:52:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1166.6M, current mem=1166.6M)
% Begin Save AAE data ... (date=03/22 00:52:09, mem=1166.6M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 00:52:09, total cpu=0:00:00.0, real=0:00:01.0, peak res=1166.6M, current mem=1166.6M)
% Begin Save clock tree data ... (date=03/22 00:52:10, mem=1166.6M)
% End Save clock tree data ... (date=03/22 00:52:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1166.6M, current mem=1166.6M)
Saving preference file DBS/CTS.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/22 00:52:10, mem=1166.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/22 00:52:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1166.9M, current mem=1166.9M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/22 00:52:10, mem=1166.9M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=03/22 00:52:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1166.9M, current mem=1166.9M)
% Begin Save routing data ... (date=03/22 00:52:10, mem=1166.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1471.5M) ***
% End Save routing data ... (date=03/22 00:52:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1167.8M, current mem=1167.8M)
Saving property file DBS/CTS.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1471.5M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=03/22 00:52:10, mem=1167.9M)
% End Save power constraints data ... (date=03/22 00:52:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1167.9M, current mem=1167.9M)
Saving rc congestion map DBS/CTS.dat/CHIP.congmap.gz ...
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
Generated self-contained design CTS.dat
#% End save design ... (date=03/22 00:52:11, total cpu=0:00:00.8, real=0:00:02.0, peak res=1167.9M, current mem=1105.6M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 1
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1109.93 (MB), peak = 1174.31 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1419.8M, init mem=1419.8M)
IO instance overlap:98
*info: Placed = 380            (Fixed = 2)
*info: Unplaced = 0           
Placement Density:0.92%(9846/1065832)
Placement Density (including fixed std cells):0.92%(9846/1065832)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1419.8M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (3) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1419.8M) ***
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1110.00 (MB), peak = 1174.31 (MB)

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar 22 00:53:06 2024
#
#Generating timing data, please wait...
#515 total nets, 3 already routed, 3 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Reporting timing...
Total number of fetched objects 515
End delay calculation. (MEM=1486.15 CPU=0:00:00.1 REAL=0:00:00.0)
#Normalized TNS: 1000.00 10.00 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1123.89 (MB), peak = 1174.31 (MB)
#Library Standard Delay: 53.60ps
#Slack threshold: 107.20ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1124.20 (MB), peak = 1174.31 (MB)
#Stage 3: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1142.16 (MB), peak = 1174.31 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1142.25 (MB), peak = 1174.31 (MB)
#
#*** Enable low timing-driven effort with mode 0.
#Dump tif for version 2.1
CHIP
CHIP
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:06, elapsed time = 00:00:07, memory = 1075.95 (MB), peak = 1174.31 (MB)
#Done generating timing data.
#WARNING (NRDB-733) PIN clk_p_i in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_o[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_o[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_o[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_8611.tif.gz ...
#Read in timing information for 37 ports, 417 instances from timing file .timing_file_8611.tif.gz.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Fri Mar 22 00:53:13 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 530 nets.
# metal1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
# metal2       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
# metal3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# metal4       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
# metal5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# metal6       V   Track-Pitch = 2.480    Line-2-Via Pitch = 2.200
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1080.88 (MB), peak = 1174.31 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#--------------------------------------------------------
# Summary of active signal nets routing constraints
#  Avoid Detour             : 0
#  Max Expansion Ratio      : 0
#  Cell-based Stacking Via  : 0
#  Inst-based Stacking Via  : 0
#  Prefer Extra Space       : 0
#  Prefer Multi-cut Via     : 0
#  S2s Control              : 0
#  Preferred Layer Effort   : 0
#  Bottom Preferred Layer
#
#--------------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1081.19 (MB), peak = 1174.31 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Mar 22 00:53:13 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.13 (MB)
#Total memory = 1081.32 (MB)
#Peak memory = 1174.31 (MB)
#
#
#Start global routing on Fri Mar 22 00:53:13 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Mar 22 00:53:13 2024
#
#Start routing resource analysis on Fri Mar 22 00:53:13 2024
#
#Routing resource analysis is done on Fri Mar 22 00:53:13 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1840         783       30800    34.10%
#  metal2         V        1667         717       30800    33.97%
#  metal3         H        1845         778       30800    33.97%
#  metal4         V        1648         736       30800    40.85%
#  metal5         H        1835         788       30800    40.42%
#  metal6         V         416         179       30800    34.41%
#  --------------------------------------------------------------
#  Total                   9254      30.07%      184800    36.29%
#
#  4 nets (0.75%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Mar 22 00:53:13 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1082.82 (MB), peak = 1174.31 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1083.56 (MB), peak = 1174.31 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.15 (MB), peak = 1174.31 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.16 (MB), peak = 1174.31 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 54 (skipped).
#Total number of routable nets = 478.
#Total number of nets in the design = 532.
#
#475 routable nets have only global wires.
#3 routable nets have only detail routed wires.
#3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             475  
#-----------------------------
#        Total             475  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3             475  
#------------------------------------------------
#        Total                  3             475  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 56446 um.
#Total half perimeter of net bounding box = 56178 um.
#Total wire length on LAYER metal1 = 7174 um.
#Total wire length on LAYER metal2 = 27038 um.
#Total wire length on LAYER metal3 = 21514 um.
#Total wire length on LAYER metal4 = 720 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 2383
#Up-Via Summary (total 2383):
#           
#-----------------------
# metal1           1364
# metal2            921
# metal3             98
#-----------------------
#                  2383 
#
#Total number of involved regular nets 123
#Maximum src to sink distance  1027.1
#Average of max src_to_sink distance  163.6
#Average of ave src_to_sink distance  127.1
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 26.55 (MB)
#Total memory = 1107.89 (MB)
#Peak memory = 1174.31 (MB)
#
#Finished global routing on Fri Mar 22 00:53:13 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.50 (MB), peak = 1174.31 (MB)
#Start Track Assignment.
#Done with 655 horizontal wires in 2 hboxes and 682 vertical wires in 2 hboxes.
#Done with 118 horizontal wires in 2 hboxes and 134 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1      7192.90 	  0.11%  	  0.00% 	  0.11%
# metal2     27031.20 	  0.07%  	  0.00% 	  0.06%
# metal3     20761.68 	  0.03%  	  0.00% 	  0.02%
# metal4         0.00 	  0.00%  	  0.00% 	  0.00%
# metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# metal6         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       54985.78  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 57515 um.
#Total half perimeter of net bounding box = 56178 um.
#Total wire length on LAYER metal1 = 7993 um.
#Total wire length on LAYER metal2 = 26922 um.
#Total wire length on LAYER metal3 = 21880 um.
#Total wire length on LAYER metal4 = 720 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 2383
#Up-Via Summary (total 2383):
#           
#-----------------------
# metal1           1364
# metal2            921
# metal3             98
#-----------------------
#                  2383 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.55 (MB), peak = 1174.31 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.86 (MB)
#Total memory = 1084.53 (MB)
#Peak memory = 1174.31 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#1 out of 769 instances (0.1%) need to be verified(marked ipoed), dirty area=0.0%.
#0.1% of the total area is being checked for drcs
#0.1% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1107.63 (MB), peak = 1174.31 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1107.71 (MB), peak = 1174.31 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 58239 um.
#Total half perimeter of net bounding box = 56178 um.
#Total wire length on LAYER metal1 = 9865 um.
#Total wire length on LAYER metal2 = 28136 um.
#Total wire length on LAYER metal3 = 19519 um.
#Total wire length on LAYER metal4 = 720 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 2145
#Up-Via Summary (total 2145):
#           
#-----------------------
# metal1           1384
# metal2            710
# metal3             51
#-----------------------
#                  2145 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 1.71 (MB)
#Total memory = 1086.24 (MB)
#Peak memory = 1174.31 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1087.70 (MB), peak = 1174.31 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 58239 um.
#Total half perimeter of net bounding box = 56178 um.
#Total wire length on LAYER metal1 = 9865 um.
#Total wire length on LAYER metal2 = 28136 um.
#Total wire length on LAYER metal3 = 19519 um.
#Total wire length on LAYER metal4 = 720 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 2145
#Up-Via Summary (total 2145):
#           
#-----------------------
# metal1           1384
# metal2            710
# metal3             51
#-----------------------
#                  2145 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 58239 um.
#Total half perimeter of net bounding box = 56178 um.
#Total wire length on LAYER metal1 = 9865 um.
#Total wire length on LAYER metal2 = 28136 um.
#Total wire length on LAYER metal3 = 19519 um.
#Total wire length on LAYER metal4 = 720 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 2145
#Up-Via Summary (total 2145):
#           
#-----------------------
# metal1           1384
# metal2            710
# metal3             51
#-----------------------
#                  2145 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1105.85 (MB), peak = 1174.31 (MB)
#CELL_VIEW CHIP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar 22 00:53:24 2024
#
#
#Start Post Route Wire Spread.
#Done with 171 horizontal wires in 3 hboxes and 129 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 58562 um.
#Total half perimeter of net bounding box = 56178 um.
#Total wire length on LAYER metal1 = 9936 um.
#Total wire length on LAYER metal2 = 28276 um.
#Total wire length on LAYER metal3 = 19629 um.
#Total wire length on LAYER metal4 = 720 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 2145
#Up-Via Summary (total 2145):
#           
#-----------------------
# metal1           1384
# metal2            710
# metal3             51
#-----------------------
#                  2145 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1107.10 (MB), peak = 1174.31 (MB)
#CELL_VIEW CHIP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1088.33 (MB), peak = 1174.31 (MB)
#CELL_VIEW CHIP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 58562 um.
#Total half perimeter of net bounding box = 56178 um.
#Total wire length on LAYER metal1 = 9936 um.
#Total wire length on LAYER metal2 = 28276 um.
#Total wire length on LAYER metal3 = 19629 um.
#Total wire length on LAYER metal4 = 720 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 2145
#Up-Via Summary (total 2145):
#           
#-----------------------
# metal1           1384
# metal2            710
# metal3             51
#-----------------------
#                  2145 
#
#detailRoute Statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 2.45 (MB)
#Total memory = 1086.98 (MB)
#Peak memory = 1174.31 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = -26.23 (MB)
#Total memory = 1083.78 (MB)
#Peak memory = 1174.31 (MB)
#Number of warnings = 21
#Total number of warnings = 69
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 22 00:53:26 2024
#

detailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start detailRoute on Fri Mar 22 00:53:26 2024
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-733) PIN clk_p_i in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_a_i[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[1] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[2] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[3] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[4] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[5] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[6] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_b_i[7] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_o[0] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_o[10] in CELL_VIEW CHIP does not have physical port.
#WARNING (NRDB-733) PIN data_o[11] in CELL_VIEW CHIP does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_8611.tif.gz ...
#Read in timing information for 37 ports, 417 instances from timing file .timing_file_8611.tif.gz.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Merging special wires...
#Start routing data preparation on Fri Mar 22 00:53:26 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 530 nets.
# metal1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
# metal2       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
# metal3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# metal4       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
# metal5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# metal6       V   Track-Pitch = 2.480    Line-2-Via Pitch = 2.200
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1085.76 (MB), peak = 1174.31 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar 22 00:53:27 2024
#
#
#Start Post Route Wire Spread.
#Done with 26 horizontal wires in 3 hboxes and 9 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 58569 um.
#Total half perimeter of net bounding box = 56178 um.
#Total wire length on LAYER metal1 = 9941 um.
#Total wire length on LAYER metal2 = 28281 um.
#Total wire length on LAYER metal3 = 19627 um.
#Total wire length on LAYER metal4 = 720 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 2145
#Up-Via Summary (total 2145):
#           
#-----------------------
# metal1           1384
# metal2            710
# metal3             51
#-----------------------
#                  2145 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.60 (MB), peak = 1174.31 (MB)
#CELL_VIEW CHIP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 58569 um.
#Total half perimeter of net bounding box = 56178 um.
#Total wire length on LAYER metal1 = 9941 um.
#Total wire length on LAYER metal2 = 28281 um.
#Total wire length on LAYER metal3 = 19627 um.
#Total wire length on LAYER metal4 = 720 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 2145
#Up-Via Summary (total 2145):
#           
#-----------------------
# metal1           1384
# metal2            710
# metal3             51
#-----------------------
#                  2145 
#
#
#detailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.14 (MB)
#Total memory = 1084.92 (MB)
#Peak memory = 1174.31 (MB)
#Number of warnings = 21
#Total number of warnings = 90
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Fri Mar 22 00:53:27 2024
#
#routeDesign: cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1084.93 (MB), peak = 1174.31 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1414.3M)
Extraction called for design 'CHIP' of instances=769 and nets=532 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1414.273M)
#################################################################################
# Design Stage: PostRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1416.28)
Total number of fetched objects 515
End delay calculation. (MEM=1500.8 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1500.8 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:06:17 mem=1500.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.682  |  1.682  |  6.962  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   70    |   19    |   54    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.924%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.83 sec
Total Real time: 1.0 sec
Total Memory Usage: 1445.554688 Mbytes

*** Memory Usage v#1 (Current mem = 1434.258M, initial mem = 179.691M) ***
*** Message Summary: 1309 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:06:22, real=0:29:19, mem=1434.3M) ---
