// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/3/b/RAM512.hdl
/**
 * Memory of 512 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM512 {
    IN in[16], load, address[9];
    OUT out[16];

    PARTS:
    DMux8Way(in= load, sel= address[6..8], a= l0, b= l1, c= l2, d= l3, e= l4, f= l5, g= l6, h= l7);
    RAM64(in= in, load= l0, address= address[0..5], out= t0);
    RAM64(in= in, load= l1, address= address[0..5], out= t1);
    RAM64(in= in, load= l2, address= address[0..5], out= t2);
    RAM64(in= in, load= l3, address= address[0..5], out= t3);
    RAM64(in= in, load= l4, address= address[0..5], out= t4);
    RAM64(in= in, load= l5, address= address[0..5], out= t5);
    RAM64(in= in, load= l6, address= address[0..5], out= t6);
    RAM64(in= in, load= l7, address= address[0..5], out= t7);
    Mux8Way16(a= t0, b= t1, c= t2, d= t3, e= t4, f= t5, g= t6, h= t7, sel= address[6..8], out= out);

}