--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf ucf.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |        11.759(R)|      SLOW  |         4.259(R)|      FAST  |clk_BUFGP         |   0.000|
AN<1>       |        11.867(R)|      SLOW  |         4.223(R)|      FAST  |clk_BUFGP         |   0.000|
AN<2>       |        11.877(R)|      SLOW  |         4.233(R)|      FAST  |clk_BUFGP         |   0.000|
AN<3>       |        11.570(R)|      SLOW  |         4.271(R)|      FAST  |clk_BUFGP         |   0.000|
SEG<0>      |        14.449(R)|      SLOW  |         5.071(R)|      FAST  |clk_BUFGP         |   0.000|
SEG<1>      |        14.370(R)|      SLOW  |         5.008(R)|      FAST  |clk_BUFGP         |   0.000|
SEG<2>      |        14.398(R)|      SLOW  |         4.895(R)|      FAST  |clk_BUFGP         |   0.000|
SEG<3>      |        14.227(R)|      SLOW  |         4.909(R)|      FAST  |clk_BUFGP         |   0.000|
SEG<4>      |        13.765(R)|      SLOW  |         4.859(R)|      FAST  |clk_BUFGP         |   0.000|
SEG<5>      |        13.914(R)|      SLOW  |         4.813(R)|      FAST  |clk_BUFGP         |   0.000|
SEG<6>      |        13.568(R)|      SLOW  |         4.791(R)|      FAST  |clk_BUFGP         |   0.000|
SEG<7>      |        11.146(R)|      SLOW  |         4.124(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.793|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW             |Rc             |    9.854|
---------------+---------------+---------+


Analysis completed Wed Nov 27 21:10:19 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5100 MB



