// Seed: 1908159049
module module_0 (
    input uwire id_0,
    input wire  id_1,
    input uwire id_2
);
  assign id_4 = id_1;
  assign id_4 = 1;
  generate
  endgenerate
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input wand id_2,
    input supply0 id_3,
    output supply0 id_4,
    input logic id_5,
    output wor id_6,
    output supply1 id_7#(
        .id_9 (id_9),
        .id_10(1 - !1)
    )
);
  wor id_11 = id_1 - id_5, id_12;
  always id_0 <= #1 id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule : SymbolIdentifier
