Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\master_WHU\voltage_control\02volt_ctrl_software\nios_ii\nios.qsys --block-symbol-file --output-directory=E:\master_WHU\voltage_control\02volt_ctrl_software\nios_ii --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading nios_ii/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding epcs_flash [altera_avalon_epcs_flash_controller 18.1]
Progress: Parameterizing module epcs_flash
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding nios [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios
Progress: Adding pio_ldac_n [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_ldac_n
Progress: Adding pio_led [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_oe [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_oe
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding rom [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module rom
Progress: Adding spi [altera_avalon_spi 18.1]
Progress: Parameterizing module spi
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding uart [altera_avalon_uart 18.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.epcs_flash: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios.epcs_flash: Dedicated AS interface is not supported, signals are exported to top level design.
Info: nios.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\master_WHU\voltage_control\02volt_ctrl_software\nios_ii\nios.qsys --synthesis=VERILOG --output-directory=E:\master_WHU\voltage_control\02volt_ctrl_software\nios_ii\synthesis --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading nios_ii/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding epcs_flash [altera_avalon_epcs_flash_controller 18.1]
Progress: Parameterizing module epcs_flash
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding nios [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios
Progress: Adding pio_ldac_n [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_ldac_n
Progress: Adding pio_led [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_oe [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_oe
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding rom [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module rom
Progress: Adding spi [altera_avalon_spi 18.1]
Progress: Parameterizing module spi
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding uart [altera_avalon_uart 18.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.epcs_flash: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios.epcs_flash: Dedicated AS interface is not supported, signals are exported to top level design.
Info: nios.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: epcs_flash: Starting RTL generation for module 'nios_epcs_flash'
Info: epcs_flash:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=nios_epcs_flash --dir=C:/Users/Burning/AppData/Local/Temp/alt8833_538613927948913339.dir/0002_epcs_flash_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Burning/AppData/Local/Temp/alt8833_538613927948913339.dir/0002_epcs_flash_gen//nios_epcs_flash_component_configuration.pl  --do_build_sim=0  ]
Info: epcs_flash: Done RTL generation for module 'nios_epcs_flash'
Info: epcs_flash: "nios" instantiated altera_avalon_epcs_flash_controller "epcs_flash"
Info: jtag: Starting RTL generation for module 'nios_jtag'
Info: jtag:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag --dir=C:/Users/Burning/AppData/Local/Temp/alt8833_538613927948913339.dir/0003_jtag_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Burning/AppData/Local/Temp/alt8833_538613927948913339.dir/0003_jtag_gen//nios_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'nios_jtag'
Info: jtag: "nios" instantiated altera_avalon_jtag_uart "jtag"
Info: nios: "nios" instantiated altera_nios2_gen2 "nios"
Info: pio_ldac_n: Starting RTL generation for module 'nios_pio_ldac_n'
Info: pio_ldac_n:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_ldac_n --dir=C:/Users/Burning/AppData/Local/Temp/alt8833_538613927948913339.dir/0004_pio_ldac_n_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Burning/AppData/Local/Temp/alt8833_538613927948913339.dir/0004_pio_ldac_n_gen//nios_pio_ldac_n_component_configuration.pl  --do_build_sim=0  ]
Info: pio_ldac_n: Done RTL generation for module 'nios_pio_ldac_n'
Info: pio_ldac_n: "nios" instantiated altera_avalon_pio "pio_ldac_n"
Info: pio_oe: Starting RTL generation for module 'nios_pio_oe'
Info: pio_oe:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_oe --dir=C:/Users/Burning/AppData/Local/Temp/alt8833_538613927948913339.dir/0005_pio_oe_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Burning/AppData/Local/Temp/alt8833_538613927948913339.dir/0005_pio_oe_gen//nios_pio_oe_component_configuration.pl  --do_build_sim=0  ]
Info: pio_oe: Done RTL generation for module 'nios_pio_oe'
Info: pio_oe: "nios" instantiated altera_avalon_pio "pio_oe"
Info: ram: Starting RTL generation for module 'nios_ram'
Info: ram:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_ram --dir=C:/Users/Burning/AppData/Local/Temp/alt8833_538613927948913339.dir/0006_ram_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Burning/AppData/Local/Temp/alt8833_538613927948913339.dir/0006_ram_gen//nios_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'nios_ram'
Info: ram: "nios" instantiated altera_avalon_onchip_memory2 "ram"
Info: rom: Starting RTL generation for module 'nios_rom'
Info: rom:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_rom --dir=C:/Users/Burning/AppData/Local/Temp/alt8833_538613927948913339.dir/0007_rom_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Burning/AppData/Local/Temp/alt8833_538613927948913339.dir/0007_rom_gen//nios_rom_component_configuration.pl  --do_build_sim=0  ]
Info: rom: Done RTL generation for module 'nios_rom'
Info: rom: "nios" instantiated altera_avalon_onchip_memory2 "rom"
Info: spi: Starting RTL generation for module 'nios_spi'
Info: spi:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=nios_spi --dir=C:/Users/Burning/AppData/Local/Temp/alt8833_538613927948913339.dir/0008_spi_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Burning/AppData/Local/Temp/alt8833_538613927948913339.dir/0008_spi_gen//nios_spi_component_configuration.pl  --do_build_sim=0  ]
Info: spi: Done RTL generation for module 'nios_spi'
Info: spi: "nios" instantiated altera_avalon_spi "spi"
Info: sysid: "nios" instantiated altera_avalon_sysid_qsys "sysid"
Info: uart: Starting RTL generation for module 'nios_uart'
Info: uart:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_uart --dir=C:/Users/Burning/AppData/Local/Temp/alt8833_538613927948913339.dir/0010_uart_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Burning/AppData/Local/Temp/alt8833_538613927948913339.dir/0010_uart_gen//nios_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'nios_uart'
Info: uart: "nios" instantiated altera_avalon_uart "uart"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_nios_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.1/quartus/bin64//perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_nios_cpu --dir=C:/Users/Burning/AppData/Local/Temp/alt8833_538613927948913339.dir/0013_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/Burning/AppData/Local/Temp/alt8833_538613927948913339.dir/0013_cpu_gen//nios_nios_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.07.25 16:02:36 (*) Starting Nios II generation
Info: cpu: # 2021.07.25 16:02:36 (*)   Checking for plaintext license.
Info: cpu: # 2021.07.25 16:02:37 (*)   Plaintext license not found.
Info: cpu: # 2021.07.25 16:02:37 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2021.07.25 16:02:38 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2021.07.25 16:02:38 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.07.25 16:02:38 (*)   Creating all objects for CPU
Info: cpu: # 2021.07.25 16:02:38 (*)     Testbench
Info: cpu: # 2021.07.25 16:02:38 (*)     Instruction decoding
Info: cpu: # 2021.07.25 16:02:38 (*)       Instruction fields
Info: cpu: # 2021.07.25 16:02:38 (*)       Instruction decodes
Info: cpu: # 2021.07.25 16:02:38 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.07.25 16:02:38 (*)       Instruction controls
Info: cpu: # 2021.07.25 16:02:39 (*)     Pipeline frontend
Info: cpu: # 2021.07.25 16:02:39 (*)     Pipeline backend
Info: cpu: # 2021.07.25 16:02:41 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.07.25 16:02:42 (*)   Creating encrypted RTL
Info: cpu: # 2021.07.25 16:02:43 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_nios_cpu'
Info: cpu: "nios" instantiated altera_nios2_gen2_unit "cpu"
Info: nios_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: nios_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios_data_master_limiter"
Info: Reusing file E:/master_WHU/voltage_control/02volt_ctrl_software/nios_ii/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file E:/master_WHU/voltage_control/02volt_ctrl_software/nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/master_WHU/voltage_control/02volt_ctrl_software/nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/master_WHU/voltage_control/02volt_ctrl_software/nios_ii/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios: Done "nios" with 35 modules, 57 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
