design_IF_IF_0_0.v,verilog,xil_defaultlib,../../../bd/design_IF/ip/design_IF_IF_0_0/sim/design_IF_IF_0_0.v,
design_IF.v,verilog,xil_defaultlib,../../../bd/design_IF/sim/design_IF.v,
design_IF_RegsIfId_0_0.v,verilog,xil_defaultlib,../../../bd/design_IF/ip/design_IF_RegsIfId_0_0/sim/design_IF_RegsIfId_0_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
