{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1690956597104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1690956597106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 02 13:09:55 2023 " "Processing started: Wed Aug 02 13:09:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1690956597106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1690956597106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1690956597106 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1690956597805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/quartus/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690956597881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690956597881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/tong_hop.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/tong_hop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tong_hop " "Found entity 1: tong_hop" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/tong_hop.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/tong_hop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690956597908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690956597908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/secgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/secgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 secgen " "Found entity 1: secgen" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/secgen.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/secgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690956597937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690956597937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/hexled.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/hexled.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexled " "Found entity 1: hexled" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/hexled.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/hexled.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690956597965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690956597965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/fsm.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690956597999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690956597999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1690956598066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tong_hop tong_hop:tong_hop_dut " "Elaborating entity \"tong_hop\" for hierarchy \"tong_hop:tong_hop_dut\"" {  } { { "wrapper.sv" "tong_hop_dut" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/quartus/wrapper.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690956598089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secgen tong_hop:tong_hop_dut\|secgen:secgen_dut " "Elaborating entity \"secgen\" for hierarchy \"tong_hop:tong_hop_dut\|secgen:secgen_dut\"" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/tong_hop.sv" "secgen_dut" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/tong_hop.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690956598111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 secgen.sv(14) " "Verilog HDL assignment warning at secgen.sv(14): truncated value with size 32 to match size of target (26)" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/secgen.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/secgen.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690956598127 "|wrapper|tong_hop:tong_hop_dut|secgen:secgen_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 secgen.sv(16) " "Verilog HDL assignment warning at secgen.sv(16): truncated value with size 32 to match size of target (26)" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/secgen.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/secgen.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690956598127 "|wrapper|tong_hop:tong_hop_dut|secgen:secgen_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 secgen.sv(18) " "Verilog HDL assignment warning at secgen.sv(18): truncated value with size 32 to match size of target (26)" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/secgen.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/secgen.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690956598127 "|wrapper|tong_hop:tong_hop_dut|secgen:secgen_dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm tong_hop:tong_hop_dut\|fsm:fsm_dut " "Elaborating entity \"fsm\" for hierarchy \"tong_hop:tong_hop_dut\|fsm:fsm_dut\"" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/tong_hop.sv" "fsm_dut" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/tong_hop.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690956598142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm.sv(25) " "Verilog HDL assignment warning at fsm.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/fsm.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/fsm.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690956598143 "|wrapper|tong_hop:tong_hop_dut|fsm:fsm_dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexled tong_hop:tong_hop_dut\|hexled:hexled_dut " "Elaborating entity \"hexled\" for hierarchy \"tong_hop:tong_hop_dut\|hexled:hexled_dut\"" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/tong_hop.sv" "hexled_dut" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/demolab5.1/ex01/src/tong_hop.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690956598193 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1690956598679 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1690956599086 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690956599086 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1690956599224 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1690956599224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1690956599224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1690956599224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1690956599270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 02 13:09:59 2023 " "Processing ended: Wed Aug 02 13:09:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1690956599270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1690956599270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1690956599270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1690956599270 ""}
