// Seed: 1860909589
module module_0 (
    input  wor   id_0,
    input  tri   id_1,
    output uwire id_2
);
  supply1  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ;
  always @(id_13 == id_12) release id_12;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri0 id_4,
    input wire id_5,
    input wire id_6,
    input wire id_7,
    output tri0 id_8,
    input wor id_9,
    input supply1 id_10,
    output wire id_11,
    output wor id_12
);
  assign id_4 = id_5;
  module_0(
      id_0, id_5, id_8
  );
endmodule
