<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_FFTInputBitsConverter_0_0_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_FFTInputBitsConverter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_FFTOutputBitsConvert_0_0_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_FFTOutputBitsConvert_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_DSP_registers_0_0_synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_DSP_registers_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_FFTInputBitsConverter_0_0_synth_1"/>
		<Parent Id="design_1_FFTOutputBitsConvert_0_0_synth_1"/>
		<Parent Id="design_1_DSP_registers_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

