 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  total_power	  routing_power_perc	  clock_power_perc	  tile_power_perc	 
 k6_frac_N10_mem32K_40nm.xml	  ch_intrinsics.v	  common	  3.26	  vpr	  64.44 MiB	  	  -1	  -1	  0.22	  21992	  3	  0.07	  -1	  -1	  36144	  -1	  -1	  68	  99	  1	  0	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  65984	  99	  130	  343	  473	  1	  225	  298	  12	  12	  144	  clb	  auto	  26.4 MiB	  0.27	  574	  64.4 MiB	  0.18	  0.01	  1.63028	  -109.727	  -1.63028	  1.63028	  0.39	  0.000412287	  0.000364986	  0.0453901	  0.0413731	  40	  1402	  20	  5.66058e+06	  4.21279e+06	  333335.	  2314.82	  0.61	  0.128028	  0.117926	  1214	  9	  368	  547	  24816	  7381	  1.97803	  1.97803	  -135.798	  -1.97803	  -1.34293	  -0.298787	  419432.	  2912.72	  0.10	  0.03	  0.0161709	  0.0154072	  0.01121	  0.2159	  0.0683	  0.7158	 
 k6_frac_N10_mem32K_40nm.xml	  diffeq1.v	  common	  16.87	  vpr	  67.84 MiB	  	  -1	  -1	  0.36	  26868	  15	  0.36	  -1	  -1	  37772	  -1	  -1	  35	  162	  0	  5	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  69472	  162	  96	  993	  934	  1	  681	  298	  16	  16	  256	  mult_36	  auto	  30.0 MiB	  0.27	  5113	  67.8 MiB	  0.46	  0.01	  20.106	  -1618.08	  -20.106	  20.106	  0.71	  0.00133623	  0.00120307	  0.133876	  0.121203	  50	  11996	  44	  1.21132e+07	  3.86629e+06	  780512.	  3048.87	  10.48	  1.08143	  0.990273	  9638	  21	  3161	  5922	  1683117	  415981	  22.9194	  22.9194	  -1865.02	  -22.9194	  0	  0	  1.00276e+06	  3917.05	  0.28	  0.39	  0.104414	  0.0981898	  0.007752	  0.3559	  0.01627	  0.6278	 
