// Seed: 933356556
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wire id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor module_0,
    input tri1 id_7,
    input uwire id_8,
    input wire id_9,
    input wand id_10,
    input supply1 id_11,
    output wand id_12,
    output tri id_13,
    output uwire id_14,
    output supply1 id_15,
    input uwire id_16,
    input wand id_17,
    output supply0 id_18,
    input wand id_19,
    input wand id_20,
    output wor id_21,
    input tri0 id_22,
    input uwire id_23,
    input wor id_24,
    input uwire id_25,
    input wor id_26,
    input supply1 id_27,
    input wor id_28,
    output wor id_29
);
  wire id_31;
  assign id_15 = id_4 - 1;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    output uwire id_4,
    output uwire id_5
);
  wire id_7;
  module_0(
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_4,
      id_0,
      id_2,
      id_5,
      id_1,
      id_3,
      id_2,
      id_3,
      id_1,
      id_5,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_3,
      id_1,
      id_4
  );
endmodule
