

================================================================
== Vitis HLS Report for 'sinus'
================================================================
* Date:           Wed Jan 26 17:10:42 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        sinus
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu37p-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.899 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 3 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%step_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %step"   --->   Operation 4 'read' 'step_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r"   --->   Operation 5 'read' 'start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %step"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %step, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %signal_1_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %signal_1_V"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %signal_2_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %signal_2_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load = load i1 %guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp"   --->   Operation 14 'load' 'guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load, void, void %thread-pre-split" [sinus.cpp:41]   --->   Operation 15 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%store_ln41 = store i1 %start_read, i1 %start_tmp" [sinus.cpp:41]   --->   Operation 16 'store' 'store_ln41' <Predicate = (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%store_ln0 = store i1 1, i1 %guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp"   --->   Operation 17 'store' 'store_ln0' <Predicate = (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %start_read, void %thread-pre-split._crit_edge2, void %thread-pre-split._crit_edge" [sinus.cpp:42]   --->   Operation 18 'br' 'br_ln42' <Predicate = (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%start_tmp_load = load i1 %start_tmp" [sinus.cpp:42]   --->   Operation 19 'load' 'start_tmp_load' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %start_tmp_load, void %thread-pre-split._crit_edge2, void %thread-pre-split._crit_edge" [sinus.cpp:42]   --->   Operation 20 'br' 'br_ln42' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%n_load = load i8 %n"   --->   Operation 21 'load' 'n_load' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %step_read, void %._crit_edge5, void %_ifconv" [sinus.cpp:47]   --->   Operation 22 'br' 'br_ln47' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i8 %n_load" [sinus.cpp:5]   --->   Operation 23 'trunc' 'trunc_ln5' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln5_1 = trunc i8 %n_load" [sinus.cpp:5]   --->   Operation 24 'trunc' 'trunc_ln5_1' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.58ns)   --->   "%icmp_ln13 = icmp_ult  i8 %n_load, i8 65" [sinus.cpp:13]   --->   Operation 25 'icmp' 'icmp_ln13' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %trunc_ln5_1" [sinus.cpp:18]   --->   Operation 26 'zext' 'zext_ln18' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%idx = sub i7 64, i7 %zext_ln18" [sinus.cpp:18]   --->   Operation 27 'sub' 'idx' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.58ns)   --->   "%icmp_ln21 = icmp_ult  i8 %n_load, i8 192" [sinus.cpp:21]   --->   Operation 28 'icmp' 'icmp_ln21' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.30ns)   --->   "%idx_1 = select i1 %icmp_ln21, i7 %zext_ln18, i7 %idx" [sinus.cpp:21]   --->   Operation 29 'select' 'idx_1' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%idxprom_i1 = zext i7 %idx_1" [sinus.cpp:21]   --->   Operation 30 'zext' 'idxprom_i1' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sin_table_addr = getelementptr i8 %sin_table, i64 0, i64 %idxprom_i1" [sinus.cpp:21]   --->   Operation 31 'getelementptr' 'sin_table_addr' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.56ns)   --->   "%sin_table_load = load i7 %sin_table_addr" [sinus.cpp:21]   --->   Operation 32 'load' 'sin_table_load' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.56> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>
ST_1 : Operation 33 [1/1] (0.30ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i7 %trunc_ln5, i7 %idx" [sinus.cpp:13]   --->   Operation 33 'select' 'select_ln13' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%idxprom_i4 = zext i7 %select_ln13" [sinus.cpp:13]   --->   Operation 34 'zext' 'idxprom_i4' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sin_table_addr_1 = getelementptr i8 %sin_table, i64 0, i64 %idxprom_i4" [sinus.cpp:13]   --->   Operation 35 'getelementptr' 'sin_table_addr_1' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.56ns)   --->   "%sin_table_load_1 = load i7 %sin_table_addr_1" [sinus.cpp:13]   --->   Operation 36 'load' 'sin_table_load_1' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.56> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>

State 2 <SV = 1> <Delay = 2.89>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node signal_tmp)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %n_load, i32 7" [sinus.cpp:17]   --->   Operation 37 'bitselect' 'tmp' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node signal_tmp)   --->   "%xor_ln17 = xor i1 %tmp, i1 1" [sinus.cpp:17]   --->   Operation 38 'xor' 'xor_ln17' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/2] (0.56ns)   --->   "%sin_table_load = load i7 %sin_table_addr" [sinus.cpp:21]   --->   Operation 39 'load' 'sin_table_load' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.56> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>
ST_2 : Operation 40 [1/1] (0.70ns)   --->   "%sub_ln31 = sub i8 0, i8 %sin_table_load" [sinus.cpp:31]   --->   Operation 40 'sub' 'sub_ln31' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node signal_tmp)   --->   "%sext_ln13 = sext i8 %sub_ln31" [sinus.cpp:13]   --->   Operation 41 'sext' 'sext_ln13' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (0.56ns)   --->   "%sin_table_load_1 = load i7 %sin_table_addr_1" [sinus.cpp:13]   --->   Operation 42 'load' 'sin_table_load_1' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.56> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node signal_tmp)   --->   "%zext_ln17 = zext i8 %sin_table_load_1" [sinus.cpp:17]   --->   Operation 43 'zext' 'zext_ln17' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node signal_tmp)   --->   "%or_ln17 = or i1 %icmp_ln13, i1 %xor_ln17" [sinus.cpp:17]   --->   Operation 44 'or' 'or_ln17' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.30ns) (out node of the LUT)   --->   "%signal_tmp = select i1 %or_ln17, i9 %zext_ln17, i9 %sext_ln13" [sinus.cpp:17]   --->   Operation 45 'select' 'signal_tmp' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i9 %signal_tmp" [sinus.cpp:49]   --->   Operation 46 'sext' 'sext_ln49' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.32ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %signal_1_V, i32 %sext_ln49" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'write' 'write_ln174' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 1.32> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 48 [1/1] (1.32ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %signal_2_V, i32 %sext_ln49" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 1.32> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln53 = br void %._crit_edge5" [sinus.cpp:53]   --->   Operation 49 'br' 'br_ln53' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln691 = add i8 %n_load, i8 1"   --->   Operation 50 'add' 'add_ln691' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln691 = store i8 %add_ln691, i8 %n"   --->   Operation 51 'store' 'store_ln691' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln55 = br void %thread-pre-split._crit_edge2" [sinus.cpp:55]   --->   Operation 52 'br' 'br_ln55' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [sinus.cpp:56]   --->   Operation 53 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.58ns
The critical path consists of the following:
	'load' operation ('n') on static variable 'n' [33]  (0 ns)
	'sub' operation ('idx', sinus.cpp:18) [42]  (0.706 ns)
	'select' operation ('idx', sinus.cpp:21) [44]  (0.308 ns)
	'getelementptr' operation ('sin_table_addr', sinus.cpp:21) [46]  (0 ns)
	'load' operation ('sin_table_load', sinus.cpp:21) on array 'sin_table' [47]  (0.569 ns)

 <State 2>: 2.9ns
The critical path consists of the following:
	'load' operation ('sin_table_load', sinus.cpp:21) on array 'sin_table' [47]  (0.569 ns)
	'sub' operation ('sub_ln31', sinus.cpp:31) [48]  (0.705 ns)
	'select' operation ('signal_tmp', sinus.cpp:17) [56]  (0.303 ns)
	fifo write on port 'signal_1_V' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [58]  (1.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
