#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('./simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('./simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('./simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('./simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('./simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('./simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('./simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('./simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('./simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('./simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('./simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('./simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('./simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('./simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('./simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('./simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('./simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('./simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('./simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('./simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('./simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('./simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('./simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('./simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('./simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: msvEnableDumpingMode('./simv: undefined symbol: msvEnableDumpingMode')
ANF: msvGetVersion('./simv: undefined symbol: msvGetVersion')
ANF: msvGetInstProp('./simv: undefined symbol: msvGetInstProp')
ANF: msvIsSpiceEngineReady('./simv: undefined symbol: msvIsSpiceEngineReady')
ANF: msvSetAddProbeCallback('./simv: undefined symbol: msvSetAddProbeCallback')
ANF: msvGetInstHandle('./simv: undefined symbol: msvGetInstHandle')
ANF: msvGetProbeByInst('./simv: undefined symbol: msvGetProbeByInst')
ANF: msvGetSigHandle('./simv: undefined symbol: msvGetSigHandle')
ANF: msvGetProbeBySig('./simv: undefined symbol: msvGetProbeBySig')
ANF: msvGetProbeInfo('./simv: undefined symbol: msvGetProbeInfo')
ANF: msvRelease('./simv: undefined symbol: msvRelease')
ANF: msvSetVcCallbackFunc('./simv: undefined symbol: msvSetVcCallbackFunc')
ANF: msvCheckVcCallback('./simv: undefined symbol: msvCheckVcCallback')
ANF: msvAddVcCallback('./simv: undefined symbol: msvAddVcCallback')
ANF: msvRemoveVcCallback('./simv: undefined symbol: msvRemoveVcCallback')
ANF: msvGetLatestValue('./simv: undefined symbol: msvGetLatestValue')
ANF: msvSetEndofSimCallback('./simv: undefined symbol: msvSetEndofSimCallback')
ANF: msvIgnoredProbe('./simv: undefined symbol: msvIgnoredProbe')
ANF: msvGetThruNetInfo('./simv: undefined symbol: msvGetThruNetInfo')
ANF: msvFreeThruNetInfo('./simv: undefined symbol: msvFreeThruNetInfo')
ANF: PI_ace_get_output_time_unit('./simv: undefined symbol: PI_ace_get_output_time_unit')
ANF: PI_ace_sim_sync('./simv: undefined symbol: PI_ace_sim_sync')
ANF: msvGetRereadInitFile('./simv: undefined symbol: msvGetRereadInitFile')
ANF: msvSetBeforeRereadCallback('./simv: undefined symbol: msvSetBeforeRereadCallback')
ANF: msvSetAfterRereadCallback('./simv: undefined symbol: msvSetAfterRereadCallback')
ANF: msvSetForceCallback('./simv: undefined symbol: msvSetForceCallback')
ANF: msvSetReleaseCallback('./simv: undefined symbol: msvSetReleaseCallback')
ANF: msvGetForceStatus('./simv: undefined symbol: msvGetForceStatus')
ANF: vhdi_dt_get_type('./simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('./simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('./simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('./simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('./simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('./simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('./simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('./simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('./simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('./simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('./simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('./simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('./simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('./simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('./simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('./simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('./simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('./simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('./simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('./simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('./simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('./simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('./simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('./simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('./simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('./simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('./simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('./simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('./simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('./simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('./simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('./simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('./simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('./simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('./simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('./simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('./simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('./simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('./simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('./simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('./simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('./simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('./simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('./simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('./simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('./simv: undefined symbol: vhdi_node_ist_get_value_addr')
VCS compile option:
 option[0]: ./simv
 option[1]: +vcs+lic+wait
 option[2]: -l
 option[3]: vcs.log
 option[4]: +vcs+initreg+0
 option[5]: +DUMP_ON
 option[6]: /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/bin/vcs1
 option[7]: -Mcc=gcc
 option[8]: -Mcplusplus=g++
 option[9]: -Masflags=
 option[10]: -Mcfl= -pipe -fPIC -O -I/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/include 
 option[11]: -Mxcflags= -pipe -fPIC -I/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/include
 option[12]: -Mldflags= -Wl,--no-as-needed -rdynamic 
 option[13]: -Mout=simv
 option[14]: -Mamsrun=
 option[15]: -Mvcsaceobjs=
 option[16]: -Mobjects= /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/libvirsim.so /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/liberrorinf.so /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/libsnpsmalloc.so /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/libvfs.so 
 option[17]: -Mexternalobj=
 option[18]: -Msaverestoreobj=/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o
 option[19]: -Mcrt0=
 option[20]: -Mcrtn=
 option[21]: -Mcsrc=
 option[22]: -Msyslibs=/home/riscv/tools/synopsys/verdi_2018.09/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl 
 option[23]: -l
 option[24]: vcs_compile.log
 option[25]: -full64
 option[26]: 
 option[27]: 
 option[28]: +error+500
 option[29]: +libext+.v
 option[30]: -Xcbug=0x1
 option[31]: -fsdb
 option[32]: -P
 option[33]: /home/riscv/tools/synopsys/verdi_2018.09/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/verdi.tab
 option[34]: +memcbk
 option[35]: +define+DUMP_FSDB
 option[36]: +vcs+initreg+random
 option[37]: -top
 option[38]: tb_top
 option[39]: -timescale=1ns/1ns
 option[40]: -picarchive
 option[41]: +vcsd
 option[42]: +itf+/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/vcsdp.tab
 option[43]: +cli+1
 option[44]: -debug=1
 option[45]: +memcbk
 option[46]: -sverilog
 option[47]: +vpi
 option[48]: -gen_obj
 option[49]: +incdir+/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib
 option[50]: +incdir+/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include
 option[51]: +incdir+snapshots/default
 option[52]: snapshots/default/common_defines.vh
 option[53]: /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/swerv_types.sv
 option[54]: -f
 option[55]: /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/flist
 option[56]: /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/tb_top.sv
 option[57]: /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/ahb_sif.sv
 option[58]: -load
 option[59]: /home/riscv/tools/synopsys/verdi_2018.09/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/libnovas.so:FSDBDumpCmd
 option[60]: timescale=1ns/1ns
Chronologic Simulation VCS Release O-2018.09-SP2_Full64
Linux 5.13.0-35-generic #40~20.04.1-Ubuntu SMP Mon Mar 7 09:18:32 UTC 2022 x86_64
CPU cores: 4
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8197 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		1048576
memorylocked		65536 kbytes
maxproc		39415
======================================
(Special)Runtime environment variables:

Runtime environment variables:
DESKTOP_SESSION=ubuntu
XDG_SESSION_CLASS=user
RV64_ROOT=/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV
XDG_SESSION_TYPE=x11
XAUTHORITY=/run/user/1000/gdm/Xauthority
GDMSESSION=ubuntu
XMODIFIERS=@im=fcitx
SHELL=/bin/bash
VTE_VERSION=6003
JOURNAL_STREAM=8:58845
XDG_CONFIG_DIRS=/etc/xdg/xdg-ubuntu:/etc/xdg
USERNAME=riscv
DVE_HOME=/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2
XDG_DATA_DIRS=/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop
_=/usr/bin/make
MANAGERPID=1449
CLUTTER_IM_MODULE=fcitx
LESSOPEN=| /usr/bin/lesspipe %s
LC_NAME=en_US.UTF-8
PATH=/home/riscv/tools/Xilinx/Vivado/2021.2/Vitis_HLS/2021.2/bin:/home/riscv/tools/Xilinx/Vivado/2021.2/Model_Composer/2021.2/bin:/home/riscv/tools/Xilinx/Vivado/2021.2/Vivado/2021.2/bin:/home/riscv/tools/Xilinx/Vivado/2021.2/DocNav:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/home/riscv/tools/riscv-tools/SIFive-riscv-tools/2020.12/riscv-openocd-0.10.0-2020.12.1-x86_64-linux-ubuntu14/bin:/home/riscv/tools/riscv-tools/SIFive-riscv-tools/2020.12/riscv64-unknown-elf-toolchain-10.2.0-2020.12.8-x86_64-linux-ubuntu14/bin:/home/riscv/work/swerv/SweRV-ISS/build-Linux:/home/riscv/tools/Xilinx/Vivado/2021.2/Vivado/2021.2/bin:/home/riscv/tools/ctags/ctags-built/bin:/home/riscv/tools/riscv-tools/riscv-pk/build:/home/riscv/tools/riscv-tools/llvm-project/install/bin:/home/riscv/tools/riscv-tools/riscv-isa-sim/build:/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/tools:/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/gui/dve/bin:/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/bin:/home/riscv/tools/synopsys/verdi_2018.09/verdi/Verdi_O-2018.09-SP2/bin:/home/riscv/tools/synopsys/scl_2018.06/scl/2018.06/linux64/bin
LM_LICENSE_FILE=27000@ubuntu
XILINX_VIVADO=/home/riscv/tools/Xilinx/Vivado/2021.2/Vivado/2021.2
GPG_AGENT_INFO=/run/user/1000/gnupg/S.gpg-agent:0:1
SESSION_MANAGER=local/ubuntu:@/tmp/.ICE-unix/1656,unix/ubuntu:/tmp/.ICE-unix/1656
XDG_RUNTIME_DIR=/run/user/1000
LIBRARY_PATH=:/usr/local/boost/lib
debug=1
XDG_MENU_PREFIX=gnome-
LC_NUMERIC=en_US.UTF-8
INVOCATION_ID=f8828eafab3e4246bf8683d4ef562b41
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XDG_SESSION_DESKTOP=ubuntu
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
CPLUS_INCLUDE_PATH=:/usr/local/boost/include
DISPLAY=:0
GTK_IM_MODULE=fcitx
HOME=/home/riscv
VCS_HOME=/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2
PWD=/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec
SSH_AGENT_PID=1616
VERDI_HOME=/home/riscv/tools/synopsys/verdi_2018.09/verdi/Verdi_O-2018.09-SP2
GTK_MODULES=gail:atk-bridge
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1000/bus
LD_LIBRARY_PATH=/home/riscv/tools/synopsys/verdi_2018.09/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64
LESSCLOSE=/usr/bin/lesspipe %s %s
LOGNAME=riscv
GNOME_DESKTOP_SESSION_ID=this-is-deprecated
TEST=rv64mi-p-csr
LC_TIME=en_US.UTF-8
COLORTERM=truecolor
QT_IM_MODULE=fcitx
VCS_ARCH_OVERRIDE=linux
SHLVL=2
MAKEOVERRIDES=${-*-command-variables-*-}
GNOME_SHELL_SESSION_MODE=ubuntu
USER=riscv
LC_MONETARY=en_US.UTF-8
XDG_CURRENT_DESKTOP=ubuntu:GNOME
LC_TELEPHONE=en_US.UTF-8
VCS_MX_HOME=/home/riscv/tools/synopsys/vcs-mx/vcs/O-2018.09-SP2
OLDPWD=/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV
LANGUAGE=en_US:en
MAKEFLAGS=w -- target=default TEST=rv64mi-p-csr debug=1
MFLAGS=-w
MAKE_TERMOUT=/dev/pts/7
LC_PAPER=en_US.UTF-8
target=default
QT_ACCESSIBILITY=1
RV_TAGE_ROOT=/home/riscv/work/swerv/Cores-SweRV-tage
RV_ROOT=/home/riscv/work/swerv/Cores-SweRV-origin
LC_MEASUREMENT=en_US.UTF-8
SCL_HOME=/home/riscv/tools/synopsys/scl_2018.06/scl/2018.06
QT4_IM_MODULE=fcitx
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/00bbcfcb_8d4f_4163_8292_d3b062f8d011
GNOME_TERMINAL_SERVICE=:1.764
WINDOWPATH=2
XILINX_HLS=/home/riscv/tools/Xilinx/Vivado/2021.2/Vitis_HLS/2021.2
LC_IDENTIFICATION=en_US.UTF-8
MAKE_TERMERR=/dev/pts/7
LC_ADDRESS=en_US.UTF-8
LANG=en_US.UTF-8
TERM=xterm-256color
MAKELEVEL=2
VCS_HEAP_EXEC=true
VCS_PATHMAP_PRELOAD_DONE=1
VCS_STACK_EXEC=true
VCS_EXEC_DONE=1
LC_ALL=C
DVE=/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/gui/dve
SPECMAN_OUTPUT_TO_TTY=1
Runtime command line arguments:
argv[0]=./simv
argv[1]=+vcs+lic+wait
argv[2]=-l
argv[3]=vcs.log
argv[4]=+vcs+initreg+0
argv[5]=+DUMP_ON
281 profile - 100
          CPU/Mem usage: 0.020 sys,  0.190 user,  214.50M mem
282 Fri Mar 18 02:34:24 2022
283 pliAppInit
284 FSDB_GATE is set.
285 FSDB_RTL is set.
286 Enable Parallel Dumping.
287 pliAppMiscSet: New Sim Round
288 pliEntryInit
289 LIBSSCORE=found /home/riscv/tools/synopsys/verdi_2018.09/verdi/Verdi_O-2018.09-SP2/share/PLI/lib/LINUXAMD64/libsscore_vcs201809.so through $NOVAS_HOME setting.
290 FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
291 (C) 1996 - 2019 by Synopsys, Inc.
292 sps_call_fsdbDumpfile_main at 0 : /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/tb_top.sv(488)
293 argv[0]: (simv.fsdb)
294 *Verdi* : Create FSDB file 'simv.fsdb'
295 compile option from '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/simv.daidir/vcs_rebuild'.
296   "vcs '-full64' '-assert' 'svaext' '-sverilog' '+error+500' '+incdir+/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib' '+incdir+/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include' '+incdir+snapshots/default' '+libext+.v' 'snapshots/default/common_defines.vh' '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/swerv_types.sv' '-f' '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/flist' '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/tb_top.sv' '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/ahb_sif.sv' '-debug_pp' '-fsdb' '+memcbk' '+define+DUMP_FSDB' '-l' 'vcs_compile.log' '+vcs+initreg+random' '-LDFLAGS' '-Wl,--no-as-needed' '-top' 'tb_top' '-timescale=1ns/1ns' 2>&1"
297 FSDB_VCS_ENABLE_FAST_VC is enable
298 sps_call_fsdbDumpvars_vd_main at 0 : /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/tb_top.sv(490)
299 argv[0]: (+all)
300 [spi_vcs_vd_ppi_create_root]: no upf option
301 FSDB dumper cannot dump UPF related power signal ($power_tree): no ppiPowerNetwork.
302 *Verdi* : Begin traversing the scopes, layer (0).
303 *Verdi* : Enable +all dumping.
304 *Verdi* : End of traversing.
305 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.050 sys,  0.420 user,  319.90M mem
                   incr: 0.020 sys,  0.220 user,  17.72M mem
                   accu: 0.020 sys,  0.220 user,  17.72M mem
              accu incr: 0.020 sys,  0.220 user,  17.72M mem

          Count usage: 182746 var,  181850 idcode,  5659 callback
                 incr: 182746 var,  181850 idcode,  5659 callback
                 accu: 182746 var,  181850 idcode,  5659 callback
            accu incr: 182746 var,  181850 idcode,  5659 callback
306 Fri Mar 18 02:34:24 2022
307 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.050 sys,  0.440 user,  330.22M mem
                   incr: 0.000 sys,  0.020 user,  10.33M mem
                   accu: 0.020 sys,  0.240 user,  28.05M mem
              accu incr: 0.000 sys,  0.020 user,  10.33M mem

          Count usage: 182746 var,  181850 idcode,  5659 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 182746 var,  181850 idcode,  5659 callback
            accu incr: 0 var,  0 idcode,  0 callback
308 Fri Mar 18 02:34:24 2022
309 sps_call_fsdbDumpMDA_vd_main at 0 : /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/tb_top.sv(491)
310 *Verdi* : Begin traversing the MDAs, layer (0).
311 *Verdi* : Enable +mda and +packedmda dumping.
312 *Verdi* : End of traversing the MDAs.
313 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.050 sys,  0.460 user,  330.36M mem
                   incr: 0.000 sys,  0.020 user,  0.14M mem
                   accu: 0.000 sys,  0.020 user,  0.14M mem
              accu incr: 0.000 sys,  0.020 user,  0.14M mem

          Count usage: 327650 var,  181850 idcode,  5659 callback
                 incr: 144904 var,  0 idcode,  0 callback
                 accu: 144904 var,  0 idcode,  0 callback
            accu incr: 144904 var,  0 idcode,  0 callback
314 Fri Mar 18 02:34:24 2022
315 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.050 sys,  0.460 user,  330.36M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.020 user,  0.14M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 327650 var,  181850 idcode,  5659 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 144904 var,  0 idcode,  0 callback
            accu incr: 0 var,  0 idcode,  0 callback
316 Fri Mar 18 02:34:24 2022
317 End of simulation at 5750
318 Fri Mar 18 02:34:24 2022
319 Begin FSDB profile info:
320 FSDB Writer : bc1(412842) bcn(569464) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.065555) io wait(0.000000) theadpool wait(0.000000) target functin(0.000000)
FSDB Writer cpu time : MT Compression : 0
321 End FSDB profile info
322 Parallel profile    -  Flush:4 Expand:0 ProduceWait:0 ConsumerWait:0 BlockUsed:1
323                        ProduceTime:0.671577731 ConsumerTime:0.024626786 Buffer:64MB
324 SimExit
325 Sim process exit
