<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/simple/subbytes.v.html" target="file-frame">third_party/tools/yosys/tests/simple/subbytes.v</a>
time_elapsed: 0.218s
</pre>
<pre class="log">

--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

WARNING (2)::NETLIST_ERROR <a href="../../../../third_party/tools/yosys/tests/simple/subbytes.v.html" target="file-frame">third_party/tools/yosys/tests/simple/subbytes.v</a>::49 indexing into memory with subbytes_00 has larger input than memory. Unused pins:  subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ
	data_array[0] = data_i_var[ 31: 24];
WARNING (3)::NETLIST_ERROR <a href="../../../../third_party/tools/yosys/tests/simple/subbytes.v.html" target="file-frame">third_party/tools/yosys/tests/simple/subbytes.v</a>::50 indexing into memory with subbytes_00 has larger input than memory. Unused pins:  subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ subbytes_00^ZGZ
	data_array[1] = data_i_var[ 23: 16];
ERROR (4)::NETLIST_ERROR Attempted to reassign input port addr2 to memory subbytes_00.data_array.
Assertion failed()@[/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1571849747466/work/ODIN_II/SRC/memories.cpp]add_input_port_to_memory::177 

</pre>
</body>