
testadc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088a4  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  08008960  08008960  00009960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ab8  08008ab8  0000a064  2**0
                  CONTENTS
  4 .ARM          00000008  08008ab8  08008ab8  00009ab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ac0  08008ac0  0000a064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ac0  08008ac0  00009ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ac4  08008ac4  00009ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08008ac8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000033c  20000064  08008b2c  0000a064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a0  08008b2c  0000a3a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000a064  2**0
                  CONTENTS, READONLY
 12 .debug_info   000162e8  00000000  00000000  0000a08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e61  00000000  00000000  00020374  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001380  00000000  00000000  000231d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f3d  00000000  00000000  00024558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b043  00000000  00000000  00025495  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017edb  00000000  00000000  000404d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000adb91  00000000  00000000  000583b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00105f44  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c00  00000000  00000000  00105f88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0010ab88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000064 	.word	0x20000064
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08008948 	.word	0x08008948

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000068 	.word	0x20000068
 8000100:	08008948 	.word	0x08008948

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	@ 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	@ 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			@ (mov r8, r8)

080003f0 <__aeabi_cfrcmple>:
 80003f0:	4684      	mov	ip, r0
 80003f2:	0008      	movs	r0, r1
 80003f4:	4661      	mov	r1, ip
 80003f6:	e7ff      	b.n	80003f8 <__aeabi_cfcmpeq>

080003f8 <__aeabi_cfcmpeq>:
 80003f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fa:	f000 fc59 	bl	8000cb0 <__lesf2>
 80003fe:	2800      	cmp	r0, #0
 8000400:	d401      	bmi.n	8000406 <__aeabi_cfcmpeq+0xe>
 8000402:	2100      	movs	r1, #0
 8000404:	42c8      	cmn	r0, r1
 8000406:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000408 <__aeabi_fcmpeq>:
 8000408:	b510      	push	{r4, lr}
 800040a:	f000 fbd9 	bl	8000bc0 <__eqsf2>
 800040e:	4240      	negs	r0, r0
 8000410:	3001      	adds	r0, #1
 8000412:	bd10      	pop	{r4, pc}

08000414 <__aeabi_fcmplt>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 fc4b 	bl	8000cb0 <__lesf2>
 800041a:	2800      	cmp	r0, #0
 800041c:	db01      	blt.n	8000422 <__aeabi_fcmplt+0xe>
 800041e:	2000      	movs	r0, #0
 8000420:	bd10      	pop	{r4, pc}
 8000422:	2001      	movs	r0, #1
 8000424:	bd10      	pop	{r4, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_fcmple>:
 8000428:	b510      	push	{r4, lr}
 800042a:	f000 fc41 	bl	8000cb0 <__lesf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	dd01      	ble.n	8000436 <__aeabi_fcmple+0xe>
 8000432:	2000      	movs	r0, #0
 8000434:	bd10      	pop	{r4, pc}
 8000436:	2001      	movs	r0, #1
 8000438:	bd10      	pop	{r4, pc}
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_fcmpgt>:
 800043c:	b510      	push	{r4, lr}
 800043e:	f000 fbe7 	bl	8000c10 <__gesf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	dc01      	bgt.n	800044a <__aeabi_fcmpgt+0xe>
 8000446:	2000      	movs	r0, #0
 8000448:	bd10      	pop	{r4, pc}
 800044a:	2001      	movs	r0, #1
 800044c:	bd10      	pop	{r4, pc}
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_fcmpge>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f000 fbdd 	bl	8000c10 <__gesf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	da01      	bge.n	800045e <__aeabi_fcmpge+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)

08000464 <__aeabi_uldivmod>:
 8000464:	2b00      	cmp	r3, #0
 8000466:	d111      	bne.n	800048c <__aeabi_uldivmod+0x28>
 8000468:	2a00      	cmp	r2, #0
 800046a:	d10f      	bne.n	800048c <__aeabi_uldivmod+0x28>
 800046c:	2900      	cmp	r1, #0
 800046e:	d100      	bne.n	8000472 <__aeabi_uldivmod+0xe>
 8000470:	2800      	cmp	r0, #0
 8000472:	d002      	beq.n	800047a <__aeabi_uldivmod+0x16>
 8000474:	2100      	movs	r1, #0
 8000476:	43c9      	mvns	r1, r1
 8000478:	0008      	movs	r0, r1
 800047a:	b407      	push	{r0, r1, r2}
 800047c:	4802      	ldr	r0, [pc, #8]	@ (8000488 <__aeabi_uldivmod+0x24>)
 800047e:	a102      	add	r1, pc, #8	@ (adr r1, 8000488 <__aeabi_uldivmod+0x24>)
 8000480:	1840      	adds	r0, r0, r1
 8000482:	9002      	str	r0, [sp, #8]
 8000484:	bd03      	pop	{r0, r1, pc}
 8000486:	46c0      	nop			@ (mov r8, r8)
 8000488:	ffffff65 	.word	0xffffff65
 800048c:	b403      	push	{r0, r1}
 800048e:	4668      	mov	r0, sp
 8000490:	b501      	push	{r0, lr}
 8000492:	9802      	ldr	r0, [sp, #8]
 8000494:	f000 f81e 	bl	80004d4 <__udivmoddi4>
 8000498:	9b01      	ldr	r3, [sp, #4]
 800049a:	469e      	mov	lr, r3
 800049c:	b002      	add	sp, #8
 800049e:	bc0c      	pop	{r2, r3}
 80004a0:	4770      	bx	lr
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_f2uiz>:
 80004a4:	219e      	movs	r1, #158	@ 0x9e
 80004a6:	b510      	push	{r4, lr}
 80004a8:	05c9      	lsls	r1, r1, #23
 80004aa:	1c04      	adds	r4, r0, #0
 80004ac:	f7ff ffd0 	bl	8000450 <__aeabi_fcmpge>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d103      	bne.n	80004bc <__aeabi_f2uiz+0x18>
 80004b4:	1c20      	adds	r0, r4, #0
 80004b6:	f000 ff41 	bl	800133c <__aeabi_f2iz>
 80004ba:	bd10      	pop	{r4, pc}
 80004bc:	219e      	movs	r1, #158	@ 0x9e
 80004be:	1c20      	adds	r0, r4, #0
 80004c0:	05c9      	lsls	r1, r1, #23
 80004c2:	f000 fd81 	bl	8000fc8 <__aeabi_fsub>
 80004c6:	f000 ff39 	bl	800133c <__aeabi_f2iz>
 80004ca:	2380      	movs	r3, #128	@ 0x80
 80004cc:	061b      	lsls	r3, r3, #24
 80004ce:	469c      	mov	ip, r3
 80004d0:	4460      	add	r0, ip
 80004d2:	e7f2      	b.n	80004ba <__aeabi_f2uiz+0x16>

080004d4 <__udivmoddi4>:
 80004d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004d6:	4657      	mov	r7, sl
 80004d8:	464e      	mov	r6, r9
 80004da:	4645      	mov	r5, r8
 80004dc:	46de      	mov	lr, fp
 80004de:	b5e0      	push	{r5, r6, r7, lr}
 80004e0:	0004      	movs	r4, r0
 80004e2:	000d      	movs	r5, r1
 80004e4:	4692      	mov	sl, r2
 80004e6:	4699      	mov	r9, r3
 80004e8:	b083      	sub	sp, #12
 80004ea:	428b      	cmp	r3, r1
 80004ec:	d830      	bhi.n	8000550 <__udivmoddi4+0x7c>
 80004ee:	d02d      	beq.n	800054c <__udivmoddi4+0x78>
 80004f0:	4649      	mov	r1, r9
 80004f2:	4650      	mov	r0, sl
 80004f4:	f002 fa82 	bl	80029fc <__clzdi2>
 80004f8:	0029      	movs	r1, r5
 80004fa:	0006      	movs	r6, r0
 80004fc:	0020      	movs	r0, r4
 80004fe:	f002 fa7d 	bl	80029fc <__clzdi2>
 8000502:	1a33      	subs	r3, r6, r0
 8000504:	4698      	mov	r8, r3
 8000506:	3b20      	subs	r3, #32
 8000508:	d434      	bmi.n	8000574 <__udivmoddi4+0xa0>
 800050a:	469b      	mov	fp, r3
 800050c:	4653      	mov	r3, sl
 800050e:	465a      	mov	r2, fp
 8000510:	4093      	lsls	r3, r2
 8000512:	4642      	mov	r2, r8
 8000514:	001f      	movs	r7, r3
 8000516:	4653      	mov	r3, sl
 8000518:	4093      	lsls	r3, r2
 800051a:	001e      	movs	r6, r3
 800051c:	42af      	cmp	r7, r5
 800051e:	d83b      	bhi.n	8000598 <__udivmoddi4+0xc4>
 8000520:	42af      	cmp	r7, r5
 8000522:	d100      	bne.n	8000526 <__udivmoddi4+0x52>
 8000524:	e079      	b.n	800061a <__udivmoddi4+0x146>
 8000526:	465b      	mov	r3, fp
 8000528:	1ba4      	subs	r4, r4, r6
 800052a:	41bd      	sbcs	r5, r7
 800052c:	2b00      	cmp	r3, #0
 800052e:	da00      	bge.n	8000532 <__udivmoddi4+0x5e>
 8000530:	e076      	b.n	8000620 <__udivmoddi4+0x14c>
 8000532:	2200      	movs	r2, #0
 8000534:	2300      	movs	r3, #0
 8000536:	9200      	str	r2, [sp, #0]
 8000538:	9301      	str	r3, [sp, #4]
 800053a:	2301      	movs	r3, #1
 800053c:	465a      	mov	r2, fp
 800053e:	4093      	lsls	r3, r2
 8000540:	9301      	str	r3, [sp, #4]
 8000542:	2301      	movs	r3, #1
 8000544:	4642      	mov	r2, r8
 8000546:	4093      	lsls	r3, r2
 8000548:	9300      	str	r3, [sp, #0]
 800054a:	e029      	b.n	80005a0 <__udivmoddi4+0xcc>
 800054c:	4282      	cmp	r2, r0
 800054e:	d9cf      	bls.n	80004f0 <__udivmoddi4+0x1c>
 8000550:	2200      	movs	r2, #0
 8000552:	2300      	movs	r3, #0
 8000554:	9200      	str	r2, [sp, #0]
 8000556:	9301      	str	r3, [sp, #4]
 8000558:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800055a:	2b00      	cmp	r3, #0
 800055c:	d001      	beq.n	8000562 <__udivmoddi4+0x8e>
 800055e:	601c      	str	r4, [r3, #0]
 8000560:	605d      	str	r5, [r3, #4]
 8000562:	9800      	ldr	r0, [sp, #0]
 8000564:	9901      	ldr	r1, [sp, #4]
 8000566:	b003      	add	sp, #12
 8000568:	bcf0      	pop	{r4, r5, r6, r7}
 800056a:	46bb      	mov	fp, r7
 800056c:	46b2      	mov	sl, r6
 800056e:	46a9      	mov	r9, r5
 8000570:	46a0      	mov	r8, r4
 8000572:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000574:	4642      	mov	r2, r8
 8000576:	469b      	mov	fp, r3
 8000578:	2320      	movs	r3, #32
 800057a:	1a9b      	subs	r3, r3, r2
 800057c:	4652      	mov	r2, sl
 800057e:	40da      	lsrs	r2, r3
 8000580:	4641      	mov	r1, r8
 8000582:	0013      	movs	r3, r2
 8000584:	464a      	mov	r2, r9
 8000586:	408a      	lsls	r2, r1
 8000588:	0017      	movs	r7, r2
 800058a:	4642      	mov	r2, r8
 800058c:	431f      	orrs	r7, r3
 800058e:	4653      	mov	r3, sl
 8000590:	4093      	lsls	r3, r2
 8000592:	001e      	movs	r6, r3
 8000594:	42af      	cmp	r7, r5
 8000596:	d9c3      	bls.n	8000520 <__udivmoddi4+0x4c>
 8000598:	2200      	movs	r2, #0
 800059a:	2300      	movs	r3, #0
 800059c:	9200      	str	r2, [sp, #0]
 800059e:	9301      	str	r3, [sp, #4]
 80005a0:	4643      	mov	r3, r8
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d0d8      	beq.n	8000558 <__udivmoddi4+0x84>
 80005a6:	07fb      	lsls	r3, r7, #31
 80005a8:	0872      	lsrs	r2, r6, #1
 80005aa:	431a      	orrs	r2, r3
 80005ac:	4646      	mov	r6, r8
 80005ae:	087b      	lsrs	r3, r7, #1
 80005b0:	e00e      	b.n	80005d0 <__udivmoddi4+0xfc>
 80005b2:	42ab      	cmp	r3, r5
 80005b4:	d101      	bne.n	80005ba <__udivmoddi4+0xe6>
 80005b6:	42a2      	cmp	r2, r4
 80005b8:	d80c      	bhi.n	80005d4 <__udivmoddi4+0x100>
 80005ba:	1aa4      	subs	r4, r4, r2
 80005bc:	419d      	sbcs	r5, r3
 80005be:	2001      	movs	r0, #1
 80005c0:	1924      	adds	r4, r4, r4
 80005c2:	416d      	adcs	r5, r5
 80005c4:	2100      	movs	r1, #0
 80005c6:	3e01      	subs	r6, #1
 80005c8:	1824      	adds	r4, r4, r0
 80005ca:	414d      	adcs	r5, r1
 80005cc:	2e00      	cmp	r6, #0
 80005ce:	d006      	beq.n	80005de <__udivmoddi4+0x10a>
 80005d0:	42ab      	cmp	r3, r5
 80005d2:	d9ee      	bls.n	80005b2 <__udivmoddi4+0xde>
 80005d4:	3e01      	subs	r6, #1
 80005d6:	1924      	adds	r4, r4, r4
 80005d8:	416d      	adcs	r5, r5
 80005da:	2e00      	cmp	r6, #0
 80005dc:	d1f8      	bne.n	80005d0 <__udivmoddi4+0xfc>
 80005de:	9800      	ldr	r0, [sp, #0]
 80005e0:	9901      	ldr	r1, [sp, #4]
 80005e2:	465b      	mov	r3, fp
 80005e4:	1900      	adds	r0, r0, r4
 80005e6:	4169      	adcs	r1, r5
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	db24      	blt.n	8000636 <__udivmoddi4+0x162>
 80005ec:	002b      	movs	r3, r5
 80005ee:	465a      	mov	r2, fp
 80005f0:	4644      	mov	r4, r8
 80005f2:	40d3      	lsrs	r3, r2
 80005f4:	002a      	movs	r2, r5
 80005f6:	40e2      	lsrs	r2, r4
 80005f8:	001c      	movs	r4, r3
 80005fa:	465b      	mov	r3, fp
 80005fc:	0015      	movs	r5, r2
 80005fe:	2b00      	cmp	r3, #0
 8000600:	db2a      	blt.n	8000658 <__udivmoddi4+0x184>
 8000602:	0026      	movs	r6, r4
 8000604:	409e      	lsls	r6, r3
 8000606:	0033      	movs	r3, r6
 8000608:	0026      	movs	r6, r4
 800060a:	4647      	mov	r7, r8
 800060c:	40be      	lsls	r6, r7
 800060e:	0032      	movs	r2, r6
 8000610:	1a80      	subs	r0, r0, r2
 8000612:	4199      	sbcs	r1, r3
 8000614:	9000      	str	r0, [sp, #0]
 8000616:	9101      	str	r1, [sp, #4]
 8000618:	e79e      	b.n	8000558 <__udivmoddi4+0x84>
 800061a:	42a3      	cmp	r3, r4
 800061c:	d8bc      	bhi.n	8000598 <__udivmoddi4+0xc4>
 800061e:	e782      	b.n	8000526 <__udivmoddi4+0x52>
 8000620:	4642      	mov	r2, r8
 8000622:	2320      	movs	r3, #32
 8000624:	2100      	movs	r1, #0
 8000626:	1a9b      	subs	r3, r3, r2
 8000628:	2200      	movs	r2, #0
 800062a:	9100      	str	r1, [sp, #0]
 800062c:	9201      	str	r2, [sp, #4]
 800062e:	2201      	movs	r2, #1
 8000630:	40da      	lsrs	r2, r3
 8000632:	9201      	str	r2, [sp, #4]
 8000634:	e785      	b.n	8000542 <__udivmoddi4+0x6e>
 8000636:	4642      	mov	r2, r8
 8000638:	2320      	movs	r3, #32
 800063a:	1a9b      	subs	r3, r3, r2
 800063c:	002a      	movs	r2, r5
 800063e:	4646      	mov	r6, r8
 8000640:	409a      	lsls	r2, r3
 8000642:	0023      	movs	r3, r4
 8000644:	40f3      	lsrs	r3, r6
 8000646:	4644      	mov	r4, r8
 8000648:	4313      	orrs	r3, r2
 800064a:	002a      	movs	r2, r5
 800064c:	40e2      	lsrs	r2, r4
 800064e:	001c      	movs	r4, r3
 8000650:	465b      	mov	r3, fp
 8000652:	0015      	movs	r5, r2
 8000654:	2b00      	cmp	r3, #0
 8000656:	dad4      	bge.n	8000602 <__udivmoddi4+0x12e>
 8000658:	4642      	mov	r2, r8
 800065a:	002f      	movs	r7, r5
 800065c:	2320      	movs	r3, #32
 800065e:	0026      	movs	r6, r4
 8000660:	4097      	lsls	r7, r2
 8000662:	1a9b      	subs	r3, r3, r2
 8000664:	40de      	lsrs	r6, r3
 8000666:	003b      	movs	r3, r7
 8000668:	4333      	orrs	r3, r6
 800066a:	e7cd      	b.n	8000608 <__udivmoddi4+0x134>

0800066c <__aeabi_fadd>:
 800066c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800066e:	46ce      	mov	lr, r9
 8000670:	4647      	mov	r7, r8
 8000672:	0243      	lsls	r3, r0, #9
 8000674:	0a5a      	lsrs	r2, r3, #9
 8000676:	024e      	lsls	r6, r1, #9
 8000678:	0045      	lsls	r5, r0, #1
 800067a:	0fc4      	lsrs	r4, r0, #31
 800067c:	0048      	lsls	r0, r1, #1
 800067e:	4691      	mov	r9, r2
 8000680:	0e2d      	lsrs	r5, r5, #24
 8000682:	0a72      	lsrs	r2, r6, #9
 8000684:	0e00      	lsrs	r0, r0, #24
 8000686:	4694      	mov	ip, r2
 8000688:	b580      	push	{r7, lr}
 800068a:	099b      	lsrs	r3, r3, #6
 800068c:	0fc9      	lsrs	r1, r1, #31
 800068e:	09b6      	lsrs	r6, r6, #6
 8000690:	1a2a      	subs	r2, r5, r0
 8000692:	428c      	cmp	r4, r1
 8000694:	d021      	beq.n	80006da <__aeabi_fadd+0x6e>
 8000696:	2a00      	cmp	r2, #0
 8000698:	dd0d      	ble.n	80006b6 <__aeabi_fadd+0x4a>
 800069a:	2800      	cmp	r0, #0
 800069c:	d12d      	bne.n	80006fa <__aeabi_fadd+0x8e>
 800069e:	2e00      	cmp	r6, #0
 80006a0:	d100      	bne.n	80006a4 <__aeabi_fadd+0x38>
 80006a2:	e08d      	b.n	80007c0 <__aeabi_fadd+0x154>
 80006a4:	1e51      	subs	r1, r2, #1
 80006a6:	2a01      	cmp	r2, #1
 80006a8:	d100      	bne.n	80006ac <__aeabi_fadd+0x40>
 80006aa:	e11d      	b.n	80008e8 <__aeabi_fadd+0x27c>
 80006ac:	2aff      	cmp	r2, #255	@ 0xff
 80006ae:	d100      	bne.n	80006b2 <__aeabi_fadd+0x46>
 80006b0:	e0ab      	b.n	800080a <__aeabi_fadd+0x19e>
 80006b2:	000a      	movs	r2, r1
 80006b4:	e027      	b.n	8000706 <__aeabi_fadd+0x9a>
 80006b6:	2a00      	cmp	r2, #0
 80006b8:	d04d      	beq.n	8000756 <__aeabi_fadd+0xea>
 80006ba:	1b42      	subs	r2, r0, r5
 80006bc:	2d00      	cmp	r5, #0
 80006be:	d000      	beq.n	80006c2 <__aeabi_fadd+0x56>
 80006c0:	e0cc      	b.n	800085c <__aeabi_fadd+0x1f0>
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d100      	bne.n	80006c8 <__aeabi_fadd+0x5c>
 80006c6:	e079      	b.n	80007bc <__aeabi_fadd+0x150>
 80006c8:	1e54      	subs	r4, r2, #1
 80006ca:	2a01      	cmp	r2, #1
 80006cc:	d100      	bne.n	80006d0 <__aeabi_fadd+0x64>
 80006ce:	e128      	b.n	8000922 <__aeabi_fadd+0x2b6>
 80006d0:	2aff      	cmp	r2, #255	@ 0xff
 80006d2:	d100      	bne.n	80006d6 <__aeabi_fadd+0x6a>
 80006d4:	e097      	b.n	8000806 <__aeabi_fadd+0x19a>
 80006d6:	0022      	movs	r2, r4
 80006d8:	e0c5      	b.n	8000866 <__aeabi_fadd+0x1fa>
 80006da:	2a00      	cmp	r2, #0
 80006dc:	dc00      	bgt.n	80006e0 <__aeabi_fadd+0x74>
 80006de:	e096      	b.n	800080e <__aeabi_fadd+0x1a2>
 80006e0:	2800      	cmp	r0, #0
 80006e2:	d04f      	beq.n	8000784 <__aeabi_fadd+0x118>
 80006e4:	2dff      	cmp	r5, #255	@ 0xff
 80006e6:	d100      	bne.n	80006ea <__aeabi_fadd+0x7e>
 80006e8:	e08f      	b.n	800080a <__aeabi_fadd+0x19e>
 80006ea:	2180      	movs	r1, #128	@ 0x80
 80006ec:	04c9      	lsls	r1, r1, #19
 80006ee:	430e      	orrs	r6, r1
 80006f0:	2a1b      	cmp	r2, #27
 80006f2:	dd51      	ble.n	8000798 <__aeabi_fadd+0x12c>
 80006f4:	002a      	movs	r2, r5
 80006f6:	3301      	adds	r3, #1
 80006f8:	e018      	b.n	800072c <__aeabi_fadd+0xc0>
 80006fa:	2dff      	cmp	r5, #255	@ 0xff
 80006fc:	d100      	bne.n	8000700 <__aeabi_fadd+0x94>
 80006fe:	e084      	b.n	800080a <__aeabi_fadd+0x19e>
 8000700:	2180      	movs	r1, #128	@ 0x80
 8000702:	04c9      	lsls	r1, r1, #19
 8000704:	430e      	orrs	r6, r1
 8000706:	2101      	movs	r1, #1
 8000708:	2a1b      	cmp	r2, #27
 800070a:	dc08      	bgt.n	800071e <__aeabi_fadd+0xb2>
 800070c:	0031      	movs	r1, r6
 800070e:	2020      	movs	r0, #32
 8000710:	40d1      	lsrs	r1, r2
 8000712:	1a82      	subs	r2, r0, r2
 8000714:	4096      	lsls	r6, r2
 8000716:	0032      	movs	r2, r6
 8000718:	1e50      	subs	r0, r2, #1
 800071a:	4182      	sbcs	r2, r0
 800071c:	4311      	orrs	r1, r2
 800071e:	1a5b      	subs	r3, r3, r1
 8000720:	015a      	lsls	r2, r3, #5
 8000722:	d459      	bmi.n	80007d8 <__aeabi_fadd+0x16c>
 8000724:	2107      	movs	r1, #7
 8000726:	002a      	movs	r2, r5
 8000728:	4019      	ands	r1, r3
 800072a:	d049      	beq.n	80007c0 <__aeabi_fadd+0x154>
 800072c:	210f      	movs	r1, #15
 800072e:	4019      	ands	r1, r3
 8000730:	2904      	cmp	r1, #4
 8000732:	d000      	beq.n	8000736 <__aeabi_fadd+0xca>
 8000734:	3304      	adds	r3, #4
 8000736:	0159      	lsls	r1, r3, #5
 8000738:	d542      	bpl.n	80007c0 <__aeabi_fadd+0x154>
 800073a:	1c50      	adds	r0, r2, #1
 800073c:	2afe      	cmp	r2, #254	@ 0xfe
 800073e:	d03a      	beq.n	80007b6 <__aeabi_fadd+0x14a>
 8000740:	019b      	lsls	r3, r3, #6
 8000742:	b2c0      	uxtb	r0, r0
 8000744:	0a5b      	lsrs	r3, r3, #9
 8000746:	05c0      	lsls	r0, r0, #23
 8000748:	4318      	orrs	r0, r3
 800074a:	07e4      	lsls	r4, r4, #31
 800074c:	4320      	orrs	r0, r4
 800074e:	bcc0      	pop	{r6, r7}
 8000750:	46b9      	mov	r9, r7
 8000752:	46b0      	mov	r8, r6
 8000754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000756:	20fe      	movs	r0, #254	@ 0xfe
 8000758:	4680      	mov	r8, r0
 800075a:	1c6f      	adds	r7, r5, #1
 800075c:	0038      	movs	r0, r7
 800075e:	4647      	mov	r7, r8
 8000760:	4207      	tst	r7, r0
 8000762:	d000      	beq.n	8000766 <__aeabi_fadd+0xfa>
 8000764:	e08e      	b.n	8000884 <__aeabi_fadd+0x218>
 8000766:	2d00      	cmp	r5, #0
 8000768:	d000      	beq.n	800076c <__aeabi_fadd+0x100>
 800076a:	e0b4      	b.n	80008d6 <__aeabi_fadd+0x26a>
 800076c:	2b00      	cmp	r3, #0
 800076e:	d100      	bne.n	8000772 <__aeabi_fadd+0x106>
 8000770:	e0db      	b.n	800092a <__aeabi_fadd+0x2be>
 8000772:	2e00      	cmp	r6, #0
 8000774:	d06c      	beq.n	8000850 <__aeabi_fadd+0x1e4>
 8000776:	1b98      	subs	r0, r3, r6
 8000778:	0145      	lsls	r5, r0, #5
 800077a:	d400      	bmi.n	800077e <__aeabi_fadd+0x112>
 800077c:	e0f7      	b.n	800096e <__aeabi_fadd+0x302>
 800077e:	000c      	movs	r4, r1
 8000780:	1af3      	subs	r3, r6, r3
 8000782:	e03d      	b.n	8000800 <__aeabi_fadd+0x194>
 8000784:	2e00      	cmp	r6, #0
 8000786:	d01b      	beq.n	80007c0 <__aeabi_fadd+0x154>
 8000788:	1e51      	subs	r1, r2, #1
 800078a:	2a01      	cmp	r2, #1
 800078c:	d100      	bne.n	8000790 <__aeabi_fadd+0x124>
 800078e:	e082      	b.n	8000896 <__aeabi_fadd+0x22a>
 8000790:	2aff      	cmp	r2, #255	@ 0xff
 8000792:	d03a      	beq.n	800080a <__aeabi_fadd+0x19e>
 8000794:	000a      	movs	r2, r1
 8000796:	e7ab      	b.n	80006f0 <__aeabi_fadd+0x84>
 8000798:	0031      	movs	r1, r6
 800079a:	2020      	movs	r0, #32
 800079c:	40d1      	lsrs	r1, r2
 800079e:	1a82      	subs	r2, r0, r2
 80007a0:	4096      	lsls	r6, r2
 80007a2:	0032      	movs	r2, r6
 80007a4:	1e50      	subs	r0, r2, #1
 80007a6:	4182      	sbcs	r2, r0
 80007a8:	430a      	orrs	r2, r1
 80007aa:	189b      	adds	r3, r3, r2
 80007ac:	015a      	lsls	r2, r3, #5
 80007ae:	d5b9      	bpl.n	8000724 <__aeabi_fadd+0xb8>
 80007b0:	1c6a      	adds	r2, r5, #1
 80007b2:	2dfe      	cmp	r5, #254	@ 0xfe
 80007b4:	d175      	bne.n	80008a2 <__aeabi_fadd+0x236>
 80007b6:	20ff      	movs	r0, #255	@ 0xff
 80007b8:	2300      	movs	r3, #0
 80007ba:	e7c4      	b.n	8000746 <__aeabi_fadd+0xda>
 80007bc:	000c      	movs	r4, r1
 80007be:	0033      	movs	r3, r6
 80007c0:	08db      	lsrs	r3, r3, #3
 80007c2:	2aff      	cmp	r2, #255	@ 0xff
 80007c4:	d146      	bne.n	8000854 <__aeabi_fadd+0x1e8>
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d0f5      	beq.n	80007b6 <__aeabi_fadd+0x14a>
 80007ca:	2280      	movs	r2, #128	@ 0x80
 80007cc:	03d2      	lsls	r2, r2, #15
 80007ce:	4313      	orrs	r3, r2
 80007d0:	025b      	lsls	r3, r3, #9
 80007d2:	20ff      	movs	r0, #255	@ 0xff
 80007d4:	0a5b      	lsrs	r3, r3, #9
 80007d6:	e7b6      	b.n	8000746 <__aeabi_fadd+0xda>
 80007d8:	019f      	lsls	r7, r3, #6
 80007da:	09bf      	lsrs	r7, r7, #6
 80007dc:	0038      	movs	r0, r7
 80007de:	f002 f8ef 	bl	80029c0 <__clzsi2>
 80007e2:	3805      	subs	r0, #5
 80007e4:	4087      	lsls	r7, r0
 80007e6:	4285      	cmp	r5, r0
 80007e8:	dc24      	bgt.n	8000834 <__aeabi_fadd+0x1c8>
 80007ea:	003b      	movs	r3, r7
 80007ec:	2120      	movs	r1, #32
 80007ee:	1b42      	subs	r2, r0, r5
 80007f0:	3201      	adds	r2, #1
 80007f2:	40d3      	lsrs	r3, r2
 80007f4:	1a8a      	subs	r2, r1, r2
 80007f6:	4097      	lsls	r7, r2
 80007f8:	1e7a      	subs	r2, r7, #1
 80007fa:	4197      	sbcs	r7, r2
 80007fc:	2200      	movs	r2, #0
 80007fe:	433b      	orrs	r3, r7
 8000800:	0759      	lsls	r1, r3, #29
 8000802:	d193      	bne.n	800072c <__aeabi_fadd+0xc0>
 8000804:	e797      	b.n	8000736 <__aeabi_fadd+0xca>
 8000806:	000c      	movs	r4, r1
 8000808:	0033      	movs	r3, r6
 800080a:	08db      	lsrs	r3, r3, #3
 800080c:	e7db      	b.n	80007c6 <__aeabi_fadd+0x15a>
 800080e:	2a00      	cmp	r2, #0
 8000810:	d014      	beq.n	800083c <__aeabi_fadd+0x1d0>
 8000812:	1b42      	subs	r2, r0, r5
 8000814:	2d00      	cmp	r5, #0
 8000816:	d14b      	bne.n	80008b0 <__aeabi_fadd+0x244>
 8000818:	2b00      	cmp	r3, #0
 800081a:	d0d0      	beq.n	80007be <__aeabi_fadd+0x152>
 800081c:	1e51      	subs	r1, r2, #1
 800081e:	2a01      	cmp	r2, #1
 8000820:	d100      	bne.n	8000824 <__aeabi_fadd+0x1b8>
 8000822:	e09e      	b.n	8000962 <__aeabi_fadd+0x2f6>
 8000824:	2aff      	cmp	r2, #255	@ 0xff
 8000826:	d0ef      	beq.n	8000808 <__aeabi_fadd+0x19c>
 8000828:	000a      	movs	r2, r1
 800082a:	2a1b      	cmp	r2, #27
 800082c:	dd5f      	ble.n	80008ee <__aeabi_fadd+0x282>
 800082e:	0002      	movs	r2, r0
 8000830:	1c73      	adds	r3, r6, #1
 8000832:	e77b      	b.n	800072c <__aeabi_fadd+0xc0>
 8000834:	4b50      	ldr	r3, [pc, #320]	@ (8000978 <__aeabi_fadd+0x30c>)
 8000836:	1a2a      	subs	r2, r5, r0
 8000838:	403b      	ands	r3, r7
 800083a:	e7e1      	b.n	8000800 <__aeabi_fadd+0x194>
 800083c:	21fe      	movs	r1, #254	@ 0xfe
 800083e:	1c6a      	adds	r2, r5, #1
 8000840:	4211      	tst	r1, r2
 8000842:	d13b      	bne.n	80008bc <__aeabi_fadd+0x250>
 8000844:	2d00      	cmp	r5, #0
 8000846:	d15d      	bne.n	8000904 <__aeabi_fadd+0x298>
 8000848:	2b00      	cmp	r3, #0
 800084a:	d07f      	beq.n	800094c <__aeabi_fadd+0x2e0>
 800084c:	2e00      	cmp	r6, #0
 800084e:	d17f      	bne.n	8000950 <__aeabi_fadd+0x2e4>
 8000850:	2200      	movs	r2, #0
 8000852:	08db      	lsrs	r3, r3, #3
 8000854:	025b      	lsls	r3, r3, #9
 8000856:	0a5b      	lsrs	r3, r3, #9
 8000858:	b2d0      	uxtb	r0, r2
 800085a:	e774      	b.n	8000746 <__aeabi_fadd+0xda>
 800085c:	28ff      	cmp	r0, #255	@ 0xff
 800085e:	d0d2      	beq.n	8000806 <__aeabi_fadd+0x19a>
 8000860:	2480      	movs	r4, #128	@ 0x80
 8000862:	04e4      	lsls	r4, r4, #19
 8000864:	4323      	orrs	r3, r4
 8000866:	2401      	movs	r4, #1
 8000868:	2a1b      	cmp	r2, #27
 800086a:	dc07      	bgt.n	800087c <__aeabi_fadd+0x210>
 800086c:	001c      	movs	r4, r3
 800086e:	2520      	movs	r5, #32
 8000870:	40d4      	lsrs	r4, r2
 8000872:	1aaa      	subs	r2, r5, r2
 8000874:	4093      	lsls	r3, r2
 8000876:	1e5a      	subs	r2, r3, #1
 8000878:	4193      	sbcs	r3, r2
 800087a:	431c      	orrs	r4, r3
 800087c:	1b33      	subs	r3, r6, r4
 800087e:	0005      	movs	r5, r0
 8000880:	000c      	movs	r4, r1
 8000882:	e74d      	b.n	8000720 <__aeabi_fadd+0xb4>
 8000884:	1b9f      	subs	r7, r3, r6
 8000886:	017a      	lsls	r2, r7, #5
 8000888:	d422      	bmi.n	80008d0 <__aeabi_fadd+0x264>
 800088a:	2f00      	cmp	r7, #0
 800088c:	d1a6      	bne.n	80007dc <__aeabi_fadd+0x170>
 800088e:	2400      	movs	r4, #0
 8000890:	2000      	movs	r0, #0
 8000892:	2300      	movs	r3, #0
 8000894:	e757      	b.n	8000746 <__aeabi_fadd+0xda>
 8000896:	199b      	adds	r3, r3, r6
 8000898:	2501      	movs	r5, #1
 800089a:	3201      	adds	r2, #1
 800089c:	0159      	lsls	r1, r3, #5
 800089e:	d400      	bmi.n	80008a2 <__aeabi_fadd+0x236>
 80008a0:	e740      	b.n	8000724 <__aeabi_fadd+0xb8>
 80008a2:	2101      	movs	r1, #1
 80008a4:	4835      	ldr	r0, [pc, #212]	@ (800097c <__aeabi_fadd+0x310>)
 80008a6:	4019      	ands	r1, r3
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	4003      	ands	r3, r0
 80008ac:	430b      	orrs	r3, r1
 80008ae:	e7a7      	b.n	8000800 <__aeabi_fadd+0x194>
 80008b0:	28ff      	cmp	r0, #255	@ 0xff
 80008b2:	d0a9      	beq.n	8000808 <__aeabi_fadd+0x19c>
 80008b4:	2180      	movs	r1, #128	@ 0x80
 80008b6:	04c9      	lsls	r1, r1, #19
 80008b8:	430b      	orrs	r3, r1
 80008ba:	e7b6      	b.n	800082a <__aeabi_fadd+0x1be>
 80008bc:	2aff      	cmp	r2, #255	@ 0xff
 80008be:	d100      	bne.n	80008c2 <__aeabi_fadd+0x256>
 80008c0:	e779      	b.n	80007b6 <__aeabi_fadd+0x14a>
 80008c2:	199b      	adds	r3, r3, r6
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	0759      	lsls	r1, r3, #29
 80008c8:	d000      	beq.n	80008cc <__aeabi_fadd+0x260>
 80008ca:	e72f      	b.n	800072c <__aeabi_fadd+0xc0>
 80008cc:	08db      	lsrs	r3, r3, #3
 80008ce:	e7c1      	b.n	8000854 <__aeabi_fadd+0x1e8>
 80008d0:	000c      	movs	r4, r1
 80008d2:	1af7      	subs	r7, r6, r3
 80008d4:	e782      	b.n	80007dc <__aeabi_fadd+0x170>
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d12c      	bne.n	8000934 <__aeabi_fadd+0x2c8>
 80008da:	2e00      	cmp	r6, #0
 80008dc:	d193      	bne.n	8000806 <__aeabi_fadd+0x19a>
 80008de:	2380      	movs	r3, #128	@ 0x80
 80008e0:	2400      	movs	r4, #0
 80008e2:	20ff      	movs	r0, #255	@ 0xff
 80008e4:	03db      	lsls	r3, r3, #15
 80008e6:	e72e      	b.n	8000746 <__aeabi_fadd+0xda>
 80008e8:	2501      	movs	r5, #1
 80008ea:	1b9b      	subs	r3, r3, r6
 80008ec:	e718      	b.n	8000720 <__aeabi_fadd+0xb4>
 80008ee:	0019      	movs	r1, r3
 80008f0:	2520      	movs	r5, #32
 80008f2:	40d1      	lsrs	r1, r2
 80008f4:	1aaa      	subs	r2, r5, r2
 80008f6:	4093      	lsls	r3, r2
 80008f8:	1e5a      	subs	r2, r3, #1
 80008fa:	4193      	sbcs	r3, r2
 80008fc:	430b      	orrs	r3, r1
 80008fe:	0005      	movs	r5, r0
 8000900:	199b      	adds	r3, r3, r6
 8000902:	e753      	b.n	80007ac <__aeabi_fadd+0x140>
 8000904:	2b00      	cmp	r3, #0
 8000906:	d100      	bne.n	800090a <__aeabi_fadd+0x29e>
 8000908:	e77e      	b.n	8000808 <__aeabi_fadd+0x19c>
 800090a:	2e00      	cmp	r6, #0
 800090c:	d100      	bne.n	8000910 <__aeabi_fadd+0x2a4>
 800090e:	e77c      	b.n	800080a <__aeabi_fadd+0x19e>
 8000910:	2280      	movs	r2, #128	@ 0x80
 8000912:	03d2      	lsls	r2, r2, #15
 8000914:	4591      	cmp	r9, r2
 8000916:	d302      	bcc.n	800091e <__aeabi_fadd+0x2b2>
 8000918:	4594      	cmp	ip, r2
 800091a:	d200      	bcs.n	800091e <__aeabi_fadd+0x2b2>
 800091c:	0033      	movs	r3, r6
 800091e:	08db      	lsrs	r3, r3, #3
 8000920:	e753      	b.n	80007ca <__aeabi_fadd+0x15e>
 8000922:	000c      	movs	r4, r1
 8000924:	1af3      	subs	r3, r6, r3
 8000926:	3501      	adds	r5, #1
 8000928:	e6fa      	b.n	8000720 <__aeabi_fadd+0xb4>
 800092a:	2e00      	cmp	r6, #0
 800092c:	d0af      	beq.n	800088e <__aeabi_fadd+0x222>
 800092e:	000c      	movs	r4, r1
 8000930:	0033      	movs	r3, r6
 8000932:	e78d      	b.n	8000850 <__aeabi_fadd+0x1e4>
 8000934:	2e00      	cmp	r6, #0
 8000936:	d100      	bne.n	800093a <__aeabi_fadd+0x2ce>
 8000938:	e767      	b.n	800080a <__aeabi_fadd+0x19e>
 800093a:	2280      	movs	r2, #128	@ 0x80
 800093c:	03d2      	lsls	r2, r2, #15
 800093e:	4591      	cmp	r9, r2
 8000940:	d3ed      	bcc.n	800091e <__aeabi_fadd+0x2b2>
 8000942:	4594      	cmp	ip, r2
 8000944:	d2eb      	bcs.n	800091e <__aeabi_fadd+0x2b2>
 8000946:	000c      	movs	r4, r1
 8000948:	0033      	movs	r3, r6
 800094a:	e7e8      	b.n	800091e <__aeabi_fadd+0x2b2>
 800094c:	0033      	movs	r3, r6
 800094e:	e77f      	b.n	8000850 <__aeabi_fadd+0x1e4>
 8000950:	199b      	adds	r3, r3, r6
 8000952:	2200      	movs	r2, #0
 8000954:	0159      	lsls	r1, r3, #5
 8000956:	d5b9      	bpl.n	80008cc <__aeabi_fadd+0x260>
 8000958:	4a07      	ldr	r2, [pc, #28]	@ (8000978 <__aeabi_fadd+0x30c>)
 800095a:	4013      	ands	r3, r2
 800095c:	08db      	lsrs	r3, r3, #3
 800095e:	2201      	movs	r2, #1
 8000960:	e778      	b.n	8000854 <__aeabi_fadd+0x1e8>
 8000962:	199b      	adds	r3, r3, r6
 8000964:	3201      	adds	r2, #1
 8000966:	3501      	adds	r5, #1
 8000968:	0159      	lsls	r1, r3, #5
 800096a:	d49a      	bmi.n	80008a2 <__aeabi_fadd+0x236>
 800096c:	e6da      	b.n	8000724 <__aeabi_fadd+0xb8>
 800096e:	1e03      	subs	r3, r0, #0
 8000970:	d08d      	beq.n	800088e <__aeabi_fadd+0x222>
 8000972:	08db      	lsrs	r3, r3, #3
 8000974:	e76e      	b.n	8000854 <__aeabi_fadd+0x1e8>
 8000976:	46c0      	nop			@ (mov r8, r8)
 8000978:	fbffffff 	.word	0xfbffffff
 800097c:	7dffffff 	.word	0x7dffffff

08000980 <__aeabi_fdiv>:
 8000980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000982:	464f      	mov	r7, r9
 8000984:	4646      	mov	r6, r8
 8000986:	46d6      	mov	lr, sl
 8000988:	0244      	lsls	r4, r0, #9
 800098a:	b5c0      	push	{r6, r7, lr}
 800098c:	0047      	lsls	r7, r0, #1
 800098e:	1c0e      	adds	r6, r1, #0
 8000990:	0a64      	lsrs	r4, r4, #9
 8000992:	0e3f      	lsrs	r7, r7, #24
 8000994:	0fc5      	lsrs	r5, r0, #31
 8000996:	2f00      	cmp	r7, #0
 8000998:	d03c      	beq.n	8000a14 <__aeabi_fdiv+0x94>
 800099a:	2fff      	cmp	r7, #255	@ 0xff
 800099c:	d042      	beq.n	8000a24 <__aeabi_fdiv+0xa4>
 800099e:	2300      	movs	r3, #0
 80009a0:	2280      	movs	r2, #128	@ 0x80
 80009a2:	4699      	mov	r9, r3
 80009a4:	469a      	mov	sl, r3
 80009a6:	00e4      	lsls	r4, r4, #3
 80009a8:	04d2      	lsls	r2, r2, #19
 80009aa:	4314      	orrs	r4, r2
 80009ac:	3f7f      	subs	r7, #127	@ 0x7f
 80009ae:	0273      	lsls	r3, r6, #9
 80009b0:	0a5b      	lsrs	r3, r3, #9
 80009b2:	4698      	mov	r8, r3
 80009b4:	0073      	lsls	r3, r6, #1
 80009b6:	0e1b      	lsrs	r3, r3, #24
 80009b8:	0ff6      	lsrs	r6, r6, #31
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d01b      	beq.n	80009f6 <__aeabi_fdiv+0x76>
 80009be:	2bff      	cmp	r3, #255	@ 0xff
 80009c0:	d013      	beq.n	80009ea <__aeabi_fdiv+0x6a>
 80009c2:	4642      	mov	r2, r8
 80009c4:	2180      	movs	r1, #128	@ 0x80
 80009c6:	00d2      	lsls	r2, r2, #3
 80009c8:	04c9      	lsls	r1, r1, #19
 80009ca:	4311      	orrs	r1, r2
 80009cc:	4688      	mov	r8, r1
 80009ce:	2000      	movs	r0, #0
 80009d0:	3b7f      	subs	r3, #127	@ 0x7f
 80009d2:	0029      	movs	r1, r5
 80009d4:	1aff      	subs	r7, r7, r3
 80009d6:	464b      	mov	r3, r9
 80009d8:	4071      	eors	r1, r6
 80009da:	b2c9      	uxtb	r1, r1
 80009dc:	2b0f      	cmp	r3, #15
 80009de:	d900      	bls.n	80009e2 <__aeabi_fdiv+0x62>
 80009e0:	e0b5      	b.n	8000b4e <__aeabi_fdiv+0x1ce>
 80009e2:	4a74      	ldr	r2, [pc, #464]	@ (8000bb4 <__aeabi_fdiv+0x234>)
 80009e4:	009b      	lsls	r3, r3, #2
 80009e6:	58d3      	ldr	r3, [r2, r3]
 80009e8:	469f      	mov	pc, r3
 80009ea:	4643      	mov	r3, r8
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d13f      	bne.n	8000a70 <__aeabi_fdiv+0xf0>
 80009f0:	3fff      	subs	r7, #255	@ 0xff
 80009f2:	3302      	adds	r3, #2
 80009f4:	e003      	b.n	80009fe <__aeabi_fdiv+0x7e>
 80009f6:	4643      	mov	r3, r8
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d12d      	bne.n	8000a58 <__aeabi_fdiv+0xd8>
 80009fc:	2301      	movs	r3, #1
 80009fe:	0029      	movs	r1, r5
 8000a00:	464a      	mov	r2, r9
 8000a02:	4071      	eors	r1, r6
 8000a04:	b2c9      	uxtb	r1, r1
 8000a06:	431a      	orrs	r2, r3
 8000a08:	2a0e      	cmp	r2, #14
 8000a0a:	d838      	bhi.n	8000a7e <__aeabi_fdiv+0xfe>
 8000a0c:	486a      	ldr	r0, [pc, #424]	@ (8000bb8 <__aeabi_fdiv+0x238>)
 8000a0e:	0092      	lsls	r2, r2, #2
 8000a10:	5882      	ldr	r2, [r0, r2]
 8000a12:	4697      	mov	pc, r2
 8000a14:	2c00      	cmp	r4, #0
 8000a16:	d113      	bne.n	8000a40 <__aeabi_fdiv+0xc0>
 8000a18:	2304      	movs	r3, #4
 8000a1a:	4699      	mov	r9, r3
 8000a1c:	3b03      	subs	r3, #3
 8000a1e:	2700      	movs	r7, #0
 8000a20:	469a      	mov	sl, r3
 8000a22:	e7c4      	b.n	80009ae <__aeabi_fdiv+0x2e>
 8000a24:	2c00      	cmp	r4, #0
 8000a26:	d105      	bne.n	8000a34 <__aeabi_fdiv+0xb4>
 8000a28:	2308      	movs	r3, #8
 8000a2a:	4699      	mov	r9, r3
 8000a2c:	3b06      	subs	r3, #6
 8000a2e:	27ff      	movs	r7, #255	@ 0xff
 8000a30:	469a      	mov	sl, r3
 8000a32:	e7bc      	b.n	80009ae <__aeabi_fdiv+0x2e>
 8000a34:	230c      	movs	r3, #12
 8000a36:	4699      	mov	r9, r3
 8000a38:	3b09      	subs	r3, #9
 8000a3a:	27ff      	movs	r7, #255	@ 0xff
 8000a3c:	469a      	mov	sl, r3
 8000a3e:	e7b6      	b.n	80009ae <__aeabi_fdiv+0x2e>
 8000a40:	0020      	movs	r0, r4
 8000a42:	f001 ffbd 	bl	80029c0 <__clzsi2>
 8000a46:	2776      	movs	r7, #118	@ 0x76
 8000a48:	1f43      	subs	r3, r0, #5
 8000a4a:	409c      	lsls	r4, r3
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	427f      	negs	r7, r7
 8000a50:	4699      	mov	r9, r3
 8000a52:	469a      	mov	sl, r3
 8000a54:	1a3f      	subs	r7, r7, r0
 8000a56:	e7aa      	b.n	80009ae <__aeabi_fdiv+0x2e>
 8000a58:	4640      	mov	r0, r8
 8000a5a:	f001 ffb1 	bl	80029c0 <__clzsi2>
 8000a5e:	4642      	mov	r2, r8
 8000a60:	1f43      	subs	r3, r0, #5
 8000a62:	409a      	lsls	r2, r3
 8000a64:	2376      	movs	r3, #118	@ 0x76
 8000a66:	425b      	negs	r3, r3
 8000a68:	1a1b      	subs	r3, r3, r0
 8000a6a:	4690      	mov	r8, r2
 8000a6c:	2000      	movs	r0, #0
 8000a6e:	e7b0      	b.n	80009d2 <__aeabi_fdiv+0x52>
 8000a70:	2303      	movs	r3, #3
 8000a72:	464a      	mov	r2, r9
 8000a74:	431a      	orrs	r2, r3
 8000a76:	4691      	mov	r9, r2
 8000a78:	2003      	movs	r0, #3
 8000a7a:	33fc      	adds	r3, #252	@ 0xfc
 8000a7c:	e7a9      	b.n	80009d2 <__aeabi_fdiv+0x52>
 8000a7e:	000d      	movs	r5, r1
 8000a80:	20ff      	movs	r0, #255	@ 0xff
 8000a82:	2200      	movs	r2, #0
 8000a84:	05c0      	lsls	r0, r0, #23
 8000a86:	07ed      	lsls	r5, r5, #31
 8000a88:	4310      	orrs	r0, r2
 8000a8a:	4328      	orrs	r0, r5
 8000a8c:	bce0      	pop	{r5, r6, r7}
 8000a8e:	46ba      	mov	sl, r7
 8000a90:	46b1      	mov	r9, r6
 8000a92:	46a8      	mov	r8, r5
 8000a94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a96:	000d      	movs	r5, r1
 8000a98:	2000      	movs	r0, #0
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	e7f2      	b.n	8000a84 <__aeabi_fdiv+0x104>
 8000a9e:	4653      	mov	r3, sl
 8000aa0:	2b02      	cmp	r3, #2
 8000aa2:	d0ed      	beq.n	8000a80 <__aeabi_fdiv+0x100>
 8000aa4:	2b03      	cmp	r3, #3
 8000aa6:	d033      	beq.n	8000b10 <__aeabi_fdiv+0x190>
 8000aa8:	46a0      	mov	r8, r4
 8000aaa:	2b01      	cmp	r3, #1
 8000aac:	d105      	bne.n	8000aba <__aeabi_fdiv+0x13a>
 8000aae:	2000      	movs	r0, #0
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	e7e7      	b.n	8000a84 <__aeabi_fdiv+0x104>
 8000ab4:	0035      	movs	r5, r6
 8000ab6:	2803      	cmp	r0, #3
 8000ab8:	d07a      	beq.n	8000bb0 <__aeabi_fdiv+0x230>
 8000aba:	003b      	movs	r3, r7
 8000abc:	337f      	adds	r3, #127	@ 0x7f
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	dd2d      	ble.n	8000b1e <__aeabi_fdiv+0x19e>
 8000ac2:	4642      	mov	r2, r8
 8000ac4:	0752      	lsls	r2, r2, #29
 8000ac6:	d007      	beq.n	8000ad8 <__aeabi_fdiv+0x158>
 8000ac8:	220f      	movs	r2, #15
 8000aca:	4641      	mov	r1, r8
 8000acc:	400a      	ands	r2, r1
 8000ace:	2a04      	cmp	r2, #4
 8000ad0:	d002      	beq.n	8000ad8 <__aeabi_fdiv+0x158>
 8000ad2:	2204      	movs	r2, #4
 8000ad4:	4694      	mov	ip, r2
 8000ad6:	44e0      	add	r8, ip
 8000ad8:	4642      	mov	r2, r8
 8000ada:	0112      	lsls	r2, r2, #4
 8000adc:	d505      	bpl.n	8000aea <__aeabi_fdiv+0x16a>
 8000ade:	4642      	mov	r2, r8
 8000ae0:	4b36      	ldr	r3, [pc, #216]	@ (8000bbc <__aeabi_fdiv+0x23c>)
 8000ae2:	401a      	ands	r2, r3
 8000ae4:	003b      	movs	r3, r7
 8000ae6:	4690      	mov	r8, r2
 8000ae8:	3380      	adds	r3, #128	@ 0x80
 8000aea:	2bfe      	cmp	r3, #254	@ 0xfe
 8000aec:	dcc8      	bgt.n	8000a80 <__aeabi_fdiv+0x100>
 8000aee:	4642      	mov	r2, r8
 8000af0:	0192      	lsls	r2, r2, #6
 8000af2:	0a52      	lsrs	r2, r2, #9
 8000af4:	b2d8      	uxtb	r0, r3
 8000af6:	e7c5      	b.n	8000a84 <__aeabi_fdiv+0x104>
 8000af8:	2280      	movs	r2, #128	@ 0x80
 8000afa:	2500      	movs	r5, #0
 8000afc:	20ff      	movs	r0, #255	@ 0xff
 8000afe:	03d2      	lsls	r2, r2, #15
 8000b00:	e7c0      	b.n	8000a84 <__aeabi_fdiv+0x104>
 8000b02:	2280      	movs	r2, #128	@ 0x80
 8000b04:	03d2      	lsls	r2, r2, #15
 8000b06:	4214      	tst	r4, r2
 8000b08:	d002      	beq.n	8000b10 <__aeabi_fdiv+0x190>
 8000b0a:	4643      	mov	r3, r8
 8000b0c:	4213      	tst	r3, r2
 8000b0e:	d049      	beq.n	8000ba4 <__aeabi_fdiv+0x224>
 8000b10:	2280      	movs	r2, #128	@ 0x80
 8000b12:	03d2      	lsls	r2, r2, #15
 8000b14:	4322      	orrs	r2, r4
 8000b16:	0252      	lsls	r2, r2, #9
 8000b18:	20ff      	movs	r0, #255	@ 0xff
 8000b1a:	0a52      	lsrs	r2, r2, #9
 8000b1c:	e7b2      	b.n	8000a84 <__aeabi_fdiv+0x104>
 8000b1e:	2201      	movs	r2, #1
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	2b1b      	cmp	r3, #27
 8000b24:	dcc3      	bgt.n	8000aae <__aeabi_fdiv+0x12e>
 8000b26:	4642      	mov	r2, r8
 8000b28:	40da      	lsrs	r2, r3
 8000b2a:	4643      	mov	r3, r8
 8000b2c:	379e      	adds	r7, #158	@ 0x9e
 8000b2e:	40bb      	lsls	r3, r7
 8000b30:	1e59      	subs	r1, r3, #1
 8000b32:	418b      	sbcs	r3, r1
 8000b34:	431a      	orrs	r2, r3
 8000b36:	0753      	lsls	r3, r2, #29
 8000b38:	d004      	beq.n	8000b44 <__aeabi_fdiv+0x1c4>
 8000b3a:	230f      	movs	r3, #15
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	2b04      	cmp	r3, #4
 8000b40:	d000      	beq.n	8000b44 <__aeabi_fdiv+0x1c4>
 8000b42:	3204      	adds	r2, #4
 8000b44:	0153      	lsls	r3, r2, #5
 8000b46:	d529      	bpl.n	8000b9c <__aeabi_fdiv+0x21c>
 8000b48:	2001      	movs	r0, #1
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	e79a      	b.n	8000a84 <__aeabi_fdiv+0x104>
 8000b4e:	4642      	mov	r2, r8
 8000b50:	0163      	lsls	r3, r4, #5
 8000b52:	0155      	lsls	r5, r2, #5
 8000b54:	42ab      	cmp	r3, r5
 8000b56:	d215      	bcs.n	8000b84 <__aeabi_fdiv+0x204>
 8000b58:	201b      	movs	r0, #27
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	3f01      	subs	r7, #1
 8000b5e:	2601      	movs	r6, #1
 8000b60:	001c      	movs	r4, r3
 8000b62:	0052      	lsls	r2, r2, #1
 8000b64:	005b      	lsls	r3, r3, #1
 8000b66:	2c00      	cmp	r4, #0
 8000b68:	db01      	blt.n	8000b6e <__aeabi_fdiv+0x1ee>
 8000b6a:	429d      	cmp	r5, r3
 8000b6c:	d801      	bhi.n	8000b72 <__aeabi_fdiv+0x1f2>
 8000b6e:	1b5b      	subs	r3, r3, r5
 8000b70:	4332      	orrs	r2, r6
 8000b72:	3801      	subs	r0, #1
 8000b74:	2800      	cmp	r0, #0
 8000b76:	d1f3      	bne.n	8000b60 <__aeabi_fdiv+0x1e0>
 8000b78:	1e58      	subs	r0, r3, #1
 8000b7a:	4183      	sbcs	r3, r0
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	4698      	mov	r8, r3
 8000b80:	000d      	movs	r5, r1
 8000b82:	e79a      	b.n	8000aba <__aeabi_fdiv+0x13a>
 8000b84:	201a      	movs	r0, #26
 8000b86:	2201      	movs	r2, #1
 8000b88:	1b5b      	subs	r3, r3, r5
 8000b8a:	e7e8      	b.n	8000b5e <__aeabi_fdiv+0x1de>
 8000b8c:	3b02      	subs	r3, #2
 8000b8e:	425a      	negs	r2, r3
 8000b90:	4153      	adcs	r3, r2
 8000b92:	425b      	negs	r3, r3
 8000b94:	0035      	movs	r5, r6
 8000b96:	2200      	movs	r2, #0
 8000b98:	b2d8      	uxtb	r0, r3
 8000b9a:	e773      	b.n	8000a84 <__aeabi_fdiv+0x104>
 8000b9c:	0192      	lsls	r2, r2, #6
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	0a52      	lsrs	r2, r2, #9
 8000ba2:	e76f      	b.n	8000a84 <__aeabi_fdiv+0x104>
 8000ba4:	431a      	orrs	r2, r3
 8000ba6:	0252      	lsls	r2, r2, #9
 8000ba8:	0035      	movs	r5, r6
 8000baa:	20ff      	movs	r0, #255	@ 0xff
 8000bac:	0a52      	lsrs	r2, r2, #9
 8000bae:	e769      	b.n	8000a84 <__aeabi_fdiv+0x104>
 8000bb0:	4644      	mov	r4, r8
 8000bb2:	e7ad      	b.n	8000b10 <__aeabi_fdiv+0x190>
 8000bb4:	08008960 	.word	0x08008960
 8000bb8:	080089a0 	.word	0x080089a0
 8000bbc:	f7ffffff 	.word	0xf7ffffff

08000bc0 <__eqsf2>:
 8000bc0:	b570      	push	{r4, r5, r6, lr}
 8000bc2:	0042      	lsls	r2, r0, #1
 8000bc4:	024e      	lsls	r6, r1, #9
 8000bc6:	004c      	lsls	r4, r1, #1
 8000bc8:	0245      	lsls	r5, r0, #9
 8000bca:	0a6d      	lsrs	r5, r5, #9
 8000bcc:	0e12      	lsrs	r2, r2, #24
 8000bce:	0fc3      	lsrs	r3, r0, #31
 8000bd0:	0a76      	lsrs	r6, r6, #9
 8000bd2:	0e24      	lsrs	r4, r4, #24
 8000bd4:	0fc9      	lsrs	r1, r1, #31
 8000bd6:	2aff      	cmp	r2, #255	@ 0xff
 8000bd8:	d010      	beq.n	8000bfc <__eqsf2+0x3c>
 8000bda:	2cff      	cmp	r4, #255	@ 0xff
 8000bdc:	d00c      	beq.n	8000bf8 <__eqsf2+0x38>
 8000bde:	2001      	movs	r0, #1
 8000be0:	42a2      	cmp	r2, r4
 8000be2:	d10a      	bne.n	8000bfa <__eqsf2+0x3a>
 8000be4:	42b5      	cmp	r5, r6
 8000be6:	d108      	bne.n	8000bfa <__eqsf2+0x3a>
 8000be8:	428b      	cmp	r3, r1
 8000bea:	d00f      	beq.n	8000c0c <__eqsf2+0x4c>
 8000bec:	2a00      	cmp	r2, #0
 8000bee:	d104      	bne.n	8000bfa <__eqsf2+0x3a>
 8000bf0:	0028      	movs	r0, r5
 8000bf2:	1e43      	subs	r3, r0, #1
 8000bf4:	4198      	sbcs	r0, r3
 8000bf6:	e000      	b.n	8000bfa <__eqsf2+0x3a>
 8000bf8:	2001      	movs	r0, #1
 8000bfa:	bd70      	pop	{r4, r5, r6, pc}
 8000bfc:	2001      	movs	r0, #1
 8000bfe:	2cff      	cmp	r4, #255	@ 0xff
 8000c00:	d1fb      	bne.n	8000bfa <__eqsf2+0x3a>
 8000c02:	4335      	orrs	r5, r6
 8000c04:	d1f9      	bne.n	8000bfa <__eqsf2+0x3a>
 8000c06:	404b      	eors	r3, r1
 8000c08:	0018      	movs	r0, r3
 8000c0a:	e7f6      	b.n	8000bfa <__eqsf2+0x3a>
 8000c0c:	2000      	movs	r0, #0
 8000c0e:	e7f4      	b.n	8000bfa <__eqsf2+0x3a>

08000c10 <__gesf2>:
 8000c10:	b530      	push	{r4, r5, lr}
 8000c12:	0042      	lsls	r2, r0, #1
 8000c14:	0244      	lsls	r4, r0, #9
 8000c16:	024d      	lsls	r5, r1, #9
 8000c18:	0fc3      	lsrs	r3, r0, #31
 8000c1a:	0048      	lsls	r0, r1, #1
 8000c1c:	0a64      	lsrs	r4, r4, #9
 8000c1e:	0e12      	lsrs	r2, r2, #24
 8000c20:	0a6d      	lsrs	r5, r5, #9
 8000c22:	0e00      	lsrs	r0, r0, #24
 8000c24:	0fc9      	lsrs	r1, r1, #31
 8000c26:	2aff      	cmp	r2, #255	@ 0xff
 8000c28:	d019      	beq.n	8000c5e <__gesf2+0x4e>
 8000c2a:	28ff      	cmp	r0, #255	@ 0xff
 8000c2c:	d00b      	beq.n	8000c46 <__gesf2+0x36>
 8000c2e:	2a00      	cmp	r2, #0
 8000c30:	d11e      	bne.n	8000c70 <__gesf2+0x60>
 8000c32:	2800      	cmp	r0, #0
 8000c34:	d10b      	bne.n	8000c4e <__gesf2+0x3e>
 8000c36:	2d00      	cmp	r5, #0
 8000c38:	d027      	beq.n	8000c8a <__gesf2+0x7a>
 8000c3a:	2c00      	cmp	r4, #0
 8000c3c:	d134      	bne.n	8000ca8 <__gesf2+0x98>
 8000c3e:	2900      	cmp	r1, #0
 8000c40:	d02f      	beq.n	8000ca2 <__gesf2+0x92>
 8000c42:	0008      	movs	r0, r1
 8000c44:	bd30      	pop	{r4, r5, pc}
 8000c46:	2d00      	cmp	r5, #0
 8000c48:	d128      	bne.n	8000c9c <__gesf2+0x8c>
 8000c4a:	2a00      	cmp	r2, #0
 8000c4c:	d101      	bne.n	8000c52 <__gesf2+0x42>
 8000c4e:	2c00      	cmp	r4, #0
 8000c50:	d0f5      	beq.n	8000c3e <__gesf2+0x2e>
 8000c52:	428b      	cmp	r3, r1
 8000c54:	d107      	bne.n	8000c66 <__gesf2+0x56>
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d023      	beq.n	8000ca2 <__gesf2+0x92>
 8000c5a:	0018      	movs	r0, r3
 8000c5c:	e7f2      	b.n	8000c44 <__gesf2+0x34>
 8000c5e:	2c00      	cmp	r4, #0
 8000c60:	d11c      	bne.n	8000c9c <__gesf2+0x8c>
 8000c62:	28ff      	cmp	r0, #255	@ 0xff
 8000c64:	d014      	beq.n	8000c90 <__gesf2+0x80>
 8000c66:	1e58      	subs	r0, r3, #1
 8000c68:	2302      	movs	r3, #2
 8000c6a:	4018      	ands	r0, r3
 8000c6c:	3801      	subs	r0, #1
 8000c6e:	e7e9      	b.n	8000c44 <__gesf2+0x34>
 8000c70:	2800      	cmp	r0, #0
 8000c72:	d0f8      	beq.n	8000c66 <__gesf2+0x56>
 8000c74:	428b      	cmp	r3, r1
 8000c76:	d1f6      	bne.n	8000c66 <__gesf2+0x56>
 8000c78:	4282      	cmp	r2, r0
 8000c7a:	dcf4      	bgt.n	8000c66 <__gesf2+0x56>
 8000c7c:	dbeb      	blt.n	8000c56 <__gesf2+0x46>
 8000c7e:	42ac      	cmp	r4, r5
 8000c80:	d8f1      	bhi.n	8000c66 <__gesf2+0x56>
 8000c82:	2000      	movs	r0, #0
 8000c84:	42ac      	cmp	r4, r5
 8000c86:	d2dd      	bcs.n	8000c44 <__gesf2+0x34>
 8000c88:	e7e5      	b.n	8000c56 <__gesf2+0x46>
 8000c8a:	2c00      	cmp	r4, #0
 8000c8c:	d0da      	beq.n	8000c44 <__gesf2+0x34>
 8000c8e:	e7ea      	b.n	8000c66 <__gesf2+0x56>
 8000c90:	2d00      	cmp	r5, #0
 8000c92:	d103      	bne.n	8000c9c <__gesf2+0x8c>
 8000c94:	428b      	cmp	r3, r1
 8000c96:	d1e6      	bne.n	8000c66 <__gesf2+0x56>
 8000c98:	2000      	movs	r0, #0
 8000c9a:	e7d3      	b.n	8000c44 <__gesf2+0x34>
 8000c9c:	2002      	movs	r0, #2
 8000c9e:	4240      	negs	r0, r0
 8000ca0:	e7d0      	b.n	8000c44 <__gesf2+0x34>
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	4240      	negs	r0, r0
 8000ca6:	e7cd      	b.n	8000c44 <__gesf2+0x34>
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d0e8      	beq.n	8000c7e <__gesf2+0x6e>
 8000cac:	e7db      	b.n	8000c66 <__gesf2+0x56>
 8000cae:	46c0      	nop			@ (mov r8, r8)

08000cb0 <__lesf2>:
 8000cb0:	b530      	push	{r4, r5, lr}
 8000cb2:	0042      	lsls	r2, r0, #1
 8000cb4:	0244      	lsls	r4, r0, #9
 8000cb6:	024d      	lsls	r5, r1, #9
 8000cb8:	0fc3      	lsrs	r3, r0, #31
 8000cba:	0048      	lsls	r0, r1, #1
 8000cbc:	0a64      	lsrs	r4, r4, #9
 8000cbe:	0e12      	lsrs	r2, r2, #24
 8000cc0:	0a6d      	lsrs	r5, r5, #9
 8000cc2:	0e00      	lsrs	r0, r0, #24
 8000cc4:	0fc9      	lsrs	r1, r1, #31
 8000cc6:	2aff      	cmp	r2, #255	@ 0xff
 8000cc8:	d01a      	beq.n	8000d00 <__lesf2+0x50>
 8000cca:	28ff      	cmp	r0, #255	@ 0xff
 8000ccc:	d00e      	beq.n	8000cec <__lesf2+0x3c>
 8000cce:	2a00      	cmp	r2, #0
 8000cd0:	d11e      	bne.n	8000d10 <__lesf2+0x60>
 8000cd2:	2800      	cmp	r0, #0
 8000cd4:	d10e      	bne.n	8000cf4 <__lesf2+0x44>
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	d02a      	beq.n	8000d30 <__lesf2+0x80>
 8000cda:	2c00      	cmp	r4, #0
 8000cdc:	d00c      	beq.n	8000cf8 <__lesf2+0x48>
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d01d      	beq.n	8000d1e <__lesf2+0x6e>
 8000ce2:	1e58      	subs	r0, r3, #1
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	4018      	ands	r0, r3
 8000ce8:	3801      	subs	r0, #1
 8000cea:	e010      	b.n	8000d0e <__lesf2+0x5e>
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d10d      	bne.n	8000d0c <__lesf2+0x5c>
 8000cf0:	2a00      	cmp	r2, #0
 8000cf2:	d120      	bne.n	8000d36 <__lesf2+0x86>
 8000cf4:	2c00      	cmp	r4, #0
 8000cf6:	d11e      	bne.n	8000d36 <__lesf2+0x86>
 8000cf8:	2900      	cmp	r1, #0
 8000cfa:	d023      	beq.n	8000d44 <__lesf2+0x94>
 8000cfc:	0008      	movs	r0, r1
 8000cfe:	e006      	b.n	8000d0e <__lesf2+0x5e>
 8000d00:	2c00      	cmp	r4, #0
 8000d02:	d103      	bne.n	8000d0c <__lesf2+0x5c>
 8000d04:	28ff      	cmp	r0, #255	@ 0xff
 8000d06:	d1ec      	bne.n	8000ce2 <__lesf2+0x32>
 8000d08:	2d00      	cmp	r5, #0
 8000d0a:	d017      	beq.n	8000d3c <__lesf2+0x8c>
 8000d0c:	2002      	movs	r0, #2
 8000d0e:	bd30      	pop	{r4, r5, pc}
 8000d10:	2800      	cmp	r0, #0
 8000d12:	d0e6      	beq.n	8000ce2 <__lesf2+0x32>
 8000d14:	428b      	cmp	r3, r1
 8000d16:	d1e4      	bne.n	8000ce2 <__lesf2+0x32>
 8000d18:	4282      	cmp	r2, r0
 8000d1a:	dce2      	bgt.n	8000ce2 <__lesf2+0x32>
 8000d1c:	db04      	blt.n	8000d28 <__lesf2+0x78>
 8000d1e:	42ac      	cmp	r4, r5
 8000d20:	d8df      	bhi.n	8000ce2 <__lesf2+0x32>
 8000d22:	2000      	movs	r0, #0
 8000d24:	42ac      	cmp	r4, r5
 8000d26:	d2f2      	bcs.n	8000d0e <__lesf2+0x5e>
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d00b      	beq.n	8000d44 <__lesf2+0x94>
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	e7ee      	b.n	8000d0e <__lesf2+0x5e>
 8000d30:	2c00      	cmp	r4, #0
 8000d32:	d0ec      	beq.n	8000d0e <__lesf2+0x5e>
 8000d34:	e7d5      	b.n	8000ce2 <__lesf2+0x32>
 8000d36:	428b      	cmp	r3, r1
 8000d38:	d1d3      	bne.n	8000ce2 <__lesf2+0x32>
 8000d3a:	e7f5      	b.n	8000d28 <__lesf2+0x78>
 8000d3c:	2000      	movs	r0, #0
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d0e5      	beq.n	8000d0e <__lesf2+0x5e>
 8000d42:	e7ce      	b.n	8000ce2 <__lesf2+0x32>
 8000d44:	2001      	movs	r0, #1
 8000d46:	4240      	negs	r0, r0
 8000d48:	e7e1      	b.n	8000d0e <__lesf2+0x5e>
 8000d4a:	46c0      	nop			@ (mov r8, r8)

08000d4c <__aeabi_fmul>:
 8000d4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d4e:	464f      	mov	r7, r9
 8000d50:	4646      	mov	r6, r8
 8000d52:	46d6      	mov	lr, sl
 8000d54:	0243      	lsls	r3, r0, #9
 8000d56:	0a5b      	lsrs	r3, r3, #9
 8000d58:	0045      	lsls	r5, r0, #1
 8000d5a:	b5c0      	push	{r6, r7, lr}
 8000d5c:	4699      	mov	r9, r3
 8000d5e:	1c0f      	adds	r7, r1, #0
 8000d60:	0e2d      	lsrs	r5, r5, #24
 8000d62:	0fc6      	lsrs	r6, r0, #31
 8000d64:	2d00      	cmp	r5, #0
 8000d66:	d100      	bne.n	8000d6a <__aeabi_fmul+0x1e>
 8000d68:	e088      	b.n	8000e7c <__aeabi_fmul+0x130>
 8000d6a:	2dff      	cmp	r5, #255	@ 0xff
 8000d6c:	d100      	bne.n	8000d70 <__aeabi_fmul+0x24>
 8000d6e:	e08d      	b.n	8000e8c <__aeabi_fmul+0x140>
 8000d70:	2280      	movs	r2, #128	@ 0x80
 8000d72:	00db      	lsls	r3, r3, #3
 8000d74:	04d2      	lsls	r2, r2, #19
 8000d76:	431a      	orrs	r2, r3
 8000d78:	2300      	movs	r3, #0
 8000d7a:	4691      	mov	r9, r2
 8000d7c:	4698      	mov	r8, r3
 8000d7e:	469a      	mov	sl, r3
 8000d80:	3d7f      	subs	r5, #127	@ 0x7f
 8000d82:	027c      	lsls	r4, r7, #9
 8000d84:	007b      	lsls	r3, r7, #1
 8000d86:	0a64      	lsrs	r4, r4, #9
 8000d88:	0e1b      	lsrs	r3, r3, #24
 8000d8a:	0fff      	lsrs	r7, r7, #31
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d068      	beq.n	8000e62 <__aeabi_fmul+0x116>
 8000d90:	2bff      	cmp	r3, #255	@ 0xff
 8000d92:	d021      	beq.n	8000dd8 <__aeabi_fmul+0x8c>
 8000d94:	2280      	movs	r2, #128	@ 0x80
 8000d96:	00e4      	lsls	r4, r4, #3
 8000d98:	04d2      	lsls	r2, r2, #19
 8000d9a:	4314      	orrs	r4, r2
 8000d9c:	4642      	mov	r2, r8
 8000d9e:	3b7f      	subs	r3, #127	@ 0x7f
 8000da0:	195b      	adds	r3, r3, r5
 8000da2:	2100      	movs	r1, #0
 8000da4:	1c5d      	adds	r5, r3, #1
 8000da6:	2a0a      	cmp	r2, #10
 8000da8:	dc2e      	bgt.n	8000e08 <__aeabi_fmul+0xbc>
 8000daa:	407e      	eors	r6, r7
 8000dac:	4642      	mov	r2, r8
 8000dae:	2a02      	cmp	r2, #2
 8000db0:	dc23      	bgt.n	8000dfa <__aeabi_fmul+0xae>
 8000db2:	3a01      	subs	r2, #1
 8000db4:	2a01      	cmp	r2, #1
 8000db6:	d900      	bls.n	8000dba <__aeabi_fmul+0x6e>
 8000db8:	e0bd      	b.n	8000f36 <__aeabi_fmul+0x1ea>
 8000dba:	2902      	cmp	r1, #2
 8000dbc:	d06e      	beq.n	8000e9c <__aeabi_fmul+0x150>
 8000dbe:	2901      	cmp	r1, #1
 8000dc0:	d12c      	bne.n	8000e1c <__aeabi_fmul+0xd0>
 8000dc2:	2000      	movs	r0, #0
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	05c0      	lsls	r0, r0, #23
 8000dc8:	07f6      	lsls	r6, r6, #31
 8000dca:	4310      	orrs	r0, r2
 8000dcc:	4330      	orrs	r0, r6
 8000dce:	bce0      	pop	{r5, r6, r7}
 8000dd0:	46ba      	mov	sl, r7
 8000dd2:	46b1      	mov	r9, r6
 8000dd4:	46a8      	mov	r8, r5
 8000dd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dd8:	002b      	movs	r3, r5
 8000dda:	33ff      	adds	r3, #255	@ 0xff
 8000ddc:	2c00      	cmp	r4, #0
 8000dde:	d065      	beq.n	8000eac <__aeabi_fmul+0x160>
 8000de0:	2203      	movs	r2, #3
 8000de2:	4641      	mov	r1, r8
 8000de4:	4311      	orrs	r1, r2
 8000de6:	0032      	movs	r2, r6
 8000de8:	3501      	adds	r5, #1
 8000dea:	4688      	mov	r8, r1
 8000dec:	407a      	eors	r2, r7
 8000dee:	35ff      	adds	r5, #255	@ 0xff
 8000df0:	290a      	cmp	r1, #10
 8000df2:	dd00      	ble.n	8000df6 <__aeabi_fmul+0xaa>
 8000df4:	e0d8      	b.n	8000fa8 <__aeabi_fmul+0x25c>
 8000df6:	0016      	movs	r6, r2
 8000df8:	2103      	movs	r1, #3
 8000dfa:	4640      	mov	r0, r8
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	4082      	lsls	r2, r0
 8000e00:	20a6      	movs	r0, #166	@ 0xa6
 8000e02:	00c0      	lsls	r0, r0, #3
 8000e04:	4202      	tst	r2, r0
 8000e06:	d020      	beq.n	8000e4a <__aeabi_fmul+0xfe>
 8000e08:	4653      	mov	r3, sl
 8000e0a:	2b02      	cmp	r3, #2
 8000e0c:	d046      	beq.n	8000e9c <__aeabi_fmul+0x150>
 8000e0e:	2b03      	cmp	r3, #3
 8000e10:	d100      	bne.n	8000e14 <__aeabi_fmul+0xc8>
 8000e12:	e0bb      	b.n	8000f8c <__aeabi_fmul+0x240>
 8000e14:	4651      	mov	r1, sl
 8000e16:	464c      	mov	r4, r9
 8000e18:	2901      	cmp	r1, #1
 8000e1a:	d0d2      	beq.n	8000dc2 <__aeabi_fmul+0x76>
 8000e1c:	002b      	movs	r3, r5
 8000e1e:	337f      	adds	r3, #127	@ 0x7f
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	dd70      	ble.n	8000f06 <__aeabi_fmul+0x1ba>
 8000e24:	0762      	lsls	r2, r4, #29
 8000e26:	d004      	beq.n	8000e32 <__aeabi_fmul+0xe6>
 8000e28:	220f      	movs	r2, #15
 8000e2a:	4022      	ands	r2, r4
 8000e2c:	2a04      	cmp	r2, #4
 8000e2e:	d000      	beq.n	8000e32 <__aeabi_fmul+0xe6>
 8000e30:	3404      	adds	r4, #4
 8000e32:	0122      	lsls	r2, r4, #4
 8000e34:	d503      	bpl.n	8000e3e <__aeabi_fmul+0xf2>
 8000e36:	4b63      	ldr	r3, [pc, #396]	@ (8000fc4 <__aeabi_fmul+0x278>)
 8000e38:	401c      	ands	r4, r3
 8000e3a:	002b      	movs	r3, r5
 8000e3c:	3380      	adds	r3, #128	@ 0x80
 8000e3e:	2bfe      	cmp	r3, #254	@ 0xfe
 8000e40:	dc2c      	bgt.n	8000e9c <__aeabi_fmul+0x150>
 8000e42:	01a2      	lsls	r2, r4, #6
 8000e44:	0a52      	lsrs	r2, r2, #9
 8000e46:	b2d8      	uxtb	r0, r3
 8000e48:	e7bd      	b.n	8000dc6 <__aeabi_fmul+0x7a>
 8000e4a:	2090      	movs	r0, #144	@ 0x90
 8000e4c:	0080      	lsls	r0, r0, #2
 8000e4e:	4202      	tst	r2, r0
 8000e50:	d127      	bne.n	8000ea2 <__aeabi_fmul+0x156>
 8000e52:	38b9      	subs	r0, #185	@ 0xb9
 8000e54:	38ff      	subs	r0, #255	@ 0xff
 8000e56:	4210      	tst	r0, r2
 8000e58:	d06d      	beq.n	8000f36 <__aeabi_fmul+0x1ea>
 8000e5a:	003e      	movs	r6, r7
 8000e5c:	46a1      	mov	r9, r4
 8000e5e:	468a      	mov	sl, r1
 8000e60:	e7d2      	b.n	8000e08 <__aeabi_fmul+0xbc>
 8000e62:	2c00      	cmp	r4, #0
 8000e64:	d141      	bne.n	8000eea <__aeabi_fmul+0x19e>
 8000e66:	2301      	movs	r3, #1
 8000e68:	4642      	mov	r2, r8
 8000e6a:	431a      	orrs	r2, r3
 8000e6c:	4690      	mov	r8, r2
 8000e6e:	002b      	movs	r3, r5
 8000e70:	4642      	mov	r2, r8
 8000e72:	2101      	movs	r1, #1
 8000e74:	1c5d      	adds	r5, r3, #1
 8000e76:	2a0a      	cmp	r2, #10
 8000e78:	dd97      	ble.n	8000daa <__aeabi_fmul+0x5e>
 8000e7a:	e7c5      	b.n	8000e08 <__aeabi_fmul+0xbc>
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d126      	bne.n	8000ece <__aeabi_fmul+0x182>
 8000e80:	2304      	movs	r3, #4
 8000e82:	4698      	mov	r8, r3
 8000e84:	3b03      	subs	r3, #3
 8000e86:	2500      	movs	r5, #0
 8000e88:	469a      	mov	sl, r3
 8000e8a:	e77a      	b.n	8000d82 <__aeabi_fmul+0x36>
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d118      	bne.n	8000ec2 <__aeabi_fmul+0x176>
 8000e90:	2308      	movs	r3, #8
 8000e92:	4698      	mov	r8, r3
 8000e94:	3b06      	subs	r3, #6
 8000e96:	25ff      	movs	r5, #255	@ 0xff
 8000e98:	469a      	mov	sl, r3
 8000e9a:	e772      	b.n	8000d82 <__aeabi_fmul+0x36>
 8000e9c:	20ff      	movs	r0, #255	@ 0xff
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	e791      	b.n	8000dc6 <__aeabi_fmul+0x7a>
 8000ea2:	2280      	movs	r2, #128	@ 0x80
 8000ea4:	2600      	movs	r6, #0
 8000ea6:	20ff      	movs	r0, #255	@ 0xff
 8000ea8:	03d2      	lsls	r2, r2, #15
 8000eaa:	e78c      	b.n	8000dc6 <__aeabi_fmul+0x7a>
 8000eac:	4641      	mov	r1, r8
 8000eae:	2202      	movs	r2, #2
 8000eb0:	3501      	adds	r5, #1
 8000eb2:	4311      	orrs	r1, r2
 8000eb4:	4688      	mov	r8, r1
 8000eb6:	35ff      	adds	r5, #255	@ 0xff
 8000eb8:	290a      	cmp	r1, #10
 8000eba:	dca5      	bgt.n	8000e08 <__aeabi_fmul+0xbc>
 8000ebc:	2102      	movs	r1, #2
 8000ebe:	407e      	eors	r6, r7
 8000ec0:	e774      	b.n	8000dac <__aeabi_fmul+0x60>
 8000ec2:	230c      	movs	r3, #12
 8000ec4:	4698      	mov	r8, r3
 8000ec6:	3b09      	subs	r3, #9
 8000ec8:	25ff      	movs	r5, #255	@ 0xff
 8000eca:	469a      	mov	sl, r3
 8000ecc:	e759      	b.n	8000d82 <__aeabi_fmul+0x36>
 8000ece:	0018      	movs	r0, r3
 8000ed0:	f001 fd76 	bl	80029c0 <__clzsi2>
 8000ed4:	464a      	mov	r2, r9
 8000ed6:	1f43      	subs	r3, r0, #5
 8000ed8:	2576      	movs	r5, #118	@ 0x76
 8000eda:	409a      	lsls	r2, r3
 8000edc:	2300      	movs	r3, #0
 8000ede:	426d      	negs	r5, r5
 8000ee0:	4691      	mov	r9, r2
 8000ee2:	4698      	mov	r8, r3
 8000ee4:	469a      	mov	sl, r3
 8000ee6:	1a2d      	subs	r5, r5, r0
 8000ee8:	e74b      	b.n	8000d82 <__aeabi_fmul+0x36>
 8000eea:	0020      	movs	r0, r4
 8000eec:	f001 fd68 	bl	80029c0 <__clzsi2>
 8000ef0:	4642      	mov	r2, r8
 8000ef2:	1f43      	subs	r3, r0, #5
 8000ef4:	409c      	lsls	r4, r3
 8000ef6:	1a2b      	subs	r3, r5, r0
 8000ef8:	3b76      	subs	r3, #118	@ 0x76
 8000efa:	2100      	movs	r1, #0
 8000efc:	1c5d      	adds	r5, r3, #1
 8000efe:	2a0a      	cmp	r2, #10
 8000f00:	dc00      	bgt.n	8000f04 <__aeabi_fmul+0x1b8>
 8000f02:	e752      	b.n	8000daa <__aeabi_fmul+0x5e>
 8000f04:	e780      	b.n	8000e08 <__aeabi_fmul+0xbc>
 8000f06:	2201      	movs	r2, #1
 8000f08:	1ad3      	subs	r3, r2, r3
 8000f0a:	2b1b      	cmp	r3, #27
 8000f0c:	dd00      	ble.n	8000f10 <__aeabi_fmul+0x1c4>
 8000f0e:	e758      	b.n	8000dc2 <__aeabi_fmul+0x76>
 8000f10:	359e      	adds	r5, #158	@ 0x9e
 8000f12:	0022      	movs	r2, r4
 8000f14:	40ac      	lsls	r4, r5
 8000f16:	40da      	lsrs	r2, r3
 8000f18:	1e63      	subs	r3, r4, #1
 8000f1a:	419c      	sbcs	r4, r3
 8000f1c:	4322      	orrs	r2, r4
 8000f1e:	0753      	lsls	r3, r2, #29
 8000f20:	d004      	beq.n	8000f2c <__aeabi_fmul+0x1e0>
 8000f22:	230f      	movs	r3, #15
 8000f24:	4013      	ands	r3, r2
 8000f26:	2b04      	cmp	r3, #4
 8000f28:	d000      	beq.n	8000f2c <__aeabi_fmul+0x1e0>
 8000f2a:	3204      	adds	r2, #4
 8000f2c:	0153      	lsls	r3, r2, #5
 8000f2e:	d537      	bpl.n	8000fa0 <__aeabi_fmul+0x254>
 8000f30:	2001      	movs	r0, #1
 8000f32:	2200      	movs	r2, #0
 8000f34:	e747      	b.n	8000dc6 <__aeabi_fmul+0x7a>
 8000f36:	0c21      	lsrs	r1, r4, #16
 8000f38:	464a      	mov	r2, r9
 8000f3a:	0424      	lsls	r4, r4, #16
 8000f3c:	0c24      	lsrs	r4, r4, #16
 8000f3e:	0027      	movs	r7, r4
 8000f40:	0c10      	lsrs	r0, r2, #16
 8000f42:	0412      	lsls	r2, r2, #16
 8000f44:	0c12      	lsrs	r2, r2, #16
 8000f46:	4344      	muls	r4, r0
 8000f48:	4357      	muls	r7, r2
 8000f4a:	4348      	muls	r0, r1
 8000f4c:	4351      	muls	r1, r2
 8000f4e:	0c3a      	lsrs	r2, r7, #16
 8000f50:	1909      	adds	r1, r1, r4
 8000f52:	1852      	adds	r2, r2, r1
 8000f54:	4294      	cmp	r4, r2
 8000f56:	d903      	bls.n	8000f60 <__aeabi_fmul+0x214>
 8000f58:	2180      	movs	r1, #128	@ 0x80
 8000f5a:	0249      	lsls	r1, r1, #9
 8000f5c:	468c      	mov	ip, r1
 8000f5e:	4460      	add	r0, ip
 8000f60:	043f      	lsls	r7, r7, #16
 8000f62:	0411      	lsls	r1, r2, #16
 8000f64:	0c3f      	lsrs	r7, r7, #16
 8000f66:	19c9      	adds	r1, r1, r7
 8000f68:	018c      	lsls	r4, r1, #6
 8000f6a:	1e67      	subs	r7, r4, #1
 8000f6c:	41bc      	sbcs	r4, r7
 8000f6e:	0c12      	lsrs	r2, r2, #16
 8000f70:	0e89      	lsrs	r1, r1, #26
 8000f72:	1812      	adds	r2, r2, r0
 8000f74:	430c      	orrs	r4, r1
 8000f76:	0192      	lsls	r2, r2, #6
 8000f78:	4314      	orrs	r4, r2
 8000f7a:	0112      	lsls	r2, r2, #4
 8000f7c:	d50e      	bpl.n	8000f9c <__aeabi_fmul+0x250>
 8000f7e:	2301      	movs	r3, #1
 8000f80:	0862      	lsrs	r2, r4, #1
 8000f82:	401c      	ands	r4, r3
 8000f84:	4314      	orrs	r4, r2
 8000f86:	e749      	b.n	8000e1c <__aeabi_fmul+0xd0>
 8000f88:	003e      	movs	r6, r7
 8000f8a:	46a1      	mov	r9, r4
 8000f8c:	2280      	movs	r2, #128	@ 0x80
 8000f8e:	464b      	mov	r3, r9
 8000f90:	03d2      	lsls	r2, r2, #15
 8000f92:	431a      	orrs	r2, r3
 8000f94:	0252      	lsls	r2, r2, #9
 8000f96:	20ff      	movs	r0, #255	@ 0xff
 8000f98:	0a52      	lsrs	r2, r2, #9
 8000f9a:	e714      	b.n	8000dc6 <__aeabi_fmul+0x7a>
 8000f9c:	001d      	movs	r5, r3
 8000f9e:	e73d      	b.n	8000e1c <__aeabi_fmul+0xd0>
 8000fa0:	0192      	lsls	r2, r2, #6
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	0a52      	lsrs	r2, r2, #9
 8000fa6:	e70e      	b.n	8000dc6 <__aeabi_fmul+0x7a>
 8000fa8:	290f      	cmp	r1, #15
 8000faa:	d1ed      	bne.n	8000f88 <__aeabi_fmul+0x23c>
 8000fac:	2280      	movs	r2, #128	@ 0x80
 8000fae:	464b      	mov	r3, r9
 8000fb0:	03d2      	lsls	r2, r2, #15
 8000fb2:	4213      	tst	r3, r2
 8000fb4:	d0ea      	beq.n	8000f8c <__aeabi_fmul+0x240>
 8000fb6:	4214      	tst	r4, r2
 8000fb8:	d1e8      	bne.n	8000f8c <__aeabi_fmul+0x240>
 8000fba:	003e      	movs	r6, r7
 8000fbc:	20ff      	movs	r0, #255	@ 0xff
 8000fbe:	4322      	orrs	r2, r4
 8000fc0:	e701      	b.n	8000dc6 <__aeabi_fmul+0x7a>
 8000fc2:	46c0      	nop			@ (mov r8, r8)
 8000fc4:	f7ffffff 	.word	0xf7ffffff

08000fc8 <__aeabi_fsub>:
 8000fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fca:	4647      	mov	r7, r8
 8000fcc:	46ce      	mov	lr, r9
 8000fce:	024e      	lsls	r6, r1, #9
 8000fd0:	0243      	lsls	r3, r0, #9
 8000fd2:	0045      	lsls	r5, r0, #1
 8000fd4:	0a72      	lsrs	r2, r6, #9
 8000fd6:	0fc4      	lsrs	r4, r0, #31
 8000fd8:	0048      	lsls	r0, r1, #1
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	4694      	mov	ip, r2
 8000fde:	0a5f      	lsrs	r7, r3, #9
 8000fe0:	0e2d      	lsrs	r5, r5, #24
 8000fe2:	099b      	lsrs	r3, r3, #6
 8000fe4:	0e00      	lsrs	r0, r0, #24
 8000fe6:	0fc9      	lsrs	r1, r1, #31
 8000fe8:	09b6      	lsrs	r6, r6, #6
 8000fea:	28ff      	cmp	r0, #255	@ 0xff
 8000fec:	d024      	beq.n	8001038 <__aeabi_fsub+0x70>
 8000fee:	2201      	movs	r2, #1
 8000ff0:	4051      	eors	r1, r2
 8000ff2:	1a2a      	subs	r2, r5, r0
 8000ff4:	428c      	cmp	r4, r1
 8000ff6:	d00f      	beq.n	8001018 <__aeabi_fsub+0x50>
 8000ff8:	2a00      	cmp	r2, #0
 8000ffa:	dc00      	bgt.n	8000ffe <__aeabi_fsub+0x36>
 8000ffc:	e16a      	b.n	80012d4 <__aeabi_fsub+0x30c>
 8000ffe:	2800      	cmp	r0, #0
 8001000:	d135      	bne.n	800106e <__aeabi_fsub+0xa6>
 8001002:	2e00      	cmp	r6, #0
 8001004:	d100      	bne.n	8001008 <__aeabi_fsub+0x40>
 8001006:	e0a2      	b.n	800114e <__aeabi_fsub+0x186>
 8001008:	1e51      	subs	r1, r2, #1
 800100a:	2a01      	cmp	r2, #1
 800100c:	d100      	bne.n	8001010 <__aeabi_fsub+0x48>
 800100e:	e124      	b.n	800125a <__aeabi_fsub+0x292>
 8001010:	2aff      	cmp	r2, #255	@ 0xff
 8001012:	d021      	beq.n	8001058 <__aeabi_fsub+0x90>
 8001014:	000a      	movs	r2, r1
 8001016:	e02f      	b.n	8001078 <__aeabi_fsub+0xb0>
 8001018:	2a00      	cmp	r2, #0
 800101a:	dc00      	bgt.n	800101e <__aeabi_fsub+0x56>
 800101c:	e167      	b.n	80012ee <__aeabi_fsub+0x326>
 800101e:	2800      	cmp	r0, #0
 8001020:	d05e      	beq.n	80010e0 <__aeabi_fsub+0x118>
 8001022:	2dff      	cmp	r5, #255	@ 0xff
 8001024:	d018      	beq.n	8001058 <__aeabi_fsub+0x90>
 8001026:	2180      	movs	r1, #128	@ 0x80
 8001028:	04c9      	lsls	r1, r1, #19
 800102a:	430e      	orrs	r6, r1
 800102c:	2a1b      	cmp	r2, #27
 800102e:	dc00      	bgt.n	8001032 <__aeabi_fsub+0x6a>
 8001030:	e076      	b.n	8001120 <__aeabi_fsub+0x158>
 8001032:	002a      	movs	r2, r5
 8001034:	3301      	adds	r3, #1
 8001036:	e032      	b.n	800109e <__aeabi_fsub+0xd6>
 8001038:	002a      	movs	r2, r5
 800103a:	3aff      	subs	r2, #255	@ 0xff
 800103c:	4691      	mov	r9, r2
 800103e:	2e00      	cmp	r6, #0
 8001040:	d042      	beq.n	80010c8 <__aeabi_fsub+0x100>
 8001042:	428c      	cmp	r4, r1
 8001044:	d055      	beq.n	80010f2 <__aeabi_fsub+0x12a>
 8001046:	464a      	mov	r2, r9
 8001048:	2a00      	cmp	r2, #0
 800104a:	d100      	bne.n	800104e <__aeabi_fsub+0x86>
 800104c:	e09c      	b.n	8001188 <__aeabi_fsub+0x1c0>
 800104e:	2d00      	cmp	r5, #0
 8001050:	d100      	bne.n	8001054 <__aeabi_fsub+0x8c>
 8001052:	e077      	b.n	8001144 <__aeabi_fsub+0x17c>
 8001054:	000c      	movs	r4, r1
 8001056:	0033      	movs	r3, r6
 8001058:	08db      	lsrs	r3, r3, #3
 800105a:	2b00      	cmp	r3, #0
 800105c:	d100      	bne.n	8001060 <__aeabi_fsub+0x98>
 800105e:	e06e      	b.n	800113e <__aeabi_fsub+0x176>
 8001060:	2280      	movs	r2, #128	@ 0x80
 8001062:	03d2      	lsls	r2, r2, #15
 8001064:	4313      	orrs	r3, r2
 8001066:	025b      	lsls	r3, r3, #9
 8001068:	20ff      	movs	r0, #255	@ 0xff
 800106a:	0a5b      	lsrs	r3, r3, #9
 800106c:	e024      	b.n	80010b8 <__aeabi_fsub+0xf0>
 800106e:	2dff      	cmp	r5, #255	@ 0xff
 8001070:	d0f2      	beq.n	8001058 <__aeabi_fsub+0x90>
 8001072:	2180      	movs	r1, #128	@ 0x80
 8001074:	04c9      	lsls	r1, r1, #19
 8001076:	430e      	orrs	r6, r1
 8001078:	2101      	movs	r1, #1
 800107a:	2a1b      	cmp	r2, #27
 800107c:	dc08      	bgt.n	8001090 <__aeabi_fsub+0xc8>
 800107e:	0031      	movs	r1, r6
 8001080:	2020      	movs	r0, #32
 8001082:	40d1      	lsrs	r1, r2
 8001084:	1a82      	subs	r2, r0, r2
 8001086:	4096      	lsls	r6, r2
 8001088:	0032      	movs	r2, r6
 800108a:	1e50      	subs	r0, r2, #1
 800108c:	4182      	sbcs	r2, r0
 800108e:	4311      	orrs	r1, r2
 8001090:	1a5b      	subs	r3, r3, r1
 8001092:	015a      	lsls	r2, r3, #5
 8001094:	d460      	bmi.n	8001158 <__aeabi_fsub+0x190>
 8001096:	2107      	movs	r1, #7
 8001098:	002a      	movs	r2, r5
 800109a:	4019      	ands	r1, r3
 800109c:	d057      	beq.n	800114e <__aeabi_fsub+0x186>
 800109e:	210f      	movs	r1, #15
 80010a0:	4019      	ands	r1, r3
 80010a2:	2904      	cmp	r1, #4
 80010a4:	d000      	beq.n	80010a8 <__aeabi_fsub+0xe0>
 80010a6:	3304      	adds	r3, #4
 80010a8:	0159      	lsls	r1, r3, #5
 80010aa:	d550      	bpl.n	800114e <__aeabi_fsub+0x186>
 80010ac:	1c50      	adds	r0, r2, #1
 80010ae:	2afe      	cmp	r2, #254	@ 0xfe
 80010b0:	d045      	beq.n	800113e <__aeabi_fsub+0x176>
 80010b2:	019b      	lsls	r3, r3, #6
 80010b4:	b2c0      	uxtb	r0, r0
 80010b6:	0a5b      	lsrs	r3, r3, #9
 80010b8:	05c0      	lsls	r0, r0, #23
 80010ba:	4318      	orrs	r0, r3
 80010bc:	07e4      	lsls	r4, r4, #31
 80010be:	4320      	orrs	r0, r4
 80010c0:	bcc0      	pop	{r6, r7}
 80010c2:	46b9      	mov	r9, r7
 80010c4:	46b0      	mov	r8, r6
 80010c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80010c8:	2201      	movs	r2, #1
 80010ca:	4051      	eors	r1, r2
 80010cc:	428c      	cmp	r4, r1
 80010ce:	d1ba      	bne.n	8001046 <__aeabi_fsub+0x7e>
 80010d0:	464a      	mov	r2, r9
 80010d2:	2a00      	cmp	r2, #0
 80010d4:	d010      	beq.n	80010f8 <__aeabi_fsub+0x130>
 80010d6:	2d00      	cmp	r5, #0
 80010d8:	d100      	bne.n	80010dc <__aeabi_fsub+0x114>
 80010da:	e098      	b.n	800120e <__aeabi_fsub+0x246>
 80010dc:	2300      	movs	r3, #0
 80010de:	e7bb      	b.n	8001058 <__aeabi_fsub+0x90>
 80010e0:	2e00      	cmp	r6, #0
 80010e2:	d034      	beq.n	800114e <__aeabi_fsub+0x186>
 80010e4:	1e51      	subs	r1, r2, #1
 80010e6:	2a01      	cmp	r2, #1
 80010e8:	d06e      	beq.n	80011c8 <__aeabi_fsub+0x200>
 80010ea:	2aff      	cmp	r2, #255	@ 0xff
 80010ec:	d0b4      	beq.n	8001058 <__aeabi_fsub+0x90>
 80010ee:	000a      	movs	r2, r1
 80010f0:	e79c      	b.n	800102c <__aeabi_fsub+0x64>
 80010f2:	2a00      	cmp	r2, #0
 80010f4:	d000      	beq.n	80010f8 <__aeabi_fsub+0x130>
 80010f6:	e088      	b.n	800120a <__aeabi_fsub+0x242>
 80010f8:	20fe      	movs	r0, #254	@ 0xfe
 80010fa:	1c6a      	adds	r2, r5, #1
 80010fc:	4210      	tst	r0, r2
 80010fe:	d000      	beq.n	8001102 <__aeabi_fsub+0x13a>
 8001100:	e092      	b.n	8001228 <__aeabi_fsub+0x260>
 8001102:	2d00      	cmp	r5, #0
 8001104:	d000      	beq.n	8001108 <__aeabi_fsub+0x140>
 8001106:	e0a4      	b.n	8001252 <__aeabi_fsub+0x28a>
 8001108:	2b00      	cmp	r3, #0
 800110a:	d100      	bne.n	800110e <__aeabi_fsub+0x146>
 800110c:	e0cb      	b.n	80012a6 <__aeabi_fsub+0x2de>
 800110e:	2e00      	cmp	r6, #0
 8001110:	d000      	beq.n	8001114 <__aeabi_fsub+0x14c>
 8001112:	e0ca      	b.n	80012aa <__aeabi_fsub+0x2e2>
 8001114:	2200      	movs	r2, #0
 8001116:	08db      	lsrs	r3, r3, #3
 8001118:	025b      	lsls	r3, r3, #9
 800111a:	0a5b      	lsrs	r3, r3, #9
 800111c:	b2d0      	uxtb	r0, r2
 800111e:	e7cb      	b.n	80010b8 <__aeabi_fsub+0xf0>
 8001120:	0031      	movs	r1, r6
 8001122:	2020      	movs	r0, #32
 8001124:	40d1      	lsrs	r1, r2
 8001126:	1a82      	subs	r2, r0, r2
 8001128:	4096      	lsls	r6, r2
 800112a:	0032      	movs	r2, r6
 800112c:	1e50      	subs	r0, r2, #1
 800112e:	4182      	sbcs	r2, r0
 8001130:	430a      	orrs	r2, r1
 8001132:	189b      	adds	r3, r3, r2
 8001134:	015a      	lsls	r2, r3, #5
 8001136:	d5ae      	bpl.n	8001096 <__aeabi_fsub+0xce>
 8001138:	1c6a      	adds	r2, r5, #1
 800113a:	2dfe      	cmp	r5, #254	@ 0xfe
 800113c:	d14a      	bne.n	80011d4 <__aeabi_fsub+0x20c>
 800113e:	20ff      	movs	r0, #255	@ 0xff
 8001140:	2300      	movs	r3, #0
 8001142:	e7b9      	b.n	80010b8 <__aeabi_fsub+0xf0>
 8001144:	22ff      	movs	r2, #255	@ 0xff
 8001146:	2b00      	cmp	r3, #0
 8001148:	d14b      	bne.n	80011e2 <__aeabi_fsub+0x21a>
 800114a:	000c      	movs	r4, r1
 800114c:	0033      	movs	r3, r6
 800114e:	08db      	lsrs	r3, r3, #3
 8001150:	2aff      	cmp	r2, #255	@ 0xff
 8001152:	d100      	bne.n	8001156 <__aeabi_fsub+0x18e>
 8001154:	e781      	b.n	800105a <__aeabi_fsub+0x92>
 8001156:	e7df      	b.n	8001118 <__aeabi_fsub+0x150>
 8001158:	019f      	lsls	r7, r3, #6
 800115a:	09bf      	lsrs	r7, r7, #6
 800115c:	0038      	movs	r0, r7
 800115e:	f001 fc2f 	bl	80029c0 <__clzsi2>
 8001162:	3805      	subs	r0, #5
 8001164:	4087      	lsls	r7, r0
 8001166:	4285      	cmp	r5, r0
 8001168:	dc21      	bgt.n	80011ae <__aeabi_fsub+0x1e6>
 800116a:	003b      	movs	r3, r7
 800116c:	2120      	movs	r1, #32
 800116e:	1b42      	subs	r2, r0, r5
 8001170:	3201      	adds	r2, #1
 8001172:	40d3      	lsrs	r3, r2
 8001174:	1a8a      	subs	r2, r1, r2
 8001176:	4097      	lsls	r7, r2
 8001178:	1e7a      	subs	r2, r7, #1
 800117a:	4197      	sbcs	r7, r2
 800117c:	2200      	movs	r2, #0
 800117e:	433b      	orrs	r3, r7
 8001180:	0759      	lsls	r1, r3, #29
 8001182:	d000      	beq.n	8001186 <__aeabi_fsub+0x1be>
 8001184:	e78b      	b.n	800109e <__aeabi_fsub+0xd6>
 8001186:	e78f      	b.n	80010a8 <__aeabi_fsub+0xe0>
 8001188:	20fe      	movs	r0, #254	@ 0xfe
 800118a:	1c6a      	adds	r2, r5, #1
 800118c:	4210      	tst	r0, r2
 800118e:	d112      	bne.n	80011b6 <__aeabi_fsub+0x1ee>
 8001190:	2d00      	cmp	r5, #0
 8001192:	d152      	bne.n	800123a <__aeabi_fsub+0x272>
 8001194:	2b00      	cmp	r3, #0
 8001196:	d07c      	beq.n	8001292 <__aeabi_fsub+0x2ca>
 8001198:	2e00      	cmp	r6, #0
 800119a:	d0bb      	beq.n	8001114 <__aeabi_fsub+0x14c>
 800119c:	1b9a      	subs	r2, r3, r6
 800119e:	0150      	lsls	r0, r2, #5
 80011a0:	d400      	bmi.n	80011a4 <__aeabi_fsub+0x1dc>
 80011a2:	e08b      	b.n	80012bc <__aeabi_fsub+0x2f4>
 80011a4:	2401      	movs	r4, #1
 80011a6:	2200      	movs	r2, #0
 80011a8:	1af3      	subs	r3, r6, r3
 80011aa:	400c      	ands	r4, r1
 80011ac:	e7e8      	b.n	8001180 <__aeabi_fsub+0x1b8>
 80011ae:	4b56      	ldr	r3, [pc, #344]	@ (8001308 <__aeabi_fsub+0x340>)
 80011b0:	1a2a      	subs	r2, r5, r0
 80011b2:	403b      	ands	r3, r7
 80011b4:	e7e4      	b.n	8001180 <__aeabi_fsub+0x1b8>
 80011b6:	1b9f      	subs	r7, r3, r6
 80011b8:	017a      	lsls	r2, r7, #5
 80011ba:	d446      	bmi.n	800124a <__aeabi_fsub+0x282>
 80011bc:	2f00      	cmp	r7, #0
 80011be:	d1cd      	bne.n	800115c <__aeabi_fsub+0x194>
 80011c0:	2400      	movs	r4, #0
 80011c2:	2000      	movs	r0, #0
 80011c4:	2300      	movs	r3, #0
 80011c6:	e777      	b.n	80010b8 <__aeabi_fsub+0xf0>
 80011c8:	199b      	adds	r3, r3, r6
 80011ca:	2501      	movs	r5, #1
 80011cc:	3201      	adds	r2, #1
 80011ce:	0159      	lsls	r1, r3, #5
 80011d0:	d400      	bmi.n	80011d4 <__aeabi_fsub+0x20c>
 80011d2:	e760      	b.n	8001096 <__aeabi_fsub+0xce>
 80011d4:	2101      	movs	r1, #1
 80011d6:	484d      	ldr	r0, [pc, #308]	@ (800130c <__aeabi_fsub+0x344>)
 80011d8:	4019      	ands	r1, r3
 80011da:	085b      	lsrs	r3, r3, #1
 80011dc:	4003      	ands	r3, r0
 80011de:	430b      	orrs	r3, r1
 80011e0:	e7ce      	b.n	8001180 <__aeabi_fsub+0x1b8>
 80011e2:	1e57      	subs	r7, r2, #1
 80011e4:	2a01      	cmp	r2, #1
 80011e6:	d05a      	beq.n	800129e <__aeabi_fsub+0x2d6>
 80011e8:	000c      	movs	r4, r1
 80011ea:	2aff      	cmp	r2, #255	@ 0xff
 80011ec:	d033      	beq.n	8001256 <__aeabi_fsub+0x28e>
 80011ee:	2201      	movs	r2, #1
 80011f0:	2f1b      	cmp	r7, #27
 80011f2:	dc07      	bgt.n	8001204 <__aeabi_fsub+0x23c>
 80011f4:	2120      	movs	r1, #32
 80011f6:	1bc9      	subs	r1, r1, r7
 80011f8:	001a      	movs	r2, r3
 80011fa:	408b      	lsls	r3, r1
 80011fc:	40fa      	lsrs	r2, r7
 80011fe:	1e59      	subs	r1, r3, #1
 8001200:	418b      	sbcs	r3, r1
 8001202:	431a      	orrs	r2, r3
 8001204:	0005      	movs	r5, r0
 8001206:	1ab3      	subs	r3, r6, r2
 8001208:	e743      	b.n	8001092 <__aeabi_fsub+0xca>
 800120a:	2d00      	cmp	r5, #0
 800120c:	d123      	bne.n	8001256 <__aeabi_fsub+0x28e>
 800120e:	22ff      	movs	r2, #255	@ 0xff
 8001210:	2b00      	cmp	r3, #0
 8001212:	d09b      	beq.n	800114c <__aeabi_fsub+0x184>
 8001214:	1e51      	subs	r1, r2, #1
 8001216:	2a01      	cmp	r2, #1
 8001218:	d0d6      	beq.n	80011c8 <__aeabi_fsub+0x200>
 800121a:	2aff      	cmp	r2, #255	@ 0xff
 800121c:	d01b      	beq.n	8001256 <__aeabi_fsub+0x28e>
 800121e:	291b      	cmp	r1, #27
 8001220:	dd2c      	ble.n	800127c <__aeabi_fsub+0x2b4>
 8001222:	0002      	movs	r2, r0
 8001224:	1c73      	adds	r3, r6, #1
 8001226:	e73a      	b.n	800109e <__aeabi_fsub+0xd6>
 8001228:	2aff      	cmp	r2, #255	@ 0xff
 800122a:	d088      	beq.n	800113e <__aeabi_fsub+0x176>
 800122c:	199b      	adds	r3, r3, r6
 800122e:	085b      	lsrs	r3, r3, #1
 8001230:	0759      	lsls	r1, r3, #29
 8001232:	d000      	beq.n	8001236 <__aeabi_fsub+0x26e>
 8001234:	e733      	b.n	800109e <__aeabi_fsub+0xd6>
 8001236:	08db      	lsrs	r3, r3, #3
 8001238:	e76e      	b.n	8001118 <__aeabi_fsub+0x150>
 800123a:	2b00      	cmp	r3, #0
 800123c:	d110      	bne.n	8001260 <__aeabi_fsub+0x298>
 800123e:	2e00      	cmp	r6, #0
 8001240:	d043      	beq.n	80012ca <__aeabi_fsub+0x302>
 8001242:	2401      	movs	r4, #1
 8001244:	0033      	movs	r3, r6
 8001246:	400c      	ands	r4, r1
 8001248:	e706      	b.n	8001058 <__aeabi_fsub+0x90>
 800124a:	2401      	movs	r4, #1
 800124c:	1af7      	subs	r7, r6, r3
 800124e:	400c      	ands	r4, r1
 8001250:	e784      	b.n	800115c <__aeabi_fsub+0x194>
 8001252:	2b00      	cmp	r3, #0
 8001254:	d104      	bne.n	8001260 <__aeabi_fsub+0x298>
 8001256:	0033      	movs	r3, r6
 8001258:	e6fe      	b.n	8001058 <__aeabi_fsub+0x90>
 800125a:	2501      	movs	r5, #1
 800125c:	1b9b      	subs	r3, r3, r6
 800125e:	e718      	b.n	8001092 <__aeabi_fsub+0xca>
 8001260:	2e00      	cmp	r6, #0
 8001262:	d100      	bne.n	8001266 <__aeabi_fsub+0x29e>
 8001264:	e6f8      	b.n	8001058 <__aeabi_fsub+0x90>
 8001266:	2280      	movs	r2, #128	@ 0x80
 8001268:	03d2      	lsls	r2, r2, #15
 800126a:	4297      	cmp	r7, r2
 800126c:	d304      	bcc.n	8001278 <__aeabi_fsub+0x2b0>
 800126e:	4594      	cmp	ip, r2
 8001270:	d202      	bcs.n	8001278 <__aeabi_fsub+0x2b0>
 8001272:	2401      	movs	r4, #1
 8001274:	0033      	movs	r3, r6
 8001276:	400c      	ands	r4, r1
 8001278:	08db      	lsrs	r3, r3, #3
 800127a:	e6f1      	b.n	8001060 <__aeabi_fsub+0x98>
 800127c:	001a      	movs	r2, r3
 800127e:	2520      	movs	r5, #32
 8001280:	40ca      	lsrs	r2, r1
 8001282:	1a69      	subs	r1, r5, r1
 8001284:	408b      	lsls	r3, r1
 8001286:	1e59      	subs	r1, r3, #1
 8001288:	418b      	sbcs	r3, r1
 800128a:	4313      	orrs	r3, r2
 800128c:	0005      	movs	r5, r0
 800128e:	199b      	adds	r3, r3, r6
 8001290:	e750      	b.n	8001134 <__aeabi_fsub+0x16c>
 8001292:	2e00      	cmp	r6, #0
 8001294:	d094      	beq.n	80011c0 <__aeabi_fsub+0x1f8>
 8001296:	2401      	movs	r4, #1
 8001298:	0033      	movs	r3, r6
 800129a:	400c      	ands	r4, r1
 800129c:	e73a      	b.n	8001114 <__aeabi_fsub+0x14c>
 800129e:	000c      	movs	r4, r1
 80012a0:	2501      	movs	r5, #1
 80012a2:	1af3      	subs	r3, r6, r3
 80012a4:	e6f5      	b.n	8001092 <__aeabi_fsub+0xca>
 80012a6:	0033      	movs	r3, r6
 80012a8:	e734      	b.n	8001114 <__aeabi_fsub+0x14c>
 80012aa:	199b      	adds	r3, r3, r6
 80012ac:	2200      	movs	r2, #0
 80012ae:	0159      	lsls	r1, r3, #5
 80012b0:	d5c1      	bpl.n	8001236 <__aeabi_fsub+0x26e>
 80012b2:	4a15      	ldr	r2, [pc, #84]	@ (8001308 <__aeabi_fsub+0x340>)
 80012b4:	4013      	ands	r3, r2
 80012b6:	08db      	lsrs	r3, r3, #3
 80012b8:	2201      	movs	r2, #1
 80012ba:	e72d      	b.n	8001118 <__aeabi_fsub+0x150>
 80012bc:	2a00      	cmp	r2, #0
 80012be:	d100      	bne.n	80012c2 <__aeabi_fsub+0x2fa>
 80012c0:	e77e      	b.n	80011c0 <__aeabi_fsub+0x1f8>
 80012c2:	0013      	movs	r3, r2
 80012c4:	2200      	movs	r2, #0
 80012c6:	08db      	lsrs	r3, r3, #3
 80012c8:	e726      	b.n	8001118 <__aeabi_fsub+0x150>
 80012ca:	2380      	movs	r3, #128	@ 0x80
 80012cc:	2400      	movs	r4, #0
 80012ce:	20ff      	movs	r0, #255	@ 0xff
 80012d0:	03db      	lsls	r3, r3, #15
 80012d2:	e6f1      	b.n	80010b8 <__aeabi_fsub+0xf0>
 80012d4:	2a00      	cmp	r2, #0
 80012d6:	d100      	bne.n	80012da <__aeabi_fsub+0x312>
 80012d8:	e756      	b.n	8001188 <__aeabi_fsub+0x1c0>
 80012da:	1b47      	subs	r7, r0, r5
 80012dc:	003a      	movs	r2, r7
 80012de:	2d00      	cmp	r5, #0
 80012e0:	d100      	bne.n	80012e4 <__aeabi_fsub+0x31c>
 80012e2:	e730      	b.n	8001146 <__aeabi_fsub+0x17e>
 80012e4:	2280      	movs	r2, #128	@ 0x80
 80012e6:	04d2      	lsls	r2, r2, #19
 80012e8:	000c      	movs	r4, r1
 80012ea:	4313      	orrs	r3, r2
 80012ec:	e77f      	b.n	80011ee <__aeabi_fsub+0x226>
 80012ee:	2a00      	cmp	r2, #0
 80012f0:	d100      	bne.n	80012f4 <__aeabi_fsub+0x32c>
 80012f2:	e701      	b.n	80010f8 <__aeabi_fsub+0x130>
 80012f4:	1b41      	subs	r1, r0, r5
 80012f6:	2d00      	cmp	r5, #0
 80012f8:	d101      	bne.n	80012fe <__aeabi_fsub+0x336>
 80012fa:	000a      	movs	r2, r1
 80012fc:	e788      	b.n	8001210 <__aeabi_fsub+0x248>
 80012fe:	2280      	movs	r2, #128	@ 0x80
 8001300:	04d2      	lsls	r2, r2, #19
 8001302:	4313      	orrs	r3, r2
 8001304:	e78b      	b.n	800121e <__aeabi_fsub+0x256>
 8001306:	46c0      	nop			@ (mov r8, r8)
 8001308:	fbffffff 	.word	0xfbffffff
 800130c:	7dffffff 	.word	0x7dffffff

08001310 <__aeabi_fcmpun>:
 8001310:	0243      	lsls	r3, r0, #9
 8001312:	024a      	lsls	r2, r1, #9
 8001314:	0040      	lsls	r0, r0, #1
 8001316:	0049      	lsls	r1, r1, #1
 8001318:	0a5b      	lsrs	r3, r3, #9
 800131a:	0a52      	lsrs	r2, r2, #9
 800131c:	0e09      	lsrs	r1, r1, #24
 800131e:	0e00      	lsrs	r0, r0, #24
 8001320:	28ff      	cmp	r0, #255	@ 0xff
 8001322:	d006      	beq.n	8001332 <__aeabi_fcmpun+0x22>
 8001324:	2000      	movs	r0, #0
 8001326:	29ff      	cmp	r1, #255	@ 0xff
 8001328:	d102      	bne.n	8001330 <__aeabi_fcmpun+0x20>
 800132a:	1e53      	subs	r3, r2, #1
 800132c:	419a      	sbcs	r2, r3
 800132e:	0010      	movs	r0, r2
 8001330:	4770      	bx	lr
 8001332:	38fe      	subs	r0, #254	@ 0xfe
 8001334:	2b00      	cmp	r3, #0
 8001336:	d1fb      	bne.n	8001330 <__aeabi_fcmpun+0x20>
 8001338:	e7f4      	b.n	8001324 <__aeabi_fcmpun+0x14>
 800133a:	46c0      	nop			@ (mov r8, r8)

0800133c <__aeabi_f2iz>:
 800133c:	0241      	lsls	r1, r0, #9
 800133e:	0042      	lsls	r2, r0, #1
 8001340:	0fc3      	lsrs	r3, r0, #31
 8001342:	0a49      	lsrs	r1, r1, #9
 8001344:	2000      	movs	r0, #0
 8001346:	0e12      	lsrs	r2, r2, #24
 8001348:	2a7e      	cmp	r2, #126	@ 0x7e
 800134a:	dd03      	ble.n	8001354 <__aeabi_f2iz+0x18>
 800134c:	2a9d      	cmp	r2, #157	@ 0x9d
 800134e:	dd02      	ble.n	8001356 <__aeabi_f2iz+0x1a>
 8001350:	4a09      	ldr	r2, [pc, #36]	@ (8001378 <__aeabi_f2iz+0x3c>)
 8001352:	1898      	adds	r0, r3, r2
 8001354:	4770      	bx	lr
 8001356:	2080      	movs	r0, #128	@ 0x80
 8001358:	0400      	lsls	r0, r0, #16
 800135a:	4301      	orrs	r1, r0
 800135c:	2a95      	cmp	r2, #149	@ 0x95
 800135e:	dc07      	bgt.n	8001370 <__aeabi_f2iz+0x34>
 8001360:	2096      	movs	r0, #150	@ 0x96
 8001362:	1a82      	subs	r2, r0, r2
 8001364:	40d1      	lsrs	r1, r2
 8001366:	4248      	negs	r0, r1
 8001368:	2b00      	cmp	r3, #0
 800136a:	d1f3      	bne.n	8001354 <__aeabi_f2iz+0x18>
 800136c:	0008      	movs	r0, r1
 800136e:	e7f1      	b.n	8001354 <__aeabi_f2iz+0x18>
 8001370:	3a96      	subs	r2, #150	@ 0x96
 8001372:	4091      	lsls	r1, r2
 8001374:	e7f7      	b.n	8001366 <__aeabi_f2iz+0x2a>
 8001376:	46c0      	nop			@ (mov r8, r8)
 8001378:	7fffffff 	.word	0x7fffffff

0800137c <__aeabi_i2f>:
 800137c:	b570      	push	{r4, r5, r6, lr}
 800137e:	2800      	cmp	r0, #0
 8001380:	d013      	beq.n	80013aa <__aeabi_i2f+0x2e>
 8001382:	17c3      	asrs	r3, r0, #31
 8001384:	18c5      	adds	r5, r0, r3
 8001386:	405d      	eors	r5, r3
 8001388:	0fc4      	lsrs	r4, r0, #31
 800138a:	0028      	movs	r0, r5
 800138c:	f001 fb18 	bl	80029c0 <__clzsi2>
 8001390:	239e      	movs	r3, #158	@ 0x9e
 8001392:	0001      	movs	r1, r0
 8001394:	1a1b      	subs	r3, r3, r0
 8001396:	2b96      	cmp	r3, #150	@ 0x96
 8001398:	dc0f      	bgt.n	80013ba <__aeabi_i2f+0x3e>
 800139a:	2808      	cmp	r0, #8
 800139c:	d034      	beq.n	8001408 <__aeabi_i2f+0x8c>
 800139e:	3908      	subs	r1, #8
 80013a0:	408d      	lsls	r5, r1
 80013a2:	026d      	lsls	r5, r5, #9
 80013a4:	0a6d      	lsrs	r5, r5, #9
 80013a6:	b2d8      	uxtb	r0, r3
 80013a8:	e002      	b.n	80013b0 <__aeabi_i2f+0x34>
 80013aa:	2400      	movs	r4, #0
 80013ac:	2000      	movs	r0, #0
 80013ae:	2500      	movs	r5, #0
 80013b0:	05c0      	lsls	r0, r0, #23
 80013b2:	4328      	orrs	r0, r5
 80013b4:	07e4      	lsls	r4, r4, #31
 80013b6:	4320      	orrs	r0, r4
 80013b8:	bd70      	pop	{r4, r5, r6, pc}
 80013ba:	2b99      	cmp	r3, #153	@ 0x99
 80013bc:	dc16      	bgt.n	80013ec <__aeabi_i2f+0x70>
 80013be:	1f42      	subs	r2, r0, #5
 80013c0:	2805      	cmp	r0, #5
 80013c2:	d000      	beq.n	80013c6 <__aeabi_i2f+0x4a>
 80013c4:	4095      	lsls	r5, r2
 80013c6:	002a      	movs	r2, r5
 80013c8:	4811      	ldr	r0, [pc, #68]	@ (8001410 <__aeabi_i2f+0x94>)
 80013ca:	4002      	ands	r2, r0
 80013cc:	076e      	lsls	r6, r5, #29
 80013ce:	d009      	beq.n	80013e4 <__aeabi_i2f+0x68>
 80013d0:	260f      	movs	r6, #15
 80013d2:	4035      	ands	r5, r6
 80013d4:	2d04      	cmp	r5, #4
 80013d6:	d005      	beq.n	80013e4 <__aeabi_i2f+0x68>
 80013d8:	3204      	adds	r2, #4
 80013da:	0155      	lsls	r5, r2, #5
 80013dc:	d502      	bpl.n	80013e4 <__aeabi_i2f+0x68>
 80013de:	239f      	movs	r3, #159	@ 0x9f
 80013e0:	4002      	ands	r2, r0
 80013e2:	1a5b      	subs	r3, r3, r1
 80013e4:	0192      	lsls	r2, r2, #6
 80013e6:	0a55      	lsrs	r5, r2, #9
 80013e8:	b2d8      	uxtb	r0, r3
 80013ea:	e7e1      	b.n	80013b0 <__aeabi_i2f+0x34>
 80013ec:	2205      	movs	r2, #5
 80013ee:	1a12      	subs	r2, r2, r0
 80013f0:	0028      	movs	r0, r5
 80013f2:	40d0      	lsrs	r0, r2
 80013f4:	0002      	movs	r2, r0
 80013f6:	0008      	movs	r0, r1
 80013f8:	301b      	adds	r0, #27
 80013fa:	4085      	lsls	r5, r0
 80013fc:	0028      	movs	r0, r5
 80013fe:	1e45      	subs	r5, r0, #1
 8001400:	41a8      	sbcs	r0, r5
 8001402:	4302      	orrs	r2, r0
 8001404:	0015      	movs	r5, r2
 8001406:	e7de      	b.n	80013c6 <__aeabi_i2f+0x4a>
 8001408:	026d      	lsls	r5, r5, #9
 800140a:	2096      	movs	r0, #150	@ 0x96
 800140c:	0a6d      	lsrs	r5, r5, #9
 800140e:	e7cf      	b.n	80013b0 <__aeabi_i2f+0x34>
 8001410:	fbffffff 	.word	0xfbffffff

08001414 <__aeabi_ui2f>:
 8001414:	b570      	push	{r4, r5, r6, lr}
 8001416:	1e04      	subs	r4, r0, #0
 8001418:	d00e      	beq.n	8001438 <__aeabi_ui2f+0x24>
 800141a:	f001 fad1 	bl	80029c0 <__clzsi2>
 800141e:	239e      	movs	r3, #158	@ 0x9e
 8001420:	0001      	movs	r1, r0
 8001422:	1a1b      	subs	r3, r3, r0
 8001424:	2b96      	cmp	r3, #150	@ 0x96
 8001426:	dc0c      	bgt.n	8001442 <__aeabi_ui2f+0x2e>
 8001428:	2808      	cmp	r0, #8
 800142a:	d02f      	beq.n	800148c <__aeabi_ui2f+0x78>
 800142c:	3908      	subs	r1, #8
 800142e:	408c      	lsls	r4, r1
 8001430:	0264      	lsls	r4, r4, #9
 8001432:	0a64      	lsrs	r4, r4, #9
 8001434:	b2d8      	uxtb	r0, r3
 8001436:	e001      	b.n	800143c <__aeabi_ui2f+0x28>
 8001438:	2000      	movs	r0, #0
 800143a:	2400      	movs	r4, #0
 800143c:	05c0      	lsls	r0, r0, #23
 800143e:	4320      	orrs	r0, r4
 8001440:	bd70      	pop	{r4, r5, r6, pc}
 8001442:	2b99      	cmp	r3, #153	@ 0x99
 8001444:	dc16      	bgt.n	8001474 <__aeabi_ui2f+0x60>
 8001446:	1f42      	subs	r2, r0, #5
 8001448:	2805      	cmp	r0, #5
 800144a:	d000      	beq.n	800144e <__aeabi_ui2f+0x3a>
 800144c:	4094      	lsls	r4, r2
 800144e:	0022      	movs	r2, r4
 8001450:	4810      	ldr	r0, [pc, #64]	@ (8001494 <__aeabi_ui2f+0x80>)
 8001452:	4002      	ands	r2, r0
 8001454:	0765      	lsls	r5, r4, #29
 8001456:	d009      	beq.n	800146c <__aeabi_ui2f+0x58>
 8001458:	250f      	movs	r5, #15
 800145a:	402c      	ands	r4, r5
 800145c:	2c04      	cmp	r4, #4
 800145e:	d005      	beq.n	800146c <__aeabi_ui2f+0x58>
 8001460:	3204      	adds	r2, #4
 8001462:	0154      	lsls	r4, r2, #5
 8001464:	d502      	bpl.n	800146c <__aeabi_ui2f+0x58>
 8001466:	239f      	movs	r3, #159	@ 0x9f
 8001468:	4002      	ands	r2, r0
 800146a:	1a5b      	subs	r3, r3, r1
 800146c:	0192      	lsls	r2, r2, #6
 800146e:	0a54      	lsrs	r4, r2, #9
 8001470:	b2d8      	uxtb	r0, r3
 8001472:	e7e3      	b.n	800143c <__aeabi_ui2f+0x28>
 8001474:	0002      	movs	r2, r0
 8001476:	0020      	movs	r0, r4
 8001478:	321b      	adds	r2, #27
 800147a:	4090      	lsls	r0, r2
 800147c:	0002      	movs	r2, r0
 800147e:	1e50      	subs	r0, r2, #1
 8001480:	4182      	sbcs	r2, r0
 8001482:	2005      	movs	r0, #5
 8001484:	1a40      	subs	r0, r0, r1
 8001486:	40c4      	lsrs	r4, r0
 8001488:	4314      	orrs	r4, r2
 800148a:	e7e0      	b.n	800144e <__aeabi_ui2f+0x3a>
 800148c:	0264      	lsls	r4, r4, #9
 800148e:	2096      	movs	r0, #150	@ 0x96
 8001490:	0a64      	lsrs	r4, r4, #9
 8001492:	e7d3      	b.n	800143c <__aeabi_ui2f+0x28>
 8001494:	fbffffff 	.word	0xfbffffff

08001498 <__aeabi_dadd>:
 8001498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800149a:	4657      	mov	r7, sl
 800149c:	464e      	mov	r6, r9
 800149e:	4645      	mov	r5, r8
 80014a0:	46de      	mov	lr, fp
 80014a2:	b5e0      	push	{r5, r6, r7, lr}
 80014a4:	b083      	sub	sp, #12
 80014a6:	9000      	str	r0, [sp, #0]
 80014a8:	9101      	str	r1, [sp, #4]
 80014aa:	030c      	lsls	r4, r1, #12
 80014ac:	004f      	lsls	r7, r1, #1
 80014ae:	0fce      	lsrs	r6, r1, #31
 80014b0:	0a61      	lsrs	r1, r4, #9
 80014b2:	9c00      	ldr	r4, [sp, #0]
 80014b4:	031d      	lsls	r5, r3, #12
 80014b6:	0f64      	lsrs	r4, r4, #29
 80014b8:	430c      	orrs	r4, r1
 80014ba:	9900      	ldr	r1, [sp, #0]
 80014bc:	9200      	str	r2, [sp, #0]
 80014be:	9301      	str	r3, [sp, #4]
 80014c0:	00c8      	lsls	r0, r1, #3
 80014c2:	0059      	lsls	r1, r3, #1
 80014c4:	0d4b      	lsrs	r3, r1, #21
 80014c6:	4699      	mov	r9, r3
 80014c8:	9a00      	ldr	r2, [sp, #0]
 80014ca:	9b01      	ldr	r3, [sp, #4]
 80014cc:	0a6d      	lsrs	r5, r5, #9
 80014ce:	0fd9      	lsrs	r1, r3, #31
 80014d0:	0f53      	lsrs	r3, r2, #29
 80014d2:	432b      	orrs	r3, r5
 80014d4:	469a      	mov	sl, r3
 80014d6:	9b00      	ldr	r3, [sp, #0]
 80014d8:	0d7f      	lsrs	r7, r7, #21
 80014da:	00da      	lsls	r2, r3, #3
 80014dc:	4694      	mov	ip, r2
 80014de:	464a      	mov	r2, r9
 80014e0:	46b0      	mov	r8, r6
 80014e2:	1aba      	subs	r2, r7, r2
 80014e4:	428e      	cmp	r6, r1
 80014e6:	d100      	bne.n	80014ea <__aeabi_dadd+0x52>
 80014e8:	e0b0      	b.n	800164c <__aeabi_dadd+0x1b4>
 80014ea:	2a00      	cmp	r2, #0
 80014ec:	dc00      	bgt.n	80014f0 <__aeabi_dadd+0x58>
 80014ee:	e078      	b.n	80015e2 <__aeabi_dadd+0x14a>
 80014f0:	4649      	mov	r1, r9
 80014f2:	2900      	cmp	r1, #0
 80014f4:	d100      	bne.n	80014f8 <__aeabi_dadd+0x60>
 80014f6:	e0e9      	b.n	80016cc <__aeabi_dadd+0x234>
 80014f8:	49c9      	ldr	r1, [pc, #804]	@ (8001820 <__aeabi_dadd+0x388>)
 80014fa:	428f      	cmp	r7, r1
 80014fc:	d100      	bne.n	8001500 <__aeabi_dadd+0x68>
 80014fe:	e195      	b.n	800182c <__aeabi_dadd+0x394>
 8001500:	2501      	movs	r5, #1
 8001502:	2a38      	cmp	r2, #56	@ 0x38
 8001504:	dc16      	bgt.n	8001534 <__aeabi_dadd+0x9c>
 8001506:	2180      	movs	r1, #128	@ 0x80
 8001508:	4653      	mov	r3, sl
 800150a:	0409      	lsls	r1, r1, #16
 800150c:	430b      	orrs	r3, r1
 800150e:	469a      	mov	sl, r3
 8001510:	2a1f      	cmp	r2, #31
 8001512:	dd00      	ble.n	8001516 <__aeabi_dadd+0x7e>
 8001514:	e1e7      	b.n	80018e6 <__aeabi_dadd+0x44e>
 8001516:	2120      	movs	r1, #32
 8001518:	4655      	mov	r5, sl
 800151a:	1a8b      	subs	r3, r1, r2
 800151c:	4661      	mov	r1, ip
 800151e:	409d      	lsls	r5, r3
 8001520:	40d1      	lsrs	r1, r2
 8001522:	430d      	orrs	r5, r1
 8001524:	4661      	mov	r1, ip
 8001526:	4099      	lsls	r1, r3
 8001528:	1e4b      	subs	r3, r1, #1
 800152a:	4199      	sbcs	r1, r3
 800152c:	4653      	mov	r3, sl
 800152e:	40d3      	lsrs	r3, r2
 8001530:	430d      	orrs	r5, r1
 8001532:	1ae4      	subs	r4, r4, r3
 8001534:	1b45      	subs	r5, r0, r5
 8001536:	42a8      	cmp	r0, r5
 8001538:	4180      	sbcs	r0, r0
 800153a:	4240      	negs	r0, r0
 800153c:	1a24      	subs	r4, r4, r0
 800153e:	0223      	lsls	r3, r4, #8
 8001540:	d400      	bmi.n	8001544 <__aeabi_dadd+0xac>
 8001542:	e10f      	b.n	8001764 <__aeabi_dadd+0x2cc>
 8001544:	0264      	lsls	r4, r4, #9
 8001546:	0a64      	lsrs	r4, r4, #9
 8001548:	2c00      	cmp	r4, #0
 800154a:	d100      	bne.n	800154e <__aeabi_dadd+0xb6>
 800154c:	e139      	b.n	80017c2 <__aeabi_dadd+0x32a>
 800154e:	0020      	movs	r0, r4
 8001550:	f001 fa36 	bl	80029c0 <__clzsi2>
 8001554:	0003      	movs	r3, r0
 8001556:	3b08      	subs	r3, #8
 8001558:	2120      	movs	r1, #32
 800155a:	0028      	movs	r0, r5
 800155c:	1aca      	subs	r2, r1, r3
 800155e:	40d0      	lsrs	r0, r2
 8001560:	409c      	lsls	r4, r3
 8001562:	0002      	movs	r2, r0
 8001564:	409d      	lsls	r5, r3
 8001566:	4322      	orrs	r2, r4
 8001568:	429f      	cmp	r7, r3
 800156a:	dd00      	ble.n	800156e <__aeabi_dadd+0xd6>
 800156c:	e173      	b.n	8001856 <__aeabi_dadd+0x3be>
 800156e:	1bd8      	subs	r0, r3, r7
 8001570:	3001      	adds	r0, #1
 8001572:	1a09      	subs	r1, r1, r0
 8001574:	002c      	movs	r4, r5
 8001576:	408d      	lsls	r5, r1
 8001578:	40c4      	lsrs	r4, r0
 800157a:	1e6b      	subs	r3, r5, #1
 800157c:	419d      	sbcs	r5, r3
 800157e:	0013      	movs	r3, r2
 8001580:	40c2      	lsrs	r2, r0
 8001582:	408b      	lsls	r3, r1
 8001584:	4325      	orrs	r5, r4
 8001586:	2700      	movs	r7, #0
 8001588:	0014      	movs	r4, r2
 800158a:	431d      	orrs	r5, r3
 800158c:	076b      	lsls	r3, r5, #29
 800158e:	d009      	beq.n	80015a4 <__aeabi_dadd+0x10c>
 8001590:	230f      	movs	r3, #15
 8001592:	402b      	ands	r3, r5
 8001594:	2b04      	cmp	r3, #4
 8001596:	d005      	beq.n	80015a4 <__aeabi_dadd+0x10c>
 8001598:	1d2b      	adds	r3, r5, #4
 800159a:	42ab      	cmp	r3, r5
 800159c:	41ad      	sbcs	r5, r5
 800159e:	426d      	negs	r5, r5
 80015a0:	1964      	adds	r4, r4, r5
 80015a2:	001d      	movs	r5, r3
 80015a4:	0223      	lsls	r3, r4, #8
 80015a6:	d400      	bmi.n	80015aa <__aeabi_dadd+0x112>
 80015a8:	e12d      	b.n	8001806 <__aeabi_dadd+0x36e>
 80015aa:	4a9d      	ldr	r2, [pc, #628]	@ (8001820 <__aeabi_dadd+0x388>)
 80015ac:	3701      	adds	r7, #1
 80015ae:	4297      	cmp	r7, r2
 80015b0:	d100      	bne.n	80015b4 <__aeabi_dadd+0x11c>
 80015b2:	e0d3      	b.n	800175c <__aeabi_dadd+0x2c4>
 80015b4:	4646      	mov	r6, r8
 80015b6:	499b      	ldr	r1, [pc, #620]	@ (8001824 <__aeabi_dadd+0x38c>)
 80015b8:	08ed      	lsrs	r5, r5, #3
 80015ba:	4021      	ands	r1, r4
 80015bc:	074a      	lsls	r2, r1, #29
 80015be:	432a      	orrs	r2, r5
 80015c0:	057c      	lsls	r4, r7, #21
 80015c2:	024d      	lsls	r5, r1, #9
 80015c4:	0b2d      	lsrs	r5, r5, #12
 80015c6:	0d64      	lsrs	r4, r4, #21
 80015c8:	0524      	lsls	r4, r4, #20
 80015ca:	432c      	orrs	r4, r5
 80015cc:	07f6      	lsls	r6, r6, #31
 80015ce:	4334      	orrs	r4, r6
 80015d0:	0010      	movs	r0, r2
 80015d2:	0021      	movs	r1, r4
 80015d4:	b003      	add	sp, #12
 80015d6:	bcf0      	pop	{r4, r5, r6, r7}
 80015d8:	46bb      	mov	fp, r7
 80015da:	46b2      	mov	sl, r6
 80015dc:	46a9      	mov	r9, r5
 80015de:	46a0      	mov	r8, r4
 80015e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015e2:	2a00      	cmp	r2, #0
 80015e4:	d100      	bne.n	80015e8 <__aeabi_dadd+0x150>
 80015e6:	e084      	b.n	80016f2 <__aeabi_dadd+0x25a>
 80015e8:	464a      	mov	r2, r9
 80015ea:	1bd2      	subs	r2, r2, r7
 80015ec:	2f00      	cmp	r7, #0
 80015ee:	d000      	beq.n	80015f2 <__aeabi_dadd+0x15a>
 80015f0:	e16d      	b.n	80018ce <__aeabi_dadd+0x436>
 80015f2:	0025      	movs	r5, r4
 80015f4:	4305      	orrs	r5, r0
 80015f6:	d100      	bne.n	80015fa <__aeabi_dadd+0x162>
 80015f8:	e127      	b.n	800184a <__aeabi_dadd+0x3b2>
 80015fa:	1e56      	subs	r6, r2, #1
 80015fc:	2a01      	cmp	r2, #1
 80015fe:	d100      	bne.n	8001602 <__aeabi_dadd+0x16a>
 8001600:	e23b      	b.n	8001a7a <__aeabi_dadd+0x5e2>
 8001602:	4d87      	ldr	r5, [pc, #540]	@ (8001820 <__aeabi_dadd+0x388>)
 8001604:	42aa      	cmp	r2, r5
 8001606:	d100      	bne.n	800160a <__aeabi_dadd+0x172>
 8001608:	e26a      	b.n	8001ae0 <__aeabi_dadd+0x648>
 800160a:	2501      	movs	r5, #1
 800160c:	2e38      	cmp	r6, #56	@ 0x38
 800160e:	dc12      	bgt.n	8001636 <__aeabi_dadd+0x19e>
 8001610:	0032      	movs	r2, r6
 8001612:	2a1f      	cmp	r2, #31
 8001614:	dd00      	ble.n	8001618 <__aeabi_dadd+0x180>
 8001616:	e1f8      	b.n	8001a0a <__aeabi_dadd+0x572>
 8001618:	2620      	movs	r6, #32
 800161a:	0025      	movs	r5, r4
 800161c:	1ab6      	subs	r6, r6, r2
 800161e:	0007      	movs	r7, r0
 8001620:	4653      	mov	r3, sl
 8001622:	40b0      	lsls	r0, r6
 8001624:	40d4      	lsrs	r4, r2
 8001626:	40b5      	lsls	r5, r6
 8001628:	40d7      	lsrs	r7, r2
 800162a:	1e46      	subs	r6, r0, #1
 800162c:	41b0      	sbcs	r0, r6
 800162e:	1b1b      	subs	r3, r3, r4
 8001630:	469a      	mov	sl, r3
 8001632:	433d      	orrs	r5, r7
 8001634:	4305      	orrs	r5, r0
 8001636:	4662      	mov	r2, ip
 8001638:	1b55      	subs	r5, r2, r5
 800163a:	45ac      	cmp	ip, r5
 800163c:	4192      	sbcs	r2, r2
 800163e:	4653      	mov	r3, sl
 8001640:	4252      	negs	r2, r2
 8001642:	000e      	movs	r6, r1
 8001644:	464f      	mov	r7, r9
 8001646:	4688      	mov	r8, r1
 8001648:	1a9c      	subs	r4, r3, r2
 800164a:	e778      	b.n	800153e <__aeabi_dadd+0xa6>
 800164c:	2a00      	cmp	r2, #0
 800164e:	dc00      	bgt.n	8001652 <__aeabi_dadd+0x1ba>
 8001650:	e08e      	b.n	8001770 <__aeabi_dadd+0x2d8>
 8001652:	4649      	mov	r1, r9
 8001654:	2900      	cmp	r1, #0
 8001656:	d175      	bne.n	8001744 <__aeabi_dadd+0x2ac>
 8001658:	4661      	mov	r1, ip
 800165a:	4653      	mov	r3, sl
 800165c:	4319      	orrs	r1, r3
 800165e:	d100      	bne.n	8001662 <__aeabi_dadd+0x1ca>
 8001660:	e0f6      	b.n	8001850 <__aeabi_dadd+0x3b8>
 8001662:	1e51      	subs	r1, r2, #1
 8001664:	2a01      	cmp	r2, #1
 8001666:	d100      	bne.n	800166a <__aeabi_dadd+0x1d2>
 8001668:	e191      	b.n	800198e <__aeabi_dadd+0x4f6>
 800166a:	4d6d      	ldr	r5, [pc, #436]	@ (8001820 <__aeabi_dadd+0x388>)
 800166c:	42aa      	cmp	r2, r5
 800166e:	d100      	bne.n	8001672 <__aeabi_dadd+0x1da>
 8001670:	e0dc      	b.n	800182c <__aeabi_dadd+0x394>
 8001672:	2501      	movs	r5, #1
 8001674:	2938      	cmp	r1, #56	@ 0x38
 8001676:	dc14      	bgt.n	80016a2 <__aeabi_dadd+0x20a>
 8001678:	000a      	movs	r2, r1
 800167a:	2a1f      	cmp	r2, #31
 800167c:	dd00      	ble.n	8001680 <__aeabi_dadd+0x1e8>
 800167e:	e1a2      	b.n	80019c6 <__aeabi_dadd+0x52e>
 8001680:	2120      	movs	r1, #32
 8001682:	4653      	mov	r3, sl
 8001684:	1a89      	subs	r1, r1, r2
 8001686:	408b      	lsls	r3, r1
 8001688:	001d      	movs	r5, r3
 800168a:	4663      	mov	r3, ip
 800168c:	40d3      	lsrs	r3, r2
 800168e:	431d      	orrs	r5, r3
 8001690:	4663      	mov	r3, ip
 8001692:	408b      	lsls	r3, r1
 8001694:	0019      	movs	r1, r3
 8001696:	1e4b      	subs	r3, r1, #1
 8001698:	4199      	sbcs	r1, r3
 800169a:	4653      	mov	r3, sl
 800169c:	40d3      	lsrs	r3, r2
 800169e:	430d      	orrs	r5, r1
 80016a0:	18e4      	adds	r4, r4, r3
 80016a2:	182d      	adds	r5, r5, r0
 80016a4:	4285      	cmp	r5, r0
 80016a6:	4180      	sbcs	r0, r0
 80016a8:	4240      	negs	r0, r0
 80016aa:	1824      	adds	r4, r4, r0
 80016ac:	0223      	lsls	r3, r4, #8
 80016ae:	d559      	bpl.n	8001764 <__aeabi_dadd+0x2cc>
 80016b0:	4b5b      	ldr	r3, [pc, #364]	@ (8001820 <__aeabi_dadd+0x388>)
 80016b2:	3701      	adds	r7, #1
 80016b4:	429f      	cmp	r7, r3
 80016b6:	d051      	beq.n	800175c <__aeabi_dadd+0x2c4>
 80016b8:	2101      	movs	r1, #1
 80016ba:	4b5a      	ldr	r3, [pc, #360]	@ (8001824 <__aeabi_dadd+0x38c>)
 80016bc:	086a      	lsrs	r2, r5, #1
 80016be:	401c      	ands	r4, r3
 80016c0:	4029      	ands	r1, r5
 80016c2:	430a      	orrs	r2, r1
 80016c4:	07e5      	lsls	r5, r4, #31
 80016c6:	4315      	orrs	r5, r2
 80016c8:	0864      	lsrs	r4, r4, #1
 80016ca:	e75f      	b.n	800158c <__aeabi_dadd+0xf4>
 80016cc:	4661      	mov	r1, ip
 80016ce:	4653      	mov	r3, sl
 80016d0:	4319      	orrs	r1, r3
 80016d2:	d100      	bne.n	80016d6 <__aeabi_dadd+0x23e>
 80016d4:	e0bc      	b.n	8001850 <__aeabi_dadd+0x3b8>
 80016d6:	1e51      	subs	r1, r2, #1
 80016d8:	2a01      	cmp	r2, #1
 80016da:	d100      	bne.n	80016de <__aeabi_dadd+0x246>
 80016dc:	e164      	b.n	80019a8 <__aeabi_dadd+0x510>
 80016de:	4d50      	ldr	r5, [pc, #320]	@ (8001820 <__aeabi_dadd+0x388>)
 80016e0:	42aa      	cmp	r2, r5
 80016e2:	d100      	bne.n	80016e6 <__aeabi_dadd+0x24e>
 80016e4:	e16a      	b.n	80019bc <__aeabi_dadd+0x524>
 80016e6:	2501      	movs	r5, #1
 80016e8:	2938      	cmp	r1, #56	@ 0x38
 80016ea:	dd00      	ble.n	80016ee <__aeabi_dadd+0x256>
 80016ec:	e722      	b.n	8001534 <__aeabi_dadd+0x9c>
 80016ee:	000a      	movs	r2, r1
 80016f0:	e70e      	b.n	8001510 <__aeabi_dadd+0x78>
 80016f2:	4a4d      	ldr	r2, [pc, #308]	@ (8001828 <__aeabi_dadd+0x390>)
 80016f4:	1c7d      	adds	r5, r7, #1
 80016f6:	4215      	tst	r5, r2
 80016f8:	d000      	beq.n	80016fc <__aeabi_dadd+0x264>
 80016fa:	e0d0      	b.n	800189e <__aeabi_dadd+0x406>
 80016fc:	0025      	movs	r5, r4
 80016fe:	4662      	mov	r2, ip
 8001700:	4653      	mov	r3, sl
 8001702:	4305      	orrs	r5, r0
 8001704:	431a      	orrs	r2, r3
 8001706:	2f00      	cmp	r7, #0
 8001708:	d000      	beq.n	800170c <__aeabi_dadd+0x274>
 800170a:	e137      	b.n	800197c <__aeabi_dadd+0x4e4>
 800170c:	2d00      	cmp	r5, #0
 800170e:	d100      	bne.n	8001712 <__aeabi_dadd+0x27a>
 8001710:	e1a8      	b.n	8001a64 <__aeabi_dadd+0x5cc>
 8001712:	2a00      	cmp	r2, #0
 8001714:	d100      	bne.n	8001718 <__aeabi_dadd+0x280>
 8001716:	e16a      	b.n	80019ee <__aeabi_dadd+0x556>
 8001718:	4663      	mov	r3, ip
 800171a:	1ac5      	subs	r5, r0, r3
 800171c:	4653      	mov	r3, sl
 800171e:	1ae2      	subs	r2, r4, r3
 8001720:	42a8      	cmp	r0, r5
 8001722:	419b      	sbcs	r3, r3
 8001724:	425b      	negs	r3, r3
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	021a      	lsls	r2, r3, #8
 800172a:	d400      	bmi.n	800172e <__aeabi_dadd+0x296>
 800172c:	e203      	b.n	8001b36 <__aeabi_dadd+0x69e>
 800172e:	4663      	mov	r3, ip
 8001730:	1a1d      	subs	r5, r3, r0
 8001732:	45ac      	cmp	ip, r5
 8001734:	4192      	sbcs	r2, r2
 8001736:	4653      	mov	r3, sl
 8001738:	4252      	negs	r2, r2
 800173a:	1b1c      	subs	r4, r3, r4
 800173c:	000e      	movs	r6, r1
 800173e:	4688      	mov	r8, r1
 8001740:	1aa4      	subs	r4, r4, r2
 8001742:	e723      	b.n	800158c <__aeabi_dadd+0xf4>
 8001744:	4936      	ldr	r1, [pc, #216]	@ (8001820 <__aeabi_dadd+0x388>)
 8001746:	428f      	cmp	r7, r1
 8001748:	d070      	beq.n	800182c <__aeabi_dadd+0x394>
 800174a:	2501      	movs	r5, #1
 800174c:	2a38      	cmp	r2, #56	@ 0x38
 800174e:	dca8      	bgt.n	80016a2 <__aeabi_dadd+0x20a>
 8001750:	2180      	movs	r1, #128	@ 0x80
 8001752:	4653      	mov	r3, sl
 8001754:	0409      	lsls	r1, r1, #16
 8001756:	430b      	orrs	r3, r1
 8001758:	469a      	mov	sl, r3
 800175a:	e78e      	b.n	800167a <__aeabi_dadd+0x1e2>
 800175c:	003c      	movs	r4, r7
 800175e:	2500      	movs	r5, #0
 8001760:	2200      	movs	r2, #0
 8001762:	e731      	b.n	80015c8 <__aeabi_dadd+0x130>
 8001764:	2307      	movs	r3, #7
 8001766:	402b      	ands	r3, r5
 8001768:	2b00      	cmp	r3, #0
 800176a:	d000      	beq.n	800176e <__aeabi_dadd+0x2d6>
 800176c:	e710      	b.n	8001590 <__aeabi_dadd+0xf8>
 800176e:	e093      	b.n	8001898 <__aeabi_dadd+0x400>
 8001770:	2a00      	cmp	r2, #0
 8001772:	d074      	beq.n	800185e <__aeabi_dadd+0x3c6>
 8001774:	464a      	mov	r2, r9
 8001776:	1bd2      	subs	r2, r2, r7
 8001778:	2f00      	cmp	r7, #0
 800177a:	d100      	bne.n	800177e <__aeabi_dadd+0x2e6>
 800177c:	e0c7      	b.n	800190e <__aeabi_dadd+0x476>
 800177e:	4928      	ldr	r1, [pc, #160]	@ (8001820 <__aeabi_dadd+0x388>)
 8001780:	4589      	cmp	r9, r1
 8001782:	d100      	bne.n	8001786 <__aeabi_dadd+0x2ee>
 8001784:	e185      	b.n	8001a92 <__aeabi_dadd+0x5fa>
 8001786:	2501      	movs	r5, #1
 8001788:	2a38      	cmp	r2, #56	@ 0x38
 800178a:	dc12      	bgt.n	80017b2 <__aeabi_dadd+0x31a>
 800178c:	2180      	movs	r1, #128	@ 0x80
 800178e:	0409      	lsls	r1, r1, #16
 8001790:	430c      	orrs	r4, r1
 8001792:	2a1f      	cmp	r2, #31
 8001794:	dd00      	ble.n	8001798 <__aeabi_dadd+0x300>
 8001796:	e1ab      	b.n	8001af0 <__aeabi_dadd+0x658>
 8001798:	2120      	movs	r1, #32
 800179a:	0025      	movs	r5, r4
 800179c:	1a89      	subs	r1, r1, r2
 800179e:	0007      	movs	r7, r0
 80017a0:	4088      	lsls	r0, r1
 80017a2:	408d      	lsls	r5, r1
 80017a4:	40d7      	lsrs	r7, r2
 80017a6:	1e41      	subs	r1, r0, #1
 80017a8:	4188      	sbcs	r0, r1
 80017aa:	40d4      	lsrs	r4, r2
 80017ac:	433d      	orrs	r5, r7
 80017ae:	4305      	orrs	r5, r0
 80017b0:	44a2      	add	sl, r4
 80017b2:	4465      	add	r5, ip
 80017b4:	4565      	cmp	r5, ip
 80017b6:	4192      	sbcs	r2, r2
 80017b8:	4252      	negs	r2, r2
 80017ba:	4452      	add	r2, sl
 80017bc:	0014      	movs	r4, r2
 80017be:	464f      	mov	r7, r9
 80017c0:	e774      	b.n	80016ac <__aeabi_dadd+0x214>
 80017c2:	0028      	movs	r0, r5
 80017c4:	f001 f8fc 	bl	80029c0 <__clzsi2>
 80017c8:	0003      	movs	r3, r0
 80017ca:	3318      	adds	r3, #24
 80017cc:	2b1f      	cmp	r3, #31
 80017ce:	dc00      	bgt.n	80017d2 <__aeabi_dadd+0x33a>
 80017d0:	e6c2      	b.n	8001558 <__aeabi_dadd+0xc0>
 80017d2:	002a      	movs	r2, r5
 80017d4:	3808      	subs	r0, #8
 80017d6:	4082      	lsls	r2, r0
 80017d8:	429f      	cmp	r7, r3
 80017da:	dd00      	ble.n	80017de <__aeabi_dadd+0x346>
 80017dc:	e0a9      	b.n	8001932 <__aeabi_dadd+0x49a>
 80017de:	1bdb      	subs	r3, r3, r7
 80017e0:	1c58      	adds	r0, r3, #1
 80017e2:	281f      	cmp	r0, #31
 80017e4:	dc00      	bgt.n	80017e8 <__aeabi_dadd+0x350>
 80017e6:	e1ac      	b.n	8001b42 <__aeabi_dadd+0x6aa>
 80017e8:	0015      	movs	r5, r2
 80017ea:	3b1f      	subs	r3, #31
 80017ec:	40dd      	lsrs	r5, r3
 80017ee:	2820      	cmp	r0, #32
 80017f0:	d005      	beq.n	80017fe <__aeabi_dadd+0x366>
 80017f2:	2340      	movs	r3, #64	@ 0x40
 80017f4:	1a1b      	subs	r3, r3, r0
 80017f6:	409a      	lsls	r2, r3
 80017f8:	1e53      	subs	r3, r2, #1
 80017fa:	419a      	sbcs	r2, r3
 80017fc:	4315      	orrs	r5, r2
 80017fe:	2307      	movs	r3, #7
 8001800:	2700      	movs	r7, #0
 8001802:	402b      	ands	r3, r5
 8001804:	e7b0      	b.n	8001768 <__aeabi_dadd+0x2d0>
 8001806:	08ed      	lsrs	r5, r5, #3
 8001808:	4b05      	ldr	r3, [pc, #20]	@ (8001820 <__aeabi_dadd+0x388>)
 800180a:	0762      	lsls	r2, r4, #29
 800180c:	432a      	orrs	r2, r5
 800180e:	08e4      	lsrs	r4, r4, #3
 8001810:	429f      	cmp	r7, r3
 8001812:	d00f      	beq.n	8001834 <__aeabi_dadd+0x39c>
 8001814:	0324      	lsls	r4, r4, #12
 8001816:	0b25      	lsrs	r5, r4, #12
 8001818:	057c      	lsls	r4, r7, #21
 800181a:	0d64      	lsrs	r4, r4, #21
 800181c:	e6d4      	b.n	80015c8 <__aeabi_dadd+0x130>
 800181e:	46c0      	nop			@ (mov r8, r8)
 8001820:	000007ff 	.word	0x000007ff
 8001824:	ff7fffff 	.word	0xff7fffff
 8001828:	000007fe 	.word	0x000007fe
 800182c:	08c0      	lsrs	r0, r0, #3
 800182e:	0762      	lsls	r2, r4, #29
 8001830:	4302      	orrs	r2, r0
 8001832:	08e4      	lsrs	r4, r4, #3
 8001834:	0013      	movs	r3, r2
 8001836:	4323      	orrs	r3, r4
 8001838:	d100      	bne.n	800183c <__aeabi_dadd+0x3a4>
 800183a:	e186      	b.n	8001b4a <__aeabi_dadd+0x6b2>
 800183c:	2580      	movs	r5, #128	@ 0x80
 800183e:	032d      	lsls	r5, r5, #12
 8001840:	4325      	orrs	r5, r4
 8001842:	032d      	lsls	r5, r5, #12
 8001844:	4cc3      	ldr	r4, [pc, #780]	@ (8001b54 <__aeabi_dadd+0x6bc>)
 8001846:	0b2d      	lsrs	r5, r5, #12
 8001848:	e6be      	b.n	80015c8 <__aeabi_dadd+0x130>
 800184a:	4660      	mov	r0, ip
 800184c:	4654      	mov	r4, sl
 800184e:	000e      	movs	r6, r1
 8001850:	0017      	movs	r7, r2
 8001852:	08c5      	lsrs	r5, r0, #3
 8001854:	e7d8      	b.n	8001808 <__aeabi_dadd+0x370>
 8001856:	4cc0      	ldr	r4, [pc, #768]	@ (8001b58 <__aeabi_dadd+0x6c0>)
 8001858:	1aff      	subs	r7, r7, r3
 800185a:	4014      	ands	r4, r2
 800185c:	e696      	b.n	800158c <__aeabi_dadd+0xf4>
 800185e:	4abf      	ldr	r2, [pc, #764]	@ (8001b5c <__aeabi_dadd+0x6c4>)
 8001860:	1c79      	adds	r1, r7, #1
 8001862:	4211      	tst	r1, r2
 8001864:	d16b      	bne.n	800193e <__aeabi_dadd+0x4a6>
 8001866:	0022      	movs	r2, r4
 8001868:	4302      	orrs	r2, r0
 800186a:	2f00      	cmp	r7, #0
 800186c:	d000      	beq.n	8001870 <__aeabi_dadd+0x3d8>
 800186e:	e0db      	b.n	8001a28 <__aeabi_dadd+0x590>
 8001870:	2a00      	cmp	r2, #0
 8001872:	d100      	bne.n	8001876 <__aeabi_dadd+0x3de>
 8001874:	e12d      	b.n	8001ad2 <__aeabi_dadd+0x63a>
 8001876:	4662      	mov	r2, ip
 8001878:	4653      	mov	r3, sl
 800187a:	431a      	orrs	r2, r3
 800187c:	d100      	bne.n	8001880 <__aeabi_dadd+0x3e8>
 800187e:	e0b6      	b.n	80019ee <__aeabi_dadd+0x556>
 8001880:	4663      	mov	r3, ip
 8001882:	18c5      	adds	r5, r0, r3
 8001884:	4285      	cmp	r5, r0
 8001886:	4180      	sbcs	r0, r0
 8001888:	4454      	add	r4, sl
 800188a:	4240      	negs	r0, r0
 800188c:	1824      	adds	r4, r4, r0
 800188e:	0223      	lsls	r3, r4, #8
 8001890:	d502      	bpl.n	8001898 <__aeabi_dadd+0x400>
 8001892:	000f      	movs	r7, r1
 8001894:	4bb0      	ldr	r3, [pc, #704]	@ (8001b58 <__aeabi_dadd+0x6c0>)
 8001896:	401c      	ands	r4, r3
 8001898:	003a      	movs	r2, r7
 800189a:	0028      	movs	r0, r5
 800189c:	e7d8      	b.n	8001850 <__aeabi_dadd+0x3b8>
 800189e:	4662      	mov	r2, ip
 80018a0:	1a85      	subs	r5, r0, r2
 80018a2:	42a8      	cmp	r0, r5
 80018a4:	4192      	sbcs	r2, r2
 80018a6:	4653      	mov	r3, sl
 80018a8:	4252      	negs	r2, r2
 80018aa:	4691      	mov	r9, r2
 80018ac:	1ae3      	subs	r3, r4, r3
 80018ae:	001a      	movs	r2, r3
 80018b0:	464b      	mov	r3, r9
 80018b2:	1ad2      	subs	r2, r2, r3
 80018b4:	0013      	movs	r3, r2
 80018b6:	4691      	mov	r9, r2
 80018b8:	021a      	lsls	r2, r3, #8
 80018ba:	d454      	bmi.n	8001966 <__aeabi_dadd+0x4ce>
 80018bc:	464a      	mov	r2, r9
 80018be:	464c      	mov	r4, r9
 80018c0:	432a      	orrs	r2, r5
 80018c2:	d000      	beq.n	80018c6 <__aeabi_dadd+0x42e>
 80018c4:	e640      	b.n	8001548 <__aeabi_dadd+0xb0>
 80018c6:	2600      	movs	r6, #0
 80018c8:	2400      	movs	r4, #0
 80018ca:	2500      	movs	r5, #0
 80018cc:	e67c      	b.n	80015c8 <__aeabi_dadd+0x130>
 80018ce:	4da1      	ldr	r5, [pc, #644]	@ (8001b54 <__aeabi_dadd+0x6bc>)
 80018d0:	45a9      	cmp	r9, r5
 80018d2:	d100      	bne.n	80018d6 <__aeabi_dadd+0x43e>
 80018d4:	e090      	b.n	80019f8 <__aeabi_dadd+0x560>
 80018d6:	2501      	movs	r5, #1
 80018d8:	2a38      	cmp	r2, #56	@ 0x38
 80018da:	dd00      	ble.n	80018de <__aeabi_dadd+0x446>
 80018dc:	e6ab      	b.n	8001636 <__aeabi_dadd+0x19e>
 80018de:	2580      	movs	r5, #128	@ 0x80
 80018e0:	042d      	lsls	r5, r5, #16
 80018e2:	432c      	orrs	r4, r5
 80018e4:	e695      	b.n	8001612 <__aeabi_dadd+0x17a>
 80018e6:	0011      	movs	r1, r2
 80018e8:	4655      	mov	r5, sl
 80018ea:	3920      	subs	r1, #32
 80018ec:	40cd      	lsrs	r5, r1
 80018ee:	46a9      	mov	r9, r5
 80018f0:	2a20      	cmp	r2, #32
 80018f2:	d006      	beq.n	8001902 <__aeabi_dadd+0x46a>
 80018f4:	2140      	movs	r1, #64	@ 0x40
 80018f6:	4653      	mov	r3, sl
 80018f8:	1a8a      	subs	r2, r1, r2
 80018fa:	4093      	lsls	r3, r2
 80018fc:	4662      	mov	r2, ip
 80018fe:	431a      	orrs	r2, r3
 8001900:	4694      	mov	ip, r2
 8001902:	4665      	mov	r5, ip
 8001904:	1e6b      	subs	r3, r5, #1
 8001906:	419d      	sbcs	r5, r3
 8001908:	464b      	mov	r3, r9
 800190a:	431d      	orrs	r5, r3
 800190c:	e612      	b.n	8001534 <__aeabi_dadd+0x9c>
 800190e:	0021      	movs	r1, r4
 8001910:	4301      	orrs	r1, r0
 8001912:	d100      	bne.n	8001916 <__aeabi_dadd+0x47e>
 8001914:	e0c4      	b.n	8001aa0 <__aeabi_dadd+0x608>
 8001916:	1e51      	subs	r1, r2, #1
 8001918:	2a01      	cmp	r2, #1
 800191a:	d100      	bne.n	800191e <__aeabi_dadd+0x486>
 800191c:	e0fb      	b.n	8001b16 <__aeabi_dadd+0x67e>
 800191e:	4d8d      	ldr	r5, [pc, #564]	@ (8001b54 <__aeabi_dadd+0x6bc>)
 8001920:	42aa      	cmp	r2, r5
 8001922:	d100      	bne.n	8001926 <__aeabi_dadd+0x48e>
 8001924:	e0b5      	b.n	8001a92 <__aeabi_dadd+0x5fa>
 8001926:	2501      	movs	r5, #1
 8001928:	2938      	cmp	r1, #56	@ 0x38
 800192a:	dd00      	ble.n	800192e <__aeabi_dadd+0x496>
 800192c:	e741      	b.n	80017b2 <__aeabi_dadd+0x31a>
 800192e:	000a      	movs	r2, r1
 8001930:	e72f      	b.n	8001792 <__aeabi_dadd+0x2fa>
 8001932:	4c89      	ldr	r4, [pc, #548]	@ (8001b58 <__aeabi_dadd+0x6c0>)
 8001934:	1aff      	subs	r7, r7, r3
 8001936:	4014      	ands	r4, r2
 8001938:	0762      	lsls	r2, r4, #29
 800193a:	08e4      	lsrs	r4, r4, #3
 800193c:	e76a      	b.n	8001814 <__aeabi_dadd+0x37c>
 800193e:	4a85      	ldr	r2, [pc, #532]	@ (8001b54 <__aeabi_dadd+0x6bc>)
 8001940:	4291      	cmp	r1, r2
 8001942:	d100      	bne.n	8001946 <__aeabi_dadd+0x4ae>
 8001944:	e0e3      	b.n	8001b0e <__aeabi_dadd+0x676>
 8001946:	4663      	mov	r3, ip
 8001948:	18c2      	adds	r2, r0, r3
 800194a:	4282      	cmp	r2, r0
 800194c:	4180      	sbcs	r0, r0
 800194e:	0023      	movs	r3, r4
 8001950:	4240      	negs	r0, r0
 8001952:	4453      	add	r3, sl
 8001954:	181b      	adds	r3, r3, r0
 8001956:	07dd      	lsls	r5, r3, #31
 8001958:	085c      	lsrs	r4, r3, #1
 800195a:	2307      	movs	r3, #7
 800195c:	0852      	lsrs	r2, r2, #1
 800195e:	4315      	orrs	r5, r2
 8001960:	000f      	movs	r7, r1
 8001962:	402b      	ands	r3, r5
 8001964:	e700      	b.n	8001768 <__aeabi_dadd+0x2d0>
 8001966:	4663      	mov	r3, ip
 8001968:	1a1d      	subs	r5, r3, r0
 800196a:	45ac      	cmp	ip, r5
 800196c:	4192      	sbcs	r2, r2
 800196e:	4653      	mov	r3, sl
 8001970:	4252      	negs	r2, r2
 8001972:	1b1c      	subs	r4, r3, r4
 8001974:	000e      	movs	r6, r1
 8001976:	4688      	mov	r8, r1
 8001978:	1aa4      	subs	r4, r4, r2
 800197a:	e5e5      	b.n	8001548 <__aeabi_dadd+0xb0>
 800197c:	2d00      	cmp	r5, #0
 800197e:	d000      	beq.n	8001982 <__aeabi_dadd+0x4ea>
 8001980:	e091      	b.n	8001aa6 <__aeabi_dadd+0x60e>
 8001982:	2a00      	cmp	r2, #0
 8001984:	d138      	bne.n	80019f8 <__aeabi_dadd+0x560>
 8001986:	2480      	movs	r4, #128	@ 0x80
 8001988:	2600      	movs	r6, #0
 800198a:	0324      	lsls	r4, r4, #12
 800198c:	e756      	b.n	800183c <__aeabi_dadd+0x3a4>
 800198e:	4663      	mov	r3, ip
 8001990:	18c5      	adds	r5, r0, r3
 8001992:	4285      	cmp	r5, r0
 8001994:	4180      	sbcs	r0, r0
 8001996:	4454      	add	r4, sl
 8001998:	4240      	negs	r0, r0
 800199a:	1824      	adds	r4, r4, r0
 800199c:	2701      	movs	r7, #1
 800199e:	0223      	lsls	r3, r4, #8
 80019a0:	d400      	bmi.n	80019a4 <__aeabi_dadd+0x50c>
 80019a2:	e6df      	b.n	8001764 <__aeabi_dadd+0x2cc>
 80019a4:	2702      	movs	r7, #2
 80019a6:	e687      	b.n	80016b8 <__aeabi_dadd+0x220>
 80019a8:	4663      	mov	r3, ip
 80019aa:	1ac5      	subs	r5, r0, r3
 80019ac:	42a8      	cmp	r0, r5
 80019ae:	4180      	sbcs	r0, r0
 80019b0:	4653      	mov	r3, sl
 80019b2:	4240      	negs	r0, r0
 80019b4:	1ae4      	subs	r4, r4, r3
 80019b6:	2701      	movs	r7, #1
 80019b8:	1a24      	subs	r4, r4, r0
 80019ba:	e5c0      	b.n	800153e <__aeabi_dadd+0xa6>
 80019bc:	0762      	lsls	r2, r4, #29
 80019be:	08c0      	lsrs	r0, r0, #3
 80019c0:	4302      	orrs	r2, r0
 80019c2:	08e4      	lsrs	r4, r4, #3
 80019c4:	e736      	b.n	8001834 <__aeabi_dadd+0x39c>
 80019c6:	0011      	movs	r1, r2
 80019c8:	4653      	mov	r3, sl
 80019ca:	3920      	subs	r1, #32
 80019cc:	40cb      	lsrs	r3, r1
 80019ce:	4699      	mov	r9, r3
 80019d0:	2a20      	cmp	r2, #32
 80019d2:	d006      	beq.n	80019e2 <__aeabi_dadd+0x54a>
 80019d4:	2140      	movs	r1, #64	@ 0x40
 80019d6:	4653      	mov	r3, sl
 80019d8:	1a8a      	subs	r2, r1, r2
 80019da:	4093      	lsls	r3, r2
 80019dc:	4662      	mov	r2, ip
 80019de:	431a      	orrs	r2, r3
 80019e0:	4694      	mov	ip, r2
 80019e2:	4665      	mov	r5, ip
 80019e4:	1e6b      	subs	r3, r5, #1
 80019e6:	419d      	sbcs	r5, r3
 80019e8:	464b      	mov	r3, r9
 80019ea:	431d      	orrs	r5, r3
 80019ec:	e659      	b.n	80016a2 <__aeabi_dadd+0x20a>
 80019ee:	0762      	lsls	r2, r4, #29
 80019f0:	08c0      	lsrs	r0, r0, #3
 80019f2:	4302      	orrs	r2, r0
 80019f4:	08e4      	lsrs	r4, r4, #3
 80019f6:	e70d      	b.n	8001814 <__aeabi_dadd+0x37c>
 80019f8:	4653      	mov	r3, sl
 80019fa:	075a      	lsls	r2, r3, #29
 80019fc:	4663      	mov	r3, ip
 80019fe:	08d8      	lsrs	r0, r3, #3
 8001a00:	4653      	mov	r3, sl
 8001a02:	000e      	movs	r6, r1
 8001a04:	4302      	orrs	r2, r0
 8001a06:	08dc      	lsrs	r4, r3, #3
 8001a08:	e714      	b.n	8001834 <__aeabi_dadd+0x39c>
 8001a0a:	0015      	movs	r5, r2
 8001a0c:	0026      	movs	r6, r4
 8001a0e:	3d20      	subs	r5, #32
 8001a10:	40ee      	lsrs	r6, r5
 8001a12:	2a20      	cmp	r2, #32
 8001a14:	d003      	beq.n	8001a1e <__aeabi_dadd+0x586>
 8001a16:	2540      	movs	r5, #64	@ 0x40
 8001a18:	1aaa      	subs	r2, r5, r2
 8001a1a:	4094      	lsls	r4, r2
 8001a1c:	4320      	orrs	r0, r4
 8001a1e:	1e42      	subs	r2, r0, #1
 8001a20:	4190      	sbcs	r0, r2
 8001a22:	0005      	movs	r5, r0
 8001a24:	4335      	orrs	r5, r6
 8001a26:	e606      	b.n	8001636 <__aeabi_dadd+0x19e>
 8001a28:	2a00      	cmp	r2, #0
 8001a2a:	d07c      	beq.n	8001b26 <__aeabi_dadd+0x68e>
 8001a2c:	4662      	mov	r2, ip
 8001a2e:	4653      	mov	r3, sl
 8001a30:	08c0      	lsrs	r0, r0, #3
 8001a32:	431a      	orrs	r2, r3
 8001a34:	d100      	bne.n	8001a38 <__aeabi_dadd+0x5a0>
 8001a36:	e6fa      	b.n	800182e <__aeabi_dadd+0x396>
 8001a38:	0762      	lsls	r2, r4, #29
 8001a3a:	4310      	orrs	r0, r2
 8001a3c:	2280      	movs	r2, #128	@ 0x80
 8001a3e:	08e4      	lsrs	r4, r4, #3
 8001a40:	0312      	lsls	r2, r2, #12
 8001a42:	4214      	tst	r4, r2
 8001a44:	d008      	beq.n	8001a58 <__aeabi_dadd+0x5c0>
 8001a46:	08d9      	lsrs	r1, r3, #3
 8001a48:	4211      	tst	r1, r2
 8001a4a:	d105      	bne.n	8001a58 <__aeabi_dadd+0x5c0>
 8001a4c:	4663      	mov	r3, ip
 8001a4e:	08d8      	lsrs	r0, r3, #3
 8001a50:	4653      	mov	r3, sl
 8001a52:	000c      	movs	r4, r1
 8001a54:	075b      	lsls	r3, r3, #29
 8001a56:	4318      	orrs	r0, r3
 8001a58:	0f42      	lsrs	r2, r0, #29
 8001a5a:	00c0      	lsls	r0, r0, #3
 8001a5c:	08c0      	lsrs	r0, r0, #3
 8001a5e:	0752      	lsls	r2, r2, #29
 8001a60:	4302      	orrs	r2, r0
 8001a62:	e6e7      	b.n	8001834 <__aeabi_dadd+0x39c>
 8001a64:	2a00      	cmp	r2, #0
 8001a66:	d100      	bne.n	8001a6a <__aeabi_dadd+0x5d2>
 8001a68:	e72d      	b.n	80018c6 <__aeabi_dadd+0x42e>
 8001a6a:	4663      	mov	r3, ip
 8001a6c:	08d8      	lsrs	r0, r3, #3
 8001a6e:	4653      	mov	r3, sl
 8001a70:	075a      	lsls	r2, r3, #29
 8001a72:	000e      	movs	r6, r1
 8001a74:	4302      	orrs	r2, r0
 8001a76:	08dc      	lsrs	r4, r3, #3
 8001a78:	e6cc      	b.n	8001814 <__aeabi_dadd+0x37c>
 8001a7a:	4663      	mov	r3, ip
 8001a7c:	1a1d      	subs	r5, r3, r0
 8001a7e:	45ac      	cmp	ip, r5
 8001a80:	4192      	sbcs	r2, r2
 8001a82:	4653      	mov	r3, sl
 8001a84:	4252      	negs	r2, r2
 8001a86:	1b1c      	subs	r4, r3, r4
 8001a88:	000e      	movs	r6, r1
 8001a8a:	4688      	mov	r8, r1
 8001a8c:	1aa4      	subs	r4, r4, r2
 8001a8e:	3701      	adds	r7, #1
 8001a90:	e555      	b.n	800153e <__aeabi_dadd+0xa6>
 8001a92:	4663      	mov	r3, ip
 8001a94:	08d9      	lsrs	r1, r3, #3
 8001a96:	4653      	mov	r3, sl
 8001a98:	075a      	lsls	r2, r3, #29
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	08dc      	lsrs	r4, r3, #3
 8001a9e:	e6c9      	b.n	8001834 <__aeabi_dadd+0x39c>
 8001aa0:	4660      	mov	r0, ip
 8001aa2:	4654      	mov	r4, sl
 8001aa4:	e6d4      	b.n	8001850 <__aeabi_dadd+0x3b8>
 8001aa6:	08c0      	lsrs	r0, r0, #3
 8001aa8:	2a00      	cmp	r2, #0
 8001aaa:	d100      	bne.n	8001aae <__aeabi_dadd+0x616>
 8001aac:	e6bf      	b.n	800182e <__aeabi_dadd+0x396>
 8001aae:	0762      	lsls	r2, r4, #29
 8001ab0:	4310      	orrs	r0, r2
 8001ab2:	2280      	movs	r2, #128	@ 0x80
 8001ab4:	08e4      	lsrs	r4, r4, #3
 8001ab6:	0312      	lsls	r2, r2, #12
 8001ab8:	4214      	tst	r4, r2
 8001aba:	d0cd      	beq.n	8001a58 <__aeabi_dadd+0x5c0>
 8001abc:	08dd      	lsrs	r5, r3, #3
 8001abe:	4215      	tst	r5, r2
 8001ac0:	d1ca      	bne.n	8001a58 <__aeabi_dadd+0x5c0>
 8001ac2:	4663      	mov	r3, ip
 8001ac4:	08d8      	lsrs	r0, r3, #3
 8001ac6:	4653      	mov	r3, sl
 8001ac8:	075b      	lsls	r3, r3, #29
 8001aca:	000e      	movs	r6, r1
 8001acc:	002c      	movs	r4, r5
 8001ace:	4318      	orrs	r0, r3
 8001ad0:	e7c2      	b.n	8001a58 <__aeabi_dadd+0x5c0>
 8001ad2:	4663      	mov	r3, ip
 8001ad4:	08d9      	lsrs	r1, r3, #3
 8001ad6:	4653      	mov	r3, sl
 8001ad8:	075a      	lsls	r2, r3, #29
 8001ada:	430a      	orrs	r2, r1
 8001adc:	08dc      	lsrs	r4, r3, #3
 8001ade:	e699      	b.n	8001814 <__aeabi_dadd+0x37c>
 8001ae0:	4663      	mov	r3, ip
 8001ae2:	08d8      	lsrs	r0, r3, #3
 8001ae4:	4653      	mov	r3, sl
 8001ae6:	075a      	lsls	r2, r3, #29
 8001ae8:	000e      	movs	r6, r1
 8001aea:	4302      	orrs	r2, r0
 8001aec:	08dc      	lsrs	r4, r3, #3
 8001aee:	e6a1      	b.n	8001834 <__aeabi_dadd+0x39c>
 8001af0:	0011      	movs	r1, r2
 8001af2:	0027      	movs	r7, r4
 8001af4:	3920      	subs	r1, #32
 8001af6:	40cf      	lsrs	r7, r1
 8001af8:	2a20      	cmp	r2, #32
 8001afa:	d003      	beq.n	8001b04 <__aeabi_dadd+0x66c>
 8001afc:	2140      	movs	r1, #64	@ 0x40
 8001afe:	1a8a      	subs	r2, r1, r2
 8001b00:	4094      	lsls	r4, r2
 8001b02:	4320      	orrs	r0, r4
 8001b04:	1e42      	subs	r2, r0, #1
 8001b06:	4190      	sbcs	r0, r2
 8001b08:	0005      	movs	r5, r0
 8001b0a:	433d      	orrs	r5, r7
 8001b0c:	e651      	b.n	80017b2 <__aeabi_dadd+0x31a>
 8001b0e:	000c      	movs	r4, r1
 8001b10:	2500      	movs	r5, #0
 8001b12:	2200      	movs	r2, #0
 8001b14:	e558      	b.n	80015c8 <__aeabi_dadd+0x130>
 8001b16:	4460      	add	r0, ip
 8001b18:	4560      	cmp	r0, ip
 8001b1a:	4192      	sbcs	r2, r2
 8001b1c:	4454      	add	r4, sl
 8001b1e:	4252      	negs	r2, r2
 8001b20:	0005      	movs	r5, r0
 8001b22:	18a4      	adds	r4, r4, r2
 8001b24:	e73a      	b.n	800199c <__aeabi_dadd+0x504>
 8001b26:	4653      	mov	r3, sl
 8001b28:	075a      	lsls	r2, r3, #29
 8001b2a:	4663      	mov	r3, ip
 8001b2c:	08d9      	lsrs	r1, r3, #3
 8001b2e:	4653      	mov	r3, sl
 8001b30:	430a      	orrs	r2, r1
 8001b32:	08dc      	lsrs	r4, r3, #3
 8001b34:	e67e      	b.n	8001834 <__aeabi_dadd+0x39c>
 8001b36:	001a      	movs	r2, r3
 8001b38:	001c      	movs	r4, r3
 8001b3a:	432a      	orrs	r2, r5
 8001b3c:	d000      	beq.n	8001b40 <__aeabi_dadd+0x6a8>
 8001b3e:	e6ab      	b.n	8001898 <__aeabi_dadd+0x400>
 8001b40:	e6c1      	b.n	80018c6 <__aeabi_dadd+0x42e>
 8001b42:	2120      	movs	r1, #32
 8001b44:	2500      	movs	r5, #0
 8001b46:	1a09      	subs	r1, r1, r0
 8001b48:	e519      	b.n	800157e <__aeabi_dadd+0xe6>
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	2500      	movs	r5, #0
 8001b4e:	4c01      	ldr	r4, [pc, #4]	@ (8001b54 <__aeabi_dadd+0x6bc>)
 8001b50:	e53a      	b.n	80015c8 <__aeabi_dadd+0x130>
 8001b52:	46c0      	nop			@ (mov r8, r8)
 8001b54:	000007ff 	.word	0x000007ff
 8001b58:	ff7fffff 	.word	0xff7fffff
 8001b5c:	000007fe 	.word	0x000007fe

08001b60 <__aeabi_dmul>:
 8001b60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b62:	4657      	mov	r7, sl
 8001b64:	46de      	mov	lr, fp
 8001b66:	464e      	mov	r6, r9
 8001b68:	4645      	mov	r5, r8
 8001b6a:	b5e0      	push	{r5, r6, r7, lr}
 8001b6c:	001f      	movs	r7, r3
 8001b6e:	030b      	lsls	r3, r1, #12
 8001b70:	0b1b      	lsrs	r3, r3, #12
 8001b72:	0016      	movs	r6, r2
 8001b74:	469a      	mov	sl, r3
 8001b76:	0fca      	lsrs	r2, r1, #31
 8001b78:	004b      	lsls	r3, r1, #1
 8001b7a:	0004      	movs	r4, r0
 8001b7c:	4693      	mov	fp, r2
 8001b7e:	b087      	sub	sp, #28
 8001b80:	0d5b      	lsrs	r3, r3, #21
 8001b82:	d100      	bne.n	8001b86 <__aeabi_dmul+0x26>
 8001b84:	e0d5      	b.n	8001d32 <__aeabi_dmul+0x1d2>
 8001b86:	4abb      	ldr	r2, [pc, #748]	@ (8001e74 <__aeabi_dmul+0x314>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d100      	bne.n	8001b8e <__aeabi_dmul+0x2e>
 8001b8c:	e0f8      	b.n	8001d80 <__aeabi_dmul+0x220>
 8001b8e:	4651      	mov	r1, sl
 8001b90:	0f42      	lsrs	r2, r0, #29
 8001b92:	00c9      	lsls	r1, r1, #3
 8001b94:	430a      	orrs	r2, r1
 8001b96:	2180      	movs	r1, #128	@ 0x80
 8001b98:	0409      	lsls	r1, r1, #16
 8001b9a:	4311      	orrs	r1, r2
 8001b9c:	00c2      	lsls	r2, r0, #3
 8001b9e:	4691      	mov	r9, r2
 8001ba0:	4ab5      	ldr	r2, [pc, #724]	@ (8001e78 <__aeabi_dmul+0x318>)
 8001ba2:	468a      	mov	sl, r1
 8001ba4:	189d      	adds	r5, r3, r2
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	4698      	mov	r8, r3
 8001baa:	9302      	str	r3, [sp, #8]
 8001bac:	033c      	lsls	r4, r7, #12
 8001bae:	007b      	lsls	r3, r7, #1
 8001bb0:	0ffa      	lsrs	r2, r7, #31
 8001bb2:	0030      	movs	r0, r6
 8001bb4:	0b24      	lsrs	r4, r4, #12
 8001bb6:	0d5b      	lsrs	r3, r3, #21
 8001bb8:	9200      	str	r2, [sp, #0]
 8001bba:	d100      	bne.n	8001bbe <__aeabi_dmul+0x5e>
 8001bbc:	e096      	b.n	8001cec <__aeabi_dmul+0x18c>
 8001bbe:	4aad      	ldr	r2, [pc, #692]	@ (8001e74 <__aeabi_dmul+0x314>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d031      	beq.n	8001c28 <__aeabi_dmul+0xc8>
 8001bc4:	0f72      	lsrs	r2, r6, #29
 8001bc6:	00e4      	lsls	r4, r4, #3
 8001bc8:	4322      	orrs	r2, r4
 8001bca:	2480      	movs	r4, #128	@ 0x80
 8001bcc:	0424      	lsls	r4, r4, #16
 8001bce:	4314      	orrs	r4, r2
 8001bd0:	4aa9      	ldr	r2, [pc, #676]	@ (8001e78 <__aeabi_dmul+0x318>)
 8001bd2:	00f0      	lsls	r0, r6, #3
 8001bd4:	4694      	mov	ip, r2
 8001bd6:	4463      	add	r3, ip
 8001bd8:	195b      	adds	r3, r3, r5
 8001bda:	1c5a      	adds	r2, r3, #1
 8001bdc:	9201      	str	r2, [sp, #4]
 8001bde:	4642      	mov	r2, r8
 8001be0:	2600      	movs	r6, #0
 8001be2:	2a0a      	cmp	r2, #10
 8001be4:	dc42      	bgt.n	8001c6c <__aeabi_dmul+0x10c>
 8001be6:	465a      	mov	r2, fp
 8001be8:	9900      	ldr	r1, [sp, #0]
 8001bea:	404a      	eors	r2, r1
 8001bec:	4693      	mov	fp, r2
 8001bee:	4642      	mov	r2, r8
 8001bf0:	2a02      	cmp	r2, #2
 8001bf2:	dc32      	bgt.n	8001c5a <__aeabi_dmul+0xfa>
 8001bf4:	3a01      	subs	r2, #1
 8001bf6:	2a01      	cmp	r2, #1
 8001bf8:	d900      	bls.n	8001bfc <__aeabi_dmul+0x9c>
 8001bfa:	e149      	b.n	8001e90 <__aeabi_dmul+0x330>
 8001bfc:	2e02      	cmp	r6, #2
 8001bfe:	d100      	bne.n	8001c02 <__aeabi_dmul+0xa2>
 8001c00:	e0ca      	b.n	8001d98 <__aeabi_dmul+0x238>
 8001c02:	2e01      	cmp	r6, #1
 8001c04:	d13d      	bne.n	8001c82 <__aeabi_dmul+0x122>
 8001c06:	2300      	movs	r3, #0
 8001c08:	2400      	movs	r4, #0
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	0010      	movs	r0, r2
 8001c0e:	465a      	mov	r2, fp
 8001c10:	051b      	lsls	r3, r3, #20
 8001c12:	4323      	orrs	r3, r4
 8001c14:	07d2      	lsls	r2, r2, #31
 8001c16:	4313      	orrs	r3, r2
 8001c18:	0019      	movs	r1, r3
 8001c1a:	b007      	add	sp, #28
 8001c1c:	bcf0      	pop	{r4, r5, r6, r7}
 8001c1e:	46bb      	mov	fp, r7
 8001c20:	46b2      	mov	sl, r6
 8001c22:	46a9      	mov	r9, r5
 8001c24:	46a0      	mov	r8, r4
 8001c26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c28:	4b92      	ldr	r3, [pc, #584]	@ (8001e74 <__aeabi_dmul+0x314>)
 8001c2a:	4326      	orrs	r6, r4
 8001c2c:	18eb      	adds	r3, r5, r3
 8001c2e:	2e00      	cmp	r6, #0
 8001c30:	d100      	bne.n	8001c34 <__aeabi_dmul+0xd4>
 8001c32:	e0bb      	b.n	8001dac <__aeabi_dmul+0x24c>
 8001c34:	2203      	movs	r2, #3
 8001c36:	4641      	mov	r1, r8
 8001c38:	4311      	orrs	r1, r2
 8001c3a:	465a      	mov	r2, fp
 8001c3c:	4688      	mov	r8, r1
 8001c3e:	9900      	ldr	r1, [sp, #0]
 8001c40:	404a      	eors	r2, r1
 8001c42:	2180      	movs	r1, #128	@ 0x80
 8001c44:	0109      	lsls	r1, r1, #4
 8001c46:	468c      	mov	ip, r1
 8001c48:	0029      	movs	r1, r5
 8001c4a:	4461      	add	r1, ip
 8001c4c:	9101      	str	r1, [sp, #4]
 8001c4e:	4641      	mov	r1, r8
 8001c50:	290a      	cmp	r1, #10
 8001c52:	dd00      	ble.n	8001c56 <__aeabi_dmul+0xf6>
 8001c54:	e233      	b.n	80020be <__aeabi_dmul+0x55e>
 8001c56:	4693      	mov	fp, r2
 8001c58:	2603      	movs	r6, #3
 8001c5a:	4642      	mov	r2, r8
 8001c5c:	2701      	movs	r7, #1
 8001c5e:	4097      	lsls	r7, r2
 8001c60:	21a6      	movs	r1, #166	@ 0xa6
 8001c62:	003a      	movs	r2, r7
 8001c64:	00c9      	lsls	r1, r1, #3
 8001c66:	400a      	ands	r2, r1
 8001c68:	420f      	tst	r7, r1
 8001c6a:	d031      	beq.n	8001cd0 <__aeabi_dmul+0x170>
 8001c6c:	9e02      	ldr	r6, [sp, #8]
 8001c6e:	2e02      	cmp	r6, #2
 8001c70:	d100      	bne.n	8001c74 <__aeabi_dmul+0x114>
 8001c72:	e235      	b.n	80020e0 <__aeabi_dmul+0x580>
 8001c74:	2e03      	cmp	r6, #3
 8001c76:	d100      	bne.n	8001c7a <__aeabi_dmul+0x11a>
 8001c78:	e1d2      	b.n	8002020 <__aeabi_dmul+0x4c0>
 8001c7a:	4654      	mov	r4, sl
 8001c7c:	4648      	mov	r0, r9
 8001c7e:	2e01      	cmp	r6, #1
 8001c80:	d0c1      	beq.n	8001c06 <__aeabi_dmul+0xa6>
 8001c82:	9a01      	ldr	r2, [sp, #4]
 8001c84:	4b7d      	ldr	r3, [pc, #500]	@ (8001e7c <__aeabi_dmul+0x31c>)
 8001c86:	4694      	mov	ip, r2
 8001c88:	4463      	add	r3, ip
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	dc00      	bgt.n	8001c90 <__aeabi_dmul+0x130>
 8001c8e:	e0c0      	b.n	8001e12 <__aeabi_dmul+0x2b2>
 8001c90:	0742      	lsls	r2, r0, #29
 8001c92:	d009      	beq.n	8001ca8 <__aeabi_dmul+0x148>
 8001c94:	220f      	movs	r2, #15
 8001c96:	4002      	ands	r2, r0
 8001c98:	2a04      	cmp	r2, #4
 8001c9a:	d005      	beq.n	8001ca8 <__aeabi_dmul+0x148>
 8001c9c:	1d02      	adds	r2, r0, #4
 8001c9e:	4282      	cmp	r2, r0
 8001ca0:	4180      	sbcs	r0, r0
 8001ca2:	4240      	negs	r0, r0
 8001ca4:	1824      	adds	r4, r4, r0
 8001ca6:	0010      	movs	r0, r2
 8001ca8:	01e2      	lsls	r2, r4, #7
 8001caa:	d506      	bpl.n	8001cba <__aeabi_dmul+0x15a>
 8001cac:	4b74      	ldr	r3, [pc, #464]	@ (8001e80 <__aeabi_dmul+0x320>)
 8001cae:	9a01      	ldr	r2, [sp, #4]
 8001cb0:	401c      	ands	r4, r3
 8001cb2:	2380      	movs	r3, #128	@ 0x80
 8001cb4:	4694      	mov	ip, r2
 8001cb6:	00db      	lsls	r3, r3, #3
 8001cb8:	4463      	add	r3, ip
 8001cba:	4a72      	ldr	r2, [pc, #456]	@ (8001e84 <__aeabi_dmul+0x324>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	dc6b      	bgt.n	8001d98 <__aeabi_dmul+0x238>
 8001cc0:	0762      	lsls	r2, r4, #29
 8001cc2:	08c0      	lsrs	r0, r0, #3
 8001cc4:	0264      	lsls	r4, r4, #9
 8001cc6:	055b      	lsls	r3, r3, #21
 8001cc8:	4302      	orrs	r2, r0
 8001cca:	0b24      	lsrs	r4, r4, #12
 8001ccc:	0d5b      	lsrs	r3, r3, #21
 8001cce:	e79d      	b.n	8001c0c <__aeabi_dmul+0xac>
 8001cd0:	2190      	movs	r1, #144	@ 0x90
 8001cd2:	0089      	lsls	r1, r1, #2
 8001cd4:	420f      	tst	r7, r1
 8001cd6:	d163      	bne.n	8001da0 <__aeabi_dmul+0x240>
 8001cd8:	2288      	movs	r2, #136	@ 0x88
 8001cda:	423a      	tst	r2, r7
 8001cdc:	d100      	bne.n	8001ce0 <__aeabi_dmul+0x180>
 8001cde:	e0d7      	b.n	8001e90 <__aeabi_dmul+0x330>
 8001ce0:	9b00      	ldr	r3, [sp, #0]
 8001ce2:	46a2      	mov	sl, r4
 8001ce4:	469b      	mov	fp, r3
 8001ce6:	4681      	mov	r9, r0
 8001ce8:	9602      	str	r6, [sp, #8]
 8001cea:	e7bf      	b.n	8001c6c <__aeabi_dmul+0x10c>
 8001cec:	0023      	movs	r3, r4
 8001cee:	4333      	orrs	r3, r6
 8001cf0:	d100      	bne.n	8001cf4 <__aeabi_dmul+0x194>
 8001cf2:	e07f      	b.n	8001df4 <__aeabi_dmul+0x294>
 8001cf4:	2c00      	cmp	r4, #0
 8001cf6:	d100      	bne.n	8001cfa <__aeabi_dmul+0x19a>
 8001cf8:	e1ad      	b.n	8002056 <__aeabi_dmul+0x4f6>
 8001cfa:	0020      	movs	r0, r4
 8001cfc:	f000 fe60 	bl	80029c0 <__clzsi2>
 8001d00:	0002      	movs	r2, r0
 8001d02:	0003      	movs	r3, r0
 8001d04:	3a0b      	subs	r2, #11
 8001d06:	201d      	movs	r0, #29
 8001d08:	0019      	movs	r1, r3
 8001d0a:	1a82      	subs	r2, r0, r2
 8001d0c:	0030      	movs	r0, r6
 8001d0e:	3908      	subs	r1, #8
 8001d10:	40d0      	lsrs	r0, r2
 8001d12:	408c      	lsls	r4, r1
 8001d14:	4304      	orrs	r4, r0
 8001d16:	0030      	movs	r0, r6
 8001d18:	4088      	lsls	r0, r1
 8001d1a:	4a5b      	ldr	r2, [pc, #364]	@ (8001e88 <__aeabi_dmul+0x328>)
 8001d1c:	1aeb      	subs	r3, r5, r3
 8001d1e:	4694      	mov	ip, r2
 8001d20:	4463      	add	r3, ip
 8001d22:	1c5a      	adds	r2, r3, #1
 8001d24:	9201      	str	r2, [sp, #4]
 8001d26:	4642      	mov	r2, r8
 8001d28:	2600      	movs	r6, #0
 8001d2a:	2a0a      	cmp	r2, #10
 8001d2c:	dc00      	bgt.n	8001d30 <__aeabi_dmul+0x1d0>
 8001d2e:	e75a      	b.n	8001be6 <__aeabi_dmul+0x86>
 8001d30:	e79c      	b.n	8001c6c <__aeabi_dmul+0x10c>
 8001d32:	4653      	mov	r3, sl
 8001d34:	4303      	orrs	r3, r0
 8001d36:	4699      	mov	r9, r3
 8001d38:	d054      	beq.n	8001de4 <__aeabi_dmul+0x284>
 8001d3a:	4653      	mov	r3, sl
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d100      	bne.n	8001d42 <__aeabi_dmul+0x1e2>
 8001d40:	e177      	b.n	8002032 <__aeabi_dmul+0x4d2>
 8001d42:	4650      	mov	r0, sl
 8001d44:	f000 fe3c 	bl	80029c0 <__clzsi2>
 8001d48:	230b      	movs	r3, #11
 8001d4a:	425b      	negs	r3, r3
 8001d4c:	469c      	mov	ip, r3
 8001d4e:	0002      	movs	r2, r0
 8001d50:	4484      	add	ip, r0
 8001d52:	0011      	movs	r1, r2
 8001d54:	4650      	mov	r0, sl
 8001d56:	3908      	subs	r1, #8
 8001d58:	4088      	lsls	r0, r1
 8001d5a:	231d      	movs	r3, #29
 8001d5c:	4680      	mov	r8, r0
 8001d5e:	4660      	mov	r0, ip
 8001d60:	1a1b      	subs	r3, r3, r0
 8001d62:	0020      	movs	r0, r4
 8001d64:	40d8      	lsrs	r0, r3
 8001d66:	0003      	movs	r3, r0
 8001d68:	4640      	mov	r0, r8
 8001d6a:	4303      	orrs	r3, r0
 8001d6c:	469a      	mov	sl, r3
 8001d6e:	0023      	movs	r3, r4
 8001d70:	408b      	lsls	r3, r1
 8001d72:	4699      	mov	r9, r3
 8001d74:	2300      	movs	r3, #0
 8001d76:	4d44      	ldr	r5, [pc, #272]	@ (8001e88 <__aeabi_dmul+0x328>)
 8001d78:	4698      	mov	r8, r3
 8001d7a:	1aad      	subs	r5, r5, r2
 8001d7c:	9302      	str	r3, [sp, #8]
 8001d7e:	e715      	b.n	8001bac <__aeabi_dmul+0x4c>
 8001d80:	4652      	mov	r2, sl
 8001d82:	4302      	orrs	r2, r0
 8001d84:	4691      	mov	r9, r2
 8001d86:	d126      	bne.n	8001dd6 <__aeabi_dmul+0x276>
 8001d88:	2200      	movs	r2, #0
 8001d8a:	001d      	movs	r5, r3
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	4692      	mov	sl, r2
 8001d90:	3208      	adds	r2, #8
 8001d92:	4690      	mov	r8, r2
 8001d94:	9302      	str	r3, [sp, #8]
 8001d96:	e709      	b.n	8001bac <__aeabi_dmul+0x4c>
 8001d98:	2400      	movs	r4, #0
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	4b35      	ldr	r3, [pc, #212]	@ (8001e74 <__aeabi_dmul+0x314>)
 8001d9e:	e735      	b.n	8001c0c <__aeabi_dmul+0xac>
 8001da0:	2300      	movs	r3, #0
 8001da2:	2480      	movs	r4, #128	@ 0x80
 8001da4:	469b      	mov	fp, r3
 8001da6:	0324      	lsls	r4, r4, #12
 8001da8:	4b32      	ldr	r3, [pc, #200]	@ (8001e74 <__aeabi_dmul+0x314>)
 8001daa:	e72f      	b.n	8001c0c <__aeabi_dmul+0xac>
 8001dac:	2202      	movs	r2, #2
 8001dae:	4641      	mov	r1, r8
 8001db0:	4311      	orrs	r1, r2
 8001db2:	2280      	movs	r2, #128	@ 0x80
 8001db4:	0112      	lsls	r2, r2, #4
 8001db6:	4694      	mov	ip, r2
 8001db8:	002a      	movs	r2, r5
 8001dba:	4462      	add	r2, ip
 8001dbc:	4688      	mov	r8, r1
 8001dbe:	9201      	str	r2, [sp, #4]
 8001dc0:	290a      	cmp	r1, #10
 8001dc2:	dd00      	ble.n	8001dc6 <__aeabi_dmul+0x266>
 8001dc4:	e752      	b.n	8001c6c <__aeabi_dmul+0x10c>
 8001dc6:	465a      	mov	r2, fp
 8001dc8:	2000      	movs	r0, #0
 8001dca:	9900      	ldr	r1, [sp, #0]
 8001dcc:	0004      	movs	r4, r0
 8001dce:	404a      	eors	r2, r1
 8001dd0:	4693      	mov	fp, r2
 8001dd2:	2602      	movs	r6, #2
 8001dd4:	e70b      	b.n	8001bee <__aeabi_dmul+0x8e>
 8001dd6:	220c      	movs	r2, #12
 8001dd8:	001d      	movs	r5, r3
 8001dda:	2303      	movs	r3, #3
 8001ddc:	4681      	mov	r9, r0
 8001dde:	4690      	mov	r8, r2
 8001de0:	9302      	str	r3, [sp, #8]
 8001de2:	e6e3      	b.n	8001bac <__aeabi_dmul+0x4c>
 8001de4:	2300      	movs	r3, #0
 8001de6:	469a      	mov	sl, r3
 8001de8:	3304      	adds	r3, #4
 8001dea:	4698      	mov	r8, r3
 8001dec:	3b03      	subs	r3, #3
 8001dee:	2500      	movs	r5, #0
 8001df0:	9302      	str	r3, [sp, #8]
 8001df2:	e6db      	b.n	8001bac <__aeabi_dmul+0x4c>
 8001df4:	4642      	mov	r2, r8
 8001df6:	3301      	adds	r3, #1
 8001df8:	431a      	orrs	r2, r3
 8001dfa:	002b      	movs	r3, r5
 8001dfc:	4690      	mov	r8, r2
 8001dfe:	1c5a      	adds	r2, r3, #1
 8001e00:	9201      	str	r2, [sp, #4]
 8001e02:	4642      	mov	r2, r8
 8001e04:	2400      	movs	r4, #0
 8001e06:	2000      	movs	r0, #0
 8001e08:	2601      	movs	r6, #1
 8001e0a:	2a0a      	cmp	r2, #10
 8001e0c:	dc00      	bgt.n	8001e10 <__aeabi_dmul+0x2b0>
 8001e0e:	e6ea      	b.n	8001be6 <__aeabi_dmul+0x86>
 8001e10:	e72c      	b.n	8001c6c <__aeabi_dmul+0x10c>
 8001e12:	2201      	movs	r2, #1
 8001e14:	1ad2      	subs	r2, r2, r3
 8001e16:	2a38      	cmp	r2, #56	@ 0x38
 8001e18:	dd00      	ble.n	8001e1c <__aeabi_dmul+0x2bc>
 8001e1a:	e6f4      	b.n	8001c06 <__aeabi_dmul+0xa6>
 8001e1c:	2a1f      	cmp	r2, #31
 8001e1e:	dc00      	bgt.n	8001e22 <__aeabi_dmul+0x2c2>
 8001e20:	e12a      	b.n	8002078 <__aeabi_dmul+0x518>
 8001e22:	211f      	movs	r1, #31
 8001e24:	4249      	negs	r1, r1
 8001e26:	1acb      	subs	r3, r1, r3
 8001e28:	0021      	movs	r1, r4
 8001e2a:	40d9      	lsrs	r1, r3
 8001e2c:	000b      	movs	r3, r1
 8001e2e:	2a20      	cmp	r2, #32
 8001e30:	d005      	beq.n	8001e3e <__aeabi_dmul+0x2de>
 8001e32:	4a16      	ldr	r2, [pc, #88]	@ (8001e8c <__aeabi_dmul+0x32c>)
 8001e34:	9d01      	ldr	r5, [sp, #4]
 8001e36:	4694      	mov	ip, r2
 8001e38:	4465      	add	r5, ip
 8001e3a:	40ac      	lsls	r4, r5
 8001e3c:	4320      	orrs	r0, r4
 8001e3e:	1e42      	subs	r2, r0, #1
 8001e40:	4190      	sbcs	r0, r2
 8001e42:	4318      	orrs	r0, r3
 8001e44:	2307      	movs	r3, #7
 8001e46:	0019      	movs	r1, r3
 8001e48:	2400      	movs	r4, #0
 8001e4a:	4001      	ands	r1, r0
 8001e4c:	4203      	tst	r3, r0
 8001e4e:	d00c      	beq.n	8001e6a <__aeabi_dmul+0x30a>
 8001e50:	230f      	movs	r3, #15
 8001e52:	4003      	ands	r3, r0
 8001e54:	2b04      	cmp	r3, #4
 8001e56:	d100      	bne.n	8001e5a <__aeabi_dmul+0x2fa>
 8001e58:	e140      	b.n	80020dc <__aeabi_dmul+0x57c>
 8001e5a:	1d03      	adds	r3, r0, #4
 8001e5c:	4283      	cmp	r3, r0
 8001e5e:	41a4      	sbcs	r4, r4
 8001e60:	0018      	movs	r0, r3
 8001e62:	4264      	negs	r4, r4
 8001e64:	0761      	lsls	r1, r4, #29
 8001e66:	0264      	lsls	r4, r4, #9
 8001e68:	0b24      	lsrs	r4, r4, #12
 8001e6a:	08c2      	lsrs	r2, r0, #3
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	e6cc      	b.n	8001c0c <__aeabi_dmul+0xac>
 8001e72:	46c0      	nop			@ (mov r8, r8)
 8001e74:	000007ff 	.word	0x000007ff
 8001e78:	fffffc01 	.word	0xfffffc01
 8001e7c:	000003ff 	.word	0x000003ff
 8001e80:	feffffff 	.word	0xfeffffff
 8001e84:	000007fe 	.word	0x000007fe
 8001e88:	fffffc0d 	.word	0xfffffc0d
 8001e8c:	0000043e 	.word	0x0000043e
 8001e90:	4649      	mov	r1, r9
 8001e92:	464a      	mov	r2, r9
 8001e94:	0409      	lsls	r1, r1, #16
 8001e96:	0c09      	lsrs	r1, r1, #16
 8001e98:	000d      	movs	r5, r1
 8001e9a:	0c16      	lsrs	r6, r2, #16
 8001e9c:	0c02      	lsrs	r2, r0, #16
 8001e9e:	0400      	lsls	r0, r0, #16
 8001ea0:	0c00      	lsrs	r0, r0, #16
 8001ea2:	4345      	muls	r5, r0
 8001ea4:	46ac      	mov	ip, r5
 8001ea6:	0005      	movs	r5, r0
 8001ea8:	4375      	muls	r5, r6
 8001eaa:	46a8      	mov	r8, r5
 8001eac:	0015      	movs	r5, r2
 8001eae:	000f      	movs	r7, r1
 8001eb0:	4375      	muls	r5, r6
 8001eb2:	9200      	str	r2, [sp, #0]
 8001eb4:	9502      	str	r5, [sp, #8]
 8001eb6:	002a      	movs	r2, r5
 8001eb8:	9d00      	ldr	r5, [sp, #0]
 8001eba:	436f      	muls	r7, r5
 8001ebc:	4665      	mov	r5, ip
 8001ebe:	0c2d      	lsrs	r5, r5, #16
 8001ec0:	46a9      	mov	r9, r5
 8001ec2:	4447      	add	r7, r8
 8001ec4:	444f      	add	r7, r9
 8001ec6:	45b8      	cmp	r8, r7
 8001ec8:	d905      	bls.n	8001ed6 <__aeabi_dmul+0x376>
 8001eca:	0015      	movs	r5, r2
 8001ecc:	2280      	movs	r2, #128	@ 0x80
 8001ece:	0252      	lsls	r2, r2, #9
 8001ed0:	4690      	mov	r8, r2
 8001ed2:	4445      	add	r5, r8
 8001ed4:	9502      	str	r5, [sp, #8]
 8001ed6:	0c3d      	lsrs	r5, r7, #16
 8001ed8:	9503      	str	r5, [sp, #12]
 8001eda:	4665      	mov	r5, ip
 8001edc:	042d      	lsls	r5, r5, #16
 8001ede:	043f      	lsls	r7, r7, #16
 8001ee0:	0c2d      	lsrs	r5, r5, #16
 8001ee2:	46ac      	mov	ip, r5
 8001ee4:	003d      	movs	r5, r7
 8001ee6:	4465      	add	r5, ip
 8001ee8:	9504      	str	r5, [sp, #16]
 8001eea:	0c25      	lsrs	r5, r4, #16
 8001eec:	0424      	lsls	r4, r4, #16
 8001eee:	0c24      	lsrs	r4, r4, #16
 8001ef0:	46ac      	mov	ip, r5
 8001ef2:	0025      	movs	r5, r4
 8001ef4:	4375      	muls	r5, r6
 8001ef6:	46a8      	mov	r8, r5
 8001ef8:	4665      	mov	r5, ip
 8001efa:	000f      	movs	r7, r1
 8001efc:	4369      	muls	r1, r5
 8001efe:	4441      	add	r1, r8
 8001f00:	4689      	mov	r9, r1
 8001f02:	4367      	muls	r7, r4
 8001f04:	0c39      	lsrs	r1, r7, #16
 8001f06:	4449      	add	r1, r9
 8001f08:	436e      	muls	r6, r5
 8001f0a:	4588      	cmp	r8, r1
 8001f0c:	d903      	bls.n	8001f16 <__aeabi_dmul+0x3b6>
 8001f0e:	2280      	movs	r2, #128	@ 0x80
 8001f10:	0252      	lsls	r2, r2, #9
 8001f12:	4690      	mov	r8, r2
 8001f14:	4446      	add	r6, r8
 8001f16:	0c0d      	lsrs	r5, r1, #16
 8001f18:	46a8      	mov	r8, r5
 8001f1a:	0035      	movs	r5, r6
 8001f1c:	4445      	add	r5, r8
 8001f1e:	9505      	str	r5, [sp, #20]
 8001f20:	9d03      	ldr	r5, [sp, #12]
 8001f22:	043f      	lsls	r7, r7, #16
 8001f24:	46a8      	mov	r8, r5
 8001f26:	0c3f      	lsrs	r7, r7, #16
 8001f28:	0409      	lsls	r1, r1, #16
 8001f2a:	19c9      	adds	r1, r1, r7
 8001f2c:	4488      	add	r8, r1
 8001f2e:	4645      	mov	r5, r8
 8001f30:	9503      	str	r5, [sp, #12]
 8001f32:	4655      	mov	r5, sl
 8001f34:	042e      	lsls	r6, r5, #16
 8001f36:	0c36      	lsrs	r6, r6, #16
 8001f38:	0c2f      	lsrs	r7, r5, #16
 8001f3a:	0035      	movs	r5, r6
 8001f3c:	4345      	muls	r5, r0
 8001f3e:	4378      	muls	r0, r7
 8001f40:	4681      	mov	r9, r0
 8001f42:	0038      	movs	r0, r7
 8001f44:	46a8      	mov	r8, r5
 8001f46:	0c2d      	lsrs	r5, r5, #16
 8001f48:	46aa      	mov	sl, r5
 8001f4a:	9a00      	ldr	r2, [sp, #0]
 8001f4c:	4350      	muls	r0, r2
 8001f4e:	4372      	muls	r2, r6
 8001f50:	444a      	add	r2, r9
 8001f52:	4452      	add	r2, sl
 8001f54:	4591      	cmp	r9, r2
 8001f56:	d903      	bls.n	8001f60 <__aeabi_dmul+0x400>
 8001f58:	2580      	movs	r5, #128	@ 0x80
 8001f5a:	026d      	lsls	r5, r5, #9
 8001f5c:	46a9      	mov	r9, r5
 8001f5e:	4448      	add	r0, r9
 8001f60:	0c15      	lsrs	r5, r2, #16
 8001f62:	46a9      	mov	r9, r5
 8001f64:	4645      	mov	r5, r8
 8001f66:	042d      	lsls	r5, r5, #16
 8001f68:	0c2d      	lsrs	r5, r5, #16
 8001f6a:	46a8      	mov	r8, r5
 8001f6c:	4665      	mov	r5, ip
 8001f6e:	437d      	muls	r5, r7
 8001f70:	0412      	lsls	r2, r2, #16
 8001f72:	4448      	add	r0, r9
 8001f74:	4490      	add	r8, r2
 8001f76:	46a9      	mov	r9, r5
 8001f78:	0032      	movs	r2, r6
 8001f7a:	4665      	mov	r5, ip
 8001f7c:	4362      	muls	r2, r4
 8001f7e:	436e      	muls	r6, r5
 8001f80:	437c      	muls	r4, r7
 8001f82:	0c17      	lsrs	r7, r2, #16
 8001f84:	1936      	adds	r6, r6, r4
 8001f86:	19bf      	adds	r7, r7, r6
 8001f88:	42bc      	cmp	r4, r7
 8001f8a:	d903      	bls.n	8001f94 <__aeabi_dmul+0x434>
 8001f8c:	2480      	movs	r4, #128	@ 0x80
 8001f8e:	0264      	lsls	r4, r4, #9
 8001f90:	46a4      	mov	ip, r4
 8001f92:	44e1      	add	r9, ip
 8001f94:	9c02      	ldr	r4, [sp, #8]
 8001f96:	9e03      	ldr	r6, [sp, #12]
 8001f98:	46a4      	mov	ip, r4
 8001f9a:	9d05      	ldr	r5, [sp, #20]
 8001f9c:	4466      	add	r6, ip
 8001f9e:	428e      	cmp	r6, r1
 8001fa0:	4189      	sbcs	r1, r1
 8001fa2:	46ac      	mov	ip, r5
 8001fa4:	0412      	lsls	r2, r2, #16
 8001fa6:	043c      	lsls	r4, r7, #16
 8001fa8:	0c12      	lsrs	r2, r2, #16
 8001faa:	18a2      	adds	r2, r4, r2
 8001fac:	4462      	add	r2, ip
 8001fae:	4249      	negs	r1, r1
 8001fb0:	1854      	adds	r4, r2, r1
 8001fb2:	4446      	add	r6, r8
 8001fb4:	46a4      	mov	ip, r4
 8001fb6:	4546      	cmp	r6, r8
 8001fb8:	41a4      	sbcs	r4, r4
 8001fba:	4682      	mov	sl, r0
 8001fbc:	4264      	negs	r4, r4
 8001fbe:	46a0      	mov	r8, r4
 8001fc0:	42aa      	cmp	r2, r5
 8001fc2:	4192      	sbcs	r2, r2
 8001fc4:	458c      	cmp	ip, r1
 8001fc6:	4189      	sbcs	r1, r1
 8001fc8:	44e2      	add	sl, ip
 8001fca:	44d0      	add	r8, sl
 8001fcc:	4249      	negs	r1, r1
 8001fce:	4252      	negs	r2, r2
 8001fd0:	430a      	orrs	r2, r1
 8001fd2:	45a0      	cmp	r8, r4
 8001fd4:	41a4      	sbcs	r4, r4
 8001fd6:	4582      	cmp	sl, r0
 8001fd8:	4189      	sbcs	r1, r1
 8001fda:	4264      	negs	r4, r4
 8001fdc:	4249      	negs	r1, r1
 8001fde:	430c      	orrs	r4, r1
 8001fe0:	4641      	mov	r1, r8
 8001fe2:	0c3f      	lsrs	r7, r7, #16
 8001fe4:	19d2      	adds	r2, r2, r7
 8001fe6:	1912      	adds	r2, r2, r4
 8001fe8:	0dcc      	lsrs	r4, r1, #23
 8001fea:	9904      	ldr	r1, [sp, #16]
 8001fec:	0270      	lsls	r0, r6, #9
 8001fee:	4308      	orrs	r0, r1
 8001ff0:	1e41      	subs	r1, r0, #1
 8001ff2:	4188      	sbcs	r0, r1
 8001ff4:	4641      	mov	r1, r8
 8001ff6:	444a      	add	r2, r9
 8001ff8:	0df6      	lsrs	r6, r6, #23
 8001ffa:	0252      	lsls	r2, r2, #9
 8001ffc:	4330      	orrs	r0, r6
 8001ffe:	0249      	lsls	r1, r1, #9
 8002000:	4314      	orrs	r4, r2
 8002002:	4308      	orrs	r0, r1
 8002004:	01d2      	lsls	r2, r2, #7
 8002006:	d535      	bpl.n	8002074 <__aeabi_dmul+0x514>
 8002008:	2201      	movs	r2, #1
 800200a:	0843      	lsrs	r3, r0, #1
 800200c:	4002      	ands	r2, r0
 800200e:	4313      	orrs	r3, r2
 8002010:	07e0      	lsls	r0, r4, #31
 8002012:	4318      	orrs	r0, r3
 8002014:	0864      	lsrs	r4, r4, #1
 8002016:	e634      	b.n	8001c82 <__aeabi_dmul+0x122>
 8002018:	9b00      	ldr	r3, [sp, #0]
 800201a:	46a2      	mov	sl, r4
 800201c:	469b      	mov	fp, r3
 800201e:	4681      	mov	r9, r0
 8002020:	2480      	movs	r4, #128	@ 0x80
 8002022:	4653      	mov	r3, sl
 8002024:	0324      	lsls	r4, r4, #12
 8002026:	431c      	orrs	r4, r3
 8002028:	0324      	lsls	r4, r4, #12
 800202a:	464a      	mov	r2, r9
 800202c:	4b2e      	ldr	r3, [pc, #184]	@ (80020e8 <__aeabi_dmul+0x588>)
 800202e:	0b24      	lsrs	r4, r4, #12
 8002030:	e5ec      	b.n	8001c0c <__aeabi_dmul+0xac>
 8002032:	f000 fcc5 	bl	80029c0 <__clzsi2>
 8002036:	2315      	movs	r3, #21
 8002038:	469c      	mov	ip, r3
 800203a:	4484      	add	ip, r0
 800203c:	0002      	movs	r2, r0
 800203e:	4663      	mov	r3, ip
 8002040:	3220      	adds	r2, #32
 8002042:	2b1c      	cmp	r3, #28
 8002044:	dc00      	bgt.n	8002048 <__aeabi_dmul+0x4e8>
 8002046:	e684      	b.n	8001d52 <__aeabi_dmul+0x1f2>
 8002048:	2300      	movs	r3, #0
 800204a:	4699      	mov	r9, r3
 800204c:	0023      	movs	r3, r4
 800204e:	3808      	subs	r0, #8
 8002050:	4083      	lsls	r3, r0
 8002052:	469a      	mov	sl, r3
 8002054:	e68e      	b.n	8001d74 <__aeabi_dmul+0x214>
 8002056:	f000 fcb3 	bl	80029c0 <__clzsi2>
 800205a:	0002      	movs	r2, r0
 800205c:	0003      	movs	r3, r0
 800205e:	3215      	adds	r2, #21
 8002060:	3320      	adds	r3, #32
 8002062:	2a1c      	cmp	r2, #28
 8002064:	dc00      	bgt.n	8002068 <__aeabi_dmul+0x508>
 8002066:	e64e      	b.n	8001d06 <__aeabi_dmul+0x1a6>
 8002068:	0002      	movs	r2, r0
 800206a:	0034      	movs	r4, r6
 800206c:	3a08      	subs	r2, #8
 800206e:	2000      	movs	r0, #0
 8002070:	4094      	lsls	r4, r2
 8002072:	e652      	b.n	8001d1a <__aeabi_dmul+0x1ba>
 8002074:	9301      	str	r3, [sp, #4]
 8002076:	e604      	b.n	8001c82 <__aeabi_dmul+0x122>
 8002078:	4b1c      	ldr	r3, [pc, #112]	@ (80020ec <__aeabi_dmul+0x58c>)
 800207a:	0021      	movs	r1, r4
 800207c:	469c      	mov	ip, r3
 800207e:	0003      	movs	r3, r0
 8002080:	9d01      	ldr	r5, [sp, #4]
 8002082:	40d3      	lsrs	r3, r2
 8002084:	4465      	add	r5, ip
 8002086:	40a9      	lsls	r1, r5
 8002088:	4319      	orrs	r1, r3
 800208a:	0003      	movs	r3, r0
 800208c:	40ab      	lsls	r3, r5
 800208e:	1e58      	subs	r0, r3, #1
 8002090:	4183      	sbcs	r3, r0
 8002092:	4319      	orrs	r1, r3
 8002094:	0008      	movs	r0, r1
 8002096:	40d4      	lsrs	r4, r2
 8002098:	074b      	lsls	r3, r1, #29
 800209a:	d009      	beq.n	80020b0 <__aeabi_dmul+0x550>
 800209c:	230f      	movs	r3, #15
 800209e:	400b      	ands	r3, r1
 80020a0:	2b04      	cmp	r3, #4
 80020a2:	d005      	beq.n	80020b0 <__aeabi_dmul+0x550>
 80020a4:	1d0b      	adds	r3, r1, #4
 80020a6:	428b      	cmp	r3, r1
 80020a8:	4180      	sbcs	r0, r0
 80020aa:	4240      	negs	r0, r0
 80020ac:	1824      	adds	r4, r4, r0
 80020ae:	0018      	movs	r0, r3
 80020b0:	0223      	lsls	r3, r4, #8
 80020b2:	d400      	bmi.n	80020b6 <__aeabi_dmul+0x556>
 80020b4:	e6d6      	b.n	8001e64 <__aeabi_dmul+0x304>
 80020b6:	2301      	movs	r3, #1
 80020b8:	2400      	movs	r4, #0
 80020ba:	2200      	movs	r2, #0
 80020bc:	e5a6      	b.n	8001c0c <__aeabi_dmul+0xac>
 80020be:	290f      	cmp	r1, #15
 80020c0:	d1aa      	bne.n	8002018 <__aeabi_dmul+0x4b8>
 80020c2:	2380      	movs	r3, #128	@ 0x80
 80020c4:	4652      	mov	r2, sl
 80020c6:	031b      	lsls	r3, r3, #12
 80020c8:	421a      	tst	r2, r3
 80020ca:	d0a9      	beq.n	8002020 <__aeabi_dmul+0x4c0>
 80020cc:	421c      	tst	r4, r3
 80020ce:	d1a7      	bne.n	8002020 <__aeabi_dmul+0x4c0>
 80020d0:	431c      	orrs	r4, r3
 80020d2:	9b00      	ldr	r3, [sp, #0]
 80020d4:	0002      	movs	r2, r0
 80020d6:	469b      	mov	fp, r3
 80020d8:	4b03      	ldr	r3, [pc, #12]	@ (80020e8 <__aeabi_dmul+0x588>)
 80020da:	e597      	b.n	8001c0c <__aeabi_dmul+0xac>
 80020dc:	2400      	movs	r4, #0
 80020de:	e6c1      	b.n	8001e64 <__aeabi_dmul+0x304>
 80020e0:	2400      	movs	r4, #0
 80020e2:	4b01      	ldr	r3, [pc, #4]	@ (80020e8 <__aeabi_dmul+0x588>)
 80020e4:	0022      	movs	r2, r4
 80020e6:	e591      	b.n	8001c0c <__aeabi_dmul+0xac>
 80020e8:	000007ff 	.word	0x000007ff
 80020ec:	0000041e 	.word	0x0000041e

080020f0 <__aeabi_dsub>:
 80020f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020f2:	464e      	mov	r6, r9
 80020f4:	4645      	mov	r5, r8
 80020f6:	46de      	mov	lr, fp
 80020f8:	4657      	mov	r7, sl
 80020fa:	b5e0      	push	{r5, r6, r7, lr}
 80020fc:	b085      	sub	sp, #20
 80020fe:	9000      	str	r0, [sp, #0]
 8002100:	9101      	str	r1, [sp, #4]
 8002102:	030c      	lsls	r4, r1, #12
 8002104:	004f      	lsls	r7, r1, #1
 8002106:	0fce      	lsrs	r6, r1, #31
 8002108:	0a61      	lsrs	r1, r4, #9
 800210a:	9c00      	ldr	r4, [sp, #0]
 800210c:	46b0      	mov	r8, r6
 800210e:	0f64      	lsrs	r4, r4, #29
 8002110:	430c      	orrs	r4, r1
 8002112:	9900      	ldr	r1, [sp, #0]
 8002114:	0d7f      	lsrs	r7, r7, #21
 8002116:	00c8      	lsls	r0, r1, #3
 8002118:	0011      	movs	r1, r2
 800211a:	001a      	movs	r2, r3
 800211c:	031b      	lsls	r3, r3, #12
 800211e:	469c      	mov	ip, r3
 8002120:	9100      	str	r1, [sp, #0]
 8002122:	9201      	str	r2, [sp, #4]
 8002124:	0051      	lsls	r1, r2, #1
 8002126:	0d4b      	lsrs	r3, r1, #21
 8002128:	4699      	mov	r9, r3
 800212a:	9b01      	ldr	r3, [sp, #4]
 800212c:	9d00      	ldr	r5, [sp, #0]
 800212e:	0fd9      	lsrs	r1, r3, #31
 8002130:	4663      	mov	r3, ip
 8002132:	0f6a      	lsrs	r2, r5, #29
 8002134:	0a5b      	lsrs	r3, r3, #9
 8002136:	4313      	orrs	r3, r2
 8002138:	00ea      	lsls	r2, r5, #3
 800213a:	4694      	mov	ip, r2
 800213c:	4693      	mov	fp, r2
 800213e:	4ac1      	ldr	r2, [pc, #772]	@ (8002444 <__aeabi_dsub+0x354>)
 8002140:	9003      	str	r0, [sp, #12]
 8002142:	9302      	str	r3, [sp, #8]
 8002144:	4591      	cmp	r9, r2
 8002146:	d100      	bne.n	800214a <__aeabi_dsub+0x5a>
 8002148:	e0cd      	b.n	80022e6 <__aeabi_dsub+0x1f6>
 800214a:	2501      	movs	r5, #1
 800214c:	4069      	eors	r1, r5
 800214e:	464d      	mov	r5, r9
 8002150:	1b7d      	subs	r5, r7, r5
 8002152:	46aa      	mov	sl, r5
 8002154:	428e      	cmp	r6, r1
 8002156:	d100      	bne.n	800215a <__aeabi_dsub+0x6a>
 8002158:	e080      	b.n	800225c <__aeabi_dsub+0x16c>
 800215a:	2d00      	cmp	r5, #0
 800215c:	dc00      	bgt.n	8002160 <__aeabi_dsub+0x70>
 800215e:	e335      	b.n	80027cc <__aeabi_dsub+0x6dc>
 8002160:	4649      	mov	r1, r9
 8002162:	2900      	cmp	r1, #0
 8002164:	d100      	bne.n	8002168 <__aeabi_dsub+0x78>
 8002166:	e0df      	b.n	8002328 <__aeabi_dsub+0x238>
 8002168:	4297      	cmp	r7, r2
 800216a:	d100      	bne.n	800216e <__aeabi_dsub+0x7e>
 800216c:	e194      	b.n	8002498 <__aeabi_dsub+0x3a8>
 800216e:	4652      	mov	r2, sl
 8002170:	2501      	movs	r5, #1
 8002172:	2a38      	cmp	r2, #56	@ 0x38
 8002174:	dc19      	bgt.n	80021aa <__aeabi_dsub+0xba>
 8002176:	2280      	movs	r2, #128	@ 0x80
 8002178:	9b02      	ldr	r3, [sp, #8]
 800217a:	0412      	lsls	r2, r2, #16
 800217c:	4313      	orrs	r3, r2
 800217e:	9302      	str	r3, [sp, #8]
 8002180:	4652      	mov	r2, sl
 8002182:	2a1f      	cmp	r2, #31
 8002184:	dd00      	ble.n	8002188 <__aeabi_dsub+0x98>
 8002186:	e1e3      	b.n	8002550 <__aeabi_dsub+0x460>
 8002188:	4653      	mov	r3, sl
 800218a:	2220      	movs	r2, #32
 800218c:	4661      	mov	r1, ip
 800218e:	9d02      	ldr	r5, [sp, #8]
 8002190:	1ad2      	subs	r2, r2, r3
 8002192:	4095      	lsls	r5, r2
 8002194:	40d9      	lsrs	r1, r3
 8002196:	430d      	orrs	r5, r1
 8002198:	4661      	mov	r1, ip
 800219a:	4091      	lsls	r1, r2
 800219c:	000a      	movs	r2, r1
 800219e:	1e51      	subs	r1, r2, #1
 80021a0:	418a      	sbcs	r2, r1
 80021a2:	4315      	orrs	r5, r2
 80021a4:	9a02      	ldr	r2, [sp, #8]
 80021a6:	40da      	lsrs	r2, r3
 80021a8:	1aa4      	subs	r4, r4, r2
 80021aa:	1b45      	subs	r5, r0, r5
 80021ac:	42a8      	cmp	r0, r5
 80021ae:	4180      	sbcs	r0, r0
 80021b0:	4240      	negs	r0, r0
 80021b2:	1a24      	subs	r4, r4, r0
 80021b4:	0223      	lsls	r3, r4, #8
 80021b6:	d400      	bmi.n	80021ba <__aeabi_dsub+0xca>
 80021b8:	e13d      	b.n	8002436 <__aeabi_dsub+0x346>
 80021ba:	0264      	lsls	r4, r4, #9
 80021bc:	0a64      	lsrs	r4, r4, #9
 80021be:	2c00      	cmp	r4, #0
 80021c0:	d100      	bne.n	80021c4 <__aeabi_dsub+0xd4>
 80021c2:	e147      	b.n	8002454 <__aeabi_dsub+0x364>
 80021c4:	0020      	movs	r0, r4
 80021c6:	f000 fbfb 	bl	80029c0 <__clzsi2>
 80021ca:	0003      	movs	r3, r0
 80021cc:	3b08      	subs	r3, #8
 80021ce:	2120      	movs	r1, #32
 80021d0:	0028      	movs	r0, r5
 80021d2:	1aca      	subs	r2, r1, r3
 80021d4:	40d0      	lsrs	r0, r2
 80021d6:	409c      	lsls	r4, r3
 80021d8:	0002      	movs	r2, r0
 80021da:	409d      	lsls	r5, r3
 80021dc:	4322      	orrs	r2, r4
 80021de:	429f      	cmp	r7, r3
 80021e0:	dd00      	ble.n	80021e4 <__aeabi_dsub+0xf4>
 80021e2:	e177      	b.n	80024d4 <__aeabi_dsub+0x3e4>
 80021e4:	1bd8      	subs	r0, r3, r7
 80021e6:	3001      	adds	r0, #1
 80021e8:	1a09      	subs	r1, r1, r0
 80021ea:	002c      	movs	r4, r5
 80021ec:	408d      	lsls	r5, r1
 80021ee:	40c4      	lsrs	r4, r0
 80021f0:	1e6b      	subs	r3, r5, #1
 80021f2:	419d      	sbcs	r5, r3
 80021f4:	0013      	movs	r3, r2
 80021f6:	40c2      	lsrs	r2, r0
 80021f8:	408b      	lsls	r3, r1
 80021fa:	4325      	orrs	r5, r4
 80021fc:	2700      	movs	r7, #0
 80021fe:	0014      	movs	r4, r2
 8002200:	431d      	orrs	r5, r3
 8002202:	076b      	lsls	r3, r5, #29
 8002204:	d009      	beq.n	800221a <__aeabi_dsub+0x12a>
 8002206:	230f      	movs	r3, #15
 8002208:	402b      	ands	r3, r5
 800220a:	2b04      	cmp	r3, #4
 800220c:	d005      	beq.n	800221a <__aeabi_dsub+0x12a>
 800220e:	1d2b      	adds	r3, r5, #4
 8002210:	42ab      	cmp	r3, r5
 8002212:	41ad      	sbcs	r5, r5
 8002214:	426d      	negs	r5, r5
 8002216:	1964      	adds	r4, r4, r5
 8002218:	001d      	movs	r5, r3
 800221a:	0223      	lsls	r3, r4, #8
 800221c:	d400      	bmi.n	8002220 <__aeabi_dsub+0x130>
 800221e:	e140      	b.n	80024a2 <__aeabi_dsub+0x3b2>
 8002220:	4a88      	ldr	r2, [pc, #544]	@ (8002444 <__aeabi_dsub+0x354>)
 8002222:	3701      	adds	r7, #1
 8002224:	4297      	cmp	r7, r2
 8002226:	d100      	bne.n	800222a <__aeabi_dsub+0x13a>
 8002228:	e101      	b.n	800242e <__aeabi_dsub+0x33e>
 800222a:	2601      	movs	r6, #1
 800222c:	4643      	mov	r3, r8
 800222e:	4986      	ldr	r1, [pc, #536]	@ (8002448 <__aeabi_dsub+0x358>)
 8002230:	08ed      	lsrs	r5, r5, #3
 8002232:	4021      	ands	r1, r4
 8002234:	074a      	lsls	r2, r1, #29
 8002236:	432a      	orrs	r2, r5
 8002238:	057c      	lsls	r4, r7, #21
 800223a:	024d      	lsls	r5, r1, #9
 800223c:	0b2d      	lsrs	r5, r5, #12
 800223e:	0d64      	lsrs	r4, r4, #21
 8002240:	401e      	ands	r6, r3
 8002242:	0524      	lsls	r4, r4, #20
 8002244:	432c      	orrs	r4, r5
 8002246:	07f6      	lsls	r6, r6, #31
 8002248:	4334      	orrs	r4, r6
 800224a:	0010      	movs	r0, r2
 800224c:	0021      	movs	r1, r4
 800224e:	b005      	add	sp, #20
 8002250:	bcf0      	pop	{r4, r5, r6, r7}
 8002252:	46bb      	mov	fp, r7
 8002254:	46b2      	mov	sl, r6
 8002256:	46a9      	mov	r9, r5
 8002258:	46a0      	mov	r8, r4
 800225a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800225c:	2d00      	cmp	r5, #0
 800225e:	dc00      	bgt.n	8002262 <__aeabi_dsub+0x172>
 8002260:	e2d0      	b.n	8002804 <__aeabi_dsub+0x714>
 8002262:	4649      	mov	r1, r9
 8002264:	2900      	cmp	r1, #0
 8002266:	d000      	beq.n	800226a <__aeabi_dsub+0x17a>
 8002268:	e0d4      	b.n	8002414 <__aeabi_dsub+0x324>
 800226a:	4661      	mov	r1, ip
 800226c:	9b02      	ldr	r3, [sp, #8]
 800226e:	4319      	orrs	r1, r3
 8002270:	d100      	bne.n	8002274 <__aeabi_dsub+0x184>
 8002272:	e12b      	b.n	80024cc <__aeabi_dsub+0x3dc>
 8002274:	1e69      	subs	r1, r5, #1
 8002276:	2d01      	cmp	r5, #1
 8002278:	d100      	bne.n	800227c <__aeabi_dsub+0x18c>
 800227a:	e1d9      	b.n	8002630 <__aeabi_dsub+0x540>
 800227c:	4295      	cmp	r5, r2
 800227e:	d100      	bne.n	8002282 <__aeabi_dsub+0x192>
 8002280:	e10a      	b.n	8002498 <__aeabi_dsub+0x3a8>
 8002282:	2501      	movs	r5, #1
 8002284:	2938      	cmp	r1, #56	@ 0x38
 8002286:	dc17      	bgt.n	80022b8 <__aeabi_dsub+0x1c8>
 8002288:	468a      	mov	sl, r1
 800228a:	4653      	mov	r3, sl
 800228c:	2b1f      	cmp	r3, #31
 800228e:	dd00      	ble.n	8002292 <__aeabi_dsub+0x1a2>
 8002290:	e1e7      	b.n	8002662 <__aeabi_dsub+0x572>
 8002292:	2220      	movs	r2, #32
 8002294:	1ad2      	subs	r2, r2, r3
 8002296:	9b02      	ldr	r3, [sp, #8]
 8002298:	4661      	mov	r1, ip
 800229a:	4093      	lsls	r3, r2
 800229c:	001d      	movs	r5, r3
 800229e:	4653      	mov	r3, sl
 80022a0:	40d9      	lsrs	r1, r3
 80022a2:	4663      	mov	r3, ip
 80022a4:	4093      	lsls	r3, r2
 80022a6:	001a      	movs	r2, r3
 80022a8:	430d      	orrs	r5, r1
 80022aa:	1e51      	subs	r1, r2, #1
 80022ac:	418a      	sbcs	r2, r1
 80022ae:	4653      	mov	r3, sl
 80022b0:	4315      	orrs	r5, r2
 80022b2:	9a02      	ldr	r2, [sp, #8]
 80022b4:	40da      	lsrs	r2, r3
 80022b6:	18a4      	adds	r4, r4, r2
 80022b8:	182d      	adds	r5, r5, r0
 80022ba:	4285      	cmp	r5, r0
 80022bc:	4180      	sbcs	r0, r0
 80022be:	4240      	negs	r0, r0
 80022c0:	1824      	adds	r4, r4, r0
 80022c2:	0223      	lsls	r3, r4, #8
 80022c4:	d400      	bmi.n	80022c8 <__aeabi_dsub+0x1d8>
 80022c6:	e0b6      	b.n	8002436 <__aeabi_dsub+0x346>
 80022c8:	4b5e      	ldr	r3, [pc, #376]	@ (8002444 <__aeabi_dsub+0x354>)
 80022ca:	3701      	adds	r7, #1
 80022cc:	429f      	cmp	r7, r3
 80022ce:	d100      	bne.n	80022d2 <__aeabi_dsub+0x1e2>
 80022d0:	e0ad      	b.n	800242e <__aeabi_dsub+0x33e>
 80022d2:	2101      	movs	r1, #1
 80022d4:	4b5c      	ldr	r3, [pc, #368]	@ (8002448 <__aeabi_dsub+0x358>)
 80022d6:	086a      	lsrs	r2, r5, #1
 80022d8:	401c      	ands	r4, r3
 80022da:	4029      	ands	r1, r5
 80022dc:	430a      	orrs	r2, r1
 80022de:	07e5      	lsls	r5, r4, #31
 80022e0:	4315      	orrs	r5, r2
 80022e2:	0864      	lsrs	r4, r4, #1
 80022e4:	e78d      	b.n	8002202 <__aeabi_dsub+0x112>
 80022e6:	4a59      	ldr	r2, [pc, #356]	@ (800244c <__aeabi_dsub+0x35c>)
 80022e8:	9b02      	ldr	r3, [sp, #8]
 80022ea:	4692      	mov	sl, r2
 80022ec:	4662      	mov	r2, ip
 80022ee:	44ba      	add	sl, r7
 80022f0:	431a      	orrs	r2, r3
 80022f2:	d02c      	beq.n	800234e <__aeabi_dsub+0x25e>
 80022f4:	428e      	cmp	r6, r1
 80022f6:	d02e      	beq.n	8002356 <__aeabi_dsub+0x266>
 80022f8:	4652      	mov	r2, sl
 80022fa:	2a00      	cmp	r2, #0
 80022fc:	d060      	beq.n	80023c0 <__aeabi_dsub+0x2d0>
 80022fe:	2f00      	cmp	r7, #0
 8002300:	d100      	bne.n	8002304 <__aeabi_dsub+0x214>
 8002302:	e0db      	b.n	80024bc <__aeabi_dsub+0x3cc>
 8002304:	4663      	mov	r3, ip
 8002306:	000e      	movs	r6, r1
 8002308:	9c02      	ldr	r4, [sp, #8]
 800230a:	08d8      	lsrs	r0, r3, #3
 800230c:	0762      	lsls	r2, r4, #29
 800230e:	4302      	orrs	r2, r0
 8002310:	08e4      	lsrs	r4, r4, #3
 8002312:	0013      	movs	r3, r2
 8002314:	4323      	orrs	r3, r4
 8002316:	d100      	bne.n	800231a <__aeabi_dsub+0x22a>
 8002318:	e254      	b.n	80027c4 <__aeabi_dsub+0x6d4>
 800231a:	2580      	movs	r5, #128	@ 0x80
 800231c:	032d      	lsls	r5, r5, #12
 800231e:	4325      	orrs	r5, r4
 8002320:	032d      	lsls	r5, r5, #12
 8002322:	4c48      	ldr	r4, [pc, #288]	@ (8002444 <__aeabi_dsub+0x354>)
 8002324:	0b2d      	lsrs	r5, r5, #12
 8002326:	e78c      	b.n	8002242 <__aeabi_dsub+0x152>
 8002328:	4661      	mov	r1, ip
 800232a:	9b02      	ldr	r3, [sp, #8]
 800232c:	4319      	orrs	r1, r3
 800232e:	d100      	bne.n	8002332 <__aeabi_dsub+0x242>
 8002330:	e0cc      	b.n	80024cc <__aeabi_dsub+0x3dc>
 8002332:	0029      	movs	r1, r5
 8002334:	3901      	subs	r1, #1
 8002336:	2d01      	cmp	r5, #1
 8002338:	d100      	bne.n	800233c <__aeabi_dsub+0x24c>
 800233a:	e188      	b.n	800264e <__aeabi_dsub+0x55e>
 800233c:	4295      	cmp	r5, r2
 800233e:	d100      	bne.n	8002342 <__aeabi_dsub+0x252>
 8002340:	e0aa      	b.n	8002498 <__aeabi_dsub+0x3a8>
 8002342:	2501      	movs	r5, #1
 8002344:	2938      	cmp	r1, #56	@ 0x38
 8002346:	dd00      	ble.n	800234a <__aeabi_dsub+0x25a>
 8002348:	e72f      	b.n	80021aa <__aeabi_dsub+0xba>
 800234a:	468a      	mov	sl, r1
 800234c:	e718      	b.n	8002180 <__aeabi_dsub+0x90>
 800234e:	2201      	movs	r2, #1
 8002350:	4051      	eors	r1, r2
 8002352:	428e      	cmp	r6, r1
 8002354:	d1d0      	bne.n	80022f8 <__aeabi_dsub+0x208>
 8002356:	4653      	mov	r3, sl
 8002358:	2b00      	cmp	r3, #0
 800235a:	d100      	bne.n	800235e <__aeabi_dsub+0x26e>
 800235c:	e0be      	b.n	80024dc <__aeabi_dsub+0x3ec>
 800235e:	2f00      	cmp	r7, #0
 8002360:	d000      	beq.n	8002364 <__aeabi_dsub+0x274>
 8002362:	e138      	b.n	80025d6 <__aeabi_dsub+0x4e6>
 8002364:	46ca      	mov	sl, r9
 8002366:	0022      	movs	r2, r4
 8002368:	4302      	orrs	r2, r0
 800236a:	d100      	bne.n	800236e <__aeabi_dsub+0x27e>
 800236c:	e1e2      	b.n	8002734 <__aeabi_dsub+0x644>
 800236e:	4653      	mov	r3, sl
 8002370:	1e59      	subs	r1, r3, #1
 8002372:	2b01      	cmp	r3, #1
 8002374:	d100      	bne.n	8002378 <__aeabi_dsub+0x288>
 8002376:	e20d      	b.n	8002794 <__aeabi_dsub+0x6a4>
 8002378:	4a32      	ldr	r2, [pc, #200]	@ (8002444 <__aeabi_dsub+0x354>)
 800237a:	4592      	cmp	sl, r2
 800237c:	d100      	bne.n	8002380 <__aeabi_dsub+0x290>
 800237e:	e1d2      	b.n	8002726 <__aeabi_dsub+0x636>
 8002380:	2701      	movs	r7, #1
 8002382:	2938      	cmp	r1, #56	@ 0x38
 8002384:	dc13      	bgt.n	80023ae <__aeabi_dsub+0x2be>
 8002386:	291f      	cmp	r1, #31
 8002388:	dd00      	ble.n	800238c <__aeabi_dsub+0x29c>
 800238a:	e1ee      	b.n	800276a <__aeabi_dsub+0x67a>
 800238c:	2220      	movs	r2, #32
 800238e:	9b02      	ldr	r3, [sp, #8]
 8002390:	1a52      	subs	r2, r2, r1
 8002392:	0025      	movs	r5, r4
 8002394:	0007      	movs	r7, r0
 8002396:	469a      	mov	sl, r3
 8002398:	40cc      	lsrs	r4, r1
 800239a:	4090      	lsls	r0, r2
 800239c:	4095      	lsls	r5, r2
 800239e:	40cf      	lsrs	r7, r1
 80023a0:	44a2      	add	sl, r4
 80023a2:	1e42      	subs	r2, r0, #1
 80023a4:	4190      	sbcs	r0, r2
 80023a6:	4653      	mov	r3, sl
 80023a8:	432f      	orrs	r7, r5
 80023aa:	4307      	orrs	r7, r0
 80023ac:	9302      	str	r3, [sp, #8]
 80023ae:	003d      	movs	r5, r7
 80023b0:	4465      	add	r5, ip
 80023b2:	4565      	cmp	r5, ip
 80023b4:	4192      	sbcs	r2, r2
 80023b6:	9b02      	ldr	r3, [sp, #8]
 80023b8:	4252      	negs	r2, r2
 80023ba:	464f      	mov	r7, r9
 80023bc:	18d4      	adds	r4, r2, r3
 80023be:	e780      	b.n	80022c2 <__aeabi_dsub+0x1d2>
 80023c0:	4a23      	ldr	r2, [pc, #140]	@ (8002450 <__aeabi_dsub+0x360>)
 80023c2:	1c7d      	adds	r5, r7, #1
 80023c4:	4215      	tst	r5, r2
 80023c6:	d000      	beq.n	80023ca <__aeabi_dsub+0x2da>
 80023c8:	e0aa      	b.n	8002520 <__aeabi_dsub+0x430>
 80023ca:	4662      	mov	r2, ip
 80023cc:	0025      	movs	r5, r4
 80023ce:	9b02      	ldr	r3, [sp, #8]
 80023d0:	4305      	orrs	r5, r0
 80023d2:	431a      	orrs	r2, r3
 80023d4:	2f00      	cmp	r7, #0
 80023d6:	d000      	beq.n	80023da <__aeabi_dsub+0x2ea>
 80023d8:	e0f5      	b.n	80025c6 <__aeabi_dsub+0x4d6>
 80023da:	2d00      	cmp	r5, #0
 80023dc:	d100      	bne.n	80023e0 <__aeabi_dsub+0x2f0>
 80023de:	e16b      	b.n	80026b8 <__aeabi_dsub+0x5c8>
 80023e0:	2a00      	cmp	r2, #0
 80023e2:	d100      	bne.n	80023e6 <__aeabi_dsub+0x2f6>
 80023e4:	e152      	b.n	800268c <__aeabi_dsub+0x59c>
 80023e6:	4663      	mov	r3, ip
 80023e8:	1ac5      	subs	r5, r0, r3
 80023ea:	9b02      	ldr	r3, [sp, #8]
 80023ec:	1ae2      	subs	r2, r4, r3
 80023ee:	42a8      	cmp	r0, r5
 80023f0:	419b      	sbcs	r3, r3
 80023f2:	425b      	negs	r3, r3
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	021a      	lsls	r2, r3, #8
 80023f8:	d400      	bmi.n	80023fc <__aeabi_dsub+0x30c>
 80023fa:	e1d5      	b.n	80027a8 <__aeabi_dsub+0x6b8>
 80023fc:	4663      	mov	r3, ip
 80023fe:	1a1d      	subs	r5, r3, r0
 8002400:	45ac      	cmp	ip, r5
 8002402:	4192      	sbcs	r2, r2
 8002404:	2601      	movs	r6, #1
 8002406:	9b02      	ldr	r3, [sp, #8]
 8002408:	4252      	negs	r2, r2
 800240a:	1b1c      	subs	r4, r3, r4
 800240c:	4688      	mov	r8, r1
 800240e:	1aa4      	subs	r4, r4, r2
 8002410:	400e      	ands	r6, r1
 8002412:	e6f6      	b.n	8002202 <__aeabi_dsub+0x112>
 8002414:	4297      	cmp	r7, r2
 8002416:	d03f      	beq.n	8002498 <__aeabi_dsub+0x3a8>
 8002418:	4652      	mov	r2, sl
 800241a:	2501      	movs	r5, #1
 800241c:	2a38      	cmp	r2, #56	@ 0x38
 800241e:	dd00      	ble.n	8002422 <__aeabi_dsub+0x332>
 8002420:	e74a      	b.n	80022b8 <__aeabi_dsub+0x1c8>
 8002422:	2280      	movs	r2, #128	@ 0x80
 8002424:	9b02      	ldr	r3, [sp, #8]
 8002426:	0412      	lsls	r2, r2, #16
 8002428:	4313      	orrs	r3, r2
 800242a:	9302      	str	r3, [sp, #8]
 800242c:	e72d      	b.n	800228a <__aeabi_dsub+0x19a>
 800242e:	003c      	movs	r4, r7
 8002430:	2500      	movs	r5, #0
 8002432:	2200      	movs	r2, #0
 8002434:	e705      	b.n	8002242 <__aeabi_dsub+0x152>
 8002436:	2307      	movs	r3, #7
 8002438:	402b      	ands	r3, r5
 800243a:	2b00      	cmp	r3, #0
 800243c:	d000      	beq.n	8002440 <__aeabi_dsub+0x350>
 800243e:	e6e2      	b.n	8002206 <__aeabi_dsub+0x116>
 8002440:	e06b      	b.n	800251a <__aeabi_dsub+0x42a>
 8002442:	46c0      	nop			@ (mov r8, r8)
 8002444:	000007ff 	.word	0x000007ff
 8002448:	ff7fffff 	.word	0xff7fffff
 800244c:	fffff801 	.word	0xfffff801
 8002450:	000007fe 	.word	0x000007fe
 8002454:	0028      	movs	r0, r5
 8002456:	f000 fab3 	bl	80029c0 <__clzsi2>
 800245a:	0003      	movs	r3, r0
 800245c:	3318      	adds	r3, #24
 800245e:	2b1f      	cmp	r3, #31
 8002460:	dc00      	bgt.n	8002464 <__aeabi_dsub+0x374>
 8002462:	e6b4      	b.n	80021ce <__aeabi_dsub+0xde>
 8002464:	002a      	movs	r2, r5
 8002466:	3808      	subs	r0, #8
 8002468:	4082      	lsls	r2, r0
 800246a:	429f      	cmp	r7, r3
 800246c:	dd00      	ble.n	8002470 <__aeabi_dsub+0x380>
 800246e:	e0b9      	b.n	80025e4 <__aeabi_dsub+0x4f4>
 8002470:	1bdb      	subs	r3, r3, r7
 8002472:	1c58      	adds	r0, r3, #1
 8002474:	281f      	cmp	r0, #31
 8002476:	dc00      	bgt.n	800247a <__aeabi_dsub+0x38a>
 8002478:	e1a0      	b.n	80027bc <__aeabi_dsub+0x6cc>
 800247a:	0015      	movs	r5, r2
 800247c:	3b1f      	subs	r3, #31
 800247e:	40dd      	lsrs	r5, r3
 8002480:	2820      	cmp	r0, #32
 8002482:	d005      	beq.n	8002490 <__aeabi_dsub+0x3a0>
 8002484:	2340      	movs	r3, #64	@ 0x40
 8002486:	1a1b      	subs	r3, r3, r0
 8002488:	409a      	lsls	r2, r3
 800248a:	1e53      	subs	r3, r2, #1
 800248c:	419a      	sbcs	r2, r3
 800248e:	4315      	orrs	r5, r2
 8002490:	2307      	movs	r3, #7
 8002492:	2700      	movs	r7, #0
 8002494:	402b      	ands	r3, r5
 8002496:	e7d0      	b.n	800243a <__aeabi_dsub+0x34a>
 8002498:	08c0      	lsrs	r0, r0, #3
 800249a:	0762      	lsls	r2, r4, #29
 800249c:	4302      	orrs	r2, r0
 800249e:	08e4      	lsrs	r4, r4, #3
 80024a0:	e737      	b.n	8002312 <__aeabi_dsub+0x222>
 80024a2:	08ea      	lsrs	r2, r5, #3
 80024a4:	0763      	lsls	r3, r4, #29
 80024a6:	431a      	orrs	r2, r3
 80024a8:	4bd3      	ldr	r3, [pc, #844]	@ (80027f8 <__aeabi_dsub+0x708>)
 80024aa:	08e4      	lsrs	r4, r4, #3
 80024ac:	429f      	cmp	r7, r3
 80024ae:	d100      	bne.n	80024b2 <__aeabi_dsub+0x3c2>
 80024b0:	e72f      	b.n	8002312 <__aeabi_dsub+0x222>
 80024b2:	0324      	lsls	r4, r4, #12
 80024b4:	0b25      	lsrs	r5, r4, #12
 80024b6:	057c      	lsls	r4, r7, #21
 80024b8:	0d64      	lsrs	r4, r4, #21
 80024ba:	e6c2      	b.n	8002242 <__aeabi_dsub+0x152>
 80024bc:	46ca      	mov	sl, r9
 80024be:	0022      	movs	r2, r4
 80024c0:	4302      	orrs	r2, r0
 80024c2:	d158      	bne.n	8002576 <__aeabi_dsub+0x486>
 80024c4:	4663      	mov	r3, ip
 80024c6:	000e      	movs	r6, r1
 80024c8:	9c02      	ldr	r4, [sp, #8]
 80024ca:	9303      	str	r3, [sp, #12]
 80024cc:	9b03      	ldr	r3, [sp, #12]
 80024ce:	4657      	mov	r7, sl
 80024d0:	08da      	lsrs	r2, r3, #3
 80024d2:	e7e7      	b.n	80024a4 <__aeabi_dsub+0x3b4>
 80024d4:	4cc9      	ldr	r4, [pc, #804]	@ (80027fc <__aeabi_dsub+0x70c>)
 80024d6:	1aff      	subs	r7, r7, r3
 80024d8:	4014      	ands	r4, r2
 80024da:	e692      	b.n	8002202 <__aeabi_dsub+0x112>
 80024dc:	4dc8      	ldr	r5, [pc, #800]	@ (8002800 <__aeabi_dsub+0x710>)
 80024de:	1c7a      	adds	r2, r7, #1
 80024e0:	422a      	tst	r2, r5
 80024e2:	d000      	beq.n	80024e6 <__aeabi_dsub+0x3f6>
 80024e4:	e084      	b.n	80025f0 <__aeabi_dsub+0x500>
 80024e6:	0022      	movs	r2, r4
 80024e8:	4302      	orrs	r2, r0
 80024ea:	2f00      	cmp	r7, #0
 80024ec:	d000      	beq.n	80024f0 <__aeabi_dsub+0x400>
 80024ee:	e0ef      	b.n	80026d0 <__aeabi_dsub+0x5e0>
 80024f0:	2a00      	cmp	r2, #0
 80024f2:	d100      	bne.n	80024f6 <__aeabi_dsub+0x406>
 80024f4:	e0e5      	b.n	80026c2 <__aeabi_dsub+0x5d2>
 80024f6:	4662      	mov	r2, ip
 80024f8:	9902      	ldr	r1, [sp, #8]
 80024fa:	430a      	orrs	r2, r1
 80024fc:	d100      	bne.n	8002500 <__aeabi_dsub+0x410>
 80024fe:	e0c5      	b.n	800268c <__aeabi_dsub+0x59c>
 8002500:	4663      	mov	r3, ip
 8002502:	18c5      	adds	r5, r0, r3
 8002504:	468c      	mov	ip, r1
 8002506:	4285      	cmp	r5, r0
 8002508:	4180      	sbcs	r0, r0
 800250a:	4464      	add	r4, ip
 800250c:	4240      	negs	r0, r0
 800250e:	1824      	adds	r4, r4, r0
 8002510:	0223      	lsls	r3, r4, #8
 8002512:	d502      	bpl.n	800251a <__aeabi_dsub+0x42a>
 8002514:	4bb9      	ldr	r3, [pc, #740]	@ (80027fc <__aeabi_dsub+0x70c>)
 8002516:	3701      	adds	r7, #1
 8002518:	401c      	ands	r4, r3
 800251a:	46ba      	mov	sl, r7
 800251c:	9503      	str	r5, [sp, #12]
 800251e:	e7d5      	b.n	80024cc <__aeabi_dsub+0x3dc>
 8002520:	4662      	mov	r2, ip
 8002522:	1a85      	subs	r5, r0, r2
 8002524:	42a8      	cmp	r0, r5
 8002526:	4192      	sbcs	r2, r2
 8002528:	4252      	negs	r2, r2
 800252a:	4691      	mov	r9, r2
 800252c:	9b02      	ldr	r3, [sp, #8]
 800252e:	1ae3      	subs	r3, r4, r3
 8002530:	001a      	movs	r2, r3
 8002532:	464b      	mov	r3, r9
 8002534:	1ad2      	subs	r2, r2, r3
 8002536:	0013      	movs	r3, r2
 8002538:	4691      	mov	r9, r2
 800253a:	021a      	lsls	r2, r3, #8
 800253c:	d46c      	bmi.n	8002618 <__aeabi_dsub+0x528>
 800253e:	464a      	mov	r2, r9
 8002540:	464c      	mov	r4, r9
 8002542:	432a      	orrs	r2, r5
 8002544:	d000      	beq.n	8002548 <__aeabi_dsub+0x458>
 8002546:	e63a      	b.n	80021be <__aeabi_dsub+0xce>
 8002548:	2600      	movs	r6, #0
 800254a:	2400      	movs	r4, #0
 800254c:	2500      	movs	r5, #0
 800254e:	e678      	b.n	8002242 <__aeabi_dsub+0x152>
 8002550:	9902      	ldr	r1, [sp, #8]
 8002552:	4653      	mov	r3, sl
 8002554:	000d      	movs	r5, r1
 8002556:	3a20      	subs	r2, #32
 8002558:	40d5      	lsrs	r5, r2
 800255a:	2b20      	cmp	r3, #32
 800255c:	d006      	beq.n	800256c <__aeabi_dsub+0x47c>
 800255e:	2240      	movs	r2, #64	@ 0x40
 8002560:	1ad2      	subs	r2, r2, r3
 8002562:	000b      	movs	r3, r1
 8002564:	4093      	lsls	r3, r2
 8002566:	4662      	mov	r2, ip
 8002568:	431a      	orrs	r2, r3
 800256a:	4693      	mov	fp, r2
 800256c:	465b      	mov	r3, fp
 800256e:	1e5a      	subs	r2, r3, #1
 8002570:	4193      	sbcs	r3, r2
 8002572:	431d      	orrs	r5, r3
 8002574:	e619      	b.n	80021aa <__aeabi_dsub+0xba>
 8002576:	4653      	mov	r3, sl
 8002578:	1e5a      	subs	r2, r3, #1
 800257a:	2b01      	cmp	r3, #1
 800257c:	d100      	bne.n	8002580 <__aeabi_dsub+0x490>
 800257e:	e0c6      	b.n	800270e <__aeabi_dsub+0x61e>
 8002580:	4e9d      	ldr	r6, [pc, #628]	@ (80027f8 <__aeabi_dsub+0x708>)
 8002582:	45b2      	cmp	sl, r6
 8002584:	d100      	bne.n	8002588 <__aeabi_dsub+0x498>
 8002586:	e6bd      	b.n	8002304 <__aeabi_dsub+0x214>
 8002588:	4688      	mov	r8, r1
 800258a:	000e      	movs	r6, r1
 800258c:	2501      	movs	r5, #1
 800258e:	2a38      	cmp	r2, #56	@ 0x38
 8002590:	dc10      	bgt.n	80025b4 <__aeabi_dsub+0x4c4>
 8002592:	2a1f      	cmp	r2, #31
 8002594:	dc7f      	bgt.n	8002696 <__aeabi_dsub+0x5a6>
 8002596:	2120      	movs	r1, #32
 8002598:	0025      	movs	r5, r4
 800259a:	1a89      	subs	r1, r1, r2
 800259c:	0007      	movs	r7, r0
 800259e:	4088      	lsls	r0, r1
 80025a0:	408d      	lsls	r5, r1
 80025a2:	40d7      	lsrs	r7, r2
 80025a4:	40d4      	lsrs	r4, r2
 80025a6:	1e41      	subs	r1, r0, #1
 80025a8:	4188      	sbcs	r0, r1
 80025aa:	9b02      	ldr	r3, [sp, #8]
 80025ac:	433d      	orrs	r5, r7
 80025ae:	1b1b      	subs	r3, r3, r4
 80025b0:	4305      	orrs	r5, r0
 80025b2:	9302      	str	r3, [sp, #8]
 80025b4:	4662      	mov	r2, ip
 80025b6:	1b55      	subs	r5, r2, r5
 80025b8:	45ac      	cmp	ip, r5
 80025ba:	4192      	sbcs	r2, r2
 80025bc:	9b02      	ldr	r3, [sp, #8]
 80025be:	4252      	negs	r2, r2
 80025c0:	464f      	mov	r7, r9
 80025c2:	1a9c      	subs	r4, r3, r2
 80025c4:	e5f6      	b.n	80021b4 <__aeabi_dsub+0xc4>
 80025c6:	2d00      	cmp	r5, #0
 80025c8:	d000      	beq.n	80025cc <__aeabi_dsub+0x4dc>
 80025ca:	e0b7      	b.n	800273c <__aeabi_dsub+0x64c>
 80025cc:	2a00      	cmp	r2, #0
 80025ce:	d100      	bne.n	80025d2 <__aeabi_dsub+0x4e2>
 80025d0:	e0f0      	b.n	80027b4 <__aeabi_dsub+0x6c4>
 80025d2:	2601      	movs	r6, #1
 80025d4:	400e      	ands	r6, r1
 80025d6:	4663      	mov	r3, ip
 80025d8:	9802      	ldr	r0, [sp, #8]
 80025da:	08d9      	lsrs	r1, r3, #3
 80025dc:	0742      	lsls	r2, r0, #29
 80025de:	430a      	orrs	r2, r1
 80025e0:	08c4      	lsrs	r4, r0, #3
 80025e2:	e696      	b.n	8002312 <__aeabi_dsub+0x222>
 80025e4:	4c85      	ldr	r4, [pc, #532]	@ (80027fc <__aeabi_dsub+0x70c>)
 80025e6:	1aff      	subs	r7, r7, r3
 80025e8:	4014      	ands	r4, r2
 80025ea:	0762      	lsls	r2, r4, #29
 80025ec:	08e4      	lsrs	r4, r4, #3
 80025ee:	e760      	b.n	80024b2 <__aeabi_dsub+0x3c2>
 80025f0:	4981      	ldr	r1, [pc, #516]	@ (80027f8 <__aeabi_dsub+0x708>)
 80025f2:	428a      	cmp	r2, r1
 80025f4:	d100      	bne.n	80025f8 <__aeabi_dsub+0x508>
 80025f6:	e0c9      	b.n	800278c <__aeabi_dsub+0x69c>
 80025f8:	4663      	mov	r3, ip
 80025fa:	18c1      	adds	r1, r0, r3
 80025fc:	4281      	cmp	r1, r0
 80025fe:	4180      	sbcs	r0, r0
 8002600:	9b02      	ldr	r3, [sp, #8]
 8002602:	4240      	negs	r0, r0
 8002604:	18e3      	adds	r3, r4, r3
 8002606:	181b      	adds	r3, r3, r0
 8002608:	07dd      	lsls	r5, r3, #31
 800260a:	085c      	lsrs	r4, r3, #1
 800260c:	2307      	movs	r3, #7
 800260e:	0849      	lsrs	r1, r1, #1
 8002610:	430d      	orrs	r5, r1
 8002612:	0017      	movs	r7, r2
 8002614:	402b      	ands	r3, r5
 8002616:	e710      	b.n	800243a <__aeabi_dsub+0x34a>
 8002618:	4663      	mov	r3, ip
 800261a:	1a1d      	subs	r5, r3, r0
 800261c:	45ac      	cmp	ip, r5
 800261e:	4192      	sbcs	r2, r2
 8002620:	2601      	movs	r6, #1
 8002622:	9b02      	ldr	r3, [sp, #8]
 8002624:	4252      	negs	r2, r2
 8002626:	1b1c      	subs	r4, r3, r4
 8002628:	4688      	mov	r8, r1
 800262a:	1aa4      	subs	r4, r4, r2
 800262c:	400e      	ands	r6, r1
 800262e:	e5c6      	b.n	80021be <__aeabi_dsub+0xce>
 8002630:	4663      	mov	r3, ip
 8002632:	18c5      	adds	r5, r0, r3
 8002634:	9b02      	ldr	r3, [sp, #8]
 8002636:	4285      	cmp	r5, r0
 8002638:	4180      	sbcs	r0, r0
 800263a:	469c      	mov	ip, r3
 800263c:	4240      	negs	r0, r0
 800263e:	4464      	add	r4, ip
 8002640:	1824      	adds	r4, r4, r0
 8002642:	2701      	movs	r7, #1
 8002644:	0223      	lsls	r3, r4, #8
 8002646:	d400      	bmi.n	800264a <__aeabi_dsub+0x55a>
 8002648:	e6f5      	b.n	8002436 <__aeabi_dsub+0x346>
 800264a:	2702      	movs	r7, #2
 800264c:	e641      	b.n	80022d2 <__aeabi_dsub+0x1e2>
 800264e:	4663      	mov	r3, ip
 8002650:	1ac5      	subs	r5, r0, r3
 8002652:	42a8      	cmp	r0, r5
 8002654:	4180      	sbcs	r0, r0
 8002656:	9b02      	ldr	r3, [sp, #8]
 8002658:	4240      	negs	r0, r0
 800265a:	1ae4      	subs	r4, r4, r3
 800265c:	2701      	movs	r7, #1
 800265e:	1a24      	subs	r4, r4, r0
 8002660:	e5a8      	b.n	80021b4 <__aeabi_dsub+0xc4>
 8002662:	9d02      	ldr	r5, [sp, #8]
 8002664:	4652      	mov	r2, sl
 8002666:	002b      	movs	r3, r5
 8002668:	3a20      	subs	r2, #32
 800266a:	40d3      	lsrs	r3, r2
 800266c:	0019      	movs	r1, r3
 800266e:	4653      	mov	r3, sl
 8002670:	2b20      	cmp	r3, #32
 8002672:	d006      	beq.n	8002682 <__aeabi_dsub+0x592>
 8002674:	2240      	movs	r2, #64	@ 0x40
 8002676:	1ad2      	subs	r2, r2, r3
 8002678:	002b      	movs	r3, r5
 800267a:	4093      	lsls	r3, r2
 800267c:	4662      	mov	r2, ip
 800267e:	431a      	orrs	r2, r3
 8002680:	4693      	mov	fp, r2
 8002682:	465d      	mov	r5, fp
 8002684:	1e6b      	subs	r3, r5, #1
 8002686:	419d      	sbcs	r5, r3
 8002688:	430d      	orrs	r5, r1
 800268a:	e615      	b.n	80022b8 <__aeabi_dsub+0x1c8>
 800268c:	0762      	lsls	r2, r4, #29
 800268e:	08c0      	lsrs	r0, r0, #3
 8002690:	4302      	orrs	r2, r0
 8002692:	08e4      	lsrs	r4, r4, #3
 8002694:	e70d      	b.n	80024b2 <__aeabi_dsub+0x3c2>
 8002696:	0011      	movs	r1, r2
 8002698:	0027      	movs	r7, r4
 800269a:	3920      	subs	r1, #32
 800269c:	40cf      	lsrs	r7, r1
 800269e:	2a20      	cmp	r2, #32
 80026a0:	d005      	beq.n	80026ae <__aeabi_dsub+0x5be>
 80026a2:	2140      	movs	r1, #64	@ 0x40
 80026a4:	1a8a      	subs	r2, r1, r2
 80026a6:	4094      	lsls	r4, r2
 80026a8:	0025      	movs	r5, r4
 80026aa:	4305      	orrs	r5, r0
 80026ac:	9503      	str	r5, [sp, #12]
 80026ae:	9d03      	ldr	r5, [sp, #12]
 80026b0:	1e6a      	subs	r2, r5, #1
 80026b2:	4195      	sbcs	r5, r2
 80026b4:	433d      	orrs	r5, r7
 80026b6:	e77d      	b.n	80025b4 <__aeabi_dsub+0x4c4>
 80026b8:	2a00      	cmp	r2, #0
 80026ba:	d100      	bne.n	80026be <__aeabi_dsub+0x5ce>
 80026bc:	e744      	b.n	8002548 <__aeabi_dsub+0x458>
 80026be:	2601      	movs	r6, #1
 80026c0:	400e      	ands	r6, r1
 80026c2:	4663      	mov	r3, ip
 80026c4:	08d9      	lsrs	r1, r3, #3
 80026c6:	9b02      	ldr	r3, [sp, #8]
 80026c8:	075a      	lsls	r2, r3, #29
 80026ca:	430a      	orrs	r2, r1
 80026cc:	08dc      	lsrs	r4, r3, #3
 80026ce:	e6f0      	b.n	80024b2 <__aeabi_dsub+0x3c2>
 80026d0:	2a00      	cmp	r2, #0
 80026d2:	d028      	beq.n	8002726 <__aeabi_dsub+0x636>
 80026d4:	4662      	mov	r2, ip
 80026d6:	9f02      	ldr	r7, [sp, #8]
 80026d8:	08c0      	lsrs	r0, r0, #3
 80026da:	433a      	orrs	r2, r7
 80026dc:	d100      	bne.n	80026e0 <__aeabi_dsub+0x5f0>
 80026de:	e6dc      	b.n	800249a <__aeabi_dsub+0x3aa>
 80026e0:	0762      	lsls	r2, r4, #29
 80026e2:	4310      	orrs	r0, r2
 80026e4:	2280      	movs	r2, #128	@ 0x80
 80026e6:	08e4      	lsrs	r4, r4, #3
 80026e8:	0312      	lsls	r2, r2, #12
 80026ea:	4214      	tst	r4, r2
 80026ec:	d009      	beq.n	8002702 <__aeabi_dsub+0x612>
 80026ee:	08fd      	lsrs	r5, r7, #3
 80026f0:	4215      	tst	r5, r2
 80026f2:	d106      	bne.n	8002702 <__aeabi_dsub+0x612>
 80026f4:	4663      	mov	r3, ip
 80026f6:	2601      	movs	r6, #1
 80026f8:	002c      	movs	r4, r5
 80026fa:	08d8      	lsrs	r0, r3, #3
 80026fc:	077b      	lsls	r3, r7, #29
 80026fe:	4318      	orrs	r0, r3
 8002700:	400e      	ands	r6, r1
 8002702:	0f42      	lsrs	r2, r0, #29
 8002704:	00c0      	lsls	r0, r0, #3
 8002706:	08c0      	lsrs	r0, r0, #3
 8002708:	0752      	lsls	r2, r2, #29
 800270a:	4302      	orrs	r2, r0
 800270c:	e601      	b.n	8002312 <__aeabi_dsub+0x222>
 800270e:	4663      	mov	r3, ip
 8002710:	1a1d      	subs	r5, r3, r0
 8002712:	45ac      	cmp	ip, r5
 8002714:	4192      	sbcs	r2, r2
 8002716:	9b02      	ldr	r3, [sp, #8]
 8002718:	4252      	negs	r2, r2
 800271a:	1b1c      	subs	r4, r3, r4
 800271c:	000e      	movs	r6, r1
 800271e:	4688      	mov	r8, r1
 8002720:	2701      	movs	r7, #1
 8002722:	1aa4      	subs	r4, r4, r2
 8002724:	e546      	b.n	80021b4 <__aeabi_dsub+0xc4>
 8002726:	4663      	mov	r3, ip
 8002728:	08d9      	lsrs	r1, r3, #3
 800272a:	9b02      	ldr	r3, [sp, #8]
 800272c:	075a      	lsls	r2, r3, #29
 800272e:	430a      	orrs	r2, r1
 8002730:	08dc      	lsrs	r4, r3, #3
 8002732:	e5ee      	b.n	8002312 <__aeabi_dsub+0x222>
 8002734:	4663      	mov	r3, ip
 8002736:	9c02      	ldr	r4, [sp, #8]
 8002738:	9303      	str	r3, [sp, #12]
 800273a:	e6c7      	b.n	80024cc <__aeabi_dsub+0x3dc>
 800273c:	08c0      	lsrs	r0, r0, #3
 800273e:	2a00      	cmp	r2, #0
 8002740:	d100      	bne.n	8002744 <__aeabi_dsub+0x654>
 8002742:	e6aa      	b.n	800249a <__aeabi_dsub+0x3aa>
 8002744:	0762      	lsls	r2, r4, #29
 8002746:	4310      	orrs	r0, r2
 8002748:	2280      	movs	r2, #128	@ 0x80
 800274a:	08e4      	lsrs	r4, r4, #3
 800274c:	0312      	lsls	r2, r2, #12
 800274e:	4214      	tst	r4, r2
 8002750:	d0d7      	beq.n	8002702 <__aeabi_dsub+0x612>
 8002752:	9f02      	ldr	r7, [sp, #8]
 8002754:	08fd      	lsrs	r5, r7, #3
 8002756:	4215      	tst	r5, r2
 8002758:	d1d3      	bne.n	8002702 <__aeabi_dsub+0x612>
 800275a:	4663      	mov	r3, ip
 800275c:	2601      	movs	r6, #1
 800275e:	08d8      	lsrs	r0, r3, #3
 8002760:	077b      	lsls	r3, r7, #29
 8002762:	002c      	movs	r4, r5
 8002764:	4318      	orrs	r0, r3
 8002766:	400e      	ands	r6, r1
 8002768:	e7cb      	b.n	8002702 <__aeabi_dsub+0x612>
 800276a:	000a      	movs	r2, r1
 800276c:	0027      	movs	r7, r4
 800276e:	3a20      	subs	r2, #32
 8002770:	40d7      	lsrs	r7, r2
 8002772:	2920      	cmp	r1, #32
 8002774:	d005      	beq.n	8002782 <__aeabi_dsub+0x692>
 8002776:	2240      	movs	r2, #64	@ 0x40
 8002778:	1a52      	subs	r2, r2, r1
 800277a:	4094      	lsls	r4, r2
 800277c:	0025      	movs	r5, r4
 800277e:	4305      	orrs	r5, r0
 8002780:	9503      	str	r5, [sp, #12]
 8002782:	9d03      	ldr	r5, [sp, #12]
 8002784:	1e6a      	subs	r2, r5, #1
 8002786:	4195      	sbcs	r5, r2
 8002788:	432f      	orrs	r7, r5
 800278a:	e610      	b.n	80023ae <__aeabi_dsub+0x2be>
 800278c:	0014      	movs	r4, r2
 800278e:	2500      	movs	r5, #0
 8002790:	2200      	movs	r2, #0
 8002792:	e556      	b.n	8002242 <__aeabi_dsub+0x152>
 8002794:	9b02      	ldr	r3, [sp, #8]
 8002796:	4460      	add	r0, ip
 8002798:	4699      	mov	r9, r3
 800279a:	4560      	cmp	r0, ip
 800279c:	4192      	sbcs	r2, r2
 800279e:	444c      	add	r4, r9
 80027a0:	4252      	negs	r2, r2
 80027a2:	0005      	movs	r5, r0
 80027a4:	18a4      	adds	r4, r4, r2
 80027a6:	e74c      	b.n	8002642 <__aeabi_dsub+0x552>
 80027a8:	001a      	movs	r2, r3
 80027aa:	001c      	movs	r4, r3
 80027ac:	432a      	orrs	r2, r5
 80027ae:	d000      	beq.n	80027b2 <__aeabi_dsub+0x6c2>
 80027b0:	e6b3      	b.n	800251a <__aeabi_dsub+0x42a>
 80027b2:	e6c9      	b.n	8002548 <__aeabi_dsub+0x458>
 80027b4:	2480      	movs	r4, #128	@ 0x80
 80027b6:	2600      	movs	r6, #0
 80027b8:	0324      	lsls	r4, r4, #12
 80027ba:	e5ae      	b.n	800231a <__aeabi_dsub+0x22a>
 80027bc:	2120      	movs	r1, #32
 80027be:	2500      	movs	r5, #0
 80027c0:	1a09      	subs	r1, r1, r0
 80027c2:	e517      	b.n	80021f4 <__aeabi_dsub+0x104>
 80027c4:	2200      	movs	r2, #0
 80027c6:	2500      	movs	r5, #0
 80027c8:	4c0b      	ldr	r4, [pc, #44]	@ (80027f8 <__aeabi_dsub+0x708>)
 80027ca:	e53a      	b.n	8002242 <__aeabi_dsub+0x152>
 80027cc:	2d00      	cmp	r5, #0
 80027ce:	d100      	bne.n	80027d2 <__aeabi_dsub+0x6e2>
 80027d0:	e5f6      	b.n	80023c0 <__aeabi_dsub+0x2d0>
 80027d2:	464b      	mov	r3, r9
 80027d4:	1bda      	subs	r2, r3, r7
 80027d6:	4692      	mov	sl, r2
 80027d8:	2f00      	cmp	r7, #0
 80027da:	d100      	bne.n	80027de <__aeabi_dsub+0x6ee>
 80027dc:	e66f      	b.n	80024be <__aeabi_dsub+0x3ce>
 80027de:	2a38      	cmp	r2, #56	@ 0x38
 80027e0:	dc05      	bgt.n	80027ee <__aeabi_dsub+0x6fe>
 80027e2:	2680      	movs	r6, #128	@ 0x80
 80027e4:	0436      	lsls	r6, r6, #16
 80027e6:	4334      	orrs	r4, r6
 80027e8:	4688      	mov	r8, r1
 80027ea:	000e      	movs	r6, r1
 80027ec:	e6d1      	b.n	8002592 <__aeabi_dsub+0x4a2>
 80027ee:	4688      	mov	r8, r1
 80027f0:	000e      	movs	r6, r1
 80027f2:	2501      	movs	r5, #1
 80027f4:	e6de      	b.n	80025b4 <__aeabi_dsub+0x4c4>
 80027f6:	46c0      	nop			@ (mov r8, r8)
 80027f8:	000007ff 	.word	0x000007ff
 80027fc:	ff7fffff 	.word	0xff7fffff
 8002800:	000007fe 	.word	0x000007fe
 8002804:	2d00      	cmp	r5, #0
 8002806:	d100      	bne.n	800280a <__aeabi_dsub+0x71a>
 8002808:	e668      	b.n	80024dc <__aeabi_dsub+0x3ec>
 800280a:	464b      	mov	r3, r9
 800280c:	1bd9      	subs	r1, r3, r7
 800280e:	2f00      	cmp	r7, #0
 8002810:	d101      	bne.n	8002816 <__aeabi_dsub+0x726>
 8002812:	468a      	mov	sl, r1
 8002814:	e5a7      	b.n	8002366 <__aeabi_dsub+0x276>
 8002816:	2701      	movs	r7, #1
 8002818:	2938      	cmp	r1, #56	@ 0x38
 800281a:	dd00      	ble.n	800281e <__aeabi_dsub+0x72e>
 800281c:	e5c7      	b.n	80023ae <__aeabi_dsub+0x2be>
 800281e:	2280      	movs	r2, #128	@ 0x80
 8002820:	0412      	lsls	r2, r2, #16
 8002822:	4314      	orrs	r4, r2
 8002824:	e5af      	b.n	8002386 <__aeabi_dsub+0x296>
 8002826:	46c0      	nop			@ (mov r8, r8)

08002828 <__aeabi_f2d>:
 8002828:	b570      	push	{r4, r5, r6, lr}
 800282a:	0242      	lsls	r2, r0, #9
 800282c:	0043      	lsls	r3, r0, #1
 800282e:	0fc4      	lsrs	r4, r0, #31
 8002830:	20fe      	movs	r0, #254	@ 0xfe
 8002832:	0e1b      	lsrs	r3, r3, #24
 8002834:	1c59      	adds	r1, r3, #1
 8002836:	0a55      	lsrs	r5, r2, #9
 8002838:	4208      	tst	r0, r1
 800283a:	d00c      	beq.n	8002856 <__aeabi_f2d+0x2e>
 800283c:	21e0      	movs	r1, #224	@ 0xe0
 800283e:	0089      	lsls	r1, r1, #2
 8002840:	468c      	mov	ip, r1
 8002842:	076d      	lsls	r5, r5, #29
 8002844:	0b12      	lsrs	r2, r2, #12
 8002846:	4463      	add	r3, ip
 8002848:	051b      	lsls	r3, r3, #20
 800284a:	4313      	orrs	r3, r2
 800284c:	07e4      	lsls	r4, r4, #31
 800284e:	4323      	orrs	r3, r4
 8002850:	0028      	movs	r0, r5
 8002852:	0019      	movs	r1, r3
 8002854:	bd70      	pop	{r4, r5, r6, pc}
 8002856:	2b00      	cmp	r3, #0
 8002858:	d114      	bne.n	8002884 <__aeabi_f2d+0x5c>
 800285a:	2d00      	cmp	r5, #0
 800285c:	d01b      	beq.n	8002896 <__aeabi_f2d+0x6e>
 800285e:	0028      	movs	r0, r5
 8002860:	f000 f8ae 	bl	80029c0 <__clzsi2>
 8002864:	280a      	cmp	r0, #10
 8002866:	dc1c      	bgt.n	80028a2 <__aeabi_f2d+0x7a>
 8002868:	230b      	movs	r3, #11
 800286a:	002a      	movs	r2, r5
 800286c:	1a1b      	subs	r3, r3, r0
 800286e:	40da      	lsrs	r2, r3
 8002870:	0003      	movs	r3, r0
 8002872:	3315      	adds	r3, #21
 8002874:	409d      	lsls	r5, r3
 8002876:	4b0e      	ldr	r3, [pc, #56]	@ (80028b0 <__aeabi_f2d+0x88>)
 8002878:	0312      	lsls	r2, r2, #12
 800287a:	1a1b      	subs	r3, r3, r0
 800287c:	055b      	lsls	r3, r3, #21
 800287e:	0b12      	lsrs	r2, r2, #12
 8002880:	0d5b      	lsrs	r3, r3, #21
 8002882:	e7e1      	b.n	8002848 <__aeabi_f2d+0x20>
 8002884:	2d00      	cmp	r5, #0
 8002886:	d009      	beq.n	800289c <__aeabi_f2d+0x74>
 8002888:	0b13      	lsrs	r3, r2, #12
 800288a:	2280      	movs	r2, #128	@ 0x80
 800288c:	0312      	lsls	r2, r2, #12
 800288e:	431a      	orrs	r2, r3
 8002890:	076d      	lsls	r5, r5, #29
 8002892:	4b08      	ldr	r3, [pc, #32]	@ (80028b4 <__aeabi_f2d+0x8c>)
 8002894:	e7d8      	b.n	8002848 <__aeabi_f2d+0x20>
 8002896:	2300      	movs	r3, #0
 8002898:	2200      	movs	r2, #0
 800289a:	e7d5      	b.n	8002848 <__aeabi_f2d+0x20>
 800289c:	2200      	movs	r2, #0
 800289e:	4b05      	ldr	r3, [pc, #20]	@ (80028b4 <__aeabi_f2d+0x8c>)
 80028a0:	e7d2      	b.n	8002848 <__aeabi_f2d+0x20>
 80028a2:	0003      	movs	r3, r0
 80028a4:	002a      	movs	r2, r5
 80028a6:	3b0b      	subs	r3, #11
 80028a8:	409a      	lsls	r2, r3
 80028aa:	2500      	movs	r5, #0
 80028ac:	e7e3      	b.n	8002876 <__aeabi_f2d+0x4e>
 80028ae:	46c0      	nop			@ (mov r8, r8)
 80028b0:	00000389 	.word	0x00000389
 80028b4:	000007ff 	.word	0x000007ff

080028b8 <__aeabi_d2f>:
 80028b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028ba:	004b      	lsls	r3, r1, #1
 80028bc:	030f      	lsls	r7, r1, #12
 80028be:	0d5b      	lsrs	r3, r3, #21
 80028c0:	4c3b      	ldr	r4, [pc, #236]	@ (80029b0 <__aeabi_d2f+0xf8>)
 80028c2:	0f45      	lsrs	r5, r0, #29
 80028c4:	b083      	sub	sp, #12
 80028c6:	0a7f      	lsrs	r7, r7, #9
 80028c8:	1c5e      	adds	r6, r3, #1
 80028ca:	432f      	orrs	r7, r5
 80028cc:	9000      	str	r0, [sp, #0]
 80028ce:	9101      	str	r1, [sp, #4]
 80028d0:	0fca      	lsrs	r2, r1, #31
 80028d2:	00c5      	lsls	r5, r0, #3
 80028d4:	4226      	tst	r6, r4
 80028d6:	d00b      	beq.n	80028f0 <__aeabi_d2f+0x38>
 80028d8:	4936      	ldr	r1, [pc, #216]	@ (80029b4 <__aeabi_d2f+0xfc>)
 80028da:	185c      	adds	r4, r3, r1
 80028dc:	2cfe      	cmp	r4, #254	@ 0xfe
 80028de:	dd13      	ble.n	8002908 <__aeabi_d2f+0x50>
 80028e0:	20ff      	movs	r0, #255	@ 0xff
 80028e2:	2300      	movs	r3, #0
 80028e4:	05c0      	lsls	r0, r0, #23
 80028e6:	4318      	orrs	r0, r3
 80028e8:	07d2      	lsls	r2, r2, #31
 80028ea:	4310      	orrs	r0, r2
 80028ec:	b003      	add	sp, #12
 80028ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d102      	bne.n	80028fa <__aeabi_d2f+0x42>
 80028f4:	2000      	movs	r0, #0
 80028f6:	2300      	movs	r3, #0
 80028f8:	e7f4      	b.n	80028e4 <__aeabi_d2f+0x2c>
 80028fa:	433d      	orrs	r5, r7
 80028fc:	d0f0      	beq.n	80028e0 <__aeabi_d2f+0x28>
 80028fe:	2380      	movs	r3, #128	@ 0x80
 8002900:	03db      	lsls	r3, r3, #15
 8002902:	20ff      	movs	r0, #255	@ 0xff
 8002904:	433b      	orrs	r3, r7
 8002906:	e7ed      	b.n	80028e4 <__aeabi_d2f+0x2c>
 8002908:	2c00      	cmp	r4, #0
 800290a:	dd14      	ble.n	8002936 <__aeabi_d2f+0x7e>
 800290c:	9b00      	ldr	r3, [sp, #0]
 800290e:	00ff      	lsls	r7, r7, #3
 8002910:	019b      	lsls	r3, r3, #6
 8002912:	1e58      	subs	r0, r3, #1
 8002914:	4183      	sbcs	r3, r0
 8002916:	0f69      	lsrs	r1, r5, #29
 8002918:	433b      	orrs	r3, r7
 800291a:	430b      	orrs	r3, r1
 800291c:	0759      	lsls	r1, r3, #29
 800291e:	d041      	beq.n	80029a4 <__aeabi_d2f+0xec>
 8002920:	210f      	movs	r1, #15
 8002922:	4019      	ands	r1, r3
 8002924:	2904      	cmp	r1, #4
 8002926:	d028      	beq.n	800297a <__aeabi_d2f+0xc2>
 8002928:	3304      	adds	r3, #4
 800292a:	0159      	lsls	r1, r3, #5
 800292c:	d525      	bpl.n	800297a <__aeabi_d2f+0xc2>
 800292e:	3401      	adds	r4, #1
 8002930:	2300      	movs	r3, #0
 8002932:	b2e0      	uxtb	r0, r4
 8002934:	e7d6      	b.n	80028e4 <__aeabi_d2f+0x2c>
 8002936:	0021      	movs	r1, r4
 8002938:	3117      	adds	r1, #23
 800293a:	dbdb      	blt.n	80028f4 <__aeabi_d2f+0x3c>
 800293c:	2180      	movs	r1, #128	@ 0x80
 800293e:	201e      	movs	r0, #30
 8002940:	0409      	lsls	r1, r1, #16
 8002942:	4339      	orrs	r1, r7
 8002944:	1b00      	subs	r0, r0, r4
 8002946:	281f      	cmp	r0, #31
 8002948:	dd1b      	ble.n	8002982 <__aeabi_d2f+0xca>
 800294a:	2602      	movs	r6, #2
 800294c:	4276      	negs	r6, r6
 800294e:	1b34      	subs	r4, r6, r4
 8002950:	000e      	movs	r6, r1
 8002952:	40e6      	lsrs	r6, r4
 8002954:	0034      	movs	r4, r6
 8002956:	2820      	cmp	r0, #32
 8002958:	d004      	beq.n	8002964 <__aeabi_d2f+0xac>
 800295a:	4817      	ldr	r0, [pc, #92]	@ (80029b8 <__aeabi_d2f+0x100>)
 800295c:	4684      	mov	ip, r0
 800295e:	4463      	add	r3, ip
 8002960:	4099      	lsls	r1, r3
 8002962:	430d      	orrs	r5, r1
 8002964:	002b      	movs	r3, r5
 8002966:	1e59      	subs	r1, r3, #1
 8002968:	418b      	sbcs	r3, r1
 800296a:	4323      	orrs	r3, r4
 800296c:	0759      	lsls	r1, r3, #29
 800296e:	d015      	beq.n	800299c <__aeabi_d2f+0xe4>
 8002970:	210f      	movs	r1, #15
 8002972:	2400      	movs	r4, #0
 8002974:	4019      	ands	r1, r3
 8002976:	2904      	cmp	r1, #4
 8002978:	d117      	bne.n	80029aa <__aeabi_d2f+0xf2>
 800297a:	019b      	lsls	r3, r3, #6
 800297c:	0a5b      	lsrs	r3, r3, #9
 800297e:	b2e0      	uxtb	r0, r4
 8002980:	e7b0      	b.n	80028e4 <__aeabi_d2f+0x2c>
 8002982:	4c0e      	ldr	r4, [pc, #56]	@ (80029bc <__aeabi_d2f+0x104>)
 8002984:	191c      	adds	r4, r3, r4
 8002986:	002b      	movs	r3, r5
 8002988:	40a5      	lsls	r5, r4
 800298a:	40c3      	lsrs	r3, r0
 800298c:	40a1      	lsls	r1, r4
 800298e:	1e68      	subs	r0, r5, #1
 8002990:	4185      	sbcs	r5, r0
 8002992:	4329      	orrs	r1, r5
 8002994:	430b      	orrs	r3, r1
 8002996:	2400      	movs	r4, #0
 8002998:	0759      	lsls	r1, r3, #29
 800299a:	d1c1      	bne.n	8002920 <__aeabi_d2f+0x68>
 800299c:	019b      	lsls	r3, r3, #6
 800299e:	2000      	movs	r0, #0
 80029a0:	0a5b      	lsrs	r3, r3, #9
 80029a2:	e79f      	b.n	80028e4 <__aeabi_d2f+0x2c>
 80029a4:	08db      	lsrs	r3, r3, #3
 80029a6:	b2e0      	uxtb	r0, r4
 80029a8:	e79c      	b.n	80028e4 <__aeabi_d2f+0x2c>
 80029aa:	3304      	adds	r3, #4
 80029ac:	e7e5      	b.n	800297a <__aeabi_d2f+0xc2>
 80029ae:	46c0      	nop			@ (mov r8, r8)
 80029b0:	000007fe 	.word	0x000007fe
 80029b4:	fffffc80 	.word	0xfffffc80
 80029b8:	fffffca2 	.word	0xfffffca2
 80029bc:	fffffc82 	.word	0xfffffc82

080029c0 <__clzsi2>:
 80029c0:	211c      	movs	r1, #28
 80029c2:	2301      	movs	r3, #1
 80029c4:	041b      	lsls	r3, r3, #16
 80029c6:	4298      	cmp	r0, r3
 80029c8:	d301      	bcc.n	80029ce <__clzsi2+0xe>
 80029ca:	0c00      	lsrs	r0, r0, #16
 80029cc:	3910      	subs	r1, #16
 80029ce:	0a1b      	lsrs	r3, r3, #8
 80029d0:	4298      	cmp	r0, r3
 80029d2:	d301      	bcc.n	80029d8 <__clzsi2+0x18>
 80029d4:	0a00      	lsrs	r0, r0, #8
 80029d6:	3908      	subs	r1, #8
 80029d8:	091b      	lsrs	r3, r3, #4
 80029da:	4298      	cmp	r0, r3
 80029dc:	d301      	bcc.n	80029e2 <__clzsi2+0x22>
 80029de:	0900      	lsrs	r0, r0, #4
 80029e0:	3904      	subs	r1, #4
 80029e2:	a202      	add	r2, pc, #8	@ (adr r2, 80029ec <__clzsi2+0x2c>)
 80029e4:	5c10      	ldrb	r0, [r2, r0]
 80029e6:	1840      	adds	r0, r0, r1
 80029e8:	4770      	bx	lr
 80029ea:	46c0      	nop			@ (mov r8, r8)
 80029ec:	02020304 	.word	0x02020304
 80029f0:	01010101 	.word	0x01010101
	...

080029fc <__clzdi2>:
 80029fc:	b510      	push	{r4, lr}
 80029fe:	2900      	cmp	r1, #0
 8002a00:	d103      	bne.n	8002a0a <__clzdi2+0xe>
 8002a02:	f7ff ffdd 	bl	80029c0 <__clzsi2>
 8002a06:	3020      	adds	r0, #32
 8002a08:	e002      	b.n	8002a10 <__clzdi2+0x14>
 8002a0a:	0008      	movs	r0, r1
 8002a0c:	f7ff ffd8 	bl	80029c0 <__clzsi2>
 8002a10:	bd10      	pop	{r4, pc}
 8002a12:	46c0      	nop			@ (mov r8, r8)

08002a14 <BLOWER>:
        HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
        HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
    }
}*/

void BLOWER(uint8_t duty_percent){
 8002a14:	b590      	push	{r4, r7, lr}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	0002      	movs	r2, r0
 8002a1c:	1dfb      	adds	r3, r7, #7
 8002a1e:	701a      	strb	r2, [r3, #0]


	    if (duty_percent > 100) duty_percent = 100;
 8002a20:	1dfb      	adds	r3, r7, #7
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	2b64      	cmp	r3, #100	@ 0x64
 8002a26:	d902      	bls.n	8002a2e <BLOWER+0x1a>
 8002a28:	1dfb      	adds	r3, r7, #7
 8002a2a:	2264      	movs	r2, #100	@ 0x64
 8002a2c:	701a      	strb	r2, [r3, #0]
	    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, duty_percent * (__HAL_TIM_GET_AUTORELOAD(&htim3) + 1) / 100);
 8002a2e:	1dfb      	adds	r3, r7, #7
 8002a30:	781a      	ldrb	r2, [r3, #0]
 8002a32:	4b08      	ldr	r3, [pc, #32]	@ (8002a54 <BLOWER+0x40>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a38:	3301      	adds	r3, #1
 8002a3a:	435a      	muls	r2, r3
 8002a3c:	4b05      	ldr	r3, [pc, #20]	@ (8002a54 <BLOWER+0x40>)
 8002a3e:	681c      	ldr	r4, [r3, #0]
 8002a40:	2164      	movs	r1, #100	@ 0x64
 8002a42:	0010      	movs	r0, r2
 8002a44:	f7fd fb5e 	bl	8000104 <__udivsi3>
 8002a48:	0003      	movs	r3, r0
 8002a4a:	63e3      	str	r3, [r4, #60]	@ 0x3c

}
 8002a4c:	46c0      	nop			@ (mov r8, r8)
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	b003      	add	sp, #12
 8002a52:	bd90      	pop	{r4, r7, pc}
 8002a54:	2000014c 	.word	0x2000014c

08002a58 <Controlsystem>:

void Controlsystem(void){
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b086      	sub	sp, #24
 8002a5c:	af00      	add	r7, sp, #0
	Read_ADC_Channels();
 8002a5e:	f001 f817 	bl	8003a90 <Read_ADC_Channels>

    //float temperature = Convert_ADC_to_Temperature(adc_vals[0]);
	float CapacitorVoltage = Convert_ADC_to_CapacitorVoltage(adc_vals[3]);
 8002a62:	4b4c      	ldr	r3, [pc, #304]	@ (8002b94 <Controlsystem+0x13c>)
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	1c18      	adds	r0, r3, #0
 8002a68:	f7fd fd1c 	bl	80004a4 <__aeabi_f2uiz>
 8002a6c:	0003      	movs	r3, r0
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	0018      	movs	r0, r3
 8002a72:	f000 fc77 	bl	8003364 <Convert_ADC_to_CapacitorVoltage>
 8002a76:	1c03      	adds	r3, r0, #0
 8002a78:	617b      	str	r3, [r7, #20]
	float CellVoltage = Convert_ADC_to_CellVoltage(adc_vals[1]);
 8002a7a:	4b46      	ldr	r3, [pc, #280]	@ (8002b94 <Controlsystem+0x13c>)
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	1c18      	adds	r0, r3, #0
 8002a80:	f7fd fd10 	bl	80004a4 <__aeabi_f2uiz>
 8002a84:	0003      	movs	r3, r0
 8002a86:	b29b      	uxth	r3, r3
 8002a88:	0018      	movs	r0, r3
 8002a8a:	f000 fc91 	bl	80033b0 <Convert_ADC_to_CellVoltage>
 8002a8e:	1c03      	adds	r3, r0, #0
 8002a90:	613b      	str	r3, [r7, #16]
	float CellCurrent = Convert_ADC_to_CellCurrent(adc_vals[2]);
 8002a92:	4b40      	ldr	r3, [pc, #256]	@ (8002b94 <Controlsystem+0x13c>)
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	1c18      	adds	r0, r3, #0
 8002a98:	f7fd fd04 	bl	80004a4 <__aeabi_f2uiz>
 8002a9c:	0003      	movs	r3, r0
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	0018      	movs	r0, r3
 8002aa2:	f000 fcad 	bl	8003400 <Convert_ADC_to_CellCurrent>
 8002aa6:	1c03      	adds	r3, r0, #0
 8002aa8:	60fb      	str	r3, [r7, #12]
	pt100isOK = Max31865_readTempC(&pt100,&t);
 8002aaa:	4a3b      	ldr	r2, [pc, #236]	@ (8002b98 <Controlsystem+0x140>)
 8002aac:	4b3b      	ldr	r3, [pc, #236]	@ (8002b9c <Controlsystem+0x144>)
 8002aae:	0011      	movs	r1, r2
 8002ab0:	0018      	movs	r0, r3
 8002ab2:	f000 faeb 	bl	800308c <Max31865_readTempC>
 8002ab6:	0003      	movs	r3, r0
 8002ab8:	001a      	movs	r2, r3
 8002aba:	4b39      	ldr	r3, [pc, #228]	@ (8002ba0 <Controlsystem+0x148>)
 8002abc:	701a      	strb	r2, [r3, #0]
	pt100Temp = Max31865_Filter(t,pt100Temp,0.1);
 8002abe:	4b36      	ldr	r3, [pc, #216]	@ (8002b98 <Controlsystem+0x140>)
 8002ac0:	6818      	ldr	r0, [r3, #0]
 8002ac2:	4b38      	ldr	r3, [pc, #224]	@ (8002ba4 <Controlsystem+0x14c>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a38      	ldr	r2, [pc, #224]	@ (8002ba8 <Controlsystem+0x150>)
 8002ac8:	1c19      	adds	r1, r3, #0
 8002aca:	f000 fc2b 	bl	8003324 <Max31865_Filter>
 8002ace:	1c02      	adds	r2, r0, #0
 8002ad0:	4b34      	ldr	r3, [pc, #208]	@ (8002ba4 <Controlsystem+0x14c>)
 8002ad2:	601a      	str	r2, [r3, #0]
	static bool LoadFLAG;
	float POWER_CELL = CellVoltage * CellCurrent;
 8002ad4:	68f9      	ldr	r1, [r7, #12]
 8002ad6:	6938      	ldr	r0, [r7, #16]
 8002ad8:	f7fe f938 	bl	8000d4c <__aeabi_fmul>
 8002adc:	1c03      	adds	r3, r0, #0
 8002ade:	60bb      	str	r3, [r7, #8]


	if (CapacitorVoltage < CAPACITOR_LOW_LEVEL)
 8002ae0:	4932      	ldr	r1, [pc, #200]	@ (8002bac <Controlsystem+0x154>)
 8002ae2:	6978      	ldr	r0, [r7, #20]
 8002ae4:	f7fd fc96 	bl	8000414 <__aeabi_fcmplt>
 8002ae8:	1e03      	subs	r3, r0, #0
 8002aea:	d003      	beq.n	8002af4 <Controlsystem+0x9c>
	{
		LoadFLAG = true;
 8002aec:	4b30      	ldr	r3, [pc, #192]	@ (8002bb0 <Controlsystem+0x158>)
 8002aee:	2201      	movs	r2, #1
 8002af0:	701a      	strb	r2, [r3, #0]
 8002af2:	e008      	b.n	8002b06 <Controlsystem+0xae>
	}
	else if (CapacitorVoltage > CAPACITOR_HIGH_LEVEL)
 8002af4:	492f      	ldr	r1, [pc, #188]	@ (8002bb4 <Controlsystem+0x15c>)
 8002af6:	6978      	ldr	r0, [r7, #20]
 8002af8:	f7fd fca0 	bl	800043c <__aeabi_fcmpgt>
 8002afc:	1e03      	subs	r3, r0, #0
 8002afe:	d002      	beq.n	8002b06 <Controlsystem+0xae>
	{
		LoadFLAG = false;
 8002b00:	4b2b      	ldr	r3, [pc, #172]	@ (8002bb0 <Controlsystem+0x158>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	701a      	strb	r2, [r3, #0]
	}

	 bool manualOverride = HAL_GPIO_ReadPin(MANUAL_GPIO_Port, MANUAL_Pin) == GPIO_PIN_SET;
 8002b06:	4b2c      	ldr	r3, [pc, #176]	@ (8002bb8 <Controlsystem+0x160>)
 8002b08:	2101      	movs	r1, #1
 8002b0a:	0018      	movs	r0, r3
 8002b0c:	f002 fd5c 	bl	80055c8 <HAL_GPIO_ReadPin>
 8002b10:	0003      	movs	r3, r0
 8002b12:	001a      	movs	r2, r3
 8002b14:	1dfb      	adds	r3, r7, #7
 8002b16:	3a01      	subs	r2, #1
 8002b18:	4251      	negs	r1, r2
 8002b1a:	414a      	adcs	r2, r1
 8002b1c:	701a      	strb	r2, [r3, #0]

	    if (LoadFLAG || manualOverride)
 8002b1e:	4b24      	ldr	r3, [pc, #144]	@ (8002bb0 <Controlsystem+0x158>)
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d103      	bne.n	8002b2e <Controlsystem+0xd6>
 8002b26:	1dfb      	adds	r3, r7, #7
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d016      	beq.n	8002b5c <Controlsystem+0x104>
	    {
	    	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 8002b2e:	4b22      	ldr	r3, [pc, #136]	@ (8002bb8 <Controlsystem+0x160>)
 8002b30:	2201      	movs	r2, #1
 8002b32:	2110      	movs	r1, #16
 8002b34:	0018      	movs	r0, r3
 8002b36:	f002 fd64 	bl	8005602 <HAL_GPIO_WritePin>
	        BLOWER(100);
 8002b3a:	2064      	movs	r0, #100	@ 0x64
 8002b3c:	f7ff ff6a 	bl	8002a14 <BLOWER>
	        //SetCellPWM(100);
	        HAL_GPIO_WritePin(H_VALVE_GPIO_Port, H_VALVE_Pin, GPIO_PIN_SET); // hydrogenvalve
 8002b40:	2380      	movs	r3, #128	@ 0x80
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	481c      	ldr	r0, [pc, #112]	@ (8002bb8 <Controlsystem+0x160>)
 8002b46:	2201      	movs	r2, #1
 8002b48:	0019      	movs	r1, r3
 8002b4a:	f002 fd5a 	bl	8005602 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(HUMIDIFIER_GPIO_Port, HUMIDIFIER_Pin, GPIO_PIN_SET);
 8002b4e:	4b1b      	ldr	r3, [pc, #108]	@ (8002bbc <Controlsystem+0x164>)
 8002b50:	2201      	movs	r2, #1
 8002b52:	2180      	movs	r1, #128	@ 0x80
 8002b54:	0018      	movs	r0, r3
 8002b56:	f002 fd54 	bl	8005602 <HAL_GPIO_WritePin>
 8002b5a:	e016      	b.n	8002b8a <Controlsystem+0x132>

	    }
	    else
	    {

	    	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 8002b5c:	4b16      	ldr	r3, [pc, #88]	@ (8002bb8 <Controlsystem+0x160>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	2110      	movs	r1, #16
 8002b62:	0018      	movs	r0, r3
 8002b64:	f002 fd4d 	bl	8005602 <HAL_GPIO_WritePin>
	    	//SetCellPWM(0);
	    	BLOWER(0);
 8002b68:	2000      	movs	r0, #0
 8002b6a:	f7ff ff53 	bl	8002a14 <BLOWER>
	    	HAL_GPIO_WritePin(H_VALVE_GPIO_Port, H_VALVE_Pin, GPIO_PIN_RESET);
 8002b6e:	2380      	movs	r3, #128	@ 0x80
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	4811      	ldr	r0, [pc, #68]	@ (8002bb8 <Controlsystem+0x160>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	0019      	movs	r1, r3
 8002b78:	f002 fd43 	bl	8005602 <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin(HUMIDIFIER_GPIO_Port, HUMIDIFIER_Pin, GPIO_PIN_RESET);
 8002b7c:	4b0f      	ldr	r3, [pc, #60]	@ (8002bbc <Controlsystem+0x164>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	2180      	movs	r1, #128	@ 0x80
 8002b82:	0018      	movs	r0, r3
 8002b84:	f002 fd3d 	bl	8005602 <HAL_GPIO_WritePin>

	    }


}
 8002b88:	46c0      	nop			@ (mov r8, r8)
 8002b8a:	46c0      	nop			@ (mov r8, r8)
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	b006      	add	sp, #24
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	46c0      	nop			@ (mov r8, r8)
 8002b94:	20000254 	.word	0x20000254
 8002b98:	20000238 	.word	0x20000238
 8002b9c:	20000244 	.word	0x20000244
 8002ba0:	2000023c 	.word	0x2000023c
 8002ba4:	20000240 	.word	0x20000240
 8002ba8:	3dcccccd 	.word	0x3dcccccd
 8002bac:	41f00000 	.word	0x41f00000
 8002bb0:	20000080 	.word	0x20000080
 8002bb4:	422e0000 	.word	0x422e0000
 8002bb8:	50000c00 	.word	0x50000c00
 8002bbc:	50000800 	.word	0x50000800

08002bc0 <ControlsystemInit>:

void ControlsystemInit(void){
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	af00      	add	r7, sp, #0

	//SetCellPWM(0);
	BLOWER(0);
 8002bc4:	2000      	movs	r0, #0
 8002bc6:	f7ff ff25 	bl	8002a14 <BLOWER>
	HAL_GPIO_WritePin(H_VALVE_GPIO_Port, H_VALVE_Pin, GPIO_PIN_RESET);
 8002bca:	2380      	movs	r3, #128	@ 0x80
 8002bcc:	005b      	lsls	r3, r3, #1
 8002bce:	480a      	ldr	r0, [pc, #40]	@ (8002bf8 <ControlsystemInit+0x38>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	0019      	movs	r1, r3
 8002bd4:	f002 fd15 	bl	8005602 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HUMIDIFIER_GPIO_Port, HUMIDIFIER_Pin, GPIO_PIN_RESET);
 8002bd8:	4b08      	ldr	r3, [pc, #32]	@ (8002bfc <ControlsystemInit+0x3c>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	2180      	movs	r1, #128	@ 0x80
 8002bde:	0018      	movs	r0, r3
 8002be0:	f002 fd0f 	bl	8005602 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PURGE_GPIO_Port, PURGE_Pin, GPIO_PIN_RESET);
 8002be4:	4b05      	ldr	r3, [pc, #20]	@ (8002bfc <ControlsystemInit+0x3c>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	2140      	movs	r1, #64	@ 0x40
 8002bea:	0018      	movs	r0, r3
 8002bec:	f002 fd09 	bl	8005602 <HAL_GPIO_WritePin>

}
 8002bf0:	46c0      	nop			@ (mov r8, r8)
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	46c0      	nop			@ (mov r8, r8)
 8002bf8:	50000c00 	.word	0x50000c00
 8002bfc:	50000800 	.word	0x50000800

08002c00 <Max31865_delay>:

#define RTD_A 3.9083e-3
#define RTD_B -5.775e-7
//#########################################################################################################################
void  Max31865_delay(uint32_t delay_ms)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  #if (_MAX31865_USE_FREERTOS == 1)
  osDelay(delay_ms);
  #else
  HAL_Delay(delay_ms);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	0018      	movs	r0, r3
 8002c0c:	f001 f9d2 	bl	8003fb4 <HAL_Delay>
  #endif
}
 8002c10:	46c0      	nop			@ (mov r8, r8)
 8002c12:	46bd      	mov	sp, r7
 8002c14:	b002      	add	sp, #8
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <Max31865_readRegisterN>:
//#########################################################################################################################
void Max31865_readRegisterN(Max31865_t *max31865,uint8_t addr, uint8_t *buffer, uint8_t n)
{
 8002c18:	b590      	push	{r4, r7, lr}
 8002c1a:	b089      	sub	sp, #36	@ 0x24
 8002c1c:	af02      	add	r7, sp, #8
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	0008      	movs	r0, r1
 8002c22:	607a      	str	r2, [r7, #4]
 8002c24:	0019      	movs	r1, r3
 8002c26:	240b      	movs	r4, #11
 8002c28:	193b      	adds	r3, r7, r4
 8002c2a:	1c02      	adds	r2, r0, #0
 8002c2c:	701a      	strb	r2, [r3, #0]
 8002c2e:	230a      	movs	r3, #10
 8002c30:	18fb      	adds	r3, r7, r3
 8002c32:	1c0a      	adds	r2, r1, #0
 8002c34:	701a      	strb	r2, [r3, #0]
  uint8_t tmp = 0xFF;
 8002c36:	2317      	movs	r3, #23
 8002c38:	18fb      	adds	r3, r7, r3
 8002c3a:	22ff      	movs	r2, #255	@ 0xff
 8002c3c:	701a      	strb	r2, [r3, #0]
	addr &= 0x7F;
 8002c3e:	193b      	adds	r3, r7, r4
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	227f      	movs	r2, #127	@ 0x7f
 8002c44:	4013      	ands	r3, r2
 8002c46:	b2da      	uxtb	r2, r3
 8002c48:	193b      	adds	r3, r7, r4
 8002c4a:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_RESET);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6818      	ldr	r0, [r3, #0]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	889b      	ldrh	r3, [r3, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	0019      	movs	r1, r3
 8002c58:	f002 fcd3 	bl	8005602 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(max31865->spi,&addr, 1, 100);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6898      	ldr	r0, [r3, #8]
 8002c60:	1939      	adds	r1, r7, r4
 8002c62:	2364      	movs	r3, #100	@ 0x64
 8002c64:	2201      	movs	r2, #1
 8002c66:	f003 fc69 	bl	800653c <HAL_SPI_Transmit>
	while (n--)
 8002c6a:	e00c      	b.n	8002c86 <Max31865_readRegisterN+0x6e>
	{
    HAL_SPI_TransmitReceive(max31865->spi, &tmp, buffer, 1, 100);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6898      	ldr	r0, [r3, #8]
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	2317      	movs	r3, #23
 8002c74:	18f9      	adds	r1, r7, r3
 8002c76:	2364      	movs	r3, #100	@ 0x64
 8002c78:	9300      	str	r3, [sp, #0]
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	f003 fdbe 	bl	80067fc <HAL_SPI_TransmitReceive>
		buffer++;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	3301      	adds	r3, #1
 8002c84:	607b      	str	r3, [r7, #4]
	while (n--)
 8002c86:	220a      	movs	r2, #10
 8002c88:	18bb      	adds	r3, r7, r2
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	18ba      	adds	r2, r7, r2
 8002c8e:	1e59      	subs	r1, r3, #1
 8002c90:	7011      	strb	r1, [r2, #0]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d1ea      	bne.n	8002c6c <Max31865_readRegisterN+0x54>
	}
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_SET);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	6818      	ldr	r0, [r3, #0]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	889b      	ldrh	r3, [r3, #4]
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	0019      	movs	r1, r3
 8002ca2:	f002 fcae 	bl	8005602 <HAL_GPIO_WritePin>
}
 8002ca6:	46c0      	nop			@ (mov r8, r8)
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	b007      	add	sp, #28
 8002cac:	bd90      	pop	{r4, r7, pc}

08002cae <Max31865_readRegister8>:
//#########################################################################################################################
uint8_t Max31865_readRegister8(Max31865_t *max31865,uint8_t addr)
{
 8002cae:	b590      	push	{r4, r7, lr}
 8002cb0:	b085      	sub	sp, #20
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	6078      	str	r0, [r7, #4]
 8002cb6:	000a      	movs	r2, r1
 8002cb8:	1cfb      	adds	r3, r7, #3
 8002cba:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0;
 8002cbc:	240f      	movs	r4, #15
 8002cbe:	193b      	adds	r3, r7, r4
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	701a      	strb	r2, [r3, #0]
	Max31865_readRegisterN(max31865, addr, &ret, 1);
 8002cc4:	193a      	adds	r2, r7, r4
 8002cc6:	1cfb      	adds	r3, r7, #3
 8002cc8:	7819      	ldrb	r1, [r3, #0]
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	2301      	movs	r3, #1
 8002cce:	f7ff ffa3 	bl	8002c18 <Max31865_readRegisterN>
	return ret;
 8002cd2:	193b      	adds	r3, r7, r4
 8002cd4:	781b      	ldrb	r3, [r3, #0]
}
 8002cd6:	0018      	movs	r0, r3
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	b005      	add	sp, #20
 8002cdc:	bd90      	pop	{r4, r7, pc}

08002cde <Max31865_readRegister16>:
//#########################################################################################################################
uint16_t Max31865_readRegister16(Max31865_t *max31865,uint8_t addr)
{
 8002cde:	b590      	push	{r4, r7, lr}
 8002ce0:	b085      	sub	sp, #20
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	6078      	str	r0, [r7, #4]
 8002ce6:	000a      	movs	r2, r1
 8002ce8:	1cfb      	adds	r3, r7, #3
 8002cea:	701a      	strb	r2, [r3, #0]
	uint8_t buffer[2] = {0, 0};
 8002cec:	240c      	movs	r4, #12
 8002cee:	193b      	adds	r3, r7, r4
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	801a      	strh	r2, [r3, #0]
	Max31865_readRegisterN(max31865, addr, buffer, 2);
 8002cf4:	193a      	adds	r2, r7, r4
 8002cf6:	1cfb      	adds	r3, r7, #3
 8002cf8:	7819      	ldrb	r1, [r3, #0]
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	f7ff ff8b 	bl	8002c18 <Max31865_readRegisterN>
	uint16_t ret = buffer[0];
 8002d02:	0021      	movs	r1, r4
 8002d04:	187b      	adds	r3, r7, r1
 8002d06:	781a      	ldrb	r2, [r3, #0]
 8002d08:	200e      	movs	r0, #14
 8002d0a:	183b      	adds	r3, r7, r0
 8002d0c:	801a      	strh	r2, [r3, #0]
	ret <<= 8;
 8002d0e:	183b      	adds	r3, r7, r0
 8002d10:	183a      	adds	r2, r7, r0
 8002d12:	8812      	ldrh	r2, [r2, #0]
 8002d14:	0212      	lsls	r2, r2, #8
 8002d16:	801a      	strh	r2, [r3, #0]
	ret |=  buffer[1];
 8002d18:	187b      	adds	r3, r7, r1
 8002d1a:	785b      	ldrb	r3, [r3, #1]
 8002d1c:	0019      	movs	r1, r3
 8002d1e:	183b      	adds	r3, r7, r0
 8002d20:	183a      	adds	r2, r7, r0
 8002d22:	8812      	ldrh	r2, [r2, #0]
 8002d24:	430a      	orrs	r2, r1
 8002d26:	801a      	strh	r2, [r3, #0]
	return ret;
 8002d28:	183b      	adds	r3, r7, r0
 8002d2a:	881b      	ldrh	r3, [r3, #0]
}
 8002d2c:	0018      	movs	r0, r3
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	b005      	add	sp, #20
 8002d32:	bd90      	pop	{r4, r7, pc}

08002d34 <Max31865_writeRegister8>:
//#########################################################################################################################
void Max31865_writeRegister8(Max31865_t *max31865,uint8_t addr, uint8_t data)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	0008      	movs	r0, r1
 8002d3e:	0011      	movs	r1, r2
 8002d40:	1cfb      	adds	r3, r7, #3
 8002d42:	1c02      	adds	r2, r0, #0
 8002d44:	701a      	strb	r2, [r3, #0]
 8002d46:	1cbb      	adds	r3, r7, #2
 8002d48:	1c0a      	adds	r2, r1, #0
 8002d4a:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_RESET);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6818      	ldr	r0, [r3, #0]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	889b      	ldrh	r3, [r3, #4]
 8002d54:	2200      	movs	r2, #0
 8002d56:	0019      	movs	r1, r3
 8002d58:	f002 fc53 	bl	8005602 <HAL_GPIO_WritePin>
  addr |= 0x80;
 8002d5c:	1cfb      	adds	r3, r7, #3
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	2280      	movs	r2, #128	@ 0x80
 8002d62:	4252      	negs	r2, r2
 8002d64:	4313      	orrs	r3, r2
 8002d66:	b2da      	uxtb	r2, r3
 8002d68:	1cfb      	adds	r3, r7, #3
 8002d6a:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(max31865->spi,&addr, 1, 100);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6898      	ldr	r0, [r3, #8]
 8002d70:	1cf9      	adds	r1, r7, #3
 8002d72:	2364      	movs	r3, #100	@ 0x64
 8002d74:	2201      	movs	r2, #1
 8002d76:	f003 fbe1 	bl	800653c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(max31865->spi,&data, 1, 100);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6898      	ldr	r0, [r3, #8]
 8002d7e:	1cb9      	adds	r1, r7, #2
 8002d80:	2364      	movs	r3, #100	@ 0x64
 8002d82:	2201      	movs	r2, #1
 8002d84:	f003 fbda 	bl	800653c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_SET);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6818      	ldr	r0, [r3, #0]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	889b      	ldrh	r3, [r3, #4]
 8002d90:	2201      	movs	r2, #1
 8002d92:	0019      	movs	r1, r3
 8002d94:	f002 fc35 	bl	8005602 <HAL_GPIO_WritePin>
}
 8002d98:	46c0      	nop			@ (mov r8, r8)
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	b002      	add	sp, #8
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <Max31865_readFault>:
//#########################################################################################################################
uint8_t Max31865_readFault(Max31865_t *max31865)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  return Max31865_readRegister8(max31865, MAX31856_FAULTSTAT_REG);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2107      	movs	r1, #7
 8002dac:	0018      	movs	r0, r3
 8002dae:	f7ff ff7e 	bl	8002cae <Max31865_readRegister8>
 8002db2:	0003      	movs	r3, r0
}
 8002db4:	0018      	movs	r0, r3
 8002db6:	46bd      	mov	sp, r7
 8002db8:	b002      	add	sp, #8
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <Max31865_clearFault>:
//#########################################################################################################################
void Max31865_clearFault(Max31865_t *max31865)
{
 8002dbc:	b5b0      	push	{r4, r5, r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8002dc4:	250f      	movs	r5, #15
 8002dc6:	197c      	adds	r4, r7, r5
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2100      	movs	r1, #0
 8002dcc:	0018      	movs	r0, r3
 8002dce:	f7ff ff6e 	bl	8002cae <Max31865_readRegister8>
 8002dd2:	0003      	movs	r3, r0
 8002dd4:	7023      	strb	r3, [r4, #0]
	t &= ~0x2C;
 8002dd6:	0028      	movs	r0, r5
 8002dd8:	183b      	adds	r3, r7, r0
 8002dda:	183a      	adds	r2, r7, r0
 8002ddc:	7812      	ldrb	r2, [r2, #0]
 8002dde:	212c      	movs	r1, #44	@ 0x2c
 8002de0:	438a      	bics	r2, r1
 8002de2:	701a      	strb	r2, [r3, #0]
	t |= MAX31856_CONFIG_FAULTSTAT;
 8002de4:	183b      	adds	r3, r7, r0
 8002de6:	183a      	adds	r2, r7, r0
 8002de8:	7812      	ldrb	r2, [r2, #0]
 8002dea:	2102      	movs	r1, #2
 8002dec:	430a      	orrs	r2, r1
 8002dee:	701a      	strb	r2, [r3, #0]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8002df0:	183b      	adds	r3, r7, r0
 8002df2:	781a      	ldrb	r2, [r3, #0]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2100      	movs	r1, #0
 8002df8:	0018      	movs	r0, r3
 8002dfa:	f7ff ff9b 	bl	8002d34 <Max31865_writeRegister8>
}
 8002dfe:	46c0      	nop			@ (mov r8, r8)
 8002e00:	46bd      	mov	sp, r7
 8002e02:	b004      	add	sp, #16
 8002e04:	bdb0      	pop	{r4, r5, r7, pc}

08002e06 <Max31865_enableBias>:
//#########################################################################################################################
void Max31865_enableBias(Max31865_t *max31865, uint8_t enable)
{
 8002e06:	b5b0      	push	{r4, r5, r7, lr}
 8002e08:	b084      	sub	sp, #16
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
 8002e0e:	000a      	movs	r2, r1
 8002e10:	1cfb      	adds	r3, r7, #3
 8002e12:	701a      	strb	r2, [r3, #0]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8002e14:	250f      	movs	r5, #15
 8002e16:	197c      	adds	r4, r7, r5
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	0018      	movs	r0, r3
 8002e1e:	f7ff ff46 	bl	8002cae <Max31865_readRegister8>
 8002e22:	0003      	movs	r3, r0
 8002e24:	7023      	strb	r3, [r4, #0]
	if (enable)
 8002e26:	1cfb      	adds	r3, r7, #3
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d007      	beq.n	8002e3e <Max31865_enableBias+0x38>
		t |= MAX31856_CONFIG_BIAS;
 8002e2e:	197b      	adds	r3, r7, r5
 8002e30:	197a      	adds	r2, r7, r5
 8002e32:	7812      	ldrb	r2, [r2, #0]
 8002e34:	2180      	movs	r1, #128	@ 0x80
 8002e36:	4249      	negs	r1, r1
 8002e38:	430a      	orrs	r2, r1
 8002e3a:	701a      	strb	r2, [r3, #0]
 8002e3c:	e006      	b.n	8002e4c <Max31865_enableBias+0x46>
	else
		t &= ~MAX31856_CONFIG_BIAS;
 8002e3e:	220f      	movs	r2, #15
 8002e40:	18bb      	adds	r3, r7, r2
 8002e42:	18ba      	adds	r2, r7, r2
 8002e44:	7812      	ldrb	r2, [r2, #0]
 8002e46:	217f      	movs	r1, #127	@ 0x7f
 8002e48:	400a      	ands	r2, r1
 8002e4a:	701a      	strb	r2, [r3, #0]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8002e4c:	230f      	movs	r3, #15
 8002e4e:	18fb      	adds	r3, r7, r3
 8002e50:	781a      	ldrb	r2, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2100      	movs	r1, #0
 8002e56:	0018      	movs	r0, r3
 8002e58:	f7ff ff6c 	bl	8002d34 <Max31865_writeRegister8>
}
 8002e5c:	46c0      	nop			@ (mov r8, r8)
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	b004      	add	sp, #16
 8002e62:	bdb0      	pop	{r4, r5, r7, pc}

08002e64 <Max31865_autoConvert>:
//#########################################################################################################################
void Max31865_autoConvert(Max31865_t *max31865, uint8_t enable)
{
 8002e64:	b5b0      	push	{r4, r5, r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	000a      	movs	r2, r1
 8002e6e:	1cfb      	adds	r3, r7, #3
 8002e70:	701a      	strb	r2, [r3, #0]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8002e72:	250f      	movs	r5, #15
 8002e74:	197c      	adds	r4, r7, r5
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2100      	movs	r1, #0
 8002e7a:	0018      	movs	r0, r3
 8002e7c:	f7ff ff17 	bl	8002cae <Max31865_readRegister8>
 8002e80:	0003      	movs	r3, r0
 8002e82:	7023      	strb	r3, [r4, #0]
	if (enable)
 8002e84:	1cfb      	adds	r3, r7, #3
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d006      	beq.n	8002e9a <Max31865_autoConvert+0x36>
		t |= MAX31856_CONFIG_MODEAUTO;
 8002e8c:	197b      	adds	r3, r7, r5
 8002e8e:	197a      	adds	r2, r7, r5
 8002e90:	7812      	ldrb	r2, [r2, #0]
 8002e92:	2140      	movs	r1, #64	@ 0x40
 8002e94:	430a      	orrs	r2, r1
 8002e96:	701a      	strb	r2, [r3, #0]
 8002e98:	e006      	b.n	8002ea8 <Max31865_autoConvert+0x44>
	else
		t &= ~MAX31856_CONFIG_MODEAUTO;
 8002e9a:	220f      	movs	r2, #15
 8002e9c:	18bb      	adds	r3, r7, r2
 8002e9e:	18ba      	adds	r2, r7, r2
 8002ea0:	7812      	ldrb	r2, [r2, #0]
 8002ea2:	2140      	movs	r1, #64	@ 0x40
 8002ea4:	438a      	bics	r2, r1
 8002ea6:	701a      	strb	r2, [r3, #0]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8002ea8:	230f      	movs	r3, #15
 8002eaa:	18fb      	adds	r3, r7, r3
 8002eac:	781a      	ldrb	r2, [r3, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2100      	movs	r1, #0
 8002eb2:	0018      	movs	r0, r3
 8002eb4:	f7ff ff3e 	bl	8002d34 <Max31865_writeRegister8>
}
 8002eb8:	46c0      	nop			@ (mov r8, r8)
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	b004      	add	sp, #16
 8002ebe:	bdb0      	pop	{r4, r5, r7, pc}

08002ec0 <Max31865_setWires>:
//#########################################################################################################################
void Max31865_setWires(Max31865_t *max31865, uint8_t numWires)
{
 8002ec0:	b5b0      	push	{r4, r5, r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	000a      	movs	r2, r1
 8002eca:	1cfb      	adds	r3, r7, #3
 8002ecc:	701a      	strb	r2, [r3, #0]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8002ece:	250f      	movs	r5, #15
 8002ed0:	197c      	adds	r4, r7, r5
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2100      	movs	r1, #0
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	f7ff fee9 	bl	8002cae <Max31865_readRegister8>
 8002edc:	0003      	movs	r3, r0
 8002ede:	7023      	strb	r3, [r4, #0]
	if (numWires == 3)
 8002ee0:	1cfb      	adds	r3, r7, #3
 8002ee2:	781b      	ldrb	r3, [r3, #0]
 8002ee4:	2b03      	cmp	r3, #3
 8002ee6:	d106      	bne.n	8002ef6 <Max31865_setWires+0x36>
		t |= MAX31856_CONFIG_3WIRE;
 8002ee8:	197b      	adds	r3, r7, r5
 8002eea:	197a      	adds	r2, r7, r5
 8002eec:	7812      	ldrb	r2, [r2, #0]
 8002eee:	2110      	movs	r1, #16
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	701a      	strb	r2, [r3, #0]
 8002ef4:	e006      	b.n	8002f04 <Max31865_setWires+0x44>
	else
		t &= ~MAX31856_CONFIG_3WIRE;
 8002ef6:	220f      	movs	r2, #15
 8002ef8:	18bb      	adds	r3, r7, r2
 8002efa:	18ba      	adds	r2, r7, r2
 8002efc:	7812      	ldrb	r2, [r2, #0]
 8002efe:	2110      	movs	r1, #16
 8002f00:	438a      	bics	r2, r1
 8002f02:	701a      	strb	r2, [r3, #0]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8002f04:	230f      	movs	r3, #15
 8002f06:	18fb      	adds	r3, r7, r3
 8002f08:	781a      	ldrb	r2, [r3, #0]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2100      	movs	r1, #0
 8002f0e:	0018      	movs	r0, r3
 8002f10:	f7ff ff10 	bl	8002d34 <Max31865_writeRegister8>
}
 8002f14:	46c0      	nop			@ (mov r8, r8)
 8002f16:	46bd      	mov	sp, r7
 8002f18:	b004      	add	sp, #16
 8002f1a:	bdb0      	pop	{r4, r5, r7, pc}

08002f1c <Max31865_setFilter>:
//#########################################################################################################################
void Max31865_setFilter(Max31865_t *max31865, uint8_t filterHz)
{
 8002f1c:	b5b0      	push	{r4, r5, r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	000a      	movs	r2, r1
 8002f26:	1cfb      	adds	r3, r7, #3
 8002f28:	701a      	strb	r2, [r3, #0]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8002f2a:	250f      	movs	r5, #15
 8002f2c:	197c      	adds	r4, r7, r5
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2100      	movs	r1, #0
 8002f32:	0018      	movs	r0, r3
 8002f34:	f7ff febb 	bl	8002cae <Max31865_readRegister8>
 8002f38:	0003      	movs	r3, r0
 8002f3a:	7023      	strb	r3, [r4, #0]
	if (filterHz == 50)
 8002f3c:	1cfb      	adds	r3, r7, #3
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	2b32      	cmp	r3, #50	@ 0x32
 8002f42:	d106      	bne.n	8002f52 <Max31865_setFilter+0x36>
		t |= MAX31856_CONFIG_FILT50HZ;
 8002f44:	197b      	adds	r3, r7, r5
 8002f46:	197a      	adds	r2, r7, r5
 8002f48:	7812      	ldrb	r2, [r2, #0]
 8002f4a:	2101      	movs	r1, #1
 8002f4c:	430a      	orrs	r2, r1
 8002f4e:	701a      	strb	r2, [r3, #0]
 8002f50:	e006      	b.n	8002f60 <Max31865_setFilter+0x44>
	else
		t &= ~MAX31856_CONFIG_FILT50HZ;
 8002f52:	220f      	movs	r2, #15
 8002f54:	18bb      	adds	r3, r7, r2
 8002f56:	18ba      	adds	r2, r7, r2
 8002f58:	7812      	ldrb	r2, [r2, #0]
 8002f5a:	2101      	movs	r1, #1
 8002f5c:	438a      	bics	r2, r1
 8002f5e:	701a      	strb	r2, [r3, #0]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8002f60:	230f      	movs	r3, #15
 8002f62:	18fb      	adds	r3, r7, r3
 8002f64:	781a      	ldrb	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2100      	movs	r1, #0
 8002f6a:	0018      	movs	r0, r3
 8002f6c:	f7ff fee2 	bl	8002d34 <Max31865_writeRegister8>
}
 8002f70:	46c0      	nop			@ (mov r8, r8)
 8002f72:	46bd      	mov	sp, r7
 8002f74:	b004      	add	sp, #16
 8002f76:	bdb0      	pop	{r4, r5, r7, pc}

08002f78 <Max31865_readRTD>:
//#########################################################################################################################
uint16_t Max31865_readRTD (Max31865_t *max31865)
{
 8002f78:	b5b0      	push	{r4, r5, r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
	Max31865_clearFault(max31865);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	0018      	movs	r0, r3
 8002f84:	f7ff ff1a 	bl	8002dbc <Max31865_clearFault>
	Max31865_enableBias(max31865, 1);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2101      	movs	r1, #1
 8002f8c:	0018      	movs	r0, r3
 8002f8e:	f7ff ff3a 	bl	8002e06 <Max31865_enableBias>
	Max31865_delay(10);
 8002f92:	200a      	movs	r0, #10
 8002f94:	f7ff fe34 	bl	8002c00 <Max31865_delay>
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8002f98:	250f      	movs	r5, #15
 8002f9a:	197c      	adds	r4, r7, r5
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2100      	movs	r1, #0
 8002fa0:	0018      	movs	r0, r3
 8002fa2:	f7ff fe84 	bl	8002cae <Max31865_readRegister8>
 8002fa6:	0003      	movs	r3, r0
 8002fa8:	7023      	strb	r3, [r4, #0]
	t |= MAX31856_CONFIG_1SHOT;
 8002faa:	0028      	movs	r0, r5
 8002fac:	183b      	adds	r3, r7, r0
 8002fae:	183a      	adds	r2, r7, r0
 8002fb0:	7812      	ldrb	r2, [r2, #0]
 8002fb2:	2120      	movs	r1, #32
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	701a      	strb	r2, [r3, #0]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8002fb8:	183b      	adds	r3, r7, r0
 8002fba:	781a      	ldrb	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2100      	movs	r1, #0
 8002fc0:	0018      	movs	r0, r3
 8002fc2:	f7ff feb7 	bl	8002d34 <Max31865_writeRegister8>
	Max31865_delay(65);
 8002fc6:	2041      	movs	r0, #65	@ 0x41
 8002fc8:	f7ff fe1a 	bl	8002c00 <Max31865_delay>
	uint16_t rtd = Max31865_readRegister16(max31865, MAX31856_RTDMSB_REG);
 8002fcc:	250c      	movs	r5, #12
 8002fce:	197c      	adds	r4, r7, r5
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2101      	movs	r1, #1
 8002fd4:	0018      	movs	r0, r3
 8002fd6:	f7ff fe82 	bl	8002cde <Max31865_readRegister16>
 8002fda:	0003      	movs	r3, r0
 8002fdc:	8023      	strh	r3, [r4, #0]
	rtd >>= 1;
 8002fde:	0029      	movs	r1, r5
 8002fe0:	187b      	adds	r3, r7, r1
 8002fe2:	187a      	adds	r2, r7, r1
 8002fe4:	8812      	ldrh	r2, [r2, #0]
 8002fe6:	0852      	lsrs	r2, r2, #1
 8002fe8:	801a      	strh	r2, [r3, #0]
	return rtd;
 8002fea:	187b      	adds	r3, r7, r1
 8002fec:	881b      	ldrh	r3, [r3, #0]
}
 8002fee:	0018      	movs	r0, r3
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	b004      	add	sp, #16
 8002ff4:	bdb0      	pop	{r4, r5, r7, pc}

08002ff6 <Max31865_init>:
//#########################################################################################################################
//#########################################################################################################################
//#########################################################################################################################
void  Max31865_init(Max31865_t *max31865,SPI_HandleTypeDef *spi,GPIO_TypeDef  *cs_gpio,uint16_t cs_pin,uint8_t  numwires, uint8_t filterHz)
{
 8002ff6:	b580      	push	{r7, lr}
 8002ff8:	b084      	sub	sp, #16
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	60f8      	str	r0, [r7, #12]
 8002ffe:	60b9      	str	r1, [r7, #8]
 8003000:	607a      	str	r2, [r7, #4]
 8003002:	001a      	movs	r2, r3
 8003004:	1cbb      	adds	r3, r7, #2
 8003006:	801a      	strh	r2, [r3, #0]
  if(max31865->lock == 1)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	7b1b      	ldrb	r3, [r3, #12]
 800300c:	2b01      	cmp	r3, #1
 800300e:	d102      	bne.n	8003016 <Max31865_init+0x20>
    Max31865_delay(1);
 8003010:	2001      	movs	r0, #1
 8003012:	f7ff fdf5 	bl	8002c00 <Max31865_delay>
  max31865->lock = 1;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2201      	movs	r2, #1
 800301a:	731a      	strb	r2, [r3, #12]
  max31865->spi = spi;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	68ba      	ldr	r2, [r7, #8]
 8003020:	609a      	str	r2, [r3, #8]
  max31865->cs_gpio = cs_gpio;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	601a      	str	r2, [r3, #0]
  max31865->cs_pin = cs_pin;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	1cba      	adds	r2, r7, #2
 800302c:	8812      	ldrh	r2, [r2, #0]
 800302e:	809a      	strh	r2, [r3, #4]
  HAL_GPIO_WritePin(max31865->cs_gpio,max31865->cs_pin,GPIO_PIN_SET);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6818      	ldr	r0, [r3, #0]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	889b      	ldrh	r3, [r3, #4]
 8003038:	2201      	movs	r2, #1
 800303a:	0019      	movs	r1, r3
 800303c:	f002 fae1 	bl	8005602 <HAL_GPIO_WritePin>
  Max31865_delay(100);
 8003040:	2064      	movs	r0, #100	@ 0x64
 8003042:	f7ff fddd 	bl	8002c00 <Max31865_delay>
  Max31865_setWires(max31865, numwires);
 8003046:	2318      	movs	r3, #24
 8003048:	18fb      	adds	r3, r7, r3
 800304a:	781a      	ldrb	r2, [r3, #0]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	0011      	movs	r1, r2
 8003050:	0018      	movs	r0, r3
 8003052:	f7ff ff35 	bl	8002ec0 <Max31865_setWires>
	Max31865_enableBias(max31865, 0);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2100      	movs	r1, #0
 800305a:	0018      	movs	r0, r3
 800305c:	f7ff fed3 	bl	8002e06 <Max31865_enableBias>
	Max31865_autoConvert(max31865, 0);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2100      	movs	r1, #0
 8003064:	0018      	movs	r0, r3
 8003066:	f7ff fefd 	bl	8002e64 <Max31865_autoConvert>
	Max31865_clearFault(max31865);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	0018      	movs	r0, r3
 800306e:	f7ff fea5 	bl	8002dbc <Max31865_clearFault>
  Max31865_setFilter(max31865, filterHz);
 8003072:	231c      	movs	r3, #28
 8003074:	18fb      	adds	r3, r7, r3
 8003076:	781a      	ldrb	r2, [r3, #0]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	0011      	movs	r1, r2
 800307c:	0018      	movs	r0, r3
 800307e:	f7ff ff4d 	bl	8002f1c <Max31865_setFilter>
}
 8003082:	46c0      	nop			@ (mov r8, r8)
 8003084:	46bd      	mov	sp, r7
 8003086:	b004      	add	sp, #16
 8003088:	bd80      	pop	{r7, pc}
	...

0800308c <Max31865_readTempC>:
//#########################################################################################################################
bool Max31865_readTempC(Max31865_t *max31865,float *readTemp)
{
 800308c:	b5b0      	push	{r4, r5, r7, lr}
 800308e:	b08a      	sub	sp, #40	@ 0x28
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]
  if(max31865->lock == 1)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	7b1b      	ldrb	r3, [r3, #12]
 800309a:	2b01      	cmp	r3, #1
 800309c:	d102      	bne.n	80030a4 <Max31865_readTempC+0x18>
    Max31865_delay(1);
 800309e:	2001      	movs	r0, #1
 80030a0:	f7ff fdae 	bl	8002c00 <Max31865_delay>
  max31865->lock = 1;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	731a      	strb	r2, [r3, #12]
  bool isOk = false;
 80030aa:	2427      	movs	r4, #39	@ 0x27
 80030ac:	193b      	adds	r3, r7, r4
 80030ae:	2200      	movs	r2, #0
 80030b0:	701a      	strb	r2, [r3, #0]
  float Z1, Z2, Z3, Z4, Rt, temp;
	Rt = Max31865_readRTD(max31865);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	0018      	movs	r0, r3
 80030b6:	f7ff ff5f 	bl	8002f78 <Max31865_readRTD>
 80030ba:	0003      	movs	r3, r0
 80030bc:	0018      	movs	r0, r3
 80030be:	f7fe f9a9 	bl	8001414 <__aeabi_ui2f>
 80030c2:	1c03      	adds	r3, r0, #0
 80030c4:	623b      	str	r3, [r7, #32]
	Rt /= 32768;
 80030c6:	218e      	movs	r1, #142	@ 0x8e
 80030c8:	05c9      	lsls	r1, r1, #23
 80030ca:	6a38      	ldr	r0, [r7, #32]
 80030cc:	f7fd fc58 	bl	8000980 <__aeabi_fdiv>
 80030d0:	1c03      	adds	r3, r0, #0
 80030d2:	623b      	str	r3, [r7, #32]
	Rt *= _MAX31865_RREF;
 80030d4:	4981      	ldr	r1, [pc, #516]	@ (80032dc <Max31865_readTempC+0x250>)
 80030d6:	6a38      	ldr	r0, [r7, #32]
 80030d8:	f7fd fe38 	bl	8000d4c <__aeabi_fmul>
 80030dc:	1c03      	adds	r3, r0, #0
 80030de:	623b      	str	r3, [r7, #32]
	Z1 = -RTD_A;
 80030e0:	4b7f      	ldr	r3, [pc, #508]	@ (80032e0 <Max31865_readTempC+0x254>)
 80030e2:	61fb      	str	r3, [r7, #28]
	Z2 = RTD_A * RTD_A - (4 * RTD_B);
 80030e4:	4b7f      	ldr	r3, [pc, #508]	@ (80032e4 <Max31865_readTempC+0x258>)
 80030e6:	61bb      	str	r3, [r7, #24]
	Z3 = (4 * RTD_B) / _MAX31865_RNOMINAL;
 80030e8:	4b7f      	ldr	r3, [pc, #508]	@ (80032e8 <Max31865_readTempC+0x25c>)
 80030ea:	617b      	str	r3, [r7, #20]
	Z4 = 2 * RTD_B;
 80030ec:	4b7f      	ldr	r3, [pc, #508]	@ (80032ec <Max31865_readTempC+0x260>)
 80030ee:	613b      	str	r3, [r7, #16]
	temp = Z2 + (Z3 * Rt);
 80030f0:	6a39      	ldr	r1, [r7, #32]
 80030f2:	6978      	ldr	r0, [r7, #20]
 80030f4:	f7fd fe2a 	bl	8000d4c <__aeabi_fmul>
 80030f8:	1c03      	adds	r3, r0, #0
 80030fa:	1c19      	adds	r1, r3, #0
 80030fc:	69b8      	ldr	r0, [r7, #24]
 80030fe:	f7fd fab5 	bl	800066c <__aeabi_fadd>
 8003102:	1c03      	adds	r3, r0, #0
 8003104:	60fb      	str	r3, [r7, #12]
	temp = (sqrtf(temp) + Z1) / Z4;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	1c18      	adds	r0, r3, #0
 800310a:	f005 fb89 	bl	8008820 <sqrtf>
 800310e:	1c03      	adds	r3, r0, #0
 8003110:	69f9      	ldr	r1, [r7, #28]
 8003112:	1c18      	adds	r0, r3, #0
 8003114:	f7fd faaa 	bl	800066c <__aeabi_fadd>
 8003118:	1c03      	adds	r3, r0, #0
 800311a:	6939      	ldr	r1, [r7, #16]
 800311c:	1c18      	adds	r0, r3, #0
 800311e:	f7fd fc2f 	bl	8000980 <__aeabi_fdiv>
 8003122:	1c03      	adds	r3, r0, #0
 8003124:	60fb      	str	r3, [r7, #12]

	if (temp >= 0)
 8003126:	2100      	movs	r1, #0
 8003128:	68f8      	ldr	r0, [r7, #12]
 800312a:	f7fd f991 	bl	8000450 <__aeabi_fcmpge>
 800312e:	1e03      	subs	r3, r0, #0
 8003130:	d012      	beq.n	8003158 <Max31865_readTempC+0xcc>
  {
    *readTemp = temp;
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	68fa      	ldr	r2, [r7, #12]
 8003136:	601a      	str	r2, [r3, #0]
    if(Max31865_readFault(max31865) == 0)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	0018      	movs	r0, r3
 800313c:	f7ff fe30 	bl	8002da0 <Max31865_readFault>
 8003140:	1e03      	subs	r3, r0, #0
 8003142:	d102      	bne.n	800314a <Max31865_readTempC+0xbe>
      isOk = true;
 8003144:	193b      	adds	r3, r7, r4
 8003146:	2201      	movs	r2, #1
 8003148:	701a      	strb	r2, [r3, #0]
    max31865->lock = 0;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2200      	movs	r2, #0
 800314e:	731a      	strb	r2, [r3, #12]
    return isOk;
 8003150:	2327      	movs	r3, #39	@ 0x27
 8003152:	18fb      	adds	r3, r7, r3
 8003154:	781b      	ldrb	r3, [r3, #0]
 8003156:	e0bc      	b.n	80032d2 <Max31865_readTempC+0x246>
  }
	Rt /= _MAX31865_RNOMINAL;
 8003158:	4965      	ldr	r1, [pc, #404]	@ (80032f0 <Max31865_readTempC+0x264>)
 800315a:	6a38      	ldr	r0, [r7, #32]
 800315c:	f7fd fc10 	bl	8000980 <__aeabi_fdiv>
 8003160:	1c03      	adds	r3, r0, #0
 8003162:	623b      	str	r3, [r7, #32]
	//Rt *= 100;
	Rt *= 5000;
 8003164:	4963      	ldr	r1, [pc, #396]	@ (80032f4 <Max31865_readTempC+0x268>)
 8003166:	6a38      	ldr	r0, [r7, #32]
 8003168:	f7fd fdf0 	bl	8000d4c <__aeabi_fmul>
 800316c:	1c03      	adds	r3, r0, #0
 800316e:	623b      	str	r3, [r7, #32]
	float rpoly = Rt;
 8003170:	6a3b      	ldr	r3, [r7, #32]
 8003172:	60bb      	str	r3, [r7, #8]
	temp = -242.02;
 8003174:	4b60      	ldr	r3, [pc, #384]	@ (80032f8 <Max31865_readTempC+0x26c>)
 8003176:	60fb      	str	r3, [r7, #12]
	temp += 2.2228 * rpoly;
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f7ff fb55 	bl	8002828 <__aeabi_f2d>
 800317e:	0004      	movs	r4, r0
 8003180:	000d      	movs	r5, r1
 8003182:	68b8      	ldr	r0, [r7, #8]
 8003184:	f7ff fb50 	bl	8002828 <__aeabi_f2d>
 8003188:	4a5c      	ldr	r2, [pc, #368]	@ (80032fc <Max31865_readTempC+0x270>)
 800318a:	4b5d      	ldr	r3, [pc, #372]	@ (8003300 <Max31865_readTempC+0x274>)
 800318c:	f7fe fce8 	bl	8001b60 <__aeabi_dmul>
 8003190:	0002      	movs	r2, r0
 8003192:	000b      	movs	r3, r1
 8003194:	0020      	movs	r0, r4
 8003196:	0029      	movs	r1, r5
 8003198:	f7fe f97e 	bl	8001498 <__aeabi_dadd>
 800319c:	0002      	movs	r2, r0
 800319e:	000b      	movs	r3, r1
 80031a0:	0010      	movs	r0, r2
 80031a2:	0019      	movs	r1, r3
 80031a4:	f7ff fb88 	bl	80028b8 <__aeabi_d2f>
 80031a8:	1c03      	adds	r3, r0, #0
 80031aa:	60fb      	str	r3, [r7, #12]
	rpoly *= Rt;  // square
 80031ac:	6a39      	ldr	r1, [r7, #32]
 80031ae:	68b8      	ldr	r0, [r7, #8]
 80031b0:	f7fd fdcc 	bl	8000d4c <__aeabi_fmul>
 80031b4:	1c03      	adds	r3, r0, #0
 80031b6:	60bb      	str	r3, [r7, #8]
	temp += 2.5859e-3 * rpoly;
 80031b8:	68f8      	ldr	r0, [r7, #12]
 80031ba:	f7ff fb35 	bl	8002828 <__aeabi_f2d>
 80031be:	0004      	movs	r4, r0
 80031c0:	000d      	movs	r5, r1
 80031c2:	68b8      	ldr	r0, [r7, #8]
 80031c4:	f7ff fb30 	bl	8002828 <__aeabi_f2d>
 80031c8:	4a4e      	ldr	r2, [pc, #312]	@ (8003304 <Max31865_readTempC+0x278>)
 80031ca:	4b4f      	ldr	r3, [pc, #316]	@ (8003308 <Max31865_readTempC+0x27c>)
 80031cc:	f7fe fcc8 	bl	8001b60 <__aeabi_dmul>
 80031d0:	0002      	movs	r2, r0
 80031d2:	000b      	movs	r3, r1
 80031d4:	0020      	movs	r0, r4
 80031d6:	0029      	movs	r1, r5
 80031d8:	f7fe f95e 	bl	8001498 <__aeabi_dadd>
 80031dc:	0002      	movs	r2, r0
 80031de:	000b      	movs	r3, r1
 80031e0:	0010      	movs	r0, r2
 80031e2:	0019      	movs	r1, r3
 80031e4:	f7ff fb68 	bl	80028b8 <__aeabi_d2f>
 80031e8:	1c03      	adds	r3, r0, #0
 80031ea:	60fb      	str	r3, [r7, #12]
	rpoly *= Rt;  // ^3
 80031ec:	6a39      	ldr	r1, [r7, #32]
 80031ee:	68b8      	ldr	r0, [r7, #8]
 80031f0:	f7fd fdac 	bl	8000d4c <__aeabi_fmul>
 80031f4:	1c03      	adds	r3, r0, #0
 80031f6:	60bb      	str	r3, [r7, #8]
	temp -= 4.8260e-6 * rpoly;
 80031f8:	68f8      	ldr	r0, [r7, #12]
 80031fa:	f7ff fb15 	bl	8002828 <__aeabi_f2d>
 80031fe:	0004      	movs	r4, r0
 8003200:	000d      	movs	r5, r1
 8003202:	68b8      	ldr	r0, [r7, #8]
 8003204:	f7ff fb10 	bl	8002828 <__aeabi_f2d>
 8003208:	4a40      	ldr	r2, [pc, #256]	@ (800330c <Max31865_readTempC+0x280>)
 800320a:	4b41      	ldr	r3, [pc, #260]	@ (8003310 <Max31865_readTempC+0x284>)
 800320c:	f7fe fca8 	bl	8001b60 <__aeabi_dmul>
 8003210:	0002      	movs	r2, r0
 8003212:	000b      	movs	r3, r1
 8003214:	0020      	movs	r0, r4
 8003216:	0029      	movs	r1, r5
 8003218:	f7fe ff6a 	bl	80020f0 <__aeabi_dsub>
 800321c:	0002      	movs	r2, r0
 800321e:	000b      	movs	r3, r1
 8003220:	0010      	movs	r0, r2
 8003222:	0019      	movs	r1, r3
 8003224:	f7ff fb48 	bl	80028b8 <__aeabi_d2f>
 8003228:	1c03      	adds	r3, r0, #0
 800322a:	60fb      	str	r3, [r7, #12]
	rpoly *= Rt;  // ^4
 800322c:	6a39      	ldr	r1, [r7, #32]
 800322e:	68b8      	ldr	r0, [r7, #8]
 8003230:	f7fd fd8c 	bl	8000d4c <__aeabi_fmul>
 8003234:	1c03      	adds	r3, r0, #0
 8003236:	60bb      	str	r3, [r7, #8]
	temp -= 2.8183e-8 * rpoly;
 8003238:	68f8      	ldr	r0, [r7, #12]
 800323a:	f7ff faf5 	bl	8002828 <__aeabi_f2d>
 800323e:	0004      	movs	r4, r0
 8003240:	000d      	movs	r5, r1
 8003242:	68b8      	ldr	r0, [r7, #8]
 8003244:	f7ff faf0 	bl	8002828 <__aeabi_f2d>
 8003248:	4a32      	ldr	r2, [pc, #200]	@ (8003314 <Max31865_readTempC+0x288>)
 800324a:	4b33      	ldr	r3, [pc, #204]	@ (8003318 <Max31865_readTempC+0x28c>)
 800324c:	f7fe fc88 	bl	8001b60 <__aeabi_dmul>
 8003250:	0002      	movs	r2, r0
 8003252:	000b      	movs	r3, r1
 8003254:	0020      	movs	r0, r4
 8003256:	0029      	movs	r1, r5
 8003258:	f7fe ff4a 	bl	80020f0 <__aeabi_dsub>
 800325c:	0002      	movs	r2, r0
 800325e:	000b      	movs	r3, r1
 8003260:	0010      	movs	r0, r2
 8003262:	0019      	movs	r1, r3
 8003264:	f7ff fb28 	bl	80028b8 <__aeabi_d2f>
 8003268:	1c03      	adds	r3, r0, #0
 800326a:	60fb      	str	r3, [r7, #12]
	rpoly *= Rt;  // ^5
 800326c:	6a39      	ldr	r1, [r7, #32]
 800326e:	68b8      	ldr	r0, [r7, #8]
 8003270:	f7fd fd6c 	bl	8000d4c <__aeabi_fmul>
 8003274:	1c03      	adds	r3, r0, #0
 8003276:	60bb      	str	r3, [r7, #8]
	temp += 1.5243e-10 * rpoly;
 8003278:	68f8      	ldr	r0, [r7, #12]
 800327a:	f7ff fad5 	bl	8002828 <__aeabi_f2d>
 800327e:	0004      	movs	r4, r0
 8003280:	000d      	movs	r5, r1
 8003282:	68b8      	ldr	r0, [r7, #8]
 8003284:	f7ff fad0 	bl	8002828 <__aeabi_f2d>
 8003288:	4a24      	ldr	r2, [pc, #144]	@ (800331c <Max31865_readTempC+0x290>)
 800328a:	4b25      	ldr	r3, [pc, #148]	@ (8003320 <Max31865_readTempC+0x294>)
 800328c:	f7fe fc68 	bl	8001b60 <__aeabi_dmul>
 8003290:	0002      	movs	r2, r0
 8003292:	000b      	movs	r3, r1
 8003294:	0020      	movs	r0, r4
 8003296:	0029      	movs	r1, r5
 8003298:	f7fe f8fe 	bl	8001498 <__aeabi_dadd>
 800329c:	0002      	movs	r2, r0
 800329e:	000b      	movs	r3, r1
 80032a0:	0010      	movs	r0, r2
 80032a2:	0019      	movs	r1, r3
 80032a4:	f7ff fb08 	bl	80028b8 <__aeabi_d2f>
 80032a8:	1c03      	adds	r3, r0, #0
 80032aa:	60fb      	str	r3, [r7, #12]

  *readTemp = temp;
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	68fa      	ldr	r2, [r7, #12]
 80032b0:	601a      	str	r2, [r3, #0]
  if(Max31865_readFault(max31865) == 0)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	0018      	movs	r0, r3
 80032b6:	f7ff fd73 	bl	8002da0 <Max31865_readFault>
 80032ba:	1e03      	subs	r3, r0, #0
 80032bc:	d103      	bne.n	80032c6 <Max31865_readTempC+0x23a>
    isOk = true;
 80032be:	2327      	movs	r3, #39	@ 0x27
 80032c0:	18fb      	adds	r3, r7, r3
 80032c2:	2201      	movs	r2, #1
 80032c4:	701a      	strb	r2, [r3, #0]
  max31865->lock = 0;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	731a      	strb	r2, [r3, #12]
  return isOk;
 80032cc:	2327      	movs	r3, #39	@ 0x27
 80032ce:	18fb      	adds	r3, r7, r3
 80032d0:	781b      	ldrb	r3, [r3, #0]
}
 80032d2:	0018      	movs	r0, r3
 80032d4:	46bd      	mov	sp, r7
 80032d6:	b00a      	add	sp, #40	@ 0x28
 80032d8:	bdb0      	pop	{r4, r5, r7, pc}
 80032da:	46c0      	nop			@ (mov r8, r8)
 80032dc:	45866000 	.word	0x45866000
 80032e0:	bb801132 	.word	0xbb801132
 80032e4:	37938317 	.word	0x37938317
 80032e8:	b11ebdf3 	.word	0xb11ebdf3
 80032ec:	b59b057f 	.word	0xb59b057f
 80032f0:	447a0000 	.word	0x447a0000
 80032f4:	459c4000 	.word	0x459c4000
 80032f8:	c372051f 	.word	0xc372051f
 80032fc:	5dcc63f1 	.word	0x5dcc63f1
 8003300:	4001c84b 	.word	0x4001c84b
 8003304:	7dc882bb 	.word	0x7dc882bb
 8003308:	3f652f06 	.word	0x3f652f06
 800330c:	c766c293 	.word	0xc766c293
 8003310:	3ed43de0 	.word	0x3ed43de0
 8003314:	513156ce 	.word	0x513156ce
 8003318:	3e5e42e2 	.word	0x3e5e42e2
 800331c:	61e4fa3e 	.word	0x61e4fa3e
 8003320:	3de4f327 	.word	0x3de4f327

08003324 <Max31865_Filter>:
  *readTemp = (*readTemp * 9.0f / 5.0f) + 32.0f;
  return isOk;
}
//#########################################################################################################################
float Max31865_Filter(float	newInput, float	lastOutput, float efectiveFactor)
{
 8003324:	b590      	push	{r4, r7, lr}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	607a      	str	r2, [r7, #4]
	return ((float)lastOutput*(1.0f-efectiveFactor)) + ((float)newInput*efectiveFactor) ;
 8003330:	6879      	ldr	r1, [r7, #4]
 8003332:	20fe      	movs	r0, #254	@ 0xfe
 8003334:	0580      	lsls	r0, r0, #22
 8003336:	f7fd fe47 	bl	8000fc8 <__aeabi_fsub>
 800333a:	1c03      	adds	r3, r0, #0
 800333c:	68b9      	ldr	r1, [r7, #8]
 800333e:	1c18      	adds	r0, r3, #0
 8003340:	f7fd fd04 	bl	8000d4c <__aeabi_fmul>
 8003344:	1c03      	adds	r3, r0, #0
 8003346:	1c1c      	adds	r4, r3, #0
 8003348:	6879      	ldr	r1, [r7, #4]
 800334a:	68f8      	ldr	r0, [r7, #12]
 800334c:	f7fd fcfe 	bl	8000d4c <__aeabi_fmul>
 8003350:	1c03      	adds	r3, r0, #0
 8003352:	1c19      	adds	r1, r3, #0
 8003354:	1c20      	adds	r0, r4, #0
 8003356:	f7fd f989 	bl	800066c <__aeabi_fadd>
 800335a:	1c03      	adds	r3, r0, #0
}
 800335c:	1c18      	adds	r0, r3, #0
 800335e:	46bd      	mov	sp, r7
 8003360:	b005      	add	sp, #20
 8003362:	bd90      	pop	{r4, r7, pc}

08003364 <Convert_ADC_to_CapacitorVoltage>:

//float Convert_ADC_to_Temperature(uint16_t adc_value){

//}
#define CAPACITOR_DIVIDER 16.0f
float Convert_ADC_to_CapacitorVoltage(uint16_t adc_value){
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	0002      	movs	r2, r0
 800336c:	1dbb      	adds	r3, r7, #6
 800336e:	801a      	strh	r2, [r3, #0]
	float CapacitorVoltage=((adc_value / ADC_MAX) * VREF)*CAPACITOR_DIVIDER;
 8003370:	1dbb      	adds	r3, r7, #6
 8003372:	881b      	ldrh	r3, [r3, #0]
 8003374:	0018      	movs	r0, r3
 8003376:	f7fe f801 	bl	800137c <__aeabi_i2f>
 800337a:	1c03      	adds	r3, r0, #0
 800337c:	490a      	ldr	r1, [pc, #40]	@ (80033a8 <Convert_ADC_to_CapacitorVoltage+0x44>)
 800337e:	1c18      	adds	r0, r3, #0
 8003380:	f7fd fafe 	bl	8000980 <__aeabi_fdiv>
 8003384:	1c03      	adds	r3, r0, #0
 8003386:	4909      	ldr	r1, [pc, #36]	@ (80033ac <Convert_ADC_to_CapacitorVoltage+0x48>)
 8003388:	1c18      	adds	r0, r3, #0
 800338a:	f7fd fcdf 	bl	8000d4c <__aeabi_fmul>
 800338e:	1c03      	adds	r3, r0, #0
 8003390:	2183      	movs	r1, #131	@ 0x83
 8003392:	05c9      	lsls	r1, r1, #23
 8003394:	1c18      	adds	r0, r3, #0
 8003396:	f7fd fcd9 	bl	8000d4c <__aeabi_fmul>
 800339a:	1c03      	adds	r3, r0, #0
 800339c:	60fb      	str	r3, [r7, #12]
	return CapacitorVoltage;
 800339e:	68fb      	ldr	r3, [r7, #12]
}
 80033a0:	1c18      	adds	r0, r3, #0
 80033a2:	46bd      	mov	sp, r7
 80033a4:	b004      	add	sp, #16
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	457ff000 	.word	0x457ff000
 80033ac:	40533333 	.word	0x40533333

080033b0 <Convert_ADC_to_CellVoltage>:


#define CELL_DIVIDER 9.5f
float Convert_ADC_to_CellVoltage(uint16_t adc_value){
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	0002      	movs	r2, r0
 80033b8:	1dbb      	adds	r3, r7, #6
 80033ba:	801a      	strh	r2, [r3, #0]
	float CellVoltage=((adc_value / ADC_MAX) * VREF)*CELL_DIVIDER;
 80033bc:	1dbb      	adds	r3, r7, #6
 80033be:	881b      	ldrh	r3, [r3, #0]
 80033c0:	0018      	movs	r0, r3
 80033c2:	f7fd ffdb 	bl	800137c <__aeabi_i2f>
 80033c6:	1c03      	adds	r3, r0, #0
 80033c8:	490a      	ldr	r1, [pc, #40]	@ (80033f4 <Convert_ADC_to_CellVoltage+0x44>)
 80033ca:	1c18      	adds	r0, r3, #0
 80033cc:	f7fd fad8 	bl	8000980 <__aeabi_fdiv>
 80033d0:	1c03      	adds	r3, r0, #0
 80033d2:	4909      	ldr	r1, [pc, #36]	@ (80033f8 <Convert_ADC_to_CellVoltage+0x48>)
 80033d4:	1c18      	adds	r0, r3, #0
 80033d6:	f7fd fcb9 	bl	8000d4c <__aeabi_fmul>
 80033da:	1c03      	adds	r3, r0, #0
 80033dc:	4907      	ldr	r1, [pc, #28]	@ (80033fc <Convert_ADC_to_CellVoltage+0x4c>)
 80033de:	1c18      	adds	r0, r3, #0
 80033e0:	f7fd fcb4 	bl	8000d4c <__aeabi_fmul>
 80033e4:	1c03      	adds	r3, r0, #0
 80033e6:	60fb      	str	r3, [r7, #12]
	return CellVoltage;
 80033e8:	68fb      	ldr	r3, [r7, #12]
}
 80033ea:	1c18      	adds	r0, r3, #0
 80033ec:	46bd      	mov	sp, r7
 80033ee:	b004      	add	sp, #16
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	46c0      	nop			@ (mov r8, r8)
 80033f4:	457ff000 	.word	0x457ff000
 80033f8:	40533333 	.word	0x40533333
 80033fc:	41180000 	.word	0x41180000

08003400 <Convert_ADC_to_CellCurrent>:

#define ACS_SENS 0.0203f
float Convert_ADC_to_CellCurrent(uint16_t adc_value){
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
 8003406:	0002      	movs	r2, r0
 8003408:	1dbb      	adds	r3, r7, #6
 800340a:	801a      	strh	r2, [r3, #0]
	float voltage = ((adc_value / ADC_MAX) * VREF);
 800340c:	1dbb      	adds	r3, r7, #6
 800340e:	881b      	ldrh	r3, [r3, #0]
 8003410:	0018      	movs	r0, r3
 8003412:	f7fd ffb3 	bl	800137c <__aeabi_i2f>
 8003416:	1c03      	adds	r3, r0, #0
 8003418:	490d      	ldr	r1, [pc, #52]	@ (8003450 <Convert_ADC_to_CellCurrent+0x50>)
 800341a:	1c18      	adds	r0, r3, #0
 800341c:	f7fd fab0 	bl	8000980 <__aeabi_fdiv>
 8003420:	1c03      	adds	r3, r0, #0
 8003422:	490c      	ldr	r1, [pc, #48]	@ (8003454 <Convert_ADC_to_CellCurrent+0x54>)
 8003424:	1c18      	adds	r0, r3, #0
 8003426:	f7fd fc91 	bl	8000d4c <__aeabi_fmul>
 800342a:	1c03      	adds	r3, r0, #0
 800342c:	60fb      	str	r3, [r7, #12]
	float CellCurrent = (1.65f-voltage) / ACS_SENS;
 800342e:	68f9      	ldr	r1, [r7, #12]
 8003430:	4809      	ldr	r0, [pc, #36]	@ (8003458 <Convert_ADC_to_CellCurrent+0x58>)
 8003432:	f7fd fdc9 	bl	8000fc8 <__aeabi_fsub>
 8003436:	1c03      	adds	r3, r0, #0
 8003438:	4908      	ldr	r1, [pc, #32]	@ (800345c <Convert_ADC_to_CellCurrent+0x5c>)
 800343a:	1c18      	adds	r0, r3, #0
 800343c:	f7fd faa0 	bl	8000980 <__aeabi_fdiv>
 8003440:	1c03      	adds	r3, r0, #0
 8003442:	60bb      	str	r3, [r7, #8]
	return CellCurrent;
 8003444:	68bb      	ldr	r3, [r7, #8]
}
 8003446:	1c18      	adds	r0, r3, #0
 8003448:	46bd      	mov	sp, r7
 800344a:	b004      	add	sp, #16
 800344c:	bd80      	pop	{r7, pc}
 800344e:	46c0      	nop			@ (mov r8, r8)
 8003450:	457ff000 	.word	0x457ff000
 8003454:	40533333 	.word	0x40533333
 8003458:	3fd33333 	.word	0x3fd33333
 800345c:	3ca64c30 	.word	0x3ca64c30

08003460 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003460:	b590      	push	{r4, r7, lr}
 8003462:	b083      	sub	sp, #12
 8003464:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003466:	f000 fd1f 	bl	8003ea8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800346a:	f000 f889 	bl	8003580 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800346e:	f000 fa61 	bl	8003934 <MX_GPIO_Init>
  MX_ADC1_Init();
 8003472:	f000 f8cd 	bl	8003610 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8003476:	f000 fa0f 	bl	8003898 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 800347a:	f000 f9ab 	bl	80037d4 <MX_TIM3_Init>
  MX_SPI2_Init();
 800347e:	f000 f96b 	bl	8003758 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 8003482:	4b2f      	ldr	r3, [pc, #188]	@ (8003540 <main+0xe0>)
 8003484:	0018      	movs	r0, r3
 8003486:	f001 fd8b 	bl	8004fa0 <HAL_ADCEx_Calibration_Start>
  Max31865_init(&pt100, &hspi2, GPIOC, GPIO_PIN_8, 2, 50);
 800348a:	2380      	movs	r3, #128	@ 0x80
 800348c:	005b      	lsls	r3, r3, #1
 800348e:	4c2d      	ldr	r4, [pc, #180]	@ (8003544 <main+0xe4>)
 8003490:	492d      	ldr	r1, [pc, #180]	@ (8003548 <main+0xe8>)
 8003492:	482e      	ldr	r0, [pc, #184]	@ (800354c <main+0xec>)
 8003494:	2232      	movs	r2, #50	@ 0x32
 8003496:	9201      	str	r2, [sp, #4]
 8003498:	2202      	movs	r2, #2
 800349a:	9200      	str	r2, [sp, #0]
 800349c:	0022      	movs	r2, r4
 800349e:	f7ff fdaa 	bl	8002ff6 <Max31865_init>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80034a2:	4b2b      	ldr	r3, [pc, #172]	@ (8003550 <main+0xf0>)
 80034a4:	2108      	movs	r1, #8
 80034a6:	0018      	movs	r0, r3
 80034a8:	f003 fd58 	bl	8006f5c <HAL_TIM_PWM_Start>
  //HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
  //HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);



  ControlsystemInit();
 80034ac:	f7ff fb88 	bl	8002bc0 <ControlsystemInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Controlsystem();
 80034b0:	f7ff fad2 	bl	8002a58 <Controlsystem>
	  voltage1=((adc_vals[1] / 4095.0f) * 3.3f*9.41f);
 80034b4:	4b27      	ldr	r3, [pc, #156]	@ (8003554 <main+0xf4>)
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	4927      	ldr	r1, [pc, #156]	@ (8003558 <main+0xf8>)
 80034ba:	1c18      	adds	r0, r3, #0
 80034bc:	f7fd fa60 	bl	8000980 <__aeabi_fdiv>
 80034c0:	1c03      	adds	r3, r0, #0
 80034c2:	4926      	ldr	r1, [pc, #152]	@ (800355c <main+0xfc>)
 80034c4:	1c18      	adds	r0, r3, #0
 80034c6:	f7fd fc41 	bl	8000d4c <__aeabi_fmul>
 80034ca:	1c03      	adds	r3, r0, #0
 80034cc:	4924      	ldr	r1, [pc, #144]	@ (8003560 <main+0x100>)
 80034ce:	1c18      	adds	r0, r3, #0
 80034d0:	f7fd fc3c 	bl	8000d4c <__aeabi_fmul>
 80034d4:	1c03      	adds	r3, r0, #0
 80034d6:	1c1a      	adds	r2, r3, #0
 80034d8:	4b22      	ldr	r3, [pc, #136]	@ (8003564 <main+0x104>)
 80034da:	601a      	str	r2, [r3, #0]
	  CellVoltagee = Convert_ADC_to_CapacitorVoltage(adc_vals[3]);
 80034dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003554 <main+0xf4>)
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	1c18      	adds	r0, r3, #0
 80034e2:	f7fc ffdf 	bl	80004a4 <__aeabi_f2uiz>
 80034e6:	0003      	movs	r3, r0
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	0018      	movs	r0, r3
 80034ec:	f7ff ff3a 	bl	8003364 <Convert_ADC_to_CapacitorVoltage>
 80034f0:	1c02      	adds	r2, r0, #0
 80034f2:	4b1d      	ldr	r3, [pc, #116]	@ (8003568 <main+0x108>)
 80034f4:	601a      	str	r2, [r3, #0]
	  prad = Convert_ADC_to_CellCurrent(adc_vals[2]);
 80034f6:	4b17      	ldr	r3, [pc, #92]	@ (8003554 <main+0xf4>)
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	1c18      	adds	r0, r3, #0
 80034fc:	f7fc ffd2 	bl	80004a4 <__aeabi_f2uiz>
 8003500:	0003      	movs	r3, r0
 8003502:	b29b      	uxth	r3, r3
 8003504:	0018      	movs	r0, r3
 8003506:	f7ff ff7b 	bl	8003400 <Convert_ADC_to_CellCurrent>
 800350a:	1c02      	adds	r2, r0, #0
 800350c:	4b17      	ldr	r3, [pc, #92]	@ (800356c <main+0x10c>)
 800350e:	601a      	str	r2, [r3, #0]

	  pt100isOK = Max31865_readTempC(&pt100,&t);
 8003510:	4a17      	ldr	r2, [pc, #92]	@ (8003570 <main+0x110>)
 8003512:	4b0e      	ldr	r3, [pc, #56]	@ (800354c <main+0xec>)
 8003514:	0011      	movs	r1, r2
 8003516:	0018      	movs	r0, r3
 8003518:	f7ff fdb8 	bl	800308c <Max31865_readTempC>
 800351c:	0003      	movs	r3, r0
 800351e:	001a      	movs	r2, r3
 8003520:	4b14      	ldr	r3, [pc, #80]	@ (8003574 <main+0x114>)
 8003522:	701a      	strb	r2, [r3, #0]
	  pt100Temp = Max31865_Filter(t,pt100Temp,0.1);
 8003524:	4b12      	ldr	r3, [pc, #72]	@ (8003570 <main+0x110>)
 8003526:	6818      	ldr	r0, [r3, #0]
 8003528:	4b13      	ldr	r3, [pc, #76]	@ (8003578 <main+0x118>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a13      	ldr	r2, [pc, #76]	@ (800357c <main+0x11c>)
 800352e:	1c19      	adds	r1, r3, #0
 8003530:	f7ff fef8 	bl	8003324 <Max31865_Filter>
 8003534:	1c02      	adds	r2, r0, #0
 8003536:	4b10      	ldr	r3, [pc, #64]	@ (8003578 <main+0x118>)
 8003538:	601a      	str	r2, [r3, #0]
	  Controlsystem();
 800353a:	46c0      	nop			@ (mov r8, r8)
 800353c:	e7b8      	b.n	80034b0 <main+0x50>
 800353e:	46c0      	nop			@ (mov r8, r8)
 8003540:	20000084 	.word	0x20000084
 8003544:	50000800 	.word	0x50000800
 8003548:	200000e8 	.word	0x200000e8
 800354c:	20000244 	.word	0x20000244
 8003550:	2000014c 	.word	0x2000014c
 8003554:	20000254 	.word	0x20000254
 8003558:	457ff000 	.word	0x457ff000
 800355c:	40533333 	.word	0x40533333
 8003560:	41168f5c 	.word	0x41168f5c
 8003564:	2000022c 	.word	0x2000022c
 8003568:	20000234 	.word	0x20000234
 800356c:	20000230 	.word	0x20000230
 8003570:	20000238 	.word	0x20000238
 8003574:	2000023c 	.word	0x2000023c
 8003578:	20000240 	.word	0x20000240
 800357c:	3dcccccd 	.word	0x3dcccccd

08003580 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003580:	b590      	push	{r4, r7, lr}
 8003582:	b093      	sub	sp, #76	@ 0x4c
 8003584:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003586:	2410      	movs	r4, #16
 8003588:	193b      	adds	r3, r7, r4
 800358a:	0018      	movs	r0, r3
 800358c:	2338      	movs	r3, #56	@ 0x38
 800358e:	001a      	movs	r2, r3
 8003590:	2100      	movs	r1, #0
 8003592:	f005 f913 	bl	80087bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003596:	003b      	movs	r3, r7
 8003598:	0018      	movs	r0, r3
 800359a:	2310      	movs	r3, #16
 800359c:	001a      	movs	r2, r3
 800359e:	2100      	movs	r1, #0
 80035a0:	f005 f90c 	bl	80087bc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80035a4:	2380      	movs	r3, #128	@ 0x80
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	0018      	movs	r0, r3
 80035aa:	f002 f847 	bl	800563c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80035ae:	193b      	adds	r3, r7, r4
 80035b0:	2202      	movs	r2, #2
 80035b2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80035b4:	193b      	adds	r3, r7, r4
 80035b6:	2280      	movs	r2, #128	@ 0x80
 80035b8:	0052      	lsls	r2, r2, #1
 80035ba:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80035bc:	193b      	adds	r3, r7, r4
 80035be:	2200      	movs	r2, #0
 80035c0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80035c2:	193b      	adds	r3, r7, r4
 80035c4:	2240      	movs	r2, #64	@ 0x40
 80035c6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80035c8:	193b      	adds	r3, r7, r4
 80035ca:	2200      	movs	r2, #0
 80035cc:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80035ce:	193b      	adds	r3, r7, r4
 80035d0:	0018      	movs	r0, r3
 80035d2:	f002 f87f 	bl	80056d4 <HAL_RCC_OscConfig>
 80035d6:	1e03      	subs	r3, r0, #0
 80035d8:	d001      	beq.n	80035de <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80035da:	f000 fa53 	bl	8003a84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80035de:	003b      	movs	r3, r7
 80035e0:	2207      	movs	r2, #7
 80035e2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80035e4:	003b      	movs	r3, r7
 80035e6:	2200      	movs	r2, #0
 80035e8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80035ea:	003b      	movs	r3, r7
 80035ec:	2200      	movs	r2, #0
 80035ee:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80035f0:	003b      	movs	r3, r7
 80035f2:	2200      	movs	r2, #0
 80035f4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80035f6:	003b      	movs	r3, r7
 80035f8:	2100      	movs	r1, #0
 80035fa:	0018      	movs	r0, r3
 80035fc:	f002 fb84 	bl	8005d08 <HAL_RCC_ClockConfig>
 8003600:	1e03      	subs	r3, r0, #0
 8003602:	d001      	beq.n	8003608 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8003604:	f000 fa3e 	bl	8003a84 <Error_Handler>
  }
}
 8003608:	46c0      	nop			@ (mov r8, r8)
 800360a:	46bd      	mov	sp, r7
 800360c:	b013      	add	sp, #76	@ 0x4c
 800360e:	bd90      	pop	{r4, r7, pc}

08003610 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003616:	1d3b      	adds	r3, r7, #4
 8003618:	0018      	movs	r0, r3
 800361a:	230c      	movs	r3, #12
 800361c:	001a      	movs	r2, r3
 800361e:	2100      	movs	r1, #0
 8003620:	f005 f8cc 	bl	80087bc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003624:	4b46      	ldr	r3, [pc, #280]	@ (8003740 <MX_ADC1_Init+0x130>)
 8003626:	4a47      	ldr	r2, [pc, #284]	@ (8003744 <MX_ADC1_Init+0x134>)
 8003628:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800362a:	4b45      	ldr	r3, [pc, #276]	@ (8003740 <MX_ADC1_Init+0x130>)
 800362c:	2280      	movs	r2, #128	@ 0x80
 800362e:	05d2      	lsls	r2, r2, #23
 8003630:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003632:	4b43      	ldr	r3, [pc, #268]	@ (8003740 <MX_ADC1_Init+0x130>)
 8003634:	2200      	movs	r2, #0
 8003636:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003638:	4b41      	ldr	r3, [pc, #260]	@ (8003740 <MX_ADC1_Init+0x130>)
 800363a:	2200      	movs	r2, #0
 800363c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800363e:	4b40      	ldr	r3, [pc, #256]	@ (8003740 <MX_ADC1_Init+0x130>)
 8003640:	2280      	movs	r2, #128	@ 0x80
 8003642:	0392      	lsls	r2, r2, #14
 8003644:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003646:	4b3e      	ldr	r3, [pc, #248]	@ (8003740 <MX_ADC1_Init+0x130>)
 8003648:	2204      	movs	r2, #4
 800364a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800364c:	4b3c      	ldr	r3, [pc, #240]	@ (8003740 <MX_ADC1_Init+0x130>)
 800364e:	2200      	movs	r2, #0
 8003650:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8003652:	4b3b      	ldr	r3, [pc, #236]	@ (8003740 <MX_ADC1_Init+0x130>)
 8003654:	2200      	movs	r2, #0
 8003656:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003658:	4b39      	ldr	r3, [pc, #228]	@ (8003740 <MX_ADC1_Init+0x130>)
 800365a:	2200      	movs	r2, #0
 800365c:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 4;
 800365e:	4b38      	ldr	r3, [pc, #224]	@ (8003740 <MX_ADC1_Init+0x130>)
 8003660:	2204      	movs	r2, #4
 8003662:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003664:	4b36      	ldr	r3, [pc, #216]	@ (8003740 <MX_ADC1_Init+0x130>)
 8003666:	2220      	movs	r2, #32
 8003668:	2100      	movs	r1, #0
 800366a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800366c:	4b34      	ldr	r3, [pc, #208]	@ (8003740 <MX_ADC1_Init+0x130>)
 800366e:	2200      	movs	r2, #0
 8003670:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003672:	4b33      	ldr	r3, [pc, #204]	@ (8003740 <MX_ADC1_Init+0x130>)
 8003674:	2200      	movs	r2, #0
 8003676:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003678:	4b31      	ldr	r3, [pc, #196]	@ (8003740 <MX_ADC1_Init+0x130>)
 800367a:	222c      	movs	r2, #44	@ 0x2c
 800367c:	2100      	movs	r1, #0
 800367e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003680:	4b2f      	ldr	r3, [pc, #188]	@ (8003740 <MX_ADC1_Init+0x130>)
 8003682:	2200      	movs	r2, #0
 8003684:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8003686:	4b2e      	ldr	r3, [pc, #184]	@ (8003740 <MX_ADC1_Init+0x130>)
 8003688:	2207      	movs	r2, #7
 800368a:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 800368c:	4b2c      	ldr	r3, [pc, #176]	@ (8003740 <MX_ADC1_Init+0x130>)
 800368e:	2200      	movs	r2, #0
 8003690:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8003692:	4b2b      	ldr	r3, [pc, #172]	@ (8003740 <MX_ADC1_Init+0x130>)
 8003694:	223c      	movs	r2, #60	@ 0x3c
 8003696:	2100      	movs	r1, #0
 8003698:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800369a:	4b29      	ldr	r3, [pc, #164]	@ (8003740 <MX_ADC1_Init+0x130>)
 800369c:	2200      	movs	r2, #0
 800369e:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80036a0:	4b27      	ldr	r3, [pc, #156]	@ (8003740 <MX_ADC1_Init+0x130>)
 80036a2:	0018      	movs	r0, r3
 80036a4:	f000 fe14 	bl	80042d0 <HAL_ADC_Init>
 80036a8:	1e03      	subs	r3, r0, #0
 80036aa:	d001      	beq.n	80036b0 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 80036ac:	f000 f9ea 	bl	8003a84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80036b0:	1d3b      	adds	r3, r7, #4
 80036b2:	4a25      	ldr	r2, [pc, #148]	@ (8003748 <MX_ADC1_Init+0x138>)
 80036b4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80036b6:	1d3b      	adds	r3, r7, #4
 80036b8:	2200      	movs	r2, #0
 80036ba:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80036bc:	1d3b      	adds	r3, r7, #4
 80036be:	2200      	movs	r2, #0
 80036c0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80036c2:	1d3a      	adds	r2, r7, #4
 80036c4:	4b1e      	ldr	r3, [pc, #120]	@ (8003740 <MX_ADC1_Init+0x130>)
 80036c6:	0011      	movs	r1, r2
 80036c8:	0018      	movs	r0, r3
 80036ca:	f001 f8d3 	bl	8004874 <HAL_ADC_ConfigChannel>
 80036ce:	1e03      	subs	r3, r0, #0
 80036d0:	d001      	beq.n	80036d6 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80036d2:	f000 f9d7 	bl	8003a84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80036d6:	1d3b      	adds	r3, r7, #4
 80036d8:	4a1c      	ldr	r2, [pc, #112]	@ (800374c <MX_ADC1_Init+0x13c>)
 80036da:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80036dc:	1d3b      	adds	r3, r7, #4
 80036de:	2204      	movs	r2, #4
 80036e0:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80036e2:	1d3a      	adds	r2, r7, #4
 80036e4:	4b16      	ldr	r3, [pc, #88]	@ (8003740 <MX_ADC1_Init+0x130>)
 80036e6:	0011      	movs	r1, r2
 80036e8:	0018      	movs	r0, r3
 80036ea:	f001 f8c3 	bl	8004874 <HAL_ADC_ConfigChannel>
 80036ee:	1e03      	subs	r3, r0, #0
 80036f0:	d001      	beq.n	80036f6 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 80036f2:	f000 f9c7 	bl	8003a84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80036f6:	1d3b      	adds	r3, r7, #4
 80036f8:	4a15      	ldr	r2, [pc, #84]	@ (8003750 <MX_ADC1_Init+0x140>)
 80036fa:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80036fc:	1d3b      	adds	r3, r7, #4
 80036fe:	2208      	movs	r2, #8
 8003700:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003702:	1d3a      	adds	r2, r7, #4
 8003704:	4b0e      	ldr	r3, [pc, #56]	@ (8003740 <MX_ADC1_Init+0x130>)
 8003706:	0011      	movs	r1, r2
 8003708:	0018      	movs	r0, r3
 800370a:	f001 f8b3 	bl	8004874 <HAL_ADC_ConfigChannel>
 800370e:	1e03      	subs	r3, r0, #0
 8003710:	d001      	beq.n	8003716 <MX_ADC1_Init+0x106>
  {
    Error_Handler();
 8003712:	f000 f9b7 	bl	8003a84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8003716:	1d3b      	adds	r3, r7, #4
 8003718:	4a0e      	ldr	r2, [pc, #56]	@ (8003754 <MX_ADC1_Init+0x144>)
 800371a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800371c:	1d3b      	adds	r3, r7, #4
 800371e:	220c      	movs	r2, #12
 8003720:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003722:	1d3a      	adds	r2, r7, #4
 8003724:	4b06      	ldr	r3, [pc, #24]	@ (8003740 <MX_ADC1_Init+0x130>)
 8003726:	0011      	movs	r1, r2
 8003728:	0018      	movs	r0, r3
 800372a:	f001 f8a3 	bl	8004874 <HAL_ADC_ConfigChannel>
 800372e:	1e03      	subs	r3, r0, #0
 8003730:	d001      	beq.n	8003736 <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 8003732:	f000 f9a7 	bl	8003a84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003736:	46c0      	nop			@ (mov r8, r8)
 8003738:	46bd      	mov	sp, r7
 800373a:	b004      	add	sp, #16
 800373c:	bd80      	pop	{r7, pc}
 800373e:	46c0      	nop			@ (mov r8, r8)
 8003740:	20000084 	.word	0x20000084
 8003744:	40012400 	.word	0x40012400
 8003748:	04000002 	.word	0x04000002
 800374c:	08000004 	.word	0x08000004
 8003750:	0c000008 	.word	0x0c000008
 8003754:	10000010 	.word	0x10000010

08003758 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800375c:	4b1b      	ldr	r3, [pc, #108]	@ (80037cc <MX_SPI2_Init+0x74>)
 800375e:	4a1c      	ldr	r2, [pc, #112]	@ (80037d0 <MX_SPI2_Init+0x78>)
 8003760:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003762:	4b1a      	ldr	r3, [pc, #104]	@ (80037cc <MX_SPI2_Init+0x74>)
 8003764:	2282      	movs	r2, #130	@ 0x82
 8003766:	0052      	lsls	r2, r2, #1
 8003768:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800376a:	4b18      	ldr	r3, [pc, #96]	@ (80037cc <MX_SPI2_Init+0x74>)
 800376c:	2200      	movs	r2, #0
 800376e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003770:	4b16      	ldr	r3, [pc, #88]	@ (80037cc <MX_SPI2_Init+0x74>)
 8003772:	22e0      	movs	r2, #224	@ 0xe0
 8003774:	00d2      	lsls	r2, r2, #3
 8003776:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003778:	4b14      	ldr	r3, [pc, #80]	@ (80037cc <MX_SPI2_Init+0x74>)
 800377a:	2200      	movs	r2, #0
 800377c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800377e:	4b13      	ldr	r3, [pc, #76]	@ (80037cc <MX_SPI2_Init+0x74>)
 8003780:	2201      	movs	r2, #1
 8003782:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003784:	4b11      	ldr	r3, [pc, #68]	@ (80037cc <MX_SPI2_Init+0x74>)
 8003786:	2280      	movs	r2, #128	@ 0x80
 8003788:	0092      	lsls	r2, r2, #2
 800378a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800378c:	4b0f      	ldr	r3, [pc, #60]	@ (80037cc <MX_SPI2_Init+0x74>)
 800378e:	2230      	movs	r2, #48	@ 0x30
 8003790:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003792:	4b0e      	ldr	r3, [pc, #56]	@ (80037cc <MX_SPI2_Init+0x74>)
 8003794:	2200      	movs	r2, #0
 8003796:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003798:	4b0c      	ldr	r3, [pc, #48]	@ (80037cc <MX_SPI2_Init+0x74>)
 800379a:	2200      	movs	r2, #0
 800379c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800379e:	4b0b      	ldr	r3, [pc, #44]	@ (80037cc <MX_SPI2_Init+0x74>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80037a4:	4b09      	ldr	r3, [pc, #36]	@ (80037cc <MX_SPI2_Init+0x74>)
 80037a6:	2207      	movs	r2, #7
 80037a8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80037aa:	4b08      	ldr	r3, [pc, #32]	@ (80037cc <MX_SPI2_Init+0x74>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80037b0:	4b06      	ldr	r3, [pc, #24]	@ (80037cc <MX_SPI2_Init+0x74>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80037b6:	4b05      	ldr	r3, [pc, #20]	@ (80037cc <MX_SPI2_Init+0x74>)
 80037b8:	0018      	movs	r0, r3
 80037ba:	f002 fe07 	bl	80063cc <HAL_SPI_Init>
 80037be:	1e03      	subs	r3, r0, #0
 80037c0:	d001      	beq.n	80037c6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80037c2:	f000 f95f 	bl	8003a84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80037c6:	46c0      	nop			@ (mov r8, r8)
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	200000e8 	.word	0x200000e8
 80037d0:	40003800 	.word	0x40003800

080037d4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b08a      	sub	sp, #40	@ 0x28
 80037d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037da:	231c      	movs	r3, #28
 80037dc:	18fb      	adds	r3, r7, r3
 80037de:	0018      	movs	r0, r3
 80037e0:	230c      	movs	r3, #12
 80037e2:	001a      	movs	r2, r3
 80037e4:	2100      	movs	r1, #0
 80037e6:	f004 ffe9 	bl	80087bc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80037ea:	003b      	movs	r3, r7
 80037ec:	0018      	movs	r0, r3
 80037ee:	231c      	movs	r3, #28
 80037f0:	001a      	movs	r2, r3
 80037f2:	2100      	movs	r1, #0
 80037f4:	f004 ffe2 	bl	80087bc <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80037f8:	4b24      	ldr	r3, [pc, #144]	@ (800388c <MX_TIM3_Init+0xb8>)
 80037fa:	4a25      	ldr	r2, [pc, #148]	@ (8003890 <MX_TIM3_Init+0xbc>)
 80037fc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80037fe:	4b23      	ldr	r3, [pc, #140]	@ (800388c <MX_TIM3_Init+0xb8>)
 8003800:	2200      	movs	r2, #0
 8003802:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003804:	4b21      	ldr	r3, [pc, #132]	@ (800388c <MX_TIM3_Init+0xb8>)
 8003806:	2200      	movs	r2, #0
 8003808:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1500;
 800380a:	4b20      	ldr	r3, [pc, #128]	@ (800388c <MX_TIM3_Init+0xb8>)
 800380c:	4a21      	ldr	r2, [pc, #132]	@ (8003894 <MX_TIM3_Init+0xc0>)
 800380e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003810:	4b1e      	ldr	r3, [pc, #120]	@ (800388c <MX_TIM3_Init+0xb8>)
 8003812:	2200      	movs	r2, #0
 8003814:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003816:	4b1d      	ldr	r3, [pc, #116]	@ (800388c <MX_TIM3_Init+0xb8>)
 8003818:	2200      	movs	r2, #0
 800381a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800381c:	4b1b      	ldr	r3, [pc, #108]	@ (800388c <MX_TIM3_Init+0xb8>)
 800381e:	0018      	movs	r0, r3
 8003820:	f003 fb44 	bl	8006eac <HAL_TIM_PWM_Init>
 8003824:	1e03      	subs	r3, r0, #0
 8003826:	d001      	beq.n	800382c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8003828:	f000 f92c 	bl	8003a84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800382c:	211c      	movs	r1, #28
 800382e:	187b      	adds	r3, r7, r1
 8003830:	2200      	movs	r2, #0
 8003832:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003834:	187b      	adds	r3, r7, r1
 8003836:	2200      	movs	r2, #0
 8003838:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800383a:	187a      	adds	r2, r7, r1
 800383c:	4b13      	ldr	r3, [pc, #76]	@ (800388c <MX_TIM3_Init+0xb8>)
 800383e:	0011      	movs	r1, r2
 8003840:	0018      	movs	r0, r3
 8003842:	f004 f8eb 	bl	8007a1c <HAL_TIMEx_MasterConfigSynchronization>
 8003846:	1e03      	subs	r3, r0, #0
 8003848:	d001      	beq.n	800384e <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800384a:	f000 f91b 	bl	8003a84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800384e:	003b      	movs	r3, r7
 8003850:	2260      	movs	r2, #96	@ 0x60
 8003852:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8003854:	003b      	movs	r3, r7
 8003856:	2200      	movs	r2, #0
 8003858:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800385a:	003b      	movs	r3, r7
 800385c:	2200      	movs	r2, #0
 800385e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003860:	003b      	movs	r3, r7
 8003862:	2200      	movs	r2, #0
 8003864:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003866:	0039      	movs	r1, r7
 8003868:	4b08      	ldr	r3, [pc, #32]	@ (800388c <MX_TIM3_Init+0xb8>)
 800386a:	2208      	movs	r2, #8
 800386c:	0018      	movs	r0, r3
 800386e:	f003 fc5f 	bl	8007130 <HAL_TIM_PWM_ConfigChannel>
 8003872:	1e03      	subs	r3, r0, #0
 8003874:	d001      	beq.n	800387a <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 8003876:	f000 f905 	bl	8003a84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800387a:	4b04      	ldr	r3, [pc, #16]	@ (800388c <MX_TIM3_Init+0xb8>)
 800387c:	0018      	movs	r0, r3
 800387e:	f000 fa2b 	bl	8003cd8 <HAL_TIM_MspPostInit>

}
 8003882:	46c0      	nop			@ (mov r8, r8)
 8003884:	46bd      	mov	sp, r7
 8003886:	b00a      	add	sp, #40	@ 0x28
 8003888:	bd80      	pop	{r7, pc}
 800388a:	46c0      	nop			@ (mov r8, r8)
 800388c:	2000014c 	.word	0x2000014c
 8003890:	40000400 	.word	0x40000400
 8003894:	000005dc 	.word	0x000005dc

08003898 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800389c:	4b23      	ldr	r3, [pc, #140]	@ (800392c <MX_USART1_UART_Init+0x94>)
 800389e:	4a24      	ldr	r2, [pc, #144]	@ (8003930 <MX_USART1_UART_Init+0x98>)
 80038a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80038a2:	4b22      	ldr	r3, [pc, #136]	@ (800392c <MX_USART1_UART_Init+0x94>)
 80038a4:	22e1      	movs	r2, #225	@ 0xe1
 80038a6:	0252      	lsls	r2, r2, #9
 80038a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80038aa:	4b20      	ldr	r3, [pc, #128]	@ (800392c <MX_USART1_UART_Init+0x94>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80038b0:	4b1e      	ldr	r3, [pc, #120]	@ (800392c <MX_USART1_UART_Init+0x94>)
 80038b2:	2200      	movs	r2, #0
 80038b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80038b6:	4b1d      	ldr	r3, [pc, #116]	@ (800392c <MX_USART1_UART_Init+0x94>)
 80038b8:	2200      	movs	r2, #0
 80038ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80038bc:	4b1b      	ldr	r3, [pc, #108]	@ (800392c <MX_USART1_UART_Init+0x94>)
 80038be:	220c      	movs	r2, #12
 80038c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038c2:	4b1a      	ldr	r3, [pc, #104]	@ (800392c <MX_USART1_UART_Init+0x94>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80038c8:	4b18      	ldr	r3, [pc, #96]	@ (800392c <MX_USART1_UART_Init+0x94>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80038ce:	4b17      	ldr	r3, [pc, #92]	@ (800392c <MX_USART1_UART_Init+0x94>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80038d4:	4b15      	ldr	r3, [pc, #84]	@ (800392c <MX_USART1_UART_Init+0x94>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80038da:	4b14      	ldr	r3, [pc, #80]	@ (800392c <MX_USART1_UART_Init+0x94>)
 80038dc:	2200      	movs	r2, #0
 80038de:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80038e0:	4b12      	ldr	r3, [pc, #72]	@ (800392c <MX_USART1_UART_Init+0x94>)
 80038e2:	0018      	movs	r0, r3
 80038e4:	f004 f908 	bl	8007af8 <HAL_UART_Init>
 80038e8:	1e03      	subs	r3, r0, #0
 80038ea:	d001      	beq.n	80038f0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80038ec:	f000 f8ca 	bl	8003a84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80038f0:	4b0e      	ldr	r3, [pc, #56]	@ (800392c <MX_USART1_UART_Init+0x94>)
 80038f2:	2100      	movs	r1, #0
 80038f4:	0018      	movs	r0, r3
 80038f6:	f004 fe81 	bl	80085fc <HAL_UARTEx_SetTxFifoThreshold>
 80038fa:	1e03      	subs	r3, r0, #0
 80038fc:	d001      	beq.n	8003902 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80038fe:	f000 f8c1 	bl	8003a84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003902:	4b0a      	ldr	r3, [pc, #40]	@ (800392c <MX_USART1_UART_Init+0x94>)
 8003904:	2100      	movs	r1, #0
 8003906:	0018      	movs	r0, r3
 8003908:	f004 feb8 	bl	800867c <HAL_UARTEx_SetRxFifoThreshold>
 800390c:	1e03      	subs	r3, r0, #0
 800390e:	d001      	beq.n	8003914 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003910:	f000 f8b8 	bl	8003a84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003914:	4b05      	ldr	r3, [pc, #20]	@ (800392c <MX_USART1_UART_Init+0x94>)
 8003916:	0018      	movs	r0, r3
 8003918:	f004 fe36 	bl	8008588 <HAL_UARTEx_DisableFifoMode>
 800391c:	1e03      	subs	r3, r0, #0
 800391e:	d001      	beq.n	8003924 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003920:	f000 f8b0 	bl	8003a84 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003924:	46c0      	nop			@ (mov r8, r8)
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	46c0      	nop			@ (mov r8, r8)
 800392c:	20000198 	.word	0x20000198
 8003930:	40013800 	.word	0x40013800

08003934 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003934:	b590      	push	{r4, r7, lr}
 8003936:	b08b      	sub	sp, #44	@ 0x2c
 8003938:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800393a:	2414      	movs	r4, #20
 800393c:	193b      	adds	r3, r7, r4
 800393e:	0018      	movs	r0, r3
 8003940:	2314      	movs	r3, #20
 8003942:	001a      	movs	r2, r3
 8003944:	2100      	movs	r1, #0
 8003946:	f004 ff39 	bl	80087bc <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800394a:	4b4b      	ldr	r3, [pc, #300]	@ (8003a78 <MX_GPIO_Init+0x144>)
 800394c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800394e:	4b4a      	ldr	r3, [pc, #296]	@ (8003a78 <MX_GPIO_Init+0x144>)
 8003950:	2104      	movs	r1, #4
 8003952:	430a      	orrs	r2, r1
 8003954:	635a      	str	r2, [r3, #52]	@ 0x34
 8003956:	4b48      	ldr	r3, [pc, #288]	@ (8003a78 <MX_GPIO_Init+0x144>)
 8003958:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800395a:	2204      	movs	r2, #4
 800395c:	4013      	ands	r3, r2
 800395e:	613b      	str	r3, [r7, #16]
 8003960:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003962:	4b45      	ldr	r3, [pc, #276]	@ (8003a78 <MX_GPIO_Init+0x144>)
 8003964:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003966:	4b44      	ldr	r3, [pc, #272]	@ (8003a78 <MX_GPIO_Init+0x144>)
 8003968:	2101      	movs	r1, #1
 800396a:	430a      	orrs	r2, r1
 800396c:	635a      	str	r2, [r3, #52]	@ 0x34
 800396e:	4b42      	ldr	r3, [pc, #264]	@ (8003a78 <MX_GPIO_Init+0x144>)
 8003970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003972:	2201      	movs	r2, #1
 8003974:	4013      	ands	r3, r2
 8003976:	60fb      	str	r3, [r7, #12]
 8003978:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800397a:	4b3f      	ldr	r3, [pc, #252]	@ (8003a78 <MX_GPIO_Init+0x144>)
 800397c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800397e:	4b3e      	ldr	r3, [pc, #248]	@ (8003a78 <MX_GPIO_Init+0x144>)
 8003980:	2102      	movs	r1, #2
 8003982:	430a      	orrs	r2, r1
 8003984:	635a      	str	r2, [r3, #52]	@ 0x34
 8003986:	4b3c      	ldr	r3, [pc, #240]	@ (8003a78 <MX_GPIO_Init+0x144>)
 8003988:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800398a:	2202      	movs	r2, #2
 800398c:	4013      	ands	r3, r2
 800398e:	60bb      	str	r3, [r7, #8]
 8003990:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003992:	4b39      	ldr	r3, [pc, #228]	@ (8003a78 <MX_GPIO_Init+0x144>)
 8003994:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003996:	4b38      	ldr	r3, [pc, #224]	@ (8003a78 <MX_GPIO_Init+0x144>)
 8003998:	2108      	movs	r1, #8
 800399a:	430a      	orrs	r2, r1
 800399c:	635a      	str	r2, [r3, #52]	@ 0x34
 800399e:	4b36      	ldr	r3, [pc, #216]	@ (8003a78 <MX_GPIO_Init+0x144>)
 80039a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039a2:	2208      	movs	r2, #8
 80039a4:	4013      	ands	r3, r2
 80039a6:	607b      	str	r3, [r7, #4]
 80039a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PURGE_Pin|HUMIDIFIER_Pin|CS_TEMPERATURE_Pin, GPIO_PIN_RESET);
 80039aa:	23e0      	movs	r3, #224	@ 0xe0
 80039ac:	005b      	lsls	r3, r3, #1
 80039ae:	4833      	ldr	r0, [pc, #204]	@ (8003a7c <MX_GPIO_Init+0x148>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	0019      	movs	r1, r3
 80039b4:	f001 fe25 	bl	8005602 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, H_VALVE_Pin|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80039b8:	239c      	movs	r3, #156	@ 0x9c
 80039ba:	005b      	lsls	r3, r3, #1
 80039bc:	4830      	ldr	r0, [pc, #192]	@ (8003a80 <MX_GPIO_Init+0x14c>)
 80039be:	2200      	movs	r2, #0
 80039c0:	0019      	movs	r1, r3
 80039c2:	f001 fe1e 	bl	8005602 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_CARD_GPIO_Port, CS_CARD_Pin, GPIO_PIN_RESET);
 80039c6:	2380      	movs	r3, #128	@ 0x80
 80039c8:	0219      	lsls	r1, r3, #8
 80039ca:	23a0      	movs	r3, #160	@ 0xa0
 80039cc:	05db      	lsls	r3, r3, #23
 80039ce:	2200      	movs	r2, #0
 80039d0:	0018      	movs	r0, r3
 80039d2:	f001 fe16 	bl	8005602 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PURGE_Pin HUMIDIFIER_Pin CS_TEMPERATURE_Pin */
  GPIO_InitStruct.Pin = PURGE_Pin|HUMIDIFIER_Pin|CS_TEMPERATURE_Pin;
 80039d6:	193b      	adds	r3, r7, r4
 80039d8:	22e0      	movs	r2, #224	@ 0xe0
 80039da:	0052      	lsls	r2, r2, #1
 80039dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039de:	193b      	adds	r3, r7, r4
 80039e0:	2201      	movs	r2, #1
 80039e2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039e4:	193b      	adds	r3, r7, r4
 80039e6:	2200      	movs	r2, #0
 80039e8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039ea:	193b      	adds	r3, r7, r4
 80039ec:	2200      	movs	r2, #0
 80039ee:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039f0:	193b      	adds	r3, r7, r4
 80039f2:	4a22      	ldr	r2, [pc, #136]	@ (8003a7c <MX_GPIO_Init+0x148>)
 80039f4:	0019      	movs	r1, r3
 80039f6:	0010      	movs	r0, r2
 80039f8:	f001 fc82 	bl	8005300 <HAL_GPIO_Init>

  /*Configure GPIO pins : H_VALVE_Pin PD3 PD4 PD5 */
  GPIO_InitStruct.Pin = H_VALVE_Pin|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80039fc:	0021      	movs	r1, r4
 80039fe:	187b      	adds	r3, r7, r1
 8003a00:	229c      	movs	r2, #156	@ 0x9c
 8003a02:	0052      	lsls	r2, r2, #1
 8003a04:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a06:	000c      	movs	r4, r1
 8003a08:	193b      	adds	r3, r7, r4
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a0e:	193b      	adds	r3, r7, r4
 8003a10:	2200      	movs	r2, #0
 8003a12:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a14:	193b      	adds	r3, r7, r4
 8003a16:	2200      	movs	r2, #0
 8003a18:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a1a:	193b      	adds	r3, r7, r4
 8003a1c:	4a18      	ldr	r2, [pc, #96]	@ (8003a80 <MX_GPIO_Init+0x14c>)
 8003a1e:	0019      	movs	r1, r3
 8003a20:	0010      	movs	r0, r2
 8003a22:	f001 fc6d 	bl	8005300 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_CARD_Pin */
  GPIO_InitStruct.Pin = CS_CARD_Pin;
 8003a26:	0021      	movs	r1, r4
 8003a28:	187b      	adds	r3, r7, r1
 8003a2a:	2280      	movs	r2, #128	@ 0x80
 8003a2c:	0212      	lsls	r2, r2, #8
 8003a2e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a30:	000c      	movs	r4, r1
 8003a32:	193b      	adds	r3, r7, r4
 8003a34:	2201      	movs	r2, #1
 8003a36:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a38:	193b      	adds	r3, r7, r4
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a3e:	193b      	adds	r3, r7, r4
 8003a40:	2200      	movs	r2, #0
 8003a42:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CS_CARD_GPIO_Port, &GPIO_InitStruct);
 8003a44:	193a      	adds	r2, r7, r4
 8003a46:	23a0      	movs	r3, #160	@ 0xa0
 8003a48:	05db      	lsls	r3, r3, #23
 8003a4a:	0011      	movs	r1, r2
 8003a4c:	0018      	movs	r0, r3
 8003a4e:	f001 fc57 	bl	8005300 <HAL_GPIO_Init>

  /*Configure GPIO pin : MANUAL_Pin */
  GPIO_InitStruct.Pin = MANUAL_Pin;
 8003a52:	193b      	adds	r3, r7, r4
 8003a54:	2201      	movs	r2, #1
 8003a56:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a58:	193b      	adds	r3, r7, r4
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003a5e:	193b      	adds	r3, r7, r4
 8003a60:	2202      	movs	r2, #2
 8003a62:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MANUAL_GPIO_Port, &GPIO_InitStruct);
 8003a64:	193b      	adds	r3, r7, r4
 8003a66:	4a06      	ldr	r2, [pc, #24]	@ (8003a80 <MX_GPIO_Init+0x14c>)
 8003a68:	0019      	movs	r1, r3
 8003a6a:	0010      	movs	r0, r2
 8003a6c:	f001 fc48 	bl	8005300 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003a70:	46c0      	nop			@ (mov r8, r8)
 8003a72:	46bd      	mov	sp, r7
 8003a74:	b00b      	add	sp, #44	@ 0x2c
 8003a76:	bd90      	pop	{r4, r7, pc}
 8003a78:	40021000 	.word	0x40021000
 8003a7c:	50000800 	.word	0x50000800
 8003a80:	50000c00 	.word	0x50000c00

08003a84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a88:	b672      	cpsid	i
}
 8003a8a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003a8c:	46c0      	nop			@ (mov r8, r8)
 8003a8e:	e7fd      	b.n	8003a8c <Error_Handler+0x8>

08003a90 <Read_ADC_Channels>:
extern ADC_HandleTypeDef hadc1;

float adc_vals[4];

void Read_ADC_Channels(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 8003a96:	4b14      	ldr	r3, [pc, #80]	@ (8003ae8 <Read_ADC_Channels+0x58>)
 8003a98:	0018      	movs	r0, r3
 8003a9a:	f000 fdc1 	bl	8004620 <HAL_ADC_Start>

    for (int i = 0; i < 4; i++)
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	607b      	str	r3, [r7, #4]
 8003aa2:	e016      	b.n	8003ad2 <Read_ADC_Channels+0x42>
    {
        HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	425a      	negs	r2, r3
 8003aa8:	4b0f      	ldr	r3, [pc, #60]	@ (8003ae8 <Read_ADC_Channels+0x58>)
 8003aaa:	0011      	movs	r1, r2
 8003aac:	0018      	movs	r0, r3
 8003aae:	f000 fe41 	bl	8004734 <HAL_ADC_PollForConversion>
        adc_vals[i] = HAL_ADC_GetValue(&hadc1);
 8003ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ae8 <Read_ADC_Channels+0x58>)
 8003ab4:	0018      	movs	r0, r3
 8003ab6:	f000 fed1 	bl	800485c <HAL_ADC_GetValue>
 8003aba:	0003      	movs	r3, r0
 8003abc:	0018      	movs	r0, r3
 8003abe:	f7fd fca9 	bl	8001414 <__aeabi_ui2f>
 8003ac2:	1c01      	adds	r1, r0, #0
 8003ac4:	4b09      	ldr	r3, [pc, #36]	@ (8003aec <Read_ADC_Channels+0x5c>)
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	0092      	lsls	r2, r2, #2
 8003aca:	50d1      	str	r1, [r2, r3]
    for (int i = 0; i < 4; i++)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	3301      	adds	r3, #1
 8003ad0:	607b      	str	r3, [r7, #4]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2b03      	cmp	r3, #3
 8003ad6:	dde5      	ble.n	8003aa4 <Read_ADC_Channels+0x14>
    }

    HAL_ADC_Stop(&hadc1);
 8003ad8:	4b03      	ldr	r3, [pc, #12]	@ (8003ae8 <Read_ADC_Channels+0x58>)
 8003ada:	0018      	movs	r0, r3
 8003adc:	f000 fdee 	bl	80046bc <HAL_ADC_Stop>
}
 8003ae0:	46c0      	nop			@ (mov r8, r8)
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	b002      	add	sp, #8
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	20000084 	.word	0x20000084
 8003aec:	20000254 	.word	0x20000254

08003af0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003af6:	4b0f      	ldr	r3, [pc, #60]	@ (8003b34 <HAL_MspInit+0x44>)
 8003af8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003afa:	4b0e      	ldr	r3, [pc, #56]	@ (8003b34 <HAL_MspInit+0x44>)
 8003afc:	2101      	movs	r1, #1
 8003afe:	430a      	orrs	r2, r1
 8003b00:	641a      	str	r2, [r3, #64]	@ 0x40
 8003b02:	4b0c      	ldr	r3, [pc, #48]	@ (8003b34 <HAL_MspInit+0x44>)
 8003b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b06:	2201      	movs	r2, #1
 8003b08:	4013      	ands	r3, r2
 8003b0a:	607b      	str	r3, [r7, #4]
 8003b0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b0e:	4b09      	ldr	r3, [pc, #36]	@ (8003b34 <HAL_MspInit+0x44>)
 8003b10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b12:	4b08      	ldr	r3, [pc, #32]	@ (8003b34 <HAL_MspInit+0x44>)
 8003b14:	2180      	movs	r1, #128	@ 0x80
 8003b16:	0549      	lsls	r1, r1, #21
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003b1c:	4b05      	ldr	r3, [pc, #20]	@ (8003b34 <HAL_MspInit+0x44>)
 8003b1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b20:	2380      	movs	r3, #128	@ 0x80
 8003b22:	055b      	lsls	r3, r3, #21
 8003b24:	4013      	ands	r3, r2
 8003b26:	603b      	str	r3, [r7, #0]
 8003b28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b2a:	46c0      	nop			@ (mov r8, r8)
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	b002      	add	sp, #8
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	46c0      	nop			@ (mov r8, r8)
 8003b34:	40021000 	.word	0x40021000

08003b38 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003b38:	b590      	push	{r4, r7, lr}
 8003b3a:	b08b      	sub	sp, #44	@ 0x2c
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b40:	2414      	movs	r4, #20
 8003b42:	193b      	adds	r3, r7, r4
 8003b44:	0018      	movs	r0, r3
 8003b46:	2314      	movs	r3, #20
 8003b48:	001a      	movs	r2, r3
 8003b4a:	2100      	movs	r1, #0
 8003b4c:	f004 fe36 	bl	80087bc <memset>
  if(hadc->Instance==ADC1)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a18      	ldr	r2, [pc, #96]	@ (8003bb8 <HAL_ADC_MspInit+0x80>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d129      	bne.n	8003bae <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003b5a:	4b18      	ldr	r3, [pc, #96]	@ (8003bbc <HAL_ADC_MspInit+0x84>)
 8003b5c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b5e:	4b17      	ldr	r3, [pc, #92]	@ (8003bbc <HAL_ADC_MspInit+0x84>)
 8003b60:	2180      	movs	r1, #128	@ 0x80
 8003b62:	0349      	lsls	r1, r1, #13
 8003b64:	430a      	orrs	r2, r1
 8003b66:	641a      	str	r2, [r3, #64]	@ 0x40
 8003b68:	4b14      	ldr	r3, [pc, #80]	@ (8003bbc <HAL_ADC_MspInit+0x84>)
 8003b6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b6c:	2380      	movs	r3, #128	@ 0x80
 8003b6e:	035b      	lsls	r3, r3, #13
 8003b70:	4013      	ands	r3, r2
 8003b72:	613b      	str	r3, [r7, #16]
 8003b74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b76:	4b11      	ldr	r3, [pc, #68]	@ (8003bbc <HAL_ADC_MspInit+0x84>)
 8003b78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b7a:	4b10      	ldr	r3, [pc, #64]	@ (8003bbc <HAL_ADC_MspInit+0x84>)
 8003b7c:	2101      	movs	r1, #1
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	635a      	str	r2, [r3, #52]	@ 0x34
 8003b82:	4b0e      	ldr	r3, [pc, #56]	@ (8003bbc <HAL_ADC_MspInit+0x84>)
 8003b84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b86:	2201      	movs	r2, #1
 8003b88:	4013      	ands	r3, r2
 8003b8a:	60fb      	str	r3, [r7, #12]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8003b8e:	193b      	adds	r3, r7, r4
 8003b90:	221e      	movs	r2, #30
 8003b92:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b94:	193b      	adds	r3, r7, r4
 8003b96:	2203      	movs	r2, #3
 8003b98:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b9a:	193b      	adds	r3, r7, r4
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ba0:	193a      	adds	r2, r7, r4
 8003ba2:	23a0      	movs	r3, #160	@ 0xa0
 8003ba4:	05db      	lsls	r3, r3, #23
 8003ba6:	0011      	movs	r1, r2
 8003ba8:	0018      	movs	r0, r3
 8003baa:	f001 fba9 	bl	8005300 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003bae:	46c0      	nop			@ (mov r8, r8)
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	b00b      	add	sp, #44	@ 0x2c
 8003bb4:	bd90      	pop	{r4, r7, pc}
 8003bb6:	46c0      	nop			@ (mov r8, r8)
 8003bb8:	40012400 	.word	0x40012400
 8003bbc:	40021000 	.word	0x40021000

08003bc0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003bc0:	b590      	push	{r4, r7, lr}
 8003bc2:	b08b      	sub	sp, #44	@ 0x2c
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bc8:	2414      	movs	r4, #20
 8003bca:	193b      	adds	r3, r7, r4
 8003bcc:	0018      	movs	r0, r3
 8003bce:	2314      	movs	r3, #20
 8003bd0:	001a      	movs	r2, r3
 8003bd2:	2100      	movs	r1, #0
 8003bd4:	f004 fdf2 	bl	80087bc <memset>
  if(hspi->Instance==SPI2)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a2c      	ldr	r2, [pc, #176]	@ (8003c90 <HAL_SPI_MspInit+0xd0>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d151      	bne.n	8003c86 <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003be2:	4b2c      	ldr	r3, [pc, #176]	@ (8003c94 <HAL_SPI_MspInit+0xd4>)
 8003be4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003be6:	4b2b      	ldr	r3, [pc, #172]	@ (8003c94 <HAL_SPI_MspInit+0xd4>)
 8003be8:	2180      	movs	r1, #128	@ 0x80
 8003bea:	01c9      	lsls	r1, r1, #7
 8003bec:	430a      	orrs	r2, r1
 8003bee:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003bf0:	4b28      	ldr	r3, [pc, #160]	@ (8003c94 <HAL_SPI_MspInit+0xd4>)
 8003bf2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003bf4:	2380      	movs	r3, #128	@ 0x80
 8003bf6:	01db      	lsls	r3, r3, #7
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	613b      	str	r3, [r7, #16]
 8003bfc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bfe:	4b25      	ldr	r3, [pc, #148]	@ (8003c94 <HAL_SPI_MspInit+0xd4>)
 8003c00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c02:	4b24      	ldr	r3, [pc, #144]	@ (8003c94 <HAL_SPI_MspInit+0xd4>)
 8003c04:	2104      	movs	r1, #4
 8003c06:	430a      	orrs	r2, r1
 8003c08:	635a      	str	r2, [r3, #52]	@ 0x34
 8003c0a:	4b22      	ldr	r3, [pc, #136]	@ (8003c94 <HAL_SPI_MspInit+0xd4>)
 8003c0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c0e:	2204      	movs	r2, #4
 8003c10:	4013      	ands	r3, r2
 8003c12:	60fb      	str	r3, [r7, #12]
 8003c14:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c16:	4b1f      	ldr	r3, [pc, #124]	@ (8003c94 <HAL_SPI_MspInit+0xd4>)
 8003c18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c1a:	4b1e      	ldr	r3, [pc, #120]	@ (8003c94 <HAL_SPI_MspInit+0xd4>)
 8003c1c:	2101      	movs	r1, #1
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	635a      	str	r2, [r3, #52]	@ 0x34
 8003c22:	4b1c      	ldr	r3, [pc, #112]	@ (8003c94 <HAL_SPI_MspInit+0xd4>)
 8003c24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c26:	2201      	movs	r2, #1
 8003c28:	4013      	ands	r3, r2
 8003c2a:	60bb      	str	r3, [r7, #8]
 8003c2c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PA0     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003c2e:	193b      	adds	r3, r7, r4
 8003c30:	220c      	movs	r2, #12
 8003c32:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c34:	193b      	adds	r3, r7, r4
 8003c36:	2202      	movs	r2, #2
 8003c38:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c3a:	193b      	adds	r3, r7, r4
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c40:	193b      	adds	r3, r7, r4
 8003c42:	2200      	movs	r2, #0
 8003c44:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8003c46:	193b      	adds	r3, r7, r4
 8003c48:	2201      	movs	r2, #1
 8003c4a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c4c:	193b      	adds	r3, r7, r4
 8003c4e:	4a12      	ldr	r2, [pc, #72]	@ (8003c98 <HAL_SPI_MspInit+0xd8>)
 8003c50:	0019      	movs	r1, r3
 8003c52:	0010      	movs	r0, r2
 8003c54:	f001 fb54 	bl	8005300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003c58:	0021      	movs	r1, r4
 8003c5a:	187b      	adds	r3, r7, r1
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c60:	187b      	adds	r3, r7, r1
 8003c62:	2202      	movs	r2, #2
 8003c64:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c66:	187b      	adds	r3, r7, r1
 8003c68:	2200      	movs	r2, #0
 8003c6a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c6c:	187b      	adds	r3, r7, r1
 8003c6e:	2200      	movs	r2, #0
 8003c70:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8003c72:	187b      	adds	r3, r7, r1
 8003c74:	2200      	movs	r2, #0
 8003c76:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c78:	187a      	adds	r2, r7, r1
 8003c7a:	23a0      	movs	r3, #160	@ 0xa0
 8003c7c:	05db      	lsls	r3, r3, #23
 8003c7e:	0011      	movs	r1, r2
 8003c80:	0018      	movs	r0, r3
 8003c82:	f001 fb3d 	bl	8005300 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8003c86:	46c0      	nop			@ (mov r8, r8)
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	b00b      	add	sp, #44	@ 0x2c
 8003c8c:	bd90      	pop	{r4, r7, pc}
 8003c8e:	46c0      	nop			@ (mov r8, r8)
 8003c90:	40003800 	.word	0x40003800
 8003c94:	40021000 	.word	0x40021000
 8003c98:	50000800 	.word	0x50000800

08003c9c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a09      	ldr	r2, [pc, #36]	@ (8003cd0 <HAL_TIM_PWM_MspInit+0x34>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d10b      	bne.n	8003cc6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003cae:	4b09      	ldr	r3, [pc, #36]	@ (8003cd4 <HAL_TIM_PWM_MspInit+0x38>)
 8003cb0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003cb2:	4b08      	ldr	r3, [pc, #32]	@ (8003cd4 <HAL_TIM_PWM_MspInit+0x38>)
 8003cb4:	2102      	movs	r1, #2
 8003cb6:	430a      	orrs	r2, r1
 8003cb8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003cba:	4b06      	ldr	r3, [pc, #24]	@ (8003cd4 <HAL_TIM_PWM_MspInit+0x38>)
 8003cbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cbe:	2202      	movs	r2, #2
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	60fb      	str	r3, [r7, #12]
 8003cc4:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8003cc6:	46c0      	nop			@ (mov r8, r8)
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	b004      	add	sp, #16
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	46c0      	nop			@ (mov r8, r8)
 8003cd0:	40000400 	.word	0x40000400
 8003cd4:	40021000 	.word	0x40021000

08003cd8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003cd8:	b590      	push	{r4, r7, lr}
 8003cda:	b089      	sub	sp, #36	@ 0x24
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ce0:	240c      	movs	r4, #12
 8003ce2:	193b      	adds	r3, r7, r4
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	2314      	movs	r3, #20
 8003ce8:	001a      	movs	r2, r3
 8003cea:	2100      	movs	r1, #0
 8003cec:	f004 fd66 	bl	80087bc <memset>
  if(htim->Instance==TIM3)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a14      	ldr	r2, [pc, #80]	@ (8003d48 <HAL_TIM_MspPostInit+0x70>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d121      	bne.n	8003d3e <HAL_TIM_MspPostInit+0x66>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cfa:	4b14      	ldr	r3, [pc, #80]	@ (8003d4c <HAL_TIM_MspPostInit+0x74>)
 8003cfc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003cfe:	4b13      	ldr	r3, [pc, #76]	@ (8003d4c <HAL_TIM_MspPostInit+0x74>)
 8003d00:	2102      	movs	r1, #2
 8003d02:	430a      	orrs	r2, r1
 8003d04:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d06:	4b11      	ldr	r3, [pc, #68]	@ (8003d4c <HAL_TIM_MspPostInit+0x74>)
 8003d08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d0a:	2202      	movs	r2, #2
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	60bb      	str	r3, [r7, #8]
 8003d10:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003d12:	0021      	movs	r1, r4
 8003d14:	187b      	adds	r3, r7, r1
 8003d16:	2201      	movs	r2, #1
 8003d18:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d1a:	187b      	adds	r3, r7, r1
 8003d1c:	2202      	movs	r2, #2
 8003d1e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d20:	187b      	adds	r3, r7, r1
 8003d22:	2200      	movs	r2, #0
 8003d24:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d26:	187b      	adds	r3, r7, r1
 8003d28:	2200      	movs	r2, #0
 8003d2a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8003d2c:	187b      	adds	r3, r7, r1
 8003d2e:	2201      	movs	r2, #1
 8003d30:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d32:	187b      	adds	r3, r7, r1
 8003d34:	4a06      	ldr	r2, [pc, #24]	@ (8003d50 <HAL_TIM_MspPostInit+0x78>)
 8003d36:	0019      	movs	r1, r3
 8003d38:	0010      	movs	r0, r2
 8003d3a:	f001 fae1 	bl	8005300 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003d3e:	46c0      	nop			@ (mov r8, r8)
 8003d40:	46bd      	mov	sp, r7
 8003d42:	b009      	add	sp, #36	@ 0x24
 8003d44:	bd90      	pop	{r4, r7, pc}
 8003d46:	46c0      	nop			@ (mov r8, r8)
 8003d48:	40000400 	.word	0x40000400
 8003d4c:	40021000 	.word	0x40021000
 8003d50:	50000400 	.word	0x50000400

08003d54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d54:	b590      	push	{r4, r7, lr}
 8003d56:	b097      	sub	sp, #92	@ 0x5c
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d5c:	2344      	movs	r3, #68	@ 0x44
 8003d5e:	18fb      	adds	r3, r7, r3
 8003d60:	0018      	movs	r0, r3
 8003d62:	2314      	movs	r3, #20
 8003d64:	001a      	movs	r2, r3
 8003d66:	2100      	movs	r1, #0
 8003d68:	f004 fd28 	bl	80087bc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003d6c:	2410      	movs	r4, #16
 8003d6e:	193b      	adds	r3, r7, r4
 8003d70:	0018      	movs	r0, r3
 8003d72:	2334      	movs	r3, #52	@ 0x34
 8003d74:	001a      	movs	r2, r3
 8003d76:	2100      	movs	r1, #0
 8003d78:	f004 fd20 	bl	80087bc <memset>
  if(huart->Instance==USART1)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a22      	ldr	r2, [pc, #136]	@ (8003e0c <HAL_UART_MspInit+0xb8>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d13d      	bne.n	8003e02 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003d86:	193b      	adds	r3, r7, r4
 8003d88:	2201      	movs	r2, #1
 8003d8a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003d8c:	193b      	adds	r3, r7, r4
 8003d8e:	2200      	movs	r2, #0
 8003d90:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d92:	193b      	adds	r3, r7, r4
 8003d94:	0018      	movs	r0, r3
 8003d96:	f002 f961 	bl	800605c <HAL_RCCEx_PeriphCLKConfig>
 8003d9a:	1e03      	subs	r3, r0, #0
 8003d9c:	d001      	beq.n	8003da2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003d9e:	f7ff fe71 	bl	8003a84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003da2:	4b1b      	ldr	r3, [pc, #108]	@ (8003e10 <HAL_UART_MspInit+0xbc>)
 8003da4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003da6:	4b1a      	ldr	r3, [pc, #104]	@ (8003e10 <HAL_UART_MspInit+0xbc>)
 8003da8:	2180      	movs	r1, #128	@ 0x80
 8003daa:	01c9      	lsls	r1, r1, #7
 8003dac:	430a      	orrs	r2, r1
 8003dae:	641a      	str	r2, [r3, #64]	@ 0x40
 8003db0:	4b17      	ldr	r3, [pc, #92]	@ (8003e10 <HAL_UART_MspInit+0xbc>)
 8003db2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003db4:	2380      	movs	r3, #128	@ 0x80
 8003db6:	01db      	lsls	r3, r3, #7
 8003db8:	4013      	ands	r3, r2
 8003dba:	60fb      	str	r3, [r7, #12]
 8003dbc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003dbe:	4b14      	ldr	r3, [pc, #80]	@ (8003e10 <HAL_UART_MspInit+0xbc>)
 8003dc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003dc2:	4b13      	ldr	r3, [pc, #76]	@ (8003e10 <HAL_UART_MspInit+0xbc>)
 8003dc4:	2104      	movs	r1, #4
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	635a      	str	r2, [r3, #52]	@ 0x34
 8003dca:	4b11      	ldr	r3, [pc, #68]	@ (8003e10 <HAL_UART_MspInit+0xbc>)
 8003dcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dce:	2204      	movs	r2, #4
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	60bb      	str	r3, [r7, #8]
 8003dd4:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003dd6:	2144      	movs	r1, #68	@ 0x44
 8003dd8:	187b      	adds	r3, r7, r1
 8003dda:	2230      	movs	r2, #48	@ 0x30
 8003ddc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dde:	187b      	adds	r3, r7, r1
 8003de0:	2202      	movs	r2, #2
 8003de2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003de4:	187b      	adds	r3, r7, r1
 8003de6:	2200      	movs	r2, #0
 8003de8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dea:	187b      	adds	r3, r7, r1
 8003dec:	2200      	movs	r2, #0
 8003dee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003df0:	187b      	adds	r3, r7, r1
 8003df2:	2201      	movs	r2, #1
 8003df4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003df6:	187b      	adds	r3, r7, r1
 8003df8:	4a06      	ldr	r2, [pc, #24]	@ (8003e14 <HAL_UART_MspInit+0xc0>)
 8003dfa:	0019      	movs	r1, r3
 8003dfc:	0010      	movs	r0, r2
 8003dfe:	f001 fa7f 	bl	8005300 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8003e02:	46c0      	nop			@ (mov r8, r8)
 8003e04:	46bd      	mov	sp, r7
 8003e06:	b017      	add	sp, #92	@ 0x5c
 8003e08:	bd90      	pop	{r4, r7, pc}
 8003e0a:	46c0      	nop			@ (mov r8, r8)
 8003e0c:	40013800 	.word	0x40013800
 8003e10:	40021000 	.word	0x40021000
 8003e14:	50000800 	.word	0x50000800

08003e18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003e1c:	46c0      	nop			@ (mov r8, r8)
 8003e1e:	e7fd      	b.n	8003e1c <NMI_Handler+0x4>

08003e20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e24:	46c0      	nop			@ (mov r8, r8)
 8003e26:	e7fd      	b.n	8003e24 <HardFault_Handler+0x4>

08003e28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003e2c:	46c0      	nop			@ (mov r8, r8)
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}

08003e32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003e32:	b580      	push	{r7, lr}
 8003e34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003e36:	46c0      	nop			@ (mov r8, r8)
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e40:	f000 f89c 	bl	8003f7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e44:	46c0      	nop			@ (mov r8, r8)
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}

08003e4a <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003e4a:	b580      	push	{r7, lr}
 8003e4c:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003e4e:	46c0      	nop			@ (mov r8, r8)
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003e54:	480d      	ldr	r0, [pc, #52]	@ (8003e8c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003e56:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003e58:	f7ff fff7 	bl	8003e4a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003e5c:	480c      	ldr	r0, [pc, #48]	@ (8003e90 <LoopForever+0x6>)
  ldr r1, =_edata
 8003e5e:	490d      	ldr	r1, [pc, #52]	@ (8003e94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003e60:	4a0d      	ldr	r2, [pc, #52]	@ (8003e98 <LoopForever+0xe>)
  movs r3, #0
 8003e62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e64:	e002      	b.n	8003e6c <LoopCopyDataInit>

08003e66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e6a:	3304      	adds	r3, #4

08003e6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e70:	d3f9      	bcc.n	8003e66 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e72:	4a0a      	ldr	r2, [pc, #40]	@ (8003e9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003e74:	4c0a      	ldr	r4, [pc, #40]	@ (8003ea0 <LoopForever+0x16>)
  movs r3, #0
 8003e76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e78:	e001      	b.n	8003e7e <LoopFillZerobss>

08003e7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e7c:	3204      	adds	r2, #4

08003e7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e80:	d3fb      	bcc.n	8003e7a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003e82:	f004 fca9 	bl	80087d8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003e86:	f7ff faeb 	bl	8003460 <main>

08003e8a <LoopForever>:

LoopForever:
  b LoopForever
 8003e8a:	e7fe      	b.n	8003e8a <LoopForever>
  ldr   r0, =_estack
 8003e8c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8003e90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e94:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8003e98:	08008ac8 	.word	0x08008ac8
  ldr r2, =_sbss
 8003e9c:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8003ea0:	200003a0 	.word	0x200003a0

08003ea4 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003ea4:	e7fe      	b.n	8003ea4 <ADC1_COMP_IRQHandler>
	...

08003ea8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b082      	sub	sp, #8
 8003eac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003eae:	1dfb      	adds	r3, r7, #7
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ee4 <HAL_Init+0x3c>)
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	4b0a      	ldr	r3, [pc, #40]	@ (8003ee4 <HAL_Init+0x3c>)
 8003eba:	2180      	movs	r1, #128	@ 0x80
 8003ebc:	0049      	lsls	r1, r1, #1
 8003ebe:	430a      	orrs	r2, r1
 8003ec0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003ec2:	2003      	movs	r0, #3
 8003ec4:	f000 f810 	bl	8003ee8 <HAL_InitTick>
 8003ec8:	1e03      	subs	r3, r0, #0
 8003eca:	d003      	beq.n	8003ed4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003ecc:	1dfb      	adds	r3, r7, #7
 8003ece:	2201      	movs	r2, #1
 8003ed0:	701a      	strb	r2, [r3, #0]
 8003ed2:	e001      	b.n	8003ed8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003ed4:	f7ff fe0c 	bl	8003af0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003ed8:	1dfb      	adds	r3, r7, #7
 8003eda:	781b      	ldrb	r3, [r3, #0]
}
 8003edc:	0018      	movs	r0, r3
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	b002      	add	sp, #8
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	40022000 	.word	0x40022000

08003ee8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ee8:	b590      	push	{r4, r7, lr}
 8003eea:	b085      	sub	sp, #20
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003ef0:	230f      	movs	r3, #15
 8003ef2:	18fb      	adds	r3, r7, r3
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003ef8:	4b1d      	ldr	r3, [pc, #116]	@ (8003f70 <HAL_InitTick+0x88>)
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d02b      	beq.n	8003f58 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003f00:	4b1c      	ldr	r3, [pc, #112]	@ (8003f74 <HAL_InitTick+0x8c>)
 8003f02:	681c      	ldr	r4, [r3, #0]
 8003f04:	4b1a      	ldr	r3, [pc, #104]	@ (8003f70 <HAL_InitTick+0x88>)
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	0019      	movs	r1, r3
 8003f0a:	23fa      	movs	r3, #250	@ 0xfa
 8003f0c:	0098      	lsls	r0, r3, #2
 8003f0e:	f7fc f8f9 	bl	8000104 <__udivsi3>
 8003f12:	0003      	movs	r3, r0
 8003f14:	0019      	movs	r1, r3
 8003f16:	0020      	movs	r0, r4
 8003f18:	f7fc f8f4 	bl	8000104 <__udivsi3>
 8003f1c:	0003      	movs	r3, r0
 8003f1e:	0018      	movs	r0, r3
 8003f20:	f001 f9e1 	bl	80052e6 <HAL_SYSTICK_Config>
 8003f24:	1e03      	subs	r3, r0, #0
 8003f26:	d112      	bne.n	8003f4e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2b03      	cmp	r3, #3
 8003f2c:	d80a      	bhi.n	8003f44 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f2e:	6879      	ldr	r1, [r7, #4]
 8003f30:	2301      	movs	r3, #1
 8003f32:	425b      	negs	r3, r3
 8003f34:	2200      	movs	r2, #0
 8003f36:	0018      	movs	r0, r3
 8003f38:	f001 f9c0 	bl	80052bc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003f3c:	4b0e      	ldr	r3, [pc, #56]	@ (8003f78 <HAL_InitTick+0x90>)
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	601a      	str	r2, [r3, #0]
 8003f42:	e00d      	b.n	8003f60 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003f44:	230f      	movs	r3, #15
 8003f46:	18fb      	adds	r3, r7, r3
 8003f48:	2201      	movs	r2, #1
 8003f4a:	701a      	strb	r2, [r3, #0]
 8003f4c:	e008      	b.n	8003f60 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003f4e:	230f      	movs	r3, #15
 8003f50:	18fb      	adds	r3, r7, r3
 8003f52:	2201      	movs	r2, #1
 8003f54:	701a      	strb	r2, [r3, #0]
 8003f56:	e003      	b.n	8003f60 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003f58:	230f      	movs	r3, #15
 8003f5a:	18fb      	adds	r3, r7, r3
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003f60:	230f      	movs	r3, #15
 8003f62:	18fb      	adds	r3, r7, r3
 8003f64:	781b      	ldrb	r3, [r3, #0]
}
 8003f66:	0018      	movs	r0, r3
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	b005      	add	sp, #20
 8003f6c:	bd90      	pop	{r4, r7, pc}
 8003f6e:	46c0      	nop			@ (mov r8, r8)
 8003f70:	20000008 	.word	0x20000008
 8003f74:	20000000 	.word	0x20000000
 8003f78:	20000004 	.word	0x20000004

08003f7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003f80:	4b05      	ldr	r3, [pc, #20]	@ (8003f98 <HAL_IncTick+0x1c>)
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	001a      	movs	r2, r3
 8003f86:	4b05      	ldr	r3, [pc, #20]	@ (8003f9c <HAL_IncTick+0x20>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	18d2      	adds	r2, r2, r3
 8003f8c:	4b03      	ldr	r3, [pc, #12]	@ (8003f9c <HAL_IncTick+0x20>)
 8003f8e:	601a      	str	r2, [r3, #0]
}
 8003f90:	46c0      	nop			@ (mov r8, r8)
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	46c0      	nop			@ (mov r8, r8)
 8003f98:	20000008 	.word	0x20000008
 8003f9c:	20000264 	.word	0x20000264

08003fa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	af00      	add	r7, sp, #0
  return uwTick;
 8003fa4:	4b02      	ldr	r3, [pc, #8]	@ (8003fb0 <HAL_GetTick+0x10>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
}
 8003fa8:	0018      	movs	r0, r3
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	46c0      	nop			@ (mov r8, r8)
 8003fb0:	20000264 	.word	0x20000264

08003fb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003fbc:	f7ff fff0 	bl	8003fa0 <HAL_GetTick>
 8003fc0:	0003      	movs	r3, r0
 8003fc2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	3301      	adds	r3, #1
 8003fcc:	d005      	beq.n	8003fda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003fce:	4b0a      	ldr	r3, [pc, #40]	@ (8003ff8 <HAL_Delay+0x44>)
 8003fd0:	781b      	ldrb	r3, [r3, #0]
 8003fd2:	001a      	movs	r2, r3
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	189b      	adds	r3, r3, r2
 8003fd8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003fda:	46c0      	nop			@ (mov r8, r8)
 8003fdc:	f7ff ffe0 	bl	8003fa0 <HAL_GetTick>
 8003fe0:	0002      	movs	r2, r0
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	68fa      	ldr	r2, [r7, #12]
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d8f7      	bhi.n	8003fdc <HAL_Delay+0x28>
  {
  }
}
 8003fec:	46c0      	nop			@ (mov r8, r8)
 8003fee:	46c0      	nop			@ (mov r8, r8)
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	b004      	add	sp, #16
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	46c0      	nop			@ (mov r8, r8)
 8003ff8:	20000008 	.word	0x20000008

08003ffc <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a05      	ldr	r2, [pc, #20]	@ (8004020 <LL_ADC_SetCommonPathInternalCh+0x24>)
 800400c:	401a      	ands	r2, r3
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	431a      	orrs	r2, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	601a      	str	r2, [r3, #0]
}
 8004016:	46c0      	nop			@ (mov r8, r8)
 8004018:	46bd      	mov	sp, r7
 800401a:	b002      	add	sp, #8
 800401c:	bd80      	pop	{r7, pc}
 800401e:	46c0      	nop			@ (mov r8, r8)
 8004020:	fe3fffff 	.word	0xfe3fffff

08004024 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	23e0      	movs	r3, #224	@ 0xe0
 8004032:	045b      	lsls	r3, r3, #17
 8004034:	4013      	ands	r3, r2
}
 8004036:	0018      	movs	r0, r3
 8004038:	46bd      	mov	sp, r7
 800403a:	b002      	add	sp, #8
 800403c:	bd80      	pop	{r7, pc}

0800403e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800403e:	b580      	push	{r7, lr}
 8004040:	b084      	sub	sp, #16
 8004042:	af00      	add	r7, sp, #0
 8004044:	60f8      	str	r0, [r7, #12]
 8004046:	60b9      	str	r1, [r7, #8]
 8004048:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	68ba      	ldr	r2, [r7, #8]
 8004050:	2104      	movs	r1, #4
 8004052:	400a      	ands	r2, r1
 8004054:	2107      	movs	r1, #7
 8004056:	4091      	lsls	r1, r2
 8004058:	000a      	movs	r2, r1
 800405a:	43d2      	mvns	r2, r2
 800405c:	401a      	ands	r2, r3
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	2104      	movs	r1, #4
 8004062:	400b      	ands	r3, r1
 8004064:	6879      	ldr	r1, [r7, #4]
 8004066:	4099      	lsls	r1, r3
 8004068:	000b      	movs	r3, r1
 800406a:	431a      	orrs	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8004070:	46c0      	nop			@ (mov r8, r8)
 8004072:	46bd      	mov	sp, r7
 8004074:	b004      	add	sp, #16
 8004076:	bd80      	pop	{r7, pc}

08004078 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	683a      	ldr	r2, [r7, #0]
 8004088:	2104      	movs	r1, #4
 800408a:	400a      	ands	r2, r1
 800408c:	2107      	movs	r1, #7
 800408e:	4091      	lsls	r1, r2
 8004090:	000a      	movs	r2, r1
 8004092:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	2104      	movs	r1, #4
 8004098:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800409a:	40da      	lsrs	r2, r3
 800409c:	0013      	movs	r3, r2
}
 800409e:	0018      	movs	r0, r3
 80040a0:	46bd      	mov	sp, r7
 80040a2:	b002      	add	sp, #8
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b082      	sub	sp, #8
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	68da      	ldr	r2, [r3, #12]
 80040b2:	23c0      	movs	r3, #192	@ 0xc0
 80040b4:	011b      	lsls	r3, r3, #4
 80040b6:	4013      	ands	r3, r2
 80040b8:	d101      	bne.n	80040be <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80040ba:	2301      	movs	r3, #1
 80040bc:	e000      	b.n	80040c0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80040be:	2300      	movs	r3, #0
}
 80040c0:	0018      	movs	r0, r3
 80040c2:	46bd      	mov	sp, r7
 80040c4:	b002      	add	sp, #8
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b084      	sub	sp, #16
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040d8:	68ba      	ldr	r2, [r7, #8]
 80040da:	211f      	movs	r1, #31
 80040dc:	400a      	ands	r2, r1
 80040de:	210f      	movs	r1, #15
 80040e0:	4091      	lsls	r1, r2
 80040e2:	000a      	movs	r2, r1
 80040e4:	43d2      	mvns	r2, r2
 80040e6:	401a      	ands	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	0e9b      	lsrs	r3, r3, #26
 80040ec:	210f      	movs	r1, #15
 80040ee:	4019      	ands	r1, r3
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	201f      	movs	r0, #31
 80040f4:	4003      	ands	r3, r0
 80040f6:	4099      	lsls	r1, r3
 80040f8:	000b      	movs	r3, r1
 80040fa:	431a      	orrs	r2, r3
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004100:	46c0      	nop			@ (mov r8, r8)
 8004102:	46bd      	mov	sp, r7
 8004104:	b004      	add	sp, #16
 8004106:	bd80      	pop	{r7, pc}

08004108 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	035b      	lsls	r3, r3, #13
 800411a:	0b5b      	lsrs	r3, r3, #13
 800411c:	431a      	orrs	r2, r3
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004122:	46c0      	nop			@ (mov r8, r8)
 8004124:	46bd      	mov	sp, r7
 8004126:	b002      	add	sp, #8
 8004128:	bd80      	pop	{r7, pc}

0800412a <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800412a:	b580      	push	{r7, lr}
 800412c:	b082      	sub	sp, #8
 800412e:	af00      	add	r7, sp, #0
 8004130:	6078      	str	r0, [r7, #4]
 8004132:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004138:	683a      	ldr	r2, [r7, #0]
 800413a:	0352      	lsls	r2, r2, #13
 800413c:	0b52      	lsrs	r2, r2, #13
 800413e:	43d2      	mvns	r2, r2
 8004140:	401a      	ands	r2, r3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004146:	46c0      	nop			@ (mov r8, r8)
 8004148:	46bd      	mov	sp, r7
 800414a:	b002      	add	sp, #8
 800414c:	bd80      	pop	{r7, pc}
	...

08004150 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	60f8      	str	r0, [r7, #12]
 8004158:	60b9      	str	r1, [r7, #8]
 800415a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	695b      	ldr	r3, [r3, #20]
 8004160:	68ba      	ldr	r2, [r7, #8]
 8004162:	0212      	lsls	r2, r2, #8
 8004164:	43d2      	mvns	r2, r2
 8004166:	401a      	ands	r2, r3
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	021b      	lsls	r3, r3, #8
 800416c:	6879      	ldr	r1, [r7, #4]
 800416e:	400b      	ands	r3, r1
 8004170:	4904      	ldr	r1, [pc, #16]	@ (8004184 <LL_ADC_SetChannelSamplingTime+0x34>)
 8004172:	400b      	ands	r3, r1
 8004174:	431a      	orrs	r2, r3
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800417a:	46c0      	nop			@ (mov r8, r8)
 800417c:	46bd      	mov	sp, r7
 800417e:	b004      	add	sp, #16
 8004180:	bd80      	pop	{r7, pc}
 8004182:	46c0      	nop			@ (mov r8, r8)
 8004184:	07ffff00 	.word	0x07ffff00

08004188 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	4a05      	ldr	r2, [pc, #20]	@ (80041ac <LL_ADC_EnableInternalRegulator+0x24>)
 8004196:	4013      	ands	r3, r2
 8004198:	2280      	movs	r2, #128	@ 0x80
 800419a:	0552      	lsls	r2, r2, #21
 800419c:	431a      	orrs	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80041a2:	46c0      	nop			@ (mov r8, r8)
 80041a4:	46bd      	mov	sp, r7
 80041a6:	b002      	add	sp, #8
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	46c0      	nop			@ (mov r8, r8)
 80041ac:	6fffffe8 	.word	0x6fffffe8

080041b0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	689a      	ldr	r2, [r3, #8]
 80041bc:	2380      	movs	r3, #128	@ 0x80
 80041be:	055b      	lsls	r3, r3, #21
 80041c0:	401a      	ands	r2, r3
 80041c2:	2380      	movs	r3, #128	@ 0x80
 80041c4:	055b      	lsls	r3, r3, #21
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d101      	bne.n	80041ce <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80041ca:	2301      	movs	r3, #1
 80041cc:	e000      	b.n	80041d0 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80041ce:	2300      	movs	r3, #0
}
 80041d0:	0018      	movs	r0, r3
 80041d2:	46bd      	mov	sp, r7
 80041d4:	b002      	add	sp, #8
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b082      	sub	sp, #8
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	4a04      	ldr	r2, [pc, #16]	@ (80041f8 <LL_ADC_Enable+0x20>)
 80041e6:	4013      	ands	r3, r2
 80041e8:	2201      	movs	r2, #1
 80041ea:	431a      	orrs	r2, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80041f0:	46c0      	nop			@ (mov r8, r8)
 80041f2:	46bd      	mov	sp, r7
 80041f4:	b002      	add	sp, #8
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	7fffffe8 	.word	0x7fffffe8

080041fc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	4a04      	ldr	r2, [pc, #16]	@ (800421c <LL_ADC_Disable+0x20>)
 800420a:	4013      	ands	r3, r2
 800420c:	2202      	movs	r2, #2
 800420e:	431a      	orrs	r2, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004214:	46c0      	nop			@ (mov r8, r8)
 8004216:	46bd      	mov	sp, r7
 8004218:	b002      	add	sp, #8
 800421a:	bd80      	pop	{r7, pc}
 800421c:	7fffffe8 	.word	0x7fffffe8

08004220 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	2201      	movs	r2, #1
 800422e:	4013      	ands	r3, r2
 8004230:	2b01      	cmp	r3, #1
 8004232:	d101      	bne.n	8004238 <LL_ADC_IsEnabled+0x18>
 8004234:	2301      	movs	r3, #1
 8004236:	e000      	b.n	800423a <LL_ADC_IsEnabled+0x1a>
 8004238:	2300      	movs	r3, #0
}
 800423a:	0018      	movs	r0, r3
 800423c:	46bd      	mov	sp, r7
 800423e:	b002      	add	sp, #8
 8004240:	bd80      	pop	{r7, pc}

08004242 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004242:	b580      	push	{r7, lr}
 8004244:	b082      	sub	sp, #8
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	2202      	movs	r2, #2
 8004250:	4013      	ands	r3, r2
 8004252:	2b02      	cmp	r3, #2
 8004254:	d101      	bne.n	800425a <LL_ADC_IsDisableOngoing+0x18>
 8004256:	2301      	movs	r3, #1
 8004258:	e000      	b.n	800425c <LL_ADC_IsDisableOngoing+0x1a>
 800425a:	2300      	movs	r3, #0
}
 800425c:	0018      	movs	r0, r3
 800425e:	46bd      	mov	sp, r7
 8004260:	b002      	add	sp, #8
 8004262:	bd80      	pop	{r7, pc}

08004264 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	4a04      	ldr	r2, [pc, #16]	@ (8004284 <LL_ADC_REG_StartConversion+0x20>)
 8004272:	4013      	ands	r3, r2
 8004274:	2204      	movs	r2, #4
 8004276:	431a      	orrs	r2, r3
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800427c:	46c0      	nop			@ (mov r8, r8)
 800427e:	46bd      	mov	sp, r7
 8004280:	b002      	add	sp, #8
 8004282:	bd80      	pop	{r7, pc}
 8004284:	7fffffe8 	.word	0x7fffffe8

08004288 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b082      	sub	sp, #8
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	4a04      	ldr	r2, [pc, #16]	@ (80042a8 <LL_ADC_REG_StopConversion+0x20>)
 8004296:	4013      	ands	r3, r2
 8004298:	2210      	movs	r2, #16
 800429a:	431a      	orrs	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80042a0:	46c0      	nop			@ (mov r8, r8)
 80042a2:	46bd      	mov	sp, r7
 80042a4:	b002      	add	sp, #8
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	7fffffe8 	.word	0x7fffffe8

080042ac <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	2204      	movs	r2, #4
 80042ba:	4013      	ands	r3, r2
 80042bc:	2b04      	cmp	r3, #4
 80042be:	d101      	bne.n	80042c4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80042c0:	2301      	movs	r3, #1
 80042c2:	e000      	b.n	80042c6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80042c4:	2300      	movs	r3, #0
}
 80042c6:	0018      	movs	r0, r3
 80042c8:	46bd      	mov	sp, r7
 80042ca:	b002      	add	sp, #8
 80042cc:	bd80      	pop	{r7, pc}
	...

080042d0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b088      	sub	sp, #32
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042d8:	231f      	movs	r3, #31
 80042da:	18fb      	adds	r3, r7, r3
 80042dc:	2200      	movs	r2, #0
 80042de:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80042e0:	2300      	movs	r3, #0
 80042e2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80042e4:	2300      	movs	r3, #0
 80042e6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80042e8:	2300      	movs	r3, #0
 80042ea:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d101      	bne.n	80042f6 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e17f      	b.n	80045f6 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d10a      	bne.n	8004314 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	0018      	movs	r0, r3
 8004302:	f7ff fc19 	bl	8003b38 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2200      	movs	r2, #0
 800430a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2254      	movs	r2, #84	@ 0x54
 8004310:	2100      	movs	r1, #0
 8004312:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	0018      	movs	r0, r3
 800431a:	f7ff ff49 	bl	80041b0 <LL_ADC_IsInternalRegulatorEnabled>
 800431e:	1e03      	subs	r3, r0, #0
 8004320:	d115      	bne.n	800434e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	0018      	movs	r0, r3
 8004328:	f7ff ff2e 	bl	8004188 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800432c:	4bb4      	ldr	r3, [pc, #720]	@ (8004600 <HAL_ADC_Init+0x330>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	49b4      	ldr	r1, [pc, #720]	@ (8004604 <HAL_ADC_Init+0x334>)
 8004332:	0018      	movs	r0, r3
 8004334:	f7fb fee6 	bl	8000104 <__udivsi3>
 8004338:	0003      	movs	r3, r0
 800433a:	3301      	adds	r3, #1
 800433c:	005b      	lsls	r3, r3, #1
 800433e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004340:	e002      	b.n	8004348 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	3b01      	subs	r3, #1
 8004346:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d1f9      	bne.n	8004342 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	0018      	movs	r0, r3
 8004354:	f7ff ff2c 	bl	80041b0 <LL_ADC_IsInternalRegulatorEnabled>
 8004358:	1e03      	subs	r3, r0, #0
 800435a:	d10f      	bne.n	800437c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004360:	2210      	movs	r2, #16
 8004362:	431a      	orrs	r2, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800436c:	2201      	movs	r2, #1
 800436e:	431a      	orrs	r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004374:	231f      	movs	r3, #31
 8004376:	18fb      	adds	r3, r7, r3
 8004378:	2201      	movs	r2, #1
 800437a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	0018      	movs	r0, r3
 8004382:	f7ff ff93 	bl	80042ac <LL_ADC_REG_IsConversionOngoing>
 8004386:	0003      	movs	r3, r0
 8004388:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800438e:	2210      	movs	r2, #16
 8004390:	4013      	ands	r3, r2
 8004392:	d000      	beq.n	8004396 <HAL_ADC_Init+0xc6>
 8004394:	e122      	b.n	80045dc <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d000      	beq.n	800439e <HAL_ADC_Init+0xce>
 800439c:	e11e      	b.n	80045dc <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043a2:	4a99      	ldr	r2, [pc, #612]	@ (8004608 <HAL_ADC_Init+0x338>)
 80043a4:	4013      	ands	r3, r2
 80043a6:	2202      	movs	r2, #2
 80043a8:	431a      	orrs	r2, r3
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	0018      	movs	r0, r3
 80043b4:	f7ff ff34 	bl	8004220 <LL_ADC_IsEnabled>
 80043b8:	1e03      	subs	r3, r0, #0
 80043ba:	d000      	beq.n	80043be <HAL_ADC_Init+0xee>
 80043bc:	e0ad      	b.n	800451a <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	7e1b      	ldrb	r3, [r3, #24]
 80043c6:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80043c8:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	7e5b      	ldrb	r3, [r3, #25]
 80043ce:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80043d0:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	7e9b      	ldrb	r3, [r3, #26]
 80043d6:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80043d8:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d002      	beq.n	80043e8 <HAL_ADC_Init+0x118>
 80043e2:	2380      	movs	r3, #128	@ 0x80
 80043e4:	015b      	lsls	r3, r3, #5
 80043e6:	e000      	b.n	80043ea <HAL_ADC_Init+0x11a>
 80043e8:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80043ea:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80043f0:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	da04      	bge.n	8004404 <HAL_ADC_Init+0x134>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	691b      	ldr	r3, [r3, #16]
 80043fe:	005b      	lsls	r3, r3, #1
 8004400:	085b      	lsrs	r3, r3, #1
 8004402:	e001      	b.n	8004408 <HAL_ADC_Init+0x138>
 8004404:	2380      	movs	r3, #128	@ 0x80
 8004406:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8004408:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	212c      	movs	r1, #44	@ 0x2c
 800440e:	5c5b      	ldrb	r3, [r3, r1]
 8004410:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004412:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8004414:	69ba      	ldr	r2, [r7, #24]
 8004416:	4313      	orrs	r3, r2
 8004418:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2220      	movs	r2, #32
 800441e:	5c9b      	ldrb	r3, [r3, r2]
 8004420:	2b01      	cmp	r3, #1
 8004422:	d115      	bne.n	8004450 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	7e9b      	ldrb	r3, [r3, #26]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d105      	bne.n	8004438 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 800442c:	69bb      	ldr	r3, [r7, #24]
 800442e:	2280      	movs	r2, #128	@ 0x80
 8004430:	0252      	lsls	r2, r2, #9
 8004432:	4313      	orrs	r3, r2
 8004434:	61bb      	str	r3, [r7, #24]
 8004436:	e00b      	b.n	8004450 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800443c:	2220      	movs	r2, #32
 800443e:	431a      	orrs	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004448:	2201      	movs	r2, #1
 800444a:	431a      	orrs	r2, r3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004454:	2b00      	cmp	r3, #0
 8004456:	d00a      	beq.n	800446e <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800445c:	23e0      	movs	r3, #224	@ 0xe0
 800445e:	005b      	lsls	r3, r3, #1
 8004460:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004466:	4313      	orrs	r3, r2
 8004468:	69ba      	ldr	r2, [r7, #24]
 800446a:	4313      	orrs	r3, r2
 800446c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	68db      	ldr	r3, [r3, #12]
 8004474:	4a65      	ldr	r2, [pc, #404]	@ (800460c <HAL_ADC_Init+0x33c>)
 8004476:	4013      	ands	r3, r2
 8004478:	0019      	movs	r1, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	430a      	orrs	r2, r1
 8004482:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	0f9b      	lsrs	r3, r3, #30
 800448a:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004490:	4313      	orrs	r3, r2
 8004492:	697a      	ldr	r2, [r7, #20]
 8004494:	4313      	orrs	r3, r2
 8004496:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	223c      	movs	r2, #60	@ 0x3c
 800449c:	5c9b      	ldrb	r3, [r3, r2]
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d111      	bne.n	80044c6 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	0f9b      	lsrs	r3, r3, #30
 80044a8:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80044ae:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 80044b4:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80044ba:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	4313      	orrs	r3, r2
 80044c0:	2201      	movs	r2, #1
 80044c2:	4313      	orrs	r3, r2
 80044c4:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	691b      	ldr	r3, [r3, #16]
 80044cc:	4a50      	ldr	r2, [pc, #320]	@ (8004610 <HAL_ADC_Init+0x340>)
 80044ce:	4013      	ands	r3, r2
 80044d0:	0019      	movs	r1, r3
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	697a      	ldr	r2, [r7, #20]
 80044d8:	430a      	orrs	r2, r1
 80044da:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685a      	ldr	r2, [r3, #4]
 80044e0:	23c0      	movs	r3, #192	@ 0xc0
 80044e2:	061b      	lsls	r3, r3, #24
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d018      	beq.n	800451a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80044ec:	2380      	movs	r3, #128	@ 0x80
 80044ee:	05db      	lsls	r3, r3, #23
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d012      	beq.n	800451a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80044f8:	2380      	movs	r3, #128	@ 0x80
 80044fa:	061b      	lsls	r3, r3, #24
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d00c      	beq.n	800451a <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8004500:	4b44      	ldr	r3, [pc, #272]	@ (8004614 <HAL_ADC_Init+0x344>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a44      	ldr	r2, [pc, #272]	@ (8004618 <HAL_ADC_Init+0x348>)
 8004506:	4013      	ands	r3, r2
 8004508:	0019      	movs	r1, r3
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685a      	ldr	r2, [r3, #4]
 800450e:	23f0      	movs	r3, #240	@ 0xf0
 8004510:	039b      	lsls	r3, r3, #14
 8004512:	401a      	ands	r2, r3
 8004514:	4b3f      	ldr	r3, [pc, #252]	@ (8004614 <HAL_ADC_Init+0x344>)
 8004516:	430a      	orrs	r2, r1
 8004518:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6818      	ldr	r0, [r3, #0]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004522:	001a      	movs	r2, r3
 8004524:	2100      	movs	r1, #0
 8004526:	f7ff fd8a 	bl	800403e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6818      	ldr	r0, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004532:	493a      	ldr	r1, [pc, #232]	@ (800461c <HAL_ADC_Init+0x34c>)
 8004534:	001a      	movs	r2, r3
 8004536:	f7ff fd82 	bl	800403e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	691b      	ldr	r3, [r3, #16]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d109      	bne.n	8004556 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2110      	movs	r1, #16
 800454e:	4249      	negs	r1, r1
 8004550:	430a      	orrs	r2, r1
 8004552:	629a      	str	r2, [r3, #40]	@ 0x28
 8004554:	e018      	b.n	8004588 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	691a      	ldr	r2, [r3, #16]
 800455a:	2380      	movs	r3, #128	@ 0x80
 800455c:	039b      	lsls	r3, r3, #14
 800455e:	429a      	cmp	r2, r3
 8004560:	d112      	bne.n	8004588 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	69db      	ldr	r3, [r3, #28]
 800456c:	3b01      	subs	r3, #1
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	221c      	movs	r2, #28
 8004572:	4013      	ands	r3, r2
 8004574:	2210      	movs	r2, #16
 8004576:	4252      	negs	r2, r2
 8004578:	409a      	lsls	r2, r3
 800457a:	0011      	movs	r1, r2
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	430a      	orrs	r2, r1
 8004586:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2100      	movs	r1, #0
 800458e:	0018      	movs	r0, r3
 8004590:	f7ff fd72 	bl	8004078 <LL_ADC_GetSamplingTimeCommonChannels>
 8004594:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800459a:	429a      	cmp	r2, r3
 800459c:	d10b      	bne.n	80045b6 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045a8:	2203      	movs	r2, #3
 80045aa:	4393      	bics	r3, r2
 80045ac:	2201      	movs	r2, #1
 80045ae:	431a      	orrs	r2, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80045b4:	e01c      	b.n	80045f0 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ba:	2212      	movs	r2, #18
 80045bc:	4393      	bics	r3, r2
 80045be:	2210      	movs	r2, #16
 80045c0:	431a      	orrs	r2, r3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045ca:	2201      	movs	r2, #1
 80045cc:	431a      	orrs	r2, r3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80045d2:	231f      	movs	r3, #31
 80045d4:	18fb      	adds	r3, r7, r3
 80045d6:	2201      	movs	r2, #1
 80045d8:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80045da:	e009      	b.n	80045f0 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045e0:	2210      	movs	r2, #16
 80045e2:	431a      	orrs	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80045e8:	231f      	movs	r3, #31
 80045ea:	18fb      	adds	r3, r7, r3
 80045ec:	2201      	movs	r2, #1
 80045ee:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80045f0:	231f      	movs	r3, #31
 80045f2:	18fb      	adds	r3, r7, r3
 80045f4:	781b      	ldrb	r3, [r3, #0]
}
 80045f6:	0018      	movs	r0, r3
 80045f8:	46bd      	mov	sp, r7
 80045fa:	b008      	add	sp, #32
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	46c0      	nop			@ (mov r8, r8)
 8004600:	20000000 	.word	0x20000000
 8004604:	00030d40 	.word	0x00030d40
 8004608:	fffffefd 	.word	0xfffffefd
 800460c:	ffde0201 	.word	0xffde0201
 8004610:	1ffffc02 	.word	0x1ffffc02
 8004614:	40012708 	.word	0x40012708
 8004618:	ffc3ffff 	.word	0xffc3ffff
 800461c:	07ffff04 	.word	0x07ffff04

08004620 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004620:	b5b0      	push	{r4, r5, r7, lr}
 8004622:	b084      	sub	sp, #16
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	0018      	movs	r0, r3
 800462e:	f7ff fe3d 	bl	80042ac <LL_ADC_REG_IsConversionOngoing>
 8004632:	1e03      	subs	r3, r0, #0
 8004634:	d135      	bne.n	80046a2 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2254      	movs	r2, #84	@ 0x54
 800463a:	5c9b      	ldrb	r3, [r3, r2]
 800463c:	2b01      	cmp	r3, #1
 800463e:	d101      	bne.n	8004644 <HAL_ADC_Start+0x24>
 8004640:	2302      	movs	r3, #2
 8004642:	e035      	b.n	80046b0 <HAL_ADC_Start+0x90>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2254      	movs	r2, #84	@ 0x54
 8004648:	2101      	movs	r1, #1
 800464a:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800464c:	250f      	movs	r5, #15
 800464e:	197c      	adds	r4, r7, r5
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	0018      	movs	r0, r3
 8004654:	f000 fb28 	bl	8004ca8 <ADC_Enable>
 8004658:	0003      	movs	r3, r0
 800465a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800465c:	197b      	adds	r3, r7, r5
 800465e:	781b      	ldrb	r3, [r3, #0]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d119      	bne.n	8004698 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004668:	4a13      	ldr	r2, [pc, #76]	@ (80046b8 <HAL_ADC_Start+0x98>)
 800466a:	4013      	ands	r3, r2
 800466c:	2280      	movs	r2, #128	@ 0x80
 800466e:	0052      	lsls	r2, r2, #1
 8004670:	431a      	orrs	r2, r3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	221c      	movs	r2, #28
 8004682:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2254      	movs	r2, #84	@ 0x54
 8004688:	2100      	movs	r1, #0
 800468a:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	0018      	movs	r0, r3
 8004692:	f7ff fde7 	bl	8004264 <LL_ADC_REG_StartConversion>
 8004696:	e008      	b.n	80046aa <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2254      	movs	r2, #84	@ 0x54
 800469c:	2100      	movs	r1, #0
 800469e:	5499      	strb	r1, [r3, r2]
 80046a0:	e003      	b.n	80046aa <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80046a2:	230f      	movs	r3, #15
 80046a4:	18fb      	adds	r3, r7, r3
 80046a6:	2202      	movs	r2, #2
 80046a8:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80046aa:	230f      	movs	r3, #15
 80046ac:	18fb      	adds	r3, r7, r3
 80046ae:	781b      	ldrb	r3, [r3, #0]
}
 80046b0:	0018      	movs	r0, r3
 80046b2:	46bd      	mov	sp, r7
 80046b4:	b004      	add	sp, #16
 80046b6:	bdb0      	pop	{r4, r5, r7, pc}
 80046b8:	fffff0fe 	.word	0xfffff0fe

080046bc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80046bc:	b5b0      	push	{r4, r5, r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2254      	movs	r2, #84	@ 0x54
 80046c8:	5c9b      	ldrb	r3, [r3, r2]
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d101      	bne.n	80046d2 <HAL_ADC_Stop+0x16>
 80046ce:	2302      	movs	r3, #2
 80046d0:	e029      	b.n	8004726 <HAL_ADC_Stop+0x6a>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2254      	movs	r2, #84	@ 0x54
 80046d6:	2101      	movs	r1, #1
 80046d8:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80046da:	250f      	movs	r5, #15
 80046dc:	197c      	adds	r4, r7, r5
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	0018      	movs	r0, r3
 80046e2:	f000 fa9f 	bl	8004c24 <ADC_ConversionStop>
 80046e6:	0003      	movs	r3, r0
 80046e8:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80046ea:	197b      	adds	r3, r7, r5
 80046ec:	781b      	ldrb	r3, [r3, #0]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d112      	bne.n	8004718 <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80046f2:	197c      	adds	r4, r7, r5
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	0018      	movs	r0, r3
 80046f8:	f000 fb5c 	bl	8004db4 <ADC_Disable>
 80046fc:	0003      	movs	r3, r0
 80046fe:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004700:	197b      	adds	r3, r7, r5
 8004702:	781b      	ldrb	r3, [r3, #0]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d107      	bne.n	8004718 <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800470c:	4a08      	ldr	r2, [pc, #32]	@ (8004730 <HAL_ADC_Stop+0x74>)
 800470e:	4013      	ands	r3, r2
 8004710:	2201      	movs	r2, #1
 8004712:	431a      	orrs	r2, r3
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2254      	movs	r2, #84	@ 0x54
 800471c:	2100      	movs	r1, #0
 800471e:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8004720:	230f      	movs	r3, #15
 8004722:	18fb      	adds	r3, r7, r3
 8004724:	781b      	ldrb	r3, [r3, #0]
}
 8004726:	0018      	movs	r0, r3
 8004728:	46bd      	mov	sp, r7
 800472a:	b004      	add	sp, #16
 800472c:	bdb0      	pop	{r4, r5, r7, pc}
 800472e:	46c0      	nop			@ (mov r8, r8)
 8004730:	fffffefe 	.word	0xfffffefe

08004734 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	695b      	ldr	r3, [r3, #20]
 8004742:	2b08      	cmp	r3, #8
 8004744:	d102      	bne.n	800474c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8004746:	2308      	movs	r3, #8
 8004748:	60fb      	str	r3, [r7, #12]
 800474a:	e00f      	b.n	800476c <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68db      	ldr	r3, [r3, #12]
 8004752:	2201      	movs	r2, #1
 8004754:	4013      	ands	r3, r2
 8004756:	d007      	beq.n	8004768 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800475c:	2220      	movs	r2, #32
 800475e:	431a      	orrs	r2, r3
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e072      	b.n	800484e <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8004768:	2304      	movs	r3, #4
 800476a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800476c:	f7ff fc18 	bl	8003fa0 <HAL_GetTick>
 8004770:	0003      	movs	r3, r0
 8004772:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004774:	e01f      	b.n	80047b6 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	3301      	adds	r3, #1
 800477a:	d01c      	beq.n	80047b6 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800477c:	f7ff fc10 	bl	8003fa0 <HAL_GetTick>
 8004780:	0002      	movs	r2, r0
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	683a      	ldr	r2, [r7, #0]
 8004788:	429a      	cmp	r2, r3
 800478a:	d302      	bcc.n	8004792 <HAL_ADC_PollForConversion+0x5e>
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d111      	bne.n	80047b6 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68fa      	ldr	r2, [r7, #12]
 800479a:	4013      	ands	r3, r2
 800479c:	d10b      	bne.n	80047b6 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047a2:	2204      	movs	r2, #4
 80047a4:	431a      	orrs	r2, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2254      	movs	r2, #84	@ 0x54
 80047ae:	2100      	movs	r1, #0
 80047b0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e04b      	b.n	800484e <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	68fa      	ldr	r2, [r7, #12]
 80047be:	4013      	ands	r3, r2
 80047c0:	d0d9      	beq.n	8004776 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047c6:	2280      	movs	r2, #128	@ 0x80
 80047c8:	0092      	lsls	r2, r2, #2
 80047ca:	431a      	orrs	r2, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	0018      	movs	r0, r3
 80047d6:	f7ff fc66 	bl	80040a6 <LL_ADC_REG_IsTriggerSourceSWStart>
 80047da:	1e03      	subs	r3, r0, #0
 80047dc:	d02e      	beq.n	800483c <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	7e9b      	ldrb	r3, [r3, #26]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d12a      	bne.n	800483c <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2208      	movs	r2, #8
 80047ee:	4013      	ands	r3, r2
 80047f0:	2b08      	cmp	r3, #8
 80047f2:	d123      	bne.n	800483c <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	0018      	movs	r0, r3
 80047fa:	f7ff fd57 	bl	80042ac <LL_ADC_REG_IsConversionOngoing>
 80047fe:	1e03      	subs	r3, r0, #0
 8004800:	d110      	bne.n	8004824 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	685a      	ldr	r2, [r3, #4]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	210c      	movs	r1, #12
 800480e:	438a      	bics	r2, r1
 8004810:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004816:	4a10      	ldr	r2, [pc, #64]	@ (8004858 <HAL_ADC_PollForConversion+0x124>)
 8004818:	4013      	ands	r3, r2
 800481a:	2201      	movs	r2, #1
 800481c:	431a      	orrs	r2, r3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	659a      	str	r2, [r3, #88]	@ 0x58
 8004822:	e00b      	b.n	800483c <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004828:	2220      	movs	r2, #32
 800482a:	431a      	orrs	r2, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004834:	2201      	movs	r2, #1
 8004836:	431a      	orrs	r2, r3
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	7e1b      	ldrb	r3, [r3, #24]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d103      	bne.n	800484c <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	220c      	movs	r2, #12
 800484a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800484c:	2300      	movs	r3, #0
}
 800484e:	0018      	movs	r0, r3
 8004850:	46bd      	mov	sp, r7
 8004852:	b004      	add	sp, #16
 8004854:	bd80      	pop	{r7, pc}
 8004856:	46c0      	nop			@ (mov r8, r8)
 8004858:	fffffefe 	.word	0xfffffefe

0800485c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b082      	sub	sp, #8
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800486a:	0018      	movs	r0, r3
 800486c:	46bd      	mov	sp, r7
 800486e:	b002      	add	sp, #8
 8004870:	bd80      	pop	{r7, pc}
	...

08004874 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b086      	sub	sp, #24
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800487e:	2317      	movs	r3, #23
 8004880:	18fb      	adds	r3, r7, r3
 8004882:	2200      	movs	r2, #0
 8004884:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004886:	2300      	movs	r3, #0
 8004888:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2254      	movs	r2, #84	@ 0x54
 800488e:	5c9b      	ldrb	r3, [r3, r2]
 8004890:	2b01      	cmp	r3, #1
 8004892:	d101      	bne.n	8004898 <HAL_ADC_ConfigChannel+0x24>
 8004894:	2302      	movs	r3, #2
 8004896:	e1c0      	b.n	8004c1a <HAL_ADC_ConfigChannel+0x3a6>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2254      	movs	r2, #84	@ 0x54
 800489c:	2101      	movs	r1, #1
 800489e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	0018      	movs	r0, r3
 80048a6:	f7ff fd01 	bl	80042ac <LL_ADC_REG_IsConversionOngoing>
 80048aa:	1e03      	subs	r3, r0, #0
 80048ac:	d000      	beq.n	80048b0 <HAL_ADC_ConfigChannel+0x3c>
 80048ae:	e1a3      	b.n	8004bf8 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d100      	bne.n	80048ba <HAL_ADC_ConfigChannel+0x46>
 80048b8:	e143      	b.n	8004b42 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	691a      	ldr	r2, [r3, #16]
 80048be:	2380      	movs	r3, #128	@ 0x80
 80048c0:	061b      	lsls	r3, r3, #24
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d004      	beq.n	80048d0 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80048ca:	4ac1      	ldr	r2, [pc, #772]	@ (8004bd0 <HAL_ADC_ConfigChannel+0x35c>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d108      	bne.n	80048e2 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	0019      	movs	r1, r3
 80048da:	0010      	movs	r0, r2
 80048dc:	f7ff fc14 	bl	8004108 <LL_ADC_REG_SetSequencerChAdd>
 80048e0:	e0c9      	b.n	8004a76 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	211f      	movs	r1, #31
 80048ec:	400b      	ands	r3, r1
 80048ee:	210f      	movs	r1, #15
 80048f0:	4099      	lsls	r1, r3
 80048f2:	000b      	movs	r3, r1
 80048f4:	43db      	mvns	r3, r3
 80048f6:	4013      	ands	r3, r2
 80048f8:	0019      	movs	r1, r3
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	035b      	lsls	r3, r3, #13
 8004900:	0b5b      	lsrs	r3, r3, #13
 8004902:	d105      	bne.n	8004910 <HAL_ADC_ConfigChannel+0x9c>
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	0e9b      	lsrs	r3, r3, #26
 800490a:	221f      	movs	r2, #31
 800490c:	4013      	ands	r3, r2
 800490e:	e098      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2201      	movs	r2, #1
 8004916:	4013      	ands	r3, r2
 8004918:	d000      	beq.n	800491c <HAL_ADC_ConfigChannel+0xa8>
 800491a:	e091      	b.n	8004a40 <HAL_ADC_ConfigChannel+0x1cc>
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2202      	movs	r2, #2
 8004922:	4013      	ands	r3, r2
 8004924:	d000      	beq.n	8004928 <HAL_ADC_ConfigChannel+0xb4>
 8004926:	e089      	b.n	8004a3c <HAL_ADC_ConfigChannel+0x1c8>
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2204      	movs	r2, #4
 800492e:	4013      	ands	r3, r2
 8004930:	d000      	beq.n	8004934 <HAL_ADC_ConfigChannel+0xc0>
 8004932:	e081      	b.n	8004a38 <HAL_ADC_ConfigChannel+0x1c4>
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2208      	movs	r2, #8
 800493a:	4013      	ands	r3, r2
 800493c:	d000      	beq.n	8004940 <HAL_ADC_ConfigChannel+0xcc>
 800493e:	e079      	b.n	8004a34 <HAL_ADC_ConfigChannel+0x1c0>
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2210      	movs	r2, #16
 8004946:	4013      	ands	r3, r2
 8004948:	d000      	beq.n	800494c <HAL_ADC_ConfigChannel+0xd8>
 800494a:	e071      	b.n	8004a30 <HAL_ADC_ConfigChannel+0x1bc>
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2220      	movs	r2, #32
 8004952:	4013      	ands	r3, r2
 8004954:	d000      	beq.n	8004958 <HAL_ADC_ConfigChannel+0xe4>
 8004956:	e069      	b.n	8004a2c <HAL_ADC_ConfigChannel+0x1b8>
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2240      	movs	r2, #64	@ 0x40
 800495e:	4013      	ands	r3, r2
 8004960:	d000      	beq.n	8004964 <HAL_ADC_ConfigChannel+0xf0>
 8004962:	e061      	b.n	8004a28 <HAL_ADC_ConfigChannel+0x1b4>
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2280      	movs	r2, #128	@ 0x80
 800496a:	4013      	ands	r3, r2
 800496c:	d000      	beq.n	8004970 <HAL_ADC_ConfigChannel+0xfc>
 800496e:	e059      	b.n	8004a24 <HAL_ADC_ConfigChannel+0x1b0>
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	2380      	movs	r3, #128	@ 0x80
 8004976:	005b      	lsls	r3, r3, #1
 8004978:	4013      	ands	r3, r2
 800497a:	d151      	bne.n	8004a20 <HAL_ADC_ConfigChannel+0x1ac>
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	2380      	movs	r3, #128	@ 0x80
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	4013      	ands	r3, r2
 8004986:	d149      	bne.n	8004a1c <HAL_ADC_ConfigChannel+0x1a8>
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	2380      	movs	r3, #128	@ 0x80
 800498e:	00db      	lsls	r3, r3, #3
 8004990:	4013      	ands	r3, r2
 8004992:	d141      	bne.n	8004a18 <HAL_ADC_ConfigChannel+0x1a4>
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	2380      	movs	r3, #128	@ 0x80
 800499a:	011b      	lsls	r3, r3, #4
 800499c:	4013      	ands	r3, r2
 800499e:	d139      	bne.n	8004a14 <HAL_ADC_ConfigChannel+0x1a0>
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	2380      	movs	r3, #128	@ 0x80
 80049a6:	015b      	lsls	r3, r3, #5
 80049a8:	4013      	ands	r3, r2
 80049aa:	d131      	bne.n	8004a10 <HAL_ADC_ConfigChannel+0x19c>
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	2380      	movs	r3, #128	@ 0x80
 80049b2:	019b      	lsls	r3, r3, #6
 80049b4:	4013      	ands	r3, r2
 80049b6:	d129      	bne.n	8004a0c <HAL_ADC_ConfigChannel+0x198>
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	2380      	movs	r3, #128	@ 0x80
 80049be:	01db      	lsls	r3, r3, #7
 80049c0:	4013      	ands	r3, r2
 80049c2:	d121      	bne.n	8004a08 <HAL_ADC_ConfigChannel+0x194>
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	2380      	movs	r3, #128	@ 0x80
 80049ca:	021b      	lsls	r3, r3, #8
 80049cc:	4013      	ands	r3, r2
 80049ce:	d119      	bne.n	8004a04 <HAL_ADC_ConfigChannel+0x190>
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	2380      	movs	r3, #128	@ 0x80
 80049d6:	025b      	lsls	r3, r3, #9
 80049d8:	4013      	ands	r3, r2
 80049da:	d111      	bne.n	8004a00 <HAL_ADC_ConfigChannel+0x18c>
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	2380      	movs	r3, #128	@ 0x80
 80049e2:	029b      	lsls	r3, r3, #10
 80049e4:	4013      	ands	r3, r2
 80049e6:	d109      	bne.n	80049fc <HAL_ADC_ConfigChannel+0x188>
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	2380      	movs	r3, #128	@ 0x80
 80049ee:	02db      	lsls	r3, r3, #11
 80049f0:	4013      	ands	r3, r2
 80049f2:	d001      	beq.n	80049f8 <HAL_ADC_ConfigChannel+0x184>
 80049f4:	2312      	movs	r3, #18
 80049f6:	e024      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 80049f8:	2300      	movs	r3, #0
 80049fa:	e022      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 80049fc:	2311      	movs	r3, #17
 80049fe:	e020      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 8004a00:	2310      	movs	r3, #16
 8004a02:	e01e      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 8004a04:	230f      	movs	r3, #15
 8004a06:	e01c      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 8004a08:	230e      	movs	r3, #14
 8004a0a:	e01a      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 8004a0c:	230d      	movs	r3, #13
 8004a0e:	e018      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 8004a10:	230c      	movs	r3, #12
 8004a12:	e016      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 8004a14:	230b      	movs	r3, #11
 8004a16:	e014      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 8004a18:	230a      	movs	r3, #10
 8004a1a:	e012      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 8004a1c:	2309      	movs	r3, #9
 8004a1e:	e010      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 8004a20:	2308      	movs	r3, #8
 8004a22:	e00e      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 8004a24:	2307      	movs	r3, #7
 8004a26:	e00c      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 8004a28:	2306      	movs	r3, #6
 8004a2a:	e00a      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 8004a2c:	2305      	movs	r3, #5
 8004a2e:	e008      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 8004a30:	2304      	movs	r3, #4
 8004a32:	e006      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 8004a34:	2303      	movs	r3, #3
 8004a36:	e004      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 8004a38:	2302      	movs	r3, #2
 8004a3a:	e002      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e000      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x1ce>
 8004a40:	2300      	movs	r3, #0
 8004a42:	683a      	ldr	r2, [r7, #0]
 8004a44:	6852      	ldr	r2, [r2, #4]
 8004a46:	201f      	movs	r0, #31
 8004a48:	4002      	ands	r2, r0
 8004a4a:	4093      	lsls	r3, r2
 8004a4c:	000a      	movs	r2, r1
 8004a4e:	431a      	orrs	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	089b      	lsrs	r3, r3, #2
 8004a5a:	1c5a      	adds	r2, r3, #1
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	69db      	ldr	r3, [r3, #28]
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d808      	bhi.n	8004a76 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6818      	ldr	r0, [r3, #0]
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	6859      	ldr	r1, [r3, #4]
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	001a      	movs	r2, r3
 8004a72:	f7ff fb29 	bl	80040c8 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6818      	ldr	r0, [r3, #0]
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	6819      	ldr	r1, [r3, #0]
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	001a      	movs	r2, r3
 8004a84:	f7ff fb64 	bl	8004150 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	db00      	blt.n	8004a92 <HAL_ADC_ConfigChannel+0x21e>
 8004a90:	e0bc      	b.n	8004c0c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004a92:	4b50      	ldr	r3, [pc, #320]	@ (8004bd4 <HAL_ADC_ConfigChannel+0x360>)
 8004a94:	0018      	movs	r0, r3
 8004a96:	f7ff fac5 	bl	8004024 <LL_ADC_GetCommonPathInternalCh>
 8004a9a:	0003      	movs	r3, r0
 8004a9c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a4d      	ldr	r2, [pc, #308]	@ (8004bd8 <HAL_ADC_ConfigChannel+0x364>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d122      	bne.n	8004aee <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004aa8:	693a      	ldr	r2, [r7, #16]
 8004aaa:	2380      	movs	r3, #128	@ 0x80
 8004aac:	041b      	lsls	r3, r3, #16
 8004aae:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004ab0:	d11d      	bne.n	8004aee <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	2280      	movs	r2, #128	@ 0x80
 8004ab6:	0412      	lsls	r2, r2, #16
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	4a46      	ldr	r2, [pc, #280]	@ (8004bd4 <HAL_ADC_ConfigChannel+0x360>)
 8004abc:	0019      	movs	r1, r3
 8004abe:	0010      	movs	r0, r2
 8004ac0:	f7ff fa9c 	bl	8003ffc <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004ac4:	4b45      	ldr	r3, [pc, #276]	@ (8004bdc <HAL_ADC_ConfigChannel+0x368>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4945      	ldr	r1, [pc, #276]	@ (8004be0 <HAL_ADC_ConfigChannel+0x36c>)
 8004aca:	0018      	movs	r0, r3
 8004acc:	f7fb fb1a 	bl	8000104 <__udivsi3>
 8004ad0:	0003      	movs	r3, r0
 8004ad2:	1c5a      	adds	r2, r3, #1
 8004ad4:	0013      	movs	r3, r2
 8004ad6:	005b      	lsls	r3, r3, #1
 8004ad8:	189b      	adds	r3, r3, r2
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004ade:	e002      	b.n	8004ae6 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	3b01      	subs	r3, #1
 8004ae4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d1f9      	bne.n	8004ae0 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004aec:	e08e      	b.n	8004c0c <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a3c      	ldr	r2, [pc, #240]	@ (8004be4 <HAL_ADC_ConfigChannel+0x370>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d10e      	bne.n	8004b16 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	2380      	movs	r3, #128	@ 0x80
 8004afc:	045b      	lsls	r3, r3, #17
 8004afe:	4013      	ands	r3, r2
 8004b00:	d109      	bne.n	8004b16 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	2280      	movs	r2, #128	@ 0x80
 8004b06:	0452      	lsls	r2, r2, #17
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	4a32      	ldr	r2, [pc, #200]	@ (8004bd4 <HAL_ADC_ConfigChannel+0x360>)
 8004b0c:	0019      	movs	r1, r3
 8004b0e:	0010      	movs	r0, r2
 8004b10:	f7ff fa74 	bl	8003ffc <LL_ADC_SetCommonPathInternalCh>
 8004b14:	e07a      	b.n	8004c0c <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a33      	ldr	r2, [pc, #204]	@ (8004be8 <HAL_ADC_ConfigChannel+0x374>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d000      	beq.n	8004b22 <HAL_ADC_ConfigChannel+0x2ae>
 8004b20:	e074      	b.n	8004c0c <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004b22:	693a      	ldr	r2, [r7, #16]
 8004b24:	2380      	movs	r3, #128	@ 0x80
 8004b26:	03db      	lsls	r3, r3, #15
 8004b28:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004b2a:	d000      	beq.n	8004b2e <HAL_ADC_ConfigChannel+0x2ba>
 8004b2c:	e06e      	b.n	8004c0c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	2280      	movs	r2, #128	@ 0x80
 8004b32:	03d2      	lsls	r2, r2, #15
 8004b34:	4313      	orrs	r3, r2
 8004b36:	4a27      	ldr	r2, [pc, #156]	@ (8004bd4 <HAL_ADC_ConfigChannel+0x360>)
 8004b38:	0019      	movs	r1, r3
 8004b3a:	0010      	movs	r0, r2
 8004b3c:	f7ff fa5e 	bl	8003ffc <LL_ADC_SetCommonPathInternalCh>
 8004b40:	e064      	b.n	8004c0c <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	691a      	ldr	r2, [r3, #16]
 8004b46:	2380      	movs	r3, #128	@ 0x80
 8004b48:	061b      	lsls	r3, r3, #24
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d004      	beq.n	8004b58 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004b52:	4a1f      	ldr	r2, [pc, #124]	@ (8004bd0 <HAL_ADC_ConfigChannel+0x35c>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d107      	bne.n	8004b68 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	0019      	movs	r1, r3
 8004b62:	0010      	movs	r0, r2
 8004b64:	f7ff fae1 	bl	800412a <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	da4d      	bge.n	8004c0c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b70:	4b18      	ldr	r3, [pc, #96]	@ (8004bd4 <HAL_ADC_ConfigChannel+0x360>)
 8004b72:	0018      	movs	r0, r3
 8004b74:	f7ff fa56 	bl	8004024 <LL_ADC_GetCommonPathInternalCh>
 8004b78:	0003      	movs	r3, r0
 8004b7a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a15      	ldr	r2, [pc, #84]	@ (8004bd8 <HAL_ADC_ConfigChannel+0x364>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d108      	bne.n	8004b98 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	4a18      	ldr	r2, [pc, #96]	@ (8004bec <HAL_ADC_ConfigChannel+0x378>)
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	4a11      	ldr	r2, [pc, #68]	@ (8004bd4 <HAL_ADC_ConfigChannel+0x360>)
 8004b8e:	0019      	movs	r1, r3
 8004b90:	0010      	movs	r0, r2
 8004b92:	f7ff fa33 	bl	8003ffc <LL_ADC_SetCommonPathInternalCh>
 8004b96:	e039      	b.n	8004c0c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a11      	ldr	r2, [pc, #68]	@ (8004be4 <HAL_ADC_ConfigChannel+0x370>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d108      	bne.n	8004bb4 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	4a12      	ldr	r2, [pc, #72]	@ (8004bf0 <HAL_ADC_ConfigChannel+0x37c>)
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	4a0a      	ldr	r2, [pc, #40]	@ (8004bd4 <HAL_ADC_ConfigChannel+0x360>)
 8004baa:	0019      	movs	r1, r3
 8004bac:	0010      	movs	r0, r2
 8004bae:	f7ff fa25 	bl	8003ffc <LL_ADC_SetCommonPathInternalCh>
 8004bb2:	e02b      	b.n	8004c0c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a0b      	ldr	r2, [pc, #44]	@ (8004be8 <HAL_ADC_ConfigChannel+0x374>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d126      	bne.n	8004c0c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	4a0c      	ldr	r2, [pc, #48]	@ (8004bf4 <HAL_ADC_ConfigChannel+0x380>)
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	4a03      	ldr	r2, [pc, #12]	@ (8004bd4 <HAL_ADC_ConfigChannel+0x360>)
 8004bc6:	0019      	movs	r1, r3
 8004bc8:	0010      	movs	r0, r2
 8004bca:	f7ff fa17 	bl	8003ffc <LL_ADC_SetCommonPathInternalCh>
 8004bce:	e01d      	b.n	8004c0c <HAL_ADC_ConfigChannel+0x398>
 8004bd0:	80000004 	.word	0x80000004
 8004bd4:	40012708 	.word	0x40012708
 8004bd8:	b0001000 	.word	0xb0001000
 8004bdc:	20000000 	.word	0x20000000
 8004be0:	00030d40 	.word	0x00030d40
 8004be4:	b8004000 	.word	0xb8004000
 8004be8:	b4002000 	.word	0xb4002000
 8004bec:	ff7fffff 	.word	0xff7fffff
 8004bf0:	feffffff 	.word	0xfeffffff
 8004bf4:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bfc:	2220      	movs	r2, #32
 8004bfe:	431a      	orrs	r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004c04:	2317      	movs	r3, #23
 8004c06:	18fb      	adds	r3, r7, r3
 8004c08:	2201      	movs	r2, #1
 8004c0a:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2254      	movs	r2, #84	@ 0x54
 8004c10:	2100      	movs	r1, #0
 8004c12:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8004c14:	2317      	movs	r3, #23
 8004c16:	18fb      	adds	r3, r7, r3
 8004c18:	781b      	ldrb	r3, [r3, #0]
}
 8004c1a:	0018      	movs	r0, r3
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	b006      	add	sp, #24
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	46c0      	nop			@ (mov r8, r8)

08004c24 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	0018      	movs	r0, r3
 8004c32:	f7ff fb3b 	bl	80042ac <LL_ADC_REG_IsConversionOngoing>
 8004c36:	1e03      	subs	r3, r0, #0
 8004c38:	d031      	beq.n	8004c9e <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	0018      	movs	r0, r3
 8004c40:	f7ff faff 	bl	8004242 <LL_ADC_IsDisableOngoing>
 8004c44:	1e03      	subs	r3, r0, #0
 8004c46:	d104      	bne.n	8004c52 <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	0018      	movs	r0, r3
 8004c4e:	f7ff fb1b 	bl	8004288 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004c52:	f7ff f9a5 	bl	8003fa0 <HAL_GetTick>
 8004c56:	0003      	movs	r3, r0
 8004c58:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004c5a:	e01a      	b.n	8004c92 <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004c5c:	f7ff f9a0 	bl	8003fa0 <HAL_GetTick>
 8004c60:	0002      	movs	r2, r0
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d913      	bls.n	8004c92 <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	2204      	movs	r2, #4
 8004c72:	4013      	ands	r3, r2
 8004c74:	d00d      	beq.n	8004c92 <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c7a:	2210      	movs	r2, #16
 8004c7c:	431a      	orrs	r2, r3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c86:	2201      	movs	r2, #1
 8004c88:	431a      	orrs	r2, r3
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e006      	b.n	8004ca0 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	2204      	movs	r2, #4
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	d1de      	bne.n	8004c5c <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
}
 8004ca0:	0018      	movs	r0, r3
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	b004      	add	sp, #16
 8004ca6:	bd80      	pop	{r7, pc}

08004ca8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	0018      	movs	r0, r3
 8004cba:	f7ff fab1 	bl	8004220 <LL_ADC_IsEnabled>
 8004cbe:	1e03      	subs	r3, r0, #0
 8004cc0:	d000      	beq.n	8004cc4 <ADC_Enable+0x1c>
 8004cc2:	e069      	b.n	8004d98 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	4a36      	ldr	r2, [pc, #216]	@ (8004da4 <ADC_Enable+0xfc>)
 8004ccc:	4013      	ands	r3, r2
 8004cce:	d00d      	beq.n	8004cec <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cd4:	2210      	movs	r2, #16
 8004cd6:	431a      	orrs	r2, r3
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	431a      	orrs	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e056      	b.n	8004d9a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	0018      	movs	r0, r3
 8004cf2:	f7ff fa71 	bl	80041d8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8004cf6:	4b2c      	ldr	r3, [pc, #176]	@ (8004da8 <ADC_Enable+0x100>)
 8004cf8:	0018      	movs	r0, r3
 8004cfa:	f7ff f993 	bl	8004024 <LL_ADC_GetCommonPathInternalCh>
 8004cfe:	0002      	movs	r2, r0
 8004d00:	2380      	movs	r3, #128	@ 0x80
 8004d02:	041b      	lsls	r3, r3, #16
 8004d04:	4013      	ands	r3, r2
 8004d06:	d00f      	beq.n	8004d28 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004d08:	4b28      	ldr	r3, [pc, #160]	@ (8004dac <ADC_Enable+0x104>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4928      	ldr	r1, [pc, #160]	@ (8004db0 <ADC_Enable+0x108>)
 8004d0e:	0018      	movs	r0, r3
 8004d10:	f7fb f9f8 	bl	8000104 <__udivsi3>
 8004d14:	0003      	movs	r3, r0
 8004d16:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8004d18:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004d1a:	e002      	b.n	8004d22 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	3b01      	subs	r3, #1
 8004d20:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d1f9      	bne.n	8004d1c <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	7e5b      	ldrb	r3, [r3, #25]
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d033      	beq.n	8004d98 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8004d30:	f7ff f936 	bl	8003fa0 <HAL_GetTick>
 8004d34:	0003      	movs	r3, r0
 8004d36:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d38:	e027      	b.n	8004d8a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	0018      	movs	r0, r3
 8004d40:	f7ff fa6e 	bl	8004220 <LL_ADC_IsEnabled>
 8004d44:	1e03      	subs	r3, r0, #0
 8004d46:	d104      	bne.n	8004d52 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	0018      	movs	r0, r3
 8004d4e:	f7ff fa43 	bl	80041d8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004d52:	f7ff f925 	bl	8003fa0 <HAL_GetTick>
 8004d56:	0002      	movs	r2, r0
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	d914      	bls.n	8004d8a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	2201      	movs	r2, #1
 8004d68:	4013      	ands	r3, r2
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d00d      	beq.n	8004d8a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d72:	2210      	movs	r2, #16
 8004d74:	431a      	orrs	r2, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d7e:	2201      	movs	r2, #1
 8004d80:	431a      	orrs	r2, r3
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e007      	b.n	8004d9a <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	2201      	movs	r2, #1
 8004d92:	4013      	ands	r3, r2
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d1d0      	bne.n	8004d3a <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	0018      	movs	r0, r3
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	b004      	add	sp, #16
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	46c0      	nop			@ (mov r8, r8)
 8004da4:	80000017 	.word	0x80000017
 8004da8:	40012708 	.word	0x40012708
 8004dac:	20000000 	.word	0x20000000
 8004db0:	00030d40 	.word	0x00030d40

08004db4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	0018      	movs	r0, r3
 8004dc2:	f7ff fa3e 	bl	8004242 <LL_ADC_IsDisableOngoing>
 8004dc6:	0003      	movs	r3, r0
 8004dc8:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	0018      	movs	r0, r3
 8004dd0:	f7ff fa26 	bl	8004220 <LL_ADC_IsEnabled>
 8004dd4:	1e03      	subs	r3, r0, #0
 8004dd6:	d046      	beq.n	8004e66 <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d143      	bne.n	8004e66 <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	2205      	movs	r2, #5
 8004de6:	4013      	ands	r3, r2
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d10d      	bne.n	8004e08 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	0018      	movs	r0, r3
 8004df2:	f7ff fa03 	bl	80041fc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	2203      	movs	r2, #3
 8004dfc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004dfe:	f7ff f8cf 	bl	8003fa0 <HAL_GetTick>
 8004e02:	0003      	movs	r3, r0
 8004e04:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004e06:	e028      	b.n	8004e5a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e0c:	2210      	movs	r2, #16
 8004e0e:	431a      	orrs	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e18:	2201      	movs	r2, #1
 8004e1a:	431a      	orrs	r2, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e021      	b.n	8004e68 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004e24:	f7ff f8bc 	bl	8003fa0 <HAL_GetTick>
 8004e28:	0002      	movs	r2, r0
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	2b02      	cmp	r3, #2
 8004e30:	d913      	bls.n	8004e5a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	2201      	movs	r2, #1
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	d00d      	beq.n	8004e5a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e42:	2210      	movs	r2, #16
 8004e44:	431a      	orrs	r2, r3
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e4e:	2201      	movs	r2, #1
 8004e50:	431a      	orrs	r2, r3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e006      	b.n	8004e68 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	2201      	movs	r2, #1
 8004e62:	4013      	ands	r3, r2
 8004e64:	d1de      	bne.n	8004e24 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004e66:	2300      	movs	r3, #0
}
 8004e68:	0018      	movs	r0, r3
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	b004      	add	sp, #16
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <LL_ADC_GetCommonClock>:
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b082      	sub	sp, #8
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	23f0      	movs	r3, #240	@ 0xf0
 8004e7e:	039b      	lsls	r3, r3, #14
 8004e80:	4013      	ands	r3, r2
}
 8004e82:	0018      	movs	r0, r3
 8004e84:	46bd      	mov	sp, r7
 8004e86:	b002      	add	sp, #8
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <LL_ADC_GetClock>:
{
 8004e8a:	b580      	push	{r7, lr}
 8004e8c:	b082      	sub	sp, #8
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	0f9b      	lsrs	r3, r3, #30
 8004e98:	079b      	lsls	r3, r3, #30
}
 8004e9a:	0018      	movs	r0, r3
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	b002      	add	sp, #8
 8004ea0:	bd80      	pop	{r7, pc}

08004ea2 <LL_ADC_SetCalibrationFactor>:
{
 8004ea2:	b580      	push	{r7, lr}
 8004ea4:	b082      	sub	sp, #8
 8004ea6:	af00      	add	r7, sp, #0
 8004ea8:	6078      	str	r0, [r7, #4]
 8004eaa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	22b4      	movs	r2, #180	@ 0xb4
 8004eb0:	589b      	ldr	r3, [r3, r2]
 8004eb2:	227f      	movs	r2, #127	@ 0x7f
 8004eb4:	4393      	bics	r3, r2
 8004eb6:	001a      	movs	r2, r3
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	431a      	orrs	r2, r3
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	21b4      	movs	r1, #180	@ 0xb4
 8004ec0:	505a      	str	r2, [r3, r1]
}
 8004ec2:	46c0      	nop			@ (mov r8, r8)
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	b002      	add	sp, #8
 8004ec8:	bd80      	pop	{r7, pc}

08004eca <LL_ADC_GetCalibrationFactor>:
{
 8004eca:	b580      	push	{r7, lr}
 8004ecc:	b082      	sub	sp, #8
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	22b4      	movs	r2, #180	@ 0xb4
 8004ed6:	589b      	ldr	r3, [r3, r2]
 8004ed8:	227f      	movs	r2, #127	@ 0x7f
 8004eda:	4013      	ands	r3, r2
}
 8004edc:	0018      	movs	r0, r3
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	b002      	add	sp, #8
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <LL_ADC_Enable>:
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b082      	sub	sp, #8
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	4a04      	ldr	r2, [pc, #16]	@ (8004f04 <LL_ADC_Enable+0x20>)
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	431a      	orrs	r2, r3
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	609a      	str	r2, [r3, #8]
}
 8004efc:	46c0      	nop			@ (mov r8, r8)
 8004efe:	46bd      	mov	sp, r7
 8004f00:	b002      	add	sp, #8
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	7fffffe8 	.word	0x7fffffe8

08004f08 <LL_ADC_Disable>:
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	4a04      	ldr	r2, [pc, #16]	@ (8004f28 <LL_ADC_Disable+0x20>)
 8004f16:	4013      	ands	r3, r2
 8004f18:	2202      	movs	r2, #2
 8004f1a:	431a      	orrs	r2, r3
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	609a      	str	r2, [r3, #8]
}
 8004f20:	46c0      	nop			@ (mov r8, r8)
 8004f22:	46bd      	mov	sp, r7
 8004f24:	b002      	add	sp, #8
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	7fffffe8 	.word	0x7fffffe8

08004f2c <LL_ADC_IsEnabled>:
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b082      	sub	sp, #8
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	2201      	movs	r2, #1
 8004f3a:	4013      	ands	r3, r2
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d101      	bne.n	8004f44 <LL_ADC_IsEnabled+0x18>
 8004f40:	2301      	movs	r3, #1
 8004f42:	e000      	b.n	8004f46 <LL_ADC_IsEnabled+0x1a>
 8004f44:	2300      	movs	r3, #0
}
 8004f46:	0018      	movs	r0, r3
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	b002      	add	sp, #8
 8004f4c:	bd80      	pop	{r7, pc}
	...

08004f50 <LL_ADC_StartCalibration>:
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b082      	sub	sp, #8
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	4a05      	ldr	r2, [pc, #20]	@ (8004f74 <LL_ADC_StartCalibration+0x24>)
 8004f5e:	4013      	ands	r3, r2
 8004f60:	2280      	movs	r2, #128	@ 0x80
 8004f62:	0612      	lsls	r2, r2, #24
 8004f64:	431a      	orrs	r2, r3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	609a      	str	r2, [r3, #8]
}
 8004f6a:	46c0      	nop			@ (mov r8, r8)
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	b002      	add	sp, #8
 8004f70:	bd80      	pop	{r7, pc}
 8004f72:	46c0      	nop			@ (mov r8, r8)
 8004f74:	7fffffe8 	.word	0x7fffffe8

08004f78 <LL_ADC_IsCalibrationOnGoing>:
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b082      	sub	sp, #8
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	0fdb      	lsrs	r3, r3, #31
 8004f86:	07da      	lsls	r2, r3, #31
 8004f88:	2380      	movs	r3, #128	@ 0x80
 8004f8a:	061b      	lsls	r3, r3, #24
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d101      	bne.n	8004f94 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004f90:	2301      	movs	r3, #1
 8004f92:	e000      	b.n	8004f96 <LL_ADC_IsCalibrationOnGoing+0x1e>
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	0018      	movs	r0, r3
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	b002      	add	sp, #8
 8004f9c:	bd80      	pop	{r7, pc}
	...

08004fa0 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8004fa0:	b590      	push	{r4, r7, lr}
 8004fa2:	b08b      	sub	sp, #44	@ 0x2c
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8004fac:	2300      	movs	r3, #0
 8004fae:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2254      	movs	r2, #84	@ 0x54
 8004fb4:	5c9b      	ldrb	r3, [r3, r2]
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d101      	bne.n	8004fbe <HAL_ADCEx_Calibration_Start+0x1e>
 8004fba:	2302      	movs	r3, #2
 8004fbc:	e0dd      	b.n	800517a <HAL_ADCEx_Calibration_Start+0x1da>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2254      	movs	r2, #84	@ 0x54
 8004fc2:	2101      	movs	r1, #1
 8004fc4:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004fc6:	231f      	movs	r3, #31
 8004fc8:	18fc      	adds	r4, r7, r3
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	0018      	movs	r0, r3
 8004fce:	f7ff fef1 	bl	8004db4 <ADC_Disable>
 8004fd2:	0003      	movs	r3, r0
 8004fd4:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	0018      	movs	r0, r3
 8004fdc:	f7ff ffa6 	bl	8004f2c <LL_ADC_IsEnabled>
 8004fe0:	1e03      	subs	r3, r0, #0
 8004fe2:	d000      	beq.n	8004fe6 <HAL_ADCEx_Calibration_Start+0x46>
 8004fe4:	e0bc      	b.n	8005160 <HAL_ADCEx_Calibration_Start+0x1c0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fea:	4a66      	ldr	r2, [pc, #408]	@ (8005184 <HAL_ADCEx_Calibration_Start+0x1e4>)
 8004fec:	4013      	ands	r3, r2
 8004fee:	2202      	movs	r2, #2
 8004ff0:	431a      	orrs	r2, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	68db      	ldr	r3, [r3, #12]
 8004ffc:	4a62      	ldr	r2, [pc, #392]	@ (8005188 <HAL_ADCEx_Calibration_Start+0x1e8>)
 8004ffe:	4013      	ands	r3, r2
 8005000:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	68da      	ldr	r2, [r3, #12]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	495f      	ldr	r1, [pc, #380]	@ (800518c <HAL_ADCEx_Calibration_Start+0x1ec>)
 800500e:	400a      	ands	r2, r1
 8005010:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8005012:	2300      	movs	r3, #0
 8005014:	627b      	str	r3, [r7, #36]	@ 0x24
 8005016:	e02d      	b.n	8005074 <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	0018      	movs	r0, r3
 800501e:	f7ff ff97 	bl	8004f50 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005022:	e014      	b.n	800504e <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	3301      	adds	r3, #1
 8005028:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	4a58      	ldr	r2, [pc, #352]	@ (8005190 <HAL_ADCEx_Calibration_Start+0x1f0>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d90d      	bls.n	800504e <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005036:	2212      	movs	r2, #18
 8005038:	4393      	bics	r3, r2
 800503a:	2210      	movs	r2, #16
 800503c:	431a      	orrs	r2, r3
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2254      	movs	r2, #84	@ 0x54
 8005046:	2100      	movs	r1, #0
 8005048:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e095      	b.n	800517a <HAL_ADCEx_Calibration_Start+0x1da>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	0018      	movs	r0, r3
 8005054:	f7ff ff90 	bl	8004f78 <LL_ADC_IsCalibrationOnGoing>
 8005058:	1e03      	subs	r3, r0, #0
 800505a:	d1e3      	bne.n	8005024 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	0018      	movs	r0, r3
 8005062:	f7ff ff32 	bl	8004eca <LL_ADC_GetCalibrationFactor>
 8005066:	0002      	movs	r2, r0
 8005068:	6a3b      	ldr	r3, [r7, #32]
 800506a:	189b      	adds	r3, r3, r2
 800506c:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800506e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005070:	3301      	adds	r3, #1
 8005072:	627b      	str	r3, [r7, #36]	@ 0x24
 8005074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005076:	2b07      	cmp	r3, #7
 8005078:	d9ce      	bls.n	8005018 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 800507a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800507c:	6a38      	ldr	r0, [r7, #32]
 800507e:	f7fb f841 	bl	8000104 <__udivsi3>
 8005082:	0003      	movs	r3, r0
 8005084:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	0018      	movs	r0, r3
 800508c:	f7ff ff2a 	bl	8004ee4 <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	0018      	movs	r0, r3
 8005096:	f7ff fef8 	bl	8004e8a <LL_ADC_GetClock>
 800509a:	1e03      	subs	r3, r0, #0
 800509c:	d11b      	bne.n	80050d6 <HAL_ADCEx_Calibration_Start+0x136>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800509e:	4b3d      	ldr	r3, [pc, #244]	@ (8005194 <HAL_ADCEx_Calibration_Start+0x1f4>)
 80050a0:	0018      	movs	r0, r3
 80050a2:	f7ff fee5 	bl	8004e70 <LL_ADC_GetCommonClock>
 80050a6:	0003      	movs	r3, r0
 80050a8:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 80050aa:	697a      	ldr	r2, [r7, #20]
 80050ac:	23e0      	movs	r3, #224	@ 0xe0
 80050ae:	035b      	lsls	r3, r3, #13
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d310      	bcc.n	80050d6 <HAL_ADCEx_Calibration_Start+0x136>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	0c9b      	lsrs	r3, r3, #18
 80050b8:	3b03      	subs	r3, #3
 80050ba:	2201      	movs	r2, #1
 80050bc:	409a      	lsls	r2, r3
 80050be:	0013      	movs	r3, r2
 80050c0:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	085b      	lsrs	r3, r3, #1
 80050c6:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 80050c8:	e002      	b.n	80050d0 <HAL_ADCEx_Calibration_Start+0x130>
        {
          delay_cpu_cycles--;
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	3b01      	subs	r3, #1
 80050ce:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d1f9      	bne.n	80050ca <HAL_ADCEx_Calibration_Start+0x12a>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	6a3a      	ldr	r2, [r7, #32]
 80050dc:	0011      	movs	r1, r2
 80050de:	0018      	movs	r0, r3
 80050e0:	f7ff fedf 	bl	8004ea2 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	0018      	movs	r0, r3
 80050ea:	f7ff ff0d 	bl	8004f08 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80050ee:	f7fe ff57 	bl	8003fa0 <HAL_GetTick>
 80050f2:	0003      	movs	r3, r0
 80050f4:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80050f6:	e01b      	b.n	8005130 <HAL_ADCEx_Calibration_Start+0x190>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80050f8:	f7fe ff52 	bl	8003fa0 <HAL_GetTick>
 80050fc:	0002      	movs	r2, r0
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	2b02      	cmp	r3, #2
 8005104:	d914      	bls.n	8005130 <HAL_ADCEx_Calibration_Start+0x190>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	0018      	movs	r0, r3
 800510c:	f7ff ff0e 	bl	8004f2c <LL_ADC_IsEnabled>
 8005110:	1e03      	subs	r3, r0, #0
 8005112:	d00d      	beq.n	8005130 <HAL_ADCEx_Calibration_Start+0x190>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005118:	2210      	movs	r2, #16
 800511a:	431a      	orrs	r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005124:	2201      	movs	r2, #1
 8005126:	431a      	orrs	r2, r3
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	e024      	b.n	800517a <HAL_ADCEx_Calibration_Start+0x1da>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	0018      	movs	r0, r3
 8005136:	f7ff fef9 	bl	8004f2c <LL_ADC_IsEnabled>
 800513a:	1e03      	subs	r3, r0, #0
 800513c:	d1dc      	bne.n	80050f8 <HAL_ADCEx_Calibration_Start+0x158>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	68d9      	ldr	r1, [r3, #12]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	69ba      	ldr	r2, [r7, #24]
 800514a:	430a      	orrs	r2, r1
 800514c:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005152:	2203      	movs	r2, #3
 8005154:	4393      	bics	r3, r2
 8005156:	2201      	movs	r2, #1
 8005158:	431a      	orrs	r2, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	659a      	str	r2, [r3, #88]	@ 0x58
 800515e:	e005      	b.n	800516c <HAL_ADCEx_Calibration_Start+0x1cc>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005164:	2210      	movs	r2, #16
 8005166:	431a      	orrs	r2, r3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2254      	movs	r2, #84	@ 0x54
 8005170:	2100      	movs	r1, #0
 8005172:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8005174:	231f      	movs	r3, #31
 8005176:	18fb      	adds	r3, r7, r3
 8005178:	781b      	ldrb	r3, [r3, #0]
}
 800517a:	0018      	movs	r0, r3
 800517c:	46bd      	mov	sp, r7
 800517e:	b00b      	add	sp, #44	@ 0x2c
 8005180:	bd90      	pop	{r4, r7, pc}
 8005182:	46c0      	nop			@ (mov r8, r8)
 8005184:	fffffefd 	.word	0xfffffefd
 8005188:	00008003 	.word	0x00008003
 800518c:	ffff7ffc 	.word	0xffff7ffc
 8005190:	0002f1ff 	.word	0x0002f1ff
 8005194:	40012708 	.word	0x40012708

08005198 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005198:	b590      	push	{r4, r7, lr}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	0002      	movs	r2, r0
 80051a0:	6039      	str	r1, [r7, #0]
 80051a2:	1dfb      	adds	r3, r7, #7
 80051a4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80051a6:	1dfb      	adds	r3, r7, #7
 80051a8:	781b      	ldrb	r3, [r3, #0]
 80051aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80051ac:	d828      	bhi.n	8005200 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80051ae:	4a2f      	ldr	r2, [pc, #188]	@ (800526c <__NVIC_SetPriority+0xd4>)
 80051b0:	1dfb      	adds	r3, r7, #7
 80051b2:	781b      	ldrb	r3, [r3, #0]
 80051b4:	b25b      	sxtb	r3, r3
 80051b6:	089b      	lsrs	r3, r3, #2
 80051b8:	33c0      	adds	r3, #192	@ 0xc0
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	589b      	ldr	r3, [r3, r2]
 80051be:	1dfa      	adds	r2, r7, #7
 80051c0:	7812      	ldrb	r2, [r2, #0]
 80051c2:	0011      	movs	r1, r2
 80051c4:	2203      	movs	r2, #3
 80051c6:	400a      	ands	r2, r1
 80051c8:	00d2      	lsls	r2, r2, #3
 80051ca:	21ff      	movs	r1, #255	@ 0xff
 80051cc:	4091      	lsls	r1, r2
 80051ce:	000a      	movs	r2, r1
 80051d0:	43d2      	mvns	r2, r2
 80051d2:	401a      	ands	r2, r3
 80051d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	019b      	lsls	r3, r3, #6
 80051da:	22ff      	movs	r2, #255	@ 0xff
 80051dc:	401a      	ands	r2, r3
 80051de:	1dfb      	adds	r3, r7, #7
 80051e0:	781b      	ldrb	r3, [r3, #0]
 80051e2:	0018      	movs	r0, r3
 80051e4:	2303      	movs	r3, #3
 80051e6:	4003      	ands	r3, r0
 80051e8:	00db      	lsls	r3, r3, #3
 80051ea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80051ec:	481f      	ldr	r0, [pc, #124]	@ (800526c <__NVIC_SetPriority+0xd4>)
 80051ee:	1dfb      	adds	r3, r7, #7
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	b25b      	sxtb	r3, r3
 80051f4:	089b      	lsrs	r3, r3, #2
 80051f6:	430a      	orrs	r2, r1
 80051f8:	33c0      	adds	r3, #192	@ 0xc0
 80051fa:	009b      	lsls	r3, r3, #2
 80051fc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80051fe:	e031      	b.n	8005264 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005200:	4a1b      	ldr	r2, [pc, #108]	@ (8005270 <__NVIC_SetPriority+0xd8>)
 8005202:	1dfb      	adds	r3, r7, #7
 8005204:	781b      	ldrb	r3, [r3, #0]
 8005206:	0019      	movs	r1, r3
 8005208:	230f      	movs	r3, #15
 800520a:	400b      	ands	r3, r1
 800520c:	3b08      	subs	r3, #8
 800520e:	089b      	lsrs	r3, r3, #2
 8005210:	3306      	adds	r3, #6
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	18d3      	adds	r3, r2, r3
 8005216:	3304      	adds	r3, #4
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	1dfa      	adds	r2, r7, #7
 800521c:	7812      	ldrb	r2, [r2, #0]
 800521e:	0011      	movs	r1, r2
 8005220:	2203      	movs	r2, #3
 8005222:	400a      	ands	r2, r1
 8005224:	00d2      	lsls	r2, r2, #3
 8005226:	21ff      	movs	r1, #255	@ 0xff
 8005228:	4091      	lsls	r1, r2
 800522a:	000a      	movs	r2, r1
 800522c:	43d2      	mvns	r2, r2
 800522e:	401a      	ands	r2, r3
 8005230:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	019b      	lsls	r3, r3, #6
 8005236:	22ff      	movs	r2, #255	@ 0xff
 8005238:	401a      	ands	r2, r3
 800523a:	1dfb      	adds	r3, r7, #7
 800523c:	781b      	ldrb	r3, [r3, #0]
 800523e:	0018      	movs	r0, r3
 8005240:	2303      	movs	r3, #3
 8005242:	4003      	ands	r3, r0
 8005244:	00db      	lsls	r3, r3, #3
 8005246:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005248:	4809      	ldr	r0, [pc, #36]	@ (8005270 <__NVIC_SetPriority+0xd8>)
 800524a:	1dfb      	adds	r3, r7, #7
 800524c:	781b      	ldrb	r3, [r3, #0]
 800524e:	001c      	movs	r4, r3
 8005250:	230f      	movs	r3, #15
 8005252:	4023      	ands	r3, r4
 8005254:	3b08      	subs	r3, #8
 8005256:	089b      	lsrs	r3, r3, #2
 8005258:	430a      	orrs	r2, r1
 800525a:	3306      	adds	r3, #6
 800525c:	009b      	lsls	r3, r3, #2
 800525e:	18c3      	adds	r3, r0, r3
 8005260:	3304      	adds	r3, #4
 8005262:	601a      	str	r2, [r3, #0]
}
 8005264:	46c0      	nop			@ (mov r8, r8)
 8005266:	46bd      	mov	sp, r7
 8005268:	b003      	add	sp, #12
 800526a:	bd90      	pop	{r4, r7, pc}
 800526c:	e000e100 	.word	0xe000e100
 8005270:	e000ed00 	.word	0xe000ed00

08005274 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b082      	sub	sp, #8
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	1e5a      	subs	r2, r3, #1
 8005280:	2380      	movs	r3, #128	@ 0x80
 8005282:	045b      	lsls	r3, r3, #17
 8005284:	429a      	cmp	r2, r3
 8005286:	d301      	bcc.n	800528c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005288:	2301      	movs	r3, #1
 800528a:	e010      	b.n	80052ae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800528c:	4b0a      	ldr	r3, [pc, #40]	@ (80052b8 <SysTick_Config+0x44>)
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	3a01      	subs	r2, #1
 8005292:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005294:	2301      	movs	r3, #1
 8005296:	425b      	negs	r3, r3
 8005298:	2103      	movs	r1, #3
 800529a:	0018      	movs	r0, r3
 800529c:	f7ff ff7c 	bl	8005198 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80052a0:	4b05      	ldr	r3, [pc, #20]	@ (80052b8 <SysTick_Config+0x44>)
 80052a2:	2200      	movs	r2, #0
 80052a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80052a6:	4b04      	ldr	r3, [pc, #16]	@ (80052b8 <SysTick_Config+0x44>)
 80052a8:	2207      	movs	r2, #7
 80052aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	0018      	movs	r0, r3
 80052b0:	46bd      	mov	sp, r7
 80052b2:	b002      	add	sp, #8
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	46c0      	nop			@ (mov r8, r8)
 80052b8:	e000e010 	.word	0xe000e010

080052bc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b084      	sub	sp, #16
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	60b9      	str	r1, [r7, #8]
 80052c4:	607a      	str	r2, [r7, #4]
 80052c6:	210f      	movs	r1, #15
 80052c8:	187b      	adds	r3, r7, r1
 80052ca:	1c02      	adds	r2, r0, #0
 80052cc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80052ce:	68ba      	ldr	r2, [r7, #8]
 80052d0:	187b      	adds	r3, r7, r1
 80052d2:	781b      	ldrb	r3, [r3, #0]
 80052d4:	b25b      	sxtb	r3, r3
 80052d6:	0011      	movs	r1, r2
 80052d8:	0018      	movs	r0, r3
 80052da:	f7ff ff5d 	bl	8005198 <__NVIC_SetPriority>
}
 80052de:	46c0      	nop			@ (mov r8, r8)
 80052e0:	46bd      	mov	sp, r7
 80052e2:	b004      	add	sp, #16
 80052e4:	bd80      	pop	{r7, pc}

080052e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80052e6:	b580      	push	{r7, lr}
 80052e8:	b082      	sub	sp, #8
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	0018      	movs	r0, r3
 80052f2:	f7ff ffbf 	bl	8005274 <SysTick_Config>
 80052f6:	0003      	movs	r3, r0
}
 80052f8:	0018      	movs	r0, r3
 80052fa:	46bd      	mov	sp, r7
 80052fc:	b002      	add	sp, #8
 80052fe:	bd80      	pop	{r7, pc}

08005300 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b086      	sub	sp, #24
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800530a:	2300      	movs	r3, #0
 800530c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800530e:	e147      	b.n	80055a0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	2101      	movs	r1, #1
 8005316:	697a      	ldr	r2, [r7, #20]
 8005318:	4091      	lsls	r1, r2
 800531a:	000a      	movs	r2, r1
 800531c:	4013      	ands	r3, r2
 800531e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d100      	bne.n	8005328 <HAL_GPIO_Init+0x28>
 8005326:	e138      	b.n	800559a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	2203      	movs	r2, #3
 800532e:	4013      	ands	r3, r2
 8005330:	2b01      	cmp	r3, #1
 8005332:	d005      	beq.n	8005340 <HAL_GPIO_Init+0x40>
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	2203      	movs	r2, #3
 800533a:	4013      	ands	r3, r2
 800533c:	2b02      	cmp	r3, #2
 800533e:	d130      	bne.n	80053a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	005b      	lsls	r3, r3, #1
 800534a:	2203      	movs	r2, #3
 800534c:	409a      	lsls	r2, r3
 800534e:	0013      	movs	r3, r2
 8005350:	43da      	mvns	r2, r3
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	4013      	ands	r3, r2
 8005356:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	68da      	ldr	r2, [r3, #12]
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	005b      	lsls	r3, r3, #1
 8005360:	409a      	lsls	r2, r3
 8005362:	0013      	movs	r3, r2
 8005364:	693a      	ldr	r2, [r7, #16]
 8005366:	4313      	orrs	r3, r2
 8005368:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	693a      	ldr	r2, [r7, #16]
 800536e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005376:	2201      	movs	r2, #1
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	409a      	lsls	r2, r3
 800537c:	0013      	movs	r3, r2
 800537e:	43da      	mvns	r2, r3
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	4013      	ands	r3, r2
 8005384:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	091b      	lsrs	r3, r3, #4
 800538c:	2201      	movs	r2, #1
 800538e:	401a      	ands	r2, r3
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	409a      	lsls	r2, r3
 8005394:	0013      	movs	r3, r2
 8005396:	693a      	ldr	r2, [r7, #16]
 8005398:	4313      	orrs	r3, r2
 800539a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	693a      	ldr	r2, [r7, #16]
 80053a0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	2203      	movs	r2, #3
 80053a8:	4013      	ands	r3, r2
 80053aa:	2b03      	cmp	r3, #3
 80053ac:	d017      	beq.n	80053de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	68db      	ldr	r3, [r3, #12]
 80053b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	005b      	lsls	r3, r3, #1
 80053b8:	2203      	movs	r2, #3
 80053ba:	409a      	lsls	r2, r3
 80053bc:	0013      	movs	r3, r2
 80053be:	43da      	mvns	r2, r3
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	4013      	ands	r3, r2
 80053c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	689a      	ldr	r2, [r3, #8]
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	005b      	lsls	r3, r3, #1
 80053ce:	409a      	lsls	r2, r3
 80053d0:	0013      	movs	r3, r2
 80053d2:	693a      	ldr	r2, [r7, #16]
 80053d4:	4313      	orrs	r3, r2
 80053d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	693a      	ldr	r2, [r7, #16]
 80053dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	2203      	movs	r2, #3
 80053e4:	4013      	ands	r3, r2
 80053e6:	2b02      	cmp	r3, #2
 80053e8:	d123      	bne.n	8005432 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	08da      	lsrs	r2, r3, #3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	3208      	adds	r2, #8
 80053f2:	0092      	lsls	r2, r2, #2
 80053f4:	58d3      	ldr	r3, [r2, r3]
 80053f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	2207      	movs	r2, #7
 80053fc:	4013      	ands	r3, r2
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	220f      	movs	r2, #15
 8005402:	409a      	lsls	r2, r3
 8005404:	0013      	movs	r3, r2
 8005406:	43da      	mvns	r2, r3
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	4013      	ands	r3, r2
 800540c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	691a      	ldr	r2, [r3, #16]
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	2107      	movs	r1, #7
 8005416:	400b      	ands	r3, r1
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	409a      	lsls	r2, r3
 800541c:	0013      	movs	r3, r2
 800541e:	693a      	ldr	r2, [r7, #16]
 8005420:	4313      	orrs	r3, r2
 8005422:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	08da      	lsrs	r2, r3, #3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	3208      	adds	r2, #8
 800542c:	0092      	lsls	r2, r2, #2
 800542e:	6939      	ldr	r1, [r7, #16]
 8005430:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	005b      	lsls	r3, r3, #1
 800543c:	2203      	movs	r2, #3
 800543e:	409a      	lsls	r2, r3
 8005440:	0013      	movs	r3, r2
 8005442:	43da      	mvns	r2, r3
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	4013      	ands	r3, r2
 8005448:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	2203      	movs	r2, #3
 8005450:	401a      	ands	r2, r3
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	005b      	lsls	r3, r3, #1
 8005456:	409a      	lsls	r2, r3
 8005458:	0013      	movs	r3, r2
 800545a:	693a      	ldr	r2, [r7, #16]
 800545c:	4313      	orrs	r3, r2
 800545e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	693a      	ldr	r2, [r7, #16]
 8005464:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	685a      	ldr	r2, [r3, #4]
 800546a:	23c0      	movs	r3, #192	@ 0xc0
 800546c:	029b      	lsls	r3, r3, #10
 800546e:	4013      	ands	r3, r2
 8005470:	d100      	bne.n	8005474 <HAL_GPIO_Init+0x174>
 8005472:	e092      	b.n	800559a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8005474:	4a50      	ldr	r2, [pc, #320]	@ (80055b8 <HAL_GPIO_Init+0x2b8>)
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	089b      	lsrs	r3, r3, #2
 800547a:	3318      	adds	r3, #24
 800547c:	009b      	lsls	r3, r3, #2
 800547e:	589b      	ldr	r3, [r3, r2]
 8005480:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	2203      	movs	r2, #3
 8005486:	4013      	ands	r3, r2
 8005488:	00db      	lsls	r3, r3, #3
 800548a:	220f      	movs	r2, #15
 800548c:	409a      	lsls	r2, r3
 800548e:	0013      	movs	r3, r2
 8005490:	43da      	mvns	r2, r3
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	4013      	ands	r3, r2
 8005496:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	23a0      	movs	r3, #160	@ 0xa0
 800549c:	05db      	lsls	r3, r3, #23
 800549e:	429a      	cmp	r2, r3
 80054a0:	d013      	beq.n	80054ca <HAL_GPIO_Init+0x1ca>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	4a45      	ldr	r2, [pc, #276]	@ (80055bc <HAL_GPIO_Init+0x2bc>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d00d      	beq.n	80054c6 <HAL_GPIO_Init+0x1c6>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4a44      	ldr	r2, [pc, #272]	@ (80055c0 <HAL_GPIO_Init+0x2c0>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d007      	beq.n	80054c2 <HAL_GPIO_Init+0x1c2>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4a43      	ldr	r2, [pc, #268]	@ (80055c4 <HAL_GPIO_Init+0x2c4>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d101      	bne.n	80054be <HAL_GPIO_Init+0x1be>
 80054ba:	2303      	movs	r3, #3
 80054bc:	e006      	b.n	80054cc <HAL_GPIO_Init+0x1cc>
 80054be:	2305      	movs	r3, #5
 80054c0:	e004      	b.n	80054cc <HAL_GPIO_Init+0x1cc>
 80054c2:	2302      	movs	r3, #2
 80054c4:	e002      	b.n	80054cc <HAL_GPIO_Init+0x1cc>
 80054c6:	2301      	movs	r3, #1
 80054c8:	e000      	b.n	80054cc <HAL_GPIO_Init+0x1cc>
 80054ca:	2300      	movs	r3, #0
 80054cc:	697a      	ldr	r2, [r7, #20]
 80054ce:	2103      	movs	r1, #3
 80054d0:	400a      	ands	r2, r1
 80054d2:	00d2      	lsls	r2, r2, #3
 80054d4:	4093      	lsls	r3, r2
 80054d6:	693a      	ldr	r2, [r7, #16]
 80054d8:	4313      	orrs	r3, r2
 80054da:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80054dc:	4936      	ldr	r1, [pc, #216]	@ (80055b8 <HAL_GPIO_Init+0x2b8>)
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	089b      	lsrs	r3, r3, #2
 80054e2:	3318      	adds	r3, #24
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	693a      	ldr	r2, [r7, #16]
 80054e8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80054ea:	4b33      	ldr	r3, [pc, #204]	@ (80055b8 <HAL_GPIO_Init+0x2b8>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	43da      	mvns	r2, r3
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	4013      	ands	r3, r2
 80054f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	685a      	ldr	r2, [r3, #4]
 80054fe:	2380      	movs	r3, #128	@ 0x80
 8005500:	035b      	lsls	r3, r3, #13
 8005502:	4013      	ands	r3, r2
 8005504:	d003      	beq.n	800550e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8005506:	693a      	ldr	r2, [r7, #16]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	4313      	orrs	r3, r2
 800550c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800550e:	4b2a      	ldr	r3, [pc, #168]	@ (80055b8 <HAL_GPIO_Init+0x2b8>)
 8005510:	693a      	ldr	r2, [r7, #16]
 8005512:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8005514:	4b28      	ldr	r3, [pc, #160]	@ (80055b8 <HAL_GPIO_Init+0x2b8>)
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	43da      	mvns	r2, r3
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	4013      	ands	r3, r2
 8005522:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	685a      	ldr	r2, [r3, #4]
 8005528:	2380      	movs	r3, #128	@ 0x80
 800552a:	039b      	lsls	r3, r3, #14
 800552c:	4013      	ands	r3, r2
 800552e:	d003      	beq.n	8005538 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8005530:	693a      	ldr	r2, [r7, #16]
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	4313      	orrs	r3, r2
 8005536:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005538:	4b1f      	ldr	r3, [pc, #124]	@ (80055b8 <HAL_GPIO_Init+0x2b8>)
 800553a:	693a      	ldr	r2, [r7, #16]
 800553c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800553e:	4a1e      	ldr	r2, [pc, #120]	@ (80055b8 <HAL_GPIO_Init+0x2b8>)
 8005540:	2384      	movs	r3, #132	@ 0x84
 8005542:	58d3      	ldr	r3, [r2, r3]
 8005544:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	43da      	mvns	r2, r3
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	4013      	ands	r3, r2
 800554e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	685a      	ldr	r2, [r3, #4]
 8005554:	2380      	movs	r3, #128	@ 0x80
 8005556:	029b      	lsls	r3, r3, #10
 8005558:	4013      	ands	r3, r2
 800555a:	d003      	beq.n	8005564 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800555c:	693a      	ldr	r2, [r7, #16]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	4313      	orrs	r3, r2
 8005562:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005564:	4914      	ldr	r1, [pc, #80]	@ (80055b8 <HAL_GPIO_Init+0x2b8>)
 8005566:	2284      	movs	r2, #132	@ 0x84
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800556c:	4a12      	ldr	r2, [pc, #72]	@ (80055b8 <HAL_GPIO_Init+0x2b8>)
 800556e:	2380      	movs	r3, #128	@ 0x80
 8005570:	58d3      	ldr	r3, [r2, r3]
 8005572:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	43da      	mvns	r2, r3
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	4013      	ands	r3, r2
 800557c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	685a      	ldr	r2, [r3, #4]
 8005582:	2380      	movs	r3, #128	@ 0x80
 8005584:	025b      	lsls	r3, r3, #9
 8005586:	4013      	ands	r3, r2
 8005588:	d003      	beq.n	8005592 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800558a:	693a      	ldr	r2, [r7, #16]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	4313      	orrs	r3, r2
 8005590:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005592:	4909      	ldr	r1, [pc, #36]	@ (80055b8 <HAL_GPIO_Init+0x2b8>)
 8005594:	2280      	movs	r2, #128	@ 0x80
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	3301      	adds	r3, #1
 800559e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	40da      	lsrs	r2, r3
 80055a8:	1e13      	subs	r3, r2, #0
 80055aa:	d000      	beq.n	80055ae <HAL_GPIO_Init+0x2ae>
 80055ac:	e6b0      	b.n	8005310 <HAL_GPIO_Init+0x10>
  }
}
 80055ae:	46c0      	nop			@ (mov r8, r8)
 80055b0:	46c0      	nop			@ (mov r8, r8)
 80055b2:	46bd      	mov	sp, r7
 80055b4:	b006      	add	sp, #24
 80055b6:	bd80      	pop	{r7, pc}
 80055b8:	40021800 	.word	0x40021800
 80055bc:	50000400 	.word	0x50000400
 80055c0:	50000800 	.word	0x50000800
 80055c4:	50000c00 	.word	0x50000c00

080055c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
 80055d0:	000a      	movs	r2, r1
 80055d2:	1cbb      	adds	r3, r7, #2
 80055d4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	1cba      	adds	r2, r7, #2
 80055dc:	8812      	ldrh	r2, [r2, #0]
 80055de:	4013      	ands	r3, r2
 80055e0:	d004      	beq.n	80055ec <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80055e2:	230f      	movs	r3, #15
 80055e4:	18fb      	adds	r3, r7, r3
 80055e6:	2201      	movs	r2, #1
 80055e8:	701a      	strb	r2, [r3, #0]
 80055ea:	e003      	b.n	80055f4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80055ec:	230f      	movs	r3, #15
 80055ee:	18fb      	adds	r3, r7, r3
 80055f0:	2200      	movs	r2, #0
 80055f2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80055f4:	230f      	movs	r3, #15
 80055f6:	18fb      	adds	r3, r7, r3
 80055f8:	781b      	ldrb	r3, [r3, #0]
}
 80055fa:	0018      	movs	r0, r3
 80055fc:	46bd      	mov	sp, r7
 80055fe:	b004      	add	sp, #16
 8005600:	bd80      	pop	{r7, pc}

08005602 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005602:	b580      	push	{r7, lr}
 8005604:	b082      	sub	sp, #8
 8005606:	af00      	add	r7, sp, #0
 8005608:	6078      	str	r0, [r7, #4]
 800560a:	0008      	movs	r0, r1
 800560c:	0011      	movs	r1, r2
 800560e:	1cbb      	adds	r3, r7, #2
 8005610:	1c02      	adds	r2, r0, #0
 8005612:	801a      	strh	r2, [r3, #0]
 8005614:	1c7b      	adds	r3, r7, #1
 8005616:	1c0a      	adds	r2, r1, #0
 8005618:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800561a:	1c7b      	adds	r3, r7, #1
 800561c:	781b      	ldrb	r3, [r3, #0]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d004      	beq.n	800562c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005622:	1cbb      	adds	r3, r7, #2
 8005624:	881a      	ldrh	r2, [r3, #0]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800562a:	e003      	b.n	8005634 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800562c:	1cbb      	adds	r3, r7, #2
 800562e:	881a      	ldrh	r2, [r3, #0]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005634:	46c0      	nop			@ (mov r8, r8)
 8005636:	46bd      	mov	sp, r7
 8005638:	b002      	add	sp, #8
 800563a:	bd80      	pop	{r7, pc}

0800563c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b084      	sub	sp, #16
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8005644:	4b19      	ldr	r3, [pc, #100]	@ (80056ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a19      	ldr	r2, [pc, #100]	@ (80056b0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800564a:	4013      	ands	r3, r2
 800564c:	0019      	movs	r1, r3
 800564e:	4b17      	ldr	r3, [pc, #92]	@ (80056ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	430a      	orrs	r2, r1
 8005654:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005656:	687a      	ldr	r2, [r7, #4]
 8005658:	2380      	movs	r3, #128	@ 0x80
 800565a:	009b      	lsls	r3, r3, #2
 800565c:	429a      	cmp	r2, r3
 800565e:	d11f      	bne.n	80056a0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8005660:	4b14      	ldr	r3, [pc, #80]	@ (80056b4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	0013      	movs	r3, r2
 8005666:	005b      	lsls	r3, r3, #1
 8005668:	189b      	adds	r3, r3, r2
 800566a:	005b      	lsls	r3, r3, #1
 800566c:	4912      	ldr	r1, [pc, #72]	@ (80056b8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800566e:	0018      	movs	r0, r3
 8005670:	f7fa fd48 	bl	8000104 <__udivsi3>
 8005674:	0003      	movs	r3, r0
 8005676:	3301      	adds	r3, #1
 8005678:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800567a:	e008      	b.n	800568e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d003      	beq.n	800568a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	3b01      	subs	r3, #1
 8005686:	60fb      	str	r3, [r7, #12]
 8005688:	e001      	b.n	800568e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800568a:	2303      	movs	r3, #3
 800568c:	e009      	b.n	80056a2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800568e:	4b07      	ldr	r3, [pc, #28]	@ (80056ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005690:	695a      	ldr	r2, [r3, #20]
 8005692:	2380      	movs	r3, #128	@ 0x80
 8005694:	00db      	lsls	r3, r3, #3
 8005696:	401a      	ands	r2, r3
 8005698:	2380      	movs	r3, #128	@ 0x80
 800569a:	00db      	lsls	r3, r3, #3
 800569c:	429a      	cmp	r2, r3
 800569e:	d0ed      	beq.n	800567c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80056a0:	2300      	movs	r3, #0
}
 80056a2:	0018      	movs	r0, r3
 80056a4:	46bd      	mov	sp, r7
 80056a6:	b004      	add	sp, #16
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	46c0      	nop			@ (mov r8, r8)
 80056ac:	40007000 	.word	0x40007000
 80056b0:	fffff9ff 	.word	0xfffff9ff
 80056b4:	20000000 	.word	0x20000000
 80056b8:	000f4240 	.word	0x000f4240

080056bc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80056c0:	4b03      	ldr	r3, [pc, #12]	@ (80056d0 <LL_RCC_GetAPB1Prescaler+0x14>)
 80056c2:	689a      	ldr	r2, [r3, #8]
 80056c4:	23e0      	movs	r3, #224	@ 0xe0
 80056c6:	01db      	lsls	r3, r3, #7
 80056c8:	4013      	ands	r3, r2
}
 80056ca:	0018      	movs	r0, r3
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}
 80056d0:	40021000 	.word	0x40021000

080056d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b088      	sub	sp, #32
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d101      	bne.n	80056e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	e2fe      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	2201      	movs	r2, #1
 80056ec:	4013      	ands	r3, r2
 80056ee:	d100      	bne.n	80056f2 <HAL_RCC_OscConfig+0x1e>
 80056f0:	e07c      	b.n	80057ec <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80056f2:	4bc3      	ldr	r3, [pc, #780]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 80056f4:	689b      	ldr	r3, [r3, #8]
 80056f6:	2238      	movs	r2, #56	@ 0x38
 80056f8:	4013      	ands	r3, r2
 80056fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80056fc:	4bc0      	ldr	r3, [pc, #768]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	2203      	movs	r2, #3
 8005702:	4013      	ands	r3, r2
 8005704:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8005706:	69bb      	ldr	r3, [r7, #24]
 8005708:	2b10      	cmp	r3, #16
 800570a:	d102      	bne.n	8005712 <HAL_RCC_OscConfig+0x3e>
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	2b03      	cmp	r3, #3
 8005710:	d002      	beq.n	8005718 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8005712:	69bb      	ldr	r3, [r7, #24]
 8005714:	2b08      	cmp	r3, #8
 8005716:	d10b      	bne.n	8005730 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005718:	4bb9      	ldr	r3, [pc, #740]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	2380      	movs	r3, #128	@ 0x80
 800571e:	029b      	lsls	r3, r3, #10
 8005720:	4013      	ands	r3, r2
 8005722:	d062      	beq.n	80057ea <HAL_RCC_OscConfig+0x116>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d15e      	bne.n	80057ea <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	e2d9      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	685a      	ldr	r2, [r3, #4]
 8005734:	2380      	movs	r3, #128	@ 0x80
 8005736:	025b      	lsls	r3, r3, #9
 8005738:	429a      	cmp	r2, r3
 800573a:	d107      	bne.n	800574c <HAL_RCC_OscConfig+0x78>
 800573c:	4bb0      	ldr	r3, [pc, #704]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	4baf      	ldr	r3, [pc, #700]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 8005742:	2180      	movs	r1, #128	@ 0x80
 8005744:	0249      	lsls	r1, r1, #9
 8005746:	430a      	orrs	r2, r1
 8005748:	601a      	str	r2, [r3, #0]
 800574a:	e020      	b.n	800578e <HAL_RCC_OscConfig+0xba>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	685a      	ldr	r2, [r3, #4]
 8005750:	23a0      	movs	r3, #160	@ 0xa0
 8005752:	02db      	lsls	r3, r3, #11
 8005754:	429a      	cmp	r2, r3
 8005756:	d10e      	bne.n	8005776 <HAL_RCC_OscConfig+0xa2>
 8005758:	4ba9      	ldr	r3, [pc, #676]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	4ba8      	ldr	r3, [pc, #672]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 800575e:	2180      	movs	r1, #128	@ 0x80
 8005760:	02c9      	lsls	r1, r1, #11
 8005762:	430a      	orrs	r2, r1
 8005764:	601a      	str	r2, [r3, #0]
 8005766:	4ba6      	ldr	r3, [pc, #664]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	4ba5      	ldr	r3, [pc, #660]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 800576c:	2180      	movs	r1, #128	@ 0x80
 800576e:	0249      	lsls	r1, r1, #9
 8005770:	430a      	orrs	r2, r1
 8005772:	601a      	str	r2, [r3, #0]
 8005774:	e00b      	b.n	800578e <HAL_RCC_OscConfig+0xba>
 8005776:	4ba2      	ldr	r3, [pc, #648]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	4ba1      	ldr	r3, [pc, #644]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 800577c:	49a1      	ldr	r1, [pc, #644]	@ (8005a04 <HAL_RCC_OscConfig+0x330>)
 800577e:	400a      	ands	r2, r1
 8005780:	601a      	str	r2, [r3, #0]
 8005782:	4b9f      	ldr	r3, [pc, #636]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	4b9e      	ldr	r3, [pc, #632]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 8005788:	499f      	ldr	r1, [pc, #636]	@ (8005a08 <HAL_RCC_OscConfig+0x334>)
 800578a:	400a      	ands	r2, r1
 800578c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d014      	beq.n	80057c0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005796:	f7fe fc03 	bl	8003fa0 <HAL_GetTick>
 800579a:	0003      	movs	r3, r0
 800579c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800579e:	e008      	b.n	80057b2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057a0:	f7fe fbfe 	bl	8003fa0 <HAL_GetTick>
 80057a4:	0002      	movs	r2, r0
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	2b64      	cmp	r3, #100	@ 0x64
 80057ac:	d901      	bls.n	80057b2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80057ae:	2303      	movs	r3, #3
 80057b0:	e298      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057b2:	4b93      	ldr	r3, [pc, #588]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	2380      	movs	r3, #128	@ 0x80
 80057b8:	029b      	lsls	r3, r3, #10
 80057ba:	4013      	ands	r3, r2
 80057bc:	d0f0      	beq.n	80057a0 <HAL_RCC_OscConfig+0xcc>
 80057be:	e015      	b.n	80057ec <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057c0:	f7fe fbee 	bl	8003fa0 <HAL_GetTick>
 80057c4:	0003      	movs	r3, r0
 80057c6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80057c8:	e008      	b.n	80057dc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057ca:	f7fe fbe9 	bl	8003fa0 <HAL_GetTick>
 80057ce:	0002      	movs	r2, r0
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	1ad3      	subs	r3, r2, r3
 80057d4:	2b64      	cmp	r3, #100	@ 0x64
 80057d6:	d901      	bls.n	80057dc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80057d8:	2303      	movs	r3, #3
 80057da:	e283      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80057dc:	4b88      	ldr	r3, [pc, #544]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	2380      	movs	r3, #128	@ 0x80
 80057e2:	029b      	lsls	r3, r3, #10
 80057e4:	4013      	ands	r3, r2
 80057e6:	d1f0      	bne.n	80057ca <HAL_RCC_OscConfig+0xf6>
 80057e8:	e000      	b.n	80057ec <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057ea:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	2202      	movs	r2, #2
 80057f2:	4013      	ands	r3, r2
 80057f4:	d100      	bne.n	80057f8 <HAL_RCC_OscConfig+0x124>
 80057f6:	e099      	b.n	800592c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057f8:	4b81      	ldr	r3, [pc, #516]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	2238      	movs	r2, #56	@ 0x38
 80057fe:	4013      	ands	r3, r2
 8005800:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005802:	4b7f      	ldr	r3, [pc, #508]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 8005804:	68db      	ldr	r3, [r3, #12]
 8005806:	2203      	movs	r2, #3
 8005808:	4013      	ands	r3, r2
 800580a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800580c:	69bb      	ldr	r3, [r7, #24]
 800580e:	2b10      	cmp	r3, #16
 8005810:	d102      	bne.n	8005818 <HAL_RCC_OscConfig+0x144>
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	2b02      	cmp	r3, #2
 8005816:	d002      	beq.n	800581e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8005818:	69bb      	ldr	r3, [r7, #24]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d135      	bne.n	800588a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800581e:	4b78      	ldr	r3, [pc, #480]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	2380      	movs	r3, #128	@ 0x80
 8005824:	00db      	lsls	r3, r3, #3
 8005826:	4013      	ands	r3, r2
 8005828:	d005      	beq.n	8005836 <HAL_RCC_OscConfig+0x162>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d101      	bne.n	8005836 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e256      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005836:	4b72      	ldr	r3, [pc, #456]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	4a74      	ldr	r2, [pc, #464]	@ (8005a0c <HAL_RCC_OscConfig+0x338>)
 800583c:	4013      	ands	r3, r2
 800583e:	0019      	movs	r1, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	695b      	ldr	r3, [r3, #20]
 8005844:	021a      	lsls	r2, r3, #8
 8005846:	4b6e      	ldr	r3, [pc, #440]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 8005848:	430a      	orrs	r2, r1
 800584a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800584c:	69bb      	ldr	r3, [r7, #24]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d112      	bne.n	8005878 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005852:	4b6b      	ldr	r3, [pc, #428]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a6e      	ldr	r2, [pc, #440]	@ (8005a10 <HAL_RCC_OscConfig+0x33c>)
 8005858:	4013      	ands	r3, r2
 800585a:	0019      	movs	r1, r3
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	691a      	ldr	r2, [r3, #16]
 8005860:	4b67      	ldr	r3, [pc, #412]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 8005862:	430a      	orrs	r2, r1
 8005864:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8005866:	4b66      	ldr	r3, [pc, #408]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	0adb      	lsrs	r3, r3, #11
 800586c:	2207      	movs	r2, #7
 800586e:	4013      	ands	r3, r2
 8005870:	4a68      	ldr	r2, [pc, #416]	@ (8005a14 <HAL_RCC_OscConfig+0x340>)
 8005872:	40da      	lsrs	r2, r3
 8005874:	4b68      	ldr	r3, [pc, #416]	@ (8005a18 <HAL_RCC_OscConfig+0x344>)
 8005876:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005878:	4b68      	ldr	r3, [pc, #416]	@ (8005a1c <HAL_RCC_OscConfig+0x348>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	0018      	movs	r0, r3
 800587e:	f7fe fb33 	bl	8003ee8 <HAL_InitTick>
 8005882:	1e03      	subs	r3, r0, #0
 8005884:	d051      	beq.n	800592a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8005886:	2301      	movs	r3, #1
 8005888:	e22c      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	68db      	ldr	r3, [r3, #12]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d030      	beq.n	80058f4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005892:	4b5b      	ldr	r3, [pc, #364]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a5e      	ldr	r2, [pc, #376]	@ (8005a10 <HAL_RCC_OscConfig+0x33c>)
 8005898:	4013      	ands	r3, r2
 800589a:	0019      	movs	r1, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	691a      	ldr	r2, [r3, #16]
 80058a0:	4b57      	ldr	r3, [pc, #348]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 80058a2:	430a      	orrs	r2, r1
 80058a4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80058a6:	4b56      	ldr	r3, [pc, #344]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	4b55      	ldr	r3, [pc, #340]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 80058ac:	2180      	movs	r1, #128	@ 0x80
 80058ae:	0049      	lsls	r1, r1, #1
 80058b0:	430a      	orrs	r2, r1
 80058b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058b4:	f7fe fb74 	bl	8003fa0 <HAL_GetTick>
 80058b8:	0003      	movs	r3, r0
 80058ba:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058bc:	e008      	b.n	80058d0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058be:	f7fe fb6f 	bl	8003fa0 <HAL_GetTick>
 80058c2:	0002      	movs	r2, r0
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	1ad3      	subs	r3, r2, r3
 80058c8:	2b02      	cmp	r3, #2
 80058ca:	d901      	bls.n	80058d0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80058cc:	2303      	movs	r3, #3
 80058ce:	e209      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058d0:	4b4b      	ldr	r3, [pc, #300]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 80058d2:	681a      	ldr	r2, [r3, #0]
 80058d4:	2380      	movs	r3, #128	@ 0x80
 80058d6:	00db      	lsls	r3, r3, #3
 80058d8:	4013      	ands	r3, r2
 80058da:	d0f0      	beq.n	80058be <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058dc:	4b48      	ldr	r3, [pc, #288]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	4a4a      	ldr	r2, [pc, #296]	@ (8005a0c <HAL_RCC_OscConfig+0x338>)
 80058e2:	4013      	ands	r3, r2
 80058e4:	0019      	movs	r1, r3
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	695b      	ldr	r3, [r3, #20]
 80058ea:	021a      	lsls	r2, r3, #8
 80058ec:	4b44      	ldr	r3, [pc, #272]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 80058ee:	430a      	orrs	r2, r1
 80058f0:	605a      	str	r2, [r3, #4]
 80058f2:	e01b      	b.n	800592c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80058f4:	4b42      	ldr	r3, [pc, #264]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	4b41      	ldr	r3, [pc, #260]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 80058fa:	4949      	ldr	r1, [pc, #292]	@ (8005a20 <HAL_RCC_OscConfig+0x34c>)
 80058fc:	400a      	ands	r2, r1
 80058fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005900:	f7fe fb4e 	bl	8003fa0 <HAL_GetTick>
 8005904:	0003      	movs	r3, r0
 8005906:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005908:	e008      	b.n	800591c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800590a:	f7fe fb49 	bl	8003fa0 <HAL_GetTick>
 800590e:	0002      	movs	r2, r0
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	1ad3      	subs	r3, r2, r3
 8005914:	2b02      	cmp	r3, #2
 8005916:	d901      	bls.n	800591c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005918:	2303      	movs	r3, #3
 800591a:	e1e3      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800591c:	4b38      	ldr	r3, [pc, #224]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	2380      	movs	r3, #128	@ 0x80
 8005922:	00db      	lsls	r3, r3, #3
 8005924:	4013      	ands	r3, r2
 8005926:	d1f0      	bne.n	800590a <HAL_RCC_OscConfig+0x236>
 8005928:	e000      	b.n	800592c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800592a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	2208      	movs	r2, #8
 8005932:	4013      	ands	r3, r2
 8005934:	d047      	beq.n	80059c6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005936:	4b32      	ldr	r3, [pc, #200]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	2238      	movs	r2, #56	@ 0x38
 800593c:	4013      	ands	r3, r2
 800593e:	2b18      	cmp	r3, #24
 8005940:	d10a      	bne.n	8005958 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8005942:	4b2f      	ldr	r3, [pc, #188]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 8005944:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005946:	2202      	movs	r2, #2
 8005948:	4013      	ands	r3, r2
 800594a:	d03c      	beq.n	80059c6 <HAL_RCC_OscConfig+0x2f2>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	699b      	ldr	r3, [r3, #24]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d138      	bne.n	80059c6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e1c5      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	699b      	ldr	r3, [r3, #24]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d019      	beq.n	8005994 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8005960:	4b27      	ldr	r3, [pc, #156]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 8005962:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005964:	4b26      	ldr	r3, [pc, #152]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 8005966:	2101      	movs	r1, #1
 8005968:	430a      	orrs	r2, r1
 800596a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800596c:	f7fe fb18 	bl	8003fa0 <HAL_GetTick>
 8005970:	0003      	movs	r3, r0
 8005972:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005974:	e008      	b.n	8005988 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005976:	f7fe fb13 	bl	8003fa0 <HAL_GetTick>
 800597a:	0002      	movs	r2, r0
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	1ad3      	subs	r3, r2, r3
 8005980:	2b02      	cmp	r3, #2
 8005982:	d901      	bls.n	8005988 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e1ad      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005988:	4b1d      	ldr	r3, [pc, #116]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 800598a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800598c:	2202      	movs	r2, #2
 800598e:	4013      	ands	r3, r2
 8005990:	d0f1      	beq.n	8005976 <HAL_RCC_OscConfig+0x2a2>
 8005992:	e018      	b.n	80059c6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005994:	4b1a      	ldr	r3, [pc, #104]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 8005996:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005998:	4b19      	ldr	r3, [pc, #100]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 800599a:	2101      	movs	r1, #1
 800599c:	438a      	bics	r2, r1
 800599e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059a0:	f7fe fafe 	bl	8003fa0 <HAL_GetTick>
 80059a4:	0003      	movs	r3, r0
 80059a6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80059a8:	e008      	b.n	80059bc <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059aa:	f7fe faf9 	bl	8003fa0 <HAL_GetTick>
 80059ae:	0002      	movs	r2, r0
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	1ad3      	subs	r3, r2, r3
 80059b4:	2b02      	cmp	r3, #2
 80059b6:	d901      	bls.n	80059bc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80059b8:	2303      	movs	r3, #3
 80059ba:	e193      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80059bc:	4b10      	ldr	r3, [pc, #64]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 80059be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059c0:	2202      	movs	r2, #2
 80059c2:	4013      	ands	r3, r2
 80059c4:	d1f1      	bne.n	80059aa <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	2204      	movs	r2, #4
 80059cc:	4013      	ands	r3, r2
 80059ce:	d100      	bne.n	80059d2 <HAL_RCC_OscConfig+0x2fe>
 80059d0:	e0c6      	b.n	8005b60 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059d2:	231f      	movs	r3, #31
 80059d4:	18fb      	adds	r3, r7, r3
 80059d6:	2200      	movs	r2, #0
 80059d8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80059da:	4b09      	ldr	r3, [pc, #36]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	2238      	movs	r2, #56	@ 0x38
 80059e0:	4013      	ands	r3, r2
 80059e2:	2b20      	cmp	r3, #32
 80059e4:	d11e      	bne.n	8005a24 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80059e6:	4b06      	ldr	r3, [pc, #24]	@ (8005a00 <HAL_RCC_OscConfig+0x32c>)
 80059e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059ea:	2202      	movs	r2, #2
 80059ec:	4013      	ands	r3, r2
 80059ee:	d100      	bne.n	80059f2 <HAL_RCC_OscConfig+0x31e>
 80059f0:	e0b6      	b.n	8005b60 <HAL_RCC_OscConfig+0x48c>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d000      	beq.n	80059fc <HAL_RCC_OscConfig+0x328>
 80059fa:	e0b1      	b.n	8005b60 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80059fc:	2301      	movs	r3, #1
 80059fe:	e171      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
 8005a00:	40021000 	.word	0x40021000
 8005a04:	fffeffff 	.word	0xfffeffff
 8005a08:	fffbffff 	.word	0xfffbffff
 8005a0c:	ffff80ff 	.word	0xffff80ff
 8005a10:	ffffc7ff 	.word	0xffffc7ff
 8005a14:	00f42400 	.word	0x00f42400
 8005a18:	20000000 	.word	0x20000000
 8005a1c:	20000004 	.word	0x20000004
 8005a20:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005a24:	4bb1      	ldr	r3, [pc, #708]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005a26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a28:	2380      	movs	r3, #128	@ 0x80
 8005a2a:	055b      	lsls	r3, r3, #21
 8005a2c:	4013      	ands	r3, r2
 8005a2e:	d101      	bne.n	8005a34 <HAL_RCC_OscConfig+0x360>
 8005a30:	2301      	movs	r3, #1
 8005a32:	e000      	b.n	8005a36 <HAL_RCC_OscConfig+0x362>
 8005a34:	2300      	movs	r3, #0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d011      	beq.n	8005a5e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005a3a:	4bac      	ldr	r3, [pc, #688]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005a3c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a3e:	4bab      	ldr	r3, [pc, #684]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005a40:	2180      	movs	r1, #128	@ 0x80
 8005a42:	0549      	lsls	r1, r1, #21
 8005a44:	430a      	orrs	r2, r1
 8005a46:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005a48:	4ba8      	ldr	r3, [pc, #672]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005a4a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a4c:	2380      	movs	r3, #128	@ 0x80
 8005a4e:	055b      	lsls	r3, r3, #21
 8005a50:	4013      	ands	r3, r2
 8005a52:	60fb      	str	r3, [r7, #12]
 8005a54:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8005a56:	231f      	movs	r3, #31
 8005a58:	18fb      	adds	r3, r7, r3
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a5e:	4ba4      	ldr	r3, [pc, #656]	@ (8005cf0 <HAL_RCC_OscConfig+0x61c>)
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	2380      	movs	r3, #128	@ 0x80
 8005a64:	005b      	lsls	r3, r3, #1
 8005a66:	4013      	ands	r3, r2
 8005a68:	d11a      	bne.n	8005aa0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a6a:	4ba1      	ldr	r3, [pc, #644]	@ (8005cf0 <HAL_RCC_OscConfig+0x61c>)
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	4ba0      	ldr	r3, [pc, #640]	@ (8005cf0 <HAL_RCC_OscConfig+0x61c>)
 8005a70:	2180      	movs	r1, #128	@ 0x80
 8005a72:	0049      	lsls	r1, r1, #1
 8005a74:	430a      	orrs	r2, r1
 8005a76:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8005a78:	f7fe fa92 	bl	8003fa0 <HAL_GetTick>
 8005a7c:	0003      	movs	r3, r0
 8005a7e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a80:	e008      	b.n	8005a94 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a82:	f7fe fa8d 	bl	8003fa0 <HAL_GetTick>
 8005a86:	0002      	movs	r2, r0
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	1ad3      	subs	r3, r2, r3
 8005a8c:	2b02      	cmp	r3, #2
 8005a8e:	d901      	bls.n	8005a94 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8005a90:	2303      	movs	r3, #3
 8005a92:	e127      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a94:	4b96      	ldr	r3, [pc, #600]	@ (8005cf0 <HAL_RCC_OscConfig+0x61c>)
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	2380      	movs	r3, #128	@ 0x80
 8005a9a:	005b      	lsls	r3, r3, #1
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	d0f0      	beq.n	8005a82 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d106      	bne.n	8005ab6 <HAL_RCC_OscConfig+0x3e2>
 8005aa8:	4b90      	ldr	r3, [pc, #576]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005aaa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005aac:	4b8f      	ldr	r3, [pc, #572]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005aae:	2101      	movs	r1, #1
 8005ab0:	430a      	orrs	r2, r1
 8005ab2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005ab4:	e01c      	b.n	8005af0 <HAL_RCC_OscConfig+0x41c>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	2b05      	cmp	r3, #5
 8005abc:	d10c      	bne.n	8005ad8 <HAL_RCC_OscConfig+0x404>
 8005abe:	4b8b      	ldr	r3, [pc, #556]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005ac0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005ac2:	4b8a      	ldr	r3, [pc, #552]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005ac4:	2104      	movs	r1, #4
 8005ac6:	430a      	orrs	r2, r1
 8005ac8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005aca:	4b88      	ldr	r3, [pc, #544]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005acc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005ace:	4b87      	ldr	r3, [pc, #540]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005ad0:	2101      	movs	r1, #1
 8005ad2:	430a      	orrs	r2, r1
 8005ad4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005ad6:	e00b      	b.n	8005af0 <HAL_RCC_OscConfig+0x41c>
 8005ad8:	4b84      	ldr	r3, [pc, #528]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005ada:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005adc:	4b83      	ldr	r3, [pc, #524]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005ade:	2101      	movs	r1, #1
 8005ae0:	438a      	bics	r2, r1
 8005ae2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005ae4:	4b81      	ldr	r3, [pc, #516]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005ae6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005ae8:	4b80      	ldr	r3, [pc, #512]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005aea:	2104      	movs	r1, #4
 8005aec:	438a      	bics	r2, r1
 8005aee:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d014      	beq.n	8005b22 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005af8:	f7fe fa52 	bl	8003fa0 <HAL_GetTick>
 8005afc:	0003      	movs	r3, r0
 8005afe:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b00:	e009      	b.n	8005b16 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b02:	f7fe fa4d 	bl	8003fa0 <HAL_GetTick>
 8005b06:	0002      	movs	r2, r0
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	1ad3      	subs	r3, r2, r3
 8005b0c:	4a79      	ldr	r2, [pc, #484]	@ (8005cf4 <HAL_RCC_OscConfig+0x620>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d901      	bls.n	8005b16 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8005b12:	2303      	movs	r3, #3
 8005b14:	e0e6      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b16:	4b75      	ldr	r3, [pc, #468]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005b18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b1a:	2202      	movs	r2, #2
 8005b1c:	4013      	ands	r3, r2
 8005b1e:	d0f0      	beq.n	8005b02 <HAL_RCC_OscConfig+0x42e>
 8005b20:	e013      	b.n	8005b4a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b22:	f7fe fa3d 	bl	8003fa0 <HAL_GetTick>
 8005b26:	0003      	movs	r3, r0
 8005b28:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b2a:	e009      	b.n	8005b40 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b2c:	f7fe fa38 	bl	8003fa0 <HAL_GetTick>
 8005b30:	0002      	movs	r2, r0
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	4a6f      	ldr	r2, [pc, #444]	@ (8005cf4 <HAL_RCC_OscConfig+0x620>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d901      	bls.n	8005b40 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8005b3c:	2303      	movs	r3, #3
 8005b3e:	e0d1      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b40:	4b6a      	ldr	r3, [pc, #424]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005b42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b44:	2202      	movs	r2, #2
 8005b46:	4013      	ands	r3, r2
 8005b48:	d1f0      	bne.n	8005b2c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005b4a:	231f      	movs	r3, #31
 8005b4c:	18fb      	adds	r3, r7, r3
 8005b4e:	781b      	ldrb	r3, [r3, #0]
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d105      	bne.n	8005b60 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005b54:	4b65      	ldr	r3, [pc, #404]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005b56:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b58:	4b64      	ldr	r3, [pc, #400]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005b5a:	4967      	ldr	r1, [pc, #412]	@ (8005cf8 <HAL_RCC_OscConfig+0x624>)
 8005b5c:	400a      	ands	r2, r1
 8005b5e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	69db      	ldr	r3, [r3, #28]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d100      	bne.n	8005b6a <HAL_RCC_OscConfig+0x496>
 8005b68:	e0bb      	b.n	8005ce2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b6a:	4b60      	ldr	r3, [pc, #384]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	2238      	movs	r2, #56	@ 0x38
 8005b70:	4013      	ands	r3, r2
 8005b72:	2b10      	cmp	r3, #16
 8005b74:	d100      	bne.n	8005b78 <HAL_RCC_OscConfig+0x4a4>
 8005b76:	e07b      	b.n	8005c70 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	69db      	ldr	r3, [r3, #28]
 8005b7c:	2b02      	cmp	r3, #2
 8005b7e:	d156      	bne.n	8005c2e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b80:	4b5a      	ldr	r3, [pc, #360]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	4b59      	ldr	r3, [pc, #356]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005b86:	495d      	ldr	r1, [pc, #372]	@ (8005cfc <HAL_RCC_OscConfig+0x628>)
 8005b88:	400a      	ands	r2, r1
 8005b8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b8c:	f7fe fa08 	bl	8003fa0 <HAL_GetTick>
 8005b90:	0003      	movs	r3, r0
 8005b92:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b94:	e008      	b.n	8005ba8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b96:	f7fe fa03 	bl	8003fa0 <HAL_GetTick>
 8005b9a:	0002      	movs	r2, r0
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	1ad3      	subs	r3, r2, r3
 8005ba0:	2b02      	cmp	r3, #2
 8005ba2:	d901      	bls.n	8005ba8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005ba4:	2303      	movs	r3, #3
 8005ba6:	e09d      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ba8:	4b50      	ldr	r3, [pc, #320]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	2380      	movs	r3, #128	@ 0x80
 8005bae:	049b      	lsls	r3, r3, #18
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	d1f0      	bne.n	8005b96 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005bb4:	4b4d      	ldr	r3, [pc, #308]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	4a51      	ldr	r2, [pc, #324]	@ (8005d00 <HAL_RCC_OscConfig+0x62c>)
 8005bba:	4013      	ands	r3, r2
 8005bbc:	0019      	movs	r1, r3
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a1a      	ldr	r2, [r3, #32]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc6:	431a      	orrs	r2, r3
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bcc:	021b      	lsls	r3, r3, #8
 8005bce:	431a      	orrs	r2, r3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd4:	431a      	orrs	r2, r3
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bda:	431a      	orrs	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005be0:	431a      	orrs	r2, r3
 8005be2:	4b42      	ldr	r3, [pc, #264]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005be4:	430a      	orrs	r2, r1
 8005be6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005be8:	4b40      	ldr	r3, [pc, #256]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	4b3f      	ldr	r3, [pc, #252]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005bee:	2180      	movs	r1, #128	@ 0x80
 8005bf0:	0449      	lsls	r1, r1, #17
 8005bf2:	430a      	orrs	r2, r1
 8005bf4:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005bf6:	4b3d      	ldr	r3, [pc, #244]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005bf8:	68da      	ldr	r2, [r3, #12]
 8005bfa:	4b3c      	ldr	r3, [pc, #240]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005bfc:	2180      	movs	r1, #128	@ 0x80
 8005bfe:	0549      	lsls	r1, r1, #21
 8005c00:	430a      	orrs	r2, r1
 8005c02:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c04:	f7fe f9cc 	bl	8003fa0 <HAL_GetTick>
 8005c08:	0003      	movs	r3, r0
 8005c0a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c0c:	e008      	b.n	8005c20 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c0e:	f7fe f9c7 	bl	8003fa0 <HAL_GetTick>
 8005c12:	0002      	movs	r2, r0
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	1ad3      	subs	r3, r2, r3
 8005c18:	2b02      	cmp	r3, #2
 8005c1a:	d901      	bls.n	8005c20 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8005c1c:	2303      	movs	r3, #3
 8005c1e:	e061      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c20:	4b32      	ldr	r3, [pc, #200]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	2380      	movs	r3, #128	@ 0x80
 8005c26:	049b      	lsls	r3, r3, #18
 8005c28:	4013      	ands	r3, r2
 8005c2a:	d0f0      	beq.n	8005c0e <HAL_RCC_OscConfig+0x53a>
 8005c2c:	e059      	b.n	8005ce2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c2e:	4b2f      	ldr	r3, [pc, #188]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	4b2e      	ldr	r3, [pc, #184]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005c34:	4931      	ldr	r1, [pc, #196]	@ (8005cfc <HAL_RCC_OscConfig+0x628>)
 8005c36:	400a      	ands	r2, r1
 8005c38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c3a:	f7fe f9b1 	bl	8003fa0 <HAL_GetTick>
 8005c3e:	0003      	movs	r3, r0
 8005c40:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c42:	e008      	b.n	8005c56 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c44:	f7fe f9ac 	bl	8003fa0 <HAL_GetTick>
 8005c48:	0002      	movs	r2, r0
 8005c4a:	693b      	ldr	r3, [r7, #16]
 8005c4c:	1ad3      	subs	r3, r2, r3
 8005c4e:	2b02      	cmp	r3, #2
 8005c50:	d901      	bls.n	8005c56 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8005c52:	2303      	movs	r3, #3
 8005c54:	e046      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c56:	4b25      	ldr	r3, [pc, #148]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	2380      	movs	r3, #128	@ 0x80
 8005c5c:	049b      	lsls	r3, r3, #18
 8005c5e:	4013      	ands	r3, r2
 8005c60:	d1f0      	bne.n	8005c44 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8005c62:	4b22      	ldr	r3, [pc, #136]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005c64:	68da      	ldr	r2, [r3, #12]
 8005c66:	4b21      	ldr	r3, [pc, #132]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005c68:	4926      	ldr	r1, [pc, #152]	@ (8005d04 <HAL_RCC_OscConfig+0x630>)
 8005c6a:	400a      	ands	r2, r1
 8005c6c:	60da      	str	r2, [r3, #12]
 8005c6e:	e038      	b.n	8005ce2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	69db      	ldr	r3, [r3, #28]
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d101      	bne.n	8005c7c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e033      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005c7c:	4b1b      	ldr	r3, [pc, #108]	@ (8005cec <HAL_RCC_OscConfig+0x618>)
 8005c7e:	68db      	ldr	r3, [r3, #12]
 8005c80:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	2203      	movs	r2, #3
 8005c86:	401a      	ands	r2, r3
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6a1b      	ldr	r3, [r3, #32]
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d126      	bne.n	8005cde <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	2270      	movs	r2, #112	@ 0x70
 8005c94:	401a      	ands	r2, r3
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d11f      	bne.n	8005cde <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c9e:	697a      	ldr	r2, [r7, #20]
 8005ca0:	23fe      	movs	r3, #254	@ 0xfe
 8005ca2:	01db      	lsls	r3, r3, #7
 8005ca4:	401a      	ands	r2, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005caa:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d116      	bne.n	8005cde <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005cb0:	697a      	ldr	r2, [r7, #20]
 8005cb2:	23f8      	movs	r3, #248	@ 0xf8
 8005cb4:	039b      	lsls	r3, r3, #14
 8005cb6:	401a      	ands	r2, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d10e      	bne.n	8005cde <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005cc0:	697a      	ldr	r2, [r7, #20]
 8005cc2:	23e0      	movs	r3, #224	@ 0xe0
 8005cc4:	051b      	lsls	r3, r3, #20
 8005cc6:	401a      	ands	r2, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d106      	bne.n	8005cde <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	0f5b      	lsrs	r3, r3, #29
 8005cd4:	075a      	lsls	r2, r3, #29
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	d001      	beq.n	8005ce2 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e000      	b.n	8005ce4 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8005ce2:	2300      	movs	r3, #0
}
 8005ce4:	0018      	movs	r0, r3
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	b008      	add	sp, #32
 8005cea:	bd80      	pop	{r7, pc}
 8005cec:	40021000 	.word	0x40021000
 8005cf0:	40007000 	.word	0x40007000
 8005cf4:	00001388 	.word	0x00001388
 8005cf8:	efffffff 	.word	0xefffffff
 8005cfc:	feffffff 	.word	0xfeffffff
 8005d00:	11c1808c 	.word	0x11c1808c
 8005d04:	eefefffc 	.word	0xeefefffc

08005d08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d101      	bne.n	8005d1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e0e9      	b.n	8005ef0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d1c:	4b76      	ldr	r3, [pc, #472]	@ (8005ef8 <HAL_RCC_ClockConfig+0x1f0>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	2207      	movs	r2, #7
 8005d22:	4013      	ands	r3, r2
 8005d24:	683a      	ldr	r2, [r7, #0]
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d91e      	bls.n	8005d68 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d2a:	4b73      	ldr	r3, [pc, #460]	@ (8005ef8 <HAL_RCC_ClockConfig+0x1f0>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	2207      	movs	r2, #7
 8005d30:	4393      	bics	r3, r2
 8005d32:	0019      	movs	r1, r3
 8005d34:	4b70      	ldr	r3, [pc, #448]	@ (8005ef8 <HAL_RCC_ClockConfig+0x1f0>)
 8005d36:	683a      	ldr	r2, [r7, #0]
 8005d38:	430a      	orrs	r2, r1
 8005d3a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005d3c:	f7fe f930 	bl	8003fa0 <HAL_GetTick>
 8005d40:	0003      	movs	r3, r0
 8005d42:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005d44:	e009      	b.n	8005d5a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d46:	f7fe f92b 	bl	8003fa0 <HAL_GetTick>
 8005d4a:	0002      	movs	r2, r0
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	1ad3      	subs	r3, r2, r3
 8005d50:	4a6a      	ldr	r2, [pc, #424]	@ (8005efc <HAL_RCC_ClockConfig+0x1f4>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d901      	bls.n	8005d5a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005d56:	2303      	movs	r3, #3
 8005d58:	e0ca      	b.n	8005ef0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005d5a:	4b67      	ldr	r3, [pc, #412]	@ (8005ef8 <HAL_RCC_ClockConfig+0x1f0>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	2207      	movs	r2, #7
 8005d60:	4013      	ands	r3, r2
 8005d62:	683a      	ldr	r2, [r7, #0]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d1ee      	bne.n	8005d46 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	2202      	movs	r2, #2
 8005d6e:	4013      	ands	r3, r2
 8005d70:	d015      	beq.n	8005d9e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	2204      	movs	r2, #4
 8005d78:	4013      	ands	r3, r2
 8005d7a:	d006      	beq.n	8005d8a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005d7c:	4b60      	ldr	r3, [pc, #384]	@ (8005f00 <HAL_RCC_ClockConfig+0x1f8>)
 8005d7e:	689a      	ldr	r2, [r3, #8]
 8005d80:	4b5f      	ldr	r3, [pc, #380]	@ (8005f00 <HAL_RCC_ClockConfig+0x1f8>)
 8005d82:	21e0      	movs	r1, #224	@ 0xe0
 8005d84:	01c9      	lsls	r1, r1, #7
 8005d86:	430a      	orrs	r2, r1
 8005d88:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d8a:	4b5d      	ldr	r3, [pc, #372]	@ (8005f00 <HAL_RCC_ClockConfig+0x1f8>)
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	4a5d      	ldr	r2, [pc, #372]	@ (8005f04 <HAL_RCC_ClockConfig+0x1fc>)
 8005d90:	4013      	ands	r3, r2
 8005d92:	0019      	movs	r1, r3
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	689a      	ldr	r2, [r3, #8]
 8005d98:	4b59      	ldr	r3, [pc, #356]	@ (8005f00 <HAL_RCC_ClockConfig+0x1f8>)
 8005d9a:	430a      	orrs	r2, r1
 8005d9c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	2201      	movs	r2, #1
 8005da4:	4013      	ands	r3, r2
 8005da6:	d057      	beq.n	8005e58 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d107      	bne.n	8005dc0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005db0:	4b53      	ldr	r3, [pc, #332]	@ (8005f00 <HAL_RCC_ClockConfig+0x1f8>)
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	2380      	movs	r3, #128	@ 0x80
 8005db6:	029b      	lsls	r3, r3, #10
 8005db8:	4013      	ands	r3, r2
 8005dba:	d12b      	bne.n	8005e14 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e097      	b.n	8005ef0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	2b02      	cmp	r3, #2
 8005dc6:	d107      	bne.n	8005dd8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dc8:	4b4d      	ldr	r3, [pc, #308]	@ (8005f00 <HAL_RCC_ClockConfig+0x1f8>)
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	2380      	movs	r3, #128	@ 0x80
 8005dce:	049b      	lsls	r3, r3, #18
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	d11f      	bne.n	8005e14 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e08b      	b.n	8005ef0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d107      	bne.n	8005df0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005de0:	4b47      	ldr	r3, [pc, #284]	@ (8005f00 <HAL_RCC_ClockConfig+0x1f8>)
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	2380      	movs	r3, #128	@ 0x80
 8005de6:	00db      	lsls	r3, r3, #3
 8005de8:	4013      	ands	r3, r2
 8005dea:	d113      	bne.n	8005e14 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005dec:	2301      	movs	r3, #1
 8005dee:	e07f      	b.n	8005ef0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	2b03      	cmp	r3, #3
 8005df6:	d106      	bne.n	8005e06 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005df8:	4b41      	ldr	r3, [pc, #260]	@ (8005f00 <HAL_RCC_ClockConfig+0x1f8>)
 8005dfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dfc:	2202      	movs	r2, #2
 8005dfe:	4013      	ands	r3, r2
 8005e00:	d108      	bne.n	8005e14 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e074      	b.n	8005ef0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e06:	4b3e      	ldr	r3, [pc, #248]	@ (8005f00 <HAL_RCC_ClockConfig+0x1f8>)
 8005e08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e0a:	2202      	movs	r2, #2
 8005e0c:	4013      	ands	r3, r2
 8005e0e:	d101      	bne.n	8005e14 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	e06d      	b.n	8005ef0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005e14:	4b3a      	ldr	r3, [pc, #232]	@ (8005f00 <HAL_RCC_ClockConfig+0x1f8>)
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	2207      	movs	r2, #7
 8005e1a:	4393      	bics	r3, r2
 8005e1c:	0019      	movs	r1, r3
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	685a      	ldr	r2, [r3, #4]
 8005e22:	4b37      	ldr	r3, [pc, #220]	@ (8005f00 <HAL_RCC_ClockConfig+0x1f8>)
 8005e24:	430a      	orrs	r2, r1
 8005e26:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e28:	f7fe f8ba 	bl	8003fa0 <HAL_GetTick>
 8005e2c:	0003      	movs	r3, r0
 8005e2e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e30:	e009      	b.n	8005e46 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e32:	f7fe f8b5 	bl	8003fa0 <HAL_GetTick>
 8005e36:	0002      	movs	r2, r0
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	1ad3      	subs	r3, r2, r3
 8005e3c:	4a2f      	ldr	r2, [pc, #188]	@ (8005efc <HAL_RCC_ClockConfig+0x1f4>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d901      	bls.n	8005e46 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005e42:	2303      	movs	r3, #3
 8005e44:	e054      	b.n	8005ef0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e46:	4b2e      	ldr	r3, [pc, #184]	@ (8005f00 <HAL_RCC_ClockConfig+0x1f8>)
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	2238      	movs	r2, #56	@ 0x38
 8005e4c:	401a      	ands	r2, r3
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	00db      	lsls	r3, r3, #3
 8005e54:	429a      	cmp	r2, r3
 8005e56:	d1ec      	bne.n	8005e32 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e58:	4b27      	ldr	r3, [pc, #156]	@ (8005ef8 <HAL_RCC_ClockConfig+0x1f0>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	2207      	movs	r2, #7
 8005e5e:	4013      	ands	r3, r2
 8005e60:	683a      	ldr	r2, [r7, #0]
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d21e      	bcs.n	8005ea4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e66:	4b24      	ldr	r3, [pc, #144]	@ (8005ef8 <HAL_RCC_ClockConfig+0x1f0>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	2207      	movs	r2, #7
 8005e6c:	4393      	bics	r3, r2
 8005e6e:	0019      	movs	r1, r3
 8005e70:	4b21      	ldr	r3, [pc, #132]	@ (8005ef8 <HAL_RCC_ClockConfig+0x1f0>)
 8005e72:	683a      	ldr	r2, [r7, #0]
 8005e74:	430a      	orrs	r2, r1
 8005e76:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005e78:	f7fe f892 	bl	8003fa0 <HAL_GetTick>
 8005e7c:	0003      	movs	r3, r0
 8005e7e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005e80:	e009      	b.n	8005e96 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e82:	f7fe f88d 	bl	8003fa0 <HAL_GetTick>
 8005e86:	0002      	movs	r2, r0
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	1ad3      	subs	r3, r2, r3
 8005e8c:	4a1b      	ldr	r2, [pc, #108]	@ (8005efc <HAL_RCC_ClockConfig+0x1f4>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d901      	bls.n	8005e96 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005e92:	2303      	movs	r3, #3
 8005e94:	e02c      	b.n	8005ef0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005e96:	4b18      	ldr	r3, [pc, #96]	@ (8005ef8 <HAL_RCC_ClockConfig+0x1f0>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	2207      	movs	r2, #7
 8005e9c:	4013      	ands	r3, r2
 8005e9e:	683a      	ldr	r2, [r7, #0]
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d1ee      	bne.n	8005e82 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2204      	movs	r2, #4
 8005eaa:	4013      	ands	r3, r2
 8005eac:	d009      	beq.n	8005ec2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005eae:	4b14      	ldr	r3, [pc, #80]	@ (8005f00 <HAL_RCC_ClockConfig+0x1f8>)
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	4a15      	ldr	r2, [pc, #84]	@ (8005f08 <HAL_RCC_ClockConfig+0x200>)
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	0019      	movs	r1, r3
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	68da      	ldr	r2, [r3, #12]
 8005ebc:	4b10      	ldr	r3, [pc, #64]	@ (8005f00 <HAL_RCC_ClockConfig+0x1f8>)
 8005ebe:	430a      	orrs	r2, r1
 8005ec0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005ec2:	f000 f829 	bl	8005f18 <HAL_RCC_GetSysClockFreq>
 8005ec6:	0001      	movs	r1, r0
 8005ec8:	4b0d      	ldr	r3, [pc, #52]	@ (8005f00 <HAL_RCC_ClockConfig+0x1f8>)
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	0a1b      	lsrs	r3, r3, #8
 8005ece:	220f      	movs	r2, #15
 8005ed0:	401a      	ands	r2, r3
 8005ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8005f0c <HAL_RCC_ClockConfig+0x204>)
 8005ed4:	0092      	lsls	r2, r2, #2
 8005ed6:	58d3      	ldr	r3, [r2, r3]
 8005ed8:	221f      	movs	r2, #31
 8005eda:	4013      	ands	r3, r2
 8005edc:	000a      	movs	r2, r1
 8005ede:	40da      	lsrs	r2, r3
 8005ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8005f10 <HAL_RCC_ClockConfig+0x208>)
 8005ee2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8005f14 <HAL_RCC_ClockConfig+0x20c>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	0018      	movs	r0, r3
 8005eea:	f7fd fffd 	bl	8003ee8 <HAL_InitTick>
 8005eee:	0003      	movs	r3, r0
}
 8005ef0:	0018      	movs	r0, r3
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	b004      	add	sp, #16
 8005ef6:	bd80      	pop	{r7, pc}
 8005ef8:	40022000 	.word	0x40022000
 8005efc:	00001388 	.word	0x00001388
 8005f00:	40021000 	.word	0x40021000
 8005f04:	fffff0ff 	.word	0xfffff0ff
 8005f08:	ffff8fff 	.word	0xffff8fff
 8005f0c:	080089dc 	.word	0x080089dc
 8005f10:	20000000 	.word	0x20000000
 8005f14:	20000004 	.word	0x20000004

08005f18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b086      	sub	sp, #24
 8005f1c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005f1e:	4b3c      	ldr	r3, [pc, #240]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f20:	689b      	ldr	r3, [r3, #8]
 8005f22:	2238      	movs	r2, #56	@ 0x38
 8005f24:	4013      	ands	r3, r2
 8005f26:	d10f      	bne.n	8005f48 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005f28:	4b39      	ldr	r3, [pc, #228]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	0adb      	lsrs	r3, r3, #11
 8005f2e:	2207      	movs	r2, #7
 8005f30:	4013      	ands	r3, r2
 8005f32:	2201      	movs	r2, #1
 8005f34:	409a      	lsls	r2, r3
 8005f36:	0013      	movs	r3, r2
 8005f38:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005f3a:	6839      	ldr	r1, [r7, #0]
 8005f3c:	4835      	ldr	r0, [pc, #212]	@ (8006014 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005f3e:	f7fa f8e1 	bl	8000104 <__udivsi3>
 8005f42:	0003      	movs	r3, r0
 8005f44:	613b      	str	r3, [r7, #16]
 8005f46:	e05d      	b.n	8006004 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f48:	4b31      	ldr	r3, [pc, #196]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	2238      	movs	r2, #56	@ 0x38
 8005f4e:	4013      	ands	r3, r2
 8005f50:	2b08      	cmp	r3, #8
 8005f52:	d102      	bne.n	8005f5a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005f54:	4b30      	ldr	r3, [pc, #192]	@ (8006018 <HAL_RCC_GetSysClockFreq+0x100>)
 8005f56:	613b      	str	r3, [r7, #16]
 8005f58:	e054      	b.n	8006004 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f5a:	4b2d      	ldr	r3, [pc, #180]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	2238      	movs	r2, #56	@ 0x38
 8005f60:	4013      	ands	r3, r2
 8005f62:	2b10      	cmp	r3, #16
 8005f64:	d138      	bne.n	8005fd8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005f66:	4b2a      	ldr	r3, [pc, #168]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f68:	68db      	ldr	r3, [r3, #12]
 8005f6a:	2203      	movs	r2, #3
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005f70:	4b27      	ldr	r3, [pc, #156]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	091b      	lsrs	r3, r3, #4
 8005f76:	2207      	movs	r2, #7
 8005f78:	4013      	ands	r3, r2
 8005f7a:	3301      	adds	r3, #1
 8005f7c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2b03      	cmp	r3, #3
 8005f82:	d10d      	bne.n	8005fa0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005f84:	68b9      	ldr	r1, [r7, #8]
 8005f86:	4824      	ldr	r0, [pc, #144]	@ (8006018 <HAL_RCC_GetSysClockFreq+0x100>)
 8005f88:	f7fa f8bc 	bl	8000104 <__udivsi3>
 8005f8c:	0003      	movs	r3, r0
 8005f8e:	0019      	movs	r1, r3
 8005f90:	4b1f      	ldr	r3, [pc, #124]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005f92:	68db      	ldr	r3, [r3, #12]
 8005f94:	0a1b      	lsrs	r3, r3, #8
 8005f96:	227f      	movs	r2, #127	@ 0x7f
 8005f98:	4013      	ands	r3, r2
 8005f9a:	434b      	muls	r3, r1
 8005f9c:	617b      	str	r3, [r7, #20]
        break;
 8005f9e:	e00d      	b.n	8005fbc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005fa0:	68b9      	ldr	r1, [r7, #8]
 8005fa2:	481c      	ldr	r0, [pc, #112]	@ (8006014 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005fa4:	f7fa f8ae 	bl	8000104 <__udivsi3>
 8005fa8:	0003      	movs	r3, r0
 8005faa:	0019      	movs	r1, r3
 8005fac:	4b18      	ldr	r3, [pc, #96]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005fae:	68db      	ldr	r3, [r3, #12]
 8005fb0:	0a1b      	lsrs	r3, r3, #8
 8005fb2:	227f      	movs	r2, #127	@ 0x7f
 8005fb4:	4013      	ands	r3, r2
 8005fb6:	434b      	muls	r3, r1
 8005fb8:	617b      	str	r3, [r7, #20]
        break;
 8005fba:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005fbc:	4b14      	ldr	r3, [pc, #80]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	0f5b      	lsrs	r3, r3, #29
 8005fc2:	2207      	movs	r2, #7
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005fca:	6879      	ldr	r1, [r7, #4]
 8005fcc:	6978      	ldr	r0, [r7, #20]
 8005fce:	f7fa f899 	bl	8000104 <__udivsi3>
 8005fd2:	0003      	movs	r3, r0
 8005fd4:	613b      	str	r3, [r7, #16]
 8005fd6:	e015      	b.n	8006004 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005fd8:	4b0d      	ldr	r3, [pc, #52]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	2238      	movs	r2, #56	@ 0x38
 8005fde:	4013      	ands	r3, r2
 8005fe0:	2b20      	cmp	r3, #32
 8005fe2:	d103      	bne.n	8005fec <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005fe4:	2380      	movs	r3, #128	@ 0x80
 8005fe6:	021b      	lsls	r3, r3, #8
 8005fe8:	613b      	str	r3, [r7, #16]
 8005fea:	e00b      	b.n	8006004 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005fec:	4b08      	ldr	r3, [pc, #32]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	2238      	movs	r2, #56	@ 0x38
 8005ff2:	4013      	ands	r3, r2
 8005ff4:	2b18      	cmp	r3, #24
 8005ff6:	d103      	bne.n	8006000 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005ff8:	23fa      	movs	r3, #250	@ 0xfa
 8005ffa:	01db      	lsls	r3, r3, #7
 8005ffc:	613b      	str	r3, [r7, #16]
 8005ffe:	e001      	b.n	8006004 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8006000:	2300      	movs	r3, #0
 8006002:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006004:	693b      	ldr	r3, [r7, #16]
}
 8006006:	0018      	movs	r0, r3
 8006008:	46bd      	mov	sp, r7
 800600a:	b006      	add	sp, #24
 800600c:	bd80      	pop	{r7, pc}
 800600e:	46c0      	nop			@ (mov r8, r8)
 8006010:	40021000 	.word	0x40021000
 8006014:	00f42400 	.word	0x00f42400
 8006018:	007a1200 	.word	0x007a1200

0800601c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006020:	4b02      	ldr	r3, [pc, #8]	@ (800602c <HAL_RCC_GetHCLKFreq+0x10>)
 8006022:	681b      	ldr	r3, [r3, #0]
}
 8006024:	0018      	movs	r0, r3
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}
 800602a:	46c0      	nop			@ (mov r8, r8)
 800602c:	20000000 	.word	0x20000000

08006030 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006030:	b5b0      	push	{r4, r5, r7, lr}
 8006032:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006034:	f7ff fff2 	bl	800601c <HAL_RCC_GetHCLKFreq>
 8006038:	0004      	movs	r4, r0
 800603a:	f7ff fb3f 	bl	80056bc <LL_RCC_GetAPB1Prescaler>
 800603e:	0003      	movs	r3, r0
 8006040:	0b1a      	lsrs	r2, r3, #12
 8006042:	4b05      	ldr	r3, [pc, #20]	@ (8006058 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006044:	0092      	lsls	r2, r2, #2
 8006046:	58d3      	ldr	r3, [r2, r3]
 8006048:	221f      	movs	r2, #31
 800604a:	4013      	ands	r3, r2
 800604c:	40dc      	lsrs	r4, r3
 800604e:	0023      	movs	r3, r4
}
 8006050:	0018      	movs	r0, r3
 8006052:	46bd      	mov	sp, r7
 8006054:	bdb0      	pop	{r4, r5, r7, pc}
 8006056:	46c0      	nop			@ (mov r8, r8)
 8006058:	08008a1c 	.word	0x08008a1c

0800605c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b086      	sub	sp, #24
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8006064:	2313      	movs	r3, #19
 8006066:	18fb      	adds	r3, r7, r3
 8006068:	2200      	movs	r2, #0
 800606a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800606c:	2312      	movs	r3, #18
 800606e:	18fb      	adds	r3, r7, r3
 8006070:	2200      	movs	r2, #0
 8006072:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	2380      	movs	r3, #128	@ 0x80
 800607a:	029b      	lsls	r3, r3, #10
 800607c:	4013      	ands	r3, r2
 800607e:	d100      	bne.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8006080:	e0a3      	b.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006082:	2011      	movs	r0, #17
 8006084:	183b      	adds	r3, r7, r0
 8006086:	2200      	movs	r2, #0
 8006088:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800608a:	4bc3      	ldr	r3, [pc, #780]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800608c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800608e:	2380      	movs	r3, #128	@ 0x80
 8006090:	055b      	lsls	r3, r3, #21
 8006092:	4013      	ands	r3, r2
 8006094:	d110      	bne.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006096:	4bc0      	ldr	r3, [pc, #768]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006098:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800609a:	4bbf      	ldr	r3, [pc, #764]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800609c:	2180      	movs	r1, #128	@ 0x80
 800609e:	0549      	lsls	r1, r1, #21
 80060a0:	430a      	orrs	r2, r1
 80060a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80060a4:	4bbc      	ldr	r3, [pc, #752]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80060a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80060a8:	2380      	movs	r3, #128	@ 0x80
 80060aa:	055b      	lsls	r3, r3, #21
 80060ac:	4013      	ands	r3, r2
 80060ae:	60bb      	str	r3, [r7, #8]
 80060b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80060b2:	183b      	adds	r3, r7, r0
 80060b4:	2201      	movs	r2, #1
 80060b6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80060b8:	4bb8      	ldr	r3, [pc, #736]	@ (800639c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	4bb7      	ldr	r3, [pc, #732]	@ (800639c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80060be:	2180      	movs	r1, #128	@ 0x80
 80060c0:	0049      	lsls	r1, r1, #1
 80060c2:	430a      	orrs	r2, r1
 80060c4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80060c6:	f7fd ff6b 	bl	8003fa0 <HAL_GetTick>
 80060ca:	0003      	movs	r3, r0
 80060cc:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80060ce:	e00b      	b.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060d0:	f7fd ff66 	bl	8003fa0 <HAL_GetTick>
 80060d4:	0002      	movs	r2, r0
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d904      	bls.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80060de:	2313      	movs	r3, #19
 80060e0:	18fb      	adds	r3, r7, r3
 80060e2:	2203      	movs	r2, #3
 80060e4:	701a      	strb	r2, [r3, #0]
        break;
 80060e6:	e005      	b.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80060e8:	4bac      	ldr	r3, [pc, #688]	@ (800639c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80060ea:	681a      	ldr	r2, [r3, #0]
 80060ec:	2380      	movs	r3, #128	@ 0x80
 80060ee:	005b      	lsls	r3, r3, #1
 80060f0:	4013      	ands	r3, r2
 80060f2:	d0ed      	beq.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80060f4:	2313      	movs	r3, #19
 80060f6:	18fb      	adds	r3, r7, r3
 80060f8:	781b      	ldrb	r3, [r3, #0]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d154      	bne.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80060fe:	4ba6      	ldr	r3, [pc, #664]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006100:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006102:	23c0      	movs	r3, #192	@ 0xc0
 8006104:	009b      	lsls	r3, r3, #2
 8006106:	4013      	ands	r3, r2
 8006108:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d019      	beq.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006114:	697a      	ldr	r2, [r7, #20]
 8006116:	429a      	cmp	r2, r3
 8006118:	d014      	beq.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800611a:	4b9f      	ldr	r3, [pc, #636]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800611c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800611e:	4aa0      	ldr	r2, [pc, #640]	@ (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006120:	4013      	ands	r3, r2
 8006122:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006124:	4b9c      	ldr	r3, [pc, #624]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006126:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006128:	4b9b      	ldr	r3, [pc, #620]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800612a:	2180      	movs	r1, #128	@ 0x80
 800612c:	0249      	lsls	r1, r1, #9
 800612e:	430a      	orrs	r2, r1
 8006130:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006132:	4b99      	ldr	r3, [pc, #612]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006134:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006136:	4b98      	ldr	r3, [pc, #608]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006138:	499a      	ldr	r1, [pc, #616]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800613a:	400a      	ands	r2, r1
 800613c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800613e:	4b96      	ldr	r3, [pc, #600]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006140:	697a      	ldr	r2, [r7, #20]
 8006142:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	2201      	movs	r2, #1
 8006148:	4013      	ands	r3, r2
 800614a:	d016      	beq.n	800617a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800614c:	f7fd ff28 	bl	8003fa0 <HAL_GetTick>
 8006150:	0003      	movs	r3, r0
 8006152:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006154:	e00c      	b.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006156:	f7fd ff23 	bl	8003fa0 <HAL_GetTick>
 800615a:	0002      	movs	r2, r0
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	4a91      	ldr	r2, [pc, #580]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d904      	bls.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8006166:	2313      	movs	r3, #19
 8006168:	18fb      	adds	r3, r7, r3
 800616a:	2203      	movs	r2, #3
 800616c:	701a      	strb	r2, [r3, #0]
            break;
 800616e:	e004      	b.n	800617a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006170:	4b89      	ldr	r3, [pc, #548]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006174:	2202      	movs	r2, #2
 8006176:	4013      	ands	r3, r2
 8006178:	d0ed      	beq.n	8006156 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800617a:	2313      	movs	r3, #19
 800617c:	18fb      	adds	r3, r7, r3
 800617e:	781b      	ldrb	r3, [r3, #0]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d10a      	bne.n	800619a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006184:	4b84      	ldr	r3, [pc, #528]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006186:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006188:	4a85      	ldr	r2, [pc, #532]	@ (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800618a:	4013      	ands	r3, r2
 800618c:	0019      	movs	r1, r3
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006192:	4b81      	ldr	r3, [pc, #516]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006194:	430a      	orrs	r2, r1
 8006196:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006198:	e00c      	b.n	80061b4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800619a:	2312      	movs	r3, #18
 800619c:	18fb      	adds	r3, r7, r3
 800619e:	2213      	movs	r2, #19
 80061a0:	18ba      	adds	r2, r7, r2
 80061a2:	7812      	ldrb	r2, [r2, #0]
 80061a4:	701a      	strb	r2, [r3, #0]
 80061a6:	e005      	b.n	80061b4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061a8:	2312      	movs	r3, #18
 80061aa:	18fb      	adds	r3, r7, r3
 80061ac:	2213      	movs	r2, #19
 80061ae:	18ba      	adds	r2, r7, r2
 80061b0:	7812      	ldrb	r2, [r2, #0]
 80061b2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80061b4:	2311      	movs	r3, #17
 80061b6:	18fb      	adds	r3, r7, r3
 80061b8:	781b      	ldrb	r3, [r3, #0]
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d105      	bne.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061be:	4b76      	ldr	r3, [pc, #472]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80061c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80061c2:	4b75      	ldr	r3, [pc, #468]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80061c4:	4979      	ldr	r1, [pc, #484]	@ (80063ac <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80061c6:	400a      	ands	r2, r1
 80061c8:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	2201      	movs	r2, #1
 80061d0:	4013      	ands	r3, r2
 80061d2:	d009      	beq.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80061d4:	4b70      	ldr	r3, [pc, #448]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80061d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061d8:	2203      	movs	r2, #3
 80061da:	4393      	bics	r3, r2
 80061dc:	0019      	movs	r1, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	685a      	ldr	r2, [r3, #4]
 80061e2:	4b6d      	ldr	r3, [pc, #436]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80061e4:	430a      	orrs	r2, r1
 80061e6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	2202      	movs	r2, #2
 80061ee:	4013      	ands	r3, r2
 80061f0:	d009      	beq.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80061f2:	4b69      	ldr	r3, [pc, #420]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80061f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061f6:	220c      	movs	r2, #12
 80061f8:	4393      	bics	r3, r2
 80061fa:	0019      	movs	r1, r3
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	689a      	ldr	r2, [r3, #8]
 8006200:	4b65      	ldr	r3, [pc, #404]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006202:	430a      	orrs	r2, r1
 8006204:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	2210      	movs	r2, #16
 800620c:	4013      	ands	r3, r2
 800620e:	d009      	beq.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006210:	4b61      	ldr	r3, [pc, #388]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006214:	4a66      	ldr	r2, [pc, #408]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8006216:	4013      	ands	r3, r2
 8006218:	0019      	movs	r1, r3
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	68da      	ldr	r2, [r3, #12]
 800621e:	4b5e      	ldr	r3, [pc, #376]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006220:	430a      	orrs	r2, r1
 8006222:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	2380      	movs	r3, #128	@ 0x80
 800622a:	009b      	lsls	r3, r3, #2
 800622c:	4013      	ands	r3, r2
 800622e:	d009      	beq.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006230:	4b59      	ldr	r3, [pc, #356]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006232:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006234:	4a5f      	ldr	r2, [pc, #380]	@ (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006236:	4013      	ands	r3, r2
 8006238:	0019      	movs	r1, r3
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	699a      	ldr	r2, [r3, #24]
 800623e:	4b56      	ldr	r3, [pc, #344]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006240:	430a      	orrs	r2, r1
 8006242:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	2380      	movs	r3, #128	@ 0x80
 800624a:	00db      	lsls	r3, r3, #3
 800624c:	4013      	ands	r3, r2
 800624e:	d009      	beq.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006250:	4b51      	ldr	r3, [pc, #324]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006252:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006254:	4a58      	ldr	r2, [pc, #352]	@ (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006256:	4013      	ands	r3, r2
 8006258:	0019      	movs	r1, r3
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	69da      	ldr	r2, [r3, #28]
 800625e:	4b4e      	ldr	r3, [pc, #312]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006260:	430a      	orrs	r2, r1
 8006262:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2220      	movs	r2, #32
 800626a:	4013      	ands	r3, r2
 800626c:	d009      	beq.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800626e:	4b4a      	ldr	r3, [pc, #296]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006272:	4a52      	ldr	r2, [pc, #328]	@ (80063bc <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8006274:	4013      	ands	r3, r2
 8006276:	0019      	movs	r1, r3
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	691a      	ldr	r2, [r3, #16]
 800627c:	4b46      	ldr	r3, [pc, #280]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800627e:	430a      	orrs	r2, r1
 8006280:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	2380      	movs	r3, #128	@ 0x80
 8006288:	01db      	lsls	r3, r3, #7
 800628a:	4013      	ands	r3, r2
 800628c:	d015      	beq.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800628e:	4b42      	ldr	r3, [pc, #264]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006292:	009b      	lsls	r3, r3, #2
 8006294:	0899      	lsrs	r1, r3, #2
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6a1a      	ldr	r2, [r3, #32]
 800629a:	4b3f      	ldr	r3, [pc, #252]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800629c:	430a      	orrs	r2, r1
 800629e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6a1a      	ldr	r2, [r3, #32]
 80062a4:	2380      	movs	r3, #128	@ 0x80
 80062a6:	05db      	lsls	r3, r3, #23
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d106      	bne.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80062ac:	4b3a      	ldr	r3, [pc, #232]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80062ae:	68da      	ldr	r2, [r3, #12]
 80062b0:	4b39      	ldr	r3, [pc, #228]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80062b2:	2180      	movs	r1, #128	@ 0x80
 80062b4:	0249      	lsls	r1, r1, #9
 80062b6:	430a      	orrs	r2, r1
 80062b8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681a      	ldr	r2, [r3, #0]
 80062be:	2380      	movs	r3, #128	@ 0x80
 80062c0:	031b      	lsls	r3, r3, #12
 80062c2:	4013      	ands	r3, r2
 80062c4:	d009      	beq.n	80062da <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80062c6:	4b34      	ldr	r3, [pc, #208]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80062c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062ca:	2240      	movs	r2, #64	@ 0x40
 80062cc:	4393      	bics	r3, r2
 80062ce:	0019      	movs	r1, r3
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80062d4:	4b30      	ldr	r3, [pc, #192]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80062d6:	430a      	orrs	r2, r1
 80062d8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	2380      	movs	r3, #128	@ 0x80
 80062e0:	039b      	lsls	r3, r3, #14
 80062e2:	4013      	ands	r3, r2
 80062e4:	d016      	beq.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80062e6:	4b2c      	ldr	r3, [pc, #176]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80062e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062ea:	4a35      	ldr	r2, [pc, #212]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80062ec:	4013      	ands	r3, r2
 80062ee:	0019      	movs	r1, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80062f4:	4b28      	ldr	r3, [pc, #160]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80062f6:	430a      	orrs	r2, r1
 80062f8:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80062fe:	2380      	movs	r3, #128	@ 0x80
 8006300:	03db      	lsls	r3, r3, #15
 8006302:	429a      	cmp	r2, r3
 8006304:	d106      	bne.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8006306:	4b24      	ldr	r3, [pc, #144]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006308:	68da      	ldr	r2, [r3, #12]
 800630a:	4b23      	ldr	r3, [pc, #140]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800630c:	2180      	movs	r1, #128	@ 0x80
 800630e:	0449      	lsls	r1, r1, #17
 8006310:	430a      	orrs	r2, r1
 8006312:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	2380      	movs	r3, #128	@ 0x80
 800631a:	03db      	lsls	r3, r3, #15
 800631c:	4013      	ands	r3, r2
 800631e:	d016      	beq.n	800634e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8006320:	4b1d      	ldr	r3, [pc, #116]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006322:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006324:	4a27      	ldr	r2, [pc, #156]	@ (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8006326:	4013      	ands	r3, r2
 8006328:	0019      	movs	r1, r3
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800632e:	4b1a      	ldr	r3, [pc, #104]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006330:	430a      	orrs	r2, r1
 8006332:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006338:	2380      	movs	r3, #128	@ 0x80
 800633a:	045b      	lsls	r3, r3, #17
 800633c:	429a      	cmp	r2, r3
 800633e:	d106      	bne.n	800634e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8006340:	4b15      	ldr	r3, [pc, #84]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006342:	68da      	ldr	r2, [r3, #12]
 8006344:	4b14      	ldr	r3, [pc, #80]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006346:	2180      	movs	r1, #128	@ 0x80
 8006348:	0449      	lsls	r1, r1, #17
 800634a:	430a      	orrs	r2, r1
 800634c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	2380      	movs	r3, #128	@ 0x80
 8006354:	011b      	lsls	r3, r3, #4
 8006356:	4013      	ands	r3, r2
 8006358:	d016      	beq.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800635a:	4b0f      	ldr	r3, [pc, #60]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800635c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800635e:	4a1a      	ldr	r2, [pc, #104]	@ (80063c8 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8006360:	4013      	ands	r3, r2
 8006362:	0019      	movs	r1, r3
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	695a      	ldr	r2, [r3, #20]
 8006368:	4b0b      	ldr	r3, [pc, #44]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800636a:	430a      	orrs	r2, r1
 800636c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	695a      	ldr	r2, [r3, #20]
 8006372:	2380      	movs	r3, #128	@ 0x80
 8006374:	01db      	lsls	r3, r3, #7
 8006376:	429a      	cmp	r2, r3
 8006378:	d106      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800637a:	4b07      	ldr	r3, [pc, #28]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800637c:	68da      	ldr	r2, [r3, #12]
 800637e:	4b06      	ldr	r3, [pc, #24]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006380:	2180      	movs	r1, #128	@ 0x80
 8006382:	0249      	lsls	r1, r1, #9
 8006384:	430a      	orrs	r2, r1
 8006386:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8006388:	2312      	movs	r3, #18
 800638a:	18fb      	adds	r3, r7, r3
 800638c:	781b      	ldrb	r3, [r3, #0]
}
 800638e:	0018      	movs	r0, r3
 8006390:	46bd      	mov	sp, r7
 8006392:	b006      	add	sp, #24
 8006394:	bd80      	pop	{r7, pc}
 8006396:	46c0      	nop			@ (mov r8, r8)
 8006398:	40021000 	.word	0x40021000
 800639c:	40007000 	.word	0x40007000
 80063a0:	fffffcff 	.word	0xfffffcff
 80063a4:	fffeffff 	.word	0xfffeffff
 80063a8:	00001388 	.word	0x00001388
 80063ac:	efffffff 	.word	0xefffffff
 80063b0:	fffff3ff 	.word	0xfffff3ff
 80063b4:	fff3ffff 	.word	0xfff3ffff
 80063b8:	ffcfffff 	.word	0xffcfffff
 80063bc:	ffffcfff 	.word	0xffffcfff
 80063c0:	ffbfffff 	.word	0xffbfffff
 80063c4:	feffffff 	.word	0xfeffffff
 80063c8:	ffff3fff 	.word	0xffff3fff

080063cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b084      	sub	sp, #16
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d101      	bne.n	80063de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80063da:	2301      	movs	r3, #1
 80063dc:	e0a8      	b.n	8006530 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d109      	bne.n	80063fa <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	685a      	ldr	r2, [r3, #4]
 80063ea:	2382      	movs	r3, #130	@ 0x82
 80063ec:	005b      	lsls	r3, r3, #1
 80063ee:	429a      	cmp	r2, r3
 80063f0:	d009      	beq.n	8006406 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2200      	movs	r2, #0
 80063f6:	61da      	str	r2, [r3, #28]
 80063f8:	e005      	b.n	8006406 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2200      	movs	r2, #0
 80063fe:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2200      	movs	r2, #0
 8006404:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	225d      	movs	r2, #93	@ 0x5d
 8006410:	5c9b      	ldrb	r3, [r3, r2]
 8006412:	b2db      	uxtb	r3, r3
 8006414:	2b00      	cmp	r3, #0
 8006416:	d107      	bne.n	8006428 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	225c      	movs	r2, #92	@ 0x5c
 800641c:	2100      	movs	r1, #0
 800641e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	0018      	movs	r0, r3
 8006424:	f7fd fbcc 	bl	8003bc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	225d      	movs	r2, #93	@ 0x5d
 800642c:	2102      	movs	r1, #2
 800642e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	681a      	ldr	r2, [r3, #0]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	2140      	movs	r1, #64	@ 0x40
 800643c:	438a      	bics	r2, r1
 800643e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	68da      	ldr	r2, [r3, #12]
 8006444:	23e0      	movs	r3, #224	@ 0xe0
 8006446:	00db      	lsls	r3, r3, #3
 8006448:	429a      	cmp	r2, r3
 800644a:	d902      	bls.n	8006452 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800644c:	2300      	movs	r3, #0
 800644e:	60fb      	str	r3, [r7, #12]
 8006450:	e002      	b.n	8006458 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006452:	2380      	movs	r3, #128	@ 0x80
 8006454:	015b      	lsls	r3, r3, #5
 8006456:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	68da      	ldr	r2, [r3, #12]
 800645c:	23f0      	movs	r3, #240	@ 0xf0
 800645e:	011b      	lsls	r3, r3, #4
 8006460:	429a      	cmp	r2, r3
 8006462:	d008      	beq.n	8006476 <HAL_SPI_Init+0xaa>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	68da      	ldr	r2, [r3, #12]
 8006468:	23e0      	movs	r3, #224	@ 0xe0
 800646a:	00db      	lsls	r3, r3, #3
 800646c:	429a      	cmp	r2, r3
 800646e:	d002      	beq.n	8006476 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	685a      	ldr	r2, [r3, #4]
 800647a:	2382      	movs	r3, #130	@ 0x82
 800647c:	005b      	lsls	r3, r3, #1
 800647e:	401a      	ands	r2, r3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6899      	ldr	r1, [r3, #8]
 8006484:	2384      	movs	r3, #132	@ 0x84
 8006486:	021b      	lsls	r3, r3, #8
 8006488:	400b      	ands	r3, r1
 800648a:	431a      	orrs	r2, r3
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	691b      	ldr	r3, [r3, #16]
 8006490:	2102      	movs	r1, #2
 8006492:	400b      	ands	r3, r1
 8006494:	431a      	orrs	r2, r3
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	695b      	ldr	r3, [r3, #20]
 800649a:	2101      	movs	r1, #1
 800649c:	400b      	ands	r3, r1
 800649e:	431a      	orrs	r2, r3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6999      	ldr	r1, [r3, #24]
 80064a4:	2380      	movs	r3, #128	@ 0x80
 80064a6:	009b      	lsls	r3, r3, #2
 80064a8:	400b      	ands	r3, r1
 80064aa:	431a      	orrs	r2, r3
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	69db      	ldr	r3, [r3, #28]
 80064b0:	2138      	movs	r1, #56	@ 0x38
 80064b2:	400b      	ands	r3, r1
 80064b4:	431a      	orrs	r2, r3
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6a1b      	ldr	r3, [r3, #32]
 80064ba:	2180      	movs	r1, #128	@ 0x80
 80064bc:	400b      	ands	r3, r1
 80064be:	431a      	orrs	r2, r3
 80064c0:	0011      	movs	r1, r2
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80064c6:	2380      	movs	r3, #128	@ 0x80
 80064c8:	019b      	lsls	r3, r3, #6
 80064ca:	401a      	ands	r2, r3
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	430a      	orrs	r2, r1
 80064d2:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	699b      	ldr	r3, [r3, #24]
 80064d8:	0c1b      	lsrs	r3, r3, #16
 80064da:	2204      	movs	r2, #4
 80064dc:	401a      	ands	r2, r3
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064e2:	2110      	movs	r1, #16
 80064e4:	400b      	ands	r3, r1
 80064e6:	431a      	orrs	r2, r3
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064ec:	2108      	movs	r1, #8
 80064ee:	400b      	ands	r3, r1
 80064f0:	431a      	orrs	r2, r3
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	68d9      	ldr	r1, [r3, #12]
 80064f6:	23f0      	movs	r3, #240	@ 0xf0
 80064f8:	011b      	lsls	r3, r3, #4
 80064fa:	400b      	ands	r3, r1
 80064fc:	431a      	orrs	r2, r3
 80064fe:	0011      	movs	r1, r2
 8006500:	68fa      	ldr	r2, [r7, #12]
 8006502:	2380      	movs	r3, #128	@ 0x80
 8006504:	015b      	lsls	r3, r3, #5
 8006506:	401a      	ands	r2, r3
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	430a      	orrs	r2, r1
 800650e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	69da      	ldr	r2, [r3, #28]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4907      	ldr	r1, [pc, #28]	@ (8006538 <HAL_SPI_Init+0x16c>)
 800651c:	400a      	ands	r2, r1
 800651e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2200      	movs	r2, #0
 8006524:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	225d      	movs	r2, #93	@ 0x5d
 800652a:	2101      	movs	r1, #1
 800652c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800652e:	2300      	movs	r3, #0
}
 8006530:	0018      	movs	r0, r3
 8006532:	46bd      	mov	sp, r7
 8006534:	b004      	add	sp, #16
 8006536:	bd80      	pop	{r7, pc}
 8006538:	fffff7ff 	.word	0xfffff7ff

0800653c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b088      	sub	sp, #32
 8006540:	af00      	add	r7, sp, #0
 8006542:	60f8      	str	r0, [r7, #12]
 8006544:	60b9      	str	r1, [r7, #8]
 8006546:	603b      	str	r3, [r7, #0]
 8006548:	1dbb      	adds	r3, r7, #6
 800654a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800654c:	231f      	movs	r3, #31
 800654e:	18fb      	adds	r3, r7, r3
 8006550:	2200      	movs	r2, #0
 8006552:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	225c      	movs	r2, #92	@ 0x5c
 8006558:	5c9b      	ldrb	r3, [r3, r2]
 800655a:	2b01      	cmp	r3, #1
 800655c:	d101      	bne.n	8006562 <HAL_SPI_Transmit+0x26>
 800655e:	2302      	movs	r3, #2
 8006560:	e147      	b.n	80067f2 <HAL_SPI_Transmit+0x2b6>
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	225c      	movs	r2, #92	@ 0x5c
 8006566:	2101      	movs	r1, #1
 8006568:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800656a:	f7fd fd19 	bl	8003fa0 <HAL_GetTick>
 800656e:	0003      	movs	r3, r0
 8006570:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006572:	2316      	movs	r3, #22
 8006574:	18fb      	adds	r3, r7, r3
 8006576:	1dba      	adds	r2, r7, #6
 8006578:	8812      	ldrh	r2, [r2, #0]
 800657a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	225d      	movs	r2, #93	@ 0x5d
 8006580:	5c9b      	ldrb	r3, [r3, r2]
 8006582:	b2db      	uxtb	r3, r3
 8006584:	2b01      	cmp	r3, #1
 8006586:	d004      	beq.n	8006592 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8006588:	231f      	movs	r3, #31
 800658a:	18fb      	adds	r3, r7, r3
 800658c:	2202      	movs	r2, #2
 800658e:	701a      	strb	r2, [r3, #0]
    goto error;
 8006590:	e128      	b.n	80067e4 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d003      	beq.n	80065a0 <HAL_SPI_Transmit+0x64>
 8006598:	1dbb      	adds	r3, r7, #6
 800659a:	881b      	ldrh	r3, [r3, #0]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d104      	bne.n	80065aa <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80065a0:	231f      	movs	r3, #31
 80065a2:	18fb      	adds	r3, r7, r3
 80065a4:	2201      	movs	r2, #1
 80065a6:	701a      	strb	r2, [r3, #0]
    goto error;
 80065a8:	e11c      	b.n	80067e4 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	225d      	movs	r2, #93	@ 0x5d
 80065ae:	2103      	movs	r1, #3
 80065b0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2200      	movs	r2, #0
 80065b6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	68ba      	ldr	r2, [r7, #8]
 80065bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	1dba      	adds	r2, r7, #6
 80065c2:	8812      	ldrh	r2, [r2, #0]
 80065c4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	1dba      	adds	r2, r7, #6
 80065ca:	8812      	ldrh	r2, [r2, #0]
 80065cc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2200      	movs	r2, #0
 80065d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2244      	movs	r2, #68	@ 0x44
 80065d8:	2100      	movs	r1, #0
 80065da:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2246      	movs	r2, #70	@ 0x46
 80065e0:	2100      	movs	r1, #0
 80065e2:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2200      	movs	r2, #0
 80065e8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2200      	movs	r2, #0
 80065ee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	689a      	ldr	r2, [r3, #8]
 80065f4:	2380      	movs	r3, #128	@ 0x80
 80065f6:	021b      	lsls	r3, r3, #8
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d110      	bne.n	800661e <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	2140      	movs	r1, #64	@ 0x40
 8006608:	438a      	bics	r2, r1
 800660a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681a      	ldr	r2, [r3, #0]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	2180      	movs	r1, #128	@ 0x80
 8006618:	01c9      	lsls	r1, r1, #7
 800661a:	430a      	orrs	r2, r1
 800661c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2240      	movs	r2, #64	@ 0x40
 8006626:	4013      	ands	r3, r2
 8006628:	2b40      	cmp	r3, #64	@ 0x40
 800662a:	d007      	beq.n	800663c <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	2140      	movs	r1, #64	@ 0x40
 8006638:	430a      	orrs	r2, r1
 800663a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	68da      	ldr	r2, [r3, #12]
 8006640:	23e0      	movs	r3, #224	@ 0xe0
 8006642:	00db      	lsls	r3, r3, #3
 8006644:	429a      	cmp	r2, r3
 8006646:	d952      	bls.n	80066ee <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d004      	beq.n	800665a <HAL_SPI_Transmit+0x11e>
 8006650:	2316      	movs	r3, #22
 8006652:	18fb      	adds	r3, r7, r3
 8006654:	881b      	ldrh	r3, [r3, #0]
 8006656:	2b01      	cmp	r3, #1
 8006658:	d143      	bne.n	80066e2 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800665e:	881a      	ldrh	r2, [r3, #0]
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800666a:	1c9a      	adds	r2, r3, #2
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006674:	b29b      	uxth	r3, r3
 8006676:	3b01      	subs	r3, #1
 8006678:	b29a      	uxth	r2, r3
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800667e:	e030      	b.n	80066e2 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	2202      	movs	r2, #2
 8006688:	4013      	ands	r3, r2
 800668a:	2b02      	cmp	r3, #2
 800668c:	d112      	bne.n	80066b4 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006692:	881a      	ldrh	r2, [r3, #0]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800669e:	1c9a      	adds	r2, r3, #2
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	3b01      	subs	r3, #1
 80066ac:	b29a      	uxth	r2, r3
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80066b2:	e016      	b.n	80066e2 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066b4:	f7fd fc74 	bl	8003fa0 <HAL_GetTick>
 80066b8:	0002      	movs	r2, r0
 80066ba:	69bb      	ldr	r3, [r7, #24]
 80066bc:	1ad3      	subs	r3, r2, r3
 80066be:	683a      	ldr	r2, [r7, #0]
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d802      	bhi.n	80066ca <HAL_SPI_Transmit+0x18e>
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	3301      	adds	r3, #1
 80066c8:	d102      	bne.n	80066d0 <HAL_SPI_Transmit+0x194>
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d108      	bne.n	80066e2 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 80066d0:	231f      	movs	r3, #31
 80066d2:	18fb      	adds	r3, r7, r3
 80066d4:	2203      	movs	r2, #3
 80066d6:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	225d      	movs	r2, #93	@ 0x5d
 80066dc:	2101      	movs	r1, #1
 80066de:	5499      	strb	r1, [r3, r2]
          goto error;
 80066e0:	e080      	b.n	80067e4 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d1c9      	bne.n	8006680 <HAL_SPI_Transmit+0x144>
 80066ec:	e053      	b.n	8006796 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d004      	beq.n	8006700 <HAL_SPI_Transmit+0x1c4>
 80066f6:	2316      	movs	r3, #22
 80066f8:	18fb      	adds	r3, r7, r3
 80066fa:	881b      	ldrh	r3, [r3, #0]
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	d145      	bne.n	800678c <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	330c      	adds	r3, #12
 800670a:	7812      	ldrb	r2, [r2, #0]
 800670c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006712:	1c5a      	adds	r2, r3, #1
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800671c:	b29b      	uxth	r3, r3
 800671e:	3b01      	subs	r3, #1
 8006720:	b29a      	uxth	r2, r3
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8006726:	e031      	b.n	800678c <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	2202      	movs	r2, #2
 8006730:	4013      	ands	r3, r2
 8006732:	2b02      	cmp	r3, #2
 8006734:	d113      	bne.n	800675e <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	330c      	adds	r3, #12
 8006740:	7812      	ldrb	r2, [r2, #0]
 8006742:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006748:	1c5a      	adds	r2, r3, #1
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006752:	b29b      	uxth	r3, r3
 8006754:	3b01      	subs	r3, #1
 8006756:	b29a      	uxth	r2, r3
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800675c:	e016      	b.n	800678c <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800675e:	f7fd fc1f 	bl	8003fa0 <HAL_GetTick>
 8006762:	0002      	movs	r2, r0
 8006764:	69bb      	ldr	r3, [r7, #24]
 8006766:	1ad3      	subs	r3, r2, r3
 8006768:	683a      	ldr	r2, [r7, #0]
 800676a:	429a      	cmp	r2, r3
 800676c:	d802      	bhi.n	8006774 <HAL_SPI_Transmit+0x238>
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	3301      	adds	r3, #1
 8006772:	d102      	bne.n	800677a <HAL_SPI_Transmit+0x23e>
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d108      	bne.n	800678c <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800677a:	231f      	movs	r3, #31
 800677c:	18fb      	adds	r3, r7, r3
 800677e:	2203      	movs	r2, #3
 8006780:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	225d      	movs	r2, #93	@ 0x5d
 8006786:	2101      	movs	r1, #1
 8006788:	5499      	strb	r1, [r3, r2]
          goto error;
 800678a:	e02b      	b.n	80067e4 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006790:	b29b      	uxth	r3, r3
 8006792:	2b00      	cmp	r3, #0
 8006794:	d1c8      	bne.n	8006728 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006796:	69ba      	ldr	r2, [r7, #24]
 8006798:	6839      	ldr	r1, [r7, #0]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	0018      	movs	r0, r3
 800679e:	f000 fb3f 	bl	8006e20 <SPI_EndRxTxTransaction>
 80067a2:	1e03      	subs	r3, r0, #0
 80067a4:	d002      	beq.n	80067ac <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2220      	movs	r2, #32
 80067aa:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d10a      	bne.n	80067ca <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80067b4:	2300      	movs	r3, #0
 80067b6:	613b      	str	r3, [r7, #16]
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	68db      	ldr	r3, [r3, #12]
 80067be:	613b      	str	r3, [r7, #16]
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	613b      	str	r3, [r7, #16]
 80067c8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d004      	beq.n	80067dc <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 80067d2:	231f      	movs	r3, #31
 80067d4:	18fb      	adds	r3, r7, r3
 80067d6:	2201      	movs	r2, #1
 80067d8:	701a      	strb	r2, [r3, #0]
 80067da:	e003      	b.n	80067e4 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	225d      	movs	r2, #93	@ 0x5d
 80067e0:	2101      	movs	r1, #1
 80067e2:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	225c      	movs	r2, #92	@ 0x5c
 80067e8:	2100      	movs	r1, #0
 80067ea:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80067ec:	231f      	movs	r3, #31
 80067ee:	18fb      	adds	r3, r7, r3
 80067f0:	781b      	ldrb	r3, [r3, #0]
}
 80067f2:	0018      	movs	r0, r3
 80067f4:	46bd      	mov	sp, r7
 80067f6:	b008      	add	sp, #32
 80067f8:	bd80      	pop	{r7, pc}
	...

080067fc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b08a      	sub	sp, #40	@ 0x28
 8006800:	af00      	add	r7, sp, #0
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	60b9      	str	r1, [r7, #8]
 8006806:	607a      	str	r2, [r7, #4]
 8006808:	001a      	movs	r2, r3
 800680a:	1cbb      	adds	r3, r7, #2
 800680c:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800680e:	2301      	movs	r3, #1
 8006810:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006812:	2323      	movs	r3, #35	@ 0x23
 8006814:	18fb      	adds	r3, r7, r3
 8006816:	2200      	movs	r2, #0
 8006818:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	225c      	movs	r2, #92	@ 0x5c
 800681e:	5c9b      	ldrb	r3, [r3, r2]
 8006820:	2b01      	cmp	r3, #1
 8006822:	d101      	bne.n	8006828 <HAL_SPI_TransmitReceive+0x2c>
 8006824:	2302      	movs	r3, #2
 8006826:	e1c4      	b.n	8006bb2 <HAL_SPI_TransmitReceive+0x3b6>
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	225c      	movs	r2, #92	@ 0x5c
 800682c:	2101      	movs	r1, #1
 800682e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006830:	f7fd fbb6 	bl	8003fa0 <HAL_GetTick>
 8006834:	0003      	movs	r3, r0
 8006836:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006838:	201b      	movs	r0, #27
 800683a:	183b      	adds	r3, r7, r0
 800683c:	68fa      	ldr	r2, [r7, #12]
 800683e:	215d      	movs	r1, #93	@ 0x5d
 8006840:	5c52      	ldrb	r2, [r2, r1]
 8006842:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800684a:	2312      	movs	r3, #18
 800684c:	18fb      	adds	r3, r7, r3
 800684e:	1cba      	adds	r2, r7, #2
 8006850:	8812      	ldrh	r2, [r2, #0]
 8006852:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006854:	183b      	adds	r3, r7, r0
 8006856:	781b      	ldrb	r3, [r3, #0]
 8006858:	2b01      	cmp	r3, #1
 800685a:	d011      	beq.n	8006880 <HAL_SPI_TransmitReceive+0x84>
 800685c:	697a      	ldr	r2, [r7, #20]
 800685e:	2382      	movs	r3, #130	@ 0x82
 8006860:	005b      	lsls	r3, r3, #1
 8006862:	429a      	cmp	r2, r3
 8006864:	d107      	bne.n	8006876 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d103      	bne.n	8006876 <HAL_SPI_TransmitReceive+0x7a>
 800686e:	183b      	adds	r3, r7, r0
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	2b04      	cmp	r3, #4
 8006874:	d004      	beq.n	8006880 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8006876:	2323      	movs	r3, #35	@ 0x23
 8006878:	18fb      	adds	r3, r7, r3
 800687a:	2202      	movs	r2, #2
 800687c:	701a      	strb	r2, [r3, #0]
    goto error;
 800687e:	e191      	b.n	8006ba4 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d006      	beq.n	8006894 <HAL_SPI_TransmitReceive+0x98>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d003      	beq.n	8006894 <HAL_SPI_TransmitReceive+0x98>
 800688c:	1cbb      	adds	r3, r7, #2
 800688e:	881b      	ldrh	r3, [r3, #0]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d104      	bne.n	800689e <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8006894:	2323      	movs	r3, #35	@ 0x23
 8006896:	18fb      	adds	r3, r7, r3
 8006898:	2201      	movs	r2, #1
 800689a:	701a      	strb	r2, [r3, #0]
    goto error;
 800689c:	e182      	b.n	8006ba4 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	225d      	movs	r2, #93	@ 0x5d
 80068a2:	5c9b      	ldrb	r3, [r3, r2]
 80068a4:	b2db      	uxtb	r3, r3
 80068a6:	2b04      	cmp	r3, #4
 80068a8:	d003      	beq.n	80068b2 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	225d      	movs	r2, #93	@ 0x5d
 80068ae:	2105      	movs	r1, #5
 80068b0:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	2200      	movs	r2, #0
 80068b6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	687a      	ldr	r2, [r7, #4]
 80068bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	1cba      	adds	r2, r7, #2
 80068c2:	2146      	movs	r1, #70	@ 0x46
 80068c4:	8812      	ldrh	r2, [r2, #0]
 80068c6:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	1cba      	adds	r2, r7, #2
 80068cc:	2144      	movs	r1, #68	@ 0x44
 80068ce:	8812      	ldrh	r2, [r2, #0]
 80068d0:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	68ba      	ldr	r2, [r7, #8]
 80068d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	1cba      	adds	r2, r7, #2
 80068dc:	8812      	ldrh	r2, [r2, #0]
 80068de:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	1cba      	adds	r2, r7, #2
 80068e4:	8812      	ldrh	r2, [r2, #0]
 80068e6:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2200      	movs	r2, #0
 80068ec:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2200      	movs	r2, #0
 80068f2:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	68da      	ldr	r2, [r3, #12]
 80068f8:	23e0      	movs	r3, #224	@ 0xe0
 80068fa:	00db      	lsls	r3, r3, #3
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d908      	bls.n	8006912 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	685a      	ldr	r2, [r3, #4]
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	49ac      	ldr	r1, [pc, #688]	@ (8006bbc <HAL_SPI_TransmitReceive+0x3c0>)
 800690c:	400a      	ands	r2, r1
 800690e:	605a      	str	r2, [r3, #4]
 8006910:	e008      	b.n	8006924 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	685a      	ldr	r2, [r3, #4]
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	2180      	movs	r1, #128	@ 0x80
 800691e:	0149      	lsls	r1, r1, #5
 8006920:	430a      	orrs	r2, r1
 8006922:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	2240      	movs	r2, #64	@ 0x40
 800692c:	4013      	ands	r3, r2
 800692e:	2b40      	cmp	r3, #64	@ 0x40
 8006930:	d007      	beq.n	8006942 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	681a      	ldr	r2, [r3, #0]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	2140      	movs	r1, #64	@ 0x40
 800693e:	430a      	orrs	r2, r1
 8006940:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	68da      	ldr	r2, [r3, #12]
 8006946:	23e0      	movs	r3, #224	@ 0xe0
 8006948:	00db      	lsls	r3, r3, #3
 800694a:	429a      	cmp	r2, r3
 800694c:	d800      	bhi.n	8006950 <HAL_SPI_TransmitReceive+0x154>
 800694e:	e083      	b.n	8006a58 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d005      	beq.n	8006964 <HAL_SPI_TransmitReceive+0x168>
 8006958:	2312      	movs	r3, #18
 800695a:	18fb      	adds	r3, r7, r3
 800695c:	881b      	ldrh	r3, [r3, #0]
 800695e:	2b01      	cmp	r3, #1
 8006960:	d000      	beq.n	8006964 <HAL_SPI_TransmitReceive+0x168>
 8006962:	e06d      	b.n	8006a40 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006968:	881a      	ldrh	r2, [r3, #0]
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006974:	1c9a      	adds	r2, r3, #2
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800697e:	b29b      	uxth	r3, r3
 8006980:	3b01      	subs	r3, #1
 8006982:	b29a      	uxth	r2, r3
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006988:	e05a      	b.n	8006a40 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	2202      	movs	r2, #2
 8006992:	4013      	ands	r3, r2
 8006994:	2b02      	cmp	r3, #2
 8006996:	d11b      	bne.n	80069d0 <HAL_SPI_TransmitReceive+0x1d4>
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800699c:	b29b      	uxth	r3, r3
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d016      	beq.n	80069d0 <HAL_SPI_TransmitReceive+0x1d4>
 80069a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d113      	bne.n	80069d0 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069ac:	881a      	ldrh	r2, [r3, #0]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069b8:	1c9a      	adds	r2, r3, #2
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	3b01      	subs	r3, #1
 80069c6:	b29a      	uxth	r2, r3
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80069cc:	2300      	movs	r3, #0
 80069ce:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	2201      	movs	r2, #1
 80069d8:	4013      	ands	r3, r2
 80069da:	2b01      	cmp	r3, #1
 80069dc:	d11c      	bne.n	8006a18 <HAL_SPI_TransmitReceive+0x21c>
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2246      	movs	r2, #70	@ 0x46
 80069e2:	5a9b      	ldrh	r3, [r3, r2]
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d016      	beq.n	8006a18 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	68da      	ldr	r2, [r3, #12]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069f4:	b292      	uxth	r2, r2
 80069f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069fc:	1c9a      	adds	r2, r3, #2
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	2246      	movs	r2, #70	@ 0x46
 8006a06:	5a9b      	ldrh	r3, [r3, r2]
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	3b01      	subs	r3, #1
 8006a0c:	b299      	uxth	r1, r3
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	2246      	movs	r2, #70	@ 0x46
 8006a12:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a14:	2301      	movs	r3, #1
 8006a16:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006a18:	f7fd fac2 	bl	8003fa0 <HAL_GetTick>
 8006a1c:	0002      	movs	r2, r0
 8006a1e:	69fb      	ldr	r3, [r7, #28]
 8006a20:	1ad3      	subs	r3, r2, r3
 8006a22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d80b      	bhi.n	8006a40 <HAL_SPI_TransmitReceive+0x244>
 8006a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	d008      	beq.n	8006a40 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8006a2e:	2323      	movs	r3, #35	@ 0x23
 8006a30:	18fb      	adds	r3, r7, r3
 8006a32:	2203      	movs	r2, #3
 8006a34:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	225d      	movs	r2, #93	@ 0x5d
 8006a3a:	2101      	movs	r1, #1
 8006a3c:	5499      	strb	r1, [r3, r2]
        goto error;
 8006a3e:	e0b1      	b.n	8006ba4 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a44:	b29b      	uxth	r3, r3
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d19f      	bne.n	800698a <HAL_SPI_TransmitReceive+0x18e>
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2246      	movs	r2, #70	@ 0x46
 8006a4e:	5a9b      	ldrh	r3, [r3, r2]
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d199      	bne.n	800698a <HAL_SPI_TransmitReceive+0x18e>
 8006a56:	e089      	b.n	8006b6c <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d005      	beq.n	8006a6c <HAL_SPI_TransmitReceive+0x270>
 8006a60:	2312      	movs	r3, #18
 8006a62:	18fb      	adds	r3, r7, r3
 8006a64:	881b      	ldrh	r3, [r3, #0]
 8006a66:	2b01      	cmp	r3, #1
 8006a68:	d000      	beq.n	8006a6c <HAL_SPI_TransmitReceive+0x270>
 8006a6a:	e074      	b.n	8006b56 <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	330c      	adds	r3, #12
 8006a76:	7812      	ldrb	r2, [r2, #0]
 8006a78:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a7e:	1c5a      	adds	r2, r3, #1
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	3b01      	subs	r3, #1
 8006a8c:	b29a      	uxth	r2, r3
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a92:	e060      	b.n	8006b56 <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	2202      	movs	r2, #2
 8006a9c:	4013      	ands	r3, r2
 8006a9e:	2b02      	cmp	r3, #2
 8006aa0:	d11c      	bne.n	8006adc <HAL_SPI_TransmitReceive+0x2e0>
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006aa6:	b29b      	uxth	r3, r3
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d017      	beq.n	8006adc <HAL_SPI_TransmitReceive+0x2e0>
 8006aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	d114      	bne.n	8006adc <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	330c      	adds	r3, #12
 8006abc:	7812      	ldrb	r2, [r2, #0]
 8006abe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ac4:	1c5a      	adds	r2, r3, #1
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	3b01      	subs	r3, #1
 8006ad2:	b29a      	uxth	r2, r3
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	689b      	ldr	r3, [r3, #8]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	4013      	ands	r3, r2
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	d11e      	bne.n	8006b28 <HAL_SPI_TransmitReceive+0x32c>
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2246      	movs	r2, #70	@ 0x46
 8006aee:	5a9b      	ldrh	r3, [r3, r2]
 8006af0:	b29b      	uxth	r3, r3
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d018      	beq.n	8006b28 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	330c      	adds	r3, #12
 8006afc:	001a      	movs	r2, r3
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b02:	7812      	ldrb	r2, [r2, #0]
 8006b04:	b2d2      	uxtb	r2, r2
 8006b06:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b0c:	1c5a      	adds	r2, r3, #1
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2246      	movs	r2, #70	@ 0x46
 8006b16:	5a9b      	ldrh	r3, [r3, r2]
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	3b01      	subs	r3, #1
 8006b1c:	b299      	uxth	r1, r3
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	2246      	movs	r2, #70	@ 0x46
 8006b22:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b24:	2301      	movs	r3, #1
 8006b26:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006b28:	f7fd fa3a 	bl	8003fa0 <HAL_GetTick>
 8006b2c:	0002      	movs	r2, r0
 8006b2e:	69fb      	ldr	r3, [r7, #28]
 8006b30:	1ad3      	subs	r3, r2, r3
 8006b32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b34:	429a      	cmp	r2, r3
 8006b36:	d802      	bhi.n	8006b3e <HAL_SPI_TransmitReceive+0x342>
 8006b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	d102      	bne.n	8006b44 <HAL_SPI_TransmitReceive+0x348>
 8006b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d108      	bne.n	8006b56 <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8006b44:	2323      	movs	r3, #35	@ 0x23
 8006b46:	18fb      	adds	r3, r7, r3
 8006b48:	2203      	movs	r2, #3
 8006b4a:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	225d      	movs	r2, #93	@ 0x5d
 8006b50:	2101      	movs	r1, #1
 8006b52:	5499      	strb	r1, [r3, r2]
        goto error;
 8006b54:	e026      	b.n	8006ba4 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b5a:	b29b      	uxth	r3, r3
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d199      	bne.n	8006a94 <HAL_SPI_TransmitReceive+0x298>
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2246      	movs	r2, #70	@ 0x46
 8006b64:	5a9b      	ldrh	r3, [r3, r2]
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d193      	bne.n	8006a94 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b6c:	69fa      	ldr	r2, [r7, #28]
 8006b6e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	0018      	movs	r0, r3
 8006b74:	f000 f954 	bl	8006e20 <SPI_EndRxTxTransaction>
 8006b78:	1e03      	subs	r3, r0, #0
 8006b7a:	d006      	beq.n	8006b8a <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8006b7c:	2323      	movs	r3, #35	@ 0x23
 8006b7e:	18fb      	adds	r3, r7, r3
 8006b80:	2201      	movs	r2, #1
 8006b82:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2220      	movs	r2, #32
 8006b88:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d004      	beq.n	8006b9c <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8006b92:	2323      	movs	r3, #35	@ 0x23
 8006b94:	18fb      	adds	r3, r7, r3
 8006b96:	2201      	movs	r2, #1
 8006b98:	701a      	strb	r2, [r3, #0]
 8006b9a:	e003      	b.n	8006ba4 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	225d      	movs	r2, #93	@ 0x5d
 8006ba0:	2101      	movs	r1, #1
 8006ba2:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	225c      	movs	r2, #92	@ 0x5c
 8006ba8:	2100      	movs	r1, #0
 8006baa:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006bac:	2323      	movs	r3, #35	@ 0x23
 8006bae:	18fb      	adds	r3, r7, r3
 8006bb0:	781b      	ldrb	r3, [r3, #0]
}
 8006bb2:	0018      	movs	r0, r3
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	b00a      	add	sp, #40	@ 0x28
 8006bb8:	bd80      	pop	{r7, pc}
 8006bba:	46c0      	nop			@ (mov r8, r8)
 8006bbc:	ffffefff 	.word	0xffffefff

08006bc0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b088      	sub	sp, #32
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	60f8      	str	r0, [r7, #12]
 8006bc8:	60b9      	str	r1, [r7, #8]
 8006bca:	603b      	str	r3, [r7, #0]
 8006bcc:	1dfb      	adds	r3, r7, #7
 8006bce:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006bd0:	f7fd f9e6 	bl	8003fa0 <HAL_GetTick>
 8006bd4:	0002      	movs	r2, r0
 8006bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bd8:	1a9b      	subs	r3, r3, r2
 8006bda:	683a      	ldr	r2, [r7, #0]
 8006bdc:	18d3      	adds	r3, r2, r3
 8006bde:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006be0:	f7fd f9de 	bl	8003fa0 <HAL_GetTick>
 8006be4:	0003      	movs	r3, r0
 8006be6:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006be8:	4b3a      	ldr	r3, [pc, #232]	@ (8006cd4 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	015b      	lsls	r3, r3, #5
 8006bee:	0d1b      	lsrs	r3, r3, #20
 8006bf0:	69fa      	ldr	r2, [r7, #28]
 8006bf2:	4353      	muls	r3, r2
 8006bf4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006bf6:	e058      	b.n	8006caa <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	3301      	adds	r3, #1
 8006bfc:	d055      	beq.n	8006caa <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006bfe:	f7fd f9cf 	bl	8003fa0 <HAL_GetTick>
 8006c02:	0002      	movs	r2, r0
 8006c04:	69bb      	ldr	r3, [r7, #24]
 8006c06:	1ad3      	subs	r3, r2, r3
 8006c08:	69fa      	ldr	r2, [r7, #28]
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d902      	bls.n	8006c14 <SPI_WaitFlagStateUntilTimeout+0x54>
 8006c0e:	69fb      	ldr	r3, [r7, #28]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d142      	bne.n	8006c9a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	685a      	ldr	r2, [r3, #4]
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	21e0      	movs	r1, #224	@ 0xe0
 8006c20:	438a      	bics	r2, r1
 8006c22:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	685a      	ldr	r2, [r3, #4]
 8006c28:	2382      	movs	r3, #130	@ 0x82
 8006c2a:	005b      	lsls	r3, r3, #1
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d113      	bne.n	8006c58 <SPI_WaitFlagStateUntilTimeout+0x98>
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	689a      	ldr	r2, [r3, #8]
 8006c34:	2380      	movs	r3, #128	@ 0x80
 8006c36:	021b      	lsls	r3, r3, #8
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d005      	beq.n	8006c48 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	689a      	ldr	r2, [r3, #8]
 8006c40:	2380      	movs	r3, #128	@ 0x80
 8006c42:	00db      	lsls	r3, r3, #3
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d107      	bne.n	8006c58 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	2140      	movs	r1, #64	@ 0x40
 8006c54:	438a      	bics	r2, r1
 8006c56:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006c5c:	2380      	movs	r3, #128	@ 0x80
 8006c5e:	019b      	lsls	r3, r3, #6
 8006c60:	429a      	cmp	r2, r3
 8006c62:	d110      	bne.n	8006c86 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	681a      	ldr	r2, [r3, #0]
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	491a      	ldr	r1, [pc, #104]	@ (8006cd8 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8006c70:	400a      	ands	r2, r1
 8006c72:	601a      	str	r2, [r3, #0]
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	681a      	ldr	r2, [r3, #0]
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	2180      	movs	r1, #128	@ 0x80
 8006c80:	0189      	lsls	r1, r1, #6
 8006c82:	430a      	orrs	r2, r1
 8006c84:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	225d      	movs	r2, #93	@ 0x5d
 8006c8a:	2101      	movs	r1, #1
 8006c8c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	225c      	movs	r2, #92	@ 0x5c
 8006c92:	2100      	movs	r1, #0
 8006c94:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006c96:	2303      	movs	r3, #3
 8006c98:	e017      	b.n	8006cca <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d101      	bne.n	8006ca4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	3b01      	subs	r3, #1
 8006ca8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	68ba      	ldr	r2, [r7, #8]
 8006cb2:	4013      	ands	r3, r2
 8006cb4:	68ba      	ldr	r2, [r7, #8]
 8006cb6:	1ad3      	subs	r3, r2, r3
 8006cb8:	425a      	negs	r2, r3
 8006cba:	4153      	adcs	r3, r2
 8006cbc:	b2db      	uxtb	r3, r3
 8006cbe:	001a      	movs	r2, r3
 8006cc0:	1dfb      	adds	r3, r7, #7
 8006cc2:	781b      	ldrb	r3, [r3, #0]
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d197      	bne.n	8006bf8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006cc8:	2300      	movs	r3, #0
}
 8006cca:	0018      	movs	r0, r3
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	b008      	add	sp, #32
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	46c0      	nop			@ (mov r8, r8)
 8006cd4:	20000000 	.word	0x20000000
 8006cd8:	ffffdfff 	.word	0xffffdfff

08006cdc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b08a      	sub	sp, #40	@ 0x28
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	60f8      	str	r0, [r7, #12]
 8006ce4:	60b9      	str	r1, [r7, #8]
 8006ce6:	607a      	str	r2, [r7, #4]
 8006ce8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006cea:	2317      	movs	r3, #23
 8006cec:	18fb      	adds	r3, r7, r3
 8006cee:	2200      	movs	r2, #0
 8006cf0:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006cf2:	f7fd f955 	bl	8003fa0 <HAL_GetTick>
 8006cf6:	0002      	movs	r2, r0
 8006cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cfa:	1a9b      	subs	r3, r3, r2
 8006cfc:	683a      	ldr	r2, [r7, #0]
 8006cfe:	18d3      	adds	r3, r2, r3
 8006d00:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006d02:	f7fd f94d 	bl	8003fa0 <HAL_GetTick>
 8006d06:	0003      	movs	r3, r0
 8006d08:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	330c      	adds	r3, #12
 8006d10:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006d12:	4b41      	ldr	r3, [pc, #260]	@ (8006e18 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8006d14:	681a      	ldr	r2, [r3, #0]
 8006d16:	0013      	movs	r3, r2
 8006d18:	009b      	lsls	r3, r3, #2
 8006d1a:	189b      	adds	r3, r3, r2
 8006d1c:	00da      	lsls	r2, r3, #3
 8006d1e:	1ad3      	subs	r3, r2, r3
 8006d20:	0d1b      	lsrs	r3, r3, #20
 8006d22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d24:	4353      	muls	r3, r2
 8006d26:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006d28:	e068      	b.n	8006dfc <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006d2a:	68ba      	ldr	r2, [r7, #8]
 8006d2c:	23c0      	movs	r3, #192	@ 0xc0
 8006d2e:	00db      	lsls	r3, r3, #3
 8006d30:	429a      	cmp	r2, r3
 8006d32:	d10a      	bne.n	8006d4a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d107      	bne.n	8006d4a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006d3a:	69fb      	ldr	r3, [r7, #28]
 8006d3c:	781b      	ldrb	r3, [r3, #0]
 8006d3e:	b2da      	uxtb	r2, r3
 8006d40:	2117      	movs	r1, #23
 8006d42:	187b      	adds	r3, r7, r1
 8006d44:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006d46:	187b      	adds	r3, r7, r1
 8006d48:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	3301      	adds	r3, #1
 8006d4e:	d055      	beq.n	8006dfc <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006d50:	f7fd f926 	bl	8003fa0 <HAL_GetTick>
 8006d54:	0002      	movs	r2, r0
 8006d56:	6a3b      	ldr	r3, [r7, #32]
 8006d58:	1ad3      	subs	r3, r2, r3
 8006d5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d5c:	429a      	cmp	r2, r3
 8006d5e:	d902      	bls.n	8006d66 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8006d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d142      	bne.n	8006dec <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	685a      	ldr	r2, [r3, #4]
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	21e0      	movs	r1, #224	@ 0xe0
 8006d72:	438a      	bics	r2, r1
 8006d74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	685a      	ldr	r2, [r3, #4]
 8006d7a:	2382      	movs	r3, #130	@ 0x82
 8006d7c:	005b      	lsls	r3, r3, #1
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	d113      	bne.n	8006daa <SPI_WaitFifoStateUntilTimeout+0xce>
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	689a      	ldr	r2, [r3, #8]
 8006d86:	2380      	movs	r3, #128	@ 0x80
 8006d88:	021b      	lsls	r3, r3, #8
 8006d8a:	429a      	cmp	r2, r3
 8006d8c:	d005      	beq.n	8006d9a <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	689a      	ldr	r2, [r3, #8]
 8006d92:	2380      	movs	r3, #128	@ 0x80
 8006d94:	00db      	lsls	r3, r3, #3
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d107      	bne.n	8006daa <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	681a      	ldr	r2, [r3, #0]
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	2140      	movs	r1, #64	@ 0x40
 8006da6:	438a      	bics	r2, r1
 8006da8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006dae:	2380      	movs	r3, #128	@ 0x80
 8006db0:	019b      	lsls	r3, r3, #6
 8006db2:	429a      	cmp	r2, r3
 8006db4:	d110      	bne.n	8006dd8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	681a      	ldr	r2, [r3, #0]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4916      	ldr	r1, [pc, #88]	@ (8006e1c <SPI_WaitFifoStateUntilTimeout+0x140>)
 8006dc2:	400a      	ands	r2, r1
 8006dc4:	601a      	str	r2, [r3, #0]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	2180      	movs	r1, #128	@ 0x80
 8006dd2:	0189      	lsls	r1, r1, #6
 8006dd4:	430a      	orrs	r2, r1
 8006dd6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	225d      	movs	r2, #93	@ 0x5d
 8006ddc:	2101      	movs	r1, #1
 8006dde:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	225c      	movs	r2, #92	@ 0x5c
 8006de4:	2100      	movs	r1, #0
 8006de6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006de8:	2303      	movs	r3, #3
 8006dea:	e010      	b.n	8006e0e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006dec:	69bb      	ldr	r3, [r7, #24]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d101      	bne.n	8006df6 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8006df2:	2300      	movs	r3, #0
 8006df4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006df6:	69bb      	ldr	r3, [r7, #24]
 8006df8:	3b01      	subs	r3, #1
 8006dfa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	68ba      	ldr	r2, [r7, #8]
 8006e04:	4013      	ands	r3, r2
 8006e06:	687a      	ldr	r2, [r7, #4]
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d18e      	bne.n	8006d2a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8006e0c:	2300      	movs	r3, #0
}
 8006e0e:	0018      	movs	r0, r3
 8006e10:	46bd      	mov	sp, r7
 8006e12:	b00a      	add	sp, #40	@ 0x28
 8006e14:	bd80      	pop	{r7, pc}
 8006e16:	46c0      	nop			@ (mov r8, r8)
 8006e18:	20000000 	.word	0x20000000
 8006e1c:	ffffdfff 	.word	0xffffdfff

08006e20 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b086      	sub	sp, #24
 8006e24:	af02      	add	r7, sp, #8
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	60b9      	str	r1, [r7, #8]
 8006e2a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006e2c:	68ba      	ldr	r2, [r7, #8]
 8006e2e:	23c0      	movs	r3, #192	@ 0xc0
 8006e30:	0159      	lsls	r1, r3, #5
 8006e32:	68f8      	ldr	r0, [r7, #12]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	9300      	str	r3, [sp, #0]
 8006e38:	0013      	movs	r3, r2
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	f7ff ff4e 	bl	8006cdc <SPI_WaitFifoStateUntilTimeout>
 8006e40:	1e03      	subs	r3, r0, #0
 8006e42:	d007      	beq.n	8006e54 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e48:	2220      	movs	r2, #32
 8006e4a:	431a      	orrs	r2, r3
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006e50:	2303      	movs	r3, #3
 8006e52:	e027      	b.n	8006ea4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006e54:	68ba      	ldr	r2, [r7, #8]
 8006e56:	68f8      	ldr	r0, [r7, #12]
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	9300      	str	r3, [sp, #0]
 8006e5c:	0013      	movs	r3, r2
 8006e5e:	2200      	movs	r2, #0
 8006e60:	2180      	movs	r1, #128	@ 0x80
 8006e62:	f7ff fead 	bl	8006bc0 <SPI_WaitFlagStateUntilTimeout>
 8006e66:	1e03      	subs	r3, r0, #0
 8006e68:	d007      	beq.n	8006e7a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e6e:	2220      	movs	r2, #32
 8006e70:	431a      	orrs	r2, r3
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006e76:	2303      	movs	r3, #3
 8006e78:	e014      	b.n	8006ea4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006e7a:	68ba      	ldr	r2, [r7, #8]
 8006e7c:	23c0      	movs	r3, #192	@ 0xc0
 8006e7e:	00d9      	lsls	r1, r3, #3
 8006e80:	68f8      	ldr	r0, [r7, #12]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	9300      	str	r3, [sp, #0]
 8006e86:	0013      	movs	r3, r2
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f7ff ff27 	bl	8006cdc <SPI_WaitFifoStateUntilTimeout>
 8006e8e:	1e03      	subs	r3, r0, #0
 8006e90:	d007      	beq.n	8006ea2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e96:	2220      	movs	r2, #32
 8006e98:	431a      	orrs	r2, r3
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006e9e:	2303      	movs	r3, #3
 8006ea0:	e000      	b.n	8006ea4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006ea2:	2300      	movs	r3, #0
}
 8006ea4:	0018      	movs	r0, r3
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	b004      	add	sp, #16
 8006eaa:	bd80      	pop	{r7, pc}

08006eac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b082      	sub	sp, #8
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d101      	bne.n	8006ebe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e04a      	b.n	8006f54 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	223d      	movs	r2, #61	@ 0x3d
 8006ec2:	5c9b      	ldrb	r3, [r3, r2]
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d107      	bne.n	8006eda <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	223c      	movs	r2, #60	@ 0x3c
 8006ece:	2100      	movs	r1, #0
 8006ed0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	0018      	movs	r0, r3
 8006ed6:	f7fc fee1 	bl	8003c9c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	223d      	movs	r2, #61	@ 0x3d
 8006ede:	2102      	movs	r1, #2
 8006ee0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681a      	ldr	r2, [r3, #0]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	3304      	adds	r3, #4
 8006eea:	0019      	movs	r1, r3
 8006eec:	0010      	movs	r0, r2
 8006eee:	f000 fa1f 	bl	8007330 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2248      	movs	r2, #72	@ 0x48
 8006ef6:	2101      	movs	r1, #1
 8006ef8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	223e      	movs	r2, #62	@ 0x3e
 8006efe:	2101      	movs	r1, #1
 8006f00:	5499      	strb	r1, [r3, r2]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	223f      	movs	r2, #63	@ 0x3f
 8006f06:	2101      	movs	r1, #1
 8006f08:	5499      	strb	r1, [r3, r2]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2240      	movs	r2, #64	@ 0x40
 8006f0e:	2101      	movs	r1, #1
 8006f10:	5499      	strb	r1, [r3, r2]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2241      	movs	r2, #65	@ 0x41
 8006f16:	2101      	movs	r1, #1
 8006f18:	5499      	strb	r1, [r3, r2]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2242      	movs	r2, #66	@ 0x42
 8006f1e:	2101      	movs	r1, #1
 8006f20:	5499      	strb	r1, [r3, r2]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2243      	movs	r2, #67	@ 0x43
 8006f26:	2101      	movs	r1, #1
 8006f28:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2244      	movs	r2, #68	@ 0x44
 8006f2e:	2101      	movs	r1, #1
 8006f30:	5499      	strb	r1, [r3, r2]
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2245      	movs	r2, #69	@ 0x45
 8006f36:	2101      	movs	r1, #1
 8006f38:	5499      	strb	r1, [r3, r2]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2246      	movs	r2, #70	@ 0x46
 8006f3e:	2101      	movs	r1, #1
 8006f40:	5499      	strb	r1, [r3, r2]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2247      	movs	r2, #71	@ 0x47
 8006f46:	2101      	movs	r1, #1
 8006f48:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	223d      	movs	r2, #61	@ 0x3d
 8006f4e:	2101      	movs	r1, #1
 8006f50:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006f52:	2300      	movs	r3, #0
}
 8006f54:	0018      	movs	r0, r3
 8006f56:	46bd      	mov	sp, r7
 8006f58:	b002      	add	sp, #8
 8006f5a:	bd80      	pop	{r7, pc}

08006f5c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b084      	sub	sp, #16
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
 8006f64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d108      	bne.n	8006f7e <HAL_TIM_PWM_Start+0x22>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	223e      	movs	r2, #62	@ 0x3e
 8006f70:	5c9b      	ldrb	r3, [r3, r2]
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	3b01      	subs	r3, #1
 8006f76:	1e5a      	subs	r2, r3, #1
 8006f78:	4193      	sbcs	r3, r2
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	e037      	b.n	8006fee <HAL_TIM_PWM_Start+0x92>
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	2b04      	cmp	r3, #4
 8006f82:	d108      	bne.n	8006f96 <HAL_TIM_PWM_Start+0x3a>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	223f      	movs	r2, #63	@ 0x3f
 8006f88:	5c9b      	ldrb	r3, [r3, r2]
 8006f8a:	b2db      	uxtb	r3, r3
 8006f8c:	3b01      	subs	r3, #1
 8006f8e:	1e5a      	subs	r2, r3, #1
 8006f90:	4193      	sbcs	r3, r2
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	e02b      	b.n	8006fee <HAL_TIM_PWM_Start+0x92>
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	2b08      	cmp	r3, #8
 8006f9a:	d108      	bne.n	8006fae <HAL_TIM_PWM_Start+0x52>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2240      	movs	r2, #64	@ 0x40
 8006fa0:	5c9b      	ldrb	r3, [r3, r2]
 8006fa2:	b2db      	uxtb	r3, r3
 8006fa4:	3b01      	subs	r3, #1
 8006fa6:	1e5a      	subs	r2, r3, #1
 8006fa8:	4193      	sbcs	r3, r2
 8006faa:	b2db      	uxtb	r3, r3
 8006fac:	e01f      	b.n	8006fee <HAL_TIM_PWM_Start+0x92>
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	2b0c      	cmp	r3, #12
 8006fb2:	d108      	bne.n	8006fc6 <HAL_TIM_PWM_Start+0x6a>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2241      	movs	r2, #65	@ 0x41
 8006fb8:	5c9b      	ldrb	r3, [r3, r2]
 8006fba:	b2db      	uxtb	r3, r3
 8006fbc:	3b01      	subs	r3, #1
 8006fbe:	1e5a      	subs	r2, r3, #1
 8006fc0:	4193      	sbcs	r3, r2
 8006fc2:	b2db      	uxtb	r3, r3
 8006fc4:	e013      	b.n	8006fee <HAL_TIM_PWM_Start+0x92>
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	2b10      	cmp	r3, #16
 8006fca:	d108      	bne.n	8006fde <HAL_TIM_PWM_Start+0x82>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2242      	movs	r2, #66	@ 0x42
 8006fd0:	5c9b      	ldrb	r3, [r3, r2]
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	3b01      	subs	r3, #1
 8006fd6:	1e5a      	subs	r2, r3, #1
 8006fd8:	4193      	sbcs	r3, r2
 8006fda:	b2db      	uxtb	r3, r3
 8006fdc:	e007      	b.n	8006fee <HAL_TIM_PWM_Start+0x92>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2243      	movs	r2, #67	@ 0x43
 8006fe2:	5c9b      	ldrb	r3, [r3, r2]
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	3b01      	subs	r3, #1
 8006fe8:	1e5a      	subs	r2, r3, #1
 8006fea:	4193      	sbcs	r3, r2
 8006fec:	b2db      	uxtb	r3, r3
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d001      	beq.n	8006ff6 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	e08b      	b.n	800710e <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d104      	bne.n	8007006 <HAL_TIM_PWM_Start+0xaa>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	223e      	movs	r2, #62	@ 0x3e
 8007000:	2102      	movs	r1, #2
 8007002:	5499      	strb	r1, [r3, r2]
 8007004:	e023      	b.n	800704e <HAL_TIM_PWM_Start+0xf2>
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	2b04      	cmp	r3, #4
 800700a:	d104      	bne.n	8007016 <HAL_TIM_PWM_Start+0xba>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	223f      	movs	r2, #63	@ 0x3f
 8007010:	2102      	movs	r1, #2
 8007012:	5499      	strb	r1, [r3, r2]
 8007014:	e01b      	b.n	800704e <HAL_TIM_PWM_Start+0xf2>
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	2b08      	cmp	r3, #8
 800701a:	d104      	bne.n	8007026 <HAL_TIM_PWM_Start+0xca>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2240      	movs	r2, #64	@ 0x40
 8007020:	2102      	movs	r1, #2
 8007022:	5499      	strb	r1, [r3, r2]
 8007024:	e013      	b.n	800704e <HAL_TIM_PWM_Start+0xf2>
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	2b0c      	cmp	r3, #12
 800702a:	d104      	bne.n	8007036 <HAL_TIM_PWM_Start+0xda>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2241      	movs	r2, #65	@ 0x41
 8007030:	2102      	movs	r1, #2
 8007032:	5499      	strb	r1, [r3, r2]
 8007034:	e00b      	b.n	800704e <HAL_TIM_PWM_Start+0xf2>
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	2b10      	cmp	r3, #16
 800703a:	d104      	bne.n	8007046 <HAL_TIM_PWM_Start+0xea>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2242      	movs	r2, #66	@ 0x42
 8007040:	2102      	movs	r1, #2
 8007042:	5499      	strb	r1, [r3, r2]
 8007044:	e003      	b.n	800704e <HAL_TIM_PWM_Start+0xf2>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2243      	movs	r2, #67	@ 0x43
 800704a:	2102      	movs	r1, #2
 800704c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	6839      	ldr	r1, [r7, #0]
 8007054:	2201      	movs	r2, #1
 8007056:	0018      	movs	r0, r3
 8007058:	f000 fcbc 	bl	80079d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4a2d      	ldr	r2, [pc, #180]	@ (8007118 <HAL_TIM_PWM_Start+0x1bc>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d00e      	beq.n	8007084 <HAL_TIM_PWM_Start+0x128>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a2c      	ldr	r2, [pc, #176]	@ (800711c <HAL_TIM_PWM_Start+0x1c0>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d009      	beq.n	8007084 <HAL_TIM_PWM_Start+0x128>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a2a      	ldr	r2, [pc, #168]	@ (8007120 <HAL_TIM_PWM_Start+0x1c4>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d004      	beq.n	8007084 <HAL_TIM_PWM_Start+0x128>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a29      	ldr	r2, [pc, #164]	@ (8007124 <HAL_TIM_PWM_Start+0x1c8>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d101      	bne.n	8007088 <HAL_TIM_PWM_Start+0x12c>
 8007084:	2301      	movs	r3, #1
 8007086:	e000      	b.n	800708a <HAL_TIM_PWM_Start+0x12e>
 8007088:	2300      	movs	r3, #0
 800708a:	2b00      	cmp	r3, #0
 800708c:	d008      	beq.n	80070a0 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	2180      	movs	r1, #128	@ 0x80
 800709a:	0209      	lsls	r1, r1, #8
 800709c:	430a      	orrs	r2, r1
 800709e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	4a1c      	ldr	r2, [pc, #112]	@ (8007118 <HAL_TIM_PWM_Start+0x1bc>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d00f      	beq.n	80070ca <HAL_TIM_PWM_Start+0x16e>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681a      	ldr	r2, [r3, #0]
 80070ae:	2380      	movs	r3, #128	@ 0x80
 80070b0:	05db      	lsls	r3, r3, #23
 80070b2:	429a      	cmp	r2, r3
 80070b4:	d009      	beq.n	80070ca <HAL_TIM_PWM_Start+0x16e>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4a1b      	ldr	r2, [pc, #108]	@ (8007128 <HAL_TIM_PWM_Start+0x1cc>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d004      	beq.n	80070ca <HAL_TIM_PWM_Start+0x16e>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a15      	ldr	r2, [pc, #84]	@ (800711c <HAL_TIM_PWM_Start+0x1c0>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d116      	bne.n	80070f8 <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	4a16      	ldr	r2, [pc, #88]	@ (800712c <HAL_TIM_PWM_Start+0x1d0>)
 80070d2:	4013      	ands	r3, r2
 80070d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2b06      	cmp	r3, #6
 80070da:	d016      	beq.n	800710a <HAL_TIM_PWM_Start+0x1ae>
 80070dc:	68fa      	ldr	r2, [r7, #12]
 80070de:	2380      	movs	r3, #128	@ 0x80
 80070e0:	025b      	lsls	r3, r3, #9
 80070e2:	429a      	cmp	r2, r3
 80070e4:	d011      	beq.n	800710a <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	2101      	movs	r1, #1
 80070f2:	430a      	orrs	r2, r1
 80070f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070f6:	e008      	b.n	800710a <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	681a      	ldr	r2, [r3, #0]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	2101      	movs	r1, #1
 8007104:	430a      	orrs	r2, r1
 8007106:	601a      	str	r2, [r3, #0]
 8007108:	e000      	b.n	800710c <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800710a:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800710c:	2300      	movs	r3, #0
}
 800710e:	0018      	movs	r0, r3
 8007110:	46bd      	mov	sp, r7
 8007112:	b004      	add	sp, #16
 8007114:	bd80      	pop	{r7, pc}
 8007116:	46c0      	nop			@ (mov r8, r8)
 8007118:	40012c00 	.word	0x40012c00
 800711c:	40014000 	.word	0x40014000
 8007120:	40014400 	.word	0x40014400
 8007124:	40014800 	.word	0x40014800
 8007128:	40000400 	.word	0x40000400
 800712c:	00010007 	.word	0x00010007

08007130 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b086      	sub	sp, #24
 8007134:	af00      	add	r7, sp, #0
 8007136:	60f8      	str	r0, [r7, #12]
 8007138:	60b9      	str	r1, [r7, #8]
 800713a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800713c:	2317      	movs	r3, #23
 800713e:	18fb      	adds	r3, r7, r3
 8007140:	2200      	movs	r2, #0
 8007142:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	223c      	movs	r2, #60	@ 0x3c
 8007148:	5c9b      	ldrb	r3, [r3, r2]
 800714a:	2b01      	cmp	r3, #1
 800714c:	d101      	bne.n	8007152 <HAL_TIM_PWM_ConfigChannel+0x22>
 800714e:	2302      	movs	r3, #2
 8007150:	e0e5      	b.n	800731e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	223c      	movs	r2, #60	@ 0x3c
 8007156:	2101      	movs	r1, #1
 8007158:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2b14      	cmp	r3, #20
 800715e:	d900      	bls.n	8007162 <HAL_TIM_PWM_ConfigChannel+0x32>
 8007160:	e0d1      	b.n	8007306 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	009a      	lsls	r2, r3, #2
 8007166:	4b70      	ldr	r3, [pc, #448]	@ (8007328 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8007168:	18d3      	adds	r3, r2, r3
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	68ba      	ldr	r2, [r7, #8]
 8007174:	0011      	movs	r1, r2
 8007176:	0018      	movs	r0, r3
 8007178:	f000 f968 	bl	800744c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	699a      	ldr	r2, [r3, #24]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	2108      	movs	r1, #8
 8007188:	430a      	orrs	r2, r1
 800718a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	699a      	ldr	r2, [r3, #24]
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	2104      	movs	r1, #4
 8007198:	438a      	bics	r2, r1
 800719a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	6999      	ldr	r1, [r3, #24]
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	691a      	ldr	r2, [r3, #16]
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	430a      	orrs	r2, r1
 80071ac:	619a      	str	r2, [r3, #24]
      break;
 80071ae:	e0af      	b.n	8007310 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	68ba      	ldr	r2, [r7, #8]
 80071b6:	0011      	movs	r1, r2
 80071b8:	0018      	movs	r0, r3
 80071ba:	f000 f9d1 	bl	8007560 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	699a      	ldr	r2, [r3, #24]
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	2180      	movs	r1, #128	@ 0x80
 80071ca:	0109      	lsls	r1, r1, #4
 80071cc:	430a      	orrs	r2, r1
 80071ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	699a      	ldr	r2, [r3, #24]
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4954      	ldr	r1, [pc, #336]	@ (800732c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80071dc:	400a      	ands	r2, r1
 80071de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	6999      	ldr	r1, [r3, #24]
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	691b      	ldr	r3, [r3, #16]
 80071ea:	021a      	lsls	r2, r3, #8
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	430a      	orrs	r2, r1
 80071f2:	619a      	str	r2, [r3, #24]
      break;
 80071f4:	e08c      	b.n	8007310 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	68ba      	ldr	r2, [r7, #8]
 80071fc:	0011      	movs	r1, r2
 80071fe:	0018      	movs	r0, r3
 8007200:	f000 fa32 	bl	8007668 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	69da      	ldr	r2, [r3, #28]
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	2108      	movs	r1, #8
 8007210:	430a      	orrs	r2, r1
 8007212:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	69da      	ldr	r2, [r3, #28]
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	2104      	movs	r1, #4
 8007220:	438a      	bics	r2, r1
 8007222:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	69d9      	ldr	r1, [r3, #28]
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	691a      	ldr	r2, [r3, #16]
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	430a      	orrs	r2, r1
 8007234:	61da      	str	r2, [r3, #28]
      break;
 8007236:	e06b      	b.n	8007310 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	68ba      	ldr	r2, [r7, #8]
 800723e:	0011      	movs	r1, r2
 8007240:	0018      	movs	r0, r3
 8007242:	f000 fa99 	bl	8007778 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	69da      	ldr	r2, [r3, #28]
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	2180      	movs	r1, #128	@ 0x80
 8007252:	0109      	lsls	r1, r1, #4
 8007254:	430a      	orrs	r2, r1
 8007256:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	69da      	ldr	r2, [r3, #28]
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4932      	ldr	r1, [pc, #200]	@ (800732c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8007264:	400a      	ands	r2, r1
 8007266:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	69d9      	ldr	r1, [r3, #28]
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	691b      	ldr	r3, [r3, #16]
 8007272:	021a      	lsls	r2, r3, #8
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	430a      	orrs	r2, r1
 800727a:	61da      	str	r2, [r3, #28]
      break;
 800727c:	e048      	b.n	8007310 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	68ba      	ldr	r2, [r7, #8]
 8007284:	0011      	movs	r1, r2
 8007286:	0018      	movs	r0, r3
 8007288:	f000 fae0 	bl	800784c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	2108      	movs	r1, #8
 8007298:	430a      	orrs	r2, r1
 800729a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	2104      	movs	r1, #4
 80072a8:	438a      	bics	r2, r1
 80072aa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	691a      	ldr	r2, [r3, #16]
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	430a      	orrs	r2, r1
 80072bc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80072be:	e027      	b.n	8007310 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	68ba      	ldr	r2, [r7, #8]
 80072c6:	0011      	movs	r1, r2
 80072c8:	0018      	movs	r0, r3
 80072ca:	f000 fb1f 	bl	800790c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	2180      	movs	r1, #128	@ 0x80
 80072da:	0109      	lsls	r1, r1, #4
 80072dc:	430a      	orrs	r2, r1
 80072de:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4910      	ldr	r1, [pc, #64]	@ (800732c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80072ec:	400a      	ands	r2, r1
 80072ee:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	691b      	ldr	r3, [r3, #16]
 80072fa:	021a      	lsls	r2, r3, #8
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	430a      	orrs	r2, r1
 8007302:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007304:	e004      	b.n	8007310 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8007306:	2317      	movs	r3, #23
 8007308:	18fb      	adds	r3, r7, r3
 800730a:	2201      	movs	r2, #1
 800730c:	701a      	strb	r2, [r3, #0]
      break;
 800730e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	223c      	movs	r2, #60	@ 0x3c
 8007314:	2100      	movs	r1, #0
 8007316:	5499      	strb	r1, [r3, r2]

  return status;
 8007318:	2317      	movs	r3, #23
 800731a:	18fb      	adds	r3, r7, r3
 800731c:	781b      	ldrb	r3, [r3, #0]
}
 800731e:	0018      	movs	r0, r3
 8007320:	46bd      	mov	sp, r7
 8007322:	b006      	add	sp, #24
 8007324:	bd80      	pop	{r7, pc}
 8007326:	46c0      	nop			@ (mov r8, r8)
 8007328:	08008a3c 	.word	0x08008a3c
 800732c:	fffffbff 	.word	0xfffffbff

08007330 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b084      	sub	sp, #16
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
 8007338:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	4a3b      	ldr	r2, [pc, #236]	@ (8007430 <TIM_Base_SetConfig+0x100>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d008      	beq.n	800735a <TIM_Base_SetConfig+0x2a>
 8007348:	687a      	ldr	r2, [r7, #4]
 800734a:	2380      	movs	r3, #128	@ 0x80
 800734c:	05db      	lsls	r3, r3, #23
 800734e:	429a      	cmp	r2, r3
 8007350:	d003      	beq.n	800735a <TIM_Base_SetConfig+0x2a>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	4a37      	ldr	r2, [pc, #220]	@ (8007434 <TIM_Base_SetConfig+0x104>)
 8007356:	4293      	cmp	r3, r2
 8007358:	d108      	bne.n	800736c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2270      	movs	r2, #112	@ 0x70
 800735e:	4393      	bics	r3, r2
 8007360:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	685b      	ldr	r3, [r3, #4]
 8007366:	68fa      	ldr	r2, [r7, #12]
 8007368:	4313      	orrs	r3, r2
 800736a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	4a30      	ldr	r2, [pc, #192]	@ (8007430 <TIM_Base_SetConfig+0x100>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d018      	beq.n	80073a6 <TIM_Base_SetConfig+0x76>
 8007374:	687a      	ldr	r2, [r7, #4]
 8007376:	2380      	movs	r3, #128	@ 0x80
 8007378:	05db      	lsls	r3, r3, #23
 800737a:	429a      	cmp	r2, r3
 800737c:	d013      	beq.n	80073a6 <TIM_Base_SetConfig+0x76>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	4a2c      	ldr	r2, [pc, #176]	@ (8007434 <TIM_Base_SetConfig+0x104>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d00f      	beq.n	80073a6 <TIM_Base_SetConfig+0x76>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	4a2b      	ldr	r2, [pc, #172]	@ (8007438 <TIM_Base_SetConfig+0x108>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d00b      	beq.n	80073a6 <TIM_Base_SetConfig+0x76>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	4a2a      	ldr	r2, [pc, #168]	@ (800743c <TIM_Base_SetConfig+0x10c>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d007      	beq.n	80073a6 <TIM_Base_SetConfig+0x76>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	4a29      	ldr	r2, [pc, #164]	@ (8007440 <TIM_Base_SetConfig+0x110>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d003      	beq.n	80073a6 <TIM_Base_SetConfig+0x76>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	4a28      	ldr	r2, [pc, #160]	@ (8007444 <TIM_Base_SetConfig+0x114>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d108      	bne.n	80073b8 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	4a27      	ldr	r2, [pc, #156]	@ (8007448 <TIM_Base_SetConfig+0x118>)
 80073aa:	4013      	ands	r3, r2
 80073ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	68db      	ldr	r3, [r3, #12]
 80073b2:	68fa      	ldr	r2, [r7, #12]
 80073b4:	4313      	orrs	r3, r2
 80073b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	2280      	movs	r2, #128	@ 0x80
 80073bc:	4393      	bics	r3, r2
 80073be:	001a      	movs	r2, r3
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	695b      	ldr	r3, [r3, #20]
 80073c4:	4313      	orrs	r3, r2
 80073c6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	68fa      	ldr	r2, [r7, #12]
 80073cc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	689a      	ldr	r2, [r3, #8]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	681a      	ldr	r2, [r3, #0]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	4a13      	ldr	r2, [pc, #76]	@ (8007430 <TIM_Base_SetConfig+0x100>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d00b      	beq.n	80073fe <TIM_Base_SetConfig+0xce>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	4a14      	ldr	r2, [pc, #80]	@ (800743c <TIM_Base_SetConfig+0x10c>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d007      	beq.n	80073fe <TIM_Base_SetConfig+0xce>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	4a13      	ldr	r2, [pc, #76]	@ (8007440 <TIM_Base_SetConfig+0x110>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d003      	beq.n	80073fe <TIM_Base_SetConfig+0xce>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	4a12      	ldr	r2, [pc, #72]	@ (8007444 <TIM_Base_SetConfig+0x114>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d103      	bne.n	8007406 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	691a      	ldr	r2, [r3, #16]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2201      	movs	r2, #1
 800740a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	691b      	ldr	r3, [r3, #16]
 8007410:	2201      	movs	r2, #1
 8007412:	4013      	ands	r3, r2
 8007414:	2b01      	cmp	r3, #1
 8007416:	d106      	bne.n	8007426 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	691b      	ldr	r3, [r3, #16]
 800741c:	2201      	movs	r2, #1
 800741e:	4393      	bics	r3, r2
 8007420:	001a      	movs	r2, r3
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	611a      	str	r2, [r3, #16]
  }
}
 8007426:	46c0      	nop			@ (mov r8, r8)
 8007428:	46bd      	mov	sp, r7
 800742a:	b004      	add	sp, #16
 800742c:	bd80      	pop	{r7, pc}
 800742e:	46c0      	nop			@ (mov r8, r8)
 8007430:	40012c00 	.word	0x40012c00
 8007434:	40000400 	.word	0x40000400
 8007438:	40002000 	.word	0x40002000
 800743c:	40014000 	.word	0x40014000
 8007440:	40014400 	.word	0x40014400
 8007444:	40014800 	.word	0x40014800
 8007448:	fffffcff 	.word	0xfffffcff

0800744c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b086      	sub	sp, #24
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
 8007454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6a1b      	ldr	r3, [r3, #32]
 800745a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6a1b      	ldr	r3, [r3, #32]
 8007460:	2201      	movs	r2, #1
 8007462:	4393      	bics	r3, r2
 8007464:	001a      	movs	r2, r3
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	699b      	ldr	r3, [r3, #24]
 8007474:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	4a32      	ldr	r2, [pc, #200]	@ (8007544 <TIM_OC1_SetConfig+0xf8>)
 800747a:	4013      	ands	r3, r2
 800747c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2203      	movs	r2, #3
 8007482:	4393      	bics	r3, r2
 8007484:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	68fa      	ldr	r2, [r7, #12]
 800748c:	4313      	orrs	r3, r2
 800748e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007490:	697b      	ldr	r3, [r7, #20]
 8007492:	2202      	movs	r2, #2
 8007494:	4393      	bics	r3, r2
 8007496:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	689b      	ldr	r3, [r3, #8]
 800749c:	697a      	ldr	r2, [r7, #20]
 800749e:	4313      	orrs	r3, r2
 80074a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	4a28      	ldr	r2, [pc, #160]	@ (8007548 <TIM_OC1_SetConfig+0xfc>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d00b      	beq.n	80074c2 <TIM_OC1_SetConfig+0x76>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	4a27      	ldr	r2, [pc, #156]	@ (800754c <TIM_OC1_SetConfig+0x100>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d007      	beq.n	80074c2 <TIM_OC1_SetConfig+0x76>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	4a26      	ldr	r2, [pc, #152]	@ (8007550 <TIM_OC1_SetConfig+0x104>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d003      	beq.n	80074c2 <TIM_OC1_SetConfig+0x76>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	4a25      	ldr	r2, [pc, #148]	@ (8007554 <TIM_OC1_SetConfig+0x108>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d10c      	bne.n	80074dc <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	2208      	movs	r2, #8
 80074c6:	4393      	bics	r3, r2
 80074c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	68db      	ldr	r3, [r3, #12]
 80074ce:	697a      	ldr	r2, [r7, #20]
 80074d0:	4313      	orrs	r3, r2
 80074d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	2204      	movs	r2, #4
 80074d8:	4393      	bics	r3, r2
 80074da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	4a1a      	ldr	r2, [pc, #104]	@ (8007548 <TIM_OC1_SetConfig+0xfc>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d00b      	beq.n	80074fc <TIM_OC1_SetConfig+0xb0>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	4a19      	ldr	r2, [pc, #100]	@ (800754c <TIM_OC1_SetConfig+0x100>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d007      	beq.n	80074fc <TIM_OC1_SetConfig+0xb0>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	4a18      	ldr	r2, [pc, #96]	@ (8007550 <TIM_OC1_SetConfig+0x104>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d003      	beq.n	80074fc <TIM_OC1_SetConfig+0xb0>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	4a17      	ldr	r2, [pc, #92]	@ (8007554 <TIM_OC1_SetConfig+0x108>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d111      	bne.n	8007520 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	4a16      	ldr	r2, [pc, #88]	@ (8007558 <TIM_OC1_SetConfig+0x10c>)
 8007500:	4013      	ands	r3, r2
 8007502:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	4a15      	ldr	r2, [pc, #84]	@ (800755c <TIM_OC1_SetConfig+0x110>)
 8007508:	4013      	ands	r3, r2
 800750a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	695b      	ldr	r3, [r3, #20]
 8007510:	693a      	ldr	r2, [r7, #16]
 8007512:	4313      	orrs	r3, r2
 8007514:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	699b      	ldr	r3, [r3, #24]
 800751a:	693a      	ldr	r2, [r7, #16]
 800751c:	4313      	orrs	r3, r2
 800751e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	693a      	ldr	r2, [r7, #16]
 8007524:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	68fa      	ldr	r2, [r7, #12]
 800752a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	685a      	ldr	r2, [r3, #4]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	697a      	ldr	r2, [r7, #20]
 8007538:	621a      	str	r2, [r3, #32]
}
 800753a:	46c0      	nop			@ (mov r8, r8)
 800753c:	46bd      	mov	sp, r7
 800753e:	b006      	add	sp, #24
 8007540:	bd80      	pop	{r7, pc}
 8007542:	46c0      	nop			@ (mov r8, r8)
 8007544:	fffeff8f 	.word	0xfffeff8f
 8007548:	40012c00 	.word	0x40012c00
 800754c:	40014000 	.word	0x40014000
 8007550:	40014400 	.word	0x40014400
 8007554:	40014800 	.word	0x40014800
 8007558:	fffffeff 	.word	0xfffffeff
 800755c:	fffffdff 	.word	0xfffffdff

08007560 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b086      	sub	sp, #24
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
 8007568:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6a1b      	ldr	r3, [r3, #32]
 800756e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6a1b      	ldr	r3, [r3, #32]
 8007574:	2210      	movs	r2, #16
 8007576:	4393      	bics	r3, r2
 8007578:	001a      	movs	r2, r3
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	699b      	ldr	r3, [r3, #24]
 8007588:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	4a2e      	ldr	r2, [pc, #184]	@ (8007648 <TIM_OC2_SetConfig+0xe8>)
 800758e:	4013      	ands	r3, r2
 8007590:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	4a2d      	ldr	r2, [pc, #180]	@ (800764c <TIM_OC2_SetConfig+0xec>)
 8007596:	4013      	ands	r3, r2
 8007598:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	021b      	lsls	r3, r3, #8
 80075a0:	68fa      	ldr	r2, [r7, #12]
 80075a2:	4313      	orrs	r3, r2
 80075a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	2220      	movs	r2, #32
 80075aa:	4393      	bics	r3, r2
 80075ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	011b      	lsls	r3, r3, #4
 80075b4:	697a      	ldr	r2, [r7, #20]
 80075b6:	4313      	orrs	r3, r2
 80075b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	4a24      	ldr	r2, [pc, #144]	@ (8007650 <TIM_OC2_SetConfig+0xf0>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d10d      	bne.n	80075de <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80075c2:	697b      	ldr	r3, [r7, #20]
 80075c4:	2280      	movs	r2, #128	@ 0x80
 80075c6:	4393      	bics	r3, r2
 80075c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	68db      	ldr	r3, [r3, #12]
 80075ce:	011b      	lsls	r3, r3, #4
 80075d0:	697a      	ldr	r2, [r7, #20]
 80075d2:	4313      	orrs	r3, r2
 80075d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	2240      	movs	r2, #64	@ 0x40
 80075da:	4393      	bics	r3, r2
 80075dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	4a1b      	ldr	r2, [pc, #108]	@ (8007650 <TIM_OC2_SetConfig+0xf0>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d00b      	beq.n	80075fe <TIM_OC2_SetConfig+0x9e>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	4a1a      	ldr	r2, [pc, #104]	@ (8007654 <TIM_OC2_SetConfig+0xf4>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d007      	beq.n	80075fe <TIM_OC2_SetConfig+0x9e>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	4a19      	ldr	r2, [pc, #100]	@ (8007658 <TIM_OC2_SetConfig+0xf8>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d003      	beq.n	80075fe <TIM_OC2_SetConfig+0x9e>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	4a18      	ldr	r2, [pc, #96]	@ (800765c <TIM_OC2_SetConfig+0xfc>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d113      	bne.n	8007626 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80075fe:	693b      	ldr	r3, [r7, #16]
 8007600:	4a17      	ldr	r2, [pc, #92]	@ (8007660 <TIM_OC2_SetConfig+0x100>)
 8007602:	4013      	ands	r3, r2
 8007604:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007606:	693b      	ldr	r3, [r7, #16]
 8007608:	4a16      	ldr	r2, [pc, #88]	@ (8007664 <TIM_OC2_SetConfig+0x104>)
 800760a:	4013      	ands	r3, r2
 800760c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	695b      	ldr	r3, [r3, #20]
 8007612:	009b      	lsls	r3, r3, #2
 8007614:	693a      	ldr	r2, [r7, #16]
 8007616:	4313      	orrs	r3, r2
 8007618:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	699b      	ldr	r3, [r3, #24]
 800761e:	009b      	lsls	r3, r3, #2
 8007620:	693a      	ldr	r2, [r7, #16]
 8007622:	4313      	orrs	r3, r2
 8007624:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	693a      	ldr	r2, [r7, #16]
 800762a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	685a      	ldr	r2, [r3, #4]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	697a      	ldr	r2, [r7, #20]
 800763e:	621a      	str	r2, [r3, #32]
}
 8007640:	46c0      	nop			@ (mov r8, r8)
 8007642:	46bd      	mov	sp, r7
 8007644:	b006      	add	sp, #24
 8007646:	bd80      	pop	{r7, pc}
 8007648:	feff8fff 	.word	0xfeff8fff
 800764c:	fffffcff 	.word	0xfffffcff
 8007650:	40012c00 	.word	0x40012c00
 8007654:	40014000 	.word	0x40014000
 8007658:	40014400 	.word	0x40014400
 800765c:	40014800 	.word	0x40014800
 8007660:	fffffbff 	.word	0xfffffbff
 8007664:	fffff7ff 	.word	0xfffff7ff

08007668 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b086      	sub	sp, #24
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
 8007670:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6a1b      	ldr	r3, [r3, #32]
 8007676:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6a1b      	ldr	r3, [r3, #32]
 800767c:	4a33      	ldr	r2, [pc, #204]	@ (800774c <TIM_OC3_SetConfig+0xe4>)
 800767e:	401a      	ands	r2, r3
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	69db      	ldr	r3, [r3, #28]
 800768e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	4a2f      	ldr	r2, [pc, #188]	@ (8007750 <TIM_OC3_SetConfig+0xe8>)
 8007694:	4013      	ands	r3, r2
 8007696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2203      	movs	r2, #3
 800769c:	4393      	bics	r3, r2
 800769e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	68fa      	ldr	r2, [r7, #12]
 80076a6:	4313      	orrs	r3, r2
 80076a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	4a29      	ldr	r2, [pc, #164]	@ (8007754 <TIM_OC3_SetConfig+0xec>)
 80076ae:	4013      	ands	r3, r2
 80076b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	689b      	ldr	r3, [r3, #8]
 80076b6:	021b      	lsls	r3, r3, #8
 80076b8:	697a      	ldr	r2, [r7, #20]
 80076ba:	4313      	orrs	r3, r2
 80076bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	4a25      	ldr	r2, [pc, #148]	@ (8007758 <TIM_OC3_SetConfig+0xf0>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d10d      	bne.n	80076e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	4a24      	ldr	r2, [pc, #144]	@ (800775c <TIM_OC3_SetConfig+0xf4>)
 80076ca:	4013      	ands	r3, r2
 80076cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	68db      	ldr	r3, [r3, #12]
 80076d2:	021b      	lsls	r3, r3, #8
 80076d4:	697a      	ldr	r2, [r7, #20]
 80076d6:	4313      	orrs	r3, r2
 80076d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80076da:	697b      	ldr	r3, [r7, #20]
 80076dc:	4a20      	ldr	r2, [pc, #128]	@ (8007760 <TIM_OC3_SetConfig+0xf8>)
 80076de:	4013      	ands	r3, r2
 80076e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4a1c      	ldr	r2, [pc, #112]	@ (8007758 <TIM_OC3_SetConfig+0xf0>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d00b      	beq.n	8007702 <TIM_OC3_SetConfig+0x9a>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4a1d      	ldr	r2, [pc, #116]	@ (8007764 <TIM_OC3_SetConfig+0xfc>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d007      	beq.n	8007702 <TIM_OC3_SetConfig+0x9a>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a1c      	ldr	r2, [pc, #112]	@ (8007768 <TIM_OC3_SetConfig+0x100>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d003      	beq.n	8007702 <TIM_OC3_SetConfig+0x9a>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a1b      	ldr	r2, [pc, #108]	@ (800776c <TIM_OC3_SetConfig+0x104>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d113      	bne.n	800772a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007702:	693b      	ldr	r3, [r7, #16]
 8007704:	4a1a      	ldr	r2, [pc, #104]	@ (8007770 <TIM_OC3_SetConfig+0x108>)
 8007706:	4013      	ands	r3, r2
 8007708:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	4a19      	ldr	r2, [pc, #100]	@ (8007774 <TIM_OC3_SetConfig+0x10c>)
 800770e:	4013      	ands	r3, r2
 8007710:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	695b      	ldr	r3, [r3, #20]
 8007716:	011b      	lsls	r3, r3, #4
 8007718:	693a      	ldr	r2, [r7, #16]
 800771a:	4313      	orrs	r3, r2
 800771c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	699b      	ldr	r3, [r3, #24]
 8007722:	011b      	lsls	r3, r3, #4
 8007724:	693a      	ldr	r2, [r7, #16]
 8007726:	4313      	orrs	r3, r2
 8007728:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	693a      	ldr	r2, [r7, #16]
 800772e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	68fa      	ldr	r2, [r7, #12]
 8007734:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	685a      	ldr	r2, [r3, #4]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	697a      	ldr	r2, [r7, #20]
 8007742:	621a      	str	r2, [r3, #32]
}
 8007744:	46c0      	nop			@ (mov r8, r8)
 8007746:	46bd      	mov	sp, r7
 8007748:	b006      	add	sp, #24
 800774a:	bd80      	pop	{r7, pc}
 800774c:	fffffeff 	.word	0xfffffeff
 8007750:	fffeff8f 	.word	0xfffeff8f
 8007754:	fffffdff 	.word	0xfffffdff
 8007758:	40012c00 	.word	0x40012c00
 800775c:	fffff7ff 	.word	0xfffff7ff
 8007760:	fffffbff 	.word	0xfffffbff
 8007764:	40014000 	.word	0x40014000
 8007768:	40014400 	.word	0x40014400
 800776c:	40014800 	.word	0x40014800
 8007770:	ffffefff 	.word	0xffffefff
 8007774:	ffffdfff 	.word	0xffffdfff

08007778 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b086      	sub	sp, #24
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
 8007780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6a1b      	ldr	r3, [r3, #32]
 8007786:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6a1b      	ldr	r3, [r3, #32]
 800778c:	4a26      	ldr	r2, [pc, #152]	@ (8007828 <TIM_OC4_SetConfig+0xb0>)
 800778e:	401a      	ands	r2, r3
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	685b      	ldr	r3, [r3, #4]
 8007798:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	69db      	ldr	r3, [r3, #28]
 800779e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	4a22      	ldr	r2, [pc, #136]	@ (800782c <TIM_OC4_SetConfig+0xb4>)
 80077a4:	4013      	ands	r3, r2
 80077a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	4a21      	ldr	r2, [pc, #132]	@ (8007830 <TIM_OC4_SetConfig+0xb8>)
 80077ac:	4013      	ands	r3, r2
 80077ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	021b      	lsls	r3, r3, #8
 80077b6:	68fa      	ldr	r2, [r7, #12]
 80077b8:	4313      	orrs	r3, r2
 80077ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	4a1d      	ldr	r2, [pc, #116]	@ (8007834 <TIM_OC4_SetConfig+0xbc>)
 80077c0:	4013      	ands	r3, r2
 80077c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	689b      	ldr	r3, [r3, #8]
 80077c8:	031b      	lsls	r3, r3, #12
 80077ca:	693a      	ldr	r2, [r7, #16]
 80077cc:	4313      	orrs	r3, r2
 80077ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	4a19      	ldr	r2, [pc, #100]	@ (8007838 <TIM_OC4_SetConfig+0xc0>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d00b      	beq.n	80077f0 <TIM_OC4_SetConfig+0x78>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	4a18      	ldr	r2, [pc, #96]	@ (800783c <TIM_OC4_SetConfig+0xc4>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d007      	beq.n	80077f0 <TIM_OC4_SetConfig+0x78>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	4a17      	ldr	r2, [pc, #92]	@ (8007840 <TIM_OC4_SetConfig+0xc8>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d003      	beq.n	80077f0 <TIM_OC4_SetConfig+0x78>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	4a16      	ldr	r2, [pc, #88]	@ (8007844 <TIM_OC4_SetConfig+0xcc>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d109      	bne.n	8007804 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	4a15      	ldr	r2, [pc, #84]	@ (8007848 <TIM_OC4_SetConfig+0xd0>)
 80077f4:	4013      	ands	r3, r2
 80077f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	695b      	ldr	r3, [r3, #20]
 80077fc:	019b      	lsls	r3, r3, #6
 80077fe:	697a      	ldr	r2, [r7, #20]
 8007800:	4313      	orrs	r3, r2
 8007802:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	697a      	ldr	r2, [r7, #20]
 8007808:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	68fa      	ldr	r2, [r7, #12]
 800780e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	685a      	ldr	r2, [r3, #4]
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	693a      	ldr	r2, [r7, #16]
 800781c:	621a      	str	r2, [r3, #32]
}
 800781e:	46c0      	nop			@ (mov r8, r8)
 8007820:	46bd      	mov	sp, r7
 8007822:	b006      	add	sp, #24
 8007824:	bd80      	pop	{r7, pc}
 8007826:	46c0      	nop			@ (mov r8, r8)
 8007828:	ffffefff 	.word	0xffffefff
 800782c:	feff8fff 	.word	0xfeff8fff
 8007830:	fffffcff 	.word	0xfffffcff
 8007834:	ffffdfff 	.word	0xffffdfff
 8007838:	40012c00 	.word	0x40012c00
 800783c:	40014000 	.word	0x40014000
 8007840:	40014400 	.word	0x40014400
 8007844:	40014800 	.word	0x40014800
 8007848:	ffffbfff 	.word	0xffffbfff

0800784c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b086      	sub	sp, #24
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
 8007854:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6a1b      	ldr	r3, [r3, #32]
 800785a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6a1b      	ldr	r3, [r3, #32]
 8007860:	4a23      	ldr	r2, [pc, #140]	@ (80078f0 <TIM_OC5_SetConfig+0xa4>)
 8007862:	401a      	ands	r2, r3
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	4a1f      	ldr	r2, [pc, #124]	@ (80078f4 <TIM_OC5_SetConfig+0xa8>)
 8007878:	4013      	ands	r3, r2
 800787a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	68fa      	ldr	r2, [r7, #12]
 8007882:	4313      	orrs	r3, r2
 8007884:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	4a1b      	ldr	r2, [pc, #108]	@ (80078f8 <TIM_OC5_SetConfig+0xac>)
 800788a:	4013      	ands	r3, r2
 800788c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	689b      	ldr	r3, [r3, #8]
 8007892:	041b      	lsls	r3, r3, #16
 8007894:	693a      	ldr	r2, [r7, #16]
 8007896:	4313      	orrs	r3, r2
 8007898:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	4a17      	ldr	r2, [pc, #92]	@ (80078fc <TIM_OC5_SetConfig+0xb0>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d00b      	beq.n	80078ba <TIM_OC5_SetConfig+0x6e>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	4a16      	ldr	r2, [pc, #88]	@ (8007900 <TIM_OC5_SetConfig+0xb4>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d007      	beq.n	80078ba <TIM_OC5_SetConfig+0x6e>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	4a15      	ldr	r2, [pc, #84]	@ (8007904 <TIM_OC5_SetConfig+0xb8>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d003      	beq.n	80078ba <TIM_OC5_SetConfig+0x6e>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	4a14      	ldr	r2, [pc, #80]	@ (8007908 <TIM_OC5_SetConfig+0xbc>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d109      	bne.n	80078ce <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	4a0c      	ldr	r2, [pc, #48]	@ (80078f0 <TIM_OC5_SetConfig+0xa4>)
 80078be:	4013      	ands	r3, r2
 80078c0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	695b      	ldr	r3, [r3, #20]
 80078c6:	021b      	lsls	r3, r3, #8
 80078c8:	697a      	ldr	r2, [r7, #20]
 80078ca:	4313      	orrs	r3, r2
 80078cc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	697a      	ldr	r2, [r7, #20]
 80078d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	68fa      	ldr	r2, [r7, #12]
 80078d8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	685a      	ldr	r2, [r3, #4]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	693a      	ldr	r2, [r7, #16]
 80078e6:	621a      	str	r2, [r3, #32]
}
 80078e8:	46c0      	nop			@ (mov r8, r8)
 80078ea:	46bd      	mov	sp, r7
 80078ec:	b006      	add	sp, #24
 80078ee:	bd80      	pop	{r7, pc}
 80078f0:	fffeffff 	.word	0xfffeffff
 80078f4:	fffeff8f 	.word	0xfffeff8f
 80078f8:	fffdffff 	.word	0xfffdffff
 80078fc:	40012c00 	.word	0x40012c00
 8007900:	40014000 	.word	0x40014000
 8007904:	40014400 	.word	0x40014400
 8007908:	40014800 	.word	0x40014800

0800790c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b086      	sub	sp, #24
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6a1b      	ldr	r3, [r3, #32]
 800791a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6a1b      	ldr	r3, [r3, #32]
 8007920:	4a24      	ldr	r2, [pc, #144]	@ (80079b4 <TIM_OC6_SetConfig+0xa8>)
 8007922:	401a      	ands	r2, r3
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	4a20      	ldr	r2, [pc, #128]	@ (80079b8 <TIM_OC6_SetConfig+0xac>)
 8007938:	4013      	ands	r3, r2
 800793a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	021b      	lsls	r3, r3, #8
 8007942:	68fa      	ldr	r2, [r7, #12]
 8007944:	4313      	orrs	r3, r2
 8007946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	4a1c      	ldr	r2, [pc, #112]	@ (80079bc <TIM_OC6_SetConfig+0xb0>)
 800794c:	4013      	ands	r3, r2
 800794e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	689b      	ldr	r3, [r3, #8]
 8007954:	051b      	lsls	r3, r3, #20
 8007956:	693a      	ldr	r2, [r7, #16]
 8007958:	4313      	orrs	r3, r2
 800795a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4a18      	ldr	r2, [pc, #96]	@ (80079c0 <TIM_OC6_SetConfig+0xb4>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d00b      	beq.n	800797c <TIM_OC6_SetConfig+0x70>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	4a17      	ldr	r2, [pc, #92]	@ (80079c4 <TIM_OC6_SetConfig+0xb8>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d007      	beq.n	800797c <TIM_OC6_SetConfig+0x70>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	4a16      	ldr	r2, [pc, #88]	@ (80079c8 <TIM_OC6_SetConfig+0xbc>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d003      	beq.n	800797c <TIM_OC6_SetConfig+0x70>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	4a15      	ldr	r2, [pc, #84]	@ (80079cc <TIM_OC6_SetConfig+0xc0>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d109      	bne.n	8007990 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	4a14      	ldr	r2, [pc, #80]	@ (80079d0 <TIM_OC6_SetConfig+0xc4>)
 8007980:	4013      	ands	r3, r2
 8007982:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	695b      	ldr	r3, [r3, #20]
 8007988:	029b      	lsls	r3, r3, #10
 800798a:	697a      	ldr	r2, [r7, #20]
 800798c:	4313      	orrs	r3, r2
 800798e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	697a      	ldr	r2, [r7, #20]
 8007994:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	68fa      	ldr	r2, [r7, #12]
 800799a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	685a      	ldr	r2, [r3, #4]
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	693a      	ldr	r2, [r7, #16]
 80079a8:	621a      	str	r2, [r3, #32]
}
 80079aa:	46c0      	nop			@ (mov r8, r8)
 80079ac:	46bd      	mov	sp, r7
 80079ae:	b006      	add	sp, #24
 80079b0:	bd80      	pop	{r7, pc}
 80079b2:	46c0      	nop			@ (mov r8, r8)
 80079b4:	ffefffff 	.word	0xffefffff
 80079b8:	feff8fff 	.word	0xfeff8fff
 80079bc:	ffdfffff 	.word	0xffdfffff
 80079c0:	40012c00 	.word	0x40012c00
 80079c4:	40014000 	.word	0x40014000
 80079c8:	40014400 	.word	0x40014400
 80079cc:	40014800 	.word	0x40014800
 80079d0:	fffbffff 	.word	0xfffbffff

080079d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b086      	sub	sp, #24
 80079d8:	af00      	add	r7, sp, #0
 80079da:	60f8      	str	r0, [r7, #12]
 80079dc:	60b9      	str	r1, [r7, #8]
 80079de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	221f      	movs	r2, #31
 80079e4:	4013      	ands	r3, r2
 80079e6:	2201      	movs	r2, #1
 80079e8:	409a      	lsls	r2, r3
 80079ea:	0013      	movs	r3, r2
 80079ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	6a1b      	ldr	r3, [r3, #32]
 80079f2:	697a      	ldr	r2, [r7, #20]
 80079f4:	43d2      	mvns	r2, r2
 80079f6:	401a      	ands	r2, r3
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	6a1a      	ldr	r2, [r3, #32]
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	211f      	movs	r1, #31
 8007a04:	400b      	ands	r3, r1
 8007a06:	6879      	ldr	r1, [r7, #4]
 8007a08:	4099      	lsls	r1, r3
 8007a0a:	000b      	movs	r3, r1
 8007a0c:	431a      	orrs	r2, r3
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	621a      	str	r2, [r3, #32]
}
 8007a12:	46c0      	nop			@ (mov r8, r8)
 8007a14:	46bd      	mov	sp, r7
 8007a16:	b006      	add	sp, #24
 8007a18:	bd80      	pop	{r7, pc}
	...

08007a1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b084      	sub	sp, #16
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	223c      	movs	r2, #60	@ 0x3c
 8007a2a:	5c9b      	ldrb	r3, [r3, r2]
 8007a2c:	2b01      	cmp	r3, #1
 8007a2e:	d101      	bne.n	8007a34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a30:	2302      	movs	r3, #2
 8007a32:	e055      	b.n	8007ae0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	223c      	movs	r2, #60	@ 0x3c
 8007a38:	2101      	movs	r1, #1
 8007a3a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	223d      	movs	r2, #61	@ 0x3d
 8007a40:	2102      	movs	r1, #2
 8007a42:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	689b      	ldr	r3, [r3, #8]
 8007a52:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4a23      	ldr	r2, [pc, #140]	@ (8007ae8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d108      	bne.n	8007a70 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	4a22      	ldr	r2, [pc, #136]	@ (8007aec <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007a62:	4013      	ands	r3, r2
 8007a64:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	68fa      	ldr	r2, [r7, #12]
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2270      	movs	r2, #112	@ 0x70
 8007a74:	4393      	bics	r3, r2
 8007a76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	68fa      	ldr	r2, [r7, #12]
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	68fa      	ldr	r2, [r7, #12]
 8007a88:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	4a16      	ldr	r2, [pc, #88]	@ (8007ae8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d00f      	beq.n	8007ab4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681a      	ldr	r2, [r3, #0]
 8007a98:	2380      	movs	r3, #128	@ 0x80
 8007a9a:	05db      	lsls	r3, r3, #23
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d009      	beq.n	8007ab4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	4a12      	ldr	r2, [pc, #72]	@ (8007af0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d004      	beq.n	8007ab4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4a11      	ldr	r2, [pc, #68]	@ (8007af4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d10c      	bne.n	8007ace <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	2280      	movs	r2, #128	@ 0x80
 8007ab8:	4393      	bics	r3, r2
 8007aba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	68ba      	ldr	r2, [r7, #8]
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	68ba      	ldr	r2, [r7, #8]
 8007acc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	223d      	movs	r2, #61	@ 0x3d
 8007ad2:	2101      	movs	r1, #1
 8007ad4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	223c      	movs	r2, #60	@ 0x3c
 8007ada:	2100      	movs	r1, #0
 8007adc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007ade:	2300      	movs	r3, #0
}
 8007ae0:	0018      	movs	r0, r3
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	b004      	add	sp, #16
 8007ae6:	bd80      	pop	{r7, pc}
 8007ae8:	40012c00 	.word	0x40012c00
 8007aec:	ff0fffff 	.word	0xff0fffff
 8007af0:	40000400 	.word	0x40000400
 8007af4:	40014000 	.word	0x40014000

08007af8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b082      	sub	sp, #8
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d101      	bne.n	8007b0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	e046      	b.n	8007b98 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2288      	movs	r2, #136	@ 0x88
 8007b0e:	589b      	ldr	r3, [r3, r2]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d107      	bne.n	8007b24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2284      	movs	r2, #132	@ 0x84
 8007b18:	2100      	movs	r1, #0
 8007b1a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	0018      	movs	r0, r3
 8007b20:	f7fc f918 	bl	8003d54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2288      	movs	r2, #136	@ 0x88
 8007b28:	2124      	movs	r1, #36	@ 0x24
 8007b2a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	681a      	ldr	r2, [r3, #0]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	2101      	movs	r1, #1
 8007b38:	438a      	bics	r2, r1
 8007b3a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d003      	beq.n	8007b4c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	0018      	movs	r0, r3
 8007b48:	f000 faea 	bl	8008120 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	0018      	movs	r0, r3
 8007b50:	f000 f828 	bl	8007ba4 <UART_SetConfig>
 8007b54:	0003      	movs	r3, r0
 8007b56:	2b01      	cmp	r3, #1
 8007b58:	d101      	bne.n	8007b5e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	e01c      	b.n	8007b98 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	685a      	ldr	r2, [r3, #4]
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	490d      	ldr	r1, [pc, #52]	@ (8007ba0 <HAL_UART_Init+0xa8>)
 8007b6a:	400a      	ands	r2, r1
 8007b6c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	689a      	ldr	r2, [r3, #8]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	212a      	movs	r1, #42	@ 0x2a
 8007b7a:	438a      	bics	r2, r1
 8007b7c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	681a      	ldr	r2, [r3, #0]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	2101      	movs	r1, #1
 8007b8a:	430a      	orrs	r2, r1
 8007b8c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	0018      	movs	r0, r3
 8007b92:	f000 fb79 	bl	8008288 <UART_CheckIdleState>
 8007b96:	0003      	movs	r3, r0
}
 8007b98:	0018      	movs	r0, r3
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	b002      	add	sp, #8
 8007b9e:	bd80      	pop	{r7, pc}
 8007ba0:	ffffb7ff 	.word	0xffffb7ff

08007ba4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007ba4:	b5b0      	push	{r4, r5, r7, lr}
 8007ba6:	b090      	sub	sp, #64	@ 0x40
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007bac:	231a      	movs	r3, #26
 8007bae:	2220      	movs	r2, #32
 8007bb0:	189b      	adds	r3, r3, r2
 8007bb2:	19db      	adds	r3, r3, r7
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bba:	689a      	ldr	r2, [r3, #8]
 8007bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bbe:	691b      	ldr	r3, [r3, #16]
 8007bc0:	431a      	orrs	r2, r3
 8007bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bc4:	695b      	ldr	r3, [r3, #20]
 8007bc6:	431a      	orrs	r2, r3
 8007bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bca:	69db      	ldr	r3, [r3, #28]
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4aaf      	ldr	r2, [pc, #700]	@ (8007e94 <UART_SetConfig+0x2f0>)
 8007bd8:	4013      	ands	r3, r2
 8007bda:	0019      	movs	r1, r3
 8007bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bde:	681a      	ldr	r2, [r3, #0]
 8007be0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007be2:	430b      	orrs	r3, r1
 8007be4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	685b      	ldr	r3, [r3, #4]
 8007bec:	4aaa      	ldr	r2, [pc, #680]	@ (8007e98 <UART_SetConfig+0x2f4>)
 8007bee:	4013      	ands	r3, r2
 8007bf0:	0018      	movs	r0, r3
 8007bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf4:	68d9      	ldr	r1, [r3, #12]
 8007bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf8:	681a      	ldr	r2, [r3, #0]
 8007bfa:	0003      	movs	r3, r0
 8007bfc:	430b      	orrs	r3, r1
 8007bfe:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c02:	699b      	ldr	r3, [r3, #24]
 8007c04:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4aa4      	ldr	r2, [pc, #656]	@ (8007e9c <UART_SetConfig+0x2f8>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d004      	beq.n	8007c1a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c12:	6a1b      	ldr	r3, [r3, #32]
 8007c14:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007c16:	4313      	orrs	r3, r2
 8007c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	689b      	ldr	r3, [r3, #8]
 8007c20:	4a9f      	ldr	r2, [pc, #636]	@ (8007ea0 <UART_SetConfig+0x2fc>)
 8007c22:	4013      	ands	r3, r2
 8007c24:	0019      	movs	r1, r3
 8007c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c2c:	430b      	orrs	r3, r1
 8007c2e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c36:	220f      	movs	r2, #15
 8007c38:	4393      	bics	r3, r2
 8007c3a:	0018      	movs	r0, r3
 8007c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c3e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	0003      	movs	r3, r0
 8007c46:	430b      	orrs	r3, r1
 8007c48:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a95      	ldr	r2, [pc, #596]	@ (8007ea4 <UART_SetConfig+0x300>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d131      	bne.n	8007cb8 <UART_SetConfig+0x114>
 8007c54:	4b94      	ldr	r3, [pc, #592]	@ (8007ea8 <UART_SetConfig+0x304>)
 8007c56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c58:	2203      	movs	r2, #3
 8007c5a:	4013      	ands	r3, r2
 8007c5c:	2b03      	cmp	r3, #3
 8007c5e:	d01d      	beq.n	8007c9c <UART_SetConfig+0xf8>
 8007c60:	d823      	bhi.n	8007caa <UART_SetConfig+0x106>
 8007c62:	2b02      	cmp	r3, #2
 8007c64:	d00c      	beq.n	8007c80 <UART_SetConfig+0xdc>
 8007c66:	d820      	bhi.n	8007caa <UART_SetConfig+0x106>
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d002      	beq.n	8007c72 <UART_SetConfig+0xce>
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	d00e      	beq.n	8007c8e <UART_SetConfig+0xea>
 8007c70:	e01b      	b.n	8007caa <UART_SetConfig+0x106>
 8007c72:	231b      	movs	r3, #27
 8007c74:	2220      	movs	r2, #32
 8007c76:	189b      	adds	r3, r3, r2
 8007c78:	19db      	adds	r3, r3, r7
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	701a      	strb	r2, [r3, #0]
 8007c7e:	e0b4      	b.n	8007dea <UART_SetConfig+0x246>
 8007c80:	231b      	movs	r3, #27
 8007c82:	2220      	movs	r2, #32
 8007c84:	189b      	adds	r3, r3, r2
 8007c86:	19db      	adds	r3, r3, r7
 8007c88:	2202      	movs	r2, #2
 8007c8a:	701a      	strb	r2, [r3, #0]
 8007c8c:	e0ad      	b.n	8007dea <UART_SetConfig+0x246>
 8007c8e:	231b      	movs	r3, #27
 8007c90:	2220      	movs	r2, #32
 8007c92:	189b      	adds	r3, r3, r2
 8007c94:	19db      	adds	r3, r3, r7
 8007c96:	2204      	movs	r2, #4
 8007c98:	701a      	strb	r2, [r3, #0]
 8007c9a:	e0a6      	b.n	8007dea <UART_SetConfig+0x246>
 8007c9c:	231b      	movs	r3, #27
 8007c9e:	2220      	movs	r2, #32
 8007ca0:	189b      	adds	r3, r3, r2
 8007ca2:	19db      	adds	r3, r3, r7
 8007ca4:	2208      	movs	r2, #8
 8007ca6:	701a      	strb	r2, [r3, #0]
 8007ca8:	e09f      	b.n	8007dea <UART_SetConfig+0x246>
 8007caa:	231b      	movs	r3, #27
 8007cac:	2220      	movs	r2, #32
 8007cae:	189b      	adds	r3, r3, r2
 8007cb0:	19db      	adds	r3, r3, r7
 8007cb2:	2210      	movs	r2, #16
 8007cb4:	701a      	strb	r2, [r3, #0]
 8007cb6:	e098      	b.n	8007dea <UART_SetConfig+0x246>
 8007cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a7b      	ldr	r2, [pc, #492]	@ (8007eac <UART_SetConfig+0x308>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d131      	bne.n	8007d26 <UART_SetConfig+0x182>
 8007cc2:	4b79      	ldr	r3, [pc, #484]	@ (8007ea8 <UART_SetConfig+0x304>)
 8007cc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cc6:	220c      	movs	r2, #12
 8007cc8:	4013      	ands	r3, r2
 8007cca:	2b0c      	cmp	r3, #12
 8007ccc:	d01d      	beq.n	8007d0a <UART_SetConfig+0x166>
 8007cce:	d823      	bhi.n	8007d18 <UART_SetConfig+0x174>
 8007cd0:	2b08      	cmp	r3, #8
 8007cd2:	d00c      	beq.n	8007cee <UART_SetConfig+0x14a>
 8007cd4:	d820      	bhi.n	8007d18 <UART_SetConfig+0x174>
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d002      	beq.n	8007ce0 <UART_SetConfig+0x13c>
 8007cda:	2b04      	cmp	r3, #4
 8007cdc:	d00e      	beq.n	8007cfc <UART_SetConfig+0x158>
 8007cde:	e01b      	b.n	8007d18 <UART_SetConfig+0x174>
 8007ce0:	231b      	movs	r3, #27
 8007ce2:	2220      	movs	r2, #32
 8007ce4:	189b      	adds	r3, r3, r2
 8007ce6:	19db      	adds	r3, r3, r7
 8007ce8:	2200      	movs	r2, #0
 8007cea:	701a      	strb	r2, [r3, #0]
 8007cec:	e07d      	b.n	8007dea <UART_SetConfig+0x246>
 8007cee:	231b      	movs	r3, #27
 8007cf0:	2220      	movs	r2, #32
 8007cf2:	189b      	adds	r3, r3, r2
 8007cf4:	19db      	adds	r3, r3, r7
 8007cf6:	2202      	movs	r2, #2
 8007cf8:	701a      	strb	r2, [r3, #0]
 8007cfa:	e076      	b.n	8007dea <UART_SetConfig+0x246>
 8007cfc:	231b      	movs	r3, #27
 8007cfe:	2220      	movs	r2, #32
 8007d00:	189b      	adds	r3, r3, r2
 8007d02:	19db      	adds	r3, r3, r7
 8007d04:	2204      	movs	r2, #4
 8007d06:	701a      	strb	r2, [r3, #0]
 8007d08:	e06f      	b.n	8007dea <UART_SetConfig+0x246>
 8007d0a:	231b      	movs	r3, #27
 8007d0c:	2220      	movs	r2, #32
 8007d0e:	189b      	adds	r3, r3, r2
 8007d10:	19db      	adds	r3, r3, r7
 8007d12:	2208      	movs	r2, #8
 8007d14:	701a      	strb	r2, [r3, #0]
 8007d16:	e068      	b.n	8007dea <UART_SetConfig+0x246>
 8007d18:	231b      	movs	r3, #27
 8007d1a:	2220      	movs	r2, #32
 8007d1c:	189b      	adds	r3, r3, r2
 8007d1e:	19db      	adds	r3, r3, r7
 8007d20:	2210      	movs	r2, #16
 8007d22:	701a      	strb	r2, [r3, #0]
 8007d24:	e061      	b.n	8007dea <UART_SetConfig+0x246>
 8007d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a61      	ldr	r2, [pc, #388]	@ (8007eb0 <UART_SetConfig+0x30c>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d106      	bne.n	8007d3e <UART_SetConfig+0x19a>
 8007d30:	231b      	movs	r3, #27
 8007d32:	2220      	movs	r2, #32
 8007d34:	189b      	adds	r3, r3, r2
 8007d36:	19db      	adds	r3, r3, r7
 8007d38:	2200      	movs	r2, #0
 8007d3a:	701a      	strb	r2, [r3, #0]
 8007d3c:	e055      	b.n	8007dea <UART_SetConfig+0x246>
 8007d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a5c      	ldr	r2, [pc, #368]	@ (8007eb4 <UART_SetConfig+0x310>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d106      	bne.n	8007d56 <UART_SetConfig+0x1b2>
 8007d48:	231b      	movs	r3, #27
 8007d4a:	2220      	movs	r2, #32
 8007d4c:	189b      	adds	r3, r3, r2
 8007d4e:	19db      	adds	r3, r3, r7
 8007d50:	2200      	movs	r2, #0
 8007d52:	701a      	strb	r2, [r3, #0]
 8007d54:	e049      	b.n	8007dea <UART_SetConfig+0x246>
 8007d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a50      	ldr	r2, [pc, #320]	@ (8007e9c <UART_SetConfig+0x2f8>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d13e      	bne.n	8007dde <UART_SetConfig+0x23a>
 8007d60:	4b51      	ldr	r3, [pc, #324]	@ (8007ea8 <UART_SetConfig+0x304>)
 8007d62:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007d64:	23c0      	movs	r3, #192	@ 0xc0
 8007d66:	011b      	lsls	r3, r3, #4
 8007d68:	4013      	ands	r3, r2
 8007d6a:	22c0      	movs	r2, #192	@ 0xc0
 8007d6c:	0112      	lsls	r2, r2, #4
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d027      	beq.n	8007dc2 <UART_SetConfig+0x21e>
 8007d72:	22c0      	movs	r2, #192	@ 0xc0
 8007d74:	0112      	lsls	r2, r2, #4
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d82a      	bhi.n	8007dd0 <UART_SetConfig+0x22c>
 8007d7a:	2280      	movs	r2, #128	@ 0x80
 8007d7c:	0112      	lsls	r2, r2, #4
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d011      	beq.n	8007da6 <UART_SetConfig+0x202>
 8007d82:	2280      	movs	r2, #128	@ 0x80
 8007d84:	0112      	lsls	r2, r2, #4
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d822      	bhi.n	8007dd0 <UART_SetConfig+0x22c>
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d004      	beq.n	8007d98 <UART_SetConfig+0x1f4>
 8007d8e:	2280      	movs	r2, #128	@ 0x80
 8007d90:	00d2      	lsls	r2, r2, #3
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d00e      	beq.n	8007db4 <UART_SetConfig+0x210>
 8007d96:	e01b      	b.n	8007dd0 <UART_SetConfig+0x22c>
 8007d98:	231b      	movs	r3, #27
 8007d9a:	2220      	movs	r2, #32
 8007d9c:	189b      	adds	r3, r3, r2
 8007d9e:	19db      	adds	r3, r3, r7
 8007da0:	2200      	movs	r2, #0
 8007da2:	701a      	strb	r2, [r3, #0]
 8007da4:	e021      	b.n	8007dea <UART_SetConfig+0x246>
 8007da6:	231b      	movs	r3, #27
 8007da8:	2220      	movs	r2, #32
 8007daa:	189b      	adds	r3, r3, r2
 8007dac:	19db      	adds	r3, r3, r7
 8007dae:	2202      	movs	r2, #2
 8007db0:	701a      	strb	r2, [r3, #0]
 8007db2:	e01a      	b.n	8007dea <UART_SetConfig+0x246>
 8007db4:	231b      	movs	r3, #27
 8007db6:	2220      	movs	r2, #32
 8007db8:	189b      	adds	r3, r3, r2
 8007dba:	19db      	adds	r3, r3, r7
 8007dbc:	2204      	movs	r2, #4
 8007dbe:	701a      	strb	r2, [r3, #0]
 8007dc0:	e013      	b.n	8007dea <UART_SetConfig+0x246>
 8007dc2:	231b      	movs	r3, #27
 8007dc4:	2220      	movs	r2, #32
 8007dc6:	189b      	adds	r3, r3, r2
 8007dc8:	19db      	adds	r3, r3, r7
 8007dca:	2208      	movs	r2, #8
 8007dcc:	701a      	strb	r2, [r3, #0]
 8007dce:	e00c      	b.n	8007dea <UART_SetConfig+0x246>
 8007dd0:	231b      	movs	r3, #27
 8007dd2:	2220      	movs	r2, #32
 8007dd4:	189b      	adds	r3, r3, r2
 8007dd6:	19db      	adds	r3, r3, r7
 8007dd8:	2210      	movs	r2, #16
 8007dda:	701a      	strb	r2, [r3, #0]
 8007ddc:	e005      	b.n	8007dea <UART_SetConfig+0x246>
 8007dde:	231b      	movs	r3, #27
 8007de0:	2220      	movs	r2, #32
 8007de2:	189b      	adds	r3, r3, r2
 8007de4:	19db      	adds	r3, r3, r7
 8007de6:	2210      	movs	r2, #16
 8007de8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a2b      	ldr	r2, [pc, #172]	@ (8007e9c <UART_SetConfig+0x2f8>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d000      	beq.n	8007df6 <UART_SetConfig+0x252>
 8007df4:	e0a9      	b.n	8007f4a <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007df6:	231b      	movs	r3, #27
 8007df8:	2220      	movs	r2, #32
 8007dfa:	189b      	adds	r3, r3, r2
 8007dfc:	19db      	adds	r3, r3, r7
 8007dfe:	781b      	ldrb	r3, [r3, #0]
 8007e00:	2b08      	cmp	r3, #8
 8007e02:	d015      	beq.n	8007e30 <UART_SetConfig+0x28c>
 8007e04:	dc18      	bgt.n	8007e38 <UART_SetConfig+0x294>
 8007e06:	2b04      	cmp	r3, #4
 8007e08:	d00d      	beq.n	8007e26 <UART_SetConfig+0x282>
 8007e0a:	dc15      	bgt.n	8007e38 <UART_SetConfig+0x294>
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d002      	beq.n	8007e16 <UART_SetConfig+0x272>
 8007e10:	2b02      	cmp	r3, #2
 8007e12:	d005      	beq.n	8007e20 <UART_SetConfig+0x27c>
 8007e14:	e010      	b.n	8007e38 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e16:	f7fe f90b 	bl	8006030 <HAL_RCC_GetPCLK1Freq>
 8007e1a:	0003      	movs	r3, r0
 8007e1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e1e:	e014      	b.n	8007e4a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e20:	4b25      	ldr	r3, [pc, #148]	@ (8007eb8 <UART_SetConfig+0x314>)
 8007e22:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e24:	e011      	b.n	8007e4a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e26:	f7fe f877 	bl	8005f18 <HAL_RCC_GetSysClockFreq>
 8007e2a:	0003      	movs	r3, r0
 8007e2c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e2e:	e00c      	b.n	8007e4a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e30:	2380      	movs	r3, #128	@ 0x80
 8007e32:	021b      	lsls	r3, r3, #8
 8007e34:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e36:	e008      	b.n	8007e4a <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8007e3c:	231a      	movs	r3, #26
 8007e3e:	2220      	movs	r2, #32
 8007e40:	189b      	adds	r3, r3, r2
 8007e42:	19db      	adds	r3, r3, r7
 8007e44:	2201      	movs	r2, #1
 8007e46:	701a      	strb	r2, [r3, #0]
        break;
 8007e48:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007e4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d100      	bne.n	8007e52 <UART_SetConfig+0x2ae>
 8007e50:	e14b      	b.n	80080ea <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007e56:	4b19      	ldr	r3, [pc, #100]	@ (8007ebc <UART_SetConfig+0x318>)
 8007e58:	0052      	lsls	r2, r2, #1
 8007e5a:	5ad3      	ldrh	r3, [r2, r3]
 8007e5c:	0019      	movs	r1, r3
 8007e5e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007e60:	f7f8 f950 	bl	8000104 <__udivsi3>
 8007e64:	0003      	movs	r3, r0
 8007e66:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e6a:	685a      	ldr	r2, [r3, #4]
 8007e6c:	0013      	movs	r3, r2
 8007e6e:	005b      	lsls	r3, r3, #1
 8007e70:	189b      	adds	r3, r3, r2
 8007e72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e74:	429a      	cmp	r2, r3
 8007e76:	d305      	bcc.n	8007e84 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e7a:	685b      	ldr	r3, [r3, #4]
 8007e7c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007e7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e80:	429a      	cmp	r2, r3
 8007e82:	d91d      	bls.n	8007ec0 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8007e84:	231a      	movs	r3, #26
 8007e86:	2220      	movs	r2, #32
 8007e88:	189b      	adds	r3, r3, r2
 8007e8a:	19db      	adds	r3, r3, r7
 8007e8c:	2201      	movs	r2, #1
 8007e8e:	701a      	strb	r2, [r3, #0]
 8007e90:	e12b      	b.n	80080ea <UART_SetConfig+0x546>
 8007e92:	46c0      	nop			@ (mov r8, r8)
 8007e94:	cfff69f3 	.word	0xcfff69f3
 8007e98:	ffffcfff 	.word	0xffffcfff
 8007e9c:	40008000 	.word	0x40008000
 8007ea0:	11fff4ff 	.word	0x11fff4ff
 8007ea4:	40013800 	.word	0x40013800
 8007ea8:	40021000 	.word	0x40021000
 8007eac:	40004400 	.word	0x40004400
 8007eb0:	40004800 	.word	0x40004800
 8007eb4:	40004c00 	.word	0x40004c00
 8007eb8:	00f42400 	.word	0x00f42400
 8007ebc:	08008a90 	.word	0x08008a90
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ec2:	61bb      	str	r3, [r7, #24]
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	61fb      	str	r3, [r7, #28]
 8007ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007ecc:	4b92      	ldr	r3, [pc, #584]	@ (8008118 <UART_SetConfig+0x574>)
 8007ece:	0052      	lsls	r2, r2, #1
 8007ed0:	5ad3      	ldrh	r3, [r2, r3]
 8007ed2:	613b      	str	r3, [r7, #16]
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	617b      	str	r3, [r7, #20]
 8007ed8:	693a      	ldr	r2, [r7, #16]
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	69b8      	ldr	r0, [r7, #24]
 8007ede:	69f9      	ldr	r1, [r7, #28]
 8007ee0:	f7f8 fac0 	bl	8000464 <__aeabi_uldivmod>
 8007ee4:	0002      	movs	r2, r0
 8007ee6:	000b      	movs	r3, r1
 8007ee8:	0e11      	lsrs	r1, r2, #24
 8007eea:	021d      	lsls	r5, r3, #8
 8007eec:	430d      	orrs	r5, r1
 8007eee:	0214      	lsls	r4, r2, #8
 8007ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	085b      	lsrs	r3, r3, #1
 8007ef6:	60bb      	str	r3, [r7, #8]
 8007ef8:	2300      	movs	r3, #0
 8007efa:	60fb      	str	r3, [r7, #12]
 8007efc:	68b8      	ldr	r0, [r7, #8]
 8007efe:	68f9      	ldr	r1, [r7, #12]
 8007f00:	1900      	adds	r0, r0, r4
 8007f02:	4169      	adcs	r1, r5
 8007f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	603b      	str	r3, [r7, #0]
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	607b      	str	r3, [r7, #4]
 8007f0e:	683a      	ldr	r2, [r7, #0]
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	f7f8 faa7 	bl	8000464 <__aeabi_uldivmod>
 8007f16:	0002      	movs	r2, r0
 8007f18:	000b      	movs	r3, r1
 8007f1a:	0013      	movs	r3, r2
 8007f1c:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007f1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f20:	23c0      	movs	r3, #192	@ 0xc0
 8007f22:	009b      	lsls	r3, r3, #2
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d309      	bcc.n	8007f3c <UART_SetConfig+0x398>
 8007f28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f2a:	2380      	movs	r3, #128	@ 0x80
 8007f2c:	035b      	lsls	r3, r3, #13
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	d204      	bcs.n	8007f3c <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8007f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f38:	60da      	str	r2, [r3, #12]
 8007f3a:	e0d6      	b.n	80080ea <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8007f3c:	231a      	movs	r3, #26
 8007f3e:	2220      	movs	r2, #32
 8007f40:	189b      	adds	r3, r3, r2
 8007f42:	19db      	adds	r3, r3, r7
 8007f44:	2201      	movs	r2, #1
 8007f46:	701a      	strb	r2, [r3, #0]
 8007f48:	e0cf      	b.n	80080ea <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f4c:	69da      	ldr	r2, [r3, #28]
 8007f4e:	2380      	movs	r3, #128	@ 0x80
 8007f50:	021b      	lsls	r3, r3, #8
 8007f52:	429a      	cmp	r2, r3
 8007f54:	d000      	beq.n	8007f58 <UART_SetConfig+0x3b4>
 8007f56:	e070      	b.n	800803a <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8007f58:	231b      	movs	r3, #27
 8007f5a:	2220      	movs	r2, #32
 8007f5c:	189b      	adds	r3, r3, r2
 8007f5e:	19db      	adds	r3, r3, r7
 8007f60:	781b      	ldrb	r3, [r3, #0]
 8007f62:	2b08      	cmp	r3, #8
 8007f64:	d015      	beq.n	8007f92 <UART_SetConfig+0x3ee>
 8007f66:	dc18      	bgt.n	8007f9a <UART_SetConfig+0x3f6>
 8007f68:	2b04      	cmp	r3, #4
 8007f6a:	d00d      	beq.n	8007f88 <UART_SetConfig+0x3e4>
 8007f6c:	dc15      	bgt.n	8007f9a <UART_SetConfig+0x3f6>
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d002      	beq.n	8007f78 <UART_SetConfig+0x3d4>
 8007f72:	2b02      	cmp	r3, #2
 8007f74:	d005      	beq.n	8007f82 <UART_SetConfig+0x3de>
 8007f76:	e010      	b.n	8007f9a <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f78:	f7fe f85a 	bl	8006030 <HAL_RCC_GetPCLK1Freq>
 8007f7c:	0003      	movs	r3, r0
 8007f7e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f80:	e014      	b.n	8007fac <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f82:	4b66      	ldr	r3, [pc, #408]	@ (800811c <UART_SetConfig+0x578>)
 8007f84:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f86:	e011      	b.n	8007fac <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f88:	f7fd ffc6 	bl	8005f18 <HAL_RCC_GetSysClockFreq>
 8007f8c:	0003      	movs	r3, r0
 8007f8e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f90:	e00c      	b.n	8007fac <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f92:	2380      	movs	r3, #128	@ 0x80
 8007f94:	021b      	lsls	r3, r3, #8
 8007f96:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f98:	e008      	b.n	8007fac <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8007f9e:	231a      	movs	r3, #26
 8007fa0:	2220      	movs	r2, #32
 8007fa2:	189b      	adds	r3, r3, r2
 8007fa4:	19db      	adds	r3, r3, r7
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	701a      	strb	r2, [r3, #0]
        break;
 8007faa:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007fac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d100      	bne.n	8007fb4 <UART_SetConfig+0x410>
 8007fb2:	e09a      	b.n	80080ea <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fb6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007fb8:	4b57      	ldr	r3, [pc, #348]	@ (8008118 <UART_SetConfig+0x574>)
 8007fba:	0052      	lsls	r2, r2, #1
 8007fbc:	5ad3      	ldrh	r3, [r2, r3]
 8007fbe:	0019      	movs	r1, r3
 8007fc0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007fc2:	f7f8 f89f 	bl	8000104 <__udivsi3>
 8007fc6:	0003      	movs	r3, r0
 8007fc8:	005a      	lsls	r2, r3, #1
 8007fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fcc:	685b      	ldr	r3, [r3, #4]
 8007fce:	085b      	lsrs	r3, r3, #1
 8007fd0:	18d2      	adds	r2, r2, r3
 8007fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd4:	685b      	ldr	r3, [r3, #4]
 8007fd6:	0019      	movs	r1, r3
 8007fd8:	0010      	movs	r0, r2
 8007fda:	f7f8 f893 	bl	8000104 <__udivsi3>
 8007fde:	0003      	movs	r3, r0
 8007fe0:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe4:	2b0f      	cmp	r3, #15
 8007fe6:	d921      	bls.n	800802c <UART_SetConfig+0x488>
 8007fe8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007fea:	2380      	movs	r3, #128	@ 0x80
 8007fec:	025b      	lsls	r3, r3, #9
 8007fee:	429a      	cmp	r2, r3
 8007ff0:	d21c      	bcs.n	800802c <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ff4:	b29a      	uxth	r2, r3
 8007ff6:	200e      	movs	r0, #14
 8007ff8:	2420      	movs	r4, #32
 8007ffa:	1903      	adds	r3, r0, r4
 8007ffc:	19db      	adds	r3, r3, r7
 8007ffe:	210f      	movs	r1, #15
 8008000:	438a      	bics	r2, r1
 8008002:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008006:	085b      	lsrs	r3, r3, #1
 8008008:	b29b      	uxth	r3, r3
 800800a:	2207      	movs	r2, #7
 800800c:	4013      	ands	r3, r2
 800800e:	b299      	uxth	r1, r3
 8008010:	1903      	adds	r3, r0, r4
 8008012:	19db      	adds	r3, r3, r7
 8008014:	1902      	adds	r2, r0, r4
 8008016:	19d2      	adds	r2, r2, r7
 8008018:	8812      	ldrh	r2, [r2, #0]
 800801a:	430a      	orrs	r2, r1
 800801c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800801e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	1902      	adds	r2, r0, r4
 8008024:	19d2      	adds	r2, r2, r7
 8008026:	8812      	ldrh	r2, [r2, #0]
 8008028:	60da      	str	r2, [r3, #12]
 800802a:	e05e      	b.n	80080ea <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800802c:	231a      	movs	r3, #26
 800802e:	2220      	movs	r2, #32
 8008030:	189b      	adds	r3, r3, r2
 8008032:	19db      	adds	r3, r3, r7
 8008034:	2201      	movs	r2, #1
 8008036:	701a      	strb	r2, [r3, #0]
 8008038:	e057      	b.n	80080ea <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800803a:	231b      	movs	r3, #27
 800803c:	2220      	movs	r2, #32
 800803e:	189b      	adds	r3, r3, r2
 8008040:	19db      	adds	r3, r3, r7
 8008042:	781b      	ldrb	r3, [r3, #0]
 8008044:	2b08      	cmp	r3, #8
 8008046:	d015      	beq.n	8008074 <UART_SetConfig+0x4d0>
 8008048:	dc18      	bgt.n	800807c <UART_SetConfig+0x4d8>
 800804a:	2b04      	cmp	r3, #4
 800804c:	d00d      	beq.n	800806a <UART_SetConfig+0x4c6>
 800804e:	dc15      	bgt.n	800807c <UART_SetConfig+0x4d8>
 8008050:	2b00      	cmp	r3, #0
 8008052:	d002      	beq.n	800805a <UART_SetConfig+0x4b6>
 8008054:	2b02      	cmp	r3, #2
 8008056:	d005      	beq.n	8008064 <UART_SetConfig+0x4c0>
 8008058:	e010      	b.n	800807c <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800805a:	f7fd ffe9 	bl	8006030 <HAL_RCC_GetPCLK1Freq>
 800805e:	0003      	movs	r3, r0
 8008060:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008062:	e014      	b.n	800808e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008064:	4b2d      	ldr	r3, [pc, #180]	@ (800811c <UART_SetConfig+0x578>)
 8008066:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008068:	e011      	b.n	800808e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800806a:	f7fd ff55 	bl	8005f18 <HAL_RCC_GetSysClockFreq>
 800806e:	0003      	movs	r3, r0
 8008070:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008072:	e00c      	b.n	800808e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008074:	2380      	movs	r3, #128	@ 0x80
 8008076:	021b      	lsls	r3, r3, #8
 8008078:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800807a:	e008      	b.n	800808e <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 800807c:	2300      	movs	r3, #0
 800807e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8008080:	231a      	movs	r3, #26
 8008082:	2220      	movs	r2, #32
 8008084:	189b      	adds	r3, r3, r2
 8008086:	19db      	adds	r3, r3, r7
 8008088:	2201      	movs	r2, #1
 800808a:	701a      	strb	r2, [r3, #0]
        break;
 800808c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800808e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008090:	2b00      	cmp	r3, #0
 8008092:	d02a      	beq.n	80080ea <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008096:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008098:	4b1f      	ldr	r3, [pc, #124]	@ (8008118 <UART_SetConfig+0x574>)
 800809a:	0052      	lsls	r2, r2, #1
 800809c:	5ad3      	ldrh	r3, [r2, r3]
 800809e:	0019      	movs	r1, r3
 80080a0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80080a2:	f7f8 f82f 	bl	8000104 <__udivsi3>
 80080a6:	0003      	movs	r3, r0
 80080a8:	001a      	movs	r2, r3
 80080aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ac:	685b      	ldr	r3, [r3, #4]
 80080ae:	085b      	lsrs	r3, r3, #1
 80080b0:	18d2      	adds	r2, r2, r3
 80080b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080b4:	685b      	ldr	r3, [r3, #4]
 80080b6:	0019      	movs	r1, r3
 80080b8:	0010      	movs	r0, r2
 80080ba:	f7f8 f823 	bl	8000104 <__udivsi3>
 80080be:	0003      	movs	r3, r0
 80080c0:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c4:	2b0f      	cmp	r3, #15
 80080c6:	d90a      	bls.n	80080de <UART_SetConfig+0x53a>
 80080c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080ca:	2380      	movs	r3, #128	@ 0x80
 80080cc:	025b      	lsls	r3, r3, #9
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d205      	bcs.n	80080de <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80080d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d4:	b29a      	uxth	r2, r3
 80080d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	60da      	str	r2, [r3, #12]
 80080dc:	e005      	b.n	80080ea <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80080de:	231a      	movs	r3, #26
 80080e0:	2220      	movs	r2, #32
 80080e2:	189b      	adds	r3, r3, r2
 80080e4:	19db      	adds	r3, r3, r7
 80080e6:	2201      	movs	r2, #1
 80080e8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80080ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ec:	226a      	movs	r2, #106	@ 0x6a
 80080ee:	2101      	movs	r1, #1
 80080f0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80080f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080f4:	2268      	movs	r2, #104	@ 0x68
 80080f6:	2101      	movs	r1, #1
 80080f8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80080fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080fc:	2200      	movs	r2, #0
 80080fe:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008102:	2200      	movs	r2, #0
 8008104:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008106:	231a      	movs	r3, #26
 8008108:	2220      	movs	r2, #32
 800810a:	189b      	adds	r3, r3, r2
 800810c:	19db      	adds	r3, r3, r7
 800810e:	781b      	ldrb	r3, [r3, #0]
}
 8008110:	0018      	movs	r0, r3
 8008112:	46bd      	mov	sp, r7
 8008114:	b010      	add	sp, #64	@ 0x40
 8008116:	bdb0      	pop	{r4, r5, r7, pc}
 8008118:	08008a90 	.word	0x08008a90
 800811c:	00f42400 	.word	0x00f42400

08008120 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b082      	sub	sp, #8
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800812c:	2208      	movs	r2, #8
 800812e:	4013      	ands	r3, r2
 8008130:	d00b      	beq.n	800814a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	4a4a      	ldr	r2, [pc, #296]	@ (8008264 <UART_AdvFeatureConfig+0x144>)
 800813a:	4013      	ands	r3, r2
 800813c:	0019      	movs	r1, r3
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	430a      	orrs	r2, r1
 8008148:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800814e:	2201      	movs	r2, #1
 8008150:	4013      	ands	r3, r2
 8008152:	d00b      	beq.n	800816c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	685b      	ldr	r3, [r3, #4]
 800815a:	4a43      	ldr	r2, [pc, #268]	@ (8008268 <UART_AdvFeatureConfig+0x148>)
 800815c:	4013      	ands	r3, r2
 800815e:	0019      	movs	r1, r3
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	430a      	orrs	r2, r1
 800816a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008170:	2202      	movs	r2, #2
 8008172:	4013      	ands	r3, r2
 8008174:	d00b      	beq.n	800818e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	685b      	ldr	r3, [r3, #4]
 800817c:	4a3b      	ldr	r2, [pc, #236]	@ (800826c <UART_AdvFeatureConfig+0x14c>)
 800817e:	4013      	ands	r3, r2
 8008180:	0019      	movs	r1, r3
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	430a      	orrs	r2, r1
 800818c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008192:	2204      	movs	r2, #4
 8008194:	4013      	ands	r3, r2
 8008196:	d00b      	beq.n	80081b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	4a34      	ldr	r2, [pc, #208]	@ (8008270 <UART_AdvFeatureConfig+0x150>)
 80081a0:	4013      	ands	r3, r2
 80081a2:	0019      	movs	r1, r3
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	430a      	orrs	r2, r1
 80081ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081b4:	2210      	movs	r2, #16
 80081b6:	4013      	ands	r3, r2
 80081b8:	d00b      	beq.n	80081d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	4a2c      	ldr	r2, [pc, #176]	@ (8008274 <UART_AdvFeatureConfig+0x154>)
 80081c2:	4013      	ands	r3, r2
 80081c4:	0019      	movs	r1, r3
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	430a      	orrs	r2, r1
 80081d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081d6:	2220      	movs	r2, #32
 80081d8:	4013      	ands	r3, r2
 80081da:	d00b      	beq.n	80081f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	689b      	ldr	r3, [r3, #8]
 80081e2:	4a25      	ldr	r2, [pc, #148]	@ (8008278 <UART_AdvFeatureConfig+0x158>)
 80081e4:	4013      	ands	r3, r2
 80081e6:	0019      	movs	r1, r3
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	430a      	orrs	r2, r1
 80081f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081f8:	2240      	movs	r2, #64	@ 0x40
 80081fa:	4013      	ands	r3, r2
 80081fc:	d01d      	beq.n	800823a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	4a1d      	ldr	r2, [pc, #116]	@ (800827c <UART_AdvFeatureConfig+0x15c>)
 8008206:	4013      	ands	r3, r2
 8008208:	0019      	movs	r1, r3
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	430a      	orrs	r2, r1
 8008214:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800821a:	2380      	movs	r3, #128	@ 0x80
 800821c:	035b      	lsls	r3, r3, #13
 800821e:	429a      	cmp	r2, r3
 8008220:	d10b      	bne.n	800823a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	685b      	ldr	r3, [r3, #4]
 8008228:	4a15      	ldr	r2, [pc, #84]	@ (8008280 <UART_AdvFeatureConfig+0x160>)
 800822a:	4013      	ands	r3, r2
 800822c:	0019      	movs	r1, r3
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	430a      	orrs	r2, r1
 8008238:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800823e:	2280      	movs	r2, #128	@ 0x80
 8008240:	4013      	ands	r3, r2
 8008242:	d00b      	beq.n	800825c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	685b      	ldr	r3, [r3, #4]
 800824a:	4a0e      	ldr	r2, [pc, #56]	@ (8008284 <UART_AdvFeatureConfig+0x164>)
 800824c:	4013      	ands	r3, r2
 800824e:	0019      	movs	r1, r3
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	430a      	orrs	r2, r1
 800825a:	605a      	str	r2, [r3, #4]
  }
}
 800825c:	46c0      	nop			@ (mov r8, r8)
 800825e:	46bd      	mov	sp, r7
 8008260:	b002      	add	sp, #8
 8008262:	bd80      	pop	{r7, pc}
 8008264:	ffff7fff 	.word	0xffff7fff
 8008268:	fffdffff 	.word	0xfffdffff
 800826c:	fffeffff 	.word	0xfffeffff
 8008270:	fffbffff 	.word	0xfffbffff
 8008274:	ffffefff 	.word	0xffffefff
 8008278:	ffffdfff 	.word	0xffffdfff
 800827c:	ffefffff 	.word	0xffefffff
 8008280:	ff9fffff 	.word	0xff9fffff
 8008284:	fff7ffff 	.word	0xfff7ffff

08008288 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b092      	sub	sp, #72	@ 0x48
 800828c:	af02      	add	r7, sp, #8
 800828e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2290      	movs	r2, #144	@ 0x90
 8008294:	2100      	movs	r1, #0
 8008296:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008298:	f7fb fe82 	bl	8003fa0 <HAL_GetTick>
 800829c:	0003      	movs	r3, r0
 800829e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	2208      	movs	r2, #8
 80082a8:	4013      	ands	r3, r2
 80082aa:	2b08      	cmp	r3, #8
 80082ac:	d12d      	bne.n	800830a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80082ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082b0:	2280      	movs	r2, #128	@ 0x80
 80082b2:	0391      	lsls	r1, r2, #14
 80082b4:	6878      	ldr	r0, [r7, #4]
 80082b6:	4a47      	ldr	r2, [pc, #284]	@ (80083d4 <UART_CheckIdleState+0x14c>)
 80082b8:	9200      	str	r2, [sp, #0]
 80082ba:	2200      	movs	r2, #0
 80082bc:	f000 f88e 	bl	80083dc <UART_WaitOnFlagUntilTimeout>
 80082c0:	1e03      	subs	r3, r0, #0
 80082c2:	d022      	beq.n	800830a <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082c4:	f3ef 8310 	mrs	r3, PRIMASK
 80082c8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80082ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80082cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80082ce:	2301      	movs	r3, #1
 80082d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082d4:	f383 8810 	msr	PRIMASK, r3
}
 80082d8:	46c0      	nop			@ (mov r8, r8)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	681a      	ldr	r2, [r3, #0]
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	2180      	movs	r1, #128	@ 0x80
 80082e6:	438a      	bics	r2, r1
 80082e8:	601a      	str	r2, [r3, #0]
 80082ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082f0:	f383 8810 	msr	PRIMASK, r3
}
 80082f4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2288      	movs	r2, #136	@ 0x88
 80082fa:	2120      	movs	r1, #32
 80082fc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2284      	movs	r2, #132	@ 0x84
 8008302:	2100      	movs	r1, #0
 8008304:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008306:	2303      	movs	r3, #3
 8008308:	e060      	b.n	80083cc <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	2204      	movs	r2, #4
 8008312:	4013      	ands	r3, r2
 8008314:	2b04      	cmp	r3, #4
 8008316:	d146      	bne.n	80083a6 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008318:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800831a:	2280      	movs	r2, #128	@ 0x80
 800831c:	03d1      	lsls	r1, r2, #15
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	4a2c      	ldr	r2, [pc, #176]	@ (80083d4 <UART_CheckIdleState+0x14c>)
 8008322:	9200      	str	r2, [sp, #0]
 8008324:	2200      	movs	r2, #0
 8008326:	f000 f859 	bl	80083dc <UART_WaitOnFlagUntilTimeout>
 800832a:	1e03      	subs	r3, r0, #0
 800832c:	d03b      	beq.n	80083a6 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800832e:	f3ef 8310 	mrs	r3, PRIMASK
 8008332:	60fb      	str	r3, [r7, #12]
  return(result);
 8008334:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008336:	637b      	str	r3, [r7, #52]	@ 0x34
 8008338:	2301      	movs	r3, #1
 800833a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800833c:	693b      	ldr	r3, [r7, #16]
 800833e:	f383 8810 	msr	PRIMASK, r3
}
 8008342:	46c0      	nop			@ (mov r8, r8)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	681a      	ldr	r2, [r3, #0]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	4922      	ldr	r1, [pc, #136]	@ (80083d8 <UART_CheckIdleState+0x150>)
 8008350:	400a      	ands	r2, r1
 8008352:	601a      	str	r2, [r3, #0]
 8008354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008356:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	f383 8810 	msr	PRIMASK, r3
}
 800835e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008360:	f3ef 8310 	mrs	r3, PRIMASK
 8008364:	61bb      	str	r3, [r7, #24]
  return(result);
 8008366:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008368:	633b      	str	r3, [r7, #48]	@ 0x30
 800836a:	2301      	movs	r3, #1
 800836c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800836e:	69fb      	ldr	r3, [r7, #28]
 8008370:	f383 8810 	msr	PRIMASK, r3
}
 8008374:	46c0      	nop			@ (mov r8, r8)
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	689a      	ldr	r2, [r3, #8]
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	2101      	movs	r1, #1
 8008382:	438a      	bics	r2, r1
 8008384:	609a      	str	r2, [r3, #8]
 8008386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008388:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800838a:	6a3b      	ldr	r3, [r7, #32]
 800838c:	f383 8810 	msr	PRIMASK, r3
}
 8008390:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	228c      	movs	r2, #140	@ 0x8c
 8008396:	2120      	movs	r1, #32
 8008398:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2284      	movs	r2, #132	@ 0x84
 800839e:	2100      	movs	r1, #0
 80083a0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80083a2:	2303      	movs	r3, #3
 80083a4:	e012      	b.n	80083cc <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2288      	movs	r2, #136	@ 0x88
 80083aa:	2120      	movs	r1, #32
 80083ac:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	228c      	movs	r2, #140	@ 0x8c
 80083b2:	2120      	movs	r1, #32
 80083b4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2200      	movs	r2, #0
 80083ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2200      	movs	r2, #0
 80083c0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2284      	movs	r2, #132	@ 0x84
 80083c6:	2100      	movs	r1, #0
 80083c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80083ca:	2300      	movs	r3, #0
}
 80083cc:	0018      	movs	r0, r3
 80083ce:	46bd      	mov	sp, r7
 80083d0:	b010      	add	sp, #64	@ 0x40
 80083d2:	bd80      	pop	{r7, pc}
 80083d4:	01ffffff 	.word	0x01ffffff
 80083d8:	fffffedf 	.word	0xfffffedf

080083dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b084      	sub	sp, #16
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	60f8      	str	r0, [r7, #12]
 80083e4:	60b9      	str	r1, [r7, #8]
 80083e6:	603b      	str	r3, [r7, #0]
 80083e8:	1dfb      	adds	r3, r7, #7
 80083ea:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083ec:	e051      	b.n	8008492 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083ee:	69bb      	ldr	r3, [r7, #24]
 80083f0:	3301      	adds	r3, #1
 80083f2:	d04e      	beq.n	8008492 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083f4:	f7fb fdd4 	bl	8003fa0 <HAL_GetTick>
 80083f8:	0002      	movs	r2, r0
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	1ad3      	subs	r3, r2, r3
 80083fe:	69ba      	ldr	r2, [r7, #24]
 8008400:	429a      	cmp	r2, r3
 8008402:	d302      	bcc.n	800840a <UART_WaitOnFlagUntilTimeout+0x2e>
 8008404:	69bb      	ldr	r3, [r7, #24]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d101      	bne.n	800840e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800840a:	2303      	movs	r3, #3
 800840c:	e051      	b.n	80084b2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	2204      	movs	r2, #4
 8008416:	4013      	ands	r3, r2
 8008418:	d03b      	beq.n	8008492 <UART_WaitOnFlagUntilTimeout+0xb6>
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	2b80      	cmp	r3, #128	@ 0x80
 800841e:	d038      	beq.n	8008492 <UART_WaitOnFlagUntilTimeout+0xb6>
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	2b40      	cmp	r3, #64	@ 0x40
 8008424:	d035      	beq.n	8008492 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	69db      	ldr	r3, [r3, #28]
 800842c:	2208      	movs	r2, #8
 800842e:	4013      	ands	r3, r2
 8008430:	2b08      	cmp	r3, #8
 8008432:	d111      	bne.n	8008458 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	2208      	movs	r2, #8
 800843a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	0018      	movs	r0, r3
 8008440:	f000 f83c 	bl	80084bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	2290      	movs	r2, #144	@ 0x90
 8008448:	2108      	movs	r1, #8
 800844a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	2284      	movs	r2, #132	@ 0x84
 8008450:	2100      	movs	r1, #0
 8008452:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8008454:	2301      	movs	r3, #1
 8008456:	e02c      	b.n	80084b2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	69da      	ldr	r2, [r3, #28]
 800845e:	2380      	movs	r3, #128	@ 0x80
 8008460:	011b      	lsls	r3, r3, #4
 8008462:	401a      	ands	r2, r3
 8008464:	2380      	movs	r3, #128	@ 0x80
 8008466:	011b      	lsls	r3, r3, #4
 8008468:	429a      	cmp	r2, r3
 800846a:	d112      	bne.n	8008492 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	2280      	movs	r2, #128	@ 0x80
 8008472:	0112      	lsls	r2, r2, #4
 8008474:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	0018      	movs	r0, r3
 800847a:	f000 f81f 	bl	80084bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	2290      	movs	r2, #144	@ 0x90
 8008482:	2120      	movs	r1, #32
 8008484:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	2284      	movs	r2, #132	@ 0x84
 800848a:	2100      	movs	r1, #0
 800848c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800848e:	2303      	movs	r3, #3
 8008490:	e00f      	b.n	80084b2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	69db      	ldr	r3, [r3, #28]
 8008498:	68ba      	ldr	r2, [r7, #8]
 800849a:	4013      	ands	r3, r2
 800849c:	68ba      	ldr	r2, [r7, #8]
 800849e:	1ad3      	subs	r3, r2, r3
 80084a0:	425a      	negs	r2, r3
 80084a2:	4153      	adcs	r3, r2
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	001a      	movs	r2, r3
 80084a8:	1dfb      	adds	r3, r7, #7
 80084aa:	781b      	ldrb	r3, [r3, #0]
 80084ac:	429a      	cmp	r2, r3
 80084ae:	d09e      	beq.n	80083ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80084b0:	2300      	movs	r3, #0
}
 80084b2:	0018      	movs	r0, r3
 80084b4:	46bd      	mov	sp, r7
 80084b6:	b004      	add	sp, #16
 80084b8:	bd80      	pop	{r7, pc}
	...

080084bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b08e      	sub	sp, #56	@ 0x38
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80084c4:	f3ef 8310 	mrs	r3, PRIMASK
 80084c8:	617b      	str	r3, [r7, #20]
  return(result);
 80084ca:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80084cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80084ce:	2301      	movs	r3, #1
 80084d0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084d2:	69bb      	ldr	r3, [r7, #24]
 80084d4:	f383 8810 	msr	PRIMASK, r3
}
 80084d8:	46c0      	nop			@ (mov r8, r8)
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	681a      	ldr	r2, [r3, #0]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4926      	ldr	r1, [pc, #152]	@ (8008580 <UART_EndRxTransfer+0xc4>)
 80084e6:	400a      	ands	r2, r1
 80084e8:	601a      	str	r2, [r3, #0]
 80084ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084ec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084ee:	69fb      	ldr	r3, [r7, #28]
 80084f0:	f383 8810 	msr	PRIMASK, r3
}
 80084f4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80084f6:	f3ef 8310 	mrs	r3, PRIMASK
 80084fa:	623b      	str	r3, [r7, #32]
  return(result);
 80084fc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80084fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8008500:	2301      	movs	r3, #1
 8008502:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008506:	f383 8810 	msr	PRIMASK, r3
}
 800850a:	46c0      	nop			@ (mov r8, r8)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	689a      	ldr	r2, [r3, #8]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	491b      	ldr	r1, [pc, #108]	@ (8008584 <UART_EndRxTransfer+0xc8>)
 8008518:	400a      	ands	r2, r1
 800851a:	609a      	str	r2, [r3, #8]
 800851c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800851e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008522:	f383 8810 	msr	PRIMASK, r3
}
 8008526:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800852c:	2b01      	cmp	r3, #1
 800852e:	d118      	bne.n	8008562 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008530:	f3ef 8310 	mrs	r3, PRIMASK
 8008534:	60bb      	str	r3, [r7, #8]
  return(result);
 8008536:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008538:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800853a:	2301      	movs	r3, #1
 800853c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	f383 8810 	msr	PRIMASK, r3
}
 8008544:	46c0      	nop			@ (mov r8, r8)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	681a      	ldr	r2, [r3, #0]
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	2110      	movs	r1, #16
 8008552:	438a      	bics	r2, r1
 8008554:	601a      	str	r2, [r3, #0]
 8008556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008558:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	f383 8810 	msr	PRIMASK, r3
}
 8008560:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	228c      	movs	r2, #140	@ 0x8c
 8008566:	2120      	movs	r1, #32
 8008568:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2200      	movs	r2, #0
 800856e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2200      	movs	r2, #0
 8008574:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008576:	46c0      	nop			@ (mov r8, r8)
 8008578:	46bd      	mov	sp, r7
 800857a:	b00e      	add	sp, #56	@ 0x38
 800857c:	bd80      	pop	{r7, pc}
 800857e:	46c0      	nop			@ (mov r8, r8)
 8008580:	fffffedf 	.word	0xfffffedf
 8008584:	effffffe 	.word	0xeffffffe

08008588 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b084      	sub	sp, #16
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2284      	movs	r2, #132	@ 0x84
 8008594:	5c9b      	ldrb	r3, [r3, r2]
 8008596:	2b01      	cmp	r3, #1
 8008598:	d101      	bne.n	800859e <HAL_UARTEx_DisableFifoMode+0x16>
 800859a:	2302      	movs	r3, #2
 800859c:	e027      	b.n	80085ee <HAL_UARTEx_DisableFifoMode+0x66>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2284      	movs	r2, #132	@ 0x84
 80085a2:	2101      	movs	r1, #1
 80085a4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2288      	movs	r2, #136	@ 0x88
 80085aa:	2124      	movs	r1, #36	@ 0x24
 80085ac:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	681a      	ldr	r2, [r3, #0]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	2101      	movs	r1, #1
 80085c2:	438a      	bics	r2, r1
 80085c4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	4a0b      	ldr	r2, [pc, #44]	@ (80085f8 <HAL_UARTEx_DisableFifoMode+0x70>)
 80085ca:	4013      	ands	r3, r2
 80085cc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2200      	movs	r2, #0
 80085d2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	68fa      	ldr	r2, [r7, #12]
 80085da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2288      	movs	r2, #136	@ 0x88
 80085e0:	2120      	movs	r1, #32
 80085e2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2284      	movs	r2, #132	@ 0x84
 80085e8:	2100      	movs	r1, #0
 80085ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80085ec:	2300      	movs	r3, #0
}
 80085ee:	0018      	movs	r0, r3
 80085f0:	46bd      	mov	sp, r7
 80085f2:	b004      	add	sp, #16
 80085f4:	bd80      	pop	{r7, pc}
 80085f6:	46c0      	nop			@ (mov r8, r8)
 80085f8:	dfffffff 	.word	0xdfffffff

080085fc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b084      	sub	sp, #16
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
 8008604:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2284      	movs	r2, #132	@ 0x84
 800860a:	5c9b      	ldrb	r3, [r3, r2]
 800860c:	2b01      	cmp	r3, #1
 800860e:	d101      	bne.n	8008614 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008610:	2302      	movs	r3, #2
 8008612:	e02e      	b.n	8008672 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2284      	movs	r2, #132	@ 0x84
 8008618:	2101      	movs	r1, #1
 800861a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2288      	movs	r2, #136	@ 0x88
 8008620:	2124      	movs	r1, #36	@ 0x24
 8008622:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	681a      	ldr	r2, [r3, #0]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	2101      	movs	r1, #1
 8008638:	438a      	bics	r2, r1
 800863a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	689b      	ldr	r3, [r3, #8]
 8008642:	00db      	lsls	r3, r3, #3
 8008644:	08d9      	lsrs	r1, r3, #3
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	683a      	ldr	r2, [r7, #0]
 800864c:	430a      	orrs	r2, r1
 800864e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	0018      	movs	r0, r3
 8008654:	f000 f854 	bl	8008700 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	68fa      	ldr	r2, [r7, #12]
 800865e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2288      	movs	r2, #136	@ 0x88
 8008664:	2120      	movs	r1, #32
 8008666:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2284      	movs	r2, #132	@ 0x84
 800866c:	2100      	movs	r1, #0
 800866e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008670:	2300      	movs	r3, #0
}
 8008672:	0018      	movs	r0, r3
 8008674:	46bd      	mov	sp, r7
 8008676:	b004      	add	sp, #16
 8008678:	bd80      	pop	{r7, pc}
	...

0800867c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b084      	sub	sp, #16
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
 8008684:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2284      	movs	r2, #132	@ 0x84
 800868a:	5c9b      	ldrb	r3, [r3, r2]
 800868c:	2b01      	cmp	r3, #1
 800868e:	d101      	bne.n	8008694 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008690:	2302      	movs	r3, #2
 8008692:	e02f      	b.n	80086f4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2284      	movs	r2, #132	@ 0x84
 8008698:	2101      	movs	r1, #1
 800869a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2288      	movs	r2, #136	@ 0x88
 80086a0:	2124      	movs	r1, #36	@ 0x24
 80086a2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	681a      	ldr	r2, [r3, #0]
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	2101      	movs	r1, #1
 80086b8:	438a      	bics	r2, r1
 80086ba:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	689b      	ldr	r3, [r3, #8]
 80086c2:	4a0e      	ldr	r2, [pc, #56]	@ (80086fc <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80086c4:	4013      	ands	r3, r2
 80086c6:	0019      	movs	r1, r3
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	683a      	ldr	r2, [r7, #0]
 80086ce:	430a      	orrs	r2, r1
 80086d0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	0018      	movs	r0, r3
 80086d6:	f000 f813 	bl	8008700 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	68fa      	ldr	r2, [r7, #12]
 80086e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2288      	movs	r2, #136	@ 0x88
 80086e6:	2120      	movs	r1, #32
 80086e8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2284      	movs	r2, #132	@ 0x84
 80086ee:	2100      	movs	r1, #0
 80086f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80086f2:	2300      	movs	r3, #0
}
 80086f4:	0018      	movs	r0, r3
 80086f6:	46bd      	mov	sp, r7
 80086f8:	b004      	add	sp, #16
 80086fa:	bd80      	pop	{r7, pc}
 80086fc:	f1ffffff 	.word	0xf1ffffff

08008700 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008700:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008702:	b085      	sub	sp, #20
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800870c:	2b00      	cmp	r3, #0
 800870e:	d108      	bne.n	8008722 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	226a      	movs	r2, #106	@ 0x6a
 8008714:	2101      	movs	r1, #1
 8008716:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2268      	movs	r2, #104	@ 0x68
 800871c:	2101      	movs	r1, #1
 800871e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008720:	e043      	b.n	80087aa <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008722:	260f      	movs	r6, #15
 8008724:	19bb      	adds	r3, r7, r6
 8008726:	2208      	movs	r2, #8
 8008728:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800872a:	200e      	movs	r0, #14
 800872c:	183b      	adds	r3, r7, r0
 800872e:	2208      	movs	r2, #8
 8008730:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	0e5b      	lsrs	r3, r3, #25
 800873a:	b2da      	uxtb	r2, r3
 800873c:	240d      	movs	r4, #13
 800873e:	193b      	adds	r3, r7, r4
 8008740:	2107      	movs	r1, #7
 8008742:	400a      	ands	r2, r1
 8008744:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	689b      	ldr	r3, [r3, #8]
 800874c:	0f5b      	lsrs	r3, r3, #29
 800874e:	b2da      	uxtb	r2, r3
 8008750:	250c      	movs	r5, #12
 8008752:	197b      	adds	r3, r7, r5
 8008754:	2107      	movs	r1, #7
 8008756:	400a      	ands	r2, r1
 8008758:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800875a:	183b      	adds	r3, r7, r0
 800875c:	781b      	ldrb	r3, [r3, #0]
 800875e:	197a      	adds	r2, r7, r5
 8008760:	7812      	ldrb	r2, [r2, #0]
 8008762:	4914      	ldr	r1, [pc, #80]	@ (80087b4 <UARTEx_SetNbDataToProcess+0xb4>)
 8008764:	5c8a      	ldrb	r2, [r1, r2]
 8008766:	435a      	muls	r2, r3
 8008768:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800876a:	197b      	adds	r3, r7, r5
 800876c:	781b      	ldrb	r3, [r3, #0]
 800876e:	4a12      	ldr	r2, [pc, #72]	@ (80087b8 <UARTEx_SetNbDataToProcess+0xb8>)
 8008770:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008772:	0019      	movs	r1, r3
 8008774:	f7f7 fd50 	bl	8000218 <__divsi3>
 8008778:	0003      	movs	r3, r0
 800877a:	b299      	uxth	r1, r3
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	226a      	movs	r2, #106	@ 0x6a
 8008780:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008782:	19bb      	adds	r3, r7, r6
 8008784:	781b      	ldrb	r3, [r3, #0]
 8008786:	193a      	adds	r2, r7, r4
 8008788:	7812      	ldrb	r2, [r2, #0]
 800878a:	490a      	ldr	r1, [pc, #40]	@ (80087b4 <UARTEx_SetNbDataToProcess+0xb4>)
 800878c:	5c8a      	ldrb	r2, [r1, r2]
 800878e:	435a      	muls	r2, r3
 8008790:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8008792:	193b      	adds	r3, r7, r4
 8008794:	781b      	ldrb	r3, [r3, #0]
 8008796:	4a08      	ldr	r2, [pc, #32]	@ (80087b8 <UARTEx_SetNbDataToProcess+0xb8>)
 8008798:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800879a:	0019      	movs	r1, r3
 800879c:	f7f7 fd3c 	bl	8000218 <__divsi3>
 80087a0:	0003      	movs	r3, r0
 80087a2:	b299      	uxth	r1, r3
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2268      	movs	r2, #104	@ 0x68
 80087a8:	5299      	strh	r1, [r3, r2]
}
 80087aa:	46c0      	nop			@ (mov r8, r8)
 80087ac:	46bd      	mov	sp, r7
 80087ae:	b005      	add	sp, #20
 80087b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087b2:	46c0      	nop			@ (mov r8, r8)
 80087b4:	08008aa8 	.word	0x08008aa8
 80087b8:	08008ab0 	.word	0x08008ab0

080087bc <memset>:
 80087bc:	0003      	movs	r3, r0
 80087be:	1882      	adds	r2, r0, r2
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d100      	bne.n	80087c6 <memset+0xa>
 80087c4:	4770      	bx	lr
 80087c6:	7019      	strb	r1, [r3, #0]
 80087c8:	3301      	adds	r3, #1
 80087ca:	e7f9      	b.n	80087c0 <memset+0x4>

080087cc <__errno>:
 80087cc:	4b01      	ldr	r3, [pc, #4]	@ (80087d4 <__errno+0x8>)
 80087ce:	6818      	ldr	r0, [r3, #0]
 80087d0:	4770      	bx	lr
 80087d2:	46c0      	nop			@ (mov r8, r8)
 80087d4:	2000000c 	.word	0x2000000c

080087d8 <__libc_init_array>:
 80087d8:	b570      	push	{r4, r5, r6, lr}
 80087da:	2600      	movs	r6, #0
 80087dc:	4c0c      	ldr	r4, [pc, #48]	@ (8008810 <__libc_init_array+0x38>)
 80087de:	4d0d      	ldr	r5, [pc, #52]	@ (8008814 <__libc_init_array+0x3c>)
 80087e0:	1b64      	subs	r4, r4, r5
 80087e2:	10a4      	asrs	r4, r4, #2
 80087e4:	42a6      	cmp	r6, r4
 80087e6:	d109      	bne.n	80087fc <__libc_init_array+0x24>
 80087e8:	2600      	movs	r6, #0
 80087ea:	f000 f8ad 	bl	8008948 <_init>
 80087ee:	4c0a      	ldr	r4, [pc, #40]	@ (8008818 <__libc_init_array+0x40>)
 80087f0:	4d0a      	ldr	r5, [pc, #40]	@ (800881c <__libc_init_array+0x44>)
 80087f2:	1b64      	subs	r4, r4, r5
 80087f4:	10a4      	asrs	r4, r4, #2
 80087f6:	42a6      	cmp	r6, r4
 80087f8:	d105      	bne.n	8008806 <__libc_init_array+0x2e>
 80087fa:	bd70      	pop	{r4, r5, r6, pc}
 80087fc:	00b3      	lsls	r3, r6, #2
 80087fe:	58eb      	ldr	r3, [r5, r3]
 8008800:	4798      	blx	r3
 8008802:	3601      	adds	r6, #1
 8008804:	e7ee      	b.n	80087e4 <__libc_init_array+0xc>
 8008806:	00b3      	lsls	r3, r6, #2
 8008808:	58eb      	ldr	r3, [r5, r3]
 800880a:	4798      	blx	r3
 800880c:	3601      	adds	r6, #1
 800880e:	e7f2      	b.n	80087f6 <__libc_init_array+0x1e>
 8008810:	08008ac0 	.word	0x08008ac0
 8008814:	08008ac0 	.word	0x08008ac0
 8008818:	08008ac4 	.word	0x08008ac4
 800881c:	08008ac0 	.word	0x08008ac0

08008820 <sqrtf>:
 8008820:	b570      	push	{r4, r5, r6, lr}
 8008822:	1c05      	adds	r5, r0, #0
 8008824:	f000 f818 	bl	8008858 <__ieee754_sqrtf>
 8008828:	1c29      	adds	r1, r5, #0
 800882a:	1c04      	adds	r4, r0, #0
 800882c:	1c28      	adds	r0, r5, #0
 800882e:	f7f8 fd6f 	bl	8001310 <__aeabi_fcmpun>
 8008832:	2800      	cmp	r0, #0
 8008834:	d10e      	bne.n	8008854 <sqrtf+0x34>
 8008836:	2100      	movs	r1, #0
 8008838:	1c28      	adds	r0, r5, #0
 800883a:	f7f7 fdeb 	bl	8000414 <__aeabi_fcmplt>
 800883e:	2800      	cmp	r0, #0
 8008840:	d008      	beq.n	8008854 <sqrtf+0x34>
 8008842:	f7ff ffc3 	bl	80087cc <__errno>
 8008846:	2321      	movs	r3, #33	@ 0x21
 8008848:	2100      	movs	r1, #0
 800884a:	6003      	str	r3, [r0, #0]
 800884c:	1c08      	adds	r0, r1, #0
 800884e:	f7f8 f897 	bl	8000980 <__aeabi_fdiv>
 8008852:	1c04      	adds	r4, r0, #0
 8008854:	1c20      	adds	r0, r4, #0
 8008856:	bd70      	pop	{r4, r5, r6, pc}

08008858 <__ieee754_sqrtf>:
 8008858:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800885a:	0003      	movs	r3, r0
 800885c:	0042      	lsls	r2, r0, #1
 800885e:	1c04      	adds	r4, r0, #0
 8008860:	20ff      	movs	r0, #255	@ 0xff
 8008862:	0852      	lsrs	r2, r2, #1
 8008864:	05c0      	lsls	r0, r0, #23
 8008866:	4282      	cmp	r2, r0
 8008868:	d30a      	bcc.n	8008880 <__ieee754_sqrtf+0x28>
 800886a:	1c21      	adds	r1, r4, #0
 800886c:	1c20      	adds	r0, r4, #0
 800886e:	f7f8 fa6d 	bl	8000d4c <__aeabi_fmul>
 8008872:	1c01      	adds	r1, r0, #0
 8008874:	1c20      	adds	r0, r4, #0
 8008876:	f7f7 fef9 	bl	800066c <__aeabi_fadd>
 800887a:	1c04      	adds	r4, r0, #0
 800887c:	1c20      	adds	r0, r4, #0
 800887e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008880:	2a00      	cmp	r2, #0
 8008882:	d0fb      	beq.n	800887c <__ieee754_sqrtf+0x24>
 8008884:	2c00      	cmp	r4, #0
 8008886:	da07      	bge.n	8008898 <__ieee754_sqrtf+0x40>
 8008888:	1c21      	adds	r1, r4, #0
 800888a:	1c20      	adds	r0, r4, #0
 800888c:	f7f8 fb9c 	bl	8000fc8 <__aeabi_fsub>
 8008890:	1c01      	adds	r1, r0, #0
 8008892:	f7f8 f875 	bl	8000980 <__aeabi_fdiv>
 8008896:	e7f0      	b.n	800887a <__ieee754_sqrtf+0x22>
 8008898:	0022      	movs	r2, r4
 800889a:	15e1      	asrs	r1, r4, #23
 800889c:	4002      	ands	r2, r0
 800889e:	4204      	tst	r4, r0
 80088a0:	d046      	beq.n	8008930 <__ieee754_sqrtf+0xd8>
 80088a2:	2280      	movs	r2, #128	@ 0x80
 80088a4:	000f      	movs	r7, r1
 80088a6:	025b      	lsls	r3, r3, #9
 80088a8:	0a5b      	lsrs	r3, r3, #9
 80088aa:	0412      	lsls	r2, r2, #16
 80088ac:	3f7f      	subs	r7, #127	@ 0x7f
 80088ae:	4313      	orrs	r3, r2
 80088b0:	07c9      	lsls	r1, r1, #31
 80088b2:	d400      	bmi.n	80088b6 <__ieee754_sqrtf+0x5e>
 80088b4:	005b      	lsls	r3, r3, #1
 80088b6:	2400      	movs	r4, #0
 80088b8:	2180      	movs	r1, #128	@ 0x80
 80088ba:	2019      	movs	r0, #25
 80088bc:	0026      	movs	r6, r4
 80088be:	107f      	asrs	r7, r7, #1
 80088c0:	005b      	lsls	r3, r3, #1
 80088c2:	0449      	lsls	r1, r1, #17
 80088c4:	1875      	adds	r5, r6, r1
 80088c6:	001a      	movs	r2, r3
 80088c8:	429d      	cmp	r5, r3
 80088ca:	dc02      	bgt.n	80088d2 <__ieee754_sqrtf+0x7a>
 80088cc:	186e      	adds	r6, r5, r1
 80088ce:	1b5a      	subs	r2, r3, r5
 80088d0:	1864      	adds	r4, r4, r1
 80088d2:	3801      	subs	r0, #1
 80088d4:	0053      	lsls	r3, r2, #1
 80088d6:	0849      	lsrs	r1, r1, #1
 80088d8:	2800      	cmp	r0, #0
 80088da:	d1f3      	bne.n	80088c4 <__ieee754_sqrtf+0x6c>
 80088dc:	2a00      	cmp	r2, #0
 80088de:	d019      	beq.n	8008914 <__ieee754_sqrtf+0xbc>
 80088e0:	4d17      	ldr	r5, [pc, #92]	@ (8008940 <__ieee754_sqrtf+0xe8>)
 80088e2:	4e18      	ldr	r6, [pc, #96]	@ (8008944 <__ieee754_sqrtf+0xec>)
 80088e4:	6828      	ldr	r0, [r5, #0]
 80088e6:	6831      	ldr	r1, [r6, #0]
 80088e8:	682b      	ldr	r3, [r5, #0]
 80088ea:	9301      	str	r3, [sp, #4]
 80088ec:	f7f8 fb6c 	bl	8000fc8 <__aeabi_fsub>
 80088f0:	1c01      	adds	r1, r0, #0
 80088f2:	9801      	ldr	r0, [sp, #4]
 80088f4:	f7f7 fd98 	bl	8000428 <__aeabi_fcmple>
 80088f8:	2800      	cmp	r0, #0
 80088fa:	d00b      	beq.n	8008914 <__ieee754_sqrtf+0xbc>
 80088fc:	6828      	ldr	r0, [r5, #0]
 80088fe:	6831      	ldr	r1, [r6, #0]
 8008900:	f7f7 feb4 	bl	800066c <__aeabi_fadd>
 8008904:	682d      	ldr	r5, [r5, #0]
 8008906:	1c01      	adds	r1, r0, #0
 8008908:	1c28      	adds	r0, r5, #0
 800890a:	f7f7 fd83 	bl	8000414 <__aeabi_fcmplt>
 800890e:	2800      	cmp	r0, #0
 8008910:	d011      	beq.n	8008936 <__ieee754_sqrtf+0xde>
 8008912:	3402      	adds	r4, #2
 8008914:	23fc      	movs	r3, #252	@ 0xfc
 8008916:	1064      	asrs	r4, r4, #1
 8008918:	059b      	lsls	r3, r3, #22
 800891a:	18e3      	adds	r3, r4, r3
 800891c:	05fc      	lsls	r4, r7, #23
 800891e:	18e4      	adds	r4, r4, r3
 8008920:	e7ac      	b.n	800887c <__ieee754_sqrtf+0x24>
 8008922:	005b      	lsls	r3, r3, #1
 8008924:	3201      	adds	r2, #1
 8008926:	4203      	tst	r3, r0
 8008928:	d0fb      	beq.n	8008922 <__ieee754_sqrtf+0xca>
 800892a:	3a01      	subs	r2, #1
 800892c:	1a89      	subs	r1, r1, r2
 800892e:	e7b8      	b.n	80088a2 <__ieee754_sqrtf+0x4a>
 8008930:	2080      	movs	r0, #128	@ 0x80
 8008932:	0400      	lsls	r0, r0, #16
 8008934:	e7f7      	b.n	8008926 <__ieee754_sqrtf+0xce>
 8008936:	2301      	movs	r3, #1
 8008938:	3401      	adds	r4, #1
 800893a:	439c      	bics	r4, r3
 800893c:	e7ea      	b.n	8008914 <__ieee754_sqrtf+0xbc>
 800893e:	46c0      	nop			@ (mov r8, r8)
 8008940:	20000060 	.word	0x20000060
 8008944:	2000005c 	.word	0x2000005c

08008948 <_init>:
 8008948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800894a:	46c0      	nop			@ (mov r8, r8)
 800894c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800894e:	bc08      	pop	{r3}
 8008950:	469e      	mov	lr, r3
 8008952:	4770      	bx	lr

08008954 <_fini>:
 8008954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008956:	46c0      	nop			@ (mov r8, r8)
 8008958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800895a:	bc08      	pop	{r3}
 800895c:	469e      	mov	lr, r3
 800895e:	4770      	bx	lr
