# DigitalSystems_Synthesis
This is the third project of the Digital System course at the university and it's about RT Level Components and Iterative Logic desgin using SystemVerilog HDL(Hardware Description Language) and it provides an introduction to a synthesis tool called "yosys".
