
ElectricVehicleAccessories.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a20  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a4  08007b30  08007b30  00017b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007dd4  08007dd4  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08007dd4  08007dd4  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007dd4  08007dd4  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  08007dd4  08007dd4  00017dd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007de0  08007de0  00017de0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08007de4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f60  20000078  08007e5c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000fd8  08007e5c  00020fd8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f91a  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000051cc  00000000  00000000  0004f9bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001798  00000000  00000000  00054b88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001600  00000000  00000000  00056320  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001a5b6  00000000  00000000  00057920  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012475  00000000  00000000  00071ed6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009272b  00000000  00000000  0008434b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00116a76  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c1c  00000000  00000000  00116af4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	08007b18 	.word	0x08007b18

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	08007b18 	.word	0x08007b18

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004dc:	4b08      	ldr	r3, [pc, #32]	; (8000500 <HAL_Init+0x28>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a07      	ldr	r2, [pc, #28]	; (8000500 <HAL_Init+0x28>)
 80004e2:	f043 0310 	orr.w	r3, r3, #16
 80004e6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004e8:	2003      	movs	r0, #3
 80004ea:	f000 f8d1 	bl	8000690 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004ee:	2000      	movs	r0, #0
 80004f0:	f006 fc40 	bl	8006d74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004f4:	f006 faf8 	bl	8006ae8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004f8:	2300      	movs	r3, #0
}
 80004fa:	4618      	mov	r0, r3
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	40022000 	.word	0x40022000

08000504 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000504:	b480      	push	{r7}
 8000506:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000508:	4b05      	ldr	r3, [pc, #20]	; (8000520 <HAL_IncTick+0x1c>)
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	461a      	mov	r2, r3
 800050e:	4b05      	ldr	r3, [pc, #20]	; (8000524 <HAL_IncTick+0x20>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	4413      	add	r3, r2
 8000514:	4a03      	ldr	r2, [pc, #12]	; (8000524 <HAL_IncTick+0x20>)
 8000516:	6013      	str	r3, [r2, #0]
}
 8000518:	bf00      	nop
 800051a:	46bd      	mov	sp, r7
 800051c:	bc80      	pop	{r7}
 800051e:	4770      	bx	lr
 8000520:	20000004 	.word	0x20000004
 8000524:	20000f50 	.word	0x20000f50

08000528 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0
  return uwTick;
 800052c:	4b02      	ldr	r3, [pc, #8]	; (8000538 <HAL_GetTick+0x10>)
 800052e:	681b      	ldr	r3, [r3, #0]
}
 8000530:	4618      	mov	r0, r3
 8000532:	46bd      	mov	sp, r7
 8000534:	bc80      	pop	{r7}
 8000536:	4770      	bx	lr
 8000538:	20000f50 	.word	0x20000f50

0800053c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800053c:	b480      	push	{r7}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	f003 0307 	and.w	r3, r3, #7
 800054a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800054c:	4b0c      	ldr	r3, [pc, #48]	; (8000580 <__NVIC_SetPriorityGrouping+0x44>)
 800054e:	68db      	ldr	r3, [r3, #12]
 8000550:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000552:	68ba      	ldr	r2, [r7, #8]
 8000554:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000558:	4013      	ands	r3, r2
 800055a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000560:	68bb      	ldr	r3, [r7, #8]
 8000562:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000564:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000568:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800056c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800056e:	4a04      	ldr	r2, [pc, #16]	; (8000580 <__NVIC_SetPriorityGrouping+0x44>)
 8000570:	68bb      	ldr	r3, [r7, #8]
 8000572:	60d3      	str	r3, [r2, #12]
}
 8000574:	bf00      	nop
 8000576:	3714      	adds	r7, #20
 8000578:	46bd      	mov	sp, r7
 800057a:	bc80      	pop	{r7}
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop
 8000580:	e000ed00 	.word	0xe000ed00

08000584 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000588:	4b04      	ldr	r3, [pc, #16]	; (800059c <__NVIC_GetPriorityGrouping+0x18>)
 800058a:	68db      	ldr	r3, [r3, #12]
 800058c:	0a1b      	lsrs	r3, r3, #8
 800058e:	f003 0307 	and.w	r3, r3, #7
}
 8000592:	4618      	mov	r0, r3
 8000594:	46bd      	mov	sp, r7
 8000596:	bc80      	pop	{r7}
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	e000ed00 	.word	0xe000ed00

080005a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b083      	sub	sp, #12
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	4603      	mov	r3, r0
 80005a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	db0b      	blt.n	80005ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005b2:	79fb      	ldrb	r3, [r7, #7]
 80005b4:	f003 021f 	and.w	r2, r3, #31
 80005b8:	4906      	ldr	r1, [pc, #24]	; (80005d4 <__NVIC_EnableIRQ+0x34>)
 80005ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005be:	095b      	lsrs	r3, r3, #5
 80005c0:	2001      	movs	r0, #1
 80005c2:	fa00 f202 	lsl.w	r2, r0, r2
 80005c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80005ca:	bf00      	nop
 80005cc:	370c      	adds	r7, #12
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr
 80005d4:	e000e100 	.word	0xe000e100

080005d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005d8:	b480      	push	{r7}
 80005da:	b083      	sub	sp, #12
 80005dc:	af00      	add	r7, sp, #0
 80005de:	4603      	mov	r3, r0
 80005e0:	6039      	str	r1, [r7, #0]
 80005e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	db0a      	blt.n	8000602 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ec:	683b      	ldr	r3, [r7, #0]
 80005ee:	b2da      	uxtb	r2, r3
 80005f0:	490c      	ldr	r1, [pc, #48]	; (8000624 <__NVIC_SetPriority+0x4c>)
 80005f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f6:	0112      	lsls	r2, r2, #4
 80005f8:	b2d2      	uxtb	r2, r2
 80005fa:	440b      	add	r3, r1
 80005fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000600:	e00a      	b.n	8000618 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000602:	683b      	ldr	r3, [r7, #0]
 8000604:	b2da      	uxtb	r2, r3
 8000606:	4908      	ldr	r1, [pc, #32]	; (8000628 <__NVIC_SetPriority+0x50>)
 8000608:	79fb      	ldrb	r3, [r7, #7]
 800060a:	f003 030f 	and.w	r3, r3, #15
 800060e:	3b04      	subs	r3, #4
 8000610:	0112      	lsls	r2, r2, #4
 8000612:	b2d2      	uxtb	r2, r2
 8000614:	440b      	add	r3, r1
 8000616:	761a      	strb	r2, [r3, #24]
}
 8000618:	bf00      	nop
 800061a:	370c      	adds	r7, #12
 800061c:	46bd      	mov	sp, r7
 800061e:	bc80      	pop	{r7}
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	e000e100 	.word	0xe000e100
 8000628:	e000ed00 	.word	0xe000ed00

0800062c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800062c:	b480      	push	{r7}
 800062e:	b089      	sub	sp, #36	; 0x24
 8000630:	af00      	add	r7, sp, #0
 8000632:	60f8      	str	r0, [r7, #12]
 8000634:	60b9      	str	r1, [r7, #8]
 8000636:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	f003 0307 	and.w	r3, r3, #7
 800063e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000640:	69fb      	ldr	r3, [r7, #28]
 8000642:	f1c3 0307 	rsb	r3, r3, #7
 8000646:	2b04      	cmp	r3, #4
 8000648:	bf28      	it	cs
 800064a:	2304      	movcs	r3, #4
 800064c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800064e:	69fb      	ldr	r3, [r7, #28]
 8000650:	3304      	adds	r3, #4
 8000652:	2b06      	cmp	r3, #6
 8000654:	d902      	bls.n	800065c <NVIC_EncodePriority+0x30>
 8000656:	69fb      	ldr	r3, [r7, #28]
 8000658:	3b03      	subs	r3, #3
 800065a:	e000      	b.n	800065e <NVIC_EncodePriority+0x32>
 800065c:	2300      	movs	r3, #0
 800065e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000660:	f04f 32ff 	mov.w	r2, #4294967295
 8000664:	69bb      	ldr	r3, [r7, #24]
 8000666:	fa02 f303 	lsl.w	r3, r2, r3
 800066a:	43da      	mvns	r2, r3
 800066c:	68bb      	ldr	r3, [r7, #8]
 800066e:	401a      	ands	r2, r3
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000674:	f04f 31ff 	mov.w	r1, #4294967295
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	fa01 f303 	lsl.w	r3, r1, r3
 800067e:	43d9      	mvns	r1, r3
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000684:	4313      	orrs	r3, r2
         );
}
 8000686:	4618      	mov	r0, r3
 8000688:	3724      	adds	r7, #36	; 0x24
 800068a:	46bd      	mov	sp, r7
 800068c:	bc80      	pop	{r7}
 800068e:	4770      	bx	lr

08000690 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f7ff ff4f 	bl	800053c <__NVIC_SetPriorityGrouping>
}
 800069e:	bf00      	nop
 80006a0:	3708      	adds	r7, #8
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}

080006a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006a6:	b580      	push	{r7, lr}
 80006a8:	b086      	sub	sp, #24
 80006aa:	af00      	add	r7, sp, #0
 80006ac:	4603      	mov	r3, r0
 80006ae:	60b9      	str	r1, [r7, #8]
 80006b0:	607a      	str	r2, [r7, #4]
 80006b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006b4:	2300      	movs	r3, #0
 80006b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006b8:	f7ff ff64 	bl	8000584 <__NVIC_GetPriorityGrouping>
 80006bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006be:	687a      	ldr	r2, [r7, #4]
 80006c0:	68b9      	ldr	r1, [r7, #8]
 80006c2:	6978      	ldr	r0, [r7, #20]
 80006c4:	f7ff ffb2 	bl	800062c <NVIC_EncodePriority>
 80006c8:	4602      	mov	r2, r0
 80006ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006ce:	4611      	mov	r1, r2
 80006d0:	4618      	mov	r0, r3
 80006d2:	f7ff ff81 	bl	80005d8 <__NVIC_SetPriority>
}
 80006d6:	bf00      	nop
 80006d8:	3718      	adds	r7, #24
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}

080006de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006de:	b580      	push	{r7, lr}
 80006e0:	b082      	sub	sp, #8
 80006e2:	af00      	add	r7, sp, #0
 80006e4:	4603      	mov	r3, r0
 80006e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80006e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ec:	4618      	mov	r0, r3
 80006ee:	f7ff ff57 	bl	80005a0 <__NVIC_EnableIRQ>
}
 80006f2:	bf00      	nop
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
	...

080006fc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b085      	sub	sp, #20
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000704:	2300      	movs	r3, #0
 8000706:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d101      	bne.n	8000712 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800070e:	2301      	movs	r3, #1
 8000710:	e043      	b.n	800079a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	461a      	mov	r2, r3
 8000718:	4b22      	ldr	r3, [pc, #136]	; (80007a4 <HAL_DMA_Init+0xa8>)
 800071a:	4413      	add	r3, r2
 800071c:	4a22      	ldr	r2, [pc, #136]	; (80007a8 <HAL_DMA_Init+0xac>)
 800071e:	fba2 2303 	umull	r2, r3, r2, r3
 8000722:	091b      	lsrs	r3, r3, #4
 8000724:	009a      	lsls	r2, r3, #2
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	4a1f      	ldr	r2, [pc, #124]	; (80007ac <HAL_DMA_Init+0xb0>)
 800072e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	2202      	movs	r2, #2
 8000734:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000746:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800074a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000754:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	68db      	ldr	r3, [r3, #12]
 800075a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000760:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	695b      	ldr	r3, [r3, #20]
 8000766:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800076c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	69db      	ldr	r3, [r3, #28]
 8000772:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000774:	68fa      	ldr	r2, [r7, #12]
 8000776:	4313      	orrs	r3, r2
 8000778:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	68fa      	ldr	r2, [r7, #12]
 8000780:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	2200      	movs	r2, #0
 8000786:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	2201      	movs	r2, #1
 800078c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	2200      	movs	r2, #0
 8000794:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000798:	2300      	movs	r3, #0
}
 800079a:	4618      	mov	r0, r3
 800079c:	3714      	adds	r7, #20
 800079e:	46bd      	mov	sp, r7
 80007a0:	bc80      	pop	{r7}
 80007a2:	4770      	bx	lr
 80007a4:	bffdfff8 	.word	0xbffdfff8
 80007a8:	cccccccd 	.word	0xcccccccd
 80007ac:	40020000 	.word	0x40020000

080007b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b086      	sub	sp, #24
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	60f8      	str	r0, [r7, #12]
 80007b8:	60b9      	str	r1, [r7, #8]
 80007ba:	607a      	str	r2, [r7, #4]
 80007bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80007be:	2300      	movs	r3, #0
 80007c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80007c8:	2b01      	cmp	r3, #1
 80007ca:	d101      	bne.n	80007d0 <HAL_DMA_Start_IT+0x20>
 80007cc:	2302      	movs	r3, #2
 80007ce:	e04a      	b.n	8000866 <HAL_DMA_Start_IT+0xb6>
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	2201      	movs	r2, #1
 80007d4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80007de:	2b01      	cmp	r3, #1
 80007e0:	d13a      	bne.n	8000858 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	2202      	movs	r2, #2
 80007e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	2200      	movs	r2, #0
 80007ee:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	681a      	ldr	r2, [r3, #0]
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	f022 0201 	bic.w	r2, r2, #1
 80007fe:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	687a      	ldr	r2, [r7, #4]
 8000804:	68b9      	ldr	r1, [r7, #8]
 8000806:	68f8      	ldr	r0, [r7, #12]
 8000808:	f000 f9ae 	bl	8000b68 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000810:	2b00      	cmp	r3, #0
 8000812:	d008      	beq.n	8000826 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	681a      	ldr	r2, [r3, #0]
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	f042 020e 	orr.w	r2, r2, #14
 8000822:	601a      	str	r2, [r3, #0]
 8000824:	e00f      	b.n	8000846 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	681a      	ldr	r2, [r3, #0]
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	f022 0204 	bic.w	r2, r2, #4
 8000834:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	681a      	ldr	r2, [r3, #0]
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	f042 020a 	orr.w	r2, r2, #10
 8000844:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	681a      	ldr	r2, [r3, #0]
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	f042 0201 	orr.w	r2, r2, #1
 8000854:	601a      	str	r2, [r3, #0]
 8000856:	e005      	b.n	8000864 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	2200      	movs	r2, #0
 800085c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000860:	2302      	movs	r3, #2
 8000862:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8000864:	7dfb      	ldrb	r3, [r7, #23]
}
 8000866:	4618      	mov	r0, r3
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
	...

08000870 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000870:	b580      	push	{r7, lr}
 8000872:	b084      	sub	sp, #16
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000878:	2300      	movs	r3, #0
 800087a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000882:	2b02      	cmp	r3, #2
 8000884:	d005      	beq.n	8000892 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	2204      	movs	r2, #4
 800088a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800088c:	2301      	movs	r3, #1
 800088e:	73fb      	strb	r3, [r7, #15]
 8000890:	e051      	b.n	8000936 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	681a      	ldr	r2, [r3, #0]
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	f022 020e 	bic.w	r2, r2, #14
 80008a0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	681a      	ldr	r2, [r3, #0]
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	f022 0201 	bic.w	r2, r2, #1
 80008b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	4a22      	ldr	r2, [pc, #136]	; (8000940 <HAL_DMA_Abort_IT+0xd0>)
 80008b8:	4293      	cmp	r3, r2
 80008ba:	d029      	beq.n	8000910 <HAL_DMA_Abort_IT+0xa0>
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	4a20      	ldr	r2, [pc, #128]	; (8000944 <HAL_DMA_Abort_IT+0xd4>)
 80008c2:	4293      	cmp	r3, r2
 80008c4:	d022      	beq.n	800090c <HAL_DMA_Abort_IT+0x9c>
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4a1f      	ldr	r2, [pc, #124]	; (8000948 <HAL_DMA_Abort_IT+0xd8>)
 80008cc:	4293      	cmp	r3, r2
 80008ce:	d01a      	beq.n	8000906 <HAL_DMA_Abort_IT+0x96>
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4a1d      	ldr	r2, [pc, #116]	; (800094c <HAL_DMA_Abort_IT+0xdc>)
 80008d6:	4293      	cmp	r3, r2
 80008d8:	d012      	beq.n	8000900 <HAL_DMA_Abort_IT+0x90>
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	4a1c      	ldr	r2, [pc, #112]	; (8000950 <HAL_DMA_Abort_IT+0xe0>)
 80008e0:	4293      	cmp	r3, r2
 80008e2:	d00a      	beq.n	80008fa <HAL_DMA_Abort_IT+0x8a>
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	4a1a      	ldr	r2, [pc, #104]	; (8000954 <HAL_DMA_Abort_IT+0xe4>)
 80008ea:	4293      	cmp	r3, r2
 80008ec:	d102      	bne.n	80008f4 <HAL_DMA_Abort_IT+0x84>
 80008ee:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80008f2:	e00e      	b.n	8000912 <HAL_DMA_Abort_IT+0xa2>
 80008f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80008f8:	e00b      	b.n	8000912 <HAL_DMA_Abort_IT+0xa2>
 80008fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008fe:	e008      	b.n	8000912 <HAL_DMA_Abort_IT+0xa2>
 8000900:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000904:	e005      	b.n	8000912 <HAL_DMA_Abort_IT+0xa2>
 8000906:	f44f 7380 	mov.w	r3, #256	; 0x100
 800090a:	e002      	b.n	8000912 <HAL_DMA_Abort_IT+0xa2>
 800090c:	2310      	movs	r3, #16
 800090e:	e000      	b.n	8000912 <HAL_DMA_Abort_IT+0xa2>
 8000910:	2301      	movs	r3, #1
 8000912:	4a11      	ldr	r2, [pc, #68]	; (8000958 <HAL_DMA_Abort_IT+0xe8>)
 8000914:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	2201      	movs	r2, #1
 800091a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	2200      	movs	r2, #0
 8000922:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800092a:	2b00      	cmp	r3, #0
 800092c:	d003      	beq.n	8000936 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000932:	6878      	ldr	r0, [r7, #4]
 8000934:	4798      	blx	r3
    } 
  }
  return status;
 8000936:	7bfb      	ldrb	r3, [r7, #15]
}
 8000938:	4618      	mov	r0, r3
 800093a:	3710      	adds	r7, #16
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	40020008 	.word	0x40020008
 8000944:	4002001c 	.word	0x4002001c
 8000948:	40020030 	.word	0x40020030
 800094c:	40020044 	.word	0x40020044
 8000950:	40020058 	.word	0x40020058
 8000954:	4002006c 	.word	0x4002006c
 8000958:	40020000 	.word	0x40020000

0800095c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b084      	sub	sp, #16
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000978:	2204      	movs	r2, #4
 800097a:	409a      	lsls	r2, r3
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	4013      	ands	r3, r2
 8000980:	2b00      	cmp	r3, #0
 8000982:	d04f      	beq.n	8000a24 <HAL_DMA_IRQHandler+0xc8>
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	f003 0304 	and.w	r3, r3, #4
 800098a:	2b00      	cmp	r3, #0
 800098c:	d04a      	beq.n	8000a24 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f003 0320 	and.w	r3, r3, #32
 8000998:	2b00      	cmp	r3, #0
 800099a:	d107      	bne.n	80009ac <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	681a      	ldr	r2, [r3, #0]
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	f022 0204 	bic.w	r2, r2, #4
 80009aa:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a66      	ldr	r2, [pc, #408]	; (8000b4c <HAL_DMA_IRQHandler+0x1f0>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d029      	beq.n	8000a0a <HAL_DMA_IRQHandler+0xae>
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	4a65      	ldr	r2, [pc, #404]	; (8000b50 <HAL_DMA_IRQHandler+0x1f4>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	d022      	beq.n	8000a06 <HAL_DMA_IRQHandler+0xaa>
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a63      	ldr	r2, [pc, #396]	; (8000b54 <HAL_DMA_IRQHandler+0x1f8>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d01a      	beq.n	8000a00 <HAL_DMA_IRQHandler+0xa4>
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4a62      	ldr	r2, [pc, #392]	; (8000b58 <HAL_DMA_IRQHandler+0x1fc>)
 80009d0:	4293      	cmp	r3, r2
 80009d2:	d012      	beq.n	80009fa <HAL_DMA_IRQHandler+0x9e>
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a60      	ldr	r2, [pc, #384]	; (8000b5c <HAL_DMA_IRQHandler+0x200>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d00a      	beq.n	80009f4 <HAL_DMA_IRQHandler+0x98>
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	4a5f      	ldr	r2, [pc, #380]	; (8000b60 <HAL_DMA_IRQHandler+0x204>)
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d102      	bne.n	80009ee <HAL_DMA_IRQHandler+0x92>
 80009e8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80009ec:	e00e      	b.n	8000a0c <HAL_DMA_IRQHandler+0xb0>
 80009ee:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80009f2:	e00b      	b.n	8000a0c <HAL_DMA_IRQHandler+0xb0>
 80009f4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80009f8:	e008      	b.n	8000a0c <HAL_DMA_IRQHandler+0xb0>
 80009fa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80009fe:	e005      	b.n	8000a0c <HAL_DMA_IRQHandler+0xb0>
 8000a00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a04:	e002      	b.n	8000a0c <HAL_DMA_IRQHandler+0xb0>
 8000a06:	2340      	movs	r3, #64	; 0x40
 8000a08:	e000      	b.n	8000a0c <HAL_DMA_IRQHandler+0xb0>
 8000a0a:	2304      	movs	r3, #4
 8000a0c:	4a55      	ldr	r2, [pc, #340]	; (8000b64 <HAL_DMA_IRQHandler+0x208>)
 8000a0e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	f000 8094 	beq.w	8000b42 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a1e:	6878      	ldr	r0, [r7, #4]
 8000a20:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000a22:	e08e      	b.n	8000b42 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a28:	2202      	movs	r2, #2
 8000a2a:	409a      	lsls	r2, r3
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	4013      	ands	r3, r2
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d056      	beq.n	8000ae2 <HAL_DMA_IRQHandler+0x186>
 8000a34:	68bb      	ldr	r3, [r7, #8]
 8000a36:	f003 0302 	and.w	r3, r3, #2
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d051      	beq.n	8000ae2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f003 0320 	and.w	r3, r3, #32
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d10b      	bne.n	8000a64 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	681a      	ldr	r2, [r3, #0]
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	f022 020a 	bic.w	r2, r2, #10
 8000a5a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	2201      	movs	r2, #1
 8000a60:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a38      	ldr	r2, [pc, #224]	; (8000b4c <HAL_DMA_IRQHandler+0x1f0>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d029      	beq.n	8000ac2 <HAL_DMA_IRQHandler+0x166>
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4a37      	ldr	r2, [pc, #220]	; (8000b50 <HAL_DMA_IRQHandler+0x1f4>)
 8000a74:	4293      	cmp	r3, r2
 8000a76:	d022      	beq.n	8000abe <HAL_DMA_IRQHandler+0x162>
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a35      	ldr	r2, [pc, #212]	; (8000b54 <HAL_DMA_IRQHandler+0x1f8>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d01a      	beq.n	8000ab8 <HAL_DMA_IRQHandler+0x15c>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a34      	ldr	r2, [pc, #208]	; (8000b58 <HAL_DMA_IRQHandler+0x1fc>)
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d012      	beq.n	8000ab2 <HAL_DMA_IRQHandler+0x156>
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a32      	ldr	r2, [pc, #200]	; (8000b5c <HAL_DMA_IRQHandler+0x200>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d00a      	beq.n	8000aac <HAL_DMA_IRQHandler+0x150>
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a31      	ldr	r2, [pc, #196]	; (8000b60 <HAL_DMA_IRQHandler+0x204>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d102      	bne.n	8000aa6 <HAL_DMA_IRQHandler+0x14a>
 8000aa0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000aa4:	e00e      	b.n	8000ac4 <HAL_DMA_IRQHandler+0x168>
 8000aa6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000aaa:	e00b      	b.n	8000ac4 <HAL_DMA_IRQHandler+0x168>
 8000aac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ab0:	e008      	b.n	8000ac4 <HAL_DMA_IRQHandler+0x168>
 8000ab2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ab6:	e005      	b.n	8000ac4 <HAL_DMA_IRQHandler+0x168>
 8000ab8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000abc:	e002      	b.n	8000ac4 <HAL_DMA_IRQHandler+0x168>
 8000abe:	2320      	movs	r3, #32
 8000ac0:	e000      	b.n	8000ac4 <HAL_DMA_IRQHandler+0x168>
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	4a27      	ldr	r2, [pc, #156]	; (8000b64 <HAL_DMA_IRQHandler+0x208>)
 8000ac6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	2200      	movs	r2, #0
 8000acc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d034      	beq.n	8000b42 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000adc:	6878      	ldr	r0, [r7, #4]
 8000ade:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000ae0:	e02f      	b.n	8000b42 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae6:	2208      	movs	r2, #8
 8000ae8:	409a      	lsls	r2, r3
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	4013      	ands	r3, r2
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d028      	beq.n	8000b44 <HAL_DMA_IRQHandler+0x1e8>
 8000af2:	68bb      	ldr	r3, [r7, #8]
 8000af4:	f003 0308 	and.w	r3, r3, #8
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d023      	beq.n	8000b44 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	f022 020e 	bic.w	r2, r2, #14
 8000b0a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b14:	2101      	movs	r1, #1
 8000b16:	fa01 f202 	lsl.w	r2, r1, r2
 8000b1a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	2201      	movs	r2, #1
 8000b20:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	2201      	movs	r2, #1
 8000b26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d004      	beq.n	8000b44 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3e:	6878      	ldr	r0, [r7, #4]
 8000b40:	4798      	blx	r3
    }
  }
  return;
 8000b42:	bf00      	nop
 8000b44:	bf00      	nop
}
 8000b46:	3710      	adds	r7, #16
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	40020008 	.word	0x40020008
 8000b50:	4002001c 	.word	0x4002001c
 8000b54:	40020030 	.word	0x40020030
 8000b58:	40020044 	.word	0x40020044
 8000b5c:	40020058 	.word	0x40020058
 8000b60:	4002006c 	.word	0x4002006c
 8000b64:	40020000 	.word	0x40020000

08000b68 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b085      	sub	sp, #20
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	60f8      	str	r0, [r7, #12]
 8000b70:	60b9      	str	r1, [r7, #8]
 8000b72:	607a      	str	r2, [r7, #4]
 8000b74:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b7e:	2101      	movs	r1, #1
 8000b80:	fa01 f202 	lsl.w	r2, r1, r2
 8000b84:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000b86:	68fb      	ldr	r3, [r7, #12]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	683a      	ldr	r2, [r7, #0]
 8000b8c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	2b10      	cmp	r3, #16
 8000b94:	d108      	bne.n	8000ba8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	687a      	ldr	r2, [r7, #4]
 8000b9c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	68ba      	ldr	r2, [r7, #8]
 8000ba4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000ba6:	e007      	b.n	8000bb8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	68ba      	ldr	r2, [r7, #8]
 8000bae:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	687a      	ldr	r2, [r7, #4]
 8000bb6:	60da      	str	r2, [r3, #12]
}
 8000bb8:	bf00      	nop
 8000bba:	3714      	adds	r7, #20
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bc80      	pop	{r7}
 8000bc0:	4770      	bx	lr
	...

08000bc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b08b      	sub	sp, #44	; 0x2c
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
 8000bcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bd6:	e127      	b.n	8000e28 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000bd8:	2201      	movs	r2, #1
 8000bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000be0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	69fa      	ldr	r2, [r7, #28]
 8000be8:	4013      	ands	r3, r2
 8000bea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000bec:	69ba      	ldr	r2, [r7, #24]
 8000bee:	69fb      	ldr	r3, [r7, #28]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	f040 8116 	bne.w	8000e22 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	2b12      	cmp	r3, #18
 8000bfc:	d034      	beq.n	8000c68 <HAL_GPIO_Init+0xa4>
 8000bfe:	2b12      	cmp	r3, #18
 8000c00:	d80d      	bhi.n	8000c1e <HAL_GPIO_Init+0x5a>
 8000c02:	2b02      	cmp	r3, #2
 8000c04:	d02b      	beq.n	8000c5e <HAL_GPIO_Init+0x9a>
 8000c06:	2b02      	cmp	r3, #2
 8000c08:	d804      	bhi.n	8000c14 <HAL_GPIO_Init+0x50>
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d031      	beq.n	8000c72 <HAL_GPIO_Init+0xae>
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d01c      	beq.n	8000c4c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c12:	e048      	b.n	8000ca6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c14:	2b03      	cmp	r3, #3
 8000c16:	d043      	beq.n	8000ca0 <HAL_GPIO_Init+0xdc>
 8000c18:	2b11      	cmp	r3, #17
 8000c1a:	d01b      	beq.n	8000c54 <HAL_GPIO_Init+0x90>
          break;
 8000c1c:	e043      	b.n	8000ca6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c1e:	4a89      	ldr	r2, [pc, #548]	; (8000e44 <HAL_GPIO_Init+0x280>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d026      	beq.n	8000c72 <HAL_GPIO_Init+0xae>
 8000c24:	4a87      	ldr	r2, [pc, #540]	; (8000e44 <HAL_GPIO_Init+0x280>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d806      	bhi.n	8000c38 <HAL_GPIO_Init+0x74>
 8000c2a:	4a87      	ldr	r2, [pc, #540]	; (8000e48 <HAL_GPIO_Init+0x284>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d020      	beq.n	8000c72 <HAL_GPIO_Init+0xae>
 8000c30:	4a86      	ldr	r2, [pc, #536]	; (8000e4c <HAL_GPIO_Init+0x288>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d01d      	beq.n	8000c72 <HAL_GPIO_Init+0xae>
          break;
 8000c36:	e036      	b.n	8000ca6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c38:	4a85      	ldr	r2, [pc, #532]	; (8000e50 <HAL_GPIO_Init+0x28c>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d019      	beq.n	8000c72 <HAL_GPIO_Init+0xae>
 8000c3e:	4a85      	ldr	r2, [pc, #532]	; (8000e54 <HAL_GPIO_Init+0x290>)
 8000c40:	4293      	cmp	r3, r2
 8000c42:	d016      	beq.n	8000c72 <HAL_GPIO_Init+0xae>
 8000c44:	4a84      	ldr	r2, [pc, #528]	; (8000e58 <HAL_GPIO_Init+0x294>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d013      	beq.n	8000c72 <HAL_GPIO_Init+0xae>
          break;
 8000c4a:	e02c      	b.n	8000ca6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	623b      	str	r3, [r7, #32]
          break;
 8000c52:	e028      	b.n	8000ca6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	68db      	ldr	r3, [r3, #12]
 8000c58:	3304      	adds	r3, #4
 8000c5a:	623b      	str	r3, [r7, #32]
          break;
 8000c5c:	e023      	b.n	8000ca6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	68db      	ldr	r3, [r3, #12]
 8000c62:	3308      	adds	r3, #8
 8000c64:	623b      	str	r3, [r7, #32]
          break;
 8000c66:	e01e      	b.n	8000ca6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	68db      	ldr	r3, [r3, #12]
 8000c6c:	330c      	adds	r3, #12
 8000c6e:	623b      	str	r3, [r7, #32]
          break;
 8000c70:	e019      	b.n	8000ca6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	689b      	ldr	r3, [r3, #8]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d102      	bne.n	8000c80 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c7a:	2304      	movs	r3, #4
 8000c7c:	623b      	str	r3, [r7, #32]
          break;
 8000c7e:	e012      	b.n	8000ca6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	689b      	ldr	r3, [r3, #8]
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d105      	bne.n	8000c94 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c88:	2308      	movs	r3, #8
 8000c8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	69fa      	ldr	r2, [r7, #28]
 8000c90:	611a      	str	r2, [r3, #16]
          break;
 8000c92:	e008      	b.n	8000ca6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c94:	2308      	movs	r3, #8
 8000c96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	69fa      	ldr	r2, [r7, #28]
 8000c9c:	615a      	str	r2, [r3, #20]
          break;
 8000c9e:	e002      	b.n	8000ca6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	623b      	str	r3, [r7, #32]
          break;
 8000ca4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ca6:	69bb      	ldr	r3, [r7, #24]
 8000ca8:	2bff      	cmp	r3, #255	; 0xff
 8000caa:	d801      	bhi.n	8000cb0 <HAL_GPIO_Init+0xec>
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	e001      	b.n	8000cb4 <HAL_GPIO_Init+0xf0>
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	3304      	adds	r3, #4
 8000cb4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000cb6:	69bb      	ldr	r3, [r7, #24]
 8000cb8:	2bff      	cmp	r3, #255	; 0xff
 8000cba:	d802      	bhi.n	8000cc2 <HAL_GPIO_Init+0xfe>
 8000cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cbe:	009b      	lsls	r3, r3, #2
 8000cc0:	e002      	b.n	8000cc8 <HAL_GPIO_Init+0x104>
 8000cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cc4:	3b08      	subs	r3, #8
 8000cc6:	009b      	lsls	r3, r3, #2
 8000cc8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	210f      	movs	r1, #15
 8000cd0:	693b      	ldr	r3, [r7, #16]
 8000cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd6:	43db      	mvns	r3, r3
 8000cd8:	401a      	ands	r2, r3
 8000cda:	6a39      	ldr	r1, [r7, #32]
 8000cdc:	693b      	ldr	r3, [r7, #16]
 8000cde:	fa01 f303 	lsl.w	r3, r1, r3
 8000ce2:	431a      	orrs	r2, r3
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	f000 8096 	beq.w	8000e22 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000cf6:	4b59      	ldr	r3, [pc, #356]	; (8000e5c <HAL_GPIO_Init+0x298>)
 8000cf8:	699b      	ldr	r3, [r3, #24]
 8000cfa:	4a58      	ldr	r2, [pc, #352]	; (8000e5c <HAL_GPIO_Init+0x298>)
 8000cfc:	f043 0301 	orr.w	r3, r3, #1
 8000d00:	6193      	str	r3, [r2, #24]
 8000d02:	4b56      	ldr	r3, [pc, #344]	; (8000e5c <HAL_GPIO_Init+0x298>)
 8000d04:	699b      	ldr	r3, [r3, #24]
 8000d06:	f003 0301 	and.w	r3, r3, #1
 8000d0a:	60bb      	str	r3, [r7, #8]
 8000d0c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d0e:	4a54      	ldr	r2, [pc, #336]	; (8000e60 <HAL_GPIO_Init+0x29c>)
 8000d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d12:	089b      	lsrs	r3, r3, #2
 8000d14:	3302      	adds	r3, #2
 8000d16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d1a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d1e:	f003 0303 	and.w	r3, r3, #3
 8000d22:	009b      	lsls	r3, r3, #2
 8000d24:	220f      	movs	r2, #15
 8000d26:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2a:	43db      	mvns	r3, r3
 8000d2c:	68fa      	ldr	r2, [r7, #12]
 8000d2e:	4013      	ands	r3, r2
 8000d30:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	4a4b      	ldr	r2, [pc, #300]	; (8000e64 <HAL_GPIO_Init+0x2a0>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d013      	beq.n	8000d62 <HAL_GPIO_Init+0x19e>
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	4a4a      	ldr	r2, [pc, #296]	; (8000e68 <HAL_GPIO_Init+0x2a4>)
 8000d3e:	4293      	cmp	r3, r2
 8000d40:	d00d      	beq.n	8000d5e <HAL_GPIO_Init+0x19a>
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	4a49      	ldr	r2, [pc, #292]	; (8000e6c <HAL_GPIO_Init+0x2a8>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d007      	beq.n	8000d5a <HAL_GPIO_Init+0x196>
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	4a48      	ldr	r2, [pc, #288]	; (8000e70 <HAL_GPIO_Init+0x2ac>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d101      	bne.n	8000d56 <HAL_GPIO_Init+0x192>
 8000d52:	2303      	movs	r3, #3
 8000d54:	e006      	b.n	8000d64 <HAL_GPIO_Init+0x1a0>
 8000d56:	2304      	movs	r3, #4
 8000d58:	e004      	b.n	8000d64 <HAL_GPIO_Init+0x1a0>
 8000d5a:	2302      	movs	r3, #2
 8000d5c:	e002      	b.n	8000d64 <HAL_GPIO_Init+0x1a0>
 8000d5e:	2301      	movs	r3, #1
 8000d60:	e000      	b.n	8000d64 <HAL_GPIO_Init+0x1a0>
 8000d62:	2300      	movs	r3, #0
 8000d64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d66:	f002 0203 	and.w	r2, r2, #3
 8000d6a:	0092      	lsls	r2, r2, #2
 8000d6c:	4093      	lsls	r3, r2
 8000d6e:	68fa      	ldr	r2, [r7, #12]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d74:	493a      	ldr	r1, [pc, #232]	; (8000e60 <HAL_GPIO_Init+0x29c>)
 8000d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d78:	089b      	lsrs	r3, r3, #2
 8000d7a:	3302      	adds	r3, #2
 8000d7c:	68fa      	ldr	r2, [r7, #12]
 8000d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d006      	beq.n	8000d9c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d8e:	4b39      	ldr	r3, [pc, #228]	; (8000e74 <HAL_GPIO_Init+0x2b0>)
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	4938      	ldr	r1, [pc, #224]	; (8000e74 <HAL_GPIO_Init+0x2b0>)
 8000d94:	69bb      	ldr	r3, [r7, #24]
 8000d96:	4313      	orrs	r3, r2
 8000d98:	600b      	str	r3, [r1, #0]
 8000d9a:	e006      	b.n	8000daa <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d9c:	4b35      	ldr	r3, [pc, #212]	; (8000e74 <HAL_GPIO_Init+0x2b0>)
 8000d9e:	681a      	ldr	r2, [r3, #0]
 8000da0:	69bb      	ldr	r3, [r7, #24]
 8000da2:	43db      	mvns	r3, r3
 8000da4:	4933      	ldr	r1, [pc, #204]	; (8000e74 <HAL_GPIO_Init+0x2b0>)
 8000da6:	4013      	ands	r3, r2
 8000da8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d006      	beq.n	8000dc4 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000db6:	4b2f      	ldr	r3, [pc, #188]	; (8000e74 <HAL_GPIO_Init+0x2b0>)
 8000db8:	685a      	ldr	r2, [r3, #4]
 8000dba:	492e      	ldr	r1, [pc, #184]	; (8000e74 <HAL_GPIO_Init+0x2b0>)
 8000dbc:	69bb      	ldr	r3, [r7, #24]
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	604b      	str	r3, [r1, #4]
 8000dc2:	e006      	b.n	8000dd2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000dc4:	4b2b      	ldr	r3, [pc, #172]	; (8000e74 <HAL_GPIO_Init+0x2b0>)
 8000dc6:	685a      	ldr	r2, [r3, #4]
 8000dc8:	69bb      	ldr	r3, [r7, #24]
 8000dca:	43db      	mvns	r3, r3
 8000dcc:	4929      	ldr	r1, [pc, #164]	; (8000e74 <HAL_GPIO_Init+0x2b0>)
 8000dce:	4013      	ands	r3, r2
 8000dd0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d006      	beq.n	8000dec <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000dde:	4b25      	ldr	r3, [pc, #148]	; (8000e74 <HAL_GPIO_Init+0x2b0>)
 8000de0:	689a      	ldr	r2, [r3, #8]
 8000de2:	4924      	ldr	r1, [pc, #144]	; (8000e74 <HAL_GPIO_Init+0x2b0>)
 8000de4:	69bb      	ldr	r3, [r7, #24]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	608b      	str	r3, [r1, #8]
 8000dea:	e006      	b.n	8000dfa <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000dec:	4b21      	ldr	r3, [pc, #132]	; (8000e74 <HAL_GPIO_Init+0x2b0>)
 8000dee:	689a      	ldr	r2, [r3, #8]
 8000df0:	69bb      	ldr	r3, [r7, #24]
 8000df2:	43db      	mvns	r3, r3
 8000df4:	491f      	ldr	r1, [pc, #124]	; (8000e74 <HAL_GPIO_Init+0x2b0>)
 8000df6:	4013      	ands	r3, r2
 8000df8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d006      	beq.n	8000e14 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e06:	4b1b      	ldr	r3, [pc, #108]	; (8000e74 <HAL_GPIO_Init+0x2b0>)
 8000e08:	68da      	ldr	r2, [r3, #12]
 8000e0a:	491a      	ldr	r1, [pc, #104]	; (8000e74 <HAL_GPIO_Init+0x2b0>)
 8000e0c:	69bb      	ldr	r3, [r7, #24]
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	60cb      	str	r3, [r1, #12]
 8000e12:	e006      	b.n	8000e22 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e14:	4b17      	ldr	r3, [pc, #92]	; (8000e74 <HAL_GPIO_Init+0x2b0>)
 8000e16:	68da      	ldr	r2, [r3, #12]
 8000e18:	69bb      	ldr	r3, [r7, #24]
 8000e1a:	43db      	mvns	r3, r3
 8000e1c:	4915      	ldr	r1, [pc, #84]	; (8000e74 <HAL_GPIO_Init+0x2b0>)
 8000e1e:	4013      	ands	r3, r2
 8000e20:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e24:	3301      	adds	r3, #1
 8000e26:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e2e:	fa22 f303 	lsr.w	r3, r2, r3
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	f47f aed0 	bne.w	8000bd8 <HAL_GPIO_Init+0x14>
  }
}
 8000e38:	bf00      	nop
 8000e3a:	372c      	adds	r7, #44	; 0x2c
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bc80      	pop	{r7}
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	10210000 	.word	0x10210000
 8000e48:	10110000 	.word	0x10110000
 8000e4c:	10120000 	.word	0x10120000
 8000e50:	10310000 	.word	0x10310000
 8000e54:	10320000 	.word	0x10320000
 8000e58:	10220000 	.word	0x10220000
 8000e5c:	40021000 	.word	0x40021000
 8000e60:	40010000 	.word	0x40010000
 8000e64:	40010800 	.word	0x40010800
 8000e68:	40010c00 	.word	0x40010c00
 8000e6c:	40011000 	.word	0x40011000
 8000e70:	40011400 	.word	0x40011400
 8000e74:	40010400 	.word	0x40010400

08000e78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	460b      	mov	r3, r1
 8000e82:	807b      	strh	r3, [r7, #2]
 8000e84:	4613      	mov	r3, r2
 8000e86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e88:	787b      	ldrb	r3, [r7, #1]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d003      	beq.n	8000e96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e8e:	887a      	ldrh	r2, [r7, #2]
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000e94:	e003      	b.n	8000e9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000e96:	887b      	ldrh	r3, [r7, #2]
 8000e98:	041a      	lsls	r2, r3, #16
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	611a      	str	r2, [r3, #16]
}
 8000e9e:	bf00      	nop
 8000ea0:	370c      	adds	r7, #12
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bc80      	pop	{r7}
 8000ea6:	4770      	bx	lr

08000ea8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d101      	bne.n	8000eba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e26c      	b.n	8001394 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	f000 8087 	beq.w	8000fd6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ec8:	4b92      	ldr	r3, [pc, #584]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	f003 030c 	and.w	r3, r3, #12
 8000ed0:	2b04      	cmp	r3, #4
 8000ed2:	d00c      	beq.n	8000eee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ed4:	4b8f      	ldr	r3, [pc, #572]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	f003 030c 	and.w	r3, r3, #12
 8000edc:	2b08      	cmp	r3, #8
 8000ede:	d112      	bne.n	8000f06 <HAL_RCC_OscConfig+0x5e>
 8000ee0:	4b8c      	ldr	r3, [pc, #560]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ee8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000eec:	d10b      	bne.n	8000f06 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000eee:	4b89      	ldr	r3, [pc, #548]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d06c      	beq.n	8000fd4 <HAL_RCC_OscConfig+0x12c>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d168      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f02:	2301      	movs	r3, #1
 8000f04:	e246      	b.n	8001394 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f0e:	d106      	bne.n	8000f1e <HAL_RCC_OscConfig+0x76>
 8000f10:	4b80      	ldr	r3, [pc, #512]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a7f      	ldr	r2, [pc, #508]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000f16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f1a:	6013      	str	r3, [r2, #0]
 8000f1c:	e02e      	b.n	8000f7c <HAL_RCC_OscConfig+0xd4>
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d10c      	bne.n	8000f40 <HAL_RCC_OscConfig+0x98>
 8000f26:	4b7b      	ldr	r3, [pc, #492]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4a7a      	ldr	r2, [pc, #488]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000f2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f30:	6013      	str	r3, [r2, #0]
 8000f32:	4b78      	ldr	r3, [pc, #480]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4a77      	ldr	r2, [pc, #476]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000f38:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f3c:	6013      	str	r3, [r2, #0]
 8000f3e:	e01d      	b.n	8000f7c <HAL_RCC_OscConfig+0xd4>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f48:	d10c      	bne.n	8000f64 <HAL_RCC_OscConfig+0xbc>
 8000f4a:	4b72      	ldr	r3, [pc, #456]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a71      	ldr	r2, [pc, #452]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000f50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f54:	6013      	str	r3, [r2, #0]
 8000f56:	4b6f      	ldr	r3, [pc, #444]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a6e      	ldr	r2, [pc, #440]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000f5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f60:	6013      	str	r3, [r2, #0]
 8000f62:	e00b      	b.n	8000f7c <HAL_RCC_OscConfig+0xd4>
 8000f64:	4b6b      	ldr	r3, [pc, #428]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a6a      	ldr	r2, [pc, #424]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000f6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f6e:	6013      	str	r3, [r2, #0]
 8000f70:	4b68      	ldr	r3, [pc, #416]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a67      	ldr	r2, [pc, #412]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000f76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f7a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d013      	beq.n	8000fac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f84:	f7ff fad0 	bl	8000528 <HAL_GetTick>
 8000f88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f8a:	e008      	b.n	8000f9e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f8c:	f7ff facc 	bl	8000528 <HAL_GetTick>
 8000f90:	4602      	mov	r2, r0
 8000f92:	693b      	ldr	r3, [r7, #16]
 8000f94:	1ad3      	subs	r3, r2, r3
 8000f96:	2b64      	cmp	r3, #100	; 0x64
 8000f98:	d901      	bls.n	8000f9e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000f9a:	2303      	movs	r3, #3
 8000f9c:	e1fa      	b.n	8001394 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f9e:	4b5d      	ldr	r3, [pc, #372]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d0f0      	beq.n	8000f8c <HAL_RCC_OscConfig+0xe4>
 8000faa:	e014      	b.n	8000fd6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fac:	f7ff fabc 	bl	8000528 <HAL_GetTick>
 8000fb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fb2:	e008      	b.n	8000fc6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fb4:	f7ff fab8 	bl	8000528 <HAL_GetTick>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	1ad3      	subs	r3, r2, r3
 8000fbe:	2b64      	cmp	r3, #100	; 0x64
 8000fc0:	d901      	bls.n	8000fc6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000fc2:	2303      	movs	r3, #3
 8000fc4:	e1e6      	b.n	8001394 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fc6:	4b53      	ldr	r3, [pc, #332]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d1f0      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x10c>
 8000fd2:	e000      	b.n	8000fd6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f003 0302 	and.w	r3, r3, #2
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d063      	beq.n	80010aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000fe2:	4b4c      	ldr	r3, [pc, #304]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	f003 030c 	and.w	r3, r3, #12
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d00b      	beq.n	8001006 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000fee:	4b49      	ldr	r3, [pc, #292]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	f003 030c 	and.w	r3, r3, #12
 8000ff6:	2b08      	cmp	r3, #8
 8000ff8:	d11c      	bne.n	8001034 <HAL_RCC_OscConfig+0x18c>
 8000ffa:	4b46      	ldr	r3, [pc, #280]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001002:	2b00      	cmp	r3, #0
 8001004:	d116      	bne.n	8001034 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001006:	4b43      	ldr	r3, [pc, #268]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f003 0302 	and.w	r3, r3, #2
 800100e:	2b00      	cmp	r3, #0
 8001010:	d005      	beq.n	800101e <HAL_RCC_OscConfig+0x176>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	691b      	ldr	r3, [r3, #16]
 8001016:	2b01      	cmp	r3, #1
 8001018:	d001      	beq.n	800101e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800101a:	2301      	movs	r3, #1
 800101c:	e1ba      	b.n	8001394 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800101e:	4b3d      	ldr	r3, [pc, #244]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	695b      	ldr	r3, [r3, #20]
 800102a:	00db      	lsls	r3, r3, #3
 800102c:	4939      	ldr	r1, [pc, #228]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 800102e:	4313      	orrs	r3, r2
 8001030:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001032:	e03a      	b.n	80010aa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	691b      	ldr	r3, [r3, #16]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d020      	beq.n	800107e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800103c:	4b36      	ldr	r3, [pc, #216]	; (8001118 <HAL_RCC_OscConfig+0x270>)
 800103e:	2201      	movs	r2, #1
 8001040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001042:	f7ff fa71 	bl	8000528 <HAL_GetTick>
 8001046:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001048:	e008      	b.n	800105c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800104a:	f7ff fa6d 	bl	8000528 <HAL_GetTick>
 800104e:	4602      	mov	r2, r0
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	1ad3      	subs	r3, r2, r3
 8001054:	2b02      	cmp	r3, #2
 8001056:	d901      	bls.n	800105c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001058:	2303      	movs	r3, #3
 800105a:	e19b      	b.n	8001394 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800105c:	4b2d      	ldr	r3, [pc, #180]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f003 0302 	and.w	r3, r3, #2
 8001064:	2b00      	cmp	r3, #0
 8001066:	d0f0      	beq.n	800104a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001068:	4b2a      	ldr	r3, [pc, #168]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	695b      	ldr	r3, [r3, #20]
 8001074:	00db      	lsls	r3, r3, #3
 8001076:	4927      	ldr	r1, [pc, #156]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 8001078:	4313      	orrs	r3, r2
 800107a:	600b      	str	r3, [r1, #0]
 800107c:	e015      	b.n	80010aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800107e:	4b26      	ldr	r3, [pc, #152]	; (8001118 <HAL_RCC_OscConfig+0x270>)
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001084:	f7ff fa50 	bl	8000528 <HAL_GetTick>
 8001088:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800108a:	e008      	b.n	800109e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800108c:	f7ff fa4c 	bl	8000528 <HAL_GetTick>
 8001090:	4602      	mov	r2, r0
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	2b02      	cmp	r3, #2
 8001098:	d901      	bls.n	800109e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800109a:	2303      	movs	r3, #3
 800109c:	e17a      	b.n	8001394 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800109e:	4b1d      	ldr	r3, [pc, #116]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f003 0302 	and.w	r3, r3, #2
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d1f0      	bne.n	800108c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f003 0308 	and.w	r3, r3, #8
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d03a      	beq.n	800112c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	699b      	ldr	r3, [r3, #24]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d019      	beq.n	80010f2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010be:	4b17      	ldr	r3, [pc, #92]	; (800111c <HAL_RCC_OscConfig+0x274>)
 80010c0:	2201      	movs	r2, #1
 80010c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010c4:	f7ff fa30 	bl	8000528 <HAL_GetTick>
 80010c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010ca:	e008      	b.n	80010de <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010cc:	f7ff fa2c 	bl	8000528 <HAL_GetTick>
 80010d0:	4602      	mov	r2, r0
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	2b02      	cmp	r3, #2
 80010d8:	d901      	bls.n	80010de <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80010da:	2303      	movs	r3, #3
 80010dc:	e15a      	b.n	8001394 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010de:	4b0d      	ldr	r3, [pc, #52]	; (8001114 <HAL_RCC_OscConfig+0x26c>)
 80010e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e2:	f003 0302 	and.w	r3, r3, #2
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d0f0      	beq.n	80010cc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80010ea:	2001      	movs	r0, #1
 80010ec:	f000 fb0a 	bl	8001704 <RCC_Delay>
 80010f0:	e01c      	b.n	800112c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010f2:	4b0a      	ldr	r3, [pc, #40]	; (800111c <HAL_RCC_OscConfig+0x274>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010f8:	f7ff fa16 	bl	8000528 <HAL_GetTick>
 80010fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010fe:	e00f      	b.n	8001120 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001100:	f7ff fa12 	bl	8000528 <HAL_GetTick>
 8001104:	4602      	mov	r2, r0
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	2b02      	cmp	r3, #2
 800110c:	d908      	bls.n	8001120 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800110e:	2303      	movs	r3, #3
 8001110:	e140      	b.n	8001394 <HAL_RCC_OscConfig+0x4ec>
 8001112:	bf00      	nop
 8001114:	40021000 	.word	0x40021000
 8001118:	42420000 	.word	0x42420000
 800111c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001120:	4b9e      	ldr	r3, [pc, #632]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 8001122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001124:	f003 0302 	and.w	r3, r3, #2
 8001128:	2b00      	cmp	r3, #0
 800112a:	d1e9      	bne.n	8001100 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f003 0304 	and.w	r3, r3, #4
 8001134:	2b00      	cmp	r3, #0
 8001136:	f000 80a6 	beq.w	8001286 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800113a:	2300      	movs	r3, #0
 800113c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800113e:	4b97      	ldr	r3, [pc, #604]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 8001140:	69db      	ldr	r3, [r3, #28]
 8001142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001146:	2b00      	cmp	r3, #0
 8001148:	d10d      	bne.n	8001166 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800114a:	4b94      	ldr	r3, [pc, #592]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 800114c:	69db      	ldr	r3, [r3, #28]
 800114e:	4a93      	ldr	r2, [pc, #588]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 8001150:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001154:	61d3      	str	r3, [r2, #28]
 8001156:	4b91      	ldr	r3, [pc, #580]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 8001158:	69db      	ldr	r3, [r3, #28]
 800115a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800115e:	60bb      	str	r3, [r7, #8]
 8001160:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001162:	2301      	movs	r3, #1
 8001164:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001166:	4b8e      	ldr	r3, [pc, #568]	; (80013a0 <HAL_RCC_OscConfig+0x4f8>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800116e:	2b00      	cmp	r3, #0
 8001170:	d118      	bne.n	80011a4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001172:	4b8b      	ldr	r3, [pc, #556]	; (80013a0 <HAL_RCC_OscConfig+0x4f8>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a8a      	ldr	r2, [pc, #552]	; (80013a0 <HAL_RCC_OscConfig+0x4f8>)
 8001178:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800117c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800117e:	f7ff f9d3 	bl	8000528 <HAL_GetTick>
 8001182:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001184:	e008      	b.n	8001198 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001186:	f7ff f9cf 	bl	8000528 <HAL_GetTick>
 800118a:	4602      	mov	r2, r0
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	2b64      	cmp	r3, #100	; 0x64
 8001192:	d901      	bls.n	8001198 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001194:	2303      	movs	r3, #3
 8001196:	e0fd      	b.n	8001394 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001198:	4b81      	ldr	r3, [pc, #516]	; (80013a0 <HAL_RCC_OscConfig+0x4f8>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d0f0      	beq.n	8001186 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d106      	bne.n	80011ba <HAL_RCC_OscConfig+0x312>
 80011ac:	4b7b      	ldr	r3, [pc, #492]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 80011ae:	6a1b      	ldr	r3, [r3, #32]
 80011b0:	4a7a      	ldr	r2, [pc, #488]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	6213      	str	r3, [r2, #32]
 80011b8:	e02d      	b.n	8001216 <HAL_RCC_OscConfig+0x36e>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	68db      	ldr	r3, [r3, #12]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d10c      	bne.n	80011dc <HAL_RCC_OscConfig+0x334>
 80011c2:	4b76      	ldr	r3, [pc, #472]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 80011c4:	6a1b      	ldr	r3, [r3, #32]
 80011c6:	4a75      	ldr	r2, [pc, #468]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 80011c8:	f023 0301 	bic.w	r3, r3, #1
 80011cc:	6213      	str	r3, [r2, #32]
 80011ce:	4b73      	ldr	r3, [pc, #460]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 80011d0:	6a1b      	ldr	r3, [r3, #32]
 80011d2:	4a72      	ldr	r2, [pc, #456]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 80011d4:	f023 0304 	bic.w	r3, r3, #4
 80011d8:	6213      	str	r3, [r2, #32]
 80011da:	e01c      	b.n	8001216 <HAL_RCC_OscConfig+0x36e>
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	2b05      	cmp	r3, #5
 80011e2:	d10c      	bne.n	80011fe <HAL_RCC_OscConfig+0x356>
 80011e4:	4b6d      	ldr	r3, [pc, #436]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 80011e6:	6a1b      	ldr	r3, [r3, #32]
 80011e8:	4a6c      	ldr	r2, [pc, #432]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 80011ea:	f043 0304 	orr.w	r3, r3, #4
 80011ee:	6213      	str	r3, [r2, #32]
 80011f0:	4b6a      	ldr	r3, [pc, #424]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 80011f2:	6a1b      	ldr	r3, [r3, #32]
 80011f4:	4a69      	ldr	r2, [pc, #420]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 80011f6:	f043 0301 	orr.w	r3, r3, #1
 80011fa:	6213      	str	r3, [r2, #32]
 80011fc:	e00b      	b.n	8001216 <HAL_RCC_OscConfig+0x36e>
 80011fe:	4b67      	ldr	r3, [pc, #412]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 8001200:	6a1b      	ldr	r3, [r3, #32]
 8001202:	4a66      	ldr	r2, [pc, #408]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 8001204:	f023 0301 	bic.w	r3, r3, #1
 8001208:	6213      	str	r3, [r2, #32]
 800120a:	4b64      	ldr	r3, [pc, #400]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 800120c:	6a1b      	ldr	r3, [r3, #32]
 800120e:	4a63      	ldr	r2, [pc, #396]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 8001210:	f023 0304 	bic.w	r3, r3, #4
 8001214:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	68db      	ldr	r3, [r3, #12]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d015      	beq.n	800124a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800121e:	f7ff f983 	bl	8000528 <HAL_GetTick>
 8001222:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001224:	e00a      	b.n	800123c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001226:	f7ff f97f 	bl	8000528 <HAL_GetTick>
 800122a:	4602      	mov	r2, r0
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	f241 3288 	movw	r2, #5000	; 0x1388
 8001234:	4293      	cmp	r3, r2
 8001236:	d901      	bls.n	800123c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001238:	2303      	movs	r3, #3
 800123a:	e0ab      	b.n	8001394 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800123c:	4b57      	ldr	r3, [pc, #348]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 800123e:	6a1b      	ldr	r3, [r3, #32]
 8001240:	f003 0302 	and.w	r3, r3, #2
 8001244:	2b00      	cmp	r3, #0
 8001246:	d0ee      	beq.n	8001226 <HAL_RCC_OscConfig+0x37e>
 8001248:	e014      	b.n	8001274 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800124a:	f7ff f96d 	bl	8000528 <HAL_GetTick>
 800124e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001250:	e00a      	b.n	8001268 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001252:	f7ff f969 	bl	8000528 <HAL_GetTick>
 8001256:	4602      	mov	r2, r0
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001260:	4293      	cmp	r3, r2
 8001262:	d901      	bls.n	8001268 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001264:	2303      	movs	r3, #3
 8001266:	e095      	b.n	8001394 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001268:	4b4c      	ldr	r3, [pc, #304]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 800126a:	6a1b      	ldr	r3, [r3, #32]
 800126c:	f003 0302 	and.w	r3, r3, #2
 8001270:	2b00      	cmp	r3, #0
 8001272:	d1ee      	bne.n	8001252 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001274:	7dfb      	ldrb	r3, [r7, #23]
 8001276:	2b01      	cmp	r3, #1
 8001278:	d105      	bne.n	8001286 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800127a:	4b48      	ldr	r3, [pc, #288]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 800127c:	69db      	ldr	r3, [r3, #28]
 800127e:	4a47      	ldr	r2, [pc, #284]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 8001280:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001284:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	69db      	ldr	r3, [r3, #28]
 800128a:	2b00      	cmp	r3, #0
 800128c:	f000 8081 	beq.w	8001392 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001290:	4b42      	ldr	r3, [pc, #264]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f003 030c 	and.w	r3, r3, #12
 8001298:	2b08      	cmp	r3, #8
 800129a:	d061      	beq.n	8001360 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	69db      	ldr	r3, [r3, #28]
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d146      	bne.n	8001332 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012a4:	4b3f      	ldr	r3, [pc, #252]	; (80013a4 <HAL_RCC_OscConfig+0x4fc>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012aa:	f7ff f93d 	bl	8000528 <HAL_GetTick>
 80012ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012b0:	e008      	b.n	80012c4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012b2:	f7ff f939 	bl	8000528 <HAL_GetTick>
 80012b6:	4602      	mov	r2, r0
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	2b02      	cmp	r3, #2
 80012be:	d901      	bls.n	80012c4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80012c0:	2303      	movs	r3, #3
 80012c2:	e067      	b.n	8001394 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012c4:	4b35      	ldr	r3, [pc, #212]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d1f0      	bne.n	80012b2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6a1b      	ldr	r3, [r3, #32]
 80012d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012d8:	d108      	bne.n	80012ec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80012da:	4b30      	ldr	r3, [pc, #192]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	689b      	ldr	r3, [r3, #8]
 80012e6:	492d      	ldr	r1, [pc, #180]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 80012e8:	4313      	orrs	r3, r2
 80012ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012ec:	4b2b      	ldr	r3, [pc, #172]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6a19      	ldr	r1, [r3, #32]
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012fc:	430b      	orrs	r3, r1
 80012fe:	4927      	ldr	r1, [pc, #156]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 8001300:	4313      	orrs	r3, r2
 8001302:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001304:	4b27      	ldr	r3, [pc, #156]	; (80013a4 <HAL_RCC_OscConfig+0x4fc>)
 8001306:	2201      	movs	r2, #1
 8001308:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800130a:	f7ff f90d 	bl	8000528 <HAL_GetTick>
 800130e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001310:	e008      	b.n	8001324 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001312:	f7ff f909 	bl	8000528 <HAL_GetTick>
 8001316:	4602      	mov	r2, r0
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	1ad3      	subs	r3, r2, r3
 800131c:	2b02      	cmp	r3, #2
 800131e:	d901      	bls.n	8001324 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001320:	2303      	movs	r3, #3
 8001322:	e037      	b.n	8001394 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001324:	4b1d      	ldr	r3, [pc, #116]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d0f0      	beq.n	8001312 <HAL_RCC_OscConfig+0x46a>
 8001330:	e02f      	b.n	8001392 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001332:	4b1c      	ldr	r3, [pc, #112]	; (80013a4 <HAL_RCC_OscConfig+0x4fc>)
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001338:	f7ff f8f6 	bl	8000528 <HAL_GetTick>
 800133c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800133e:	e008      	b.n	8001352 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001340:	f7ff f8f2 	bl	8000528 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	2b02      	cmp	r3, #2
 800134c:	d901      	bls.n	8001352 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e020      	b.n	8001394 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001352:	4b12      	ldr	r3, [pc, #72]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800135a:	2b00      	cmp	r3, #0
 800135c:	d1f0      	bne.n	8001340 <HAL_RCC_OscConfig+0x498>
 800135e:	e018      	b.n	8001392 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	69db      	ldr	r3, [r3, #28]
 8001364:	2b01      	cmp	r3, #1
 8001366:	d101      	bne.n	800136c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001368:	2301      	movs	r3, #1
 800136a:	e013      	b.n	8001394 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800136c:	4b0b      	ldr	r3, [pc, #44]	; (800139c <HAL_RCC_OscConfig+0x4f4>)
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6a1b      	ldr	r3, [r3, #32]
 800137c:	429a      	cmp	r2, r3
 800137e:	d106      	bne.n	800138e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800138a:	429a      	cmp	r2, r3
 800138c:	d001      	beq.n	8001392 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	e000      	b.n	8001394 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001392:	2300      	movs	r3, #0
}
 8001394:	4618      	mov	r0, r3
 8001396:	3718      	adds	r7, #24
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	40021000 	.word	0x40021000
 80013a0:	40007000 	.word	0x40007000
 80013a4:	42420060 	.word	0x42420060

080013a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d101      	bne.n	80013bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
 80013ba:	e0d0      	b.n	800155e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80013bc:	4b6a      	ldr	r3, [pc, #424]	; (8001568 <HAL_RCC_ClockConfig+0x1c0>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f003 0307 	and.w	r3, r3, #7
 80013c4:	683a      	ldr	r2, [r7, #0]
 80013c6:	429a      	cmp	r2, r3
 80013c8:	d910      	bls.n	80013ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ca:	4b67      	ldr	r3, [pc, #412]	; (8001568 <HAL_RCC_ClockConfig+0x1c0>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f023 0207 	bic.w	r2, r3, #7
 80013d2:	4965      	ldr	r1, [pc, #404]	; (8001568 <HAL_RCC_ClockConfig+0x1c0>)
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	4313      	orrs	r3, r2
 80013d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013da:	4b63      	ldr	r3, [pc, #396]	; (8001568 <HAL_RCC_ClockConfig+0x1c0>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 0307 	and.w	r3, r3, #7
 80013e2:	683a      	ldr	r2, [r7, #0]
 80013e4:	429a      	cmp	r2, r3
 80013e6:	d001      	beq.n	80013ec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80013e8:	2301      	movs	r3, #1
 80013ea:	e0b8      	b.n	800155e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 0302 	and.w	r3, r3, #2
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d020      	beq.n	800143a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 0304 	and.w	r3, r3, #4
 8001400:	2b00      	cmp	r3, #0
 8001402:	d005      	beq.n	8001410 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001404:	4b59      	ldr	r3, [pc, #356]	; (800156c <HAL_RCC_ClockConfig+0x1c4>)
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	4a58      	ldr	r2, [pc, #352]	; (800156c <HAL_RCC_ClockConfig+0x1c4>)
 800140a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800140e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f003 0308 	and.w	r3, r3, #8
 8001418:	2b00      	cmp	r3, #0
 800141a:	d005      	beq.n	8001428 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800141c:	4b53      	ldr	r3, [pc, #332]	; (800156c <HAL_RCC_ClockConfig+0x1c4>)
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	4a52      	ldr	r2, [pc, #328]	; (800156c <HAL_RCC_ClockConfig+0x1c4>)
 8001422:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001426:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001428:	4b50      	ldr	r3, [pc, #320]	; (800156c <HAL_RCC_ClockConfig+0x1c4>)
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	494d      	ldr	r1, [pc, #308]	; (800156c <HAL_RCC_ClockConfig+0x1c4>)
 8001436:	4313      	orrs	r3, r2
 8001438:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 0301 	and.w	r3, r3, #1
 8001442:	2b00      	cmp	r3, #0
 8001444:	d040      	beq.n	80014c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	2b01      	cmp	r3, #1
 800144c:	d107      	bne.n	800145e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800144e:	4b47      	ldr	r3, [pc, #284]	; (800156c <HAL_RCC_ClockConfig+0x1c4>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001456:	2b00      	cmp	r3, #0
 8001458:	d115      	bne.n	8001486 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	e07f      	b.n	800155e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	2b02      	cmp	r3, #2
 8001464:	d107      	bne.n	8001476 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001466:	4b41      	ldr	r3, [pc, #260]	; (800156c <HAL_RCC_ClockConfig+0x1c4>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800146e:	2b00      	cmp	r3, #0
 8001470:	d109      	bne.n	8001486 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	e073      	b.n	800155e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001476:	4b3d      	ldr	r3, [pc, #244]	; (800156c <HAL_RCC_ClockConfig+0x1c4>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f003 0302 	and.w	r3, r3, #2
 800147e:	2b00      	cmp	r3, #0
 8001480:	d101      	bne.n	8001486 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e06b      	b.n	800155e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001486:	4b39      	ldr	r3, [pc, #228]	; (800156c <HAL_RCC_ClockConfig+0x1c4>)
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	f023 0203 	bic.w	r2, r3, #3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	4936      	ldr	r1, [pc, #216]	; (800156c <HAL_RCC_ClockConfig+0x1c4>)
 8001494:	4313      	orrs	r3, r2
 8001496:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001498:	f7ff f846 	bl	8000528 <HAL_GetTick>
 800149c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800149e:	e00a      	b.n	80014b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014a0:	f7ff f842 	bl	8000528 <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d901      	bls.n	80014b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80014b2:	2303      	movs	r3, #3
 80014b4:	e053      	b.n	800155e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014b6:	4b2d      	ldr	r3, [pc, #180]	; (800156c <HAL_RCC_ClockConfig+0x1c4>)
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	f003 020c 	and.w	r2, r3, #12
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d1eb      	bne.n	80014a0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80014c8:	4b27      	ldr	r3, [pc, #156]	; (8001568 <HAL_RCC_ClockConfig+0x1c0>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f003 0307 	and.w	r3, r3, #7
 80014d0:	683a      	ldr	r2, [r7, #0]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d210      	bcs.n	80014f8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014d6:	4b24      	ldr	r3, [pc, #144]	; (8001568 <HAL_RCC_ClockConfig+0x1c0>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f023 0207 	bic.w	r2, r3, #7
 80014de:	4922      	ldr	r1, [pc, #136]	; (8001568 <HAL_RCC_ClockConfig+0x1c0>)
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014e6:	4b20      	ldr	r3, [pc, #128]	; (8001568 <HAL_RCC_ClockConfig+0x1c0>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 0307 	and.w	r3, r3, #7
 80014ee:	683a      	ldr	r2, [r7, #0]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d001      	beq.n	80014f8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80014f4:	2301      	movs	r3, #1
 80014f6:	e032      	b.n	800155e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f003 0304 	and.w	r3, r3, #4
 8001500:	2b00      	cmp	r3, #0
 8001502:	d008      	beq.n	8001516 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001504:	4b19      	ldr	r3, [pc, #100]	; (800156c <HAL_RCC_ClockConfig+0x1c4>)
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	4916      	ldr	r1, [pc, #88]	; (800156c <HAL_RCC_ClockConfig+0x1c4>)
 8001512:	4313      	orrs	r3, r2
 8001514:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0308 	and.w	r3, r3, #8
 800151e:	2b00      	cmp	r3, #0
 8001520:	d009      	beq.n	8001536 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001522:	4b12      	ldr	r3, [pc, #72]	; (800156c <HAL_RCC_ClockConfig+0x1c4>)
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	691b      	ldr	r3, [r3, #16]
 800152e:	00db      	lsls	r3, r3, #3
 8001530:	490e      	ldr	r1, [pc, #56]	; (800156c <HAL_RCC_ClockConfig+0x1c4>)
 8001532:	4313      	orrs	r3, r2
 8001534:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001536:	f000 f821 	bl	800157c <HAL_RCC_GetSysClockFreq>
 800153a:	4601      	mov	r1, r0
 800153c:	4b0b      	ldr	r3, [pc, #44]	; (800156c <HAL_RCC_ClockConfig+0x1c4>)
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	091b      	lsrs	r3, r3, #4
 8001542:	f003 030f 	and.w	r3, r3, #15
 8001546:	4a0a      	ldr	r2, [pc, #40]	; (8001570 <HAL_RCC_ClockConfig+0x1c8>)
 8001548:	5cd3      	ldrb	r3, [r2, r3]
 800154a:	fa21 f303 	lsr.w	r3, r1, r3
 800154e:	4a09      	ldr	r2, [pc, #36]	; (8001574 <HAL_RCC_ClockConfig+0x1cc>)
 8001550:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001552:	4b09      	ldr	r3, [pc, #36]	; (8001578 <HAL_RCC_ClockConfig+0x1d0>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4618      	mov	r0, r3
 8001558:	f005 fc0c 	bl	8006d74 <HAL_InitTick>

  return HAL_OK;
 800155c:	2300      	movs	r3, #0
}
 800155e:	4618      	mov	r0, r3
 8001560:	3710      	adds	r7, #16
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40022000 	.word	0x40022000
 800156c:	40021000 	.word	0x40021000
 8001570:	08007c70 	.word	0x08007c70
 8001574:	2000000c 	.word	0x2000000c
 8001578:	20000000 	.word	0x20000000

0800157c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800157c:	b490      	push	{r4, r7}
 800157e:	b08a      	sub	sp, #40	; 0x28
 8001580:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001582:	4b2a      	ldr	r3, [pc, #168]	; (800162c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001584:	1d3c      	adds	r4, r7, #4
 8001586:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001588:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800158c:	4b28      	ldr	r3, [pc, #160]	; (8001630 <HAL_RCC_GetSysClockFreq+0xb4>)
 800158e:	881b      	ldrh	r3, [r3, #0]
 8001590:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001592:	2300      	movs	r3, #0
 8001594:	61fb      	str	r3, [r7, #28]
 8001596:	2300      	movs	r3, #0
 8001598:	61bb      	str	r3, [r7, #24]
 800159a:	2300      	movs	r3, #0
 800159c:	627b      	str	r3, [r7, #36]	; 0x24
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80015a2:	2300      	movs	r3, #0
 80015a4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80015a6:	4b23      	ldr	r3, [pc, #140]	; (8001634 <HAL_RCC_GetSysClockFreq+0xb8>)
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80015ac:	69fb      	ldr	r3, [r7, #28]
 80015ae:	f003 030c 	and.w	r3, r3, #12
 80015b2:	2b04      	cmp	r3, #4
 80015b4:	d002      	beq.n	80015bc <HAL_RCC_GetSysClockFreq+0x40>
 80015b6:	2b08      	cmp	r3, #8
 80015b8:	d003      	beq.n	80015c2 <HAL_RCC_GetSysClockFreq+0x46>
 80015ba:	e02d      	b.n	8001618 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80015bc:	4b1e      	ldr	r3, [pc, #120]	; (8001638 <HAL_RCC_GetSysClockFreq+0xbc>)
 80015be:	623b      	str	r3, [r7, #32]
      break;
 80015c0:	e02d      	b.n	800161e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	0c9b      	lsrs	r3, r3, #18
 80015c6:	f003 030f 	and.w	r3, r3, #15
 80015ca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80015ce:	4413      	add	r3, r2
 80015d0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80015d4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d013      	beq.n	8001608 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80015e0:	4b14      	ldr	r3, [pc, #80]	; (8001634 <HAL_RCC_GetSysClockFreq+0xb8>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	0c5b      	lsrs	r3, r3, #17
 80015e6:	f003 0301 	and.w	r3, r3, #1
 80015ea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80015ee:	4413      	add	r3, r2
 80015f0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80015f4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	4a0f      	ldr	r2, [pc, #60]	; (8001638 <HAL_RCC_GetSysClockFreq+0xbc>)
 80015fa:	fb02 f203 	mul.w	r2, r2, r3
 80015fe:	69bb      	ldr	r3, [r7, #24]
 8001600:	fbb2 f3f3 	udiv	r3, r2, r3
 8001604:	627b      	str	r3, [r7, #36]	; 0x24
 8001606:	e004      	b.n	8001612 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	4a0c      	ldr	r2, [pc, #48]	; (800163c <HAL_RCC_GetSysClockFreq+0xc0>)
 800160c:	fb02 f303 	mul.w	r3, r2, r3
 8001610:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001614:	623b      	str	r3, [r7, #32]
      break;
 8001616:	e002      	b.n	800161e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001618:	4b07      	ldr	r3, [pc, #28]	; (8001638 <HAL_RCC_GetSysClockFreq+0xbc>)
 800161a:	623b      	str	r3, [r7, #32]
      break;
 800161c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800161e:	6a3b      	ldr	r3, [r7, #32]
}
 8001620:	4618      	mov	r0, r3
 8001622:	3728      	adds	r7, #40	; 0x28
 8001624:	46bd      	mov	sp, r7
 8001626:	bc90      	pop	{r4, r7}
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	08007b30 	.word	0x08007b30
 8001630:	08007b40 	.word	0x08007b40
 8001634:	40021000 	.word	0x40021000
 8001638:	007a1200 	.word	0x007a1200
 800163c:	003d0900 	.word	0x003d0900

08001640 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001644:	4b02      	ldr	r3, [pc, #8]	; (8001650 <HAL_RCC_GetHCLKFreq+0x10>)
 8001646:	681b      	ldr	r3, [r3, #0]
}
 8001648:	4618      	mov	r0, r3
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr
 8001650:	2000000c 	.word	0x2000000c

08001654 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001658:	f7ff fff2 	bl	8001640 <HAL_RCC_GetHCLKFreq>
 800165c:	4601      	mov	r1, r0
 800165e:	4b05      	ldr	r3, [pc, #20]	; (8001674 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	0a1b      	lsrs	r3, r3, #8
 8001664:	f003 0307 	and.w	r3, r3, #7
 8001668:	4a03      	ldr	r2, [pc, #12]	; (8001678 <HAL_RCC_GetPCLK1Freq+0x24>)
 800166a:	5cd3      	ldrb	r3, [r2, r3]
 800166c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001670:	4618      	mov	r0, r3
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40021000 	.word	0x40021000
 8001678:	08007c80 	.word	0x08007c80

0800167c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001680:	f7ff ffde 	bl	8001640 <HAL_RCC_GetHCLKFreq>
 8001684:	4601      	mov	r1, r0
 8001686:	4b05      	ldr	r3, [pc, #20]	; (800169c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	0adb      	lsrs	r3, r3, #11
 800168c:	f003 0307 	and.w	r3, r3, #7
 8001690:	4a03      	ldr	r2, [pc, #12]	; (80016a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001692:	5cd3      	ldrb	r3, [r2, r3]
 8001694:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001698:	4618      	mov	r0, r3
 800169a:	bd80      	pop	{r7, pc}
 800169c:	40021000 	.word	0x40021000
 80016a0:	08007c80 	.word	0x08007c80

080016a4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	220f      	movs	r2, #15
 80016b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80016b4:	4b11      	ldr	r3, [pc, #68]	; (80016fc <HAL_RCC_GetClockConfig+0x58>)
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f003 0203 	and.w	r2, r3, #3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80016c0:	4b0e      	ldr	r3, [pc, #56]	; (80016fc <HAL_RCC_GetClockConfig+0x58>)
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80016cc:	4b0b      	ldr	r3, [pc, #44]	; (80016fc <HAL_RCC_GetClockConfig+0x58>)
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80016d8:	4b08      	ldr	r3, [pc, #32]	; (80016fc <HAL_RCC_GetClockConfig+0x58>)
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	08db      	lsrs	r3, r3, #3
 80016de:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80016e6:	4b06      	ldr	r3, [pc, #24]	; (8001700 <HAL_RCC_GetClockConfig+0x5c>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 0207 	and.w	r2, r3, #7
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80016f2:	bf00      	nop
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr
 80016fc:	40021000 	.word	0x40021000
 8001700:	40022000 	.word	0x40022000

08001704 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001704:	b480      	push	{r7}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800170c:	4b0a      	ldr	r3, [pc, #40]	; (8001738 <RCC_Delay+0x34>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a0a      	ldr	r2, [pc, #40]	; (800173c <RCC_Delay+0x38>)
 8001712:	fba2 2303 	umull	r2, r3, r2, r3
 8001716:	0a5b      	lsrs	r3, r3, #9
 8001718:	687a      	ldr	r2, [r7, #4]
 800171a:	fb02 f303 	mul.w	r3, r2, r3
 800171e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001720:	bf00      	nop
  }
  while (Delay --);
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	1e5a      	subs	r2, r3, #1
 8001726:	60fa      	str	r2, [r7, #12]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d1f9      	bne.n	8001720 <RCC_Delay+0x1c>
}
 800172c:	bf00      	nop
 800172e:	3714      	adds	r7, #20
 8001730:	46bd      	mov	sp, r7
 8001732:	bc80      	pop	{r7}
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	2000000c 	.word	0x2000000c
 800173c:	10624dd3 	.word	0x10624dd3

08001740 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d101      	bne.n	8001752 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e01d      	b.n	800178e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001758:	b2db      	uxtb	r3, r3
 800175a:	2b00      	cmp	r3, #0
 800175c:	d106      	bne.n	800176c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2200      	movs	r2, #0
 8001762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f005 f9f6 	bl	8006b58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2202      	movs	r2, #2
 8001770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	3304      	adds	r3, #4
 800177c:	4619      	mov	r1, r3
 800177e:	4610      	mov	r0, r2
 8001780:	f000 fa10 	bl	8001ba4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2201      	movs	r2, #1
 8001788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800178c:	2300      	movs	r3, #0
}
 800178e:	4618      	mov	r0, r3
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001796:	b480      	push	{r7}
 8001798:	b085      	sub	sp, #20
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	68da      	ldr	r2, [r3, #12]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f042 0201 	orr.w	r2, r2, #1
 80017ac:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	f003 0307 	and.w	r3, r3, #7
 80017b8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2b06      	cmp	r3, #6
 80017be:	d007      	beq.n	80017d0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f042 0201 	orr.w	r2, r2, #1
 80017ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80017d0:	2300      	movs	r3, #0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3714      	adds	r7, #20
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bc80      	pop	{r7}
 80017da:	4770      	bx	lr

080017dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	691b      	ldr	r3, [r3, #16]
 80017ea:	f003 0302 	and.w	r3, r3, #2
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d122      	bne.n	8001838 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	f003 0302 	and.w	r3, r3, #2
 80017fc:	2b02      	cmp	r3, #2
 80017fe:	d11b      	bne.n	8001838 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f06f 0202 	mvn.w	r2, #2
 8001808:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2201      	movs	r2, #1
 800180e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	699b      	ldr	r3, [r3, #24]
 8001816:	f003 0303 	and.w	r3, r3, #3
 800181a:	2b00      	cmp	r3, #0
 800181c:	d003      	beq.n	8001826 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f000 f9a4 	bl	8001b6c <HAL_TIM_IC_CaptureCallback>
 8001824:	e005      	b.n	8001832 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f000 f997 	bl	8001b5a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f000 f9a6 	bl	8001b7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2200      	movs	r2, #0
 8001836:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	691b      	ldr	r3, [r3, #16]
 800183e:	f003 0304 	and.w	r3, r3, #4
 8001842:	2b04      	cmp	r3, #4
 8001844:	d122      	bne.n	800188c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	f003 0304 	and.w	r3, r3, #4
 8001850:	2b04      	cmp	r3, #4
 8001852:	d11b      	bne.n	800188c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f06f 0204 	mvn.w	r2, #4
 800185c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2202      	movs	r2, #2
 8001862:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	699b      	ldr	r3, [r3, #24]
 800186a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800186e:	2b00      	cmp	r3, #0
 8001870:	d003      	beq.n	800187a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f000 f97a 	bl	8001b6c <HAL_TIM_IC_CaptureCallback>
 8001878:	e005      	b.n	8001886 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f000 f96d 	bl	8001b5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f000 f97c 	bl	8001b7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2200      	movs	r2, #0
 800188a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	691b      	ldr	r3, [r3, #16]
 8001892:	f003 0308 	and.w	r3, r3, #8
 8001896:	2b08      	cmp	r3, #8
 8001898:	d122      	bne.n	80018e0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	f003 0308 	and.w	r3, r3, #8
 80018a4:	2b08      	cmp	r3, #8
 80018a6:	d11b      	bne.n	80018e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f06f 0208 	mvn.w	r2, #8
 80018b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2204      	movs	r2, #4
 80018b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	f003 0303 	and.w	r3, r3, #3
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d003      	beq.n	80018ce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f000 f950 	bl	8001b6c <HAL_TIM_IC_CaptureCallback>
 80018cc:	e005      	b.n	80018da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f000 f943 	bl	8001b5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f000 f952 	bl	8001b7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2200      	movs	r2, #0
 80018de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	691b      	ldr	r3, [r3, #16]
 80018e6:	f003 0310 	and.w	r3, r3, #16
 80018ea:	2b10      	cmp	r3, #16
 80018ec:	d122      	bne.n	8001934 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	f003 0310 	and.w	r3, r3, #16
 80018f8:	2b10      	cmp	r3, #16
 80018fa:	d11b      	bne.n	8001934 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f06f 0210 	mvn.w	r2, #16
 8001904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2208      	movs	r2, #8
 800190a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	69db      	ldr	r3, [r3, #28]
 8001912:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001916:	2b00      	cmp	r3, #0
 8001918:	d003      	beq.n	8001922 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f000 f926 	bl	8001b6c <HAL_TIM_IC_CaptureCallback>
 8001920:	e005      	b.n	800192e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f000 f919 	bl	8001b5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	f000 f928 	bl	8001b7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2200      	movs	r2, #0
 8001932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	691b      	ldr	r3, [r3, #16]
 800193a:	f003 0301 	and.w	r3, r3, #1
 800193e:	2b01      	cmp	r3, #1
 8001940:	d10e      	bne.n	8001960 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	f003 0301 	and.w	r3, r3, #1
 800194c:	2b01      	cmp	r3, #1
 800194e:	d107      	bne.n	8001960 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f06f 0201 	mvn.w	r2, #1
 8001958:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f004 ff0c 	bl	8006778 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800196a:	2b80      	cmp	r3, #128	; 0x80
 800196c:	d10e      	bne.n	800198c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001978:	2b80      	cmp	r3, #128	; 0x80
 800197a:	d107      	bne.n	800198c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001984:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f000 fa51 	bl	8001e2e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	691b      	ldr	r3, [r3, #16]
 8001992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001996:	2b40      	cmp	r3, #64	; 0x40
 8001998:	d10e      	bne.n	80019b8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019a4:	2b40      	cmp	r3, #64	; 0x40
 80019a6:	d107      	bne.n	80019b8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80019b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f000 f8ec 	bl	8001b90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	691b      	ldr	r3, [r3, #16]
 80019be:	f003 0320 	and.w	r3, r3, #32
 80019c2:	2b20      	cmp	r3, #32
 80019c4:	d10e      	bne.n	80019e4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	68db      	ldr	r3, [r3, #12]
 80019cc:	f003 0320 	and.w	r3, r3, #32
 80019d0:	2b20      	cmp	r3, #32
 80019d2:	d107      	bne.n	80019e4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f06f 0220 	mvn.w	r2, #32
 80019dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f000 fa1c 	bl	8001e1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80019e4:	bf00      	nop
 80019e6:	3708      	adds	r7, #8
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}

080019ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d101      	bne.n	8001a04 <HAL_TIM_ConfigClockSource+0x18>
 8001a00:	2302      	movs	r3, #2
 8001a02:	e0a6      	b.n	8001b52 <HAL_TIM_ConfigClockSource+0x166>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2201      	movs	r2, #1
 8001a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2202      	movs	r2, #2
 8001a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001a22:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001a2a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	68fa      	ldr	r2, [r7, #12]
 8001a32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2b40      	cmp	r3, #64	; 0x40
 8001a3a:	d067      	beq.n	8001b0c <HAL_TIM_ConfigClockSource+0x120>
 8001a3c:	2b40      	cmp	r3, #64	; 0x40
 8001a3e:	d80b      	bhi.n	8001a58 <HAL_TIM_ConfigClockSource+0x6c>
 8001a40:	2b10      	cmp	r3, #16
 8001a42:	d073      	beq.n	8001b2c <HAL_TIM_ConfigClockSource+0x140>
 8001a44:	2b10      	cmp	r3, #16
 8001a46:	d802      	bhi.n	8001a4e <HAL_TIM_ConfigClockSource+0x62>
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d06f      	beq.n	8001b2c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8001a4c:	e078      	b.n	8001b40 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001a4e:	2b20      	cmp	r3, #32
 8001a50:	d06c      	beq.n	8001b2c <HAL_TIM_ConfigClockSource+0x140>
 8001a52:	2b30      	cmp	r3, #48	; 0x30
 8001a54:	d06a      	beq.n	8001b2c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8001a56:	e073      	b.n	8001b40 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001a58:	2b70      	cmp	r3, #112	; 0x70
 8001a5a:	d00d      	beq.n	8001a78 <HAL_TIM_ConfigClockSource+0x8c>
 8001a5c:	2b70      	cmp	r3, #112	; 0x70
 8001a5e:	d804      	bhi.n	8001a6a <HAL_TIM_ConfigClockSource+0x7e>
 8001a60:	2b50      	cmp	r3, #80	; 0x50
 8001a62:	d033      	beq.n	8001acc <HAL_TIM_ConfigClockSource+0xe0>
 8001a64:	2b60      	cmp	r3, #96	; 0x60
 8001a66:	d041      	beq.n	8001aec <HAL_TIM_ConfigClockSource+0x100>
      break;
 8001a68:	e06a      	b.n	8001b40 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001a6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a6e:	d066      	beq.n	8001b3e <HAL_TIM_ConfigClockSource+0x152>
 8001a70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a74:	d017      	beq.n	8001aa6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8001a76:	e063      	b.n	8001b40 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6818      	ldr	r0, [r3, #0]
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	6899      	ldr	r1, [r3, #8]
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	685a      	ldr	r2, [r3, #4]
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	f000 f965 	bl	8001d56 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001a9a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	68fa      	ldr	r2, [r7, #12]
 8001aa2:	609a      	str	r2, [r3, #8]
      break;
 8001aa4:	e04c      	b.n	8001b40 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6818      	ldr	r0, [r3, #0]
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	6899      	ldr	r1, [r3, #8]
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	685a      	ldr	r2, [r3, #4]
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	f000 f94e 	bl	8001d56 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	689a      	ldr	r2, [r3, #8]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001ac8:	609a      	str	r2, [r3, #8]
      break;
 8001aca:	e039      	b.n	8001b40 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6818      	ldr	r0, [r3, #0]
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	6859      	ldr	r1, [r3, #4]
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	f000 f8c5 	bl	8001c68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	2150      	movs	r1, #80	; 0x50
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f000 f91c 	bl	8001d22 <TIM_ITRx_SetConfig>
      break;
 8001aea:	e029      	b.n	8001b40 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6818      	ldr	r0, [r3, #0]
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	6859      	ldr	r1, [r3, #4]
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	461a      	mov	r2, r3
 8001afa:	f000 f8e3 	bl	8001cc4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	2160      	movs	r1, #96	; 0x60
 8001b04:	4618      	mov	r0, r3
 8001b06:	f000 f90c 	bl	8001d22 <TIM_ITRx_SetConfig>
      break;
 8001b0a:	e019      	b.n	8001b40 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6818      	ldr	r0, [r3, #0]
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	6859      	ldr	r1, [r3, #4]
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	461a      	mov	r2, r3
 8001b1a:	f000 f8a5 	bl	8001c68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2140      	movs	r1, #64	; 0x40
 8001b24:	4618      	mov	r0, r3
 8001b26:	f000 f8fc 	bl	8001d22 <TIM_ITRx_SetConfig>
      break;
 8001b2a:	e009      	b.n	8001b40 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4619      	mov	r1, r3
 8001b36:	4610      	mov	r0, r2
 8001b38:	f000 f8f3 	bl	8001d22 <TIM_ITRx_SetConfig>
      break;
 8001b3c:	e000      	b.n	8001b40 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8001b3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2201      	movs	r2, #1
 8001b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001b50:	2300      	movs	r3, #0
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3710      	adds	r7, #16
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}

08001b5a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b5a:	b480      	push	{r7}
 8001b5c:	b083      	sub	sp, #12
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001b62:	bf00      	nop
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bc80      	pop	{r7}
 8001b6a:	4770      	bx	lr

08001b6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001b74:	bf00      	nop
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bc80      	pop	{r7}
 8001b7c:	4770      	bx	lr

08001b7e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001b7e:	b480      	push	{r7}
 8001b80:	b083      	sub	sp, #12
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001b86:	bf00      	nop
 8001b88:	370c      	adds	r7, #12
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bc80      	pop	{r7}
 8001b8e:	4770      	bx	lr

08001b90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001b98:	bf00      	nop
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bc80      	pop	{r7}
 8001ba0:	4770      	bx	lr
	...

08001ba4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	4a29      	ldr	r2, [pc, #164]	; (8001c5c <TIM_Base_SetConfig+0xb8>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d00b      	beq.n	8001bd4 <TIM_Base_SetConfig+0x30>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bc2:	d007      	beq.n	8001bd4 <TIM_Base_SetConfig+0x30>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	4a26      	ldr	r2, [pc, #152]	; (8001c60 <TIM_Base_SetConfig+0xbc>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d003      	beq.n	8001bd4 <TIM_Base_SetConfig+0x30>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	4a25      	ldr	r2, [pc, #148]	; (8001c64 <TIM_Base_SetConfig+0xc0>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d108      	bne.n	8001be6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001bda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	68fa      	ldr	r2, [r7, #12]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4a1c      	ldr	r2, [pc, #112]	; (8001c5c <TIM_Base_SetConfig+0xb8>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d00b      	beq.n	8001c06 <TIM_Base_SetConfig+0x62>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bf4:	d007      	beq.n	8001c06 <TIM_Base_SetConfig+0x62>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4a19      	ldr	r2, [pc, #100]	; (8001c60 <TIM_Base_SetConfig+0xbc>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d003      	beq.n	8001c06 <TIM_Base_SetConfig+0x62>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4a18      	ldr	r2, [pc, #96]	; (8001c64 <TIM_Base_SetConfig+0xc0>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d108      	bne.n	8001c18 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	68db      	ldr	r3, [r3, #12]
 8001c12:	68fa      	ldr	r2, [r7, #12]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	695b      	ldr	r3, [r3, #20]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	68fa      	ldr	r2, [r7, #12]
 8001c2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	689a      	ldr	r2, [r3, #8]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	4a07      	ldr	r2, [pc, #28]	; (8001c5c <TIM_Base_SetConfig+0xb8>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d103      	bne.n	8001c4c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	691a      	ldr	r2, [r3, #16]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2201      	movs	r2, #1
 8001c50:	615a      	str	r2, [r3, #20]
}
 8001c52:	bf00      	nop
 8001c54:	3714      	adds	r7, #20
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bc80      	pop	{r7}
 8001c5a:	4770      	bx	lr
 8001c5c:	40012c00 	.word	0x40012c00
 8001c60:	40000400 	.word	0x40000400
 8001c64:	40000800 	.word	0x40000800

08001c68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b087      	sub	sp, #28
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	6a1b      	ldr	r3, [r3, #32]
 8001c78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	6a1b      	ldr	r3, [r3, #32]
 8001c7e:	f023 0201 	bic.w	r2, r3, #1
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	699b      	ldr	r3, [r3, #24]
 8001c8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	011b      	lsls	r3, r3, #4
 8001c98:	693a      	ldr	r2, [r7, #16]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	f023 030a 	bic.w	r3, r3, #10
 8001ca4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001ca6:	697a      	ldr	r2, [r7, #20]
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	693a      	ldr	r2, [r7, #16]
 8001cb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	697a      	ldr	r2, [r7, #20]
 8001cb8:	621a      	str	r2, [r3, #32]
}
 8001cba:	bf00      	nop
 8001cbc:	371c      	adds	r7, #28
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bc80      	pop	{r7}
 8001cc2:	4770      	bx	lr

08001cc4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b087      	sub	sp, #28
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	6a1b      	ldr	r3, [r3, #32]
 8001cd4:	f023 0210 	bic.w	r2, r3, #16
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	699b      	ldr	r3, [r3, #24]
 8001ce0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	6a1b      	ldr	r3, [r3, #32]
 8001ce6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001cee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	031b      	lsls	r3, r3, #12
 8001cf4:	697a      	ldr	r2, [r7, #20]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001d00:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	011b      	lsls	r3, r3, #4
 8001d06:	693a      	ldr	r2, [r7, #16]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	697a      	ldr	r2, [r7, #20]
 8001d10:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	621a      	str	r2, [r3, #32]
}
 8001d18:	bf00      	nop
 8001d1a:	371c      	adds	r7, #28
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bc80      	pop	{r7}
 8001d20:	4770      	bx	lr

08001d22 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001d22:	b480      	push	{r7}
 8001d24:	b085      	sub	sp, #20
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	6078      	str	r0, [r7, #4]
 8001d2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001d3a:	683a      	ldr	r2, [r7, #0]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	f043 0307 	orr.w	r3, r3, #7
 8001d44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	68fa      	ldr	r2, [r7, #12]
 8001d4a:	609a      	str	r2, [r3, #8]
}
 8001d4c:	bf00      	nop
 8001d4e:	3714      	adds	r7, #20
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bc80      	pop	{r7}
 8001d54:	4770      	bx	lr

08001d56 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001d56:	b480      	push	{r7}
 8001d58:	b087      	sub	sp, #28
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	60f8      	str	r0, [r7, #12]
 8001d5e:	60b9      	str	r1, [r7, #8]
 8001d60:	607a      	str	r2, [r7, #4]
 8001d62:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001d70:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	021a      	lsls	r2, r3, #8
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	431a      	orrs	r2, r3
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	697a      	ldr	r2, [r7, #20]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	697a      	ldr	r2, [r7, #20]
 8001d88:	609a      	str	r2, [r3, #8]
}
 8001d8a:	bf00      	nop
 8001d8c:	371c      	adds	r7, #28
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bc80      	pop	{r7}
 8001d92:	4770      	bx	lr

08001d94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b085      	sub	sp, #20
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d101      	bne.n	8001dac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001da8:	2302      	movs	r3, #2
 8001daa:	e032      	b.n	8001e12 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2201      	movs	r2, #1
 8001db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2202      	movs	r2, #2
 8001db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001dd2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	68fa      	ldr	r2, [r7, #12]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001de4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	68ba      	ldr	r2, [r7, #8]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	68fa      	ldr	r2, [r7, #12]
 8001df6:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	68ba      	ldr	r2, [r7, #8]
 8001dfe:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2201      	movs	r2, #1
 8001e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3714      	adds	r7, #20
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bc80      	pop	{r7}
 8001e1a:	4770      	bx	lr

08001e1c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001e24:	bf00      	nop
 8001e26:	370c      	adds	r7, #12
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bc80      	pop	{r7}
 8001e2c:	4770      	bx	lr

08001e2e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001e2e:	b480      	push	{r7}
 8001e30:	b083      	sub	sp, #12
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001e36:	bf00      	nop
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bc80      	pop	{r7}
 8001e3e:	4770      	bx	lr

08001e40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d101      	bne.n	8001e52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e03f      	b.n	8001ed2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d106      	bne.n	8001e6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2200      	movs	r2, #0
 8001e62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	f004 fe9c 	bl	8006ba4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2224      	movs	r2, #36	; 0x24
 8001e70:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	68da      	ldr	r2, [r3, #12]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f000 fe43 	bl	8002b10 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	691a      	ldr	r2, [r3, #16]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	695a      	ldr	r2, [r3, #20]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001ea8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	68da      	ldr	r2, [r3, #12]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001eb8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2220      	movs	r2, #32
 8001ec4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2220      	movs	r2, #32
 8001ecc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b088      	sub	sp, #32
 8001ede:	af02      	add	r7, sp, #8
 8001ee0:	60f8      	str	r0, [r7, #12]
 8001ee2:	60b9      	str	r1, [r7, #8]
 8001ee4:	603b      	str	r3, [r7, #0]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001eea:	2300      	movs	r3, #0
 8001eec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	2b20      	cmp	r3, #32
 8001ef8:	f040 8083 	bne.w	8002002 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d002      	beq.n	8001f08 <HAL_UART_Transmit+0x2e>
 8001f02:	88fb      	ldrh	r3, [r7, #6]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d101      	bne.n	8001f0c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e07b      	b.n	8002004 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d101      	bne.n	8001f1a <HAL_UART_Transmit+0x40>
 8001f16:	2302      	movs	r3, #2
 8001f18:	e074      	b.n	8002004 <HAL_UART_Transmit+0x12a>
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2200      	movs	r2, #0
 8001f26:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2221      	movs	r2, #33	; 0x21
 8001f2c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001f30:	f7fe fafa 	bl	8000528 <HAL_GetTick>
 8001f34:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	88fa      	ldrh	r2, [r7, #6]
 8001f3a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	88fa      	ldrh	r2, [r7, #6]
 8001f40:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001f42:	e042      	b.n	8001fca <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	3b01      	subs	r3, #1
 8001f4c:	b29a      	uxth	r2, r3
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f5a:	d122      	bne.n	8001fa2 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	9300      	str	r3, [sp, #0]
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	2200      	movs	r2, #0
 8001f64:	2180      	movs	r1, #128	; 0x80
 8001f66:	68f8      	ldr	r0, [r7, #12]
 8001f68:	f000 fc54 	bl	8002814 <UART_WaitOnFlagUntilTimeout>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8001f72:	2303      	movs	r3, #3
 8001f74:	e046      	b.n	8002004 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	881b      	ldrh	r3, [r3, #0]
 8001f7e:	461a      	mov	r2, r3
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f88:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	691b      	ldr	r3, [r3, #16]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d103      	bne.n	8001f9a <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	3302      	adds	r3, #2
 8001f96:	60bb      	str	r3, [r7, #8]
 8001f98:	e017      	b.n	8001fca <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	60bb      	str	r3, [r7, #8]
 8001fa0:	e013      	b.n	8001fca <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	9300      	str	r3, [sp, #0]
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	2180      	movs	r1, #128	; 0x80
 8001fac:	68f8      	ldr	r0, [r7, #12]
 8001fae:	f000 fc31 	bl	8002814 <UART_WaitOnFlagUntilTimeout>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	e023      	b.n	8002004 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	1c5a      	adds	r2, r3, #1
 8001fc0:	60ba      	str	r2, [r7, #8]
 8001fc2:	781a      	ldrb	r2, [r3, #0]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d1b7      	bne.n	8001f44 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	9300      	str	r3, [sp, #0]
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	2140      	movs	r1, #64	; 0x40
 8001fde:	68f8      	ldr	r0, [r7, #12]
 8001fe0:	f000 fc18 	bl	8002814 <UART_WaitOnFlagUntilTimeout>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e00a      	b.n	8002004 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2220      	movs	r2, #32
 8001ff2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
 8002000:	e000      	b.n	8002004 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002002:	2302      	movs	r3, #2
  }
}
 8002004:	4618      	mov	r0, r3
 8002006:	3718      	adds	r7, #24
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}

0800200c <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b088      	sub	sp, #32
 8002010:	af02      	add	r7, sp, #8
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	603b      	str	r3, [r7, #0]
 8002018:	4613      	mov	r3, r2
 800201a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800201c:	2300      	movs	r3, #0
 800201e:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002026:	b2db      	uxtb	r3, r3
 8002028:	2b20      	cmp	r3, #32
 800202a:	f040 8090 	bne.w	800214e <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d002      	beq.n	800203a <HAL_UART_Receive+0x2e>
 8002034:	88fb      	ldrh	r3, [r7, #6]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e088      	b.n	8002150 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002044:	2b01      	cmp	r3, #1
 8002046:	d101      	bne.n	800204c <HAL_UART_Receive+0x40>
 8002048:	2302      	movs	r3, #2
 800204a:	e081      	b.n	8002150 <HAL_UART_Receive+0x144>
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2201      	movs	r2, #1
 8002050:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2200      	movs	r2, #0
 8002058:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2222      	movs	r2, #34	; 0x22
 800205e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002062:	f7fe fa61 	bl	8000528 <HAL_GetTick>
 8002066:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	88fa      	ldrh	r2, [r7, #6]
 800206c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	88fa      	ldrh	r2, [r7, #6]
 8002072:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002074:	e05c      	b.n	8002130 <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800207a:	b29b      	uxth	r3, r3
 800207c:	3b01      	subs	r3, #1
 800207e:	b29a      	uxth	r2, r3
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800208c:	d12b      	bne.n	80020e6 <HAL_UART_Receive+0xda>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	9300      	str	r3, [sp, #0]
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	2200      	movs	r2, #0
 8002096:	2120      	movs	r1, #32
 8002098:	68f8      	ldr	r0, [r7, #12]
 800209a:	f000 fbbb 	bl	8002814 <UART_WaitOnFlagUntilTimeout>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <HAL_UART_Receive+0x9c>
        {
          return HAL_TIMEOUT;
 80020a4:	2303      	movs	r3, #3
 80020a6:	e053      	b.n	8002150 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	691b      	ldr	r3, [r3, #16]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d10c      	bne.n	80020ce <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020c0:	b29a      	uxth	r2, r3
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	3302      	adds	r3, #2
 80020ca:	60bb      	str	r3, [r7, #8]
 80020cc:	e030      	b.n	8002130 <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	b29b      	uxth	r3, r3
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	b29a      	uxth	r2, r3
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 80020de:	68bb      	ldr	r3, [r7, #8]
 80020e0:	3301      	adds	r3, #1
 80020e2:	60bb      	str	r3, [r7, #8]
 80020e4:	e024      	b.n	8002130 <HAL_UART_Receive+0x124>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	9300      	str	r3, [sp, #0]
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	2200      	movs	r2, #0
 80020ee:	2120      	movs	r1, #32
 80020f0:	68f8      	ldr	r0, [r7, #12]
 80020f2:	f000 fb8f 	bl	8002814 <UART_WaitOnFlagUntilTimeout>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <HAL_UART_Receive+0xf4>
        {
          return HAL_TIMEOUT;
 80020fc:	2303      	movs	r3, #3
 80020fe:	e027      	b.n	8002150 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	691b      	ldr	r3, [r3, #16]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d108      	bne.n	800211a <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	6859      	ldr	r1, [r3, #4]
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	1c5a      	adds	r2, r3, #1
 8002112:	60ba      	str	r2, [r7, #8]
 8002114:	b2ca      	uxtb	r2, r1
 8002116:	701a      	strb	r2, [r3, #0]
 8002118:	e00a      	b.n	8002130 <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	b2da      	uxtb	r2, r3
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	1c59      	adds	r1, r3, #1
 8002126:	60b9      	str	r1, [r7, #8]
 8002128:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800212c:	b2d2      	uxtb	r2, r2
 800212e:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002134:	b29b      	uxth	r3, r3
 8002136:	2b00      	cmp	r3, #0
 8002138:	d19d      	bne.n	8002076 <HAL_UART_Receive+0x6a>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	2220      	movs	r2, #32
 800213e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2200      	movs	r2, #0
 8002146:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800214a:	2300      	movs	r3, #0
 800214c:	e000      	b.n	8002150 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 800214e:	2302      	movs	r3, #2
  }
}
 8002150:	4618      	mov	r0, r3
 8002152:	3718      	adds	r7, #24
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002158:	b480      	push	{r7}
 800215a:	b085      	sub	sp, #20
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	4613      	mov	r3, r2
 8002164:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800216c:	b2db      	uxtb	r3, r3
 800216e:	2b20      	cmp	r3, #32
 8002170:	d130      	bne.n	80021d4 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d002      	beq.n	800217e <HAL_UART_Transmit_IT+0x26>
 8002178:	88fb      	ldrh	r3, [r7, #6]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d101      	bne.n	8002182 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e029      	b.n	80021d6 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002188:	2b01      	cmp	r3, #1
 800218a:	d101      	bne.n	8002190 <HAL_UART_Transmit_IT+0x38>
 800218c:	2302      	movs	r3, #2
 800218e:	e022      	b.n	80021d6 <HAL_UART_Transmit_IT+0x7e>
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2201      	movs	r2, #1
 8002194:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	68ba      	ldr	r2, [r7, #8]
 800219c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	88fa      	ldrh	r2, [r7, #6]
 80021a2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	88fa      	ldrh	r2, [r7, #6]
 80021a8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2200      	movs	r2, #0
 80021ae:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	2221      	movs	r2, #33	; 0x21
 80021b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	2200      	movs	r2, #0
 80021bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	68da      	ldr	r2, [r3, #12]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80021ce:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80021d0:	2300      	movs	r3, #0
 80021d2:	e000      	b.n	80021d6 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80021d4:	2302      	movs	r3, #2
  }
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3714      	adds	r7, #20
 80021da:	46bd      	mov	sp, r7
 80021dc:	bc80      	pop	{r7}
 80021de:	4770      	bx	lr

080021e0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b085      	sub	sp, #20
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	60f8      	str	r0, [r7, #12]
 80021e8:	60b9      	str	r1, [r7, #8]
 80021ea:	4613      	mov	r3, r2
 80021ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	2b20      	cmp	r3, #32
 80021f8:	d140      	bne.n	800227c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d002      	beq.n	8002206 <HAL_UART_Receive_IT+0x26>
 8002200:	88fb      	ldrh	r3, [r7, #6]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d101      	bne.n	800220a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e039      	b.n	800227e <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002210:	2b01      	cmp	r3, #1
 8002212:	d101      	bne.n	8002218 <HAL_UART_Receive_IT+0x38>
 8002214:	2302      	movs	r3, #2
 8002216:	e032      	b.n	800227e <HAL_UART_Receive_IT+0x9e>
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2201      	movs	r2, #1
 800221c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	68ba      	ldr	r2, [r7, #8]
 8002224:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	88fa      	ldrh	r2, [r7, #6]
 800222a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	88fa      	ldrh	r2, [r7, #6]
 8002230:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2200      	movs	r2, #0
 8002236:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2222      	movs	r2, #34	; 0x22
 800223c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2200      	movs	r2, #0
 8002244:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	68da      	ldr	r2, [r3, #12]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002256:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	695a      	ldr	r2, [r3, #20]
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f042 0201 	orr.w	r2, r2, #1
 8002266:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	68da      	ldr	r2, [r3, #12]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f042 0220 	orr.w	r2, r2, #32
 8002276:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002278:	2300      	movs	r3, #0
 800227a:	e000      	b.n	800227e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800227c:	2302      	movs	r3, #2
  }
}
 800227e:	4618      	mov	r0, r3
 8002280:	3714      	adds	r7, #20
 8002282:	46bd      	mov	sp, r7
 8002284:	bc80      	pop	{r7}
 8002286:	4770      	bx	lr

08002288 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b086      	sub	sp, #24
 800228c:	af00      	add	r7, sp, #0
 800228e:	60f8      	str	r0, [r7, #12]
 8002290:	60b9      	str	r1, [r7, #8]
 8002292:	4613      	mov	r3, r2
 8002294:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800229c:	b2db      	uxtb	r3, r3
 800229e:	2b20      	cmp	r3, #32
 80022a0:	d153      	bne.n	800234a <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d002      	beq.n	80022ae <HAL_UART_Transmit_DMA+0x26>
 80022a8:	88fb      	ldrh	r3, [r7, #6]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d101      	bne.n	80022b2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e04c      	b.n	800234c <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d101      	bne.n	80022c0 <HAL_UART_Transmit_DMA+0x38>
 80022bc:	2302      	movs	r3, #2
 80022be:	e045      	b.n	800234c <HAL_UART_Transmit_DMA+0xc4>
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80022c8:	68ba      	ldr	r2, [r7, #8]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	88fa      	ldrh	r2, [r7, #6]
 80022d2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	88fa      	ldrh	r2, [r7, #6]
 80022d8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2200      	movs	r2, #0
 80022de:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2221      	movs	r2, #33	; 0x21
 80022e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ec:	4a19      	ldr	r2, [pc, #100]	; (8002354 <HAL_UART_Transmit_DMA+0xcc>)
 80022ee:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f4:	4a18      	ldr	r2, [pc, #96]	; (8002358 <HAL_UART_Transmit_DMA+0xd0>)
 80022f6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fc:	4a17      	ldr	r2, [pc, #92]	; (800235c <HAL_UART_Transmit_DMA+0xd4>)
 80022fe:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002304:	2200      	movs	r2, #0
 8002306:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 8002308:	f107 0308 	add.w	r3, r7, #8
 800230c:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	6819      	ldr	r1, [r3, #0]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	3304      	adds	r3, #4
 800231c:	461a      	mov	r2, r3
 800231e:	88fb      	ldrh	r3, [r7, #6]
 8002320:	f7fe fa46 	bl	80007b0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800232c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2200      	movs	r2, #0
 8002332:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	695a      	ldr	r2, [r3, #20]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002344:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8002346:	2300      	movs	r3, #0
 8002348:	e000      	b.n	800234c <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800234a:	2302      	movs	r3, #2
  }
}
 800234c:	4618      	mov	r0, r3
 800234e:	3718      	adds	r7, #24
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	0800268f 	.word	0x0800268f
 8002358:	080026e1 	.word	0x080026e1
 800235c:	08002781 	.word	0x08002781

08002360 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	4613      	mov	r3, r2
 800236c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b20      	cmp	r3, #32
 8002378:	d166      	bne.n	8002448 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d002      	beq.n	8002386 <HAL_UART_Receive_DMA+0x26>
 8002380:	88fb      	ldrh	r3, [r7, #6]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d101      	bne.n	800238a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e05f      	b.n	800244a <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002390:	2b01      	cmp	r3, #1
 8002392:	d101      	bne.n	8002398 <HAL_UART_Receive_DMA+0x38>
 8002394:	2302      	movs	r3, #2
 8002396:	e058      	b.n	800244a <HAL_UART_Receive_DMA+0xea>
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2201      	movs	r2, #1
 800239c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80023a0:	68ba      	ldr	r2, [r7, #8]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	88fa      	ldrh	r2, [r7, #6]
 80023aa:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2200      	movs	r2, #0
 80023b0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2222      	movs	r2, #34	; 0x22
 80023b6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023be:	4a25      	ldr	r2, [pc, #148]	; (8002454 <HAL_UART_Receive_DMA+0xf4>)
 80023c0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023c6:	4a24      	ldr	r2, [pc, #144]	; (8002458 <HAL_UART_Receive_DMA+0xf8>)
 80023c8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023ce:	4a23      	ldr	r2, [pc, #140]	; (800245c <HAL_UART_Receive_DMA+0xfc>)
 80023d0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023d6:	2200      	movs	r2, #0
 80023d8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 80023da:	f107 0308 	add.w	r3, r7, #8
 80023de:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	3304      	adds	r3, #4
 80023ea:	4619      	mov	r1, r3
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	88fb      	ldrh	r3, [r7, #6]
 80023f2:	f7fe f9dd 	bl	80007b0 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80023f6:	2300      	movs	r3, #0
 80023f8:	613b      	str	r3, [r7, #16]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	613b      	str	r3, [r7, #16]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	613b      	str	r3, [r7, #16]
 800240a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2200      	movs	r2, #0
 8002410:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	68da      	ldr	r2, [r3, #12]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002422:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	695a      	ldr	r2, [r3, #20]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f042 0201 	orr.w	r2, r2, #1
 8002432:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	695a      	ldr	r2, [r3, #20]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002442:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8002444:	2300      	movs	r3, #0
 8002446:	e000      	b.n	800244a <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8002448:	2302      	movs	r3, #2
  }
}
 800244a:	4618      	mov	r0, r3
 800244c:	3718      	adds	r7, #24
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	080026fd 	.word	0x080026fd
 8002458:	08002765 	.word	0x08002765
 800245c:	08002781 	.word	0x08002781

08002460 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b088      	sub	sp, #32
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	695b      	ldr	r3, [r3, #20]
 800247e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8002480:	2300      	movs	r3, #0
 8002482:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8002484:	2300      	movs	r3, #0
 8002486:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002488:	69fb      	ldr	r3, [r7, #28]
 800248a:	f003 030f 	and.w	r3, r3, #15
 800248e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d10d      	bne.n	80024b2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	f003 0320 	and.w	r3, r3, #32
 800249c:	2b00      	cmp	r3, #0
 800249e:	d008      	beq.n	80024b2 <HAL_UART_IRQHandler+0x52>
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	f003 0320 	and.w	r3, r3, #32
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d003      	beq.n	80024b2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f000 faaf 	bl	8002a0e <UART_Receive_IT>
      return;
 80024b0:	e0cc      	b.n	800264c <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	f000 80ab 	beq.w	8002610 <HAL_UART_IRQHandler+0x1b0>
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	f003 0301 	and.w	r3, r3, #1
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d105      	bne.n	80024d0 <HAL_UART_IRQHandler+0x70>
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	f000 80a0 	beq.w	8002610 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	f003 0301 	and.w	r3, r3, #1
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d00a      	beq.n	80024f0 <HAL_UART_IRQHandler+0x90>
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d005      	beq.n	80024f0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024e8:	f043 0201 	orr.w	r2, r3, #1
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	f003 0304 	and.w	r3, r3, #4
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d00a      	beq.n	8002510 <HAL_UART_IRQHandler+0xb0>
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	f003 0301 	and.w	r3, r3, #1
 8002500:	2b00      	cmp	r3, #0
 8002502:	d005      	beq.n	8002510 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002508:	f043 0202 	orr.w	r2, r3, #2
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d00a      	beq.n	8002530 <HAL_UART_IRQHandler+0xd0>
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	2b00      	cmp	r3, #0
 8002522:	d005      	beq.n	8002530 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002528:	f043 0204 	orr.w	r2, r3, #4
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	f003 0308 	and.w	r3, r3, #8
 8002536:	2b00      	cmp	r3, #0
 8002538:	d00a      	beq.n	8002550 <HAL_UART_IRQHandler+0xf0>
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	f003 0301 	and.w	r3, r3, #1
 8002540:	2b00      	cmp	r3, #0
 8002542:	d005      	beq.n	8002550 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002548:	f043 0208 	orr.w	r2, r3, #8
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002554:	2b00      	cmp	r3, #0
 8002556:	d078      	beq.n	800264a <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002558:	69fb      	ldr	r3, [r7, #28]
 800255a:	f003 0320 	and.w	r3, r3, #32
 800255e:	2b00      	cmp	r3, #0
 8002560:	d007      	beq.n	8002572 <HAL_UART_IRQHandler+0x112>
 8002562:	69bb      	ldr	r3, [r7, #24]
 8002564:	f003 0320 	and.w	r3, r3, #32
 8002568:	2b00      	cmp	r3, #0
 800256a:	d002      	beq.n	8002572 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f000 fa4e 	bl	8002a0e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	695b      	ldr	r3, [r3, #20]
 8002578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800257c:	2b00      	cmp	r3, #0
 800257e:	bf14      	ite	ne
 8002580:	2301      	movne	r3, #1
 8002582:	2300      	moveq	r3, #0
 8002584:	b2db      	uxtb	r3, r3
 8002586:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800258c:	f003 0308 	and.w	r3, r3, #8
 8002590:	2b00      	cmp	r3, #0
 8002592:	d102      	bne.n	800259a <HAL_UART_IRQHandler+0x13a>
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d031      	beq.n	80025fe <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f000 f999 	bl	80028d2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	695b      	ldr	r3, [r3, #20]
 80025a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d023      	beq.n	80025f6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	695a      	ldr	r2, [r3, #20]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025bc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d013      	beq.n	80025ee <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025ca:	4a22      	ldr	r2, [pc, #136]	; (8002654 <HAL_UART_IRQHandler+0x1f4>)
 80025cc:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7fe f94c 	bl	8000870 <HAL_DMA_Abort_IT>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d016      	beq.n	800260c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80025e8:	4610      	mov	r0, r2
 80025ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025ec:	e00e      	b.n	800260c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f000 f844 	bl	800267c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025f4:	e00a      	b.n	800260c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f000 f840 	bl	800267c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025fc:	e006      	b.n	800260c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f000 f83c 	bl	800267c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2200      	movs	r2, #0
 8002608:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800260a:	e01e      	b.n	800264a <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800260c:	bf00      	nop
    return;
 800260e:	e01c      	b.n	800264a <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002616:	2b00      	cmp	r3, #0
 8002618:	d008      	beq.n	800262c <HAL_UART_IRQHandler+0x1cc>
 800261a:	69bb      	ldr	r3, [r7, #24]
 800261c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002620:	2b00      	cmp	r3, #0
 8002622:	d003      	beq.n	800262c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f000 f985 	bl	8002934 <UART_Transmit_IT>
    return;
 800262a:	e00f      	b.n	800264c <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002632:	2b00      	cmp	r3, #0
 8002634:	d00a      	beq.n	800264c <HAL_UART_IRQHandler+0x1ec>
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800263c:	2b00      	cmp	r3, #0
 800263e:	d005      	beq.n	800264c <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f000 f9cc 	bl	80029de <UART_EndTransmit_IT>
    return;
 8002646:	bf00      	nop
 8002648:	e000      	b.n	800264c <HAL_UART_IRQHandler+0x1ec>
    return;
 800264a:	bf00      	nop
  }
}
 800264c:	3720      	adds	r7, #32
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	0800290d 	.word	0x0800290d

08002658 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002660:	bf00      	nop
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	bc80      	pop	{r7}
 8002668:	4770      	bx	lr

0800266a <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800266a:	b480      	push	{r7}
 800266c:	b083      	sub	sp, #12
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8002672:	bf00      	nop
 8002674:	370c      	adds	r7, #12
 8002676:	46bd      	mov	sp, r7
 8002678:	bc80      	pop	{r7}
 800267a:	4770      	bx	lr

0800267c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	bc80      	pop	{r7}
 800268c:	4770      	bx	lr

0800268e <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b084      	sub	sp, #16
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269a:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0320 	and.w	r3, r3, #32
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d113      	bne.n	80026d2 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2200      	movs	r2, #0
 80026ae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	695a      	ldr	r2, [r3, #20]
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80026be:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	68da      	ldr	r2, [r3, #12]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80026ce:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80026d0:	e002      	b.n	80026d8 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80026d2:	68f8      	ldr	r0, [r7, #12]
 80026d4:	f7ff ffc0 	bl	8002658 <HAL_UART_TxCpltCallback>
}
 80026d8:	bf00      	nop
 80026da:	3710      	adds	r7, #16
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}

080026e0 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ec:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80026ee:	68f8      	ldr	r0, [r7, #12]
 80026f0:	f7ff ffbb 	bl	800266a <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80026f4:	bf00      	nop
 80026f6:	3710      	adds	r7, #16
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002708:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0320 	and.w	r3, r3, #32
 8002714:	2b00      	cmp	r3, #0
 8002716:	d11e      	bne.n	8002756 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2200      	movs	r2, #0
 800271c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	68da      	ldr	r2, [r3, #12]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800272c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	695a      	ldr	r2, [r3, #20]
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f022 0201 	bic.w	r2, r2, #1
 800273c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	695a      	ldr	r2, [r3, #20]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800274c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2220      	movs	r2, #32
 8002752:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8002756:	68f8      	ldr	r0, [r7, #12]
 8002758:	f003 ffbc 	bl	80066d4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800275c:	bf00      	nop
 800275e:	3710      	adds	r7, #16
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}

08002764 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002770:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8002772:	68f8      	ldr	r0, [r7, #12]
 8002774:	f003 ffc6 	bl	8006704 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002778:	bf00      	nop
 800277a:	3710      	adds	r7, #16
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002788:	2300      	movs	r3, #0
 800278a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002790:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	695b      	ldr	r3, [r3, #20]
 8002798:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800279c:	2b00      	cmp	r3, #0
 800279e:	bf14      	ite	ne
 80027a0:	2301      	movne	r3, #1
 80027a2:	2300      	moveq	r3, #0
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	2b21      	cmp	r3, #33	; 0x21
 80027b2:	d108      	bne.n	80027c6 <UART_DMAError+0x46>
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d005      	beq.n	80027c6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	2200      	movs	r2, #0
 80027be:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80027c0:	68b8      	ldr	r0, [r7, #8]
 80027c2:	f000 f871 	bl	80028a8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	695b      	ldr	r3, [r3, #20]
 80027cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	bf14      	ite	ne
 80027d4:	2301      	movne	r3, #1
 80027d6:	2300      	moveq	r3, #0
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	2b22      	cmp	r3, #34	; 0x22
 80027e6:	d108      	bne.n	80027fa <UART_DMAError+0x7a>
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d005      	beq.n	80027fa <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	2200      	movs	r2, #0
 80027f2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80027f4:	68b8      	ldr	r0, [r7, #8]
 80027f6:	f000 f86c 	bl	80028d2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027fe:	f043 0210 	orr.w	r2, r3, #16
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002806:	68b8      	ldr	r0, [r7, #8]
 8002808:	f7ff ff38 	bl	800267c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800280c:	bf00      	nop
 800280e:	3710      	adds	r7, #16
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}

08002814 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	603b      	str	r3, [r7, #0]
 8002820:	4613      	mov	r3, r2
 8002822:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002824:	e02c      	b.n	8002880 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800282c:	d028      	beq.n	8002880 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800282e:	69bb      	ldr	r3, [r7, #24]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d007      	beq.n	8002844 <UART_WaitOnFlagUntilTimeout+0x30>
 8002834:	f7fd fe78 	bl	8000528 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	69ba      	ldr	r2, [r7, #24]
 8002840:	429a      	cmp	r2, r3
 8002842:	d21d      	bcs.n	8002880 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	68da      	ldr	r2, [r3, #12]
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002852:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	695a      	ldr	r2, [r3, #20]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f022 0201 	bic.w	r2, r2, #1
 8002862:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2220      	movs	r2, #32
 8002868:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2220      	movs	r2, #32
 8002870:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e00f      	b.n	80028a0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	4013      	ands	r3, r2
 800288a:	68ba      	ldr	r2, [r7, #8]
 800288c:	429a      	cmp	r2, r3
 800288e:	bf0c      	ite	eq
 8002890:	2301      	moveq	r3, #1
 8002892:	2300      	movne	r3, #0
 8002894:	b2db      	uxtb	r3, r3
 8002896:	461a      	mov	r2, r3
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	429a      	cmp	r2, r3
 800289c:	d0c3      	beq.n	8002826 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800289e:	2300      	movs	r3, #0
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	3710      	adds	r7, #16
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	68da      	ldr	r2, [r3, #12]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80028be:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2220      	movs	r2, #32
 80028c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80028c8:	bf00      	nop
 80028ca:	370c      	adds	r7, #12
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bc80      	pop	{r7}
 80028d0:	4770      	bx	lr

080028d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80028d2:	b480      	push	{r7}
 80028d4:	b083      	sub	sp, #12
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	68da      	ldr	r2, [r3, #12]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80028e8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	695a      	ldr	r2, [r3, #20]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f022 0201 	bic.w	r2, r2, #1
 80028f8:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2220      	movs	r2, #32
 80028fe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002902:	bf00      	nop
 8002904:	370c      	adds	r7, #12
 8002906:	46bd      	mov	sp, r7
 8002908:	bc80      	pop	{r7}
 800290a:	4770      	bx	lr

0800290c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002918:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2200      	movs	r2, #0
 800291e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2200      	movs	r2, #0
 8002924:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002926:	68f8      	ldr	r0, [r7, #12]
 8002928:	f7ff fea8 	bl	800267c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800292c:	bf00      	nop
 800292e:	3710      	adds	r7, #16
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}

08002934 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002942:	b2db      	uxtb	r3, r3
 8002944:	2b21      	cmp	r3, #33	; 0x21
 8002946:	d144      	bne.n	80029d2 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002950:	d11a      	bne.n	8002988 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6a1b      	ldr	r3, [r3, #32]
 8002956:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	881b      	ldrh	r3, [r3, #0]
 800295c:	461a      	mov	r2, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002966:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	691b      	ldr	r3, [r3, #16]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d105      	bne.n	800297c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6a1b      	ldr	r3, [r3, #32]
 8002974:	1c9a      	adds	r2, r3, #2
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	621a      	str	r2, [r3, #32]
 800297a:	e00e      	b.n	800299a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6a1b      	ldr	r3, [r3, #32]
 8002980:	1c5a      	adds	r2, r3, #1
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	621a      	str	r2, [r3, #32]
 8002986:	e008      	b.n	800299a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a1b      	ldr	r3, [r3, #32]
 800298c:	1c59      	adds	r1, r3, #1
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	6211      	str	r1, [r2, #32]
 8002992:	781a      	ldrb	r2, [r3, #0]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800299e:	b29b      	uxth	r3, r3
 80029a0:	3b01      	subs	r3, #1
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	4619      	mov	r1, r3
 80029a8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d10f      	bne.n	80029ce <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	68da      	ldr	r2, [r3, #12]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029bc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	68da      	ldr	r2, [r3, #12]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80029cc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80029ce:	2300      	movs	r3, #0
 80029d0:	e000      	b.n	80029d4 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80029d2:	2302      	movs	r3, #2
  }
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3714      	adds	r7, #20
 80029d8:	46bd      	mov	sp, r7
 80029da:	bc80      	pop	{r7}
 80029dc:	4770      	bx	lr

080029de <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b082      	sub	sp, #8
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	68da      	ldr	r2, [r3, #12]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029f4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2220      	movs	r2, #32
 80029fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f7ff fe2a 	bl	8002658 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b084      	sub	sp, #16
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2b22      	cmp	r3, #34	; 0x22
 8002a20:	d171      	bne.n	8002b06 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a2a:	d123      	bne.n	8002a74 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a30:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d10e      	bne.n	8002a58 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	b29b      	uxth	r3, r3
 8002a42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a46:	b29a      	uxth	r2, r3
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a50:	1c9a      	adds	r2, r3, #2
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	629a      	str	r2, [r3, #40]	; 0x28
 8002a56:	e029      	b.n	8002aac <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	b29a      	uxth	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a6c:	1c5a      	adds	r2, r3, #1
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	629a      	str	r2, [r3, #40]	; 0x28
 8002a72:	e01b      	b.n	8002aac <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	691b      	ldr	r3, [r3, #16]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d10a      	bne.n	8002a92 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	6858      	ldr	r0, [r3, #4]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a86:	1c59      	adds	r1, r3, #1
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	6291      	str	r1, [r2, #40]	; 0x28
 8002a8c:	b2c2      	uxtb	r2, r0
 8002a8e:	701a      	strb	r2, [r3, #0]
 8002a90:	e00c      	b.n	8002aac <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	b2da      	uxtb	r2, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a9e:	1c58      	adds	r0, r3, #1
 8002aa0:	6879      	ldr	r1, [r7, #4]
 8002aa2:	6288      	str	r0, [r1, #40]	; 0x28
 8002aa4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002aa8:	b2d2      	uxtb	r2, r2
 8002aaa:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	b29b      	uxth	r3, r3
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	4619      	mov	r1, r3
 8002aba:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d120      	bne.n	8002b02 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	68da      	ldr	r2, [r3, #12]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f022 0220 	bic.w	r2, r2, #32
 8002ace:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	68da      	ldr	r2, [r3, #12]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ade:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	695a      	ldr	r2, [r3, #20]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f022 0201 	bic.w	r2, r2, #1
 8002aee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2220      	movs	r2, #32
 8002af4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f003 fdeb 	bl	80066d4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002afe:	2300      	movs	r3, #0
 8002b00:	e002      	b.n	8002b08 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002b02:	2300      	movs	r3, #0
 8002b04:	e000      	b.n	8002b08 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002b06:	2302      	movs	r3, #2
  }
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3710      	adds	r7, #16
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	691b      	ldr	r3, [r3, #16]
 8002b1e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	68da      	ldr	r2, [r3, #12]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	689a      	ldr	r2, [r3, #8]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	691b      	ldr	r3, [r3, #16]
 8002b36:	431a      	orrs	r2, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	695b      	ldr	r3, [r3, #20]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002b4a:	f023 030c 	bic.w	r3, r3, #12
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	6812      	ldr	r2, [r2, #0]
 8002b52:	68f9      	ldr	r1, [r7, #12]
 8002b54:	430b      	orrs	r3, r1
 8002b56:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	695b      	ldr	r3, [r3, #20]
 8002b5e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	699a      	ldr	r2, [r3, #24]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a52      	ldr	r2, [pc, #328]	; (8002cbc <UART_SetConfig+0x1ac>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d14e      	bne.n	8002c16 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002b78:	f7fe fd80 	bl	800167c <HAL_RCC_GetPCLK2Freq>
 8002b7c:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b7e:	68ba      	ldr	r2, [r7, #8]
 8002b80:	4613      	mov	r3, r2
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	4413      	add	r3, r2
 8002b86:	009a      	lsls	r2, r3, #2
 8002b88:	441a      	add	r2, r3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b94:	4a4a      	ldr	r2, [pc, #296]	; (8002cc0 <UART_SetConfig+0x1b0>)
 8002b96:	fba2 2303 	umull	r2, r3, r2, r3
 8002b9a:	095b      	lsrs	r3, r3, #5
 8002b9c:	0119      	lsls	r1, r3, #4
 8002b9e:	68ba      	ldr	r2, [r7, #8]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	4413      	add	r3, r2
 8002ba6:	009a      	lsls	r2, r3, #2
 8002ba8:	441a      	add	r2, r3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bb4:	4b42      	ldr	r3, [pc, #264]	; (8002cc0 <UART_SetConfig+0x1b0>)
 8002bb6:	fba3 0302 	umull	r0, r3, r3, r2
 8002bba:	095b      	lsrs	r3, r3, #5
 8002bbc:	2064      	movs	r0, #100	; 0x64
 8002bbe:	fb00 f303 	mul.w	r3, r0, r3
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	011b      	lsls	r3, r3, #4
 8002bc6:	3332      	adds	r3, #50	; 0x32
 8002bc8:	4a3d      	ldr	r2, [pc, #244]	; (8002cc0 <UART_SetConfig+0x1b0>)
 8002bca:	fba2 2303 	umull	r2, r3, r2, r3
 8002bce:	095b      	lsrs	r3, r3, #5
 8002bd0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bd4:	4419      	add	r1, r3
 8002bd6:	68ba      	ldr	r2, [r7, #8]
 8002bd8:	4613      	mov	r3, r2
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	4413      	add	r3, r2
 8002bde:	009a      	lsls	r2, r3, #2
 8002be0:	441a      	add	r2, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bec:	4b34      	ldr	r3, [pc, #208]	; (8002cc0 <UART_SetConfig+0x1b0>)
 8002bee:	fba3 0302 	umull	r0, r3, r3, r2
 8002bf2:	095b      	lsrs	r3, r3, #5
 8002bf4:	2064      	movs	r0, #100	; 0x64
 8002bf6:	fb00 f303 	mul.w	r3, r0, r3
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	011b      	lsls	r3, r3, #4
 8002bfe:	3332      	adds	r3, #50	; 0x32
 8002c00:	4a2f      	ldr	r2, [pc, #188]	; (8002cc0 <UART_SetConfig+0x1b0>)
 8002c02:	fba2 2303 	umull	r2, r3, r2, r3
 8002c06:	095b      	lsrs	r3, r3, #5
 8002c08:	f003 020f 	and.w	r2, r3, #15
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	440a      	add	r2, r1
 8002c12:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8002c14:	e04d      	b.n	8002cb2 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8002c16:	f7fe fd1d 	bl	8001654 <HAL_RCC_GetPCLK1Freq>
 8002c1a:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c1c:	68ba      	ldr	r2, [r7, #8]
 8002c1e:	4613      	mov	r3, r2
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	4413      	add	r3, r2
 8002c24:	009a      	lsls	r2, r3, #2
 8002c26:	441a      	add	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c32:	4a23      	ldr	r2, [pc, #140]	; (8002cc0 <UART_SetConfig+0x1b0>)
 8002c34:	fba2 2303 	umull	r2, r3, r2, r3
 8002c38:	095b      	lsrs	r3, r3, #5
 8002c3a:	0119      	lsls	r1, r3, #4
 8002c3c:	68ba      	ldr	r2, [r7, #8]
 8002c3e:	4613      	mov	r3, r2
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	4413      	add	r3, r2
 8002c44:	009a      	lsls	r2, r3, #2
 8002c46:	441a      	add	r2, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c52:	4b1b      	ldr	r3, [pc, #108]	; (8002cc0 <UART_SetConfig+0x1b0>)
 8002c54:	fba3 0302 	umull	r0, r3, r3, r2
 8002c58:	095b      	lsrs	r3, r3, #5
 8002c5a:	2064      	movs	r0, #100	; 0x64
 8002c5c:	fb00 f303 	mul.w	r3, r0, r3
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	011b      	lsls	r3, r3, #4
 8002c64:	3332      	adds	r3, #50	; 0x32
 8002c66:	4a16      	ldr	r2, [pc, #88]	; (8002cc0 <UART_SetConfig+0x1b0>)
 8002c68:	fba2 2303 	umull	r2, r3, r2, r3
 8002c6c:	095b      	lsrs	r3, r3, #5
 8002c6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c72:	4419      	add	r1, r3
 8002c74:	68ba      	ldr	r2, [r7, #8]
 8002c76:	4613      	mov	r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	4413      	add	r3, r2
 8002c7c:	009a      	lsls	r2, r3, #2
 8002c7e:	441a      	add	r2, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c8a:	4b0d      	ldr	r3, [pc, #52]	; (8002cc0 <UART_SetConfig+0x1b0>)
 8002c8c:	fba3 0302 	umull	r0, r3, r3, r2
 8002c90:	095b      	lsrs	r3, r3, #5
 8002c92:	2064      	movs	r0, #100	; 0x64
 8002c94:	fb00 f303 	mul.w	r3, r0, r3
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	011b      	lsls	r3, r3, #4
 8002c9c:	3332      	adds	r3, #50	; 0x32
 8002c9e:	4a08      	ldr	r2, [pc, #32]	; (8002cc0 <UART_SetConfig+0x1b0>)
 8002ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca4:	095b      	lsrs	r3, r3, #5
 8002ca6:	f003 020f 	and.w	r2, r3, #15
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	440a      	add	r2, r1
 8002cb0:	609a      	str	r2, [r3, #8]
}
 8002cb2:	bf00      	nop
 8002cb4:	3710      	adds	r7, #16
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	40013800 	.word	0x40013800
 8002cc0:	51eb851f 	.word	0x51eb851f

08002cc4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b085      	sub	sp, #20
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	4603      	mov	r3, r0
 8002ccc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002cd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cd6:	2b84      	cmp	r3, #132	; 0x84
 8002cd8:	d005      	beq.n	8002ce6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002cda:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	4413      	add	r3, r2
 8002ce2:	3303      	adds	r3, #3
 8002ce4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3714      	adds	r7, #20
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bc80      	pop	{r7}
 8002cf0:	4770      	bx	lr

08002cf2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002cf2:	b580      	push	{r7, lr}
 8002cf4:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002cf6:	f001 f8e3 	bl	8003ec0 <vTaskStartScheduler>
  
  return osOK;
 8002cfa:	2300      	movs	r3, #0
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002d00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d02:	b087      	sub	sp, #28
 8002d04:	af02      	add	r7, sp, #8
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685c      	ldr	r4, [r3, #4]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002d16:	b29e      	uxth	r6, r3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f7ff ffd0 	bl	8002cc4 <makeFreeRtosPriority>
 8002d24:	4602      	mov	r2, r0
 8002d26:	f107 030c 	add.w	r3, r7, #12
 8002d2a:	9301      	str	r3, [sp, #4]
 8002d2c:	9200      	str	r2, [sp, #0]
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	4632      	mov	r2, r6
 8002d32:	4629      	mov	r1, r5
 8002d34:	4620      	mov	r0, r4
 8002d36:	f000 ff65 	bl	8003c04 <xTaskCreate>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d001      	beq.n	8002d44 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8002d40:	2300      	movs	r3, #0
 8002d42:	e000      	b.n	8002d46 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8002d44:	68fb      	ldr	r3, [r7, #12]
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3714      	adds	r7, #20
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002d4e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002d4e:	b580      	push	{r7, lr}
 8002d50:	b084      	sub	sp, #16
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d001      	beq.n	8002d64 <osDelay+0x16>
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	e000      	b.n	8002d66 <osDelay+0x18>
 8002d64:	2301      	movs	r3, #1
 8002d66:	4618      	mov	r0, r3
 8002d68:	f001 f876 	bl	8003e58 <vTaskDelay>
  
  return osOK;
 8002d6c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3710      	adds	r7, #16
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f103 0208 	add.w	r2, r3, #8
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f04f 32ff 	mov.w	r2, #4294967295
 8002d8e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f103 0208 	add.w	r2, r3, #8
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f103 0208 	add.w	r2, r3, #8
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002daa:	bf00      	nop
 8002dac:	370c      	adds	r7, #12
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bc80      	pop	{r7}
 8002db2:	4770      	bx	lr

08002db4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002dc2:	bf00      	nop
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bc80      	pop	{r7}
 8002dca:	4770      	bx	lr

08002dcc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b085      	sub	sp, #20
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	68fa      	ldr	r2, [r7, #12]
 8002de0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	689a      	ldr	r2, [r3, #8]
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	683a      	ldr	r2, [r7, #0]
 8002df0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	683a      	ldr	r2, [r7, #0]
 8002df6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	1c5a      	adds	r2, r3, #1
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	601a      	str	r2, [r3, #0]
}
 8002e08:	bf00      	nop
 8002e0a:	3714      	adds	r7, #20
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bc80      	pop	{r7}
 8002e10:	4770      	bx	lr

08002e12 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e12:	b480      	push	{r7}
 8002e14:	b085      	sub	sp, #20
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
 8002e1a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e28:	d103      	bne.n	8002e32 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	691b      	ldr	r3, [r3, #16]
 8002e2e:	60fb      	str	r3, [r7, #12]
 8002e30:	e00c      	b.n	8002e4c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	3308      	adds	r3, #8
 8002e36:	60fb      	str	r3, [r7, #12]
 8002e38:	e002      	b.n	8002e40 <vListInsert+0x2e>
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	60fb      	str	r3, [r7, #12]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	68ba      	ldr	r2, [r7, #8]
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d2f6      	bcs.n	8002e3a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	685a      	ldr	r2, [r3, #4]
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	683a      	ldr	r2, [r7, #0]
 8002e5a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	68fa      	ldr	r2, [r7, #12]
 8002e60:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	683a      	ldr	r2, [r7, #0]
 8002e66:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	1c5a      	adds	r2, r3, #1
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	601a      	str	r2, [r3, #0]
}
 8002e78:	bf00      	nop
 8002e7a:	3714      	adds	r7, #20
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bc80      	pop	{r7}
 8002e80:	4770      	bx	lr

08002e82 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002e82:	b480      	push	{r7}
 8002e84:	b085      	sub	sp, #20
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	691b      	ldr	r3, [r3, #16]
 8002e8e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	6892      	ldr	r2, [r2, #8]
 8002e98:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	6852      	ldr	r2, [r2, #4]
 8002ea2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d103      	bne.n	8002eb6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	689a      	ldr	r2, [r3, #8]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	1e5a      	subs	r2, r3, #1
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3714      	adds	r7, #20
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bc80      	pop	{r7}
 8002ed2:	4770      	bx	lr

08002ed4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d109      	bne.n	8002efc <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eec:	f383 8811 	msr	BASEPRI, r3
 8002ef0:	f3bf 8f6f 	isb	sy
 8002ef4:	f3bf 8f4f 	dsb	sy
 8002ef8:	60bb      	str	r3, [r7, #8]
 8002efa:	e7fe      	b.n	8002efa <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8002efc:	f001 fd9c 	bl	8004a38 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f08:	68f9      	ldr	r1, [r7, #12]
 8002f0a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002f0c:	fb01 f303 	mul.w	r3, r1, r3
 8002f10:	441a      	add	r2, r3
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f2c:	3b01      	subs	r3, #1
 8002f2e:	68f9      	ldr	r1, [r7, #12]
 8002f30:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002f32:	fb01 f303 	mul.w	r3, r1, r3
 8002f36:	441a      	add	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	22ff      	movs	r2, #255	; 0xff
 8002f40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	22ff      	movs	r2, #255	; 0xff
 8002f48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d114      	bne.n	8002f7c <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	691b      	ldr	r3, [r3, #16]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d01a      	beq.n	8002f90 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	3310      	adds	r3, #16
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f001 f9d8 	bl	8004314 <xTaskRemoveFromEventList>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d012      	beq.n	8002f90 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002f6a:	4b0d      	ldr	r3, [pc, #52]	; (8002fa0 <xQueueGenericReset+0xcc>)
 8002f6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f70:	601a      	str	r2, [r3, #0]
 8002f72:	f3bf 8f4f 	dsb	sy
 8002f76:	f3bf 8f6f 	isb	sy
 8002f7a:	e009      	b.n	8002f90 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	3310      	adds	r3, #16
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff fef8 	bl	8002d76 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	3324      	adds	r3, #36	; 0x24
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f7ff fef3 	bl	8002d76 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002f90:	f001 fd80 	bl	8004a94 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002f94:	2301      	movs	r3, #1
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3710      	adds	r7, #16
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	e000ed04 	.word	0xe000ed04

08002fa4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b08a      	sub	sp, #40	; 0x28
 8002fa8:	af02      	add	r7, sp, #8
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	4613      	mov	r3, r2
 8002fb0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d109      	bne.n	8002fcc <xQueueGenericCreate+0x28>
 8002fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fbc:	f383 8811 	msr	BASEPRI, r3
 8002fc0:	f3bf 8f6f 	isb	sy
 8002fc4:	f3bf 8f4f 	dsb	sy
 8002fc8:	613b      	str	r3, [r7, #16]
 8002fca:	e7fe      	b.n	8002fca <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d102      	bne.n	8002fd8 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	61fb      	str	r3, [r7, #28]
 8002fd6:	e004      	b.n	8002fe2 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	68ba      	ldr	r2, [r7, #8]
 8002fdc:	fb02 f303 	mul.w	r3, r2, r3
 8002fe0:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	3348      	adds	r3, #72	; 0x48
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f001 fe1c 	bl	8004c24 <pvPortMalloc>
 8002fec:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d00b      	beq.n	800300c <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	3348      	adds	r3, #72	; 0x48
 8002ff8:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002ffa:	79fa      	ldrb	r2, [r7, #7]
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	9300      	str	r3, [sp, #0]
 8003000:	4613      	mov	r3, r2
 8003002:	697a      	ldr	r2, [r7, #20]
 8003004:	68b9      	ldr	r1, [r7, #8]
 8003006:	68f8      	ldr	r0, [r7, #12]
 8003008:	f000 f805 	bl	8003016 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800300c:	69bb      	ldr	r3, [r7, #24]
	}
 800300e:	4618      	mov	r0, r3
 8003010:	3720      	adds	r7, #32
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b084      	sub	sp, #16
 800301a:	af00      	add	r7, sp, #0
 800301c:	60f8      	str	r0, [r7, #12]
 800301e:	60b9      	str	r1, [r7, #8]
 8003020:	607a      	str	r2, [r7, #4]
 8003022:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d103      	bne.n	8003032 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800302a:	69bb      	ldr	r3, [r7, #24]
 800302c:	69ba      	ldr	r2, [r7, #24]
 800302e:	601a      	str	r2, [r3, #0]
 8003030:	e002      	b.n	8003038 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003032:	69bb      	ldr	r3, [r7, #24]
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003038:	69bb      	ldr	r3, [r7, #24]
 800303a:	68fa      	ldr	r2, [r7, #12]
 800303c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	68ba      	ldr	r2, [r7, #8]
 8003042:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003044:	2101      	movs	r1, #1
 8003046:	69b8      	ldr	r0, [r7, #24]
 8003048:	f7ff ff44 	bl	8002ed4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800304c:	bf00      	nop
 800304e:	3710      	adds	r7, #16
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}

08003054 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b08e      	sub	sp, #56	; 0x38
 8003058:	af00      	add	r7, sp, #0
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	60b9      	str	r1, [r7, #8]
 800305e:	607a      	str	r2, [r7, #4]
 8003060:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003062:	2300      	movs	r3, #0
 8003064:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800306a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800306c:	2b00      	cmp	r3, #0
 800306e:	d109      	bne.n	8003084 <xQueueGenericSend+0x30>
 8003070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003074:	f383 8811 	msr	BASEPRI, r3
 8003078:	f3bf 8f6f 	isb	sy
 800307c:	f3bf 8f4f 	dsb	sy
 8003080:	62bb      	str	r3, [r7, #40]	; 0x28
 8003082:	e7fe      	b.n	8003082 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d103      	bne.n	8003092 <xQueueGenericSend+0x3e>
 800308a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800308c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <xQueueGenericSend+0x42>
 8003092:	2301      	movs	r3, #1
 8003094:	e000      	b.n	8003098 <xQueueGenericSend+0x44>
 8003096:	2300      	movs	r3, #0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d109      	bne.n	80030b0 <xQueueGenericSend+0x5c>
 800309c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030a0:	f383 8811 	msr	BASEPRI, r3
 80030a4:	f3bf 8f6f 	isb	sy
 80030a8:	f3bf 8f4f 	dsb	sy
 80030ac:	627b      	str	r3, [r7, #36]	; 0x24
 80030ae:	e7fe      	b.n	80030ae <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d103      	bne.n	80030be <xQueueGenericSend+0x6a>
 80030b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d101      	bne.n	80030c2 <xQueueGenericSend+0x6e>
 80030be:	2301      	movs	r3, #1
 80030c0:	e000      	b.n	80030c4 <xQueueGenericSend+0x70>
 80030c2:	2300      	movs	r3, #0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d109      	bne.n	80030dc <xQueueGenericSend+0x88>
 80030c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030cc:	f383 8811 	msr	BASEPRI, r3
 80030d0:	f3bf 8f6f 	isb	sy
 80030d4:	f3bf 8f4f 	dsb	sy
 80030d8:	623b      	str	r3, [r7, #32]
 80030da:	e7fe      	b.n	80030da <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80030dc:	f001 fab6 	bl	800464c <xTaskGetSchedulerState>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d102      	bne.n	80030ec <xQueueGenericSend+0x98>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d101      	bne.n	80030f0 <xQueueGenericSend+0x9c>
 80030ec:	2301      	movs	r3, #1
 80030ee:	e000      	b.n	80030f2 <xQueueGenericSend+0x9e>
 80030f0:	2300      	movs	r3, #0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d109      	bne.n	800310a <xQueueGenericSend+0xb6>
 80030f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030fa:	f383 8811 	msr	BASEPRI, r3
 80030fe:	f3bf 8f6f 	isb	sy
 8003102:	f3bf 8f4f 	dsb	sy
 8003106:	61fb      	str	r3, [r7, #28]
 8003108:	e7fe      	b.n	8003108 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800310a:	f001 fc95 	bl	8004a38 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800310e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003110:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003114:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003116:	429a      	cmp	r2, r3
 8003118:	d302      	bcc.n	8003120 <xQueueGenericSend+0xcc>
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	2b02      	cmp	r3, #2
 800311e:	d129      	bne.n	8003174 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003120:	683a      	ldr	r2, [r7, #0]
 8003122:	68b9      	ldr	r1, [r7, #8]
 8003124:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003126:	f000 fc35 	bl	8003994 <prvCopyDataToQueue>
 800312a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800312c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800312e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003130:	2b00      	cmp	r3, #0
 8003132:	d010      	beq.n	8003156 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003136:	3324      	adds	r3, #36	; 0x24
 8003138:	4618      	mov	r0, r3
 800313a:	f001 f8eb 	bl	8004314 <xTaskRemoveFromEventList>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d013      	beq.n	800316c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003144:	4b3f      	ldr	r3, [pc, #252]	; (8003244 <xQueueGenericSend+0x1f0>)
 8003146:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800314a:	601a      	str	r2, [r3, #0]
 800314c:	f3bf 8f4f 	dsb	sy
 8003150:	f3bf 8f6f 	isb	sy
 8003154:	e00a      	b.n	800316c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003158:	2b00      	cmp	r3, #0
 800315a:	d007      	beq.n	800316c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800315c:	4b39      	ldr	r3, [pc, #228]	; (8003244 <xQueueGenericSend+0x1f0>)
 800315e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003162:	601a      	str	r2, [r3, #0]
 8003164:	f3bf 8f4f 	dsb	sy
 8003168:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800316c:	f001 fc92 	bl	8004a94 <vPortExitCritical>
				return pdPASS;
 8003170:	2301      	movs	r3, #1
 8003172:	e063      	b.n	800323c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d103      	bne.n	8003182 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800317a:	f001 fc8b 	bl	8004a94 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800317e:	2300      	movs	r3, #0
 8003180:	e05c      	b.n	800323c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003182:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003184:	2b00      	cmp	r3, #0
 8003186:	d106      	bne.n	8003196 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003188:	f107 0314 	add.w	r3, r7, #20
 800318c:	4618      	mov	r0, r3
 800318e:	f001 f923 	bl	80043d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003192:	2301      	movs	r3, #1
 8003194:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003196:	f001 fc7d 	bl	8004a94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800319a:	f000 fed7 	bl	8003f4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800319e:	f001 fc4b 	bl	8004a38 <vPortEnterCritical>
 80031a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80031a8:	b25b      	sxtb	r3, r3
 80031aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031ae:	d103      	bne.n	80031b8 <xQueueGenericSend+0x164>
 80031b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80031be:	b25b      	sxtb	r3, r3
 80031c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031c4:	d103      	bne.n	80031ce <xQueueGenericSend+0x17a>
 80031c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031c8:	2200      	movs	r2, #0
 80031ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80031ce:	f001 fc61 	bl	8004a94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80031d2:	1d3a      	adds	r2, r7, #4
 80031d4:	f107 0314 	add.w	r3, r7, #20
 80031d8:	4611      	mov	r1, r2
 80031da:	4618      	mov	r0, r3
 80031dc:	f001 f912 	bl	8004404 <xTaskCheckForTimeOut>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d124      	bne.n	8003230 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80031e6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80031e8:	f000 fccc 	bl	8003b84 <prvIsQueueFull>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d018      	beq.n	8003224 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80031f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031f4:	3310      	adds	r3, #16
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	4611      	mov	r1, r2
 80031fa:	4618      	mov	r0, r3
 80031fc:	f001 f866 	bl	80042cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003200:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003202:	f000 fc57 	bl	8003ab4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003206:	f000 feaf 	bl	8003f68 <xTaskResumeAll>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	f47f af7c 	bne.w	800310a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8003212:	4b0c      	ldr	r3, [pc, #48]	; (8003244 <xQueueGenericSend+0x1f0>)
 8003214:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003218:	601a      	str	r2, [r3, #0]
 800321a:	f3bf 8f4f 	dsb	sy
 800321e:	f3bf 8f6f 	isb	sy
 8003222:	e772      	b.n	800310a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003224:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003226:	f000 fc45 	bl	8003ab4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800322a:	f000 fe9d 	bl	8003f68 <xTaskResumeAll>
 800322e:	e76c      	b.n	800310a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003230:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003232:	f000 fc3f 	bl	8003ab4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003236:	f000 fe97 	bl	8003f68 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800323a:	2300      	movs	r3, #0
		}
	}
}
 800323c:	4618      	mov	r0, r3
 800323e:	3738      	adds	r7, #56	; 0x38
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	e000ed04 	.word	0xe000ed04

08003248 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b08e      	sub	sp, #56	; 0x38
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	607a      	str	r2, [r7, #4]
 8003254:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800325a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800325c:	2b00      	cmp	r3, #0
 800325e:	d109      	bne.n	8003274 <xQueueGenericSendFromISR+0x2c>
 8003260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003264:	f383 8811 	msr	BASEPRI, r3
 8003268:	f3bf 8f6f 	isb	sy
 800326c:	f3bf 8f4f 	dsb	sy
 8003270:	627b      	str	r3, [r7, #36]	; 0x24
 8003272:	e7fe      	b.n	8003272 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d103      	bne.n	8003282 <xQueueGenericSendFromISR+0x3a>
 800327a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800327c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327e:	2b00      	cmp	r3, #0
 8003280:	d101      	bne.n	8003286 <xQueueGenericSendFromISR+0x3e>
 8003282:	2301      	movs	r3, #1
 8003284:	e000      	b.n	8003288 <xQueueGenericSendFromISR+0x40>
 8003286:	2300      	movs	r3, #0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d109      	bne.n	80032a0 <xQueueGenericSendFromISR+0x58>
 800328c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003290:	f383 8811 	msr	BASEPRI, r3
 8003294:	f3bf 8f6f 	isb	sy
 8003298:	f3bf 8f4f 	dsb	sy
 800329c:	623b      	str	r3, [r7, #32]
 800329e:	e7fe      	b.n	800329e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d103      	bne.n	80032ae <xQueueGenericSendFromISR+0x66>
 80032a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d101      	bne.n	80032b2 <xQueueGenericSendFromISR+0x6a>
 80032ae:	2301      	movs	r3, #1
 80032b0:	e000      	b.n	80032b4 <xQueueGenericSendFromISR+0x6c>
 80032b2:	2300      	movs	r3, #0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d109      	bne.n	80032cc <xQueueGenericSendFromISR+0x84>
 80032b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032bc:	f383 8811 	msr	BASEPRI, r3
 80032c0:	f3bf 8f6f 	isb	sy
 80032c4:	f3bf 8f4f 	dsb	sy
 80032c8:	61fb      	str	r3, [r7, #28]
 80032ca:	e7fe      	b.n	80032ca <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80032cc:	f001 fc6e 	bl	8004bac <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80032d0:	f3ef 8211 	mrs	r2, BASEPRI
 80032d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032d8:	f383 8811 	msr	BASEPRI, r3
 80032dc:	f3bf 8f6f 	isb	sy
 80032e0:	f3bf 8f4f 	dsb	sy
 80032e4:	61ba      	str	r2, [r7, #24]
 80032e6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80032e8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80032ea:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80032ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d302      	bcc.n	80032fe <xQueueGenericSendFromISR+0xb6>
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d12c      	bne.n	8003358 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80032fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003300:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003304:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003308:	683a      	ldr	r2, [r7, #0]
 800330a:	68b9      	ldr	r1, [r7, #8]
 800330c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800330e:	f000 fb41 	bl	8003994 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003312:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8003316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800331a:	d112      	bne.n	8003342 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800331c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800331e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003320:	2b00      	cmp	r3, #0
 8003322:	d016      	beq.n	8003352 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003326:	3324      	adds	r3, #36	; 0x24
 8003328:	4618      	mov	r0, r3
 800332a:	f000 fff3 	bl	8004314 <xTaskRemoveFromEventList>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d00e      	beq.n	8003352 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d00b      	beq.n	8003352 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2201      	movs	r2, #1
 800333e:	601a      	str	r2, [r3, #0]
 8003340:	e007      	b.n	8003352 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003342:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003346:	3301      	adds	r3, #1
 8003348:	b2db      	uxtb	r3, r3
 800334a:	b25a      	sxtb	r2, r3
 800334c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800334e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003352:	2301      	movs	r3, #1
 8003354:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8003356:	e001      	b.n	800335c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003358:	2300      	movs	r3, #0
 800335a:	637b      	str	r3, [r7, #52]	; 0x34
 800335c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800335e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003366:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003368:	4618      	mov	r0, r3
 800336a:	3738      	adds	r7, #56	; 0x38
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}

08003370 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b08c      	sub	sp, #48	; 0x30
 8003374:	af00      	add	r7, sp, #0
 8003376:	60f8      	str	r0, [r7, #12]
 8003378:	60b9      	str	r1, [r7, #8]
 800337a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800337c:	2300      	movs	r3, #0
 800337e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003386:	2b00      	cmp	r3, #0
 8003388:	d109      	bne.n	800339e <xQueueReceive+0x2e>
	__asm volatile
 800338a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800338e:	f383 8811 	msr	BASEPRI, r3
 8003392:	f3bf 8f6f 	isb	sy
 8003396:	f3bf 8f4f 	dsb	sy
 800339a:	623b      	str	r3, [r7, #32]
 800339c:	e7fe      	b.n	800339c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d103      	bne.n	80033ac <xQueueReceive+0x3c>
 80033a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d101      	bne.n	80033b0 <xQueueReceive+0x40>
 80033ac:	2301      	movs	r3, #1
 80033ae:	e000      	b.n	80033b2 <xQueueReceive+0x42>
 80033b0:	2300      	movs	r3, #0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d109      	bne.n	80033ca <xQueueReceive+0x5a>
 80033b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033ba:	f383 8811 	msr	BASEPRI, r3
 80033be:	f3bf 8f6f 	isb	sy
 80033c2:	f3bf 8f4f 	dsb	sy
 80033c6:	61fb      	str	r3, [r7, #28]
 80033c8:	e7fe      	b.n	80033c8 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80033ca:	f001 f93f 	bl	800464c <xTaskGetSchedulerState>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d102      	bne.n	80033da <xQueueReceive+0x6a>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d101      	bne.n	80033de <xQueueReceive+0x6e>
 80033da:	2301      	movs	r3, #1
 80033dc:	e000      	b.n	80033e0 <xQueueReceive+0x70>
 80033de:	2300      	movs	r3, #0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d109      	bne.n	80033f8 <xQueueReceive+0x88>
 80033e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033e8:	f383 8811 	msr	BASEPRI, r3
 80033ec:	f3bf 8f6f 	isb	sy
 80033f0:	f3bf 8f4f 	dsb	sy
 80033f4:	61bb      	str	r3, [r7, #24]
 80033f6:	e7fe      	b.n	80033f6 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80033f8:	f001 fb1e 	bl	8004a38 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80033fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003400:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003404:	2b00      	cmp	r3, #0
 8003406:	d01f      	beq.n	8003448 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003408:	68b9      	ldr	r1, [r7, #8]
 800340a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800340c:	f000 fb2c 	bl	8003a68 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003412:	1e5a      	subs	r2, r3, #1
 8003414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003416:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800341a:	691b      	ldr	r3, [r3, #16]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d00f      	beq.n	8003440 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003422:	3310      	adds	r3, #16
 8003424:	4618      	mov	r0, r3
 8003426:	f000 ff75 	bl	8004314 <xTaskRemoveFromEventList>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d007      	beq.n	8003440 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003430:	4b3c      	ldr	r3, [pc, #240]	; (8003524 <xQueueReceive+0x1b4>)
 8003432:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003436:	601a      	str	r2, [r3, #0]
 8003438:	f3bf 8f4f 	dsb	sy
 800343c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003440:	f001 fb28 	bl	8004a94 <vPortExitCritical>
				return pdPASS;
 8003444:	2301      	movs	r3, #1
 8003446:	e069      	b.n	800351c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d103      	bne.n	8003456 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800344e:	f001 fb21 	bl	8004a94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003452:	2300      	movs	r3, #0
 8003454:	e062      	b.n	800351c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003458:	2b00      	cmp	r3, #0
 800345a:	d106      	bne.n	800346a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800345c:	f107 0310 	add.w	r3, r7, #16
 8003460:	4618      	mov	r0, r3
 8003462:	f000 ffb9 	bl	80043d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003466:	2301      	movs	r3, #1
 8003468:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800346a:	f001 fb13 	bl	8004a94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800346e:	f000 fd6d 	bl	8003f4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003472:	f001 fae1 	bl	8004a38 <vPortEnterCritical>
 8003476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003478:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800347c:	b25b      	sxtb	r3, r3
 800347e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003482:	d103      	bne.n	800348c <xQueueReceive+0x11c>
 8003484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003486:	2200      	movs	r2, #0
 8003488:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800348c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800348e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003492:	b25b      	sxtb	r3, r3
 8003494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003498:	d103      	bne.n	80034a2 <xQueueReceive+0x132>
 800349a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800349c:	2200      	movs	r2, #0
 800349e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80034a2:	f001 faf7 	bl	8004a94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80034a6:	1d3a      	adds	r2, r7, #4
 80034a8:	f107 0310 	add.w	r3, r7, #16
 80034ac:	4611      	mov	r1, r2
 80034ae:	4618      	mov	r0, r3
 80034b0:	f000 ffa8 	bl	8004404 <xTaskCheckForTimeOut>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d123      	bne.n	8003502 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80034ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80034bc:	f000 fb4c 	bl	8003b58 <prvIsQueueEmpty>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d017      	beq.n	80034f6 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80034c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034c8:	3324      	adds	r3, #36	; 0x24
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	4611      	mov	r1, r2
 80034ce:	4618      	mov	r0, r3
 80034d0:	f000 fefc 	bl	80042cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80034d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80034d6:	f000 faed 	bl	8003ab4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80034da:	f000 fd45 	bl	8003f68 <xTaskResumeAll>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d189      	bne.n	80033f8 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80034e4:	4b0f      	ldr	r3, [pc, #60]	; (8003524 <xQueueReceive+0x1b4>)
 80034e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034ea:	601a      	str	r2, [r3, #0]
 80034ec:	f3bf 8f4f 	dsb	sy
 80034f0:	f3bf 8f6f 	isb	sy
 80034f4:	e780      	b.n	80033f8 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80034f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80034f8:	f000 fadc 	bl	8003ab4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80034fc:	f000 fd34 	bl	8003f68 <xTaskResumeAll>
 8003500:	e77a      	b.n	80033f8 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003502:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003504:	f000 fad6 	bl	8003ab4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003508:	f000 fd2e 	bl	8003f68 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800350c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800350e:	f000 fb23 	bl	8003b58 <prvIsQueueEmpty>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	f43f af6f 	beq.w	80033f8 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800351a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800351c:	4618      	mov	r0, r3
 800351e:	3730      	adds	r7, #48	; 0x30
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	e000ed04 	.word	0xe000ed04

08003528 <xQueuePeek>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b08e      	sub	sp, #56	; 0x38
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003534:	2300      	movs	r3, #0
 8003536:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800353c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800353e:	2b00      	cmp	r3, #0
 8003540:	d109      	bne.n	8003556 <xQueuePeek+0x2e>
 8003542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003546:	f383 8811 	msr	BASEPRI, r3
 800354a:	f3bf 8f6f 	isb	sy
 800354e:	f3bf 8f4f 	dsb	sy
 8003552:	627b      	str	r3, [r7, #36]	; 0x24
 8003554:	e7fe      	b.n	8003554 <xQueuePeek+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d103      	bne.n	8003564 <xQueuePeek+0x3c>
 800355c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800355e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003560:	2b00      	cmp	r3, #0
 8003562:	d101      	bne.n	8003568 <xQueuePeek+0x40>
 8003564:	2301      	movs	r3, #1
 8003566:	e000      	b.n	800356a <xQueuePeek+0x42>
 8003568:	2300      	movs	r3, #0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d109      	bne.n	8003582 <xQueuePeek+0x5a>
 800356e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003572:	f383 8811 	msr	BASEPRI, r3
 8003576:	f3bf 8f6f 	isb	sy
 800357a:	f3bf 8f4f 	dsb	sy
 800357e:	623b      	str	r3, [r7, #32]
 8003580:	e7fe      	b.n	8003580 <xQueuePeek+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003582:	f001 f863 	bl	800464c <xTaskGetSchedulerState>
 8003586:	4603      	mov	r3, r0
 8003588:	2b00      	cmp	r3, #0
 800358a:	d102      	bne.n	8003592 <xQueuePeek+0x6a>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d101      	bne.n	8003596 <xQueuePeek+0x6e>
 8003592:	2301      	movs	r3, #1
 8003594:	e000      	b.n	8003598 <xQueuePeek+0x70>
 8003596:	2300      	movs	r3, #0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d109      	bne.n	80035b0 <xQueuePeek+0x88>
 800359c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035a0:	f383 8811 	msr	BASEPRI, r3
 80035a4:	f3bf 8f6f 	isb	sy
 80035a8:	f3bf 8f4f 	dsb	sy
 80035ac:	61fb      	str	r3, [r7, #28]
 80035ae:	e7fe      	b.n	80035ae <xQueuePeek+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80035b0:	f001 fa42 	bl	8004a38 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80035b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035b8:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80035ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d021      	beq.n	8003604 <xQueuePeek+0xdc>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 80035c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80035c6:	68b9      	ldr	r1, [r7, #8]
 80035c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80035ca:	f000 fa4d 	bl	8003a68 <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 80035ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035d2:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80035d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d00f      	beq.n	80035fc <xQueuePeek+0xd4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80035dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035de:	3324      	adds	r3, #36	; 0x24
 80035e0:	4618      	mov	r0, r3
 80035e2:	f000 fe97 	bl	8004314 <xTaskRemoveFromEventList>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d007      	beq.n	80035fc <xQueuePeek+0xd4>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
 80035ec:	4b3c      	ldr	r3, [pc, #240]	; (80036e0 <xQueuePeek+0x1b8>)
 80035ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035f2:	601a      	str	r2, [r3, #0]
 80035f4:	f3bf 8f4f 	dsb	sy
 80035f8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80035fc:	f001 fa4a 	bl	8004a94 <vPortExitCritical>
				return pdPASS;
 8003600:	2301      	movs	r3, #1
 8003602:	e069      	b.n	80036d8 <xQueuePeek+0x1b0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d103      	bne.n	8003612 <xQueuePeek+0xea>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800360a:	f001 fa43 	bl	8004a94 <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800360e:	2300      	movs	r3, #0
 8003610:	e062      	b.n	80036d8 <xQueuePeek+0x1b0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003612:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003614:	2b00      	cmp	r3, #0
 8003616:	d106      	bne.n	8003626 <xQueuePeek+0xfe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003618:	f107 0314 	add.w	r3, r7, #20
 800361c:	4618      	mov	r0, r3
 800361e:	f000 fedb 	bl	80043d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003622:	2301      	movs	r3, #1
 8003624:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003626:	f001 fa35 	bl	8004a94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800362a:	f000 fc8f 	bl	8003f4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800362e:	f001 fa03 	bl	8004a38 <vPortEnterCritical>
 8003632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003634:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003638:	b25b      	sxtb	r3, r3
 800363a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800363e:	d103      	bne.n	8003648 <xQueuePeek+0x120>
 8003640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003642:	2200      	movs	r2, #0
 8003644:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800364a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800364e:	b25b      	sxtb	r3, r3
 8003650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003654:	d103      	bne.n	800365e <xQueuePeek+0x136>
 8003656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003658:	2200      	movs	r2, #0
 800365a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800365e:	f001 fa19 	bl	8004a94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003662:	1d3a      	adds	r2, r7, #4
 8003664:	f107 0314 	add.w	r3, r7, #20
 8003668:	4611      	mov	r1, r2
 800366a:	4618      	mov	r0, r3
 800366c:	f000 feca 	bl	8004404 <xTaskCheckForTimeOut>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d123      	bne.n	80036be <xQueuePeek+0x196>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003676:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003678:	f000 fa6e 	bl	8003b58 <prvIsQueueEmpty>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d017      	beq.n	80036b2 <xQueuePeek+0x18a>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003684:	3324      	adds	r3, #36	; 0x24
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	4611      	mov	r1, r2
 800368a:	4618      	mov	r0, r3
 800368c:	f000 fe1e 	bl	80042cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003690:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003692:	f000 fa0f 	bl	8003ab4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003696:	f000 fc67 	bl	8003f68 <xTaskResumeAll>
 800369a:	4603      	mov	r3, r0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d187      	bne.n	80035b0 <xQueuePeek+0x88>
				{
					portYIELD_WITHIN_API();
 80036a0:	4b0f      	ldr	r3, [pc, #60]	; (80036e0 <xQueuePeek+0x1b8>)
 80036a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036a6:	601a      	str	r2, [r3, #0]
 80036a8:	f3bf 8f4f 	dsb	sy
 80036ac:	f3bf 8f6f 	isb	sy
 80036b0:	e77e      	b.n	80035b0 <xQueuePeek+0x88>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
 80036b2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80036b4:	f000 f9fe 	bl	8003ab4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80036b8:	f000 fc56 	bl	8003f68 <xTaskResumeAll>
 80036bc:	e778      	b.n	80035b0 <xQueuePeek+0x88>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
 80036be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80036c0:	f000 f9f8 	bl	8003ab4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80036c4:	f000 fc50 	bl	8003f68 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80036c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80036ca:	f000 fa45 	bl	8003b58 <prvIsQueueEmpty>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f43f af6d 	beq.w	80035b0 <xQueuePeek+0x88>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80036d6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3738      	adds	r7, #56	; 0x38
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	e000ed04 	.word	0xe000ed04

080036e4 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b08e      	sub	sp, #56	; 0x38
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80036f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d109      	bne.n	800370e <xQueueReceiveFromISR+0x2a>
 80036fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036fe:	f383 8811 	msr	BASEPRI, r3
 8003702:	f3bf 8f6f 	isb	sy
 8003706:	f3bf 8f4f 	dsb	sy
 800370a:	623b      	str	r3, [r7, #32]
 800370c:	e7fe      	b.n	800370c <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d103      	bne.n	800371c <xQueueReceiveFromISR+0x38>
 8003714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003718:	2b00      	cmp	r3, #0
 800371a:	d101      	bne.n	8003720 <xQueueReceiveFromISR+0x3c>
 800371c:	2301      	movs	r3, #1
 800371e:	e000      	b.n	8003722 <xQueueReceiveFromISR+0x3e>
 8003720:	2300      	movs	r3, #0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d109      	bne.n	800373a <xQueueReceiveFromISR+0x56>
 8003726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800372a:	f383 8811 	msr	BASEPRI, r3
 800372e:	f3bf 8f6f 	isb	sy
 8003732:	f3bf 8f4f 	dsb	sy
 8003736:	61fb      	str	r3, [r7, #28]
 8003738:	e7fe      	b.n	8003738 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800373a:	f001 fa37 	bl	8004bac <vPortValidateInterruptPriority>
	__asm volatile
 800373e:	f3ef 8211 	mrs	r2, BASEPRI
 8003742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003746:	f383 8811 	msr	BASEPRI, r3
 800374a:	f3bf 8f6f 	isb	sy
 800374e:	f3bf 8f4f 	dsb	sy
 8003752:	61ba      	str	r2, [r7, #24]
 8003754:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8003756:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003758:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800375a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800375c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800375e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003762:	2b00      	cmp	r3, #0
 8003764:	d02f      	beq.n	80037c6 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8003766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003768:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800376c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003770:	68b9      	ldr	r1, [r7, #8]
 8003772:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003774:	f000 f978 	bl	8003a68 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800377a:	1e5a      	subs	r2, r3, #1
 800377c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800377e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8003780:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003788:	d112      	bne.n	80037b0 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800378a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800378c:	691b      	ldr	r3, [r3, #16]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d016      	beq.n	80037c0 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003794:	3310      	adds	r3, #16
 8003796:	4618      	mov	r0, r3
 8003798:	f000 fdbc 	bl	8004314 <xTaskRemoveFromEventList>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d00e      	beq.n	80037c0 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d00b      	beq.n	80037c0 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	601a      	str	r2, [r3, #0]
 80037ae:	e007      	b.n	80037c0 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80037b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80037b4:	3301      	adds	r3, #1
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	b25a      	sxtb	r2, r3
 80037ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80037c0:	2301      	movs	r3, #1
 80037c2:	637b      	str	r3, [r7, #52]	; 0x34
 80037c4:	e001      	b.n	80037ca <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 80037c6:	2300      	movs	r3, #0
 80037c8:	637b      	str	r3, [r7, #52]	; 0x34
 80037ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037cc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80037d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3738      	adds	r7, #56	; 0x38
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}

080037de <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
 80037de:	b580      	push	{r7, lr}
 80037e0:	b08c      	sub	sp, #48	; 0x30
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
 80037e6:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	62bb      	str	r3, [r7, #40]	; 0x28

	configASSERT( pxQueue );
 80037ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d109      	bne.n	8003806 <xQueuePeekFromISR+0x28>
	__asm volatile
 80037f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037f6:	f383 8811 	msr	BASEPRI, r3
 80037fa:	f3bf 8f6f 	isb	sy
 80037fe:	f3bf 8f4f 	dsb	sy
 8003802:	61fb      	str	r3, [r7, #28]
 8003804:	e7fe      	b.n	8003804 <xQueuePeekFromISR+0x26>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d103      	bne.n	8003814 <xQueuePeekFromISR+0x36>
 800380c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800380e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003810:	2b00      	cmp	r3, #0
 8003812:	d101      	bne.n	8003818 <xQueuePeekFromISR+0x3a>
 8003814:	2301      	movs	r3, #1
 8003816:	e000      	b.n	800381a <xQueuePeekFromISR+0x3c>
 8003818:	2300      	movs	r3, #0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d109      	bne.n	8003832 <xQueuePeekFromISR+0x54>
 800381e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003822:	f383 8811 	msr	BASEPRI, r3
 8003826:	f3bf 8f6f 	isb	sy
 800382a:	f3bf 8f4f 	dsb	sy
 800382e:	61bb      	str	r3, [r7, #24]
 8003830:	e7fe      	b.n	8003830 <xQueuePeekFromISR+0x52>
	configASSERT( pxQueue->uxItemSize != 0 ); /* Can't peek a semaphore. */
 8003832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003836:	2b00      	cmp	r3, #0
 8003838:	d109      	bne.n	800384e <xQueuePeekFromISR+0x70>
 800383a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800383e:	f383 8811 	msr	BASEPRI, r3
 8003842:	f3bf 8f6f 	isb	sy
 8003846:	f3bf 8f4f 	dsb	sy
 800384a:	617b      	str	r3, [r7, #20]
 800384c:	e7fe      	b.n	800384c <xQueuePeekFromISR+0x6e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800384e:	f001 f9ad 	bl	8004bac <vPortValidateInterruptPriority>
	__asm volatile
 8003852:	f3ef 8211 	mrs	r2, BASEPRI
 8003856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800385a:	f383 8811 	msr	BASEPRI, r3
 800385e:	f3bf 8f6f 	isb	sy
 8003862:	f3bf 8f4f 	dsb	sy
 8003866:	613a      	str	r2, [r7, #16]
 8003868:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
 800386a:	693b      	ldr	r3, [r7, #16]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800386c:	627b      	str	r3, [r7, #36]	; 0x24
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 800386e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00c      	beq.n	8003890 <xQueuePeekFromISR+0xb2>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8003876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	623b      	str	r3, [r7, #32]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800387c:	6839      	ldr	r1, [r7, #0]
 800387e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003880:	f000 f8f2 	bl	8003a68 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8003884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003886:	6a3a      	ldr	r2, [r7, #32]
 8003888:	60da      	str	r2, [r3, #12]

			xReturn = pdPASS;
 800388a:	2301      	movs	r3, #1
 800388c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800388e:	e001      	b.n	8003894 <xQueuePeekFromISR+0xb6>
		}
		else
		{
			xReturn = pdFAIL;
 8003890:	2300      	movs	r3, #0
 8003892:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003896:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800389e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3730      	adds	r7, #48	; 0x30
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d109      	bne.n	80038ca <uxQueueMessagesWaiting+0x22>
	__asm volatile
 80038b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ba:	f383 8811 	msr	BASEPRI, r3
 80038be:	f3bf 8f6f 	isb	sy
 80038c2:	f3bf 8f4f 	dsb	sy
 80038c6:	60bb      	str	r3, [r7, #8]
 80038c8:	e7fe      	b.n	80038c8 <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
 80038ca:	f001 f8b5 	bl	8004a38 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038d2:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80038d4:	f001 f8de 	bl	8004a94 <vPortExitCritical>

	return uxReturn;
 80038d8:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80038da:	4618      	mov	r0, r3
 80038dc:	3710      	adds	r7, #16
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	b086      	sub	sp, #24
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	617b      	str	r3, [r7, #20]
	configASSERT( pxQueue );
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d109      	bne.n	8003908 <uxQueueSpacesAvailable+0x26>
 80038f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038f8:	f383 8811 	msr	BASEPRI, r3
 80038fc:	f3bf 8f6f 	isb	sy
 8003900:	f3bf 8f4f 	dsb	sy
 8003904:	60fb      	str	r3, [r7, #12]
 8003906:	e7fe      	b.n	8003906 <uxQueueSpacesAvailable+0x24>

	taskENTER_CRITICAL();
 8003908:	f001 f896 	bl	8004a38 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8003918:	f001 f8bc 	bl	8004a94 <vPortExitCritical>

	return uxReturn;
 800391c:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800391e:	4618      	mov	r0, r3
 8003920:	3718      	adds	r7, #24
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}

08003926 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8003926:	b480      	push	{r7}
 8003928:	b085      	sub	sp, #20
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d109      	bne.n	8003948 <uxQueueMessagesWaitingFromISR+0x22>
 8003934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003938:	f383 8811 	msr	BASEPRI, r3
 800393c:	f3bf 8f6f 	isb	sy
 8003940:	f3bf 8f4f 	dsb	sy
 8003944:	60bb      	str	r3, [r7, #8]
 8003946:	e7fe      	b.n	8003946 <uxQueueMessagesWaitingFromISR+0x20>

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800394c:	60fb      	str	r3, [r7, #12]

	return uxReturn;
 800394e:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8003950:	4618      	mov	r0, r3
 8003952:	3714      	adds	r7, #20
 8003954:	46bd      	mov	sp, r7
 8003956:	bc80      	pop	{r7}
 8003958:	4770      	bx	lr

0800395a <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800395a:	b580      	push	{r7, lr}
 800395c:	b084      	sub	sp, #16
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d109      	bne.n	8003980 <vQueueDelete+0x26>
 800396c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003970:	f383 8811 	msr	BASEPRI, r3
 8003974:	f3bf 8f6f 	isb	sy
 8003978:	f3bf 8f4f 	dsb	sy
 800397c:	60bb      	str	r3, [r7, #8]
 800397e:	e7fe      	b.n	800397e <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f000 f917 	bl	8003bb4 <vQueueUnregisterQueue>

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
 8003986:	68f8      	ldr	r0, [r7, #12]
 8003988:	f001 fa0e 	bl	8004da8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800398c:	bf00      	nop
 800398e:	3710      	adds	r7, #16
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}

08003994 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b086      	sub	sp, #24
 8003998:	af00      	add	r7, sp, #0
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	60b9      	str	r1, [r7, #8]
 800399e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80039a0:	2300      	movs	r3, #0
 80039a2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039a8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d10d      	bne.n	80039ce <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d14d      	bne.n	8003a56 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	4618      	mov	r0, r3
 80039c0:	f000 fe62 	bl	8004688 <xTaskPriorityDisinherit>
 80039c4:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2200      	movs	r2, #0
 80039ca:	605a      	str	r2, [r3, #4]
 80039cc:	e043      	b.n	8003a56 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d119      	bne.n	8003a08 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6898      	ldr	r0, [r3, #8]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039dc:	461a      	mov	r2, r3
 80039de:	68b9      	ldr	r1, [r7, #8]
 80039e0:	f003 ff71 	bl	80078c6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	689a      	ldr	r2, [r3, #8]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ec:	441a      	add	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	689a      	ldr	r2, [r3, #8]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d32b      	bcc.n	8003a56 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	609a      	str	r2, [r3, #8]
 8003a06:	e026      	b.n	8003a56 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	68d8      	ldr	r0, [r3, #12]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a10:	461a      	mov	r2, r3
 8003a12:	68b9      	ldr	r1, [r7, #8]
 8003a14:	f003 ff57 	bl	80078c6 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	68da      	ldr	r2, [r3, #12]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a20:	425b      	negs	r3, r3
 8003a22:	441a      	add	r2, r3
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	68da      	ldr	r2, [r3, #12]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d207      	bcs.n	8003a44 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	685a      	ldr	r2, [r3, #4]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3c:	425b      	negs	r3, r3
 8003a3e:	441a      	add	r2, r3
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b02      	cmp	r3, #2
 8003a48:	d105      	bne.n	8003a56 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d002      	beq.n	8003a56 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	3b01      	subs	r3, #1
 8003a54:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	1c5a      	adds	r2, r3, #1
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003a5e:	697b      	ldr	r3, [r7, #20]
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3718      	adds	r7, #24
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d018      	beq.n	8003aac <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	68da      	ldr	r2, [r3, #12]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a82:	441a      	add	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	68da      	ldr	r2, [r3, #12]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d303      	bcc.n	8003a9c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	68d9      	ldr	r1, [r3, #12]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	6838      	ldr	r0, [r7, #0]
 8003aa8:	f003 ff0d 	bl	80078c6 <memcpy>
	}
}
 8003aac:	bf00      	nop
 8003aae:	3708      	adds	r7, #8
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003abc:	f000 ffbc 	bl	8004a38 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003ac6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003ac8:	e011      	b.n	8003aee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d012      	beq.n	8003af8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	3324      	adds	r3, #36	; 0x24
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f000 fc1c 	bl	8004314 <xTaskRemoveFromEventList>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d001      	beq.n	8003ae6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003ae2:	f000 fcef 	bl	80044c4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003ae6:	7bfb      	ldrb	r3, [r7, #15]
 8003ae8:	3b01      	subs	r3, #1
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	dce9      	bgt.n	8003aca <prvUnlockQueue+0x16>
 8003af6:	e000      	b.n	8003afa <prvUnlockQueue+0x46>
					break;
 8003af8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	22ff      	movs	r2, #255	; 0xff
 8003afe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003b02:	f000 ffc7 	bl	8004a94 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003b06:	f000 ff97 	bl	8004a38 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003b10:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003b12:	e011      	b.n	8003b38 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	691b      	ldr	r3, [r3, #16]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d012      	beq.n	8003b42 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	3310      	adds	r3, #16
 8003b20:	4618      	mov	r0, r3
 8003b22:	f000 fbf7 	bl	8004314 <xTaskRemoveFromEventList>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d001      	beq.n	8003b30 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003b2c:	f000 fcca 	bl	80044c4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003b30:	7bbb      	ldrb	r3, [r7, #14]
 8003b32:	3b01      	subs	r3, #1
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003b38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	dce9      	bgt.n	8003b14 <prvUnlockQueue+0x60>
 8003b40:	e000      	b.n	8003b44 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003b42:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	22ff      	movs	r2, #255	; 0xff
 8003b48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003b4c:	f000 ffa2 	bl	8004a94 <vPortExitCritical>
}
 8003b50:	bf00      	nop
 8003b52:	3710      	adds	r7, #16
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b084      	sub	sp, #16
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003b60:	f000 ff6a 	bl	8004a38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d102      	bne.n	8003b72 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	60fb      	str	r3, [r7, #12]
 8003b70:	e001      	b.n	8003b76 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003b72:	2300      	movs	r3, #0
 8003b74:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003b76:	f000 ff8d 	bl	8004a94 <vPortExitCritical>

	return xReturn;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3710      	adds	r7, #16
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003b8c:	f000 ff54 	bl	8004a38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d102      	bne.n	8003ba2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	60fb      	str	r3, [r7, #12]
 8003ba0:	e001      	b.n	8003ba6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003ba6:	f000 ff75 	bl	8004a94 <vPortExitCritical>

	return xReturn;
 8003baa:	68fb      	ldr	r3, [r7, #12]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3710      	adds	r7, #16
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b085      	sub	sp, #20
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	60fb      	str	r3, [r7, #12]
 8003bc0:	e016      	b.n	8003bf0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8003bc2:	4a0f      	ldr	r2, [pc, #60]	; (8003c00 <vQueueUnregisterQueue+0x4c>)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	00db      	lsls	r3, r3, #3
 8003bc8:	4413      	add	r3, r2
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	687a      	ldr	r2, [r7, #4]
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d10b      	bne.n	8003bea <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8003bd2:	4a0b      	ldr	r2, [pc, #44]	; (8003c00 <vQueueUnregisterQueue+0x4c>)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2100      	movs	r1, #0
 8003bd8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8003bdc:	4a08      	ldr	r2, [pc, #32]	; (8003c00 <vQueueUnregisterQueue+0x4c>)
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	00db      	lsls	r3, r3, #3
 8003be2:	4413      	add	r3, r2
 8003be4:	2200      	movs	r2, #0
 8003be6:	605a      	str	r2, [r3, #4]
				break;
 8003be8:	e005      	b.n	8003bf6 <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	3301      	adds	r3, #1
 8003bee:	60fb      	str	r3, [r7, #12]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2b07      	cmp	r3, #7
 8003bf4:	d9e5      	bls.n	8003bc2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8003bf6:	bf00      	nop
 8003bf8:	3714      	adds	r7, #20
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bc80      	pop	{r7}
 8003bfe:	4770      	bx	lr
 8003c00:	20000f54 	.word	0x20000f54

08003c04 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b08c      	sub	sp, #48	; 0x30
 8003c08:	af04      	add	r7, sp, #16
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	603b      	str	r3, [r7, #0]
 8003c10:	4613      	mov	r3, r2
 8003c12:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c14:	88fb      	ldrh	r3, [r7, #6]
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f001 f803 	bl	8004c24 <pvPortMalloc>
 8003c1e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d00e      	beq.n	8003c44 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003c26:	2054      	movs	r0, #84	; 0x54
 8003c28:	f000 fffc 	bl	8004c24 <pvPortMalloc>
 8003c2c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d003      	beq.n	8003c3c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	697a      	ldr	r2, [r7, #20]
 8003c38:	631a      	str	r2, [r3, #48]	; 0x30
 8003c3a:	e005      	b.n	8003c48 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003c3c:	6978      	ldr	r0, [r7, #20]
 8003c3e:	f001 f8b3 	bl	8004da8 <vPortFree>
 8003c42:	e001      	b.n	8003c48 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003c44:	2300      	movs	r3, #0
 8003c46:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d013      	beq.n	8003c76 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003c4e:	88fa      	ldrh	r2, [r7, #6]
 8003c50:	2300      	movs	r3, #0
 8003c52:	9303      	str	r3, [sp, #12]
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	9302      	str	r3, [sp, #8]
 8003c58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c5a:	9301      	str	r3, [sp, #4]
 8003c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c5e:	9300      	str	r3, [sp, #0]
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	68b9      	ldr	r1, [r7, #8]
 8003c64:	68f8      	ldr	r0, [r7, #12]
 8003c66:	f000 f80e 	bl	8003c86 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003c6a:	69f8      	ldr	r0, [r7, #28]
 8003c6c:	f000 f88a 	bl	8003d84 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003c70:	2301      	movs	r3, #1
 8003c72:	61bb      	str	r3, [r7, #24]
 8003c74:	e002      	b.n	8003c7c <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003c76:	f04f 33ff 	mov.w	r3, #4294967295
 8003c7a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003c7c:	69bb      	ldr	r3, [r7, #24]
	}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3720      	adds	r7, #32
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b088      	sub	sp, #32
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	60f8      	str	r0, [r7, #12]
 8003c8e:	60b9      	str	r1, [r7, #8]
 8003c90:	607a      	str	r2, [r7, #4]
 8003c92:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003c9e:	3b01      	subs	r3, #1
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	4413      	add	r3, r2
 8003ca4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	f023 0307 	bic.w	r3, r3, #7
 8003cac:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	f003 0307 	and.w	r3, r3, #7
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d009      	beq.n	8003ccc <prvInitialiseNewTask+0x46>
 8003cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cbc:	f383 8811 	msr	BASEPRI, r3
 8003cc0:	f3bf 8f6f 	isb	sy
 8003cc4:	f3bf 8f4f 	dsb	sy
 8003cc8:	617b      	str	r3, [r7, #20]
 8003cca:	e7fe      	b.n	8003cca <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003ccc:	2300      	movs	r3, #0
 8003cce:	61fb      	str	r3, [r7, #28]
 8003cd0:	e012      	b.n	8003cf8 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003cd2:	68ba      	ldr	r2, [r7, #8]
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	7819      	ldrb	r1, [r3, #0]
 8003cda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	4413      	add	r3, r2
 8003ce0:	3334      	adds	r3, #52	; 0x34
 8003ce2:	460a      	mov	r2, r1
 8003ce4:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	4413      	add	r3, r2
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d006      	beq.n	8003d00 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	61fb      	str	r3, [r7, #28]
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	2b0f      	cmp	r3, #15
 8003cfc:	d9e9      	bls.n	8003cd2 <prvInitialiseNewTask+0x4c>
 8003cfe:	e000      	b.n	8003d02 <prvInitialiseNewTask+0x7c>
		{
			break;
 8003d00:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d04:	2200      	movs	r2, #0
 8003d06:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d0c:	2b06      	cmp	r3, #6
 8003d0e:	d901      	bls.n	8003d14 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003d10:	2306      	movs	r3, #6
 8003d12:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d18:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d1e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003d20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d22:	2200      	movs	r2, #0
 8003d24:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d28:	3304      	adds	r3, #4
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f7ff f842 	bl	8002db4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d32:	3318      	adds	r3, #24
 8003d34:	4618      	mov	r0, r3
 8003d36:	f7ff f83d 	bl	8002db4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d3e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d42:	f1c3 0207 	rsb	r2, r3, #7
 8003d46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d48:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d4e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d52:	2200      	movs	r2, #0
 8003d54:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003d5e:	683a      	ldr	r2, [r7, #0]
 8003d60:	68f9      	ldr	r1, [r7, #12]
 8003d62:	69b8      	ldr	r0, [r7, #24]
 8003d64:	f000 fd7a 	bl	800485c <pxPortInitialiseStack>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d6c:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d002      	beq.n	8003d7a <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d78:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003d7a:	bf00      	nop
 8003d7c:	3720      	adds	r7, #32
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
	...

08003d84 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b082      	sub	sp, #8
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003d8c:	f000 fe54 	bl	8004a38 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003d90:	4b2a      	ldr	r3, [pc, #168]	; (8003e3c <prvAddNewTaskToReadyList+0xb8>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	3301      	adds	r3, #1
 8003d96:	4a29      	ldr	r2, [pc, #164]	; (8003e3c <prvAddNewTaskToReadyList+0xb8>)
 8003d98:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003d9a:	4b29      	ldr	r3, [pc, #164]	; (8003e40 <prvAddNewTaskToReadyList+0xbc>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d109      	bne.n	8003db6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003da2:	4a27      	ldr	r2, [pc, #156]	; (8003e40 <prvAddNewTaskToReadyList+0xbc>)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003da8:	4b24      	ldr	r3, [pc, #144]	; (8003e3c <prvAddNewTaskToReadyList+0xb8>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d110      	bne.n	8003dd2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003db0:	f000 fbac 	bl	800450c <prvInitialiseTaskLists>
 8003db4:	e00d      	b.n	8003dd2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003db6:	4b23      	ldr	r3, [pc, #140]	; (8003e44 <prvAddNewTaskToReadyList+0xc0>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d109      	bne.n	8003dd2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003dbe:	4b20      	ldr	r3, [pc, #128]	; (8003e40 <prvAddNewTaskToReadyList+0xbc>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d802      	bhi.n	8003dd2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003dcc:	4a1c      	ldr	r2, [pc, #112]	; (8003e40 <prvAddNewTaskToReadyList+0xbc>)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003dd2:	4b1d      	ldr	r3, [pc, #116]	; (8003e48 <prvAddNewTaskToReadyList+0xc4>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	4a1b      	ldr	r2, [pc, #108]	; (8003e48 <prvAddNewTaskToReadyList+0xc4>)
 8003dda:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003de0:	2201      	movs	r2, #1
 8003de2:	409a      	lsls	r2, r3
 8003de4:	4b19      	ldr	r3, [pc, #100]	; (8003e4c <prvAddNewTaskToReadyList+0xc8>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	4a18      	ldr	r2, [pc, #96]	; (8003e4c <prvAddNewTaskToReadyList+0xc8>)
 8003dec:	6013      	str	r3, [r2, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003df2:	4613      	mov	r3, r2
 8003df4:	009b      	lsls	r3, r3, #2
 8003df6:	4413      	add	r3, r2
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	4a15      	ldr	r2, [pc, #84]	; (8003e50 <prvAddNewTaskToReadyList+0xcc>)
 8003dfc:	441a      	add	r2, r3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	3304      	adds	r3, #4
 8003e02:	4619      	mov	r1, r3
 8003e04:	4610      	mov	r0, r2
 8003e06:	f7fe ffe1 	bl	8002dcc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003e0a:	f000 fe43 	bl	8004a94 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003e0e:	4b0d      	ldr	r3, [pc, #52]	; (8003e44 <prvAddNewTaskToReadyList+0xc0>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d00e      	beq.n	8003e34 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003e16:	4b0a      	ldr	r3, [pc, #40]	; (8003e40 <prvAddNewTaskToReadyList+0xbc>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d207      	bcs.n	8003e34 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003e24:	4b0b      	ldr	r3, [pc, #44]	; (8003e54 <prvAddNewTaskToReadyList+0xd0>)
 8003e26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e2a:	601a      	str	r2, [r3, #0]
 8003e2c:	f3bf 8f4f 	dsb	sy
 8003e30:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003e34:	bf00      	nop
 8003e36:	3708      	adds	r7, #8
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	20000194 	.word	0x20000194
 8003e40:	20000094 	.word	0x20000094
 8003e44:	200001a0 	.word	0x200001a0
 8003e48:	200001b0 	.word	0x200001b0
 8003e4c:	2000019c 	.word	0x2000019c
 8003e50:	20000098 	.word	0x20000098
 8003e54:	e000ed04 	.word	0xe000ed04

08003e58 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003e60:	2300      	movs	r3, #0
 8003e62:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d016      	beq.n	8003e98 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003e6a:	4b13      	ldr	r3, [pc, #76]	; (8003eb8 <vTaskDelay+0x60>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d009      	beq.n	8003e86 <vTaskDelay+0x2e>
 8003e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e76:	f383 8811 	msr	BASEPRI, r3
 8003e7a:	f3bf 8f6f 	isb	sy
 8003e7e:	f3bf 8f4f 	dsb	sy
 8003e82:	60bb      	str	r3, [r7, #8]
 8003e84:	e7fe      	b.n	8003e84 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003e86:	f000 f861 	bl	8003f4c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003e8a:	2100      	movs	r1, #0
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f000 fc7f 	bl	8004790 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003e92:	f000 f869 	bl	8003f68 <xTaskResumeAll>
 8003e96:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d107      	bne.n	8003eae <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8003e9e:	4b07      	ldr	r3, [pc, #28]	; (8003ebc <vTaskDelay+0x64>)
 8003ea0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ea4:	601a      	str	r2, [r3, #0]
 8003ea6:	f3bf 8f4f 	dsb	sy
 8003eaa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003eae:	bf00      	nop
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	200001bc 	.word	0x200001bc
 8003ebc:	e000ed04 	.word	0xe000ed04

08003ec0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b086      	sub	sp, #24
 8003ec4:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8003ec6:	4b1b      	ldr	r3, [pc, #108]	; (8003f34 <vTaskStartScheduler+0x74>)
 8003ec8:	9301      	str	r3, [sp, #4]
 8003eca:	2300      	movs	r3, #0
 8003ecc:	9300      	str	r3, [sp, #0]
 8003ece:	2300      	movs	r3, #0
 8003ed0:	2280      	movs	r2, #128	; 0x80
 8003ed2:	4919      	ldr	r1, [pc, #100]	; (8003f38 <vTaskStartScheduler+0x78>)
 8003ed4:	4819      	ldr	r0, [pc, #100]	; (8003f3c <vTaskStartScheduler+0x7c>)
 8003ed6:	f7ff fe95 	bl	8003c04 <xTaskCreate>
 8003eda:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d115      	bne.n	8003f0e <vTaskStartScheduler+0x4e>
 8003ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ee6:	f383 8811 	msr	BASEPRI, r3
 8003eea:	f3bf 8f6f 	isb	sy
 8003eee:	f3bf 8f4f 	dsb	sy
 8003ef2:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003ef4:	4b12      	ldr	r3, [pc, #72]	; (8003f40 <vTaskStartScheduler+0x80>)
 8003ef6:	f04f 32ff 	mov.w	r2, #4294967295
 8003efa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003efc:	4b11      	ldr	r3, [pc, #68]	; (8003f44 <vTaskStartScheduler+0x84>)
 8003efe:	2201      	movs	r2, #1
 8003f00:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003f02:	4b11      	ldr	r3, [pc, #68]	; (8003f48 <vTaskStartScheduler+0x88>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003f08:	f000 fd26 	bl	8004958 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003f0c:	e00d      	b.n	8003f2a <vTaskStartScheduler+0x6a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f14:	d109      	bne.n	8003f2a <vTaskStartScheduler+0x6a>
 8003f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f1a:	f383 8811 	msr	BASEPRI, r3
 8003f1e:	f3bf 8f6f 	isb	sy
 8003f22:	f3bf 8f4f 	dsb	sy
 8003f26:	607b      	str	r3, [r7, #4]
 8003f28:	e7fe      	b.n	8003f28 <vTaskStartScheduler+0x68>
}
 8003f2a:	bf00      	nop
 8003f2c:	3710      	adds	r7, #16
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	200001b8 	.word	0x200001b8
 8003f38:	08007b44 	.word	0x08007b44
 8003f3c:	080044dd 	.word	0x080044dd
 8003f40:	200001b4 	.word	0x200001b4
 8003f44:	200001a0 	.word	0x200001a0
 8003f48:	20000198 	.word	0x20000198

08003f4c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003f50:	4b04      	ldr	r3, [pc, #16]	; (8003f64 <vTaskSuspendAll+0x18>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	3301      	adds	r3, #1
 8003f56:	4a03      	ldr	r2, [pc, #12]	; (8003f64 <vTaskSuspendAll+0x18>)
 8003f58:	6013      	str	r3, [r2, #0]
}
 8003f5a:	bf00      	nop
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bc80      	pop	{r7}
 8003f60:	4770      	bx	lr
 8003f62:	bf00      	nop
 8003f64:	200001bc 	.word	0x200001bc

08003f68 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b084      	sub	sp, #16
 8003f6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003f72:	2300      	movs	r3, #0
 8003f74:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003f76:	4b41      	ldr	r3, [pc, #260]	; (800407c <xTaskResumeAll+0x114>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d109      	bne.n	8003f92 <xTaskResumeAll+0x2a>
 8003f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f82:	f383 8811 	msr	BASEPRI, r3
 8003f86:	f3bf 8f6f 	isb	sy
 8003f8a:	f3bf 8f4f 	dsb	sy
 8003f8e:	603b      	str	r3, [r7, #0]
 8003f90:	e7fe      	b.n	8003f90 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003f92:	f000 fd51 	bl	8004a38 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003f96:	4b39      	ldr	r3, [pc, #228]	; (800407c <xTaskResumeAll+0x114>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	3b01      	subs	r3, #1
 8003f9c:	4a37      	ldr	r2, [pc, #220]	; (800407c <xTaskResumeAll+0x114>)
 8003f9e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003fa0:	4b36      	ldr	r3, [pc, #216]	; (800407c <xTaskResumeAll+0x114>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d161      	bne.n	800406c <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003fa8:	4b35      	ldr	r3, [pc, #212]	; (8004080 <xTaskResumeAll+0x118>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d05d      	beq.n	800406c <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003fb0:	e02e      	b.n	8004010 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003fb2:	4b34      	ldr	r3, [pc, #208]	; (8004084 <xTaskResumeAll+0x11c>)
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	3318      	adds	r3, #24
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f7fe ff5f 	bl	8002e82 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	3304      	adds	r3, #4
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f7fe ff5a 	bl	8002e82 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	409a      	lsls	r2, r3
 8003fd6:	4b2c      	ldr	r3, [pc, #176]	; (8004088 <xTaskResumeAll+0x120>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	4a2a      	ldr	r2, [pc, #168]	; (8004088 <xTaskResumeAll+0x120>)
 8003fde:	6013      	str	r3, [r2, #0]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fe4:	4613      	mov	r3, r2
 8003fe6:	009b      	lsls	r3, r3, #2
 8003fe8:	4413      	add	r3, r2
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	4a27      	ldr	r2, [pc, #156]	; (800408c <xTaskResumeAll+0x124>)
 8003fee:	441a      	add	r2, r3
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	3304      	adds	r3, #4
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	4610      	mov	r0, r2
 8003ff8:	f7fe fee8 	bl	8002dcc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004000:	4b23      	ldr	r3, [pc, #140]	; (8004090 <xTaskResumeAll+0x128>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004006:	429a      	cmp	r2, r3
 8004008:	d302      	bcc.n	8004010 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800400a:	4b22      	ldr	r3, [pc, #136]	; (8004094 <xTaskResumeAll+0x12c>)
 800400c:	2201      	movs	r2, #1
 800400e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004010:	4b1c      	ldr	r3, [pc, #112]	; (8004084 <xTaskResumeAll+0x11c>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d1cc      	bne.n	8003fb2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800401e:	f000 faf1 	bl	8004604 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004022:	4b1d      	ldr	r3, [pc, #116]	; (8004098 <xTaskResumeAll+0x130>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d010      	beq.n	8004050 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800402e:	f000 f837 	bl	80040a0 <xTaskIncrementTick>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d002      	beq.n	800403e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8004038:	4b16      	ldr	r3, [pc, #88]	; (8004094 <xTaskResumeAll+0x12c>)
 800403a:	2201      	movs	r2, #1
 800403c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	3b01      	subs	r3, #1
 8004042:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1f1      	bne.n	800402e <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800404a:	4b13      	ldr	r3, [pc, #76]	; (8004098 <xTaskResumeAll+0x130>)
 800404c:	2200      	movs	r2, #0
 800404e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004050:	4b10      	ldr	r3, [pc, #64]	; (8004094 <xTaskResumeAll+0x12c>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d009      	beq.n	800406c <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004058:	2301      	movs	r3, #1
 800405a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800405c:	4b0f      	ldr	r3, [pc, #60]	; (800409c <xTaskResumeAll+0x134>)
 800405e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004062:	601a      	str	r2, [r3, #0]
 8004064:	f3bf 8f4f 	dsb	sy
 8004068:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800406c:	f000 fd12 	bl	8004a94 <vPortExitCritical>

	return xAlreadyYielded;
 8004070:	68bb      	ldr	r3, [r7, #8]
}
 8004072:	4618      	mov	r0, r3
 8004074:	3710      	adds	r7, #16
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
 800407a:	bf00      	nop
 800407c:	200001bc 	.word	0x200001bc
 8004080:	20000194 	.word	0x20000194
 8004084:	20000154 	.word	0x20000154
 8004088:	2000019c 	.word	0x2000019c
 800408c:	20000098 	.word	0x20000098
 8004090:	20000094 	.word	0x20000094
 8004094:	200001a8 	.word	0x200001a8
 8004098:	200001a4 	.word	0x200001a4
 800409c:	e000ed04 	.word	0xe000ed04

080040a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b086      	sub	sp, #24
 80040a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80040a6:	2300      	movs	r3, #0
 80040a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80040aa:	4b50      	ldr	r3, [pc, #320]	; (80041ec <xTaskIncrementTick+0x14c>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	f040 808c 	bne.w	80041cc <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80040b4:	4b4e      	ldr	r3, [pc, #312]	; (80041f0 <xTaskIncrementTick+0x150>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	3301      	adds	r3, #1
 80040ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80040bc:	4a4c      	ldr	r2, [pc, #304]	; (80041f0 <xTaskIncrementTick+0x150>)
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d11f      	bne.n	8004108 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80040c8:	4b4a      	ldr	r3, [pc, #296]	; (80041f4 <xTaskIncrementTick+0x154>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d009      	beq.n	80040e6 <xTaskIncrementTick+0x46>
 80040d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040d6:	f383 8811 	msr	BASEPRI, r3
 80040da:	f3bf 8f6f 	isb	sy
 80040de:	f3bf 8f4f 	dsb	sy
 80040e2:	603b      	str	r3, [r7, #0]
 80040e4:	e7fe      	b.n	80040e4 <xTaskIncrementTick+0x44>
 80040e6:	4b43      	ldr	r3, [pc, #268]	; (80041f4 <xTaskIncrementTick+0x154>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	60fb      	str	r3, [r7, #12]
 80040ec:	4b42      	ldr	r3, [pc, #264]	; (80041f8 <xTaskIncrementTick+0x158>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a40      	ldr	r2, [pc, #256]	; (80041f4 <xTaskIncrementTick+0x154>)
 80040f2:	6013      	str	r3, [r2, #0]
 80040f4:	4a40      	ldr	r2, [pc, #256]	; (80041f8 <xTaskIncrementTick+0x158>)
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	6013      	str	r3, [r2, #0]
 80040fa:	4b40      	ldr	r3, [pc, #256]	; (80041fc <xTaskIncrementTick+0x15c>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	3301      	adds	r3, #1
 8004100:	4a3e      	ldr	r2, [pc, #248]	; (80041fc <xTaskIncrementTick+0x15c>)
 8004102:	6013      	str	r3, [r2, #0]
 8004104:	f000 fa7e 	bl	8004604 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004108:	4b3d      	ldr	r3, [pc, #244]	; (8004200 <xTaskIncrementTick+0x160>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	693a      	ldr	r2, [r7, #16]
 800410e:	429a      	cmp	r2, r3
 8004110:	d34d      	bcc.n	80041ae <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004112:	4b38      	ldr	r3, [pc, #224]	; (80041f4 <xTaskIncrementTick+0x154>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d101      	bne.n	8004120 <xTaskIncrementTick+0x80>
 800411c:	2301      	movs	r3, #1
 800411e:	e000      	b.n	8004122 <xTaskIncrementTick+0x82>
 8004120:	2300      	movs	r3, #0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d004      	beq.n	8004130 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004126:	4b36      	ldr	r3, [pc, #216]	; (8004200 <xTaskIncrementTick+0x160>)
 8004128:	f04f 32ff 	mov.w	r2, #4294967295
 800412c:	601a      	str	r2, [r3, #0]
					break;
 800412e:	e03e      	b.n	80041ae <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004130:	4b30      	ldr	r3, [pc, #192]	; (80041f4 <xTaskIncrementTick+0x154>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	68db      	ldr	r3, [r3, #12]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004140:	693a      	ldr	r2, [r7, #16]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	429a      	cmp	r2, r3
 8004146:	d203      	bcs.n	8004150 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004148:	4a2d      	ldr	r2, [pc, #180]	; (8004200 <xTaskIncrementTick+0x160>)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6013      	str	r3, [r2, #0]
						break;
 800414e:	e02e      	b.n	80041ae <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	3304      	adds	r3, #4
 8004154:	4618      	mov	r0, r3
 8004156:	f7fe fe94 	bl	8002e82 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800415e:	2b00      	cmp	r3, #0
 8004160:	d004      	beq.n	800416c <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	3318      	adds	r3, #24
 8004166:	4618      	mov	r0, r3
 8004168:	f7fe fe8b 	bl	8002e82 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004170:	2201      	movs	r2, #1
 8004172:	409a      	lsls	r2, r3
 8004174:	4b23      	ldr	r3, [pc, #140]	; (8004204 <xTaskIncrementTick+0x164>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4313      	orrs	r3, r2
 800417a:	4a22      	ldr	r2, [pc, #136]	; (8004204 <xTaskIncrementTick+0x164>)
 800417c:	6013      	str	r3, [r2, #0]
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004182:	4613      	mov	r3, r2
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	4413      	add	r3, r2
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	4a1f      	ldr	r2, [pc, #124]	; (8004208 <xTaskIncrementTick+0x168>)
 800418c:	441a      	add	r2, r3
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	3304      	adds	r3, #4
 8004192:	4619      	mov	r1, r3
 8004194:	4610      	mov	r0, r2
 8004196:	f7fe fe19 	bl	8002dcc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800419e:	4b1b      	ldr	r3, [pc, #108]	; (800420c <xTaskIncrementTick+0x16c>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d3b4      	bcc.n	8004112 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80041a8:	2301      	movs	r3, #1
 80041aa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041ac:	e7b1      	b.n	8004112 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80041ae:	4b17      	ldr	r3, [pc, #92]	; (800420c <xTaskIncrementTick+0x16c>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041b4:	4914      	ldr	r1, [pc, #80]	; (8004208 <xTaskIncrementTick+0x168>)
 80041b6:	4613      	mov	r3, r2
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	4413      	add	r3, r2
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	440b      	add	r3, r1
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d907      	bls.n	80041d6 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80041c6:	2301      	movs	r3, #1
 80041c8:	617b      	str	r3, [r7, #20]
 80041ca:	e004      	b.n	80041d6 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80041cc:	4b10      	ldr	r3, [pc, #64]	; (8004210 <xTaskIncrementTick+0x170>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	3301      	adds	r3, #1
 80041d2:	4a0f      	ldr	r2, [pc, #60]	; (8004210 <xTaskIncrementTick+0x170>)
 80041d4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80041d6:	4b0f      	ldr	r3, [pc, #60]	; (8004214 <xTaskIncrementTick+0x174>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d001      	beq.n	80041e2 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80041de:	2301      	movs	r3, #1
 80041e0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80041e2:	697b      	ldr	r3, [r7, #20]
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3718      	adds	r7, #24
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	200001bc 	.word	0x200001bc
 80041f0:	20000198 	.word	0x20000198
 80041f4:	2000014c 	.word	0x2000014c
 80041f8:	20000150 	.word	0x20000150
 80041fc:	200001ac 	.word	0x200001ac
 8004200:	200001b4 	.word	0x200001b4
 8004204:	2000019c 	.word	0x2000019c
 8004208:	20000098 	.word	0x20000098
 800420c:	20000094 	.word	0x20000094
 8004210:	200001a4 	.word	0x200001a4
 8004214:	200001a8 	.word	0x200001a8

08004218 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004218:	b480      	push	{r7}
 800421a:	b087      	sub	sp, #28
 800421c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800421e:	4b26      	ldr	r3, [pc, #152]	; (80042b8 <vTaskSwitchContext+0xa0>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d003      	beq.n	800422e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004226:	4b25      	ldr	r3, [pc, #148]	; (80042bc <vTaskSwitchContext+0xa4>)
 8004228:	2201      	movs	r2, #1
 800422a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800422c:	e03e      	b.n	80042ac <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800422e:	4b23      	ldr	r3, [pc, #140]	; (80042bc <vTaskSwitchContext+0xa4>)
 8004230:	2200      	movs	r2, #0
 8004232:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004234:	4b22      	ldr	r3, [pc, #136]	; (80042c0 <vTaskSwitchContext+0xa8>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	fab3 f383 	clz	r3, r3
 8004240:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004242:	7afb      	ldrb	r3, [r7, #11]
 8004244:	f1c3 031f 	rsb	r3, r3, #31
 8004248:	617b      	str	r3, [r7, #20]
 800424a:	491e      	ldr	r1, [pc, #120]	; (80042c4 <vTaskSwitchContext+0xac>)
 800424c:	697a      	ldr	r2, [r7, #20]
 800424e:	4613      	mov	r3, r2
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	4413      	add	r3, r2
 8004254:	009b      	lsls	r3, r3, #2
 8004256:	440b      	add	r3, r1
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d109      	bne.n	8004272 <vTaskSwitchContext+0x5a>
	__asm volatile
 800425e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004262:	f383 8811 	msr	BASEPRI, r3
 8004266:	f3bf 8f6f 	isb	sy
 800426a:	f3bf 8f4f 	dsb	sy
 800426e:	607b      	str	r3, [r7, #4]
 8004270:	e7fe      	b.n	8004270 <vTaskSwitchContext+0x58>
 8004272:	697a      	ldr	r2, [r7, #20]
 8004274:	4613      	mov	r3, r2
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	4413      	add	r3, r2
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	4a11      	ldr	r2, [pc, #68]	; (80042c4 <vTaskSwitchContext+0xac>)
 800427e:	4413      	add	r3, r2
 8004280:	613b      	str	r3, [r7, #16]
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	685a      	ldr	r2, [r3, #4]
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	605a      	str	r2, [r3, #4]
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	685a      	ldr	r2, [r3, #4]
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	3308      	adds	r3, #8
 8004294:	429a      	cmp	r2, r3
 8004296:	d104      	bne.n	80042a2 <vTaskSwitchContext+0x8a>
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	685a      	ldr	r2, [r3, #4]
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	605a      	str	r2, [r3, #4]
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	4a07      	ldr	r2, [pc, #28]	; (80042c8 <vTaskSwitchContext+0xb0>)
 80042aa:	6013      	str	r3, [r2, #0]
}
 80042ac:	bf00      	nop
 80042ae:	371c      	adds	r7, #28
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bc80      	pop	{r7}
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	200001bc 	.word	0x200001bc
 80042bc:	200001a8 	.word	0x200001a8
 80042c0:	2000019c 	.word	0x2000019c
 80042c4:	20000098 	.word	0x20000098
 80042c8:	20000094 	.word	0x20000094

080042cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d109      	bne.n	80042f0 <vTaskPlaceOnEventList+0x24>
 80042dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042e0:	f383 8811 	msr	BASEPRI, r3
 80042e4:	f3bf 8f6f 	isb	sy
 80042e8:	f3bf 8f4f 	dsb	sy
 80042ec:	60fb      	str	r3, [r7, #12]
 80042ee:	e7fe      	b.n	80042ee <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80042f0:	4b07      	ldr	r3, [pc, #28]	; (8004310 <vTaskPlaceOnEventList+0x44>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	3318      	adds	r3, #24
 80042f6:	4619      	mov	r1, r3
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f7fe fd8a 	bl	8002e12 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80042fe:	2101      	movs	r1, #1
 8004300:	6838      	ldr	r0, [r7, #0]
 8004302:	f000 fa45 	bl	8004790 <prvAddCurrentTaskToDelayedList>
}
 8004306:	bf00      	nop
 8004308:	3710      	adds	r7, #16
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
 800430e:	bf00      	nop
 8004310:	20000094 	.word	0x20000094

08004314 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b086      	sub	sp, #24
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d109      	bne.n	800433e <xTaskRemoveFromEventList+0x2a>
 800432a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800432e:	f383 8811 	msr	BASEPRI, r3
 8004332:	f3bf 8f6f 	isb	sy
 8004336:	f3bf 8f4f 	dsb	sy
 800433a:	60fb      	str	r3, [r7, #12]
 800433c:	e7fe      	b.n	800433c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	3318      	adds	r3, #24
 8004342:	4618      	mov	r0, r3
 8004344:	f7fe fd9d 	bl	8002e82 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004348:	4b1d      	ldr	r3, [pc, #116]	; (80043c0 <xTaskRemoveFromEventList+0xac>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d11c      	bne.n	800438a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	3304      	adds	r3, #4
 8004354:	4618      	mov	r0, r3
 8004356:	f7fe fd94 	bl	8002e82 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800435e:	2201      	movs	r2, #1
 8004360:	409a      	lsls	r2, r3
 8004362:	4b18      	ldr	r3, [pc, #96]	; (80043c4 <xTaskRemoveFromEventList+0xb0>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4313      	orrs	r3, r2
 8004368:	4a16      	ldr	r2, [pc, #88]	; (80043c4 <xTaskRemoveFromEventList+0xb0>)
 800436a:	6013      	str	r3, [r2, #0]
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004370:	4613      	mov	r3, r2
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	4413      	add	r3, r2
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	4a13      	ldr	r2, [pc, #76]	; (80043c8 <xTaskRemoveFromEventList+0xb4>)
 800437a:	441a      	add	r2, r3
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	3304      	adds	r3, #4
 8004380:	4619      	mov	r1, r3
 8004382:	4610      	mov	r0, r2
 8004384:	f7fe fd22 	bl	8002dcc <vListInsertEnd>
 8004388:	e005      	b.n	8004396 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	3318      	adds	r3, #24
 800438e:	4619      	mov	r1, r3
 8004390:	480e      	ldr	r0, [pc, #56]	; (80043cc <xTaskRemoveFromEventList+0xb8>)
 8004392:	f7fe fd1b 	bl	8002dcc <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800439a:	4b0d      	ldr	r3, [pc, #52]	; (80043d0 <xTaskRemoveFromEventList+0xbc>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d905      	bls.n	80043b0 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80043a4:	2301      	movs	r3, #1
 80043a6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80043a8:	4b0a      	ldr	r3, [pc, #40]	; (80043d4 <xTaskRemoveFromEventList+0xc0>)
 80043aa:	2201      	movs	r2, #1
 80043ac:	601a      	str	r2, [r3, #0]
 80043ae:	e001      	b.n	80043b4 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 80043b0:	2300      	movs	r3, #0
 80043b2:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80043b4:	697b      	ldr	r3, [r7, #20]
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3718      	adds	r7, #24
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	200001bc 	.word	0x200001bc
 80043c4:	2000019c 	.word	0x2000019c
 80043c8:	20000098 	.word	0x20000098
 80043cc:	20000154 	.word	0x20000154
 80043d0:	20000094 	.word	0x20000094
 80043d4:	200001a8 	.word	0x200001a8

080043d8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80043e0:	4b06      	ldr	r3, [pc, #24]	; (80043fc <vTaskInternalSetTimeOutState+0x24>)
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80043e8:	4b05      	ldr	r3, [pc, #20]	; (8004400 <vTaskInternalSetTimeOutState+0x28>)
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	605a      	str	r2, [r3, #4]
}
 80043f0:	bf00      	nop
 80043f2:	370c      	adds	r7, #12
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bc80      	pop	{r7}
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	200001ac 	.word	0x200001ac
 8004400:	20000198 	.word	0x20000198

08004404 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b088      	sub	sp, #32
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d109      	bne.n	8004428 <xTaskCheckForTimeOut+0x24>
 8004414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004418:	f383 8811 	msr	BASEPRI, r3
 800441c:	f3bf 8f6f 	isb	sy
 8004420:	f3bf 8f4f 	dsb	sy
 8004424:	613b      	str	r3, [r7, #16]
 8004426:	e7fe      	b.n	8004426 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d109      	bne.n	8004442 <xTaskCheckForTimeOut+0x3e>
 800442e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004432:	f383 8811 	msr	BASEPRI, r3
 8004436:	f3bf 8f6f 	isb	sy
 800443a:	f3bf 8f4f 	dsb	sy
 800443e:	60fb      	str	r3, [r7, #12]
 8004440:	e7fe      	b.n	8004440 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8004442:	f000 faf9 	bl	8004a38 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004446:	4b1d      	ldr	r3, [pc, #116]	; (80044bc <xTaskCheckForTimeOut+0xb8>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	69ba      	ldr	r2, [r7, #24]
 8004452:	1ad3      	subs	r3, r2, r3
 8004454:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800445e:	d102      	bne.n	8004466 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004460:	2300      	movs	r3, #0
 8004462:	61fb      	str	r3, [r7, #28]
 8004464:	e023      	b.n	80044ae <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	4b15      	ldr	r3, [pc, #84]	; (80044c0 <xTaskCheckForTimeOut+0xbc>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	429a      	cmp	r2, r3
 8004470:	d007      	beq.n	8004482 <xTaskCheckForTimeOut+0x7e>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	69ba      	ldr	r2, [r7, #24]
 8004478:	429a      	cmp	r2, r3
 800447a:	d302      	bcc.n	8004482 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800447c:	2301      	movs	r3, #1
 800447e:	61fb      	str	r3, [r7, #28]
 8004480:	e015      	b.n	80044ae <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	697a      	ldr	r2, [r7, #20]
 8004488:	429a      	cmp	r2, r3
 800448a:	d20b      	bcs.n	80044a4 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	1ad2      	subs	r2, r2, r3
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f7ff ff9d 	bl	80043d8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800449e:	2300      	movs	r3, #0
 80044a0:	61fb      	str	r3, [r7, #28]
 80044a2:	e004      	b.n	80044ae <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	2200      	movs	r2, #0
 80044a8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80044aa:	2301      	movs	r3, #1
 80044ac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80044ae:	f000 faf1 	bl	8004a94 <vPortExitCritical>

	return xReturn;
 80044b2:	69fb      	ldr	r3, [r7, #28]
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3720      	adds	r7, #32
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	20000198 	.word	0x20000198
 80044c0:	200001ac 	.word	0x200001ac

080044c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80044c4:	b480      	push	{r7}
 80044c6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80044c8:	4b03      	ldr	r3, [pc, #12]	; (80044d8 <vTaskMissedYield+0x14>)
 80044ca:	2201      	movs	r2, #1
 80044cc:	601a      	str	r2, [r3, #0]
}
 80044ce:	bf00      	nop
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bc80      	pop	{r7}
 80044d4:	4770      	bx	lr
 80044d6:	bf00      	nop
 80044d8:	200001a8 	.word	0x200001a8

080044dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b082      	sub	sp, #8
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80044e4:	f000 f852 	bl	800458c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80044e8:	4b06      	ldr	r3, [pc, #24]	; (8004504 <prvIdleTask+0x28>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d9f9      	bls.n	80044e4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80044f0:	4b05      	ldr	r3, [pc, #20]	; (8004508 <prvIdleTask+0x2c>)
 80044f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044f6:	601a      	str	r2, [r3, #0]
 80044f8:	f3bf 8f4f 	dsb	sy
 80044fc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004500:	e7f0      	b.n	80044e4 <prvIdleTask+0x8>
 8004502:	bf00      	nop
 8004504:	20000098 	.word	0x20000098
 8004508:	e000ed04 	.word	0xe000ed04

0800450c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b082      	sub	sp, #8
 8004510:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004512:	2300      	movs	r3, #0
 8004514:	607b      	str	r3, [r7, #4]
 8004516:	e00c      	b.n	8004532 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	4613      	mov	r3, r2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	4413      	add	r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	4a12      	ldr	r2, [pc, #72]	; (800456c <prvInitialiseTaskLists+0x60>)
 8004524:	4413      	add	r3, r2
 8004526:	4618      	mov	r0, r3
 8004528:	f7fe fc25 	bl	8002d76 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	3301      	adds	r3, #1
 8004530:	607b      	str	r3, [r7, #4]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2b06      	cmp	r3, #6
 8004536:	d9ef      	bls.n	8004518 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004538:	480d      	ldr	r0, [pc, #52]	; (8004570 <prvInitialiseTaskLists+0x64>)
 800453a:	f7fe fc1c 	bl	8002d76 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800453e:	480d      	ldr	r0, [pc, #52]	; (8004574 <prvInitialiseTaskLists+0x68>)
 8004540:	f7fe fc19 	bl	8002d76 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004544:	480c      	ldr	r0, [pc, #48]	; (8004578 <prvInitialiseTaskLists+0x6c>)
 8004546:	f7fe fc16 	bl	8002d76 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800454a:	480c      	ldr	r0, [pc, #48]	; (800457c <prvInitialiseTaskLists+0x70>)
 800454c:	f7fe fc13 	bl	8002d76 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004550:	480b      	ldr	r0, [pc, #44]	; (8004580 <prvInitialiseTaskLists+0x74>)
 8004552:	f7fe fc10 	bl	8002d76 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004556:	4b0b      	ldr	r3, [pc, #44]	; (8004584 <prvInitialiseTaskLists+0x78>)
 8004558:	4a05      	ldr	r2, [pc, #20]	; (8004570 <prvInitialiseTaskLists+0x64>)
 800455a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800455c:	4b0a      	ldr	r3, [pc, #40]	; (8004588 <prvInitialiseTaskLists+0x7c>)
 800455e:	4a05      	ldr	r2, [pc, #20]	; (8004574 <prvInitialiseTaskLists+0x68>)
 8004560:	601a      	str	r2, [r3, #0]
}
 8004562:	bf00      	nop
 8004564:	3708      	adds	r7, #8
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	20000098 	.word	0x20000098
 8004570:	20000124 	.word	0x20000124
 8004574:	20000138 	.word	0x20000138
 8004578:	20000154 	.word	0x20000154
 800457c:	20000168 	.word	0x20000168
 8004580:	20000180 	.word	0x20000180
 8004584:	2000014c 	.word	0x2000014c
 8004588:	20000150 	.word	0x20000150

0800458c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b082      	sub	sp, #8
 8004590:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004592:	e019      	b.n	80045c8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004594:	f000 fa50 	bl	8004a38 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004598:	4b0f      	ldr	r3, [pc, #60]	; (80045d8 <prvCheckTasksWaitingTermination+0x4c>)
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	3304      	adds	r3, #4
 80045a4:	4618      	mov	r0, r3
 80045a6:	f7fe fc6c 	bl	8002e82 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80045aa:	4b0c      	ldr	r3, [pc, #48]	; (80045dc <prvCheckTasksWaitingTermination+0x50>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	3b01      	subs	r3, #1
 80045b0:	4a0a      	ldr	r2, [pc, #40]	; (80045dc <prvCheckTasksWaitingTermination+0x50>)
 80045b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80045b4:	4b0a      	ldr	r3, [pc, #40]	; (80045e0 <prvCheckTasksWaitingTermination+0x54>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	3b01      	subs	r3, #1
 80045ba:	4a09      	ldr	r2, [pc, #36]	; (80045e0 <prvCheckTasksWaitingTermination+0x54>)
 80045bc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80045be:	f000 fa69 	bl	8004a94 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f000 f80e 	bl	80045e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80045c8:	4b05      	ldr	r3, [pc, #20]	; (80045e0 <prvCheckTasksWaitingTermination+0x54>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d1e1      	bne.n	8004594 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80045d0:	bf00      	nop
 80045d2:	3708      	adds	r7, #8
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	20000168 	.word	0x20000168
 80045dc:	20000194 	.word	0x20000194
 80045e0:	2000017c 	.word	0x2000017c

080045e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b082      	sub	sp, #8
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f0:	4618      	mov	r0, r3
 80045f2:	f000 fbd9 	bl	8004da8 <vPortFree>
			vPortFree( pxTCB );
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 fbd6 	bl	8004da8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80045fc:	bf00      	nop
 80045fe:	3708      	adds	r7, #8
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800460a:	4b0e      	ldr	r3, [pc, #56]	; (8004644 <prvResetNextTaskUnblockTime+0x40>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d101      	bne.n	8004618 <prvResetNextTaskUnblockTime+0x14>
 8004614:	2301      	movs	r3, #1
 8004616:	e000      	b.n	800461a <prvResetNextTaskUnblockTime+0x16>
 8004618:	2300      	movs	r3, #0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d004      	beq.n	8004628 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800461e:	4b0a      	ldr	r3, [pc, #40]	; (8004648 <prvResetNextTaskUnblockTime+0x44>)
 8004620:	f04f 32ff 	mov.w	r2, #4294967295
 8004624:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004626:	e008      	b.n	800463a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004628:	4b06      	ldr	r3, [pc, #24]	; (8004644 <prvResetNextTaskUnblockTime+0x40>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	4a04      	ldr	r2, [pc, #16]	; (8004648 <prvResetNextTaskUnblockTime+0x44>)
 8004638:	6013      	str	r3, [r2, #0]
}
 800463a:	bf00      	nop
 800463c:	370c      	adds	r7, #12
 800463e:	46bd      	mov	sp, r7
 8004640:	bc80      	pop	{r7}
 8004642:	4770      	bx	lr
 8004644:	2000014c 	.word	0x2000014c
 8004648:	200001b4 	.word	0x200001b4

0800464c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004652:	4b0b      	ldr	r3, [pc, #44]	; (8004680 <xTaskGetSchedulerState+0x34>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d102      	bne.n	8004660 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800465a:	2301      	movs	r3, #1
 800465c:	607b      	str	r3, [r7, #4]
 800465e:	e008      	b.n	8004672 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004660:	4b08      	ldr	r3, [pc, #32]	; (8004684 <xTaskGetSchedulerState+0x38>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d102      	bne.n	800466e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004668:	2302      	movs	r3, #2
 800466a:	607b      	str	r3, [r7, #4]
 800466c:	e001      	b.n	8004672 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800466e:	2300      	movs	r3, #0
 8004670:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004672:	687b      	ldr	r3, [r7, #4]
	}
 8004674:	4618      	mov	r0, r3
 8004676:	370c      	adds	r7, #12
 8004678:	46bd      	mov	sp, r7
 800467a:	bc80      	pop	{r7}
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop
 8004680:	200001a0 	.word	0x200001a0
 8004684:	200001bc 	.word	0x200001bc

08004688 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004688:	b580      	push	{r7, lr}
 800468a:	b086      	sub	sp, #24
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004694:	2300      	movs	r3, #0
 8004696:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d06c      	beq.n	8004778 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800469e:	4b39      	ldr	r3, [pc, #228]	; (8004784 <xTaskPriorityDisinherit+0xfc>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	693a      	ldr	r2, [r7, #16]
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d009      	beq.n	80046bc <xTaskPriorityDisinherit+0x34>
 80046a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046ac:	f383 8811 	msr	BASEPRI, r3
 80046b0:	f3bf 8f6f 	isb	sy
 80046b4:	f3bf 8f4f 	dsb	sy
 80046b8:	60fb      	str	r3, [r7, #12]
 80046ba:	e7fe      	b.n	80046ba <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d109      	bne.n	80046d8 <xTaskPriorityDisinherit+0x50>
 80046c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046c8:	f383 8811 	msr	BASEPRI, r3
 80046cc:	f3bf 8f6f 	isb	sy
 80046d0:	f3bf 8f4f 	dsb	sy
 80046d4:	60bb      	str	r3, [r7, #8]
 80046d6:	e7fe      	b.n	80046d6 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046dc:	1e5a      	subs	r2, r3, #1
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d044      	beq.n	8004778 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d140      	bne.n	8004778 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	3304      	adds	r3, #4
 80046fa:	4618      	mov	r0, r3
 80046fc:	f7fe fbc1 	bl	8002e82 <uxListRemove>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d115      	bne.n	8004732 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800470a:	491f      	ldr	r1, [pc, #124]	; (8004788 <xTaskPriorityDisinherit+0x100>)
 800470c:	4613      	mov	r3, r2
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	4413      	add	r3, r2
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	440b      	add	r3, r1
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d10a      	bne.n	8004732 <xTaskPriorityDisinherit+0xaa>
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004720:	2201      	movs	r2, #1
 8004722:	fa02 f303 	lsl.w	r3, r2, r3
 8004726:	43da      	mvns	r2, r3
 8004728:	4b18      	ldr	r3, [pc, #96]	; (800478c <xTaskPriorityDisinherit+0x104>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4013      	ands	r3, r2
 800472e:	4a17      	ldr	r2, [pc, #92]	; (800478c <xTaskPriorityDisinherit+0x104>)
 8004730:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800473e:	f1c3 0207 	rsb	r2, r3, #7
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800474a:	2201      	movs	r2, #1
 800474c:	409a      	lsls	r2, r3
 800474e:	4b0f      	ldr	r3, [pc, #60]	; (800478c <xTaskPriorityDisinherit+0x104>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4313      	orrs	r3, r2
 8004754:	4a0d      	ldr	r2, [pc, #52]	; (800478c <xTaskPriorityDisinherit+0x104>)
 8004756:	6013      	str	r3, [r2, #0]
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800475c:	4613      	mov	r3, r2
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	4413      	add	r3, r2
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	4a08      	ldr	r2, [pc, #32]	; (8004788 <xTaskPriorityDisinherit+0x100>)
 8004766:	441a      	add	r2, r3
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	3304      	adds	r3, #4
 800476c:	4619      	mov	r1, r3
 800476e:	4610      	mov	r0, r2
 8004770:	f7fe fb2c 	bl	8002dcc <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004774:	2301      	movs	r3, #1
 8004776:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004778:	697b      	ldr	r3, [r7, #20]
	}
 800477a:	4618      	mov	r0, r3
 800477c:	3718      	adds	r7, #24
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	20000094 	.word	0x20000094
 8004788:	20000098 	.word	0x20000098
 800478c:	2000019c 	.word	0x2000019c

08004790 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800479a:	4b29      	ldr	r3, [pc, #164]	; (8004840 <prvAddCurrentTaskToDelayedList+0xb0>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80047a0:	4b28      	ldr	r3, [pc, #160]	; (8004844 <prvAddCurrentTaskToDelayedList+0xb4>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	3304      	adds	r3, #4
 80047a6:	4618      	mov	r0, r3
 80047a8:	f7fe fb6b 	bl	8002e82 <uxListRemove>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d10b      	bne.n	80047ca <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80047b2:	4b24      	ldr	r3, [pc, #144]	; (8004844 <prvAddCurrentTaskToDelayedList+0xb4>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047b8:	2201      	movs	r2, #1
 80047ba:	fa02 f303 	lsl.w	r3, r2, r3
 80047be:	43da      	mvns	r2, r3
 80047c0:	4b21      	ldr	r3, [pc, #132]	; (8004848 <prvAddCurrentTaskToDelayedList+0xb8>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4013      	ands	r3, r2
 80047c6:	4a20      	ldr	r2, [pc, #128]	; (8004848 <prvAddCurrentTaskToDelayedList+0xb8>)
 80047c8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d0:	d10a      	bne.n	80047e8 <prvAddCurrentTaskToDelayedList+0x58>
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d007      	beq.n	80047e8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80047d8:	4b1a      	ldr	r3, [pc, #104]	; (8004844 <prvAddCurrentTaskToDelayedList+0xb4>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	3304      	adds	r3, #4
 80047de:	4619      	mov	r1, r3
 80047e0:	481a      	ldr	r0, [pc, #104]	; (800484c <prvAddCurrentTaskToDelayedList+0xbc>)
 80047e2:	f7fe faf3 	bl	8002dcc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80047e6:	e026      	b.n	8004836 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80047e8:	68fa      	ldr	r2, [r7, #12]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4413      	add	r3, r2
 80047ee:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80047f0:	4b14      	ldr	r3, [pc, #80]	; (8004844 <prvAddCurrentTaskToDelayedList+0xb4>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	68ba      	ldr	r2, [r7, #8]
 80047f6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80047f8:	68ba      	ldr	r2, [r7, #8]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d209      	bcs.n	8004814 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004800:	4b13      	ldr	r3, [pc, #76]	; (8004850 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	4b0f      	ldr	r3, [pc, #60]	; (8004844 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	3304      	adds	r3, #4
 800480a:	4619      	mov	r1, r3
 800480c:	4610      	mov	r0, r2
 800480e:	f7fe fb00 	bl	8002e12 <vListInsert>
}
 8004812:	e010      	b.n	8004836 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004814:	4b0f      	ldr	r3, [pc, #60]	; (8004854 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	4b0a      	ldr	r3, [pc, #40]	; (8004844 <prvAddCurrentTaskToDelayedList+0xb4>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	3304      	adds	r3, #4
 800481e:	4619      	mov	r1, r3
 8004820:	4610      	mov	r0, r2
 8004822:	f7fe faf6 	bl	8002e12 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004826:	4b0c      	ldr	r3, [pc, #48]	; (8004858 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68ba      	ldr	r2, [r7, #8]
 800482c:	429a      	cmp	r2, r3
 800482e:	d202      	bcs.n	8004836 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004830:	4a09      	ldr	r2, [pc, #36]	; (8004858 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	6013      	str	r3, [r2, #0]
}
 8004836:	bf00      	nop
 8004838:	3710      	adds	r7, #16
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}
 800483e:	bf00      	nop
 8004840:	20000198 	.word	0x20000198
 8004844:	20000094 	.word	0x20000094
 8004848:	2000019c 	.word	0x2000019c
 800484c:	20000180 	.word	0x20000180
 8004850:	20000150 	.word	0x20000150
 8004854:	2000014c 	.word	0x2000014c
 8004858:	200001b4 	.word	0x200001b4

0800485c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800485c:	b480      	push	{r7}
 800485e:	b085      	sub	sp, #20
 8004860:	af00      	add	r7, sp, #0
 8004862:	60f8      	str	r0, [r7, #12]
 8004864:	60b9      	str	r1, [r7, #8]
 8004866:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	3b04      	subs	r3, #4
 800486c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004874:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	3b04      	subs	r3, #4
 800487a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	f023 0201 	bic.w	r2, r3, #1
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	3b04      	subs	r3, #4
 800488a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800488c:	4a08      	ldr	r2, [pc, #32]	; (80048b0 <pxPortInitialiseStack+0x54>)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	3b14      	subs	r3, #20
 8004896:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	3b20      	subs	r3, #32
 80048a2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80048a4:	68fb      	ldr	r3, [r7, #12]
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3714      	adds	r7, #20
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bc80      	pop	{r7}
 80048ae:	4770      	bx	lr
 80048b0:	080048b5 	.word	0x080048b5

080048b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80048b4:	b480      	push	{r7}
 80048b6:	b085      	sub	sp, #20
 80048b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80048ba:	2300      	movs	r3, #0
 80048bc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80048be:	4b10      	ldr	r3, [pc, #64]	; (8004900 <prvTaskExitError+0x4c>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048c6:	d009      	beq.n	80048dc <prvTaskExitError+0x28>
 80048c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048cc:	f383 8811 	msr	BASEPRI, r3
 80048d0:	f3bf 8f6f 	isb	sy
 80048d4:	f3bf 8f4f 	dsb	sy
 80048d8:	60fb      	str	r3, [r7, #12]
 80048da:	e7fe      	b.n	80048da <prvTaskExitError+0x26>
 80048dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e0:	f383 8811 	msr	BASEPRI, r3
 80048e4:	f3bf 8f6f 	isb	sy
 80048e8:	f3bf 8f4f 	dsb	sy
 80048ec:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80048ee:	bf00      	nop
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d0fc      	beq.n	80048f0 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80048f6:	bf00      	nop
 80048f8:	3714      	adds	r7, #20
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bc80      	pop	{r7}
 80048fe:	4770      	bx	lr
 8004900:	20000008 	.word	0x20000008
	...

08004910 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004910:	4b07      	ldr	r3, [pc, #28]	; (8004930 <pxCurrentTCBConst2>)
 8004912:	6819      	ldr	r1, [r3, #0]
 8004914:	6808      	ldr	r0, [r1, #0]
 8004916:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800491a:	f380 8809 	msr	PSP, r0
 800491e:	f3bf 8f6f 	isb	sy
 8004922:	f04f 0000 	mov.w	r0, #0
 8004926:	f380 8811 	msr	BASEPRI, r0
 800492a:	f04e 0e0d 	orr.w	lr, lr, #13
 800492e:	4770      	bx	lr

08004930 <pxCurrentTCBConst2>:
 8004930:	20000094 	.word	0x20000094
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004934:	bf00      	nop
 8004936:	bf00      	nop

08004938 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004938:	4806      	ldr	r0, [pc, #24]	; (8004954 <prvPortStartFirstTask+0x1c>)
 800493a:	6800      	ldr	r0, [r0, #0]
 800493c:	6800      	ldr	r0, [r0, #0]
 800493e:	f380 8808 	msr	MSP, r0
 8004942:	b662      	cpsie	i
 8004944:	b661      	cpsie	f
 8004946:	f3bf 8f4f 	dsb	sy
 800494a:	f3bf 8f6f 	isb	sy
 800494e:	df00      	svc	0
 8004950:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004952:	bf00      	nop
 8004954:	e000ed08 	.word	0xe000ed08

08004958 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800495e:	4b31      	ldr	r3, [pc, #196]	; (8004a24 <xPortStartScheduler+0xcc>)
 8004960:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	781b      	ldrb	r3, [r3, #0]
 8004966:	b2db      	uxtb	r3, r3
 8004968:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	22ff      	movs	r2, #255	; 0xff
 800496e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	781b      	ldrb	r3, [r3, #0]
 8004974:	b2db      	uxtb	r3, r3
 8004976:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004978:	78fb      	ldrb	r3, [r7, #3]
 800497a:	b2db      	uxtb	r3, r3
 800497c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004980:	b2da      	uxtb	r2, r3
 8004982:	4b29      	ldr	r3, [pc, #164]	; (8004a28 <xPortStartScheduler+0xd0>)
 8004984:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004986:	4b29      	ldr	r3, [pc, #164]	; (8004a2c <xPortStartScheduler+0xd4>)
 8004988:	2207      	movs	r2, #7
 800498a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800498c:	e009      	b.n	80049a2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800498e:	4b27      	ldr	r3, [pc, #156]	; (8004a2c <xPortStartScheduler+0xd4>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	3b01      	subs	r3, #1
 8004994:	4a25      	ldr	r2, [pc, #148]	; (8004a2c <xPortStartScheduler+0xd4>)
 8004996:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004998:	78fb      	ldrb	r3, [r7, #3]
 800499a:	b2db      	uxtb	r3, r3
 800499c:	005b      	lsls	r3, r3, #1
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80049a2:	78fb      	ldrb	r3, [r7, #3]
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049aa:	2b80      	cmp	r3, #128	; 0x80
 80049ac:	d0ef      	beq.n	800498e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80049ae:	4b1f      	ldr	r3, [pc, #124]	; (8004a2c <xPortStartScheduler+0xd4>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f1c3 0307 	rsb	r3, r3, #7
 80049b6:	2b04      	cmp	r3, #4
 80049b8:	d009      	beq.n	80049ce <xPortStartScheduler+0x76>
 80049ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049be:	f383 8811 	msr	BASEPRI, r3
 80049c2:	f3bf 8f6f 	isb	sy
 80049c6:	f3bf 8f4f 	dsb	sy
 80049ca:	60bb      	str	r3, [r7, #8]
 80049cc:	e7fe      	b.n	80049cc <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80049ce:	4b17      	ldr	r3, [pc, #92]	; (8004a2c <xPortStartScheduler+0xd4>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	021b      	lsls	r3, r3, #8
 80049d4:	4a15      	ldr	r2, [pc, #84]	; (8004a2c <xPortStartScheduler+0xd4>)
 80049d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80049d8:	4b14      	ldr	r3, [pc, #80]	; (8004a2c <xPortStartScheduler+0xd4>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80049e0:	4a12      	ldr	r2, [pc, #72]	; (8004a2c <xPortStartScheduler+0xd4>)
 80049e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	b2da      	uxtb	r2, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80049ec:	4b10      	ldr	r3, [pc, #64]	; (8004a30 <xPortStartScheduler+0xd8>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a0f      	ldr	r2, [pc, #60]	; (8004a30 <xPortStartScheduler+0xd8>)
 80049f2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80049f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80049f8:	4b0d      	ldr	r3, [pc, #52]	; (8004a30 <xPortStartScheduler+0xd8>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a0c      	ldr	r2, [pc, #48]	; (8004a30 <xPortStartScheduler+0xd8>)
 80049fe:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004a02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004a04:	f000 f8b0 	bl	8004b68 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004a08:	4b0a      	ldr	r3, [pc, #40]	; (8004a34 <xPortStartScheduler+0xdc>)
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004a0e:	f7ff ff93 	bl	8004938 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004a12:	f7ff fc01 	bl	8004218 <vTaskSwitchContext>
	prvTaskExitError();
 8004a16:	f7ff ff4d 	bl	80048b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004a1a:	2300      	movs	r3, #0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3710      	adds	r7, #16
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}
 8004a24:	e000e400 	.word	0xe000e400
 8004a28:	200001c0 	.word	0x200001c0
 8004a2c:	200001c4 	.word	0x200001c4
 8004a30:	e000ed20 	.word	0xe000ed20
 8004a34:	20000008 	.word	0x20000008

08004a38 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a42:	f383 8811 	msr	BASEPRI, r3
 8004a46:	f3bf 8f6f 	isb	sy
 8004a4a:	f3bf 8f4f 	dsb	sy
 8004a4e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004a50:	4b0e      	ldr	r3, [pc, #56]	; (8004a8c <vPortEnterCritical+0x54>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	3301      	adds	r3, #1
 8004a56:	4a0d      	ldr	r2, [pc, #52]	; (8004a8c <vPortEnterCritical+0x54>)
 8004a58:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004a5a:	4b0c      	ldr	r3, [pc, #48]	; (8004a8c <vPortEnterCritical+0x54>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d10e      	bne.n	8004a80 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004a62:	4b0b      	ldr	r3, [pc, #44]	; (8004a90 <vPortEnterCritical+0x58>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d009      	beq.n	8004a80 <vPortEnterCritical+0x48>
 8004a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a70:	f383 8811 	msr	BASEPRI, r3
 8004a74:	f3bf 8f6f 	isb	sy
 8004a78:	f3bf 8f4f 	dsb	sy
 8004a7c:	603b      	str	r3, [r7, #0]
 8004a7e:	e7fe      	b.n	8004a7e <vPortEnterCritical+0x46>
	}
}
 8004a80:	bf00      	nop
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bc80      	pop	{r7}
 8004a88:	4770      	bx	lr
 8004a8a:	bf00      	nop
 8004a8c:	20000008 	.word	0x20000008
 8004a90:	e000ed04 	.word	0xe000ed04

08004a94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004a9a:	4b10      	ldr	r3, [pc, #64]	; (8004adc <vPortExitCritical+0x48>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d109      	bne.n	8004ab6 <vPortExitCritical+0x22>
 8004aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa6:	f383 8811 	msr	BASEPRI, r3
 8004aaa:	f3bf 8f6f 	isb	sy
 8004aae:	f3bf 8f4f 	dsb	sy
 8004ab2:	607b      	str	r3, [r7, #4]
 8004ab4:	e7fe      	b.n	8004ab4 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8004ab6:	4b09      	ldr	r3, [pc, #36]	; (8004adc <vPortExitCritical+0x48>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	3b01      	subs	r3, #1
 8004abc:	4a07      	ldr	r2, [pc, #28]	; (8004adc <vPortExitCritical+0x48>)
 8004abe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004ac0:	4b06      	ldr	r3, [pc, #24]	; (8004adc <vPortExitCritical+0x48>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d104      	bne.n	8004ad2 <vPortExitCritical+0x3e>
 8004ac8:	2300      	movs	r3, #0
 8004aca:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004ad2:	bf00      	nop
 8004ad4:	370c      	adds	r7, #12
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bc80      	pop	{r7}
 8004ada:	4770      	bx	lr
 8004adc:	20000008 	.word	0x20000008

08004ae0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004ae0:	f3ef 8009 	mrs	r0, PSP
 8004ae4:	f3bf 8f6f 	isb	sy
 8004ae8:	4b0d      	ldr	r3, [pc, #52]	; (8004b20 <pxCurrentTCBConst>)
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004af0:	6010      	str	r0, [r2, #0]
 8004af2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004af6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004afa:	f380 8811 	msr	BASEPRI, r0
 8004afe:	f7ff fb8b 	bl	8004218 <vTaskSwitchContext>
 8004b02:	f04f 0000 	mov.w	r0, #0
 8004b06:	f380 8811 	msr	BASEPRI, r0
 8004b0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004b0e:	6819      	ldr	r1, [r3, #0]
 8004b10:	6808      	ldr	r0, [r1, #0]
 8004b12:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004b16:	f380 8809 	msr	PSP, r0
 8004b1a:	f3bf 8f6f 	isb	sy
 8004b1e:	4770      	bx	lr

08004b20 <pxCurrentTCBConst>:
 8004b20:	20000094 	.word	0x20000094
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004b24:	bf00      	nop
 8004b26:	bf00      	nop

08004b28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
	__asm volatile
 8004b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b32:	f383 8811 	msr	BASEPRI, r3
 8004b36:	f3bf 8f6f 	isb	sy
 8004b3a:	f3bf 8f4f 	dsb	sy
 8004b3e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004b40:	f7ff faae 	bl	80040a0 <xTaskIncrementTick>
 8004b44:	4603      	mov	r3, r0
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d003      	beq.n	8004b52 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004b4a:	4b06      	ldr	r3, [pc, #24]	; (8004b64 <SysTick_Handler+0x3c>)
 8004b4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b50:	601a      	str	r2, [r3, #0]
 8004b52:	2300      	movs	r3, #0
 8004b54:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8004b5c:	bf00      	nop
 8004b5e:	3708      	adds	r7, #8
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	e000ed04 	.word	0xe000ed04

08004b68 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004b68:	b480      	push	{r7}
 8004b6a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004b6c:	4b0a      	ldr	r3, [pc, #40]	; (8004b98 <vPortSetupTimerInterrupt+0x30>)
 8004b6e:	2200      	movs	r2, #0
 8004b70:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004b72:	4b0a      	ldr	r3, [pc, #40]	; (8004b9c <vPortSetupTimerInterrupt+0x34>)
 8004b74:	2200      	movs	r2, #0
 8004b76:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004b78:	4b09      	ldr	r3, [pc, #36]	; (8004ba0 <vPortSetupTimerInterrupt+0x38>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a09      	ldr	r2, [pc, #36]	; (8004ba4 <vPortSetupTimerInterrupt+0x3c>)
 8004b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b82:	099b      	lsrs	r3, r3, #6
 8004b84:	4a08      	ldr	r2, [pc, #32]	; (8004ba8 <vPortSetupTimerInterrupt+0x40>)
 8004b86:	3b01      	subs	r3, #1
 8004b88:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004b8a:	4b03      	ldr	r3, [pc, #12]	; (8004b98 <vPortSetupTimerInterrupt+0x30>)
 8004b8c:	2207      	movs	r2, #7
 8004b8e:	601a      	str	r2, [r3, #0]
}
 8004b90:	bf00      	nop
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bc80      	pop	{r7}
 8004b96:	4770      	bx	lr
 8004b98:	e000e010 	.word	0xe000e010
 8004b9c:	e000e018 	.word	0xe000e018
 8004ba0:	2000000c 	.word	0x2000000c
 8004ba4:	10624dd3 	.word	0x10624dd3
 8004ba8:	e000e014 	.word	0xe000e014

08004bac <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004bac:	b480      	push	{r7}
 8004bae:	b085      	sub	sp, #20
 8004bb0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004bb2:	f3ef 8305 	mrs	r3, IPSR
 8004bb6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2b0f      	cmp	r3, #15
 8004bbc:	d913      	bls.n	8004be6 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004bbe:	4a15      	ldr	r2, [pc, #84]	; (8004c14 <vPortValidateInterruptPriority+0x68>)
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	4413      	add	r3, r2
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004bc8:	4b13      	ldr	r3, [pc, #76]	; (8004c18 <vPortValidateInterruptPriority+0x6c>)
 8004bca:	781b      	ldrb	r3, [r3, #0]
 8004bcc:	7afa      	ldrb	r2, [r7, #11]
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d209      	bcs.n	8004be6 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8004bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bd6:	f383 8811 	msr	BASEPRI, r3
 8004bda:	f3bf 8f6f 	isb	sy
 8004bde:	f3bf 8f4f 	dsb	sy
 8004be2:	607b      	str	r3, [r7, #4]
 8004be4:	e7fe      	b.n	8004be4 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004be6:	4b0d      	ldr	r3, [pc, #52]	; (8004c1c <vPortValidateInterruptPriority+0x70>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004bee:	4b0c      	ldr	r3, [pc, #48]	; (8004c20 <vPortValidateInterruptPriority+0x74>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	d909      	bls.n	8004c0a <vPortValidateInterruptPriority+0x5e>
 8004bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bfa:	f383 8811 	msr	BASEPRI, r3
 8004bfe:	f3bf 8f6f 	isb	sy
 8004c02:	f3bf 8f4f 	dsb	sy
 8004c06:	603b      	str	r3, [r7, #0]
 8004c08:	e7fe      	b.n	8004c08 <vPortValidateInterruptPriority+0x5c>
	}
 8004c0a:	bf00      	nop
 8004c0c:	3714      	adds	r7, #20
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bc80      	pop	{r7}
 8004c12:	4770      	bx	lr
 8004c14:	e000e3f0 	.word	0xe000e3f0
 8004c18:	200001c0 	.word	0x200001c0
 8004c1c:	e000ed0c 	.word	0xe000ed0c
 8004c20:	200001c4 	.word	0x200001c4

08004c24 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b08a      	sub	sp, #40	; 0x28
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004c30:	f7ff f98c 	bl	8003f4c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004c34:	4b57      	ldr	r3, [pc, #348]	; (8004d94 <pvPortMalloc+0x170>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d101      	bne.n	8004c40 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004c3c:	f000 f90c 	bl	8004e58 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004c40:	4b55      	ldr	r3, [pc, #340]	; (8004d98 <pvPortMalloc+0x174>)
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	4013      	ands	r3, r2
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	f040 808c 	bne.w	8004d66 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d01c      	beq.n	8004c8e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8004c54:	2208      	movs	r2, #8
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4413      	add	r3, r2
 8004c5a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f003 0307 	and.w	r3, r3, #7
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d013      	beq.n	8004c8e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	f023 0307 	bic.w	r3, r3, #7
 8004c6c:	3308      	adds	r3, #8
 8004c6e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f003 0307 	and.w	r3, r3, #7
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d009      	beq.n	8004c8e <pvPortMalloc+0x6a>
 8004c7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c7e:	f383 8811 	msr	BASEPRI, r3
 8004c82:	f3bf 8f6f 	isb	sy
 8004c86:	f3bf 8f4f 	dsb	sy
 8004c8a:	617b      	str	r3, [r7, #20]
 8004c8c:	e7fe      	b.n	8004c8c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d068      	beq.n	8004d66 <pvPortMalloc+0x142>
 8004c94:	4b41      	ldr	r3, [pc, #260]	; (8004d9c <pvPortMalloc+0x178>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d863      	bhi.n	8004d66 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004c9e:	4b40      	ldr	r3, [pc, #256]	; (8004da0 <pvPortMalloc+0x17c>)
 8004ca0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004ca2:	4b3f      	ldr	r3, [pc, #252]	; (8004da0 <pvPortMalloc+0x17c>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ca8:	e004      	b.n	8004cb4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8004caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cac:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d903      	bls.n	8004cc6 <pvPortMalloc+0xa2>
 8004cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d1f1      	bne.n	8004caa <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004cc6:	4b33      	ldr	r3, [pc, #204]	; (8004d94 <pvPortMalloc+0x170>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d04a      	beq.n	8004d66 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004cd0:	6a3b      	ldr	r3, [r7, #32]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	2208      	movs	r2, #8
 8004cd6:	4413      	add	r3, r2
 8004cd8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	6a3b      	ldr	r3, [r7, #32]
 8004ce0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce4:	685a      	ldr	r2, [r3, #4]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	1ad2      	subs	r2, r2, r3
 8004cea:	2308      	movs	r3, #8
 8004cec:	005b      	lsls	r3, r3, #1
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d91e      	bls.n	8004d30 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004cf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004cfa:	69bb      	ldr	r3, [r7, #24]
 8004cfc:	f003 0307 	and.w	r3, r3, #7
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d009      	beq.n	8004d18 <pvPortMalloc+0xf4>
 8004d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d08:	f383 8811 	msr	BASEPRI, r3
 8004d0c:	f3bf 8f6f 	isb	sy
 8004d10:	f3bf 8f4f 	dsb	sy
 8004d14:	613b      	str	r3, [r7, #16]
 8004d16:	e7fe      	b.n	8004d16 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d1a:	685a      	ldr	r2, [r3, #4]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	1ad2      	subs	r2, r2, r3
 8004d20:	69bb      	ldr	r3, [r7, #24]
 8004d22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004d2a:	69b8      	ldr	r0, [r7, #24]
 8004d2c:	f000 f8f6 	bl	8004f1c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004d30:	4b1a      	ldr	r3, [pc, #104]	; (8004d9c <pvPortMalloc+0x178>)
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	4a18      	ldr	r2, [pc, #96]	; (8004d9c <pvPortMalloc+0x178>)
 8004d3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004d3e:	4b17      	ldr	r3, [pc, #92]	; (8004d9c <pvPortMalloc+0x178>)
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	4b18      	ldr	r3, [pc, #96]	; (8004da4 <pvPortMalloc+0x180>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d203      	bcs.n	8004d52 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004d4a:	4b14      	ldr	r3, [pc, #80]	; (8004d9c <pvPortMalloc+0x178>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a15      	ldr	r2, [pc, #84]	; (8004da4 <pvPortMalloc+0x180>)
 8004d50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d54:	685a      	ldr	r2, [r3, #4]
 8004d56:	4b10      	ldr	r3, [pc, #64]	; (8004d98 <pvPortMalloc+0x174>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	431a      	orrs	r2, r3
 8004d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d62:	2200      	movs	r2, #0
 8004d64:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004d66:	f7ff f8ff 	bl	8003f68 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004d6a:	69fb      	ldr	r3, [r7, #28]
 8004d6c:	f003 0307 	and.w	r3, r3, #7
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d009      	beq.n	8004d88 <pvPortMalloc+0x164>
 8004d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d78:	f383 8811 	msr	BASEPRI, r3
 8004d7c:	f3bf 8f6f 	isb	sy
 8004d80:	f3bf 8f4f 	dsb	sy
 8004d84:	60fb      	str	r3, [r7, #12]
 8004d86:	e7fe      	b.n	8004d86 <pvPortMalloc+0x162>
	return pvReturn;
 8004d88:	69fb      	ldr	r3, [r7, #28]
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3728      	adds	r7, #40	; 0x28
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	20000dd0 	.word	0x20000dd0
 8004d98:	20000ddc 	.word	0x20000ddc
 8004d9c:	20000dd4 	.word	0x20000dd4
 8004da0:	20000dc8 	.word	0x20000dc8
 8004da4:	20000dd8 	.word	0x20000dd8

08004da8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b086      	sub	sp, #24
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d046      	beq.n	8004e48 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004dba:	2308      	movs	r3, #8
 8004dbc:	425b      	negs	r3, r3
 8004dbe:	697a      	ldr	r2, [r7, #20]
 8004dc0:	4413      	add	r3, r2
 8004dc2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	685a      	ldr	r2, [r3, #4]
 8004dcc:	4b20      	ldr	r3, [pc, #128]	; (8004e50 <vPortFree+0xa8>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d109      	bne.n	8004dea <vPortFree+0x42>
 8004dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dda:	f383 8811 	msr	BASEPRI, r3
 8004dde:	f3bf 8f6f 	isb	sy
 8004de2:	f3bf 8f4f 	dsb	sy
 8004de6:	60fb      	str	r3, [r7, #12]
 8004de8:	e7fe      	b.n	8004de8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d009      	beq.n	8004e06 <vPortFree+0x5e>
 8004df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004df6:	f383 8811 	msr	BASEPRI, r3
 8004dfa:	f3bf 8f6f 	isb	sy
 8004dfe:	f3bf 8f4f 	dsb	sy
 8004e02:	60bb      	str	r3, [r7, #8]
 8004e04:	e7fe      	b.n	8004e04 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	685a      	ldr	r2, [r3, #4]
 8004e0a:	4b11      	ldr	r3, [pc, #68]	; (8004e50 <vPortFree+0xa8>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4013      	ands	r3, r2
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d019      	beq.n	8004e48 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d115      	bne.n	8004e48 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	685a      	ldr	r2, [r3, #4]
 8004e20:	4b0b      	ldr	r3, [pc, #44]	; (8004e50 <vPortFree+0xa8>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	43db      	mvns	r3, r3
 8004e26:	401a      	ands	r2, r3
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004e2c:	f7ff f88e 	bl	8003f4c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	685a      	ldr	r2, [r3, #4]
 8004e34:	4b07      	ldr	r3, [pc, #28]	; (8004e54 <vPortFree+0xac>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4413      	add	r3, r2
 8004e3a:	4a06      	ldr	r2, [pc, #24]	; (8004e54 <vPortFree+0xac>)
 8004e3c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004e3e:	6938      	ldr	r0, [r7, #16]
 8004e40:	f000 f86c 	bl	8004f1c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004e44:	f7ff f890 	bl	8003f68 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004e48:	bf00      	nop
 8004e4a:	3718      	adds	r7, #24
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	20000ddc 	.word	0x20000ddc
 8004e54:	20000dd4 	.word	0x20000dd4

08004e58 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b085      	sub	sp, #20
 8004e5c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004e5e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004e62:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004e64:	4b27      	ldr	r3, [pc, #156]	; (8004f04 <prvHeapInit+0xac>)
 8004e66:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f003 0307 	and.w	r3, r3, #7
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00c      	beq.n	8004e8c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	3307      	adds	r3, #7
 8004e76:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f023 0307 	bic.w	r3, r3, #7
 8004e7e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004e80:	68ba      	ldr	r2, [r7, #8]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	1ad3      	subs	r3, r2, r3
 8004e86:	4a1f      	ldr	r2, [pc, #124]	; (8004f04 <prvHeapInit+0xac>)
 8004e88:	4413      	add	r3, r2
 8004e8a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004e90:	4a1d      	ldr	r2, [pc, #116]	; (8004f08 <prvHeapInit+0xb0>)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004e96:	4b1c      	ldr	r3, [pc, #112]	; (8004f08 <prvHeapInit+0xb0>)
 8004e98:	2200      	movs	r2, #0
 8004e9a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	68ba      	ldr	r2, [r7, #8]
 8004ea0:	4413      	add	r3, r2
 8004ea2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004ea4:	2208      	movs	r2, #8
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	1a9b      	subs	r3, r3, r2
 8004eaa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f023 0307 	bic.w	r3, r3, #7
 8004eb2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	4a15      	ldr	r2, [pc, #84]	; (8004f0c <prvHeapInit+0xb4>)
 8004eb8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004eba:	4b14      	ldr	r3, [pc, #80]	; (8004f0c <prvHeapInit+0xb4>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004ec2:	4b12      	ldr	r3, [pc, #72]	; (8004f0c <prvHeapInit+0xb4>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	68fa      	ldr	r2, [r7, #12]
 8004ed2:	1ad2      	subs	r2, r2, r3
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004ed8:	4b0c      	ldr	r3, [pc, #48]	; (8004f0c <prvHeapInit+0xb4>)
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	4a0a      	ldr	r2, [pc, #40]	; (8004f10 <prvHeapInit+0xb8>)
 8004ee6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	4a09      	ldr	r2, [pc, #36]	; (8004f14 <prvHeapInit+0xbc>)
 8004eee:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004ef0:	4b09      	ldr	r3, [pc, #36]	; (8004f18 <prvHeapInit+0xc0>)
 8004ef2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004ef6:	601a      	str	r2, [r3, #0]
}
 8004ef8:	bf00      	nop
 8004efa:	3714      	adds	r7, #20
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bc80      	pop	{r7}
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	200001c8 	.word	0x200001c8
 8004f08:	20000dc8 	.word	0x20000dc8
 8004f0c:	20000dd0 	.word	0x20000dd0
 8004f10:	20000dd8 	.word	0x20000dd8
 8004f14:	20000dd4 	.word	0x20000dd4
 8004f18:	20000ddc 	.word	0x20000ddc

08004f1c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b085      	sub	sp, #20
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004f24:	4b27      	ldr	r3, [pc, #156]	; (8004fc4 <prvInsertBlockIntoFreeList+0xa8>)
 8004f26:	60fb      	str	r3, [r7, #12]
 8004f28:	e002      	b.n	8004f30 <prvInsertBlockIntoFreeList+0x14>
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	60fb      	str	r3, [r7, #12]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d8f7      	bhi.n	8004f2a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	68ba      	ldr	r2, [r7, #8]
 8004f44:	4413      	add	r3, r2
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d108      	bne.n	8004f5e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	685a      	ldr	r2, [r3, #4]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	441a      	add	r2, r3
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	68ba      	ldr	r2, [r7, #8]
 8004f68:	441a      	add	r2, r3
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	429a      	cmp	r2, r3
 8004f70:	d118      	bne.n	8004fa4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	4b14      	ldr	r3, [pc, #80]	; (8004fc8 <prvInsertBlockIntoFreeList+0xac>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d00d      	beq.n	8004f9a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685a      	ldr	r2, [r3, #4]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	441a      	add	r2, r3
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	601a      	str	r2, [r3, #0]
 8004f98:	e008      	b.n	8004fac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004f9a:	4b0b      	ldr	r3, [pc, #44]	; (8004fc8 <prvInsertBlockIntoFreeList+0xac>)
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	601a      	str	r2, [r3, #0]
 8004fa2:	e003      	b.n	8004fac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004fac:	68fa      	ldr	r2, [r7, #12]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d002      	beq.n	8004fba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	687a      	ldr	r2, [r7, #4]
 8004fb8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004fba:	bf00      	nop
 8004fbc:	3714      	adds	r7, #20
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bc80      	pop	{r7}
 8004fc2:	4770      	bx	lr
 8004fc4:	20000dc8 	.word	0x20000dc8
 8004fc8:	20000dd0 	.word	0x20000dd0

08004fcc <_ZN3wyz9CStrategyC1Ev>:
#include <string>
#include <cstring>

namespace wyz {
using namespace std;
class CStrategy {
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	4a04      	ldr	r2, [pc, #16]	; (8004fe8 <_ZN3wyz9CStrategyC1Ev+0x1c>)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	601a      	str	r2, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4618      	mov	r0, r3
 8004fde:	370c      	adds	r7, #12
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bc80      	pop	{r7}
 8004fe4:	4770      	bx	lr
 8004fe6:	bf00      	nop
 8004fe8:	08007b90 	.word	0x08007b90

08004fec <_ZN3wyz16CAnalysisOfFrameC1EmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_>:

#include <CAnalysisOfFrame.h>

namespace wyz {

CAnalysisOfFrame::CAnalysisOfFrame(uint32_t SizeOfDataBuf,string HeadOfFrame,string TailOfFrame) {
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	60f8      	str	r0, [r7, #12]
 8004ff4:	60b9      	str	r1, [r7, #8]
 8004ff6:	607a      	str	r2, [r7, #4]
 8004ff8:	603b      	str	r3, [r7, #0]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f7ff ffe5 	bl	8004fcc <_ZN3wyz9CStrategyC1Ev>
 8005002:	4a1c      	ldr	r2, [pc, #112]	; (8005074 <_ZN3wyz16CAnalysisOfFrameC1EmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_+0x88>)
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	601a      	str	r2, [r3, #0]
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	3304      	adds	r3, #4
 800500c:	4618      	mov	r0, r3
 800500e:	f002 f949 	bl	80072a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	331c      	adds	r3, #28
 8005016:	4618      	mov	r0, r3
 8005018:	f002 f944 	bl	80072a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	3334      	adds	r3, #52	; 0x34
 8005020:	4618      	mov	r0, r3
 8005022:	f002 f93f 	bl	80072a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	334c      	adds	r3, #76	; 0x4c
 800502a:	4618      	mov	r0, r3
 800502c:	f002 f93a 	bl	80072a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
	// TODO Auto-generated constructor stub
	this->m_HeadOfFrame = HeadOfFrame;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	3334      	adds	r3, #52	; 0x34
 8005034:	6879      	ldr	r1, [r7, #4]
 8005036:	4618      	mov	r0, r3
 8005038:	f002 f941 	bl	80072be <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>
	this->m_TailOfFrame = TailOfFrame;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	334c      	adds	r3, #76	; 0x4c
 8005040:	6839      	ldr	r1, [r7, #0]
 8005042:	4618      	mov	r0, r3
 8005044:	f002 f93b 	bl	80072be <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>
	this->m_DataString.reserve(SizeOfDataBuf*2);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	1d1a      	adds	r2, r3, #4
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	005b      	lsls	r3, r3, #1
 8005050:	4619      	mov	r1, r3
 8005052:	4610      	mov	r0, r2
 8005054:	f002 f960 	bl	8007318 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj>
	this->m_LastDataString.reserve(SizeOfDataBuf);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	331c      	adds	r3, #28
 800505c:	68b9      	ldr	r1, [r7, #8]
 800505e:	4618      	mov	r0, r3
 8005060:	f002 f95a 	bl	8007318 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj>
	this->m_SizeOfDataBuf = SizeOfDataBuf;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	68ba      	ldr	r2, [r7, #8]
 8005068:	665a      	str	r2, [r3, #100]	; 0x64
}
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	4618      	mov	r0, r3
 800506e:	3710      	adds	r7, #16
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}
 8005074:	08007b84 	.word	0x08007b84

08005078 <_ZN3wyz16CAnalysisOfFrame16ConcreteStrategyENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
CAnalysisOfFrame::~CAnalysisOfFrame() {
	// TODO Auto-generated destructor stub
}

string CAnalysisOfFrame::ConcreteStrategy(string Str)
{
 8005078:	b5b0      	push	{r4, r5, r7, lr}
 800507a:	b098      	sub	sp, #96	; 0x60
 800507c:	af00      	add	r7, sp, #0
 800507e:	60f8      	str	r0, [r7, #12]
 8005080:	60b9      	str	r1, [r7, #8]
 8005082:	607a      	str	r2, [r7, #4]
	string::size_type  Index;
	this->m_DataString = Str;
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	3304      	adds	r3, #4
 8005088:	6879      	ldr	r1, [r7, #4]
 800508a:	4618      	mov	r0, r3
 800508c:	f002 f917 	bl	80072be <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>
	if(this->m_LastDataString.empty() == false)
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	331c      	adds	r3, #28
 8005094:	4618      	mov	r0, r3
 8005096:	f002 f975 	bl	8007384 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5emptyEv>
 800509a:	4603      	mov	r3, r0
 800509c:	f083 0301 	eor.w	r3, r3, #1
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d02d      	beq.n	8005102 <_ZN3wyz16CAnalysisOfFrame16ConcreteStrategyENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x8a>
	{
		Index = this->m_LastDataString.find(this->m_HeadOfFrame);    //
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	f103 001c 	add.w	r0, r3, #28
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	3334      	adds	r3, #52	; 0x34
 80050b0:	2200      	movs	r2, #0
 80050b2:	4619      	mov	r1, r3
 80050b4:	f002 fa56 	bl	8007564 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findERKS4_j>
 80050b8:	65f8      	str	r0, [r7, #92]	; 0x5c
		if(Index != this->m_LastDataString.npos)
 80050ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c0:	d01f      	beq.n	8005102 <_ZN3wyz16CAnalysisOfFrame16ConcreteStrategyENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x8a>
		{
			this->m_LastDataString = this->m_LastDataString.substr(Index);
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	f103 041c 	add.w	r4, r3, #28
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	f103 011c 	add.w	r1, r3, #28
 80050ce:	f107 0014 	add.w	r0, r7, #20
 80050d2:	f04f 33ff 	mov.w	r3, #4294967295
 80050d6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80050d8:	f002 faf4 	bl	80076c4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6substrEjj>
 80050dc:	f107 0314 	add.w	r3, r7, #20
 80050e0:	4619      	mov	r1, r3
 80050e2:	4620      	mov	r0, r4
 80050e4:	f002 f8f1 	bl	80072ca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 80050e8:	f107 0314 	add.w	r3, r7, #20
 80050ec:	4618      	mov	r0, r3
 80050ee:	f002 f8e0 	bl	80072b2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
			this->m_DataString.insert(0, this->m_LastDataString);//
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	1d18      	adds	r0, r3, #4
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	331c      	adds	r3, #28
 80050fa:	461a      	mov	r2, r3
 80050fc:	2100      	movs	r1, #0
 80050fe:	f002 f9f7 	bl	80074f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjRKS4_>
		}
	}
	Index = this->m_DataString.find(this->m_HeadOfFrame);
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	1d18      	adds	r0, r3, #4
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	3334      	adds	r3, #52	; 0x34
 800510a:	2200      	movs	r2, #0
 800510c:	4619      	mov	r1, r3
 800510e:	f002 fa29 	bl	8007564 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findERKS4_j>
 8005112:	65f8      	str	r0, [r7, #92]	; 0x5c
	if(Index != this->m_DataString.npos)  //
 8005114:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005116:	f1b3 3fff 	cmp.w	r3, #4294967295
 800511a:	f000 8089 	beq.w	8005230 <_ZN3wyz16CAnalysisOfFrame16ConcreteStrategyENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1b8>
	{
		this->m_DataString = this->m_DataString.substr(Index); //
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	1d1c      	adds	r4, r3, #4
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	1d19      	adds	r1, r3, #4
 8005126:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 800512a:	f04f 33ff 	mov.w	r3, #4294967295
 800512e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005130:	f002 fac8 	bl	80076c4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6substrEjj>
 8005134:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005138:	4619      	mov	r1, r3
 800513a:	4620      	mov	r0, r4
 800513c:	f002 f8c5 	bl	80072ca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 8005140:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005144:	4618      	mov	r0, r3
 8005146:	f002 f8b4 	bl	80072b2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		Index = this->m_DataString.rfind(this->m_TailOfFrame); //
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	1d18      	adds	r0, r3, #4
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	334c      	adds	r3, #76	; 0x4c
 8005152:	f04f 32ff 	mov.w	r2, #4294967295
 8005156:	4619      	mov	r1, r3
 8005158:	f002 fa23 	bl	80075a2 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5rfindERKS4_j>
 800515c:	65f8      	str	r0, [r7, #92]	; 0x5c
		if(Index == this->m_DataString.npos) //
 800515e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005164:	d135      	bne.n	80051d2 <_ZN3wyz16CAnalysisOfFrame16ConcreteStrategyENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x15a>
		{
			if(this->m_DataString.length() < this->m_SizeOfDataBuf)
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	3304      	adds	r3, #4
 800516a:	4618      	mov	r0, r3
 800516c:	f002 f8d2 	bl	8007314 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8005170:	4602      	mov	r2, r0
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005176:	429a      	cmp	r2, r3
 8005178:	bf34      	ite	cc
 800517a:	2301      	movcc	r3, #1
 800517c:	2300      	movcs	r3, #0
 800517e:	b2db      	uxtb	r3, r3
 8005180:	2b00      	cmp	r3, #0
 8005182:	d015      	beq.n	80051b0 <_ZN3wyz16CAnalysisOfFrame16ConcreteStrategyENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x138>
			{
				this->m_LastDataString = this ->m_DataString; //
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	f103 021c 	add.w	r2, r3, #28
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	3304      	adds	r3, #4
 800518e:	4619      	mov	r1, r3
 8005190:	4610      	mov	r0, r2
 8005192:	f002 f894 	bl	80072be <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>
				this->m_DataString = "";
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	3304      	adds	r3, #4
 800519a:	492d      	ldr	r1, [pc, #180]	; (8005250 <_ZN3wyz16CAnalysisOfFrame16ConcreteStrategyENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1d8>)
 800519c:	4618      	mov	r0, r3
 800519e:	f002 f98a 	bl	80074b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc>
				return this->m_DataString;
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	3304      	adds	r3, #4
 80051a6:	4619      	mov	r1, r3
 80051a8:	68f8      	ldr	r0, [r7, #12]
 80051aa:	f002 fa25 	bl	80075f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 80051ae:	e04b      	b.n	8005248 <_ZN3wyz16CAnalysisOfFrame16ConcreteStrategyENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1d0>
			}else
			{
				//
				this->m_DataString.clear();
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	3304      	adds	r3, #4
 80051b4:	4618      	mov	r0, r3
 80051b6:	f002 f8e0 	bl	800737a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5clearEv>
				this->m_LastDataString.clear();
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	331c      	adds	r3, #28
 80051be:	4618      	mov	r0, r3
 80051c0:	f002 f8db 	bl	800737a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5clearEv>
				return this->m_DataString;
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	3304      	adds	r3, #4
 80051c8:	4619      	mov	r1, r3
 80051ca:	68f8      	ldr	r0, [r7, #12]
 80051cc:	f002 fa14 	bl	80075f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 80051d0:	e03a      	b.n	8005248 <_ZN3wyz16CAnalysisOfFrame16ConcreteStrategyENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1d0>
			}
		}else{ //
			this->m_LastDataString = this->m_DataString.substr(Index+this->m_TailOfFrame.length());//
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	f103 041c 	add.w	r4, r3, #28
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	1d1d      	adds	r5, r3, #4
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	334c      	adds	r3, #76	; 0x4c
 80051e0:	4618      	mov	r0, r3
 80051e2:	f002 f897 	bl	8007314 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80051e6:	4602      	mov	r2, r0
 80051e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051ea:	441a      	add	r2, r3
 80051ec:	f107 0044 	add.w	r0, r7, #68	; 0x44
 80051f0:	f04f 33ff 	mov.w	r3, #4294967295
 80051f4:	4629      	mov	r1, r5
 80051f6:	f002 fa65 	bl	80076c4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6substrEjj>
 80051fa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80051fe:	4619      	mov	r1, r3
 8005200:	4620      	mov	r0, r4
 8005202:	f002 f862 	bl	80072ca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 8005206:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800520a:	4618      	mov	r0, r3
 800520c:	f002 f851 	bl	80072b2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
			//
			return this->m_DataString.substr(0,Index+this->m_TailOfFrame.length());
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	1d1c      	adds	r4, r3, #4
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	334c      	adds	r3, #76	; 0x4c
 8005218:	4618      	mov	r0, r3
 800521a:	f002 f87b 	bl	8007314 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 800521e:	4602      	mov	r2, r0
 8005220:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005222:	4413      	add	r3, r2
 8005224:	68f8      	ldr	r0, [r7, #12]
 8005226:	2200      	movs	r2, #0
 8005228:	4621      	mov	r1, r4
 800522a:	f002 fa4b 	bl	80076c4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6substrEjj>
 800522e:	e00b      	b.n	8005248 <_ZN3wyz16CAnalysisOfFrame16ConcreteStrategyENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1d0>
		}
	}else
	{
		//
		this->m_DataString = "";
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	3304      	adds	r3, #4
 8005234:	4906      	ldr	r1, [pc, #24]	; (8005250 <_ZN3wyz16CAnalysisOfFrame16ConcreteStrategyENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1d8>)
 8005236:	4618      	mov	r0, r3
 8005238:	f002 f93d 	bl	80074b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc>
		return this->m_DataString;
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	3304      	adds	r3, #4
 8005240:	4619      	mov	r1, r3
 8005242:	68f8      	ldr	r0, [r7, #12]
 8005244:	f002 f9d8 	bl	80075f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
	}

}
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	3760      	adds	r7, #96	; 0x60
 800524c:	46bd      	mov	sp, r7
 800524e:	bdb0      	pop	{r4, r5, r7, pc}
 8005250:	08007b4c 	.word	0x08007b4c

08005254 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8005254:	b480      	push	{r7}
 8005256:	b083      	sub	sp, #12
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
 800525c:	6039      	str	r1, [r7, #0]
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	4618      	mov	r0, r3
 8005262:	370c      	adds	r7, #12
 8005264:	46bd      	mov	sp, r7
 8005266:	bc80      	pop	{r7}
 8005268:	4770      	bx	lr
	...

0800526c <_ZN3wyz11CTimerMeter21GetTimerMeterInstanceEv>:
	~CTimerMeter();
	TIM_HandleTypeDef  * m_Timer;
	double m_NumberOfMs = 0;
	bool m_FlagOfRun = false;
public:
	static CTimerMeter* GetTimerMeterInstance()
 800526c:	b598      	push	{r3, r4, r7, lr}
 800526e:	af00      	add	r7, sp, #0
	{
		static CTimerMeter* m_pTmierMeter;
		if (m_pTmierMeter == NULL) {
 8005270:	4b08      	ldr	r3, [pc, #32]	; (8005294 <_ZN3wyz11CTimerMeter21GetTimerMeterInstanceEv+0x28>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d109      	bne.n	800528c <_ZN3wyz11CTimerMeter21GetTimerMeterInstanceEv+0x20>
			m_pTmierMeter = new CTimerMeter();
 8005278:	2018      	movs	r0, #24
 800527a:	f001 fed5 	bl	8007028 <_Znwj>
 800527e:	4603      	mov	r3, r0
 8005280:	461c      	mov	r4, r3
 8005282:	4620      	mov	r0, r4
 8005284:	f000 faee 	bl	8005864 <_ZN3wyz11CTimerMeterC1Ev>
 8005288:	4b02      	ldr	r3, [pc, #8]	; (8005294 <_ZN3wyz11CTimerMeter21GetTimerMeterInstanceEv+0x28>)
 800528a:	601c      	str	r4, [r3, #0]
		}
		return m_pTmierMeter;
 800528c:	4b01      	ldr	r3, [pc, #4]	; (8005294 <_ZN3wyz11CTimerMeter21GetTimerMeterInstanceEv+0x28>)
 800528e:	681b      	ldr	r3, [r3, #0]
	}
 8005290:	4618      	mov	r0, r3
 8005292:	bd98      	pop	{r3, r4, r7, pc}
 8005294:	20000de0 	.word	0x20000de0

08005298 <_ZN3wyz9CObserverC1Ev>:
#define CLASS_COBSERVER_H_
#include "CSubject.h"

namespace wyz {

class CObserver {
 8005298:	b480      	push	{r7}
 800529a:	b083      	sub	sp, #12
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	4a04      	ldr	r2, [pc, #16]	; (80052b4 <_ZN3wyz9CObserverC1Ev+0x1c>)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	601a      	str	r2, [r3, #0]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	4618      	mov	r0, r3
 80052aa:	370c      	adds	r7, #12
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bc80      	pop	{r7}
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop
 80052b4:	08007ba8 	.word	0x08007ba8

080052b8 <_ZN3wyz10CGPSModuleC1EPNS_9CStrategyE>:
extern TIM_HandleTypeDef htim4;

namespace wyz {
CTimerMeter * pTimerMeter = CTimerMeter::GetTimerMeterInstance();

CGPSModule::CGPSModule(CStrategy *Strategy)
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b082      	sub	sp, #8
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
 80052c0:	6039      	str	r1, [r7, #0]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4618      	mov	r0, r3
 80052c6:	f7ff ffe7 	bl	8005298 <_ZN3wyz9CObserverC1Ev>
 80052ca:	4a0d      	ldr	r2, [pc, #52]	; (8005300 <_ZN3wyz10CGPSModuleC1EPNS_9CStrategyE+0x48>)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	601a      	str	r2, [r3, #0]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	3304      	adds	r3, #4
 80052d4:	4618      	mov	r0, r3
 80052d6:	f001 ffe5 	bl	80072a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	331c      	adds	r3, #28
 80052de:	4618      	mov	r0, r3
 80052e0:	f001 ffe0 	bl	80072a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	3338      	adds	r3, #56	; 0x38
 80052e8:	4618      	mov	r0, r3
 80052ea:	f000 f873 	bl	80053d4 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>
{
	this->m_Strategy = Strategy;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	683a      	ldr	r2, [r7, #0]
 80052f2:	645a      	str	r2, [r3, #68]	; 0x44
}
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	4618      	mov	r0, r3
 80052f8:	3708      	adds	r7, #8
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	08007b9c 	.word	0x08007b9c

08005304 <_ZN3wyz10CGPSModule6UpdateEPNS_8CSubjectE>:
{

}

void CGPSModule::Update(CSubject * pSubject)  //
{
 8005304:	b5b0      	push	{r4, r5, r7, lr}
 8005306:	b08c      	sub	sp, #48	; 0x30
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
 800530c:	6039      	str	r1, [r7, #0]
	uint32_t size = static_cast<CUart*>(pSubject)->GetSizeOfRxBuf();
	uint8_t *pData= static_cast<CUart*>(pSubject)->GetPointOfRxBuf();
	char m_pDataBuf[size];
	string DataString;
	memcpy(m_pDataBuf,pData,size); //uint8 * char *
	this->m_DataBufList.push_front(DataString.assign(m_pDataBuf, size));  //fifo
 800530e:	466b      	mov	r3, sp
 8005310:	461d      	mov	r5, r3
	uint32_t size = static_cast<CUart*>(pSubject)->GetSizeOfRxBuf();
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d002      	beq.n	800531e <_ZN3wyz10CGPSModule6UpdateEPNS_8CSubjectE+0x1a>
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	3b04      	subs	r3, #4
 800531c:	e000      	b.n	8005320 <_ZN3wyz10CGPSModule6UpdateEPNS_8CSubjectE+0x1c>
 800531e:	2300      	movs	r3, #0
 8005320:	4618      	mov	r0, r3
 8005322:	f000 fb2d 	bl	8005980 <_ZN3wyz5CUart14GetSizeOfRxBufEv>
 8005326:	62f8      	str	r0, [r7, #44]	; 0x2c
	uint8_t *pData= static_cast<CUart*>(pSubject)->GetPointOfRxBuf();
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d002      	beq.n	8005334 <_ZN3wyz10CGPSModule6UpdateEPNS_8CSubjectE+0x30>
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	3b04      	subs	r3, #4
 8005332:	e000      	b.n	8005336 <_ZN3wyz10CGPSModule6UpdateEPNS_8CSubjectE+0x32>
 8005334:	2300      	movs	r3, #0
 8005336:	4618      	mov	r0, r3
 8005338:	f000 fb2d 	bl	8005996 <_ZN3wyz5CUart15GetPointOfRxBufEv>
 800533c:	62b8      	str	r0, [r7, #40]	; 0x28
	char m_pDataBuf[size];
 800533e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005340:	1e58      	subs	r0, r3, #1
 8005342:	6278      	str	r0, [r7, #36]	; 0x24
 8005344:	4603      	mov	r3, r0
 8005346:	3301      	adds	r3, #1
 8005348:	4619      	mov	r1, r3
 800534a:	f04f 0200 	mov.w	r2, #0
 800534e:	f04f 0300 	mov.w	r3, #0
 8005352:	f04f 0400 	mov.w	r4, #0
 8005356:	00d4      	lsls	r4, r2, #3
 8005358:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800535c:	00cb      	lsls	r3, r1, #3
 800535e:	4603      	mov	r3, r0
 8005360:	3301      	adds	r3, #1
 8005362:	4619      	mov	r1, r3
 8005364:	f04f 0200 	mov.w	r2, #0
 8005368:	f04f 0300 	mov.w	r3, #0
 800536c:	f04f 0400 	mov.w	r4, #0
 8005370:	00d4      	lsls	r4, r2, #3
 8005372:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005376:	00cb      	lsls	r3, r1, #3
 8005378:	4603      	mov	r3, r0
 800537a:	3301      	adds	r3, #1
 800537c:	3307      	adds	r3, #7
 800537e:	08db      	lsrs	r3, r3, #3
 8005380:	00db      	lsls	r3, r3, #3
 8005382:	ebad 0d03 	sub.w	sp, sp, r3
 8005386:	466b      	mov	r3, sp
 8005388:	3300      	adds	r3, #0
 800538a:	623b      	str	r3, [r7, #32]
	string DataString;
 800538c:	f107 0308 	add.w	r3, r7, #8
 8005390:	4618      	mov	r0, r3
 8005392:	f001 ff87 	bl	80072a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
	memcpy(m_pDataBuf,pData,size); //uint8 * char *
 8005396:	6a3b      	ldr	r3, [r7, #32]
 8005398:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800539a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800539c:	4618      	mov	r0, r3
 800539e:	f002 fa92 	bl	80078c6 <memcpy>
	this->m_DataBufList.push_front(DataString.assign(m_pDataBuf, size));  //fifo
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f103 0438 	add.w	r4, r3, #56	; 0x38
 80053a8:	6a39      	ldr	r1, [r7, #32]
 80053aa:	f107 0308 	add.w	r3, r7, #8
 80053ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80053b0:	4618      	mov	r0, r3
 80053b2:	f002 f867 	bl	8007484 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEPKcj>
 80053b6:	4603      	mov	r3, r0
 80053b8:	4619      	mov	r1, r3
 80053ba:	4620      	mov	r0, r4
 80053bc:	f000 f817 	bl	80053ee <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10push_frontERKS5_>
	string DataString;
 80053c0:	f107 0308 	add.w	r3, r7, #8
 80053c4:	4618      	mov	r0, r3
 80053c6:	f001 ff74 	bl	80072b2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80053ca:	46ad      	mov	sp, r5
}
 80053cc:	bf00      	nop
 80053ce:	3730      	adds	r7, #48	; 0x30
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bdb0      	pop	{r4, r5, r7, pc}

080053d4 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>:
      // (assign() and get_allocator() are also listed in this section)

      /**
       *  @brief  Creates a %list with no elements.
       */
      list()
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b082      	sub	sp, #8
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
#if __cplusplus >= 201103L
      noexcept(is_nothrow_default_constructible<_Node_alloc_type>::value)
#endif
      : _Base() { }
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4618      	mov	r0, r3
 80053e0:	f000 f817 	bl	8005412 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	4618      	mov	r0, r3
 80053e8:	3708      	adds	r7, #8
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}

080053ee <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10push_frontERKS5_>:
       *  to it.  Due to the nature of a %list this operation can be
       *  done in constant time, and does not invalidate iterators and
       *  references.
       */
      void
      push_front(const value_type& __x)
 80053ee:	b580      	push	{r7, lr}
 80053f0:	b082      	sub	sp, #8
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	6078      	str	r0, [r7, #4]
 80053f6:	6039      	str	r1, [r7, #0]
      { this->_M_insert(begin(), __x); }
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f000 f81a 	bl	8005432 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>
 80053fe:	4603      	mov	r3, r0
 8005400:	683a      	ldr	r2, [r7, #0]
 8005402:	4619      	mov	r1, r3
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f000 f82f 	bl	8005468 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9_M_insertIJRKS5_EEEvSt14_List_iteratorIS5_EDpOT_>
 800540a:	bf00      	nop
 800540c:	3708      	adds	r7, #8
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}

08005412 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>:
      _List_base()
 8005412:	b580      	push	{r7, lr}
 8005414:	b082      	sub	sp, #8
 8005416:	af00      	add	r7, sp, #0
 8005418:	6078      	str	r0, [r7, #4]
      : _M_impl()
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4618      	mov	r0, r3
 800541e:	f000 f84f 	bl	80054c0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implC1Ev>
      { _M_init(); }
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f000 f85e 	bl	80054e4 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE7_M_initEv>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	4618      	mov	r0, r3
 800542c:	3708      	adds	r7, #8
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}

08005432 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8005432:	b580      	push	{r7, lr}
 8005434:	b084      	sub	sp, #16
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_node._M_next); }
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	f107 030c 	add.w	r3, r7, #12
 8005442:	4611      	mov	r1, r2
 8005444:	4618      	mov	r0, r3
 8005446:	f000 f82d 	bl	80054a4 <_ZNSt14_List_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1EPNSt8__detail15_List_node_baseE>
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	4618      	mov	r0, r3
 800544e:	3710      	adds	r7, #16
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}

08005454 <_ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE>:
   *
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8005454:	b480      	push	{r7}
 8005456:	b083      	sub	sp, #12
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	4618      	mov	r0, r3
 8005460:	370c      	adds	r7, #12
 8005462:	46bd      	mov	sp, r7
 8005464:	bc80      	pop	{r7}
 8005466:	4770      	bx	lr

08005468 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9_M_insertIJRKS5_EEEvSt14_List_iteratorIS5_EDpOT_>:
	this->_M_inc_size(1);
      }
#else
     template<typename... _Args>
       void
       _M_insert(iterator __position, _Args&&... __args)
 8005468:	b580      	push	{r7, lr}
 800546a:	b086      	sub	sp, #24
 800546c:	af00      	add	r7, sp, #0
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	60b9      	str	r1, [r7, #8]
 8005472:	607a      	str	r2, [r7, #4]
       {
	 _Node* __tmp = _M_create_node(std::forward<_Args>(__args)...);
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f7ff ffed 	bl	8005454 <_ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE>
 800547a:	4603      	mov	r3, r0
 800547c:	4619      	mov	r1, r3
 800547e:	68f8      	ldr	r0, [r7, #12]
 8005480:	f000 f85a 	bl	8005538 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJRKS5_EEEPSt10_List_nodeIS5_EDpOT_>
 8005484:	6178      	str	r0, [r7, #20]
	 __tmp->_M_hook(__position._M_node);
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	68ba      	ldr	r2, [r7, #8]
 800548a:	4611      	mov	r1, r2
 800548c:	4618      	mov	r0, r3
 800548e:	f001 fdfa 	bl	8007086 <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>
	 this->_M_inc_size(1);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2101      	movs	r1, #1
 8005496:	4618      	mov	r0, r3
 8005498:	f000 f882 	bl	80055a0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_inc_sizeEj>
       }
 800549c:	bf00      	nop
 800549e:	3718      	adds	r7, #24
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}

080054a4 <_ZNSt14_List_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1EPNSt8__detail15_List_node_baseE>:
      _List_iterator(__detail::_List_node_base* __x) _GLIBCXX_NOEXCEPT
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	6039      	str	r1, [r7, #0]
      : _M_node(__x) { }
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	683a      	ldr	r2, [r7, #0]
 80054b2:	601a      	str	r2, [r3, #0]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	4618      	mov	r0, r3
 80054b8:	370c      	adds	r7, #12
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bc80      	pop	{r7}
 80054be:	4770      	bx	lr

080054c0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implC1Ev>:
	_List_impl() _GLIBCXX_NOEXCEPT
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b082      	sub	sp, #8
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
	: _Node_alloc_type(), _M_node()
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f000 f87b 	bl	80055c4 <_ZNSaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1Ev>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	461a      	mov	r2, r3
 80054d2:	2300      	movs	r3, #0
 80054d4:	6013      	str	r3, [r2, #0]
 80054d6:	6053      	str	r3, [r2, #4]
 80054d8:	6093      	str	r3, [r2, #8]
	{ }
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	4618      	mov	r0, r3
 80054de:	3708      	adds	r7, #8
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}

080054e4 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE7_M_initEv>:
      _M_init() _GLIBCXX_NOEXCEPT
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b082      	sub	sp, #8
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
	this->_M_impl._M_node._M_next = &this->_M_impl._M_node;
 80054ec:	687a      	ldr	r2, [r7, #4]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	601a      	str	r2, [r3, #0]
	this->_M_impl._M_node._M_prev = &this->_M_impl._M_node;
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	605a      	str	r2, [r3, #4]
	_M_set_size(0);
 80054f8:	2100      	movs	r1, #0
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 f86e 	bl	80055dc <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_set_sizeEj>
      }
 8005500:	bf00      	nop
 8005502:	3708      	adds	r7, #8
 8005504:	46bd      	mov	sp, r7
 8005506:	bd80      	pop	{r7, pc}

08005508 <_ZNSt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9_M_valptrEv>:
      _Tp*       _M_valptr()       { return _M_storage._M_ptr(); }
 8005508:	b580      	push	{r7, lr}
 800550a:	b082      	sub	sp, #8
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	3308      	adds	r3, #8
 8005514:	4618      	mov	r0, r3
 8005516:	f000 f871 	bl	80055fc <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6_M_ptrEv>
 800551a:	4603      	mov	r3, r0
 800551c:	4618      	mov	r0, r3
 800551e:	3708      	adds	r7, #8
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE21_M_get_Node_allocatorEv>:
      _M_get_Node_allocator() _GLIBCXX_NOEXCEPT
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
      { return _M_impl; }
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4618      	mov	r0, r3
 8005530:	370c      	adds	r7, #12
 8005532:	46bd      	mov	sp, r7
 8005534:	bc80      	pop	{r7}
 8005536:	4770      	bx	lr

08005538 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJRKS5_EEEPSt10_List_nodeIS5_EDpOT_>:
	_M_create_node(_Args&&... __args)
 8005538:	b590      	push	{r4, r7, lr}
 800553a:	b087      	sub	sp, #28
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	6039      	str	r1, [r7, #0]
	  auto __p = this->_M_get_node();
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4618      	mov	r0, r3
 8005546:	f000 f874 	bl	8005632 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_get_nodeEv>
 800554a:	6178      	str	r0, [r7, #20]
	  auto& __alloc = _M_get_Node_allocator();
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	4618      	mov	r0, r3
 8005550:	f7ff ffe8 	bl	8005524 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE21_M_get_Node_allocatorEv>
 8005554:	6138      	str	r0, [r7, #16]
	  __allocated_ptr<_Node_alloc_type> __guard{__alloc, __p};
 8005556:	f107 0308 	add.w	r3, r7, #8
 800555a:	697a      	ldr	r2, [r7, #20]
 800555c:	6939      	ldr	r1, [r7, #16]
 800555e:	4618      	mov	r0, r3
 8005560:	f000 f875 	bl	800564e <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEC1ERS8_PS7_>
	  _Node_alloc_traits::construct(__alloc, __p->_M_valptr(),
 8005564:	6978      	ldr	r0, [r7, #20]
 8005566:	f7ff ffcf 	bl	8005508 <_ZNSt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9_M_valptrEv>
 800556a:	4604      	mov	r4, r0
 800556c:	6838      	ldr	r0, [r7, #0]
 800556e:	f7ff ff71 	bl	8005454 <_ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE>
 8005572:	4603      	mov	r3, r0
 8005574:	461a      	mov	r2, r3
 8005576:	4621      	mov	r1, r4
 8005578:	6938      	ldr	r0, [r7, #16]
 800557a:	f000 f891 	bl	80056a0 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE9constructIS6_JRKS6_EEEvRS8_PT_DpOT0_>
	  __guard = nullptr;
 800557e:	f107 0308 	add.w	r3, r7, #8
 8005582:	2100      	movs	r1, #0
 8005584:	4618      	mov	r0, r3
 8005586:	f000 f89e 	bl	80056c6 <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEaSEDn>
	  return __p;
 800558a:	697c      	ldr	r4, [r7, #20]
	  __allocated_ptr<_Node_alloc_type> __guard{__alloc, __p};
 800558c:	f107 0308 	add.w	r3, r7, #8
 8005590:	4618      	mov	r0, r3
 8005592:	f000 f870 	bl	8005676 <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEED1Ev>
	  return __p;
 8005596:	4623      	mov	r3, r4
	}
 8005598:	4618      	mov	r0, r3
 800559a:	371c      	adds	r7, #28
 800559c:	46bd      	mov	sp, r7
 800559e:	bd90      	pop	{r4, r7, pc}

080055a0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_inc_sizeEj>:
      void _M_inc_size(size_t __n) { *_M_impl._M_node._M_valptr() += __n; }
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b082      	sub	sp, #8
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4618      	mov	r0, r3
 80055ae:	f000 f898 	bl	80056e2 <_ZNSt10_List_nodeIjE9_M_valptrEv>
 80055b2:	4603      	mov	r3, r0
 80055b4:	6819      	ldr	r1, [r3, #0]
 80055b6:	683a      	ldr	r2, [r7, #0]
 80055b8:	440a      	add	r2, r1
 80055ba:	601a      	str	r2, [r3, #0]
 80055bc:	bf00      	nop
 80055be:	3708      	adds	r7, #8
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}

080055c4 <_ZNSaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1Ev>:
      typedef true_type propagate_on_container_move_assignment;

      typedef true_type is_always_equal;
#endif

      allocator() throw() { }
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b082      	sub	sp, #8
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	6878      	ldr	r0, [r7, #4]
 80055ce:	f000 f896 	bl	80056fe <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1Ev>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	4618      	mov	r0, r3
 80055d6:	3708      	adds	r7, #8
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_set_sizeEj>:
      void _M_set_size(size_t __n) { *_M_impl._M_node._M_valptr() = __n; }
 80055dc:	b580      	push	{r7, lr}
 80055de:	b082      	sub	sp, #8
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4618      	mov	r0, r3
 80055ea:	f000 f87a 	bl	80056e2 <_ZNSt10_List_nodeIjE9_M_valptrEv>
 80055ee:	4602      	mov	r2, r0
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	6013      	str	r3, [r2, #0]
 80055f4:	bf00      	nop
 80055f6:	3708      	adds	r7, #8
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}

080055fc <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6_M_ptrEv>:
      const void*
      _M_addr() const noexcept
      { return static_cast<const void*>(&_M_storage); }

      _Tp*
      _M_ptr() noexcept
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b082      	sub	sp, #8
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
      { return static_cast<_Tp*>(_M_addr()); }
 8005604:	6878      	ldr	r0, [r7, #4]
 8005606:	f000 f884 	bl	8005712 <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7_M_addrEv>
 800560a:	4603      	mov	r3, r0
 800560c:	4618      	mov	r0, r3
 800560e:	3708      	adds	r7, #8
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}

08005614 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_j>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8005614:	b580      	push	{r7, lr}
 8005616:	b084      	sub	sp, #16
 8005618:	af00      	add	r7, sp, #0
 800561a:	60f8      	str	r0, [r7, #12]
 800561c:	60b9      	str	r1, [r7, #8]
 800561e:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	68b9      	ldr	r1, [r7, #8]
 8005624:	68f8      	ldr	r0, [r7, #12]
 8005626:	f000 f87e 	bl	8005726 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateEPS8_j>
 800562a:	bf00      	nop
 800562c:	3710      	adds	r7, #16
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}

08005632 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_get_nodeEv>:
      _M_get_node()
 8005632:	b580      	push	{r7, lr}
 8005634:	b082      	sub	sp, #8
 8005636:	af00      	add	r7, sp, #0
 8005638:	6078      	str	r0, [r7, #4]
      { return _Node_alloc_traits::allocate(_M_impl, 1); }
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2101      	movs	r1, #1
 800563e:	4618      	mov	r0, r3
 8005640:	f000 f87e 	bl	8005740 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8allocateERS8_j>
 8005644:	4603      	mov	r3, r0
 8005646:	4618      	mov	r0, r3
 8005648:	3708      	adds	r7, #8
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}

0800564e <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEC1ERS8_PS7_>:
    {
      using pointer = typename allocator_traits<_Alloc>::pointer;
      using value_type = typename allocator_traits<_Alloc>::value_type;

      /// Take ownership of __ptr
      __allocated_ptr(_Alloc& __a, pointer __ptr) noexcept
 800564e:	b580      	push	{r7, lr}
 8005650:	b084      	sub	sp, #16
 8005652:	af00      	add	r7, sp, #0
 8005654:	60f8      	str	r0, [r7, #12]
 8005656:	60b9      	str	r1, [r7, #8]
 8005658:	607a      	str	r2, [r7, #4]
      : _M_alloc(std::__addressof(__a)), _M_ptr(__ptr)
 800565a:	68b8      	ldr	r0, [r7, #8]
 800565c:	f000 f87f 	bl	800575e <_ZSt11__addressofISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEPT_RS9_>
 8005660:	4602      	mov	r2, r0
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	601a      	str	r2, [r3, #0]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	605a      	str	r2, [r3, #4]
      { }
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	4618      	mov	r0, r3
 8005670:	3710      	adds	r7, #16
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}

08005676 <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEED1Ev>:
      __allocated_ptr(__allocated_ptr&& __gd) noexcept
      : _M_alloc(__gd._M_alloc), _M_ptr(__gd._M_ptr)
      { __gd._M_ptr = nullptr; }

      /// Deallocate the owned pointer
      ~__allocated_ptr()
 8005676:	b580      	push	{r7, lr}
 8005678:	b082      	sub	sp, #8
 800567a:	af00      	add	r7, sp, #0
 800567c:	6078      	str	r0, [r7, #4]
      {
	if (_M_ptr != nullptr)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d007      	beq.n	8005696 <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEED1Ev+0x20>
	  std::allocator_traits<_Alloc>::deallocate(*_M_alloc, _M_ptr, 1);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6818      	ldr	r0, [r3, #0]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	4619      	mov	r1, r3
 8005692:	f7ff ffbf 	bl	8005614 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_j>
      }
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4618      	mov	r0, r3
 800569a:	3708      	adds	r7, #8
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}

080056a0 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE9constructIS6_JRKS6_EEEvRS8_PT_DpOT0_>:
       *
       *  Calls <tt> __a.construct(__p, std::forward<Args>(__args)...) </tt>
      */
      template<typename _Up, typename... _Args>
	static void
	construct(allocator_type& __a, _Up* __p, _Args&&... __args)
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b084      	sub	sp, #16
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	607a      	str	r2, [r7, #4]
	{ __a.construct(__p, std::forward<_Args>(__args)...); }
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	f7ff fed1 	bl	8005454 <_ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE>
 80056b2:	4603      	mov	r3, r0
 80056b4:	461a      	mov	r2, r3
 80056b6:	68b9      	ldr	r1, [r7, #8]
 80056b8:	68f8      	ldr	r0, [r7, #12]
 80056ba:	f000 f85a 	bl	8005772 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS7_JRKS7_EEEvPT_DpOT0_>
 80056be:	bf00      	nop
 80056c0:	3710      	adds	r7, #16
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}

080056c6 <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEaSEDn>:

      /// Release ownership of the owned pointer
      __allocated_ptr&
      operator=(std::nullptr_t) noexcept
 80056c6:	b480      	push	{r7}
 80056c8:	b083      	sub	sp, #12
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	6078      	str	r0, [r7, #4]
 80056ce:	6039      	str	r1, [r7, #0]
      {
	_M_ptr = nullptr;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2200      	movs	r2, #0
 80056d4:	605a      	str	r2, [r3, #4]
	return *this;
 80056d6:	687b      	ldr	r3, [r7, #4]
      }
 80056d8:	4618      	mov	r0, r3
 80056da:	370c      	adds	r7, #12
 80056dc:	46bd      	mov	sp, r7
 80056de:	bc80      	pop	{r7}
 80056e0:	4770      	bx	lr

080056e2 <_ZNSt10_List_nodeIjE9_M_valptrEv>:
      _Tp*       _M_valptr()       { return _M_storage._M_ptr(); }
 80056e2:	b580      	push	{r7, lr}
 80056e4:	b082      	sub	sp, #8
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	3308      	adds	r3, #8
 80056ee:	4618      	mov	r0, r3
 80056f0:	f000 f859 	bl	80057a6 <_ZN9__gnu_cxx16__aligned_membufIjE6_M_ptrEv>
 80056f4:	4603      	mov	r3, r0
 80056f6:	4618      	mov	r0, r3
 80056f8:	3708      	adds	r7, #8
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}

080056fe <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1Ev>:
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80056fe:	b480      	push	{r7}
 8005700:	b083      	sub	sp, #12
 8005702:	af00      	add	r7, sp, #0
 8005704:	6078      	str	r0, [r7, #4]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4618      	mov	r0, r3
 800570a:	370c      	adds	r7, #12
 800570c:	46bd      	mov	sp, r7
 800570e:	bc80      	pop	{r7}
 8005710:	4770      	bx	lr

08005712 <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7_M_addrEv>:
      _M_addr() noexcept
 8005712:	b480      	push	{r7}
 8005714:	b083      	sub	sp, #12
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
      { return static_cast<void*>(&_M_storage); }
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4618      	mov	r0, r3
 800571e:	370c      	adds	r7, #12
 8005720:	46bd      	mov	sp, r7
 8005722:	bc80      	pop	{r7}
 8005724:	4770      	bx	lr

08005726 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateEPS8_j>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 8005726:	b580      	push	{r7, lr}
 8005728:	b084      	sub	sp, #16
 800572a:	af00      	add	r7, sp, #0
 800572c:	60f8      	str	r0, [r7, #12]
 800572e:	60b9      	str	r1, [r7, #8]
 8005730:	607a      	str	r2, [r7, #4]
	  {
	    ::operator delete(__p, std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p);
 8005732:	68b8      	ldr	r0, [r7, #8]
 8005734:	f001 fc92 	bl	800705c <_ZdlPv>
      }
 8005738:	bf00      	nop
 800573a:	3710      	adds	r7, #16
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}

08005740 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8allocateERS8_j>:
      allocate(allocator_type& __a, size_type __n)
 8005740:	b580      	push	{r7, lr}
 8005742:	b082      	sub	sp, #8
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 800574a:	2200      	movs	r2, #0
 800574c:	6839      	ldr	r1, [r7, #0]
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f000 f835 	bl	80057be <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEjPKv>
 8005754:	4603      	mov	r3, r0
 8005756:	4618      	mov	r0, r3
 8005758:	3708      	adds	r7, #8
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}

0800575e <_ZSt11__addressofISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEPT_RS9_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 800575e:	b480      	push	{r7}
 8005760:	b083      	sub	sp, #12
 8005762:	af00      	add	r7, sp, #0
 8005764:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	4618      	mov	r0, r3
 800576a:	370c      	adds	r7, #12
 800576c:	46bd      	mov	sp, r7
 800576e:	bc80      	pop	{r7}
 8005770:	4770      	bx	lr

08005772 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS7_JRKS7_EEEvPT_DpOT0_>:
      { return size_t(-1) / sizeof(_Tp); }

#if __cplusplus >= 201103L
      template<typename _Up, typename... _Args>
	void
	construct(_Up* __p, _Args&&... __args)
 8005772:	b590      	push	{r4, r7, lr}
 8005774:	b085      	sub	sp, #20
 8005776:	af00      	add	r7, sp, #0
 8005778:	60f8      	str	r0, [r7, #12]
 800577a:	60b9      	str	r1, [r7, #8]
 800577c:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f7ff fe68 	bl	8005454 <_ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE>
 8005784:	4604      	mov	r4, r0
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	4619      	mov	r1, r3
 800578a:	2018      	movs	r0, #24
 800578c:	f7ff fd62 	bl	8005254 <_ZnwjPv>
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d003      	beq.n	800579e <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS7_JRKS7_EEEvPT_DpOT0_+0x2c>
 8005796:	4621      	mov	r1, r4
 8005798:	4618      	mov	r0, r3
 800579a:	f001 ff2d 	bl	80075f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 800579e:	bf00      	nop
 80057a0:	3714      	adds	r7, #20
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd90      	pop	{r4, r7, pc}

080057a6 <_ZN9__gnu_cxx16__aligned_membufIjE6_M_ptrEv>:
      _M_ptr() noexcept
 80057a6:	b580      	push	{r7, lr}
 80057a8:	b082      	sub	sp, #8
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	6078      	str	r0, [r7, #4]
      { return static_cast<_Tp*>(_M_addr()); }
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f000 f823 	bl	80057fa <_ZN9__gnu_cxx16__aligned_membufIjE7_M_addrEv>
 80057b4:	4603      	mov	r3, r0
 80057b6:	4618      	mov	r0, r3
 80057b8:	3708      	adds	r7, #8
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}

080057be <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80057be:	b580      	push	{r7, lr}
 80057c0:	b084      	sub	sp, #16
 80057c2:	af00      	add	r7, sp, #0
 80057c4:	60f8      	str	r0, [r7, #12]
 80057c6:	60b9      	str	r1, [r7, #8]
 80057c8:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 80057ca:	68f8      	ldr	r0, [r7, #12]
 80057cc:	f000 f81f 	bl	800580e <_ZNK9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeEv>
 80057d0:	4602      	mov	r2, r0
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	4293      	cmp	r3, r2
 80057d6:	bf8c      	ite	hi
 80057d8:	2301      	movhi	r3, #1
 80057da:	2300      	movls	r3, #0
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d001      	beq.n	80057e6 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 80057e2:	f001 fc5c 	bl	800709e <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	015b      	lsls	r3, r3, #5
 80057ea:	4618      	mov	r0, r3
 80057ec:	f001 fc1c 	bl	8007028 <_Znwj>
 80057f0:	4603      	mov	r3, r0
      }
 80057f2:	4618      	mov	r0, r3
 80057f4:	3710      	adds	r7, #16
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bd80      	pop	{r7, pc}

080057fa <_ZN9__gnu_cxx16__aligned_membufIjE7_M_addrEv>:
      _M_addr() noexcept
 80057fa:	b480      	push	{r7}
 80057fc:	b083      	sub	sp, #12
 80057fe:	af00      	add	r7, sp, #0
 8005800:	6078      	str	r0, [r7, #4]
      { return static_cast<void*>(&_M_storage); }
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4618      	mov	r0, r3
 8005806:	370c      	adds	r7, #12
 8005808:	46bd      	mov	sp, r7
 800580a:	bc80      	pop	{r7}
 800580c:	4770      	bx	lr

0800580e <_ZNK9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 800580e:	b480      	push	{r7}
 8005810:	b083      	sub	sp, #12
 8005812:	af00      	add	r7, sp, #0
 8005814:	6078      	str	r0, [r7, #4]
      { return size_t(-1) / sizeof(_Tp); }
 8005816:	f06f 4378 	mvn.w	r3, #4160749568	; 0xf8000000
 800581a:	4618      	mov	r0, r3
 800581c:	370c      	adds	r7, #12
 800581e:	46bd      	mov	sp, r7
 8005820:	bc80      	pop	{r7}
 8005822:	4770      	bx	lr

08005824 <_Z41__static_initialization_and_destruction_0ii>:
CGPSModule::GpsData CGPSModule::GetGpsData()
{
	return this->m_GpsData;
}

} /* namespace wyz */
 8005824:	b580      	push	{r7, lr}
 8005826:	b082      	sub	sp, #8
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2b01      	cmp	r3, #1
 8005832:	d109      	bne.n	8005848 <_Z41__static_initialization_and_destruction_0ii+0x24>
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800583a:	4293      	cmp	r3, r2
 800583c:	d104      	bne.n	8005848 <_Z41__static_initialization_and_destruction_0ii+0x24>
CTimerMeter * pTimerMeter = CTimerMeter::GetTimerMeterInstance();
 800583e:	f7ff fd15 	bl	800526c <_ZN3wyz11CTimerMeter21GetTimerMeterInstanceEv>
 8005842:	4602      	mov	r2, r0
 8005844:	4b02      	ldr	r3, [pc, #8]	; (8005850 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 8005846:	601a      	str	r2, [r3, #0]
} /* namespace wyz */
 8005848:	bf00      	nop
 800584a:	3708      	adds	r7, #8
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}
 8005850:	20000de4 	.word	0x20000de4

08005854 <_GLOBAL__sub_I__ZN3wyz11pTimerMeterE>:
 8005854:	b580      	push	{r7, lr}
 8005856:	af00      	add	r7, sp, #0
 8005858:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800585c:	2001      	movs	r0, #1
 800585e:	f7ff ffe1 	bl	8005824 <_Z41__static_initialization_and_destruction_0ii>
 8005862:	bd80      	pop	{r7, pc}

08005864 <_ZN3wyz11CTimerMeterC1Ev>:

#include <CTimerMeter.h>

namespace wyz {

CTimerMeter::CTimerMeter() {
 8005864:	b490      	push	{r4, r7}
 8005866:	b082      	sub	sp, #8
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	687a      	ldr	r2, [r7, #4]
 800586e:	f04f 0300 	mov.w	r3, #0
 8005872:	f04f 0400 	mov.w	r4, #0
 8005876:	e9c2 3402 	strd	r3, r4, [r2, #8]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2200      	movs	r2, #0
 800587e:	741a      	strb	r2, [r3, #16]
	// TODO Auto-generated constructor stub

}
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	4618      	mov	r0, r3
 8005884:	3708      	adds	r7, #8
 8005886:	46bd      	mov	sp, r7
 8005888:	bc90      	pop	{r4, r7}
 800588a:	4770      	bx	lr

0800588c <_ZN3wyz7CDeviceC1Ev>:
#include  "CObserver.h"
#include "main.h"
namespace wyz {
using namespace std;

class CDevice {  //
 800588c:	b480      	push	{r7}
 800588e:	b083      	sub	sp, #12
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	4a04      	ldr	r2, [pc, #16]	; (80058a8 <_ZN3wyz7CDeviceC1Ev+0x1c>)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	601a      	str	r2, [r3, #0]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	4618      	mov	r0, r3
 800589e:	370c      	adds	r7, #12
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bc80      	pop	{r7}
 80058a4:	4770      	bx	lr
 80058a6:	bf00      	nop
 80058a8:	08007bf4 	.word	0x08007bf4

080058ac <_ZN3wyz8CSubjectC1Ev>:
#define CLASS_CSUBJECT_H_

namespace wyz {
class CObserver;

class CSubject {
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	4a04      	ldr	r2, [pc, #16]	; (80058c8 <_ZN3wyz8CSubjectC1Ev+0x1c>)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	601a      	str	r2, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4618      	mov	r0, r3
 80058be:	370c      	adds	r7, #12
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bc80      	pop	{r7}
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	08007c14 	.word	0x08007c14

080058cc <_ZN3wyz5CUartC1EP20__UART_HandleTypeDefmmh>:
#include "CUart.h"
#include "main.h"

namespace wyz {

CUart::CUart(UART_HandleTypeDef *huart,uint32_t SizeOfRxBuf,uint32_t SizeOfTxBuf,uint8_t Mode ) {
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
 80058d8:	603b      	str	r3, [r7, #0]
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	4618      	mov	r0, r3
 80058de:	f7ff ffd5 	bl	800588c <_ZN3wyz7CDeviceC1Ev>
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	3304      	adds	r3, #4
 80058e6:	4618      	mov	r0, r3
 80058e8:	f7ff ffe0 	bl	80058ac <_ZN3wyz8CSubjectC1Ev>
 80058ec:	4a18      	ldr	r2, [pc, #96]	; (8005950 <_ZN3wyz5CUartC1EP20__UART_HandleTypeDefmmh+0x84>)
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	601a      	str	r2, [r3, #0]
 80058f2:	4a18      	ldr	r2, [pc, #96]	; (8005954 <_ZN3wyz5CUartC1EP20__UART_HandleTypeDefmmh+0x88>)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	605a      	str	r2, [r3, #4]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	3320      	adds	r3, #32
 80058fc:	4618      	mov	r0, r3
 80058fe:	f000 f961 	bl	8005bc4 <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EEC1Ev>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	// TODO Auto-generated constructor stubthis
	this->m_Huart=huart;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	68ba      	ldr	r2, [r7, #8]
 800590e:	609a      	str	r2, [r3, #8]
	this->m_SizeOfRxBuf=SizeOfRxBuf;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	687a      	ldr	r2, [r7, #4]
 8005914:	60da      	str	r2, [r3, #12]
	this->m_SizeOfTxBuf=SizeOfTxBuf;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	683a      	ldr	r2, [r7, #0]
 800591a:	611a      	str	r2, [r3, #16]
	this->m_pRxBuf= new uint8_t[SizeOfRxBuf*2]; //,*2
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	005b      	lsls	r3, r3, #1
 8005920:	4618      	mov	r0, r3
 8005922:	f001 fb7d 	bl	8007020 <_Znaj>
 8005926:	4603      	mov	r3, r0
 8005928:	461a      	mov	r2, r3
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	615a      	str	r2, [r3, #20]
	this->m_pTxBuf =new uint8_t[SizeOfTxBuf];
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	4618      	mov	r0, r3
 8005932:	f001 fb75 	bl	8007020 <_Znaj>
 8005936:	4603      	mov	r3, r0
 8005938:	461a      	mov	r2, r3
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	619a      	str	r2, [r3, #24]
	m_UartMode=Mode;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	7e3a      	ldrb	r2, [r7, #24]
 8005942:	771a      	strb	r2, [r3, #28]
}
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	4618      	mov	r0, r3
 8005948:	3710      	adds	r7, #16
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	08007bb4 	.word	0x08007bb4
 8005954:	08007be0 	.word	0x08007be0

08005958 <_ZN3wyz5CUart4OpenEv>:
};


/*******************************************/
uint8_t CUart::Open()
{
 8005958:	b480      	push	{r7}
 800595a:	b083      	sub	sp, #12
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
	return 0;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	370c      	adds	r7, #12
 8005966:	46bd      	mov	sp, r7
 8005968:	bc80      	pop	{r7}
 800596a:	4770      	bx	lr

0800596c <_ZN3wyz5CUart5CloseEv>:
uint8_t CUart::Close()
{
 800596c:	b480      	push	{r7}
 800596e:	b083      	sub	sp, #12
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
	return 0;
 8005974:	2300      	movs	r3, #0
}
 8005976:	4618      	mov	r0, r3
 8005978:	370c      	adds	r7, #12
 800597a:	46bd      	mov	sp, r7
 800597c:	bc80      	pop	{r7}
 800597e:	4770      	bx	lr

08005980 <_ZN3wyz5CUart14GetSizeOfRxBufEv>:

uint32_t CUart::GetSizeOfRxBuf()
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
	return this->m_SizeOfRxBuf;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	68db      	ldr	r3, [r3, #12]
}
 800598c:	4618      	mov	r0, r3
 800598e:	370c      	adds	r7, #12
 8005990:	46bd      	mov	sp, r7
 8005992:	bc80      	pop	{r7}
 8005994:	4770      	bx	lr

08005996 <_ZN3wyz5CUart15GetPointOfRxBufEv>:

uint8_t* CUart::GetPointOfRxBuf()
{
 8005996:	b480      	push	{r7}
 8005998:	b083      	sub	sp, #12
 800599a:	af00      	add	r7, sp, #0
 800599c:	6078      	str	r0, [r7, #4]
	if(this->m_InterruptMode == m_UART_RxCplt)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	d105      	bne.n	80059b4 <_ZN3wyz5CUart15GetPointOfRxBufEv+0x1e>
	{
		return this->m_pRxBuf+this->m_SizeOfRxBuf;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	695a      	ldr	r2, [r3, #20]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	68db      	ldr	r3, [r3, #12]
 80059b0:	4413      	add	r3, r2
 80059b2:	e001      	b.n	80059b8 <_ZN3wyz5CUart15GetPointOfRxBufEv+0x22>
	}
	else
	{
		return this->m_pRxBuf;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	695b      	ldr	r3, [r3, #20]
	}
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	370c      	adds	r7, #12
 80059bc:	46bd      	mov	sp, r7
 80059be:	bc80      	pop	{r7}
 80059c0:	4770      	bx	lr

080059c2 <_ZN3wyz5CUart9BlockReadEPhmm>:
void CUart::BlockRead(uint8_t* pDataBuf,uint32_t Size,uint32_t TimeOut)
{
 80059c2:	b580      	push	{r7, lr}
 80059c4:	b084      	sub	sp, #16
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	60f8      	str	r0, [r7, #12]
 80059ca:	60b9      	str	r1, [r7, #8]
 80059cc:	607a      	str	r2, [r7, #4]
 80059ce:	603b      	str	r3, [r7, #0]
	HAL_UART_Receive(this->m_Huart,pDataBuf,Size,TimeOut);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	6898      	ldr	r0, [r3, #8]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	b29a      	uxth	r2, r3
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	68b9      	ldr	r1, [r7, #8]
 80059dc:	f7fc fb16 	bl	800200c <HAL_UART_Receive>
}
 80059e0:	bf00      	nop
 80059e2:	3710      	adds	r7, #16
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}

080059e8 <_ZN3wyz5CUart10BlockwriteEPhmm>:

void CUart::Blockwrite(uint8_t* pDataBuf,uint32_t Size,uint32_t TimeOut)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b084      	sub	sp, #16
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	60b9      	str	r1, [r7, #8]
 80059f2:	607a      	str	r2, [r7, #4]
 80059f4:	603b      	str	r3, [r7, #0]
	HAL_UART_Transmit(this->m_Huart,pDataBuf,Size,TimeOut);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	6898      	ldr	r0, [r3, #8]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	b29a      	uxth	r2, r3
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	68b9      	ldr	r1, [r7, #8]
 8005a02:	f7fc fa6a 	bl	8001eda <HAL_UART_Transmit>
}
 8005a06:	bf00      	nop
 8005a08:	3710      	adds	r7, #16
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}

08005a0e <_ZN3wyz5CUart12NonBlockReadEPhmm>:

void CUart::NonBlockRead(uint8_t* pDataBuf,uint32_t Size,uint32_t TimeOut)
{
 8005a0e:	b580      	push	{r7, lr}
 8005a10:	b084      	sub	sp, #16
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	60f8      	str	r0, [r7, #12]
 8005a16:	60b9      	str	r1, [r7, #8]
 8005a18:	607a      	str	r2, [r7, #4]
 8005a1a:	603b      	str	r3, [r7, #0]
    if(m_UartMode == m_UsingDMAMode)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	7f1b      	ldrb	r3, [r3, #28]
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d108      	bne.n	8005a36 <_ZN3wyz5CUart12NonBlockReadEPhmm+0x28>
    {
    	HAL_UART_Receive_DMA(this->m_Huart,pDataBuf,Size);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	b292      	uxth	r2, r2
 8005a2c:	68b9      	ldr	r1, [r7, #8]
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f7fc fc96 	bl	8002360 <HAL_UART_Receive_DMA>
    	HAL_UART_Receive_IT(this->m_Huart,pDataBuf,Size);
    }else if(m_UartMode == m_UsingBlockMode)
    {
    	//
    }
}
 8005a34:	e00b      	b.n	8005a4e <_ZN3wyz5CUart12NonBlockReadEPhmm+0x40>
    else if(m_UartMode == m_UsingITMode)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	7f1b      	ldrb	r3, [r3, #28]
 8005a3a:	2b02      	cmp	r3, #2
 8005a3c:	d107      	bne.n	8005a4e <_ZN3wyz5CUart12NonBlockReadEPhmm+0x40>
    	HAL_UART_Receive_IT(this->m_Huart,pDataBuf,Size);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	b292      	uxth	r2, r2
 8005a46:	68b9      	ldr	r1, [r7, #8]
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f7fc fbc9 	bl	80021e0 <HAL_UART_Receive_IT>
}
 8005a4e:	bf00      	nop
 8005a50:	3710      	adds	r7, #16
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}

08005a56 <_ZN3wyz5CUart13NonBlockWriteEPhmm>:

void CUart::NonBlockWrite(uint8_t* pDataBuf,uint32_t Size,uint32_t TimeOut)
{
 8005a56:	b580      	push	{r7, lr}
 8005a58:	b084      	sub	sp, #16
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	60f8      	str	r0, [r7, #12]
 8005a5e:	60b9      	str	r1, [r7, #8]
 8005a60:	607a      	str	r2, [r7, #4]
 8005a62:	603b      	str	r3, [r7, #0]
	 if(m_UartMode == m_UsingDMAMode)
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	7f1b      	ldrb	r3, [r3, #28]
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d108      	bne.n	8005a7e <_ZN3wyz5CUart13NonBlockWriteEPhmm+0x28>
	 {
		 HAL_UART_Transmit_DMA(this->m_Huart,pDataBuf,Size);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	687a      	ldr	r2, [r7, #4]
 8005a72:	b292      	uxth	r2, r2
 8005a74:	68b9      	ldr	r1, [r7, #8]
 8005a76:	4618      	mov	r0, r3
 8005a78:	f7fc fc06 	bl	8002288 <HAL_UART_Transmit_DMA>
	 	 HAL_UART_Transmit_IT(this->m_Huart,pDataBuf,Size);
	 }else if(m_UartMode == m_UsingBlockMode)
	 {
	 	//
	 }
}
 8005a7c:	e00b      	b.n	8005a96 <_ZN3wyz5CUart13NonBlockWriteEPhmm+0x40>
	 else if(m_UartMode == m_UsingITMode)
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	7f1b      	ldrb	r3, [r3, #28]
 8005a82:	2b02      	cmp	r3, #2
 8005a84:	d107      	bne.n	8005a96 <_ZN3wyz5CUart13NonBlockWriteEPhmm+0x40>
	 	 HAL_UART_Transmit_IT(this->m_Huart,pDataBuf,Size);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	687a      	ldr	r2, [r7, #4]
 8005a8c:	b292      	uxth	r2, r2
 8005a8e:	68b9      	ldr	r1, [r7, #8]
 8005a90:	4618      	mov	r0, r3
 8005a92:	f7fc fb61 	bl	8002158 <HAL_UART_Transmit_IT>
}
 8005a96:	bf00      	nop
 8005a98:	3710      	adds	r7, #16
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}

08005a9e <_ZN3wyz5CUart6AttachEPNS_9CObserverE>:
/************************************************/
void CUart::Attach(CObserver* pObserver)
{
 8005a9e:	b580      	push	{r7, lr}
 8005aa0:	b082      	sub	sp, #8
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	6078      	str	r0, [r7, #4]
 8005aa6:	6039      	str	r1, [r7, #0]
	m_ObserverList.push_back(pObserver);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	3320      	adds	r3, #32
 8005aac:	463a      	mov	r2, r7
 8005aae:	4611      	mov	r1, r2
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f000 f894 	bl	8005bde <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE9push_backERKS3_>
	StartObserverMode();
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 f854 	bl	8005b64 <_ZN3wyz5CUart17StartObserverModeEv>
}
 8005abc:	bf00      	nop
 8005abe:	3708      	adds	r7, #8
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}

08005ac4 <_ZThn4_N3wyz5CUart6AttachEPNS_9CObserverE>:
	void BlockRead(uint8_t *pDataBuf,uint32_t Size,uint32_t TimeOut=200);
	void Blockwrite(uint8_t *pDataBuf,uint32_t Size,uint32_t TimeOut=200);
	void NonBlockRead(uint8_t *pDataBuf,uint32_t Size,uint32_t TimeOut=0);
	void NonBlockWrite(uint8_t *pDataBuf,uint32_t Size,uint32_t TimeOut=0);
	/*************CSubject*********************/
	void Attach(CObserver* pObserver);
 8005ac4:	f1a0 0004 	sub.w	r0, r0, #4
 8005ac8:	f7ff bfe9 	b.w	8005a9e <_ZN3wyz5CUart6AttachEPNS_9CObserverE>

08005acc <_ZN3wyz5CUart6DetachEPNS_9CObserverE>:

void CUart::Detach(CObserver* pObserver)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b082      	sub	sp, #8
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
	m_ObserverList.remove(pObserver);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	3320      	adds	r3, #32
 8005ada:	463a      	mov	r2, r7
 8005adc:	4611      	mov	r1, r2
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f000 f88f 	bl	8005c02 <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE6removeERKS3_>
}
 8005ae4:	bf00      	nop
 8005ae6:	3708      	adds	r7, #8
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}

08005aec <_ZThn4_N3wyz5CUart6DetachEPNS_9CObserverE>:
	void Detach(CObserver* pObserver);
 8005aec:	f1a0 0004 	sub.w	r0, r0, #4
 8005af0:	f7ff bfec 	b.w	8005acc <_ZN3wyz5CUart6DetachEPNS_9CObserverE>

08005af4 <_ZN3wyz5CUart6NotifyEv>:

void CUart::Notify()
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b084      	sub	sp, #16
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]

	list<CObserver*>::iterator item = m_ObserverList.begin();
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	3320      	adds	r3, #32
 8005b00:	4618      	mov	r0, r3
 8005b02:	f000 f8e3 	bl	8005ccc <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE5beginEv>
 8005b06:	4603      	mov	r3, r0
 8005b08:	60bb      	str	r3, [r7, #8]
	while(item != m_ObserverList.end())
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	3320      	adds	r3, #32
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f000 f8ed 	bl	8005cee <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE3endEv>
 8005b14:	4603      	mov	r3, r0
 8005b16:	60fb      	str	r3, [r7, #12]
 8005b18:	f107 020c 	add.w	r2, r7, #12
 8005b1c:	f107 0308 	add.w	r3, r7, #8
 8005b20:	4611      	mov	r1, r2
 8005b22:	4618      	mov	r0, r3
 8005b24:	f000 f8f3 	bl	8005d0e <_ZNKSt14_List_iteratorIPN3wyz9CObserverEEneERKS3_>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d012      	beq.n	8005b54 <_ZN3wyz5CUart6NotifyEv+0x60>
	{
		(*item)->Update(this);
 8005b2e:	f107 0308 	add.w	r3, r7, #8
 8005b32:	4618      	mov	r0, r3
 8005b34:	f000 f8fe 	bl	8005d34 <_ZNKSt14_List_iteratorIPN3wyz9CObserverEEdeEv>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	6812      	ldr	r2, [r2, #0]
 8005b40:	6879      	ldr	r1, [r7, #4]
 8005b42:	3104      	adds	r1, #4
 8005b44:	4618      	mov	r0, r3
 8005b46:	4790      	blx	r2
		++item;
 8005b48:	f107 0308 	add.w	r3, r7, #8
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f000 f8ff 	bl	8005d50 <_ZNSt14_List_iteratorIPN3wyz9CObserverEEppEv>
	while(item != m_ObserverList.end())
 8005b52:	e7da      	b.n	8005b0a <_ZN3wyz5CUart6NotifyEv+0x16>
	}
}
 8005b54:	bf00      	nop
 8005b56:	3710      	adds	r7, #16
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}

08005b5c <_ZThn4_N3wyz5CUart6NotifyEv>:
	void Notify();
 8005b5c:	f1a0 0004 	sub.w	r0, r0, #4
 8005b60:	f7ff bfc8 	b.w	8005af4 <_ZN3wyz5CUart6NotifyEv>

08005b64 <_ZN3wyz5CUart17StartObserverModeEv>:

void CUart::StartObserverMode()
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b082      	sub	sp, #8
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(this->m_Huart,m_pRxBuf,this->m_SizeOfRxBuf*2);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6898      	ldr	r0, [r3, #8]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6959      	ldr	r1, [r3, #20]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	68db      	ldr	r3, [r3, #12]
 8005b78:	b29b      	uxth	r3, r3
 8005b7a:	005b      	lsls	r3, r3, #1
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	461a      	mov	r2, r3
 8005b80:	f7fc fbee 	bl	8002360 <HAL_UART_Receive_DMA>
}
 8005b84:	bf00      	nop
 8005b86:	3708      	adds	r7, #8
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}

08005b8c <_ZN3wyz5CUart13HardInterruptEP20__UART_HandleTypeDefh>:
/*****************************************************/
void CUart::HardInterrupt(UART_HandleTypeDef * huart,uint8_t interruptMode)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b084      	sub	sp, #16
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	60b9      	str	r1, [r7, #8]
 8005b96:	4613      	mov	r3, r2
 8005b98:	71fb      	strb	r3, [r7, #7]
	this->m_InterruptMode = interruptMode;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	79fa      	ldrb	r2, [r7, #7]
 8005b9e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	if(huart->Instance == this->m_Huart->Instance) //
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	429a      	cmp	r2, r3
 8005bae:	d105      	bne.n	8005bbc <_ZN3wyz5CUart13HardInterruptEP20__UART_HandleTypeDefh+0x30>
	{
		this->Notify();
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	3320      	adds	r3, #32
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68f8      	ldr	r0, [r7, #12]
 8005bba:	4798      	blx	r3
	}else
	{
		//
	}
}
 8005bbc:	bf00      	nop
 8005bbe:	3710      	adds	r7, #16
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}

08005bc4 <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EEC1Ev>:
      list()
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b082      	sub	sp, #8
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	4618      	mov	r0, r3
 8005bd0:	f000 f8cd 	bl	8005d6e <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EEC1Ev>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3708      	adds	r7, #8
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}

08005bde <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE9push_backERKS3_>:
      push_back(const value_type& __x)
 8005bde:	b580      	push	{r7, lr}
 8005be0:	b082      	sub	sp, #8
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	6078      	str	r0, [r7, #4]
 8005be6:	6039      	str	r1, [r7, #0]
      { this->_M_insert(end(), __x); }
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 f880 	bl	8005cee <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE3endEv>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	683a      	ldr	r2, [r7, #0]
 8005bf2:	4619      	mov	r1, r3
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f000 f8d4 	bl	8005da2 <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE9_M_insertIJRKS3_EEEvSt14_List_iteratorIS3_EDpOT_>
 8005bfa:	bf00      	nop
 8005bfc:	3708      	adds	r7, #8
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}

08005c02 <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE6removeERKS3_>:
          insert(__last1, __first2, __last2);
      }

  template<typename _Tp, typename _Alloc>
    void
    list<_Tp, _Alloc>::
 8005c02:	b590      	push	{r4, r7, lr}
 8005c04:	b087      	sub	sp, #28
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
 8005c0a:	6039      	str	r1, [r7, #0]
    remove(const value_type& __value)
    {
      iterator __first = begin();
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f000 f85d 	bl	8005ccc <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE5beginEv>
 8005c12:	4603      	mov	r3, r0
 8005c14:	617b      	str	r3, [r7, #20]
      iterator __last = end();
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f000 f869 	bl	8005cee <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE3endEv>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	613b      	str	r3, [r7, #16]
      iterator __extra = __last;
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	60fb      	str	r3, [r7, #12]
      while (__first != __last)
 8005c24:	f107 0210 	add.w	r2, r7, #16
 8005c28:	f107 0314 	add.w	r3, r7, #20
 8005c2c:	4611      	mov	r1, r2
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f000 f86d 	bl	8005d0e <_ZNKSt14_List_iteratorIPN3wyz9CObserverEEneERKS3_>
 8005c34:	4603      	mov	r3, r0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d035      	beq.n	8005ca6 <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE6removeERKS3_+0xa4>
	{
	  iterator __next = __first;
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	60bb      	str	r3, [r7, #8]
	  ++__next;
 8005c3e:	f107 0308 	add.w	r3, r7, #8
 8005c42:	4618      	mov	r0, r3
 8005c44:	f000 f884 	bl	8005d50 <_ZNSt14_List_iteratorIPN3wyz9CObserverEEppEv>
	  if (*__first == __value)
 8005c48:	f107 0314 	add.w	r3, r7, #20
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f000 f871 	bl	8005d34 <_ZNKSt14_List_iteratorIPN3wyz9CObserverEEdeEv>
 8005c52:	4603      	mov	r3, r0
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	429a      	cmp	r2, r3
 8005c5c:	bf0c      	ite	eq
 8005c5e:	2301      	moveq	r3, #1
 8005c60:	2300      	movne	r3, #0
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d01b      	beq.n	8005ca0 <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE6removeERKS3_+0x9e>
	    {
	      // _GLIBCXX_RESOLVE_LIB_DEFECTS
	      // 526. Is it undefined if a function in the standard changes
	      // in parameters?
	      if (std::__addressof(*__first) != std::__addressof(__value))
 8005c68:	f107 0314 	add.w	r3, r7, #20
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f000 f861 	bl	8005d34 <_ZNKSt14_List_iteratorIPN3wyz9CObserverEEdeEv>
 8005c72:	4603      	mov	r3, r0
 8005c74:	4618      	mov	r0, r3
 8005c76:	f000 f8b2 	bl	8005dde <_ZSt11__addressofIPN3wyz9CObserverEEPT_RS3_>
 8005c7a:	4604      	mov	r4, r0
 8005c7c:	6838      	ldr	r0, [r7, #0]
 8005c7e:	f000 f8b8 	bl	8005df2 <_ZSt11__addressofIKPN3wyz9CObserverEEPT_RS4_>
 8005c82:	4603      	mov	r3, r0
 8005c84:	429c      	cmp	r4, r3
 8005c86:	bf14      	ite	ne
 8005c88:	2301      	movne	r3, #1
 8005c8a:	2300      	moveq	r3, #0
 8005c8c:	b2db      	uxtb	r3, r3
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d004      	beq.n	8005c9c <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE6removeERKS3_+0x9a>
		_M_erase(__first);
 8005c92:	6979      	ldr	r1, [r7, #20]
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f000 f8b6 	bl	8005e06 <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE8_M_eraseESt14_List_iteratorIS3_E>
 8005c9a:	e001      	b.n	8005ca0 <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE6removeERKS3_+0x9e>
	      else
		__extra = __first;
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	60fb      	str	r3, [r7, #12]
	    }
	  __first = __next;
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	617b      	str	r3, [r7, #20]
      while (__first != __last)
 8005ca4:	e7be      	b.n	8005c24 <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE6removeERKS3_+0x22>
	}
      if (__extra != __last)
 8005ca6:	f107 0210 	add.w	r2, r7, #16
 8005caa:	f107 030c 	add.w	r3, r7, #12
 8005cae:	4611      	mov	r1, r2
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	f000 f82c 	bl	8005d0e <_ZNKSt14_List_iteratorIPN3wyz9CObserverEEneERKS3_>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d003      	beq.n	8005cc4 <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE6removeERKS3_+0xc2>
	_M_erase(__extra);
 8005cbc:	68f9      	ldr	r1, [r7, #12]
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f000 f8a1 	bl	8005e06 <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE8_M_eraseESt14_List_iteratorIS3_E>
    }
 8005cc4:	bf00      	nop
 8005cc6:	371c      	adds	r7, #28
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd90      	pop	{r4, r7, pc}

08005ccc <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b084      	sub	sp, #16
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_node._M_next); }
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	f107 030c 	add.w	r3, r7, #12
 8005cdc:	4611      	mov	r1, r2
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f000 f8b7 	bl	8005e52 <_ZNSt14_List_iteratorIPN3wyz9CObserverEEC1EPNSt8__detail15_List_node_baseE>
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	3710      	adds	r7, #16
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}

08005cee <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8005cee:	b580      	push	{r7, lr}
 8005cf0:	b084      	sub	sp, #16
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
      { return iterator(&this->_M_impl._M_node); }
 8005cf6:	687a      	ldr	r2, [r7, #4]
 8005cf8:	f107 030c 	add.w	r3, r7, #12
 8005cfc:	4611      	mov	r1, r2
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f000 f8a7 	bl	8005e52 <_ZNSt14_List_iteratorIPN3wyz9CObserverEEC1EPNSt8__detail15_List_node_baseE>
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	4618      	mov	r0, r3
 8005d08:	3710      	adds	r7, #16
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}

08005d0e <_ZNKSt14_List_iteratorIPN3wyz9CObserverEEneERKS3_>:
      operator!=(const _Self& __x) const _GLIBCXX_NOEXCEPT
 8005d0e:	b480      	push	{r7}
 8005d10:	b083      	sub	sp, #12
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	6078      	str	r0, [r7, #4]
 8005d16:	6039      	str	r1, [r7, #0]
      { return _M_node != __x._M_node; }
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	bf14      	ite	ne
 8005d24:	2301      	movne	r3, #1
 8005d26:	2300      	moveq	r3, #0
 8005d28:	b2db      	uxtb	r3, r3
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	370c      	adds	r7, #12
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bc80      	pop	{r7}
 8005d32:	4770      	bx	lr

08005d34 <_ZNKSt14_List_iteratorIPN3wyz9CObserverEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b082      	sub	sp, #8
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Node*>(_M_node)->_M_valptr(); }
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4618      	mov	r0, r3
 8005d42:	f000 f894 	bl	8005e6e <_ZNSt10_List_nodeIPN3wyz9CObserverEE9_M_valptrEv>
 8005d46:	4603      	mov	r3, r0
 8005d48:	4618      	mov	r0, r3
 8005d4a:	3708      	adds	r7, #8
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}

08005d50 <_ZNSt14_List_iteratorIPN3wyz9CObserverEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 8005d50:	b480      	push	{r7}
 8005d52:	b083      	sub	sp, #12
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
	_M_node = _M_node->_M_next;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	681a      	ldr	r2, [r3, #0]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	601a      	str	r2, [r3, #0]
	return *this;
 8005d62:	687b      	ldr	r3, [r7, #4]
      }
 8005d64:	4618      	mov	r0, r3
 8005d66:	370c      	adds	r7, #12
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bc80      	pop	{r7}
 8005d6c:	4770      	bx	lr

08005d6e <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EEC1Ev>:
      _List_base()
 8005d6e:	b580      	push	{r7, lr}
 8005d70:	b082      	sub	sp, #8
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	6078      	str	r0, [r7, #4]
      : _M_impl()
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f000 f886 	bl	8005e8a <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EE10_List_implC1Ev>
      { _M_init(); }
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f000 f895 	bl	8005eae <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EE7_M_initEv>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	4618      	mov	r0, r3
 8005d88:	3708      	adds	r7, #8
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}

08005d8e <_ZSt7forwardIRKPN3wyz9CObserverEEOT_RNSt16remove_referenceIS5_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8005d8e:	b480      	push	{r7}
 8005d90:	b083      	sub	sp, #12
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	4618      	mov	r0, r3
 8005d9a:	370c      	adds	r7, #12
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bc80      	pop	{r7}
 8005da0:	4770      	bx	lr

08005da2 <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE9_M_insertIJRKS3_EEEvSt14_List_iteratorIS3_EDpOT_>:
       _M_insert(iterator __position, _Args&&... __args)
 8005da2:	b580      	push	{r7, lr}
 8005da4:	b086      	sub	sp, #24
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	60f8      	str	r0, [r7, #12]
 8005daa:	60b9      	str	r1, [r7, #8]
 8005dac:	607a      	str	r2, [r7, #4]
	 _Node* __tmp = _M_create_node(std::forward<_Args>(__args)...);
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f7ff ffed 	bl	8005d8e <_ZSt7forwardIRKPN3wyz9CObserverEEOT_RNSt16remove_referenceIS5_E4typeE>
 8005db4:	4603      	mov	r3, r0
 8005db6:	4619      	mov	r1, r3
 8005db8:	68f8      	ldr	r0, [r7, #12]
 8005dba:	f000 f8b0 	bl	8005f1e <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE14_M_create_nodeIJRKS3_EEEPSt10_List_nodeIS3_EDpOT_>
 8005dbe:	6178      	str	r0, [r7, #20]
	 __tmp->_M_hook(__position._M_node);
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	68ba      	ldr	r2, [r7, #8]
 8005dc4:	4611      	mov	r1, r2
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f001 f95d 	bl	8007086 <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>
	 this->_M_inc_size(1);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2101      	movs	r1, #1
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f000 f8d8 	bl	8005f86 <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EE11_M_inc_sizeEj>
       }
 8005dd6:	bf00      	nop
 8005dd8:	3718      	adds	r7, #24
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}

08005dde <_ZSt11__addressofIPN3wyz9CObserverEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8005dde:	b480      	push	{r7}
 8005de0:	b083      	sub	sp, #12
 8005de2:	af00      	add	r7, sp, #0
 8005de4:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	4618      	mov	r0, r3
 8005dea:	370c      	adds	r7, #12
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bc80      	pop	{r7}
 8005df0:	4770      	bx	lr

08005df2 <_ZSt11__addressofIKPN3wyz9CObserverEEPT_RS4_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8005df2:	b480      	push	{r7}
 8005df4:	b083      	sub	sp, #12
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	370c      	adds	r7, #12
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bc80      	pop	{r7}
 8005e04:	4770      	bx	lr

08005e06 <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE8_M_eraseESt14_List_iteratorIS3_E>:
#endif

      // Erases element at position given.
      void
      _M_erase(iterator __position) _GLIBCXX_NOEXCEPT
 8005e06:	b590      	push	{r4, r7, lr}
 8005e08:	b085      	sub	sp, #20
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	6078      	str	r0, [r7, #4]
 8005e0e:	6039      	str	r1, [r7, #0]
      {
	this->_M_dec_size(1);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2101      	movs	r1, #1
 8005e14:	4618      	mov	r0, r3
 8005e16:	f000 f8c8 	bl	8005faa <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EE11_M_dec_sizeEj>
	__position._M_node->_M_unhook();
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f001 f939 	bl	8007094 <_ZNSt8__detail15_List_node_base9_M_unhookEv>
	_Node* __n = static_cast<_Node*>(__position._M_node);
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	60fb      	str	r3, [r7, #12]
#if __cplusplus >= 201103L
	_Node_alloc_traits::destroy(_M_get_Node_allocator(), __n->_M_valptr());
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f000 f852 	bl	8005ed2 <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EE21_M_get_Node_allocatorEv>
 8005e2e:	4604      	mov	r4, r0
 8005e30:	68f8      	ldr	r0, [r7, #12]
 8005e32:	f000 f81c 	bl	8005e6e <_ZNSt10_List_nodeIPN3wyz9CObserverEE9_M_valptrEv>
 8005e36:	4603      	mov	r3, r0
 8005e38:	4619      	mov	r1, r3
 8005e3a:	4620      	mov	r0, r4
 8005e3c:	f000 f853 	bl	8005ee6 <_ZNSt16allocator_traitsISaISt10_List_nodeIPN3wyz9CObserverEEEE7destroyIS3_EEvRS5_PT_>
#else
	_Tp_alloc_type(_M_get_Node_allocator()).destroy(__n->_M_valptr());
#endif

	_M_put_node(__n);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	68f9      	ldr	r1, [r7, #12]
 8005e44:	4618      	mov	r0, r3
 8005e46:	f000 f85b 	bl	8005f00 <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EE11_M_put_nodeEPSt10_List_nodeIS3_E>
      }
 8005e4a:	bf00      	nop
 8005e4c:	3714      	adds	r7, #20
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd90      	pop	{r4, r7, pc}

08005e52 <_ZNSt14_List_iteratorIPN3wyz9CObserverEEC1EPNSt8__detail15_List_node_baseE>:
      _List_iterator(__detail::_List_node_base* __x) _GLIBCXX_NOEXCEPT
 8005e52:	b480      	push	{r7}
 8005e54:	b083      	sub	sp, #12
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	6078      	str	r0, [r7, #4]
 8005e5a:	6039      	str	r1, [r7, #0]
      : _M_node(__x) { }
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	683a      	ldr	r2, [r7, #0]
 8005e60:	601a      	str	r2, [r3, #0]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	4618      	mov	r0, r3
 8005e66:	370c      	adds	r7, #12
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bc80      	pop	{r7}
 8005e6c:	4770      	bx	lr

08005e6e <_ZNSt10_List_nodeIPN3wyz9CObserverEE9_M_valptrEv>:
      _Tp*       _M_valptr()       { return _M_storage._M_ptr(); }
 8005e6e:	b580      	push	{r7, lr}
 8005e70:	b082      	sub	sp, #8
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	6078      	str	r0, [r7, #4]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	3308      	adds	r3, #8
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f000 f8a7 	bl	8005fce <_ZN9__gnu_cxx16__aligned_membufIPN3wyz9CObserverEE6_M_ptrEv>
 8005e80:	4603      	mov	r3, r0
 8005e82:	4618      	mov	r0, r3
 8005e84:	3708      	adds	r7, #8
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}

08005e8a <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EE10_List_implC1Ev>:
	_List_impl() _GLIBCXX_NOEXCEPT
 8005e8a:	b580      	push	{r7, lr}
 8005e8c:	b082      	sub	sp, #8
 8005e8e:	af00      	add	r7, sp, #0
 8005e90:	6078      	str	r0, [r7, #4]
	: _Node_alloc_type(), _M_node()
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f000 f8a7 	bl	8005fe6 <_ZNSaISt10_List_nodeIPN3wyz9CObserverEEEC1Ev>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	6013      	str	r3, [r2, #0]
 8005ea0:	6053      	str	r3, [r2, #4]
 8005ea2:	6093      	str	r3, [r2, #8]
	{ }
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3708      	adds	r7, #8
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}

08005eae <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EE7_M_initEv>:
      _M_init() _GLIBCXX_NOEXCEPT
 8005eae:	b580      	push	{r7, lr}
 8005eb0:	b082      	sub	sp, #8
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	6078      	str	r0, [r7, #4]
	this->_M_impl._M_node._M_next = &this->_M_impl._M_node;
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	601a      	str	r2, [r3, #0]
	this->_M_impl._M_node._M_prev = &this->_M_impl._M_node;
 8005ebc:	687a      	ldr	r2, [r7, #4]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	605a      	str	r2, [r3, #4]
	_M_set_size(0);
 8005ec2:	2100      	movs	r1, #0
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f000 f89a 	bl	8005ffe <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EE11_M_set_sizeEj>
      }
 8005eca:	bf00      	nop
 8005ecc:	3708      	adds	r7, #8
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}

08005ed2 <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EE21_M_get_Node_allocatorEv>:
      _M_get_Node_allocator() _GLIBCXX_NOEXCEPT
 8005ed2:	b480      	push	{r7}
 8005ed4:	b083      	sub	sp, #12
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
      { return _M_impl; }
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4618      	mov	r0, r3
 8005ede:	370c      	adds	r7, #12
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bc80      	pop	{r7}
 8005ee4:	4770      	bx	lr

08005ee6 <_ZNSt16allocator_traitsISaISt10_List_nodeIPN3wyz9CObserverEEEE7destroyIS3_EEvRS5_PT_>:
       *
       *  Calls @c __a.destroy(__p).
      */
      template<typename _Up>
	static void
	destroy(allocator_type& __a, _Up* __p)
 8005ee6:	b580      	push	{r7, lr}
 8005ee8:	b082      	sub	sp, #8
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
 8005eee:	6039      	str	r1, [r7, #0]
	{ __a.destroy(__p); }
 8005ef0:	6839      	ldr	r1, [r7, #0]
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f000 f893 	bl	800601e <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIPN3wyz9CObserverEEE7destroyIS4_EEvPT_>
 8005ef8:	bf00      	nop
 8005efa:	3708      	adds	r7, #8
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}

08005f00 <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EE11_M_put_nodeEPSt10_List_nodeIS3_E>:
      _M_put_node(typename _Node_alloc_traits::pointer __p) _GLIBCXX_NOEXCEPT
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b082      	sub	sp, #8
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	6039      	str	r1, [r7, #0]
      { _Node_alloc_traits::deallocate(_M_impl, __p, 1); }
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	6839      	ldr	r1, [r7, #0]
 8005f10:	4618      	mov	r0, r3
 8005f12:	f000 f88e 	bl	8006032 <_ZNSt16allocator_traitsISaISt10_List_nodeIPN3wyz9CObserverEEEE10deallocateERS5_PS4_j>
 8005f16:	bf00      	nop
 8005f18:	3708      	adds	r7, #8
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}

08005f1e <_ZNSt7__cxx114listIPN3wyz9CObserverESaIS3_EE14_M_create_nodeIJRKS3_EEEPSt10_List_nodeIS3_EDpOT_>:
	_M_create_node(_Args&&... __args)
 8005f1e:	b590      	push	{r4, r7, lr}
 8005f20:	b087      	sub	sp, #28
 8005f22:	af00      	add	r7, sp, #0
 8005f24:	6078      	str	r0, [r7, #4]
 8005f26:	6039      	str	r1, [r7, #0]
	  auto __p = this->_M_get_node();
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f000 f890 	bl	8006050 <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EE11_M_get_nodeEv>
 8005f30:	6178      	str	r0, [r7, #20]
	  auto& __alloc = _M_get_Node_allocator();
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4618      	mov	r0, r3
 8005f36:	f7ff ffcc 	bl	8005ed2 <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EE21_M_get_Node_allocatorEv>
 8005f3a:	6138      	str	r0, [r7, #16]
	  __allocated_ptr<_Node_alloc_type> __guard{__alloc, __p};
 8005f3c:	f107 0308 	add.w	r3, r7, #8
 8005f40:	697a      	ldr	r2, [r7, #20]
 8005f42:	6939      	ldr	r1, [r7, #16]
 8005f44:	4618      	mov	r0, r3
 8005f46:	f000 f891 	bl	800606c <_ZNSt15__allocated_ptrISaISt10_List_nodeIPN3wyz9CObserverEEEEC1ERS5_PS4_>
	  _Node_alloc_traits::construct(__alloc, __p->_M_valptr(),
 8005f4a:	6978      	ldr	r0, [r7, #20]
 8005f4c:	f7ff ff8f 	bl	8005e6e <_ZNSt10_List_nodeIPN3wyz9CObserverEE9_M_valptrEv>
 8005f50:	4604      	mov	r4, r0
 8005f52:	6838      	ldr	r0, [r7, #0]
 8005f54:	f7ff ff1b 	bl	8005d8e <_ZSt7forwardIRKPN3wyz9CObserverEEOT_RNSt16remove_referenceIS5_E4typeE>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	461a      	mov	r2, r3
 8005f5c:	4621      	mov	r1, r4
 8005f5e:	6938      	ldr	r0, [r7, #16]
 8005f60:	f000 f8ad 	bl	80060be <_ZNSt16allocator_traitsISaISt10_List_nodeIPN3wyz9CObserverEEEE9constructIS3_JRKS3_EEEvRS5_PT_DpOT0_>
	  __guard = nullptr;
 8005f64:	f107 0308 	add.w	r3, r7, #8
 8005f68:	2100      	movs	r1, #0
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f000 f8ba 	bl	80060e4 <_ZNSt15__allocated_ptrISaISt10_List_nodeIPN3wyz9CObserverEEEEaSEDn>
	  return __p;
 8005f70:	697c      	ldr	r4, [r7, #20]
	  __allocated_ptr<_Node_alloc_type> __guard{__alloc, __p};
 8005f72:	f107 0308 	add.w	r3, r7, #8
 8005f76:	4618      	mov	r0, r3
 8005f78:	f000 f88c 	bl	8006094 <_ZNSt15__allocated_ptrISaISt10_List_nodeIPN3wyz9CObserverEEEED1Ev>
	  return __p;
 8005f7c:	4623      	mov	r3, r4
	}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	371c      	adds	r7, #28
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd90      	pop	{r4, r7, pc}

08005f86 <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EE11_M_inc_sizeEj>:
      void _M_inc_size(size_t __n) { *_M_impl._M_node._M_valptr() += __n; }
 8005f86:	b580      	push	{r7, lr}
 8005f88:	b082      	sub	sp, #8
 8005f8a:	af00      	add	r7, sp, #0
 8005f8c:	6078      	str	r0, [r7, #4]
 8005f8e:	6039      	str	r1, [r7, #0]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	4618      	mov	r0, r3
 8005f94:	f7ff fba5 	bl	80056e2 <_ZNSt10_List_nodeIjE9_M_valptrEv>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	6819      	ldr	r1, [r3, #0]
 8005f9c:	683a      	ldr	r2, [r7, #0]
 8005f9e:	440a      	add	r2, r1
 8005fa0:	601a      	str	r2, [r3, #0]
 8005fa2:	bf00      	nop
 8005fa4:	3708      	adds	r7, #8
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd80      	pop	{r7, pc}

08005faa <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EE11_M_dec_sizeEj>:
      void _M_dec_size(size_t __n) { *_M_impl._M_node._M_valptr() -= __n; }
 8005faa:	b580      	push	{r7, lr}
 8005fac:	b082      	sub	sp, #8
 8005fae:	af00      	add	r7, sp, #0
 8005fb0:	6078      	str	r0, [r7, #4]
 8005fb2:	6039      	str	r1, [r7, #0]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f7ff fb93 	bl	80056e2 <_ZNSt10_List_nodeIjE9_M_valptrEv>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	6819      	ldr	r1, [r3, #0]
 8005fc0:	683a      	ldr	r2, [r7, #0]
 8005fc2:	1a8a      	subs	r2, r1, r2
 8005fc4:	601a      	str	r2, [r3, #0]
 8005fc6:	bf00      	nop
 8005fc8:	3708      	adds	r7, #8
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}

08005fce <_ZN9__gnu_cxx16__aligned_membufIPN3wyz9CObserverEE6_M_ptrEv>:
      _M_ptr() noexcept
 8005fce:	b580      	push	{r7, lr}
 8005fd0:	b082      	sub	sp, #8
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	6078      	str	r0, [r7, #4]
      { return static_cast<_Tp*>(_M_addr()); }
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f000 f892 	bl	8006100 <_ZN9__gnu_cxx16__aligned_membufIPN3wyz9CObserverEE7_M_addrEv>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	4618      	mov	r0, r3
 8005fe0:	3708      	adds	r7, #8
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}

08005fe6 <_ZNSaISt10_List_nodeIPN3wyz9CObserverEEEC1Ev>:
 8005fe6:	b580      	push	{r7, lr}
 8005fe8:	b082      	sub	sp, #8
 8005fea:	af00      	add	r7, sp, #0
 8005fec:	6078      	str	r0, [r7, #4]
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f000 f890 	bl	8006114 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIPN3wyz9CObserverEEEC1Ev>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	3708      	adds	r7, #8
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}

08005ffe <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EE11_M_set_sizeEj>:
      void _M_set_size(size_t __n) { *_M_impl._M_node._M_valptr() = __n; }
 8005ffe:	b580      	push	{r7, lr}
 8006000:	b082      	sub	sp, #8
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
 8006006:	6039      	str	r1, [r7, #0]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	4618      	mov	r0, r3
 800600c:	f7ff fb69 	bl	80056e2 <_ZNSt10_List_nodeIjE9_M_valptrEv>
 8006010:	4602      	mov	r2, r0
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	6013      	str	r3, [r2, #0]
 8006016:	bf00      	nop
 8006018:	3708      	adds	r7, #8
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}

0800601e <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIPN3wyz9CObserverEEE7destroyIS4_EEvPT_>:

      template<typename _Up>
	void
	destroy(_Up* __p) { __p->~_Up(); }
 800601e:	b480      	push	{r7}
 8006020:	b083      	sub	sp, #12
 8006022:	af00      	add	r7, sp, #0
 8006024:	6078      	str	r0, [r7, #4]
 8006026:	6039      	str	r1, [r7, #0]
 8006028:	bf00      	nop
 800602a:	370c      	adds	r7, #12
 800602c:	46bd      	mov	sp, r7
 800602e:	bc80      	pop	{r7}
 8006030:	4770      	bx	lr

08006032 <_ZNSt16allocator_traitsISaISt10_List_nodeIPN3wyz9CObserverEEEE10deallocateERS5_PS4_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8006032:	b580      	push	{r7, lr}
 8006034:	b084      	sub	sp, #16
 8006036:	af00      	add	r7, sp, #0
 8006038:	60f8      	str	r0, [r7, #12]
 800603a:	60b9      	str	r1, [r7, #8]
 800603c:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 800603e:	687a      	ldr	r2, [r7, #4]
 8006040:	68b9      	ldr	r1, [r7, #8]
 8006042:	68f8      	ldr	r0, [r7, #12]
 8006044:	f000 f870 	bl	8006128 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIPN3wyz9CObserverEEE10deallocateEPS5_j>
 8006048:	bf00      	nop
 800604a:	3710      	adds	r7, #16
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}

08006050 <_ZNSt7__cxx1110_List_baseIPN3wyz9CObserverESaIS3_EE11_M_get_nodeEv>:
      _M_get_node()
 8006050:	b580      	push	{r7, lr}
 8006052:	b082      	sub	sp, #8
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
      { return _Node_alloc_traits::allocate(_M_impl, 1); }
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2101      	movs	r1, #1
 800605c:	4618      	mov	r0, r3
 800605e:	f000 f870 	bl	8006142 <_ZNSt16allocator_traitsISaISt10_List_nodeIPN3wyz9CObserverEEEE8allocateERS5_j>
 8006062:	4603      	mov	r3, r0
 8006064:	4618      	mov	r0, r3
 8006066:	3708      	adds	r7, #8
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <_ZNSt15__allocated_ptrISaISt10_List_nodeIPN3wyz9CObserverEEEEC1ERS5_PS4_>:
      __allocated_ptr(_Alloc& __a, pointer __ptr) noexcept
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	60b9      	str	r1, [r7, #8]
 8006076:	607a      	str	r2, [r7, #4]
      : _M_alloc(std::__addressof(__a)), _M_ptr(__ptr)
 8006078:	68b8      	ldr	r0, [r7, #8]
 800607a:	f000 f871 	bl	8006160 <_ZSt11__addressofISaISt10_List_nodeIPN3wyz9CObserverEEEEPT_RS6_>
 800607e:	4602      	mov	r2, r0
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	601a      	str	r2, [r3, #0]
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	687a      	ldr	r2, [r7, #4]
 8006088:	605a      	str	r2, [r3, #4]
      { }
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	4618      	mov	r0, r3
 800608e:	3710      	adds	r7, #16
 8006090:	46bd      	mov	sp, r7
 8006092:	bd80      	pop	{r7, pc}

08006094 <_ZNSt15__allocated_ptrISaISt10_List_nodeIPN3wyz9CObserverEEEED1Ev>:
      ~__allocated_ptr()
 8006094:	b580      	push	{r7, lr}
 8006096:	b082      	sub	sp, #8
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
	if (_M_ptr != nullptr)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d007      	beq.n	80060b4 <_ZNSt15__allocated_ptrISaISt10_List_nodeIPN3wyz9CObserverEEEED1Ev+0x20>
	  std::allocator_traits<_Alloc>::deallocate(*_M_alloc, _M_ptr, 1);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6818      	ldr	r0, [r3, #0]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	2201      	movs	r2, #1
 80060ae:	4619      	mov	r1, r3
 80060b0:	f7ff ffbf 	bl	8006032 <_ZNSt16allocator_traitsISaISt10_List_nodeIPN3wyz9CObserverEEEE10deallocateERS5_PS4_j>
      }
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	4618      	mov	r0, r3
 80060b8:	3708      	adds	r7, #8
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd80      	pop	{r7, pc}

080060be <_ZNSt16allocator_traitsISaISt10_List_nodeIPN3wyz9CObserverEEEE9constructIS3_JRKS3_EEEvRS5_PT_DpOT0_>:
	construct(allocator_type& __a, _Up* __p, _Args&&... __args)
 80060be:	b580      	push	{r7, lr}
 80060c0:	b084      	sub	sp, #16
 80060c2:	af00      	add	r7, sp, #0
 80060c4:	60f8      	str	r0, [r7, #12]
 80060c6:	60b9      	str	r1, [r7, #8]
 80060c8:	607a      	str	r2, [r7, #4]
	{ __a.construct(__p, std::forward<_Args>(__args)...); }
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f7ff fe5f 	bl	8005d8e <_ZSt7forwardIRKPN3wyz9CObserverEEOT_RNSt16remove_referenceIS5_E4typeE>
 80060d0:	4603      	mov	r3, r0
 80060d2:	461a      	mov	r2, r3
 80060d4:	68b9      	ldr	r1, [r7, #8]
 80060d6:	68f8      	ldr	r0, [r7, #12]
 80060d8:	f000 f84c 	bl	8006174 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIPN3wyz9CObserverEEE9constructIS4_JRKS4_EEEvPT_DpOT0_>
 80060dc:	bf00      	nop
 80060de:	3710      	adds	r7, #16
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}

080060e4 <_ZNSt15__allocated_ptrISaISt10_List_nodeIPN3wyz9CObserverEEEEaSEDn>:
      operator=(std::nullptr_t) noexcept
 80060e4:	b480      	push	{r7}
 80060e6:	b083      	sub	sp, #12
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
 80060ec:	6039      	str	r1, [r7, #0]
	_M_ptr = nullptr;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2200      	movs	r2, #0
 80060f2:	605a      	str	r2, [r3, #4]
	return *this;
 80060f4:	687b      	ldr	r3, [r7, #4]
      }
 80060f6:	4618      	mov	r0, r3
 80060f8:	370c      	adds	r7, #12
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bc80      	pop	{r7}
 80060fe:	4770      	bx	lr

08006100 <_ZN9__gnu_cxx16__aligned_membufIPN3wyz9CObserverEE7_M_addrEv>:
      _M_addr() noexcept
 8006100:	b480      	push	{r7}
 8006102:	b083      	sub	sp, #12
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
      { return static_cast<void*>(&_M_storage); }
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	4618      	mov	r0, r3
 800610c:	370c      	adds	r7, #12
 800610e:	46bd      	mov	sp, r7
 8006110:	bc80      	pop	{r7}
 8006112:	4770      	bx	lr

08006114 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIPN3wyz9CObserverEEEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8006114:	b480      	push	{r7}
 8006116:	b083      	sub	sp, #12
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	4618      	mov	r0, r3
 8006120:	370c      	adds	r7, #12
 8006122:	46bd      	mov	sp, r7
 8006124:	bc80      	pop	{r7}
 8006126:	4770      	bx	lr

08006128 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIPN3wyz9CObserverEEE10deallocateEPS5_j>:
      deallocate(pointer __p, size_type)
 8006128:	b580      	push	{r7, lr}
 800612a:	b084      	sub	sp, #16
 800612c:	af00      	add	r7, sp, #0
 800612e:	60f8      	str	r0, [r7, #12]
 8006130:	60b9      	str	r1, [r7, #8]
 8006132:	607a      	str	r2, [r7, #4]
	::operator delete(__p);
 8006134:	68b8      	ldr	r0, [r7, #8]
 8006136:	f000 ff91 	bl	800705c <_ZdlPv>
      }
 800613a:	bf00      	nop
 800613c:	3710      	adds	r7, #16
 800613e:	46bd      	mov	sp, r7
 8006140:	bd80      	pop	{r7, pc}

08006142 <_ZNSt16allocator_traitsISaISt10_List_nodeIPN3wyz9CObserverEEEE8allocateERS5_j>:
      allocate(allocator_type& __a, size_type __n)
 8006142:	b580      	push	{r7, lr}
 8006144:	b082      	sub	sp, #8
 8006146:	af00      	add	r7, sp, #0
 8006148:	6078      	str	r0, [r7, #4]
 800614a:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 800614c:	2200      	movs	r2, #0
 800614e:	6839      	ldr	r1, [r7, #0]
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	f000 f827 	bl	80061a4 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIPN3wyz9CObserverEEE8allocateEjPKv>
 8006156:	4603      	mov	r3, r0
 8006158:	4618      	mov	r0, r3
 800615a:	3708      	adds	r7, #8
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}

08006160 <_ZSt11__addressofISaISt10_List_nodeIPN3wyz9CObserverEEEEPT_RS6_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8006160:	b480      	push	{r7}
 8006162:	b083      	sub	sp, #12
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	4618      	mov	r0, r3
 800616c:	370c      	adds	r7, #12
 800616e:	46bd      	mov	sp, r7
 8006170:	bc80      	pop	{r7}
 8006172:	4770      	bx	lr

08006174 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIPN3wyz9CObserverEEE9constructIS4_JRKS4_EEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 8006174:	b590      	push	{r4, r7, lr}
 8006176:	b085      	sub	sp, #20
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f7ff fe04 	bl	8005d8e <_ZSt7forwardIRKPN3wyz9CObserverEEOT_RNSt16remove_referenceIS5_E4typeE>
 8006186:	4603      	mov	r3, r0
 8006188:	681c      	ldr	r4, [r3, #0]
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	4619      	mov	r1, r3
 800618e:	2004      	movs	r0, #4
 8006190:	f7ff f860 	bl	8005254 <_ZnwjPv>
 8006194:	4603      	mov	r3, r0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d000      	beq.n	800619c <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIPN3wyz9CObserverEEE9constructIS4_JRKS4_EEEvPT_DpOT0_+0x28>
 800619a:	601c      	str	r4, [r3, #0]
 800619c:	bf00      	nop
 800619e:	3714      	adds	r7, #20
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd90      	pop	{r4, r7, pc}

080061a4 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIPN3wyz9CObserverEEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b084      	sub	sp, #16
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	60f8      	str	r0, [r7, #12]
 80061ac:	60b9      	str	r1, [r7, #8]
 80061ae:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 80061b0:	68f8      	ldr	r0, [r7, #12]
 80061b2:	f000 f819 	bl	80061e8 <_ZNK9__gnu_cxx13new_allocatorISt10_List_nodeIPN3wyz9CObserverEEE8max_sizeEv>
 80061b6:	4602      	mov	r2, r0
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	4293      	cmp	r3, r2
 80061bc:	bf8c      	ite	hi
 80061be:	2301      	movhi	r3, #1
 80061c0:	2300      	movls	r3, #0
 80061c2:	b2db      	uxtb	r3, r3
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d001      	beq.n	80061cc <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIPN3wyz9CObserverEEE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 80061c8:	f000 ff69 	bl	800709e <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80061cc:	68ba      	ldr	r2, [r7, #8]
 80061ce:	4613      	mov	r3, r2
 80061d0:	005b      	lsls	r3, r3, #1
 80061d2:	4413      	add	r3, r2
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	4618      	mov	r0, r3
 80061d8:	f000 ff26 	bl	8007028 <_Znwj>
 80061dc:	4603      	mov	r3, r0
      }
 80061de:	4618      	mov	r0, r3
 80061e0:	3710      	adds	r7, #16
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}
	...

080061e8 <_ZNK9__gnu_cxx13new_allocatorISt10_List_nodeIPN3wyz9CObserverEEE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 80061e8:	b480      	push	{r7}
 80061ea:	b083      	sub	sp, #12
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
      { return size_t(-1) / sizeof(_Tp); }
 80061f0:	4b02      	ldr	r3, [pc, #8]	; (80061fc <_ZNK9__gnu_cxx13new_allocatorISt10_List_nodeIPN3wyz9CObserverEEE8max_sizeEv+0x14>)
 80061f2:	4618      	mov	r0, r3
 80061f4:	370c      	adds	r7, #12
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bc80      	pop	{r7}
 80061fa:	4770      	bx	lr
 80061fc:	15555555 	.word	0x15555555

08006200 <_ZN3wyz11CTimerMeter20HardInterruptOfTimerEP17TIM_HandleTypeDef>:
		counter = (double)i;
		this->m_Timer = NULL;
		this->m_FlagOfRun = false;
		return this->m_NumberOfMs + (counter/1000.0);
	}
	void HardInterruptOfTimer(TIM_HandleTypeDef * timer)
 8006200:	b590      	push	{r4, r7, lr}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
 8006208:	6039      	str	r1, [r7, #0]
	{
		if(this->m_FlagOfRun == true)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	7c1b      	ldrb	r3, [r3, #16]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d017      	beq.n	8006242 <_ZN3wyz11CTimerMeter20HardInterruptOfTimerEP17TIM_HandleTypeDef+0x42>
		{
			if(this->m_Timer != NULL and this->m_Timer->Instance == timer->Instance)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d013      	beq.n	8006242 <_ZN3wyz11CTimerMeter20HardInterruptOfTimerEP17TIM_HandleTypeDef+0x42>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	429a      	cmp	r2, r3
 8006226:	d10c      	bne.n	8006242 <_ZN3wyz11CTimerMeter20HardInterruptOfTimerEP17TIM_HandleTypeDef+0x42>
				{
					this->m_NumberOfMs ++ ;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800622e:	f04f 0200 	mov.w	r2, #0
 8006232:	4b06      	ldr	r3, [pc, #24]	; (800624c <_ZN3wyz11CTimerMeter20HardInterruptOfTimerEP17TIM_HandleTypeDef+0x4c>)
 8006234:	f7f9 ff9a 	bl	800016c <__adddf3>
 8006238:	4603      	mov	r3, r0
 800623a:	460c      	mov	r4, r1
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	e9c2 3402 	strd	r3, r4, [r2, #8]
				}
		}
	}
 8006242:	bf00      	nop
 8006244:	370c      	adds	r7, #12
 8006246:	46bd      	mov	sp, r7
 8006248:	bd90      	pop	{r4, r7, pc}
 800624a:	bf00      	nop
 800624c:	3ff00000 	.word	0x3ff00000

08006250 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006252:	b09b      	sub	sp, #108	; 0x6c
 8006254:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006256:	f7fa f93f 	bl	80004d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800625a:	f000 f885 	bl	8006368 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800625e:	f000 f9b1 	bl	80065c4 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8006262:	f000 f989 	bl	8006578 <_ZL11MX_DMA_Initv>
  MX_USART1_UART_Init();
 8006266:	f000 f92b 	bl	80064c0 <_ZL19MX_USART1_UART_Initv>
  MX_USART2_UART_Init();
 800626a:	f000 f957 	bl	800651c <_ZL19MX_USART2_UART_Initv>
  MX_TIM4_Init();
 800626e:	f000 f8cb 	bl	8006408 <_ZL12MX_TIM4_Initv>
  /* USER CODE BEGIN 2 */
/********************************************************************************
 * ***************************************************************************////
  new int[5];
 8006272:	2014      	movs	r0, #20
 8006274:	f000 fed4 	bl	8007020 <_Znaj>
  HAL_TIM_Base_Start_IT(&htim4);
 8006278:	4835      	ldr	r0, [pc, #212]	; (8006350 <main+0x100>)
 800627a:	f7fb fa8c 	bl	8001796 <HAL_TIM_Base_Start_IT>
  CObserver *pGpsModule = new CGPSModule(new CAnalysisOfFrame(100,"$GNRMC","\r\n"));
 800627e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006282:	4618      	mov	r0, r3
 8006284:	f000 fefd 	bl	8007082 <_ZNSaIcEC1Ev>
 8006288:	f107 0244 	add.w	r2, r7, #68	; 0x44
 800628c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006290:	4930      	ldr	r1, [pc, #192]	; (8006354 <main+0x104>)
 8006292:	4618      	mov	r0, r3
 8006294:	f001 f9e2 	bl	800765c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8006298:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 800629c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80062a0:	4618      	mov	r0, r3
 80062a2:	f000 feee 	bl	8007082 <_ZNSaIcEC1Ev>
 80062a6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80062aa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80062ae:	492a      	ldr	r1, [pc, #168]	; (8006358 <main+0x108>)
 80062b0:	4618      	mov	r0, r3
 80062b2:	f001 f9d3 	bl	800765c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80062b6:	f107 0548 	add.w	r5, r7, #72	; 0x48
 80062ba:	2068      	movs	r0, #104	; 0x68
 80062bc:	f000 feb4 	bl	8007028 <_Znwj>
 80062c0:	4603      	mov	r3, r0
 80062c2:	461e      	mov	r6, r3
 80062c4:	462b      	mov	r3, r5
 80062c6:	4622      	mov	r2, r4
 80062c8:	2164      	movs	r1, #100	; 0x64
 80062ca:	4630      	mov	r0, r6
 80062cc:	f7fe fe8e 	bl	8004fec <_ZN3wyz16CAnalysisOfFrameC1EmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_>
 80062d0:	4635      	mov	r5, r6
 80062d2:	2080      	movs	r0, #128	; 0x80
 80062d4:	f000 fea8 	bl	8007028 <_Znwj>
 80062d8:	4603      	mov	r3, r0
 80062da:	461c      	mov	r4, r3
 80062dc:	4629      	mov	r1, r5
 80062de:	4620      	mov	r0, r4
 80062e0:	f7fe ffea 	bl	80052b8 <_ZN3wyz10CGPSModuleC1EPNS_9CStrategyE>
 80062e4:	667c      	str	r4, [r7, #100]	; 0x64
 80062e6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80062ea:	4618      	mov	r0, r3
 80062ec:	f000 ffe1 	bl	80072b2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80062f0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80062f4:	4618      	mov	r0, r3
 80062f6:	f000 fec5 	bl	8007084 <_ZNSaIcED1Ev>
 80062fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80062fe:	4618      	mov	r0, r3
 8006300:	f000 ffd7 	bl	80072b2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8006304:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006308:	4618      	mov	r0, r3
 800630a:	f000 febb 	bl	8007084 <_ZNSaIcED1Ev>
  pUart1->Attach(pGpsModule);  //
 800630e:	4b13      	ldr	r3, [pc, #76]	; (800635c <main+0x10c>)
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	4b12      	ldr	r3, [pc, #72]	; (800635c <main+0x10c>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800631c:	4610      	mov	r0, r2
 800631e:	4798      	blx	r3
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8006320:	4b0f      	ldr	r3, [pc, #60]	; (8006360 <main+0x110>)
 8006322:	f107 0418 	add.w	r4, r7, #24
 8006326:	461d      	mov	r5, r3
 8006328:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800632a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800632c:	682b      	ldr	r3, [r5, #0]
 800632e:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8006330:	f107 0318 	add.w	r3, r7, #24
 8006334:	2100      	movs	r1, #0
 8006336:	4618      	mov	r0, r3
 8006338:	f7fc fce2 	bl	8002d00 <osThreadCreate>
 800633c:	4602      	mov	r2, r0
 800633e:	4b09      	ldr	r3, [pc, #36]	; (8006364 <main+0x114>)
 8006340:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8006342:	f7fc fcd6 	bl	8002cf2 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  string s;
 8006346:	463b      	mov	r3, r7
 8006348:	4618      	mov	r0, r3
 800634a:	f000 ffab 	bl	80072a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  while (1)
 800634e:	e7fe      	b.n	800634e <main+0xfe>
 8006350:	20000de8 	.word	0x20000de8
 8006354:	08007b50 	.word	0x08007b50
 8006358:	08007b58 	.word	0x08007b58
 800635c:	20000f38 	.word	0x20000f38
 8006360:	08007b68 	.word	0x08007b68
 8006364:	20000f30 	.word	0x20000f30

08006368 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b090      	sub	sp, #64	; 0x40
 800636c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800636e:	f107 0318 	add.w	r3, r7, #24
 8006372:	2228      	movs	r2, #40	; 0x28
 8006374:	2100      	movs	r1, #0
 8006376:	4618      	mov	r0, r3
 8006378:	f001 fac9 	bl	800790e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800637c:	1d3b      	adds	r3, r7, #4
 800637e:	2200      	movs	r2, #0
 8006380:	601a      	str	r2, [r3, #0]
 8006382:	605a      	str	r2, [r3, #4]
 8006384:	609a      	str	r2, [r3, #8]
 8006386:	60da      	str	r2, [r3, #12]
 8006388:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800638a:	2301      	movs	r3, #1
 800638c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800638e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006392:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8006394:	2300      	movs	r3, #0
 8006396:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006398:	2301      	movs	r3, #1
 800639a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800639c:	2302      	movs	r3, #2
 800639e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80063a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80063a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80063a6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80063aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80063ac:	f107 0318 	add.w	r3, r7, #24
 80063b0:	4618      	mov	r0, r3
 80063b2:	f7fa fd79 	bl	8000ea8 <HAL_RCC_OscConfig>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	bf14      	ite	ne
 80063bc:	2301      	movne	r3, #1
 80063be:	2300      	moveq	r3, #0
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d001      	beq.n	80063ca <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 80063c6:	f000 f9f1 	bl	80067ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80063ca:	230f      	movs	r3, #15
 80063cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80063ce:	2302      	movs	r3, #2
 80063d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80063d2:	2300      	movs	r3, #0
 80063d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80063d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80063da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80063dc:	2300      	movs	r3, #0
 80063de:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80063e0:	1d3b      	adds	r3, r7, #4
 80063e2:	2102      	movs	r1, #2
 80063e4:	4618      	mov	r0, r3
 80063e6:	f7fa ffdf 	bl	80013a8 <HAL_RCC_ClockConfig>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	bf14      	ite	ne
 80063f0:	2301      	movne	r3, #1
 80063f2:	2300      	moveq	r3, #0
 80063f4:	b2db      	uxtb	r3, r3
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d001      	beq.n	80063fe <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 80063fa:	f000 f9d7 	bl	80067ac <Error_Handler>
  }
}
 80063fe:	bf00      	nop
 8006400:	3740      	adds	r7, #64	; 0x40
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
	...

08006408 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b086      	sub	sp, #24
 800640c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800640e:	f107 0308 	add.w	r3, r7, #8
 8006412:	2200      	movs	r2, #0
 8006414:	601a      	str	r2, [r3, #0]
 8006416:	605a      	str	r2, [r3, #4]
 8006418:	609a      	str	r2, [r3, #8]
 800641a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800641c:	463b      	mov	r3, r7
 800641e:	2200      	movs	r2, #0
 8006420:	601a      	str	r2, [r3, #0]
 8006422:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8006424:	4b24      	ldr	r3, [pc, #144]	; (80064b8 <_ZL12MX_TIM4_Initv+0xb0>)
 8006426:	4a25      	ldr	r2, [pc, #148]	; (80064bc <_ZL12MX_TIM4_Initv+0xb4>)
 8006428:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 800642a:	4b23      	ldr	r3, [pc, #140]	; (80064b8 <_ZL12MX_TIM4_Initv+0xb0>)
 800642c:	2247      	movs	r2, #71	; 0x47
 800642e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006430:	4b21      	ldr	r3, [pc, #132]	; (80064b8 <_ZL12MX_TIM4_Initv+0xb0>)
 8006432:	2200      	movs	r2, #0
 8006434:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8006436:	4b20      	ldr	r3, [pc, #128]	; (80064b8 <_ZL12MX_TIM4_Initv+0xb0>)
 8006438:	f240 32e7 	movw	r2, #999	; 0x3e7
 800643c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800643e:	4b1e      	ldr	r3, [pc, #120]	; (80064b8 <_ZL12MX_TIM4_Initv+0xb0>)
 8006440:	2200      	movs	r2, #0
 8006442:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006444:	4b1c      	ldr	r3, [pc, #112]	; (80064b8 <_ZL12MX_TIM4_Initv+0xb0>)
 8006446:	2280      	movs	r2, #128	; 0x80
 8006448:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800644a:	481b      	ldr	r0, [pc, #108]	; (80064b8 <_ZL12MX_TIM4_Initv+0xb0>)
 800644c:	f7fb f978 	bl	8001740 <HAL_TIM_Base_Init>
 8006450:	4603      	mov	r3, r0
 8006452:	2b00      	cmp	r3, #0
 8006454:	bf14      	ite	ne
 8006456:	2301      	movne	r3, #1
 8006458:	2300      	moveq	r3, #0
 800645a:	b2db      	uxtb	r3, r3
 800645c:	2b00      	cmp	r3, #0
 800645e:	d001      	beq.n	8006464 <_ZL12MX_TIM4_Initv+0x5c>
  {
    Error_Handler();
 8006460:	f000 f9a4 	bl	80067ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006464:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006468:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800646a:	f107 0308 	add.w	r3, r7, #8
 800646e:	4619      	mov	r1, r3
 8006470:	4811      	ldr	r0, [pc, #68]	; (80064b8 <_ZL12MX_TIM4_Initv+0xb0>)
 8006472:	f7fb fabb 	bl	80019ec <HAL_TIM_ConfigClockSource>
 8006476:	4603      	mov	r3, r0
 8006478:	2b00      	cmp	r3, #0
 800647a:	bf14      	ite	ne
 800647c:	2301      	movne	r3, #1
 800647e:	2300      	moveq	r3, #0
 8006480:	b2db      	uxtb	r3, r3
 8006482:	2b00      	cmp	r3, #0
 8006484:	d001      	beq.n	800648a <_ZL12MX_TIM4_Initv+0x82>
  {
    Error_Handler();
 8006486:	f000 f991 	bl	80067ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800648a:	2300      	movs	r3, #0
 800648c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800648e:	2300      	movs	r3, #0
 8006490:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006492:	463b      	mov	r3, r7
 8006494:	4619      	mov	r1, r3
 8006496:	4808      	ldr	r0, [pc, #32]	; (80064b8 <_ZL12MX_TIM4_Initv+0xb0>)
 8006498:	f7fb fc7c 	bl	8001d94 <HAL_TIMEx_MasterConfigSynchronization>
 800649c:	4603      	mov	r3, r0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	bf14      	ite	ne
 80064a2:	2301      	movne	r3, #1
 80064a4:	2300      	moveq	r3, #0
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d001      	beq.n	80064b0 <_ZL12MX_TIM4_Initv+0xa8>
  {
    Error_Handler();
 80064ac:	f000 f97e 	bl	80067ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80064b0:	bf00      	nop
 80064b2:	3718      	adds	r7, #24
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}
 80064b8:	20000de8 	.word	0x20000de8
 80064bc:	40000800 	.word	0x40000800

080064c0 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80064c4:	4b13      	ldr	r3, [pc, #76]	; (8006514 <_ZL19MX_USART1_UART_Initv+0x54>)
 80064c6:	4a14      	ldr	r2, [pc, #80]	; (8006518 <_ZL19MX_USART1_UART_Initv+0x58>)
 80064c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80064ca:	4b12      	ldr	r3, [pc, #72]	; (8006514 <_ZL19MX_USART1_UART_Initv+0x54>)
 80064cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80064d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80064d2:	4b10      	ldr	r3, [pc, #64]	; (8006514 <_ZL19MX_USART1_UART_Initv+0x54>)
 80064d4:	2200      	movs	r2, #0
 80064d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80064d8:	4b0e      	ldr	r3, [pc, #56]	; (8006514 <_ZL19MX_USART1_UART_Initv+0x54>)
 80064da:	2200      	movs	r2, #0
 80064dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80064de:	4b0d      	ldr	r3, [pc, #52]	; (8006514 <_ZL19MX_USART1_UART_Initv+0x54>)
 80064e0:	2200      	movs	r2, #0
 80064e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80064e4:	4b0b      	ldr	r3, [pc, #44]	; (8006514 <_ZL19MX_USART1_UART_Initv+0x54>)
 80064e6:	220c      	movs	r2, #12
 80064e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80064ea:	4b0a      	ldr	r3, [pc, #40]	; (8006514 <_ZL19MX_USART1_UART_Initv+0x54>)
 80064ec:	2200      	movs	r2, #0
 80064ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80064f0:	4b08      	ldr	r3, [pc, #32]	; (8006514 <_ZL19MX_USART1_UART_Initv+0x54>)
 80064f2:	2200      	movs	r2, #0
 80064f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80064f6:	4807      	ldr	r0, [pc, #28]	; (8006514 <_ZL19MX_USART1_UART_Initv+0x54>)
 80064f8:	f7fb fca2 	bl	8001e40 <HAL_UART_Init>
 80064fc:	4603      	mov	r3, r0
 80064fe:	2b00      	cmp	r3, #0
 8006500:	bf14      	ite	ne
 8006502:	2301      	movne	r3, #1
 8006504:	2300      	moveq	r3, #0
 8006506:	b2db      	uxtb	r3, r3
 8006508:	2b00      	cmp	r3, #0
 800650a:	d001      	beq.n	8006510 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 800650c:	f000 f94e 	bl	80067ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006510:	bf00      	nop
 8006512:	bd80      	pop	{r7, pc}
 8006514:	20000e28 	.word	0x20000e28
 8006518:	40013800 	.word	0x40013800

0800651c <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006520:	4b13      	ldr	r3, [pc, #76]	; (8006570 <_ZL19MX_USART2_UART_Initv+0x54>)
 8006522:	4a14      	ldr	r2, [pc, #80]	; (8006574 <_ZL19MX_USART2_UART_Initv+0x58>)
 8006524:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8006526:	4b12      	ldr	r3, [pc, #72]	; (8006570 <_ZL19MX_USART2_UART_Initv+0x54>)
 8006528:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800652c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800652e:	4b10      	ldr	r3, [pc, #64]	; (8006570 <_ZL19MX_USART2_UART_Initv+0x54>)
 8006530:	2200      	movs	r2, #0
 8006532:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006534:	4b0e      	ldr	r3, [pc, #56]	; (8006570 <_ZL19MX_USART2_UART_Initv+0x54>)
 8006536:	2200      	movs	r2, #0
 8006538:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800653a:	4b0d      	ldr	r3, [pc, #52]	; (8006570 <_ZL19MX_USART2_UART_Initv+0x54>)
 800653c:	2200      	movs	r2, #0
 800653e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006540:	4b0b      	ldr	r3, [pc, #44]	; (8006570 <_ZL19MX_USART2_UART_Initv+0x54>)
 8006542:	220c      	movs	r2, #12
 8006544:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006546:	4b0a      	ldr	r3, [pc, #40]	; (8006570 <_ZL19MX_USART2_UART_Initv+0x54>)
 8006548:	2200      	movs	r2, #0
 800654a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800654c:	4b08      	ldr	r3, [pc, #32]	; (8006570 <_ZL19MX_USART2_UART_Initv+0x54>)
 800654e:	2200      	movs	r2, #0
 8006550:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006552:	4807      	ldr	r0, [pc, #28]	; (8006570 <_ZL19MX_USART2_UART_Initv+0x54>)
 8006554:	f7fb fc74 	bl	8001e40 <HAL_UART_Init>
 8006558:	4603      	mov	r3, r0
 800655a:	2b00      	cmp	r3, #0
 800655c:	bf14      	ite	ne
 800655e:	2301      	movne	r3, #1
 8006560:	2300      	moveq	r3, #0
 8006562:	b2db      	uxtb	r3, r3
 8006564:	2b00      	cmp	r3, #0
 8006566:	d001      	beq.n	800656c <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 8006568:	f000 f920 	bl	80067ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800656c:	bf00      	nop
 800656e:	bd80      	pop	{r7, pc}
 8006570:	20000e68 	.word	0x20000e68
 8006574:	40004400 	.word	0x40004400

08006578 <_ZL11MX_DMA_Initv>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b082      	sub	sp, #8
 800657c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800657e:	4b10      	ldr	r3, [pc, #64]	; (80065c0 <_ZL11MX_DMA_Initv+0x48>)
 8006580:	695b      	ldr	r3, [r3, #20]
 8006582:	4a0f      	ldr	r2, [pc, #60]	; (80065c0 <_ZL11MX_DMA_Initv+0x48>)
 8006584:	f043 0301 	orr.w	r3, r3, #1
 8006588:	6153      	str	r3, [r2, #20]
 800658a:	4b0d      	ldr	r3, [pc, #52]	; (80065c0 <_ZL11MX_DMA_Initv+0x48>)
 800658c:	695b      	ldr	r3, [r3, #20]
 800658e:	f003 0301 	and.w	r3, r3, #1
 8006592:	607b      	str	r3, [r7, #4]
 8006594:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8006596:	2200      	movs	r2, #0
 8006598:	2105      	movs	r1, #5
 800659a:	200f      	movs	r0, #15
 800659c:	f7fa f883 	bl	80006a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80065a0:	200f      	movs	r0, #15
 80065a2:	f7fa f89c 	bl	80006de <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80065a6:	2200      	movs	r2, #0
 80065a8:	2105      	movs	r1, #5
 80065aa:	2010      	movs	r0, #16
 80065ac:	f7fa f87b 	bl	80006a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80065b0:	2010      	movs	r0, #16
 80065b2:	f7fa f894 	bl	80006de <HAL_NVIC_EnableIRQ>

}
 80065b6:	bf00      	nop
 80065b8:	3708      	adds	r7, #8
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
 80065be:	bf00      	nop
 80065c0:	40021000 	.word	0x40021000

080065c4 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b088      	sub	sp, #32
 80065c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80065ca:	f107 0310 	add.w	r3, r7, #16
 80065ce:	2200      	movs	r2, #0
 80065d0:	601a      	str	r2, [r3, #0]
 80065d2:	605a      	str	r2, [r3, #4]
 80065d4:	609a      	str	r2, [r3, #8]
 80065d6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80065d8:	4b3a      	ldr	r3, [pc, #232]	; (80066c4 <_ZL12MX_GPIO_Initv+0x100>)
 80065da:	699b      	ldr	r3, [r3, #24]
 80065dc:	4a39      	ldr	r2, [pc, #228]	; (80066c4 <_ZL12MX_GPIO_Initv+0x100>)
 80065de:	f043 0310 	orr.w	r3, r3, #16
 80065e2:	6193      	str	r3, [r2, #24]
 80065e4:	4b37      	ldr	r3, [pc, #220]	; (80066c4 <_ZL12MX_GPIO_Initv+0x100>)
 80065e6:	699b      	ldr	r3, [r3, #24]
 80065e8:	f003 0310 	and.w	r3, r3, #16
 80065ec:	60fb      	str	r3, [r7, #12]
 80065ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80065f0:	4b34      	ldr	r3, [pc, #208]	; (80066c4 <_ZL12MX_GPIO_Initv+0x100>)
 80065f2:	699b      	ldr	r3, [r3, #24]
 80065f4:	4a33      	ldr	r2, [pc, #204]	; (80066c4 <_ZL12MX_GPIO_Initv+0x100>)
 80065f6:	f043 0320 	orr.w	r3, r3, #32
 80065fa:	6193      	str	r3, [r2, #24]
 80065fc:	4b31      	ldr	r3, [pc, #196]	; (80066c4 <_ZL12MX_GPIO_Initv+0x100>)
 80065fe:	699b      	ldr	r3, [r3, #24]
 8006600:	f003 0320 	and.w	r3, r3, #32
 8006604:	60bb      	str	r3, [r7, #8]
 8006606:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006608:	4b2e      	ldr	r3, [pc, #184]	; (80066c4 <_ZL12MX_GPIO_Initv+0x100>)
 800660a:	699b      	ldr	r3, [r3, #24]
 800660c:	4a2d      	ldr	r2, [pc, #180]	; (80066c4 <_ZL12MX_GPIO_Initv+0x100>)
 800660e:	f043 0304 	orr.w	r3, r3, #4
 8006612:	6193      	str	r3, [r2, #24]
 8006614:	4b2b      	ldr	r3, [pc, #172]	; (80066c4 <_ZL12MX_GPIO_Initv+0x100>)
 8006616:	699b      	ldr	r3, [r3, #24]
 8006618:	f003 0304 	and.w	r3, r3, #4
 800661c:	607b      	str	r3, [r7, #4]
 800661e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006620:	4b28      	ldr	r3, [pc, #160]	; (80066c4 <_ZL12MX_GPIO_Initv+0x100>)
 8006622:	699b      	ldr	r3, [r3, #24]
 8006624:	4a27      	ldr	r2, [pc, #156]	; (80066c4 <_ZL12MX_GPIO_Initv+0x100>)
 8006626:	f043 0308 	orr.w	r3, r3, #8
 800662a:	6193      	str	r3, [r2, #24]
 800662c:	4b25      	ldr	r3, [pc, #148]	; (80066c4 <_ZL12MX_GPIO_Initv+0x100>)
 800662e:	699b      	ldr	r3, [r3, #24]
 8006630:	f003 0308 	and.w	r3, r3, #8
 8006634:	603b      	str	r3, [r7, #0]
 8006636:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8006638:	2200      	movs	r2, #0
 800663a:	21f0      	movs	r1, #240	; 0xf0
 800663c:	4822      	ldr	r0, [pc, #136]	; (80066c8 <_ZL12MX_GPIO_Initv+0x104>)
 800663e:	f7fa fc1b 	bl	8000e78 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8006642:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8006646:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006648:	2303      	movs	r3, #3
 800664a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800664c:	f107 0310 	add.w	r3, r7, #16
 8006650:	4619      	mov	r1, r3
 8006652:	481e      	ldr	r0, [pc, #120]	; (80066cc <_ZL12MX_GPIO_Initv+0x108>)
 8006654:	f7fa fab6 	bl	8000bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA8 PA11 
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_8|GPIO_PIN_11 
 8006658:	f649 1303 	movw	r3, #39171	; 0x9903
 800665c:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800665e:	2303      	movs	r3, #3
 8006660:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006662:	f107 0310 	add.w	r3, r7, #16
 8006666:	4619      	mov	r1, r3
 8006668:	4817      	ldr	r0, [pc, #92]	; (80066c8 <_ZL12MX_GPIO_Initv+0x104>)
 800666a:	f7fa faab 	bl	8000bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800666e:	23f0      	movs	r3, #240	; 0xf0
 8006670:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006672:	2301      	movs	r3, #1
 8006674:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006676:	2300      	movs	r3, #0
 8006678:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800667a:	2302      	movs	r3, #2
 800667c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800667e:	f107 0310 	add.w	r3, r7, #16
 8006682:	4619      	mov	r1, r3
 8006684:	4810      	ldr	r0, [pc, #64]	; (80066c8 <_ZL12MX_GPIO_Initv+0x104>)
 8006686:	f7fa fa9d 	bl	8000bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10;
 800668a:	f240 4307 	movw	r3, #1031	; 0x407
 800668e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006690:	2300      	movs	r3, #0
 8006692:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006694:	2300      	movs	r3, #0
 8006696:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006698:	f107 0310 	add.w	r3, r7, #16
 800669c:	4619      	mov	r1, r3
 800669e:	480c      	ldr	r0, [pc, #48]	; (80066d0 <_ZL12MX_GPIO_Initv+0x10c>)
 80066a0:	f7fa fa90 	bl	8000bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 PB13 PB14 
                           PB15 PB4 PB5 PB6 
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
 80066a4:	f64f 33f0 	movw	r3, #64496	; 0xfbf0
 80066a8:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80066aa:	2303      	movs	r3, #3
 80066ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80066ae:	f107 0310 	add.w	r3, r7, #16
 80066b2:	4619      	mov	r1, r3
 80066b4:	4806      	ldr	r0, [pc, #24]	; (80066d0 <_ZL12MX_GPIO_Initv+0x10c>)
 80066b6:	f7fa fa85 	bl	8000bc4 <HAL_GPIO_Init>

}
 80066ba:	bf00      	nop
 80066bc:	3720      	adds	r7, #32
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}
 80066c2:	bf00      	nop
 80066c4:	40021000 	.word	0x40021000
 80066c8:	40010800 	.word	0x40010800
 80066cc:	40011000 	.word	0x40011000
 80066d0:	40010c00 	.word	0x40010c00

080066d4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
/**/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef  *huart)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b082      	sub	sp, #8
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
	static_cast<CUart*>(pUart1)->HardInterrupt(huart,m_UART_RxCplt); //????
 80066dc:	4b08      	ldr	r3, [pc, #32]	; (8006700 <HAL_UART_RxCpltCallback+0x2c>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d003      	beq.n	80066ec <HAL_UART_RxCpltCallback+0x18>
 80066e4:	4b06      	ldr	r3, [pc, #24]	; (8006700 <HAL_UART_RxCpltCallback+0x2c>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	3b04      	subs	r3, #4
 80066ea:	e000      	b.n	80066ee <HAL_UART_RxCpltCallback+0x1a>
 80066ec:	2300      	movs	r3, #0
 80066ee:	2201      	movs	r2, #1
 80066f0:	6879      	ldr	r1, [r7, #4]
 80066f2:	4618      	mov	r0, r3
 80066f4:	f7ff fa4a 	bl	8005b8c <_ZN3wyz5CUart13HardInterruptEP20__UART_HandleTypeDefh>
}
 80066f8:	bf00      	nop
 80066fa:	3708      	adds	r7, #8
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}
 8006700:	20000f38 	.word	0x20000f38

08006704 <HAL_UART_RxHalfCpltCallback>:
void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b082      	sub	sp, #8
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
	static_cast<CUart*>(pUart1)->HardInterrupt(huart,m_UART_RxHalfCplt); //
 800670c:	4b08      	ldr	r3, [pc, #32]	; (8006730 <HAL_UART_RxHalfCpltCallback+0x2c>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d003      	beq.n	800671c <HAL_UART_RxHalfCpltCallback+0x18>
 8006714:	4b06      	ldr	r3, [pc, #24]	; (8006730 <HAL_UART_RxHalfCpltCallback+0x2c>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	3b04      	subs	r3, #4
 800671a:	e000      	b.n	800671e <HAL_UART_RxHalfCpltCallback+0x1a>
 800671c:	2300      	movs	r3, #0
 800671e:	2200      	movs	r2, #0
 8006720:	6879      	ldr	r1, [r7, #4]
 8006722:	4618      	mov	r0, r3
 8006724:	f7ff fa32 	bl	8005b8c <_ZN3wyz5CUart13HardInterruptEP20__UART_HandleTypeDefh>
}
 8006728:	bf00      	nop
 800672a:	3708      	adds	r7, #8
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}
 8006730:	20000f38 	.word	0x20000f38

08006734 <_Z16StartDefaultTaskPKv>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b090      	sub	sp, #64	; 0x40
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
		int a;
		char b;
		double c;
	} Simple2;
	Simple2 u1,u2;
	u1.b = 1;
 800673c:	2301      	movs	r3, #1
 800673e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	Simple2 * p2;
	CMyQueueFreertos<Simple2*> q1(3);
 8006742:	f107 0310 	add.w	r3, r7, #16
 8006746:	2103      	movs	r1, #3
 8006748:	4618      	mov	r0, r3
 800674a:	f000 f835 	bl	80067b8 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2EC1Em>
	bool flag;
	q1.m_QueueSendToBack(&u1, 100);
 800674e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8006752:	f107 0010 	add.w	r0, r7, #16
 8006756:	2300      	movs	r3, #0
 8006758:	2264      	movs	r2, #100	; 0x64
 800675a:	f000 f871 	bl	8006840 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E17m_QueueSendToBackES4_jb>
	p2 = q1.m_QueueReceive(flag,100);
 800675e:	f107 010f 	add.w	r1, r7, #15
 8006762:	f107 0010 	add.w	r0, r7, #16
 8006766:	2300      	movs	r3, #0
 8006768:	2264      	movs	r2, #100	; 0x64
 800676a:	f000 f88a 	bl	8006882 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E14m_QueueReceiveERbjb>
 800676e:	63f8      	str	r0, [r7, #60]	; 0x3c
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8006770:	2001      	movs	r0, #1
 8006772:	f7fc faec 	bl	8002d4e <osDelay>
 8006776:	e7fb      	b.n	8006770 <_Z16StartDefaultTaskPKv+0x3c>

08006778 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b082      	sub	sp, #8
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	//haltick?halinit?
	pTimerMeter->HardInterruptOfTimer(htim);
 8006780:	4b08      	ldr	r3, [pc, #32]	; (80067a4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	6879      	ldr	r1, [r7, #4]
 8006786:	4618      	mov	r0, r3
 8006788:	f7ff fd3a 	bl	8006200 <_ZN3wyz11CTimerMeter20HardInterruptOfTimerEP17TIM_HandleTypeDef>
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a05      	ldr	r2, [pc, #20]	; (80067a8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d101      	bne.n	800679a <HAL_TIM_PeriodElapsedCallback+0x22>
    HAL_IncTick();
 8006796:	f7f9 feb5 	bl	8000504 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800679a:	bf00      	nop
 800679c:	3708      	adds	r7, #8
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}
 80067a2:	bf00      	nop
 80067a4:	20000f34 	.word	0x20000f34
 80067a8:	40000400 	.word	0x40000400

080067ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80067ac:	b480      	push	{r7}
 80067ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80067b0:	bf00      	nop
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bc80      	pop	{r7}
 80067b6:	4770      	bx	lr

080067b8 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2EC1Em>:
{
	return uxQueueSpacesAvailable(this->m_QueueHandle);
}
//
template <typename CQueueData>
CMyQueueFreertos<CQueueData>::CMyQueueFreertos(unsigned portBASE_TYPE queueLength)
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b082      	sub	sp, #8
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4618      	mov	r0, r3
 80067c6:	f000 f89b 	bl	8006900 <_ZN3wyz12CMyQueueBaseIPZ16StartDefaultTaskPKvE7Simple2EC2Ev>
 80067ca:	4a08      	ldr	r2, [pc, #32]	; (80067ec <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2EC1Em+0x34>)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	601a      	str	r2, [r3, #0]
{
	m_QueueHandle = xQueueCreate(queueLength,sizeof(CQueueData));
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	2200      	movs	r2, #0
 80067d4:	2104      	movs	r1, #4
 80067d6:	4618      	mov	r0, r3
 80067d8:	f7fc fbe4 	bl	8002fa4 <xQueueGenericCreate>
 80067dc:	4602      	mov	r2, r0
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	605a      	str	r2, [r3, #4]
}
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4618      	mov	r0, r3
 80067e6:	3708      	adds	r7, #8
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}
 80067ec:	08007c28 	.word	0x08007c28

080067f0 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2ED1Ev>:
		return uxQueueMessagesWaiting(this->m_QueueHandle);
	}
}
//
template <typename CQueueData>
CMyQueueFreertos<CQueueData>::~CMyQueueFreertos()
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b082      	sub	sp, #8
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
{
	vQueueDelete(this->m_QueueHandle);
}
 80067f8:	4a08      	ldr	r2, [pc, #32]	; (800681c <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2ED1Ev+0x2c>)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	601a      	str	r2, [r3, #0]
	vQueueDelete(this->m_QueueHandle);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	4618      	mov	r0, r3
 8006804:	f7fd f8a9 	bl	800395a <vQueueDelete>
}
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	4618      	mov	r0, r3
 800680c:	f000 f888 	bl	8006920 <_ZN3wyz12CMyQueueBaseIPZ16StartDefaultTaskPKvE7Simple2ED2Ev>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	4618      	mov	r0, r3
 8006814:	3708      	adds	r7, #8
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
 800681a:	bf00      	nop
 800681c:	08007c28 	.word	0x08007c28

08006820 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2ED0Ev>:
CMyQueueFreertos<CQueueData>::~CMyQueueFreertos()
 8006820:	b580      	push	{r7, lr}
 8006822:	b082      	sub	sp, #8
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
}
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f7ff ffe1 	bl	80067f0 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2ED1Ev>
 800682e:	2108      	movs	r1, #8
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f000 fbf7 	bl	8007024 <_ZdlPvj>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	4618      	mov	r0, r3
 800683a:	3708      	adds	r7, #8
 800683c:	46bd      	mov	sp, r7
 800683e:	bd80      	pop	{r7, pc}

08006840 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E17m_QueueSendToBackES4_jb>:
portBASE_TYPE CMyQueueFreertos<CQueueData>::m_QueueSendToBack( CQueueData data, unsigned int tickToWait,bool FromISR)
 8006840:	b580      	push	{r7, lr}
 8006842:	b084      	sub	sp, #16
 8006844:	af00      	add	r7, sp, #0
 8006846:	60f8      	str	r0, [r7, #12]
 8006848:	60b9      	str	r1, [r7, #8]
 800684a:	607a      	str	r2, [r7, #4]
 800684c:	70fb      	strb	r3, [r7, #3]
	if(FromISR == true)
 800684e:	78fb      	ldrb	r3, [r7, #3]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d009      	beq.n	8006868 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E17m_QueueSendToBackES4_jb+0x28>
		return xQueueOverwriteFromISR(this->m_QueueHandle,&data,pdFALSE);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6858      	ldr	r0, [r3, #4]
 8006858:	f107 0108 	add.w	r1, r7, #8
 800685c:	2302      	movs	r3, #2
 800685e:	2200      	movs	r2, #0
 8006860:	f7fc fcf2 	bl	8003248 <xQueueGenericSendFromISR>
 8006864:	4603      	mov	r3, r0
 8006866:	e008      	b.n	800687a <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E17m_QueueSendToBackES4_jb+0x3a>
		return xQueueSendToBack(this->m_QueueHandle,&data,tickToWait);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6858      	ldr	r0, [r3, #4]
 800686c:	687a      	ldr	r2, [r7, #4]
 800686e:	f107 0108 	add.w	r1, r7, #8
 8006872:	2300      	movs	r3, #0
 8006874:	f7fc fbee 	bl	8003054 <xQueueGenericSend>
 8006878:	4603      	mov	r3, r0
}
 800687a:	4618      	mov	r0, r3
 800687c:	3710      	adds	r7, #16
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}

08006882 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E14m_QueueReceiveERbjb>:
CQueueData CMyQueueFreertos<CQueueData>::m_QueueReceive(bool& flagOfSuccess, unsigned int tickToWait,bool FromISR)
 8006882:	b580      	push	{r7, lr}
 8006884:	b086      	sub	sp, #24
 8006886:	af00      	add	r7, sp, #0
 8006888:	60f8      	str	r0, [r7, #12]
 800688a:	60b9      	str	r1, [r7, #8]
 800688c:	607a      	str	r2, [r7, #4]
 800688e:	70fb      	strb	r3, [r7, #3]
	if(FromISR == true)
 8006890:	78fb      	ldrb	r3, [r7, #3]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d017      	beq.n	80068c6 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E14m_QueueReceiveERbjb+0x44>
		if (xQueueReceiveFromISR(this->m_QueueHandle,&data,pdFALSE) == pdTRUE)
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	f107 0114 	add.w	r1, r7, #20
 800689e:	2200      	movs	r2, #0
 80068a0:	4618      	mov	r0, r3
 80068a2:	f7fc ff1f 	bl	80036e4 <xQueueReceiveFromISR>
 80068a6:	4603      	mov	r3, r0
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	bf0c      	ite	eq
 80068ac:	2301      	moveq	r3, #1
 80068ae:	2300      	movne	r3, #0
 80068b0:	b2db      	uxtb	r3, r3
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d003      	beq.n	80068be <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E14m_QueueReceiveERbjb+0x3c>
			flagOfSuccess = true;
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	2201      	movs	r2, #1
 80068ba:	701a      	strb	r2, [r3, #0]
 80068bc:	e01a      	b.n	80068f4 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E14m_QueueReceiveERbjb+0x72>
			flagOfSuccess = false;
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	2200      	movs	r2, #0
 80068c2:	701a      	strb	r2, [r3, #0]
 80068c4:	e016      	b.n	80068f4 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E14m_QueueReceiveERbjb+0x72>
		if( xQueueReceive(this->m_QueueHandle,&data,tickToWait) == pdTRUE)
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	f107 0114 	add.w	r1, r7, #20
 80068ce:	687a      	ldr	r2, [r7, #4]
 80068d0:	4618      	mov	r0, r3
 80068d2:	f7fc fd4d 	bl	8003370 <xQueueReceive>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b01      	cmp	r3, #1
 80068da:	bf0c      	ite	eq
 80068dc:	2301      	moveq	r3, #1
 80068de:	2300      	movne	r3, #0
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d003      	beq.n	80068ee <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E14m_QueueReceiveERbjb+0x6c>
			flagOfSuccess = true;
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	2201      	movs	r2, #1
 80068ea:	701a      	strb	r2, [r3, #0]
 80068ec:	e002      	b.n	80068f4 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E14m_QueueReceiveERbjb+0x72>
			flagOfSuccess = false;
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	2200      	movs	r2, #0
 80068f2:	701a      	strb	r2, [r3, #0]
	return data;
 80068f4:	697b      	ldr	r3, [r7, #20]
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3718      	adds	r7, #24
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}
	...

08006900 <_ZN3wyz12CMyQueueBaseIPZ16StartDefaultTaskPKvE7Simple2EC2Ev>:
namespace wyz {

template <typename CQueueData>
class CMyQueueBase {
public:
	CMyQueueBase() {};
 8006900:	b480      	push	{r7}
 8006902:	b083      	sub	sp, #12
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	4a04      	ldr	r2, [pc, #16]	; (800691c <_ZN3wyz12CMyQueueBaseIPZ16StartDefaultTaskPKvE7Simple2EC2Ev+0x1c>)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	601a      	str	r2, [r3, #0]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4618      	mov	r0, r3
 8006912:	370c      	adds	r7, #12
 8006914:	46bd      	mov	sp, r7
 8006916:	bc80      	pop	{r7}
 8006918:	4770      	bx	lr
 800691a:	bf00      	nop
 800691c:	08007c50 	.word	0x08007c50

08006920 <_ZN3wyz12CMyQueueBaseIPZ16StartDefaultTaskPKvE7Simple2ED2Ev>:
	virtual ~CMyQueueBase() {};
 8006920:	b480      	push	{r7}
 8006922:	b083      	sub	sp, #12
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	4a04      	ldr	r2, [pc, #16]	; (800693c <_ZN3wyz12CMyQueueBaseIPZ16StartDefaultTaskPKvE7Simple2ED2Ev+0x1c>)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	601a      	str	r2, [r3, #0]
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4618      	mov	r0, r3
 8006932:	370c      	adds	r7, #12
 8006934:	46bd      	mov	sp, r7
 8006936:	bc80      	pop	{r7}
 8006938:	4770      	bx	lr
 800693a:	bf00      	nop
 800693c:	08007c50 	.word	0x08007c50

08006940 <_Z41__static_initialization_and_destruction_0ii>:
 8006940:	b590      	push	{r4, r7, lr}
 8006942:	b085      	sub	sp, #20
 8006944:	af02      	add	r7, sp, #8
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	6039      	str	r1, [r7, #0]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2b01      	cmp	r3, #1
 800694e:	d12c      	bne.n	80069aa <_Z41__static_initialization_and_destruction_0ii+0x6a>
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006956:	4293      	cmp	r3, r2
 8006958:	d127      	bne.n	80069aa <_Z41__static_initialization_and_destruction_0ii+0x6a>
CTimerMeter * pTimerMeter = CTimerMeter::GetTimerMeterInstance();
 800695a:	f7fe fc87 	bl	800526c <_ZN3wyz11CTimerMeter21GetTimerMeterInstanceEv>
 800695e:	4602      	mov	r2, r0
 8006960:	4b14      	ldr	r3, [pc, #80]	; (80069b4 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8006962:	601a      	str	r2, [r3, #0]
CSubject *pUart1 = new CUart(&huart1,10,1,m_ObserverMode);
 8006964:	2030      	movs	r0, #48	; 0x30
 8006966:	f000 fb5f 	bl	8007028 <_Znwj>
 800696a:	4603      	mov	r3, r0
 800696c:	461c      	mov	r4, r3
 800696e:	2303      	movs	r3, #3
 8006970:	9300      	str	r3, [sp, #0]
 8006972:	2301      	movs	r3, #1
 8006974:	220a      	movs	r2, #10
 8006976:	4910      	ldr	r1, [pc, #64]	; (80069b8 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 8006978:	4620      	mov	r0, r4
 800697a:	f7fe ffa7 	bl	80058cc <_ZN3wyz5CUartC1EP20__UART_HandleTypeDefmmh>
 800697e:	2c00      	cmp	r4, #0
 8006980:	d001      	beq.n	8006986 <_Z41__static_initialization_and_destruction_0ii+0x46>
 8006982:	1d23      	adds	r3, r4, #4
 8006984:	e000      	b.n	8006988 <_Z41__static_initialization_and_destruction_0ii+0x48>
 8006986:	2300      	movs	r3, #0
 8006988:	4a0c      	ldr	r2, [pc, #48]	; (80069bc <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 800698a:	6013      	str	r3, [r2, #0]
CUart *pUart2 = new CUart(&huart2,1,100,m_UsingDMAMode);
 800698c:	2030      	movs	r0, #48	; 0x30
 800698e:	f000 fb4b 	bl	8007028 <_Znwj>
 8006992:	4603      	mov	r3, r0
 8006994:	461c      	mov	r4, r3
 8006996:	2301      	movs	r3, #1
 8006998:	9300      	str	r3, [sp, #0]
 800699a:	2364      	movs	r3, #100	; 0x64
 800699c:	2201      	movs	r2, #1
 800699e:	4908      	ldr	r1, [pc, #32]	; (80069c0 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 80069a0:	4620      	mov	r0, r4
 80069a2:	f7fe ff93 	bl	80058cc <_ZN3wyz5CUartC1EP20__UART_HandleTypeDefmmh>
 80069a6:	4b07      	ldr	r3, [pc, #28]	; (80069c4 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 80069a8:	601c      	str	r4, [r3, #0]
}
 80069aa:	bf00      	nop
 80069ac:	370c      	adds	r7, #12
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd90      	pop	{r4, r7, pc}
 80069b2:	bf00      	nop
 80069b4:	20000f34 	.word	0x20000f34
 80069b8:	20000e28 	.word	0x20000e28
 80069bc:	20000f38 	.word	0x20000f38
 80069c0:	20000e68 	.word	0x20000e68
 80069c4:	20000f3c 	.word	0x20000f3c

080069c8 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E18m_QueueSendToFrontES4_jb>:
portBASE_TYPE CMyQueueFreertos<CQueueData>::m_QueueSendToFront( CQueueData data, unsigned int tickToWait,bool FromISR )
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b084      	sub	sp, #16
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	60f8      	str	r0, [r7, #12]
 80069d0:	60b9      	str	r1, [r7, #8]
 80069d2:	607a      	str	r2, [r7, #4]
 80069d4:	70fb      	strb	r3, [r7, #3]
	if(FromISR == true)
 80069d6:	78fb      	ldrb	r3, [r7, #3]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d009      	beq.n	80069f0 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E18m_QueueSendToFrontES4_jb+0x28>
		return xQueueSendToFrontFromISR(this->m_QueueHandle,&data,pdFALSE);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6858      	ldr	r0, [r3, #4]
 80069e0:	f107 0108 	add.w	r1, r7, #8
 80069e4:	2301      	movs	r3, #1
 80069e6:	2200      	movs	r2, #0
 80069e8:	f7fc fc2e 	bl	8003248 <xQueueGenericSendFromISR>
 80069ec:	4603      	mov	r3, r0
 80069ee:	e008      	b.n	8006a02 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E18m_QueueSendToFrontES4_jb+0x3a>
		return xQueueSendToFront(this->m_QueueHandle,&data,tickToWait);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6858      	ldr	r0, [r3, #4]
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	f107 0108 	add.w	r1, r7, #8
 80069fa:	2301      	movs	r3, #1
 80069fc:	f7fc fb2a 	bl	8003054 <xQueueGenericSend>
 8006a00:	4603      	mov	r3, r0
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3710      	adds	r7, #16
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}

08006a0a <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E11m_QueuePeekERbjb>:
CQueueData CMyQueueFreertos<CQueueData>::m_QueuePeek(bool& flagOfSuccess,unsigned int tickToWait,bool FromISR)
 8006a0a:	b580      	push	{r7, lr}
 8006a0c:	b086      	sub	sp, #24
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	60f8      	str	r0, [r7, #12]
 8006a12:	60b9      	str	r1, [r7, #8]
 8006a14:	607a      	str	r2, [r7, #4]
 8006a16:	70fb      	strb	r3, [r7, #3]
	if(FromISR == true)
 8006a18:	78fb      	ldrb	r3, [r7, #3]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d017      	beq.n	8006a4e <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E11m_QueuePeekERbjb+0x44>
		if( xQueuePeekFromISR(this->m_QueueHandle,&data) == pdTRUE)
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	f107 0214 	add.w	r2, r7, #20
 8006a26:	4611      	mov	r1, r2
 8006a28:	4618      	mov	r0, r3
 8006a2a:	f7fc fed8 	bl	80037de <xQueuePeekFromISR>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	bf0c      	ite	eq
 8006a34:	2301      	moveq	r3, #1
 8006a36:	2300      	movne	r3, #0
 8006a38:	b2db      	uxtb	r3, r3
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d003      	beq.n	8006a46 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E11m_QueuePeekERbjb+0x3c>
			flagOfSuccess = true;
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	2201      	movs	r2, #1
 8006a42:	701a      	strb	r2, [r3, #0]
 8006a44:	e01a      	b.n	8006a7c <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E11m_QueuePeekERbjb+0x72>
			flagOfSuccess = false;
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	701a      	strb	r2, [r3, #0]
 8006a4c:	e016      	b.n	8006a7c <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E11m_QueuePeekERbjb+0x72>
		if( xQueuePeek(this->m_QueueHandle,&data,tickToWait))
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	f107 0114 	add.w	r1, r7, #20
 8006a56:	687a      	ldr	r2, [r7, #4]
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f7fc fd65 	bl	8003528 <xQueuePeek>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	bf14      	ite	ne
 8006a64:	2301      	movne	r3, #1
 8006a66:	2300      	moveq	r3, #0
 8006a68:	b2db      	uxtb	r3, r3
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d003      	beq.n	8006a76 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E11m_QueuePeekERbjb+0x6c>
			flagOfSuccess = true;
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	2201      	movs	r2, #1
 8006a72:	701a      	strb	r2, [r3, #0]
 8006a74:	e002      	b.n	8006a7c <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E11m_QueuePeekERbjb+0x72>
			flagOfSuccess = false;
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	701a      	strb	r2, [r3, #0]
	return data;
 8006a7c:	697b      	ldr	r3, [r7, #20]
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	3718      	adds	r7, #24
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}

08006a86 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E21m_QueueSpaceAvailableEv>:
UBaseType_t CMyQueueFreertos<CQueueData>::m_QueueSpaceAvailable()
 8006a86:	b580      	push	{r7, lr}
 8006a88:	b082      	sub	sp, #8
 8006a8a:	af00      	add	r7, sp, #0
 8006a8c:	6078      	str	r0, [r7, #4]
	return uxQueueSpacesAvailable(this->m_QueueHandle);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	4618      	mov	r0, r3
 8006a94:	f7fc ff25 	bl	80038e2 <uxQueueSpacesAvailable>
 8006a98:	4603      	mov	r3, r0
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3708      	adds	r7, #8
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}

08006aa2 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E22m_QueueMessagesWaitingEb>:
UBaseType_t CMyQueueFreertos<CQueueData>::m_QueueMessagesWaiting(bool FromISR)
 8006aa2:	b580      	push	{r7, lr}
 8006aa4:	b082      	sub	sp, #8
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	6078      	str	r0, [r7, #4]
 8006aaa:	460b      	mov	r3, r1
 8006aac:	70fb      	strb	r3, [r7, #3]
	if(FromISR == true)
 8006aae:	78fb      	ldrb	r3, [r7, #3]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d006      	beq.n	8006ac2 <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E22m_QueueMessagesWaitingEb+0x20>
		return uxQueueMessagesWaitingFromISR(this->m_QueueHandle);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f7fc ff34 	bl	8003926 <uxQueueMessagesWaitingFromISR>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	e005      	b.n	8006ace <_ZN3wyz16CMyQueueFreertosIPZ16StartDefaultTaskPKvE7Simple2E22m_QueueMessagesWaitingEb+0x2c>
		return uxQueueMessagesWaiting(this->m_QueueHandle);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f7fc feee 	bl	80038a8 <uxQueueMessagesWaiting>
 8006acc:	4603      	mov	r3, r0
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3708      	adds	r7, #8
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}

08006ad6 <_GLOBAL__sub_I_htim4>:
 8006ad6:	b580      	push	{r7, lr}
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006ade:	2001      	movs	r0, #1
 8006ae0:	f7ff ff2e 	bl	8006940 <_Z41__static_initialization_and_destruction_0ii>
 8006ae4:	bd80      	pop	{r7, pc}
	...

08006ae8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b084      	sub	sp, #16
 8006aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8006aee:	4b18      	ldr	r3, [pc, #96]	; (8006b50 <HAL_MspInit+0x68>)
 8006af0:	699b      	ldr	r3, [r3, #24]
 8006af2:	4a17      	ldr	r2, [pc, #92]	; (8006b50 <HAL_MspInit+0x68>)
 8006af4:	f043 0301 	orr.w	r3, r3, #1
 8006af8:	6193      	str	r3, [r2, #24]
 8006afa:	4b15      	ldr	r3, [pc, #84]	; (8006b50 <HAL_MspInit+0x68>)
 8006afc:	699b      	ldr	r3, [r3, #24]
 8006afe:	f003 0301 	and.w	r3, r3, #1
 8006b02:	60bb      	str	r3, [r7, #8]
 8006b04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006b06:	4b12      	ldr	r3, [pc, #72]	; (8006b50 <HAL_MspInit+0x68>)
 8006b08:	69db      	ldr	r3, [r3, #28]
 8006b0a:	4a11      	ldr	r2, [pc, #68]	; (8006b50 <HAL_MspInit+0x68>)
 8006b0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b10:	61d3      	str	r3, [r2, #28]
 8006b12:	4b0f      	ldr	r3, [pc, #60]	; (8006b50 <HAL_MspInit+0x68>)
 8006b14:	69db      	ldr	r3, [r3, #28]
 8006b16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b1a:	607b      	str	r3, [r7, #4]
 8006b1c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006b1e:	2200      	movs	r2, #0
 8006b20:	210f      	movs	r1, #15
 8006b22:	f06f 0001 	mvn.w	r0, #1
 8006b26:	f7f9 fdbe 	bl	80006a6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8006b2a:	4b0a      	ldr	r3, [pc, #40]	; (8006b54 <HAL_MspInit+0x6c>)
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	60fb      	str	r3, [r7, #12]
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8006b36:	60fb      	str	r3, [r7, #12]
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006b3e:	60fb      	str	r3, [r7, #12]
 8006b40:	4a04      	ldr	r2, [pc, #16]	; (8006b54 <HAL_MspInit+0x6c>)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006b46:	bf00      	nop
 8006b48:	3710      	adds	r7, #16
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop
 8006b50:	40021000 	.word	0x40021000
 8006b54:	40010000 	.word	0x40010000

08006b58 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a0d      	ldr	r2, [pc, #52]	; (8006b9c <HAL_TIM_Base_MspInit+0x44>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d113      	bne.n	8006b92 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006b6a:	4b0d      	ldr	r3, [pc, #52]	; (8006ba0 <HAL_TIM_Base_MspInit+0x48>)
 8006b6c:	69db      	ldr	r3, [r3, #28]
 8006b6e:	4a0c      	ldr	r2, [pc, #48]	; (8006ba0 <HAL_TIM_Base_MspInit+0x48>)
 8006b70:	f043 0304 	orr.w	r3, r3, #4
 8006b74:	61d3      	str	r3, [r2, #28]
 8006b76:	4b0a      	ldr	r3, [pc, #40]	; (8006ba0 <HAL_TIM_Base_MspInit+0x48>)
 8006b78:	69db      	ldr	r3, [r3, #28]
 8006b7a:	f003 0304 	and.w	r3, r3, #4
 8006b7e:	60fb      	str	r3, [r7, #12]
 8006b80:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8006b82:	2200      	movs	r2, #0
 8006b84:	2105      	movs	r1, #5
 8006b86:	201e      	movs	r0, #30
 8006b88:	f7f9 fd8d 	bl	80006a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8006b8c:	201e      	movs	r0, #30
 8006b8e:	f7f9 fda6 	bl	80006de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8006b92:	bf00      	nop
 8006b94:	3710      	adds	r7, #16
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
 8006b9a:	bf00      	nop
 8006b9c:	40000800 	.word	0x40000800
 8006ba0:	40021000 	.word	0x40021000

08006ba4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b08a      	sub	sp, #40	; 0x28
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006bac:	f107 0318 	add.w	r3, r7, #24
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	601a      	str	r2, [r3, #0]
 8006bb4:	605a      	str	r2, [r3, #4]
 8006bb6:	609a      	str	r2, [r3, #8]
 8006bb8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a65      	ldr	r2, [pc, #404]	; (8006d54 <HAL_UART_MspInit+0x1b0>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d160      	bne.n	8006c86 <HAL_UART_MspInit+0xe2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006bc4:	4b64      	ldr	r3, [pc, #400]	; (8006d58 <HAL_UART_MspInit+0x1b4>)
 8006bc6:	699b      	ldr	r3, [r3, #24]
 8006bc8:	4a63      	ldr	r2, [pc, #396]	; (8006d58 <HAL_UART_MspInit+0x1b4>)
 8006bca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006bce:	6193      	str	r3, [r2, #24]
 8006bd0:	4b61      	ldr	r3, [pc, #388]	; (8006d58 <HAL_UART_MspInit+0x1b4>)
 8006bd2:	699b      	ldr	r3, [r3, #24]
 8006bd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006bd8:	617b      	str	r3, [r7, #20]
 8006bda:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006bdc:	4b5e      	ldr	r3, [pc, #376]	; (8006d58 <HAL_UART_MspInit+0x1b4>)
 8006bde:	699b      	ldr	r3, [r3, #24]
 8006be0:	4a5d      	ldr	r2, [pc, #372]	; (8006d58 <HAL_UART_MspInit+0x1b4>)
 8006be2:	f043 0304 	orr.w	r3, r3, #4
 8006be6:	6193      	str	r3, [r2, #24]
 8006be8:	4b5b      	ldr	r3, [pc, #364]	; (8006d58 <HAL_UART_MspInit+0x1b4>)
 8006bea:	699b      	ldr	r3, [r3, #24]
 8006bec:	f003 0304 	and.w	r3, r3, #4
 8006bf0:	613b      	str	r3, [r7, #16]
 8006bf2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006bf4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006bf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bfa:	2302      	movs	r3, #2
 8006bfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006bfe:	2303      	movs	r3, #3
 8006c00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c02:	f107 0318 	add.w	r3, r7, #24
 8006c06:	4619      	mov	r1, r3
 8006c08:	4854      	ldr	r0, [pc, #336]	; (8006d5c <HAL_UART_MspInit+0x1b8>)
 8006c0a:	f7f9 ffdb 	bl	8000bc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006c0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006c14:	2300      	movs	r3, #0
 8006c16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c1c:	f107 0318 	add.w	r3, r7, #24
 8006c20:	4619      	mov	r1, r3
 8006c22:	484e      	ldr	r0, [pc, #312]	; (8006d5c <HAL_UART_MspInit+0x1b8>)
 8006c24:	f7f9 ffce 	bl	8000bc4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8006c28:	4b4d      	ldr	r3, [pc, #308]	; (8006d60 <HAL_UART_MspInit+0x1bc>)
 8006c2a:	4a4e      	ldr	r2, [pc, #312]	; (8006d64 <HAL_UART_MspInit+0x1c0>)
 8006c2c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006c2e:	4b4c      	ldr	r3, [pc, #304]	; (8006d60 <HAL_UART_MspInit+0x1bc>)
 8006c30:	2200      	movs	r2, #0
 8006c32:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006c34:	4b4a      	ldr	r3, [pc, #296]	; (8006d60 <HAL_UART_MspInit+0x1bc>)
 8006c36:	2200      	movs	r2, #0
 8006c38:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006c3a:	4b49      	ldr	r3, [pc, #292]	; (8006d60 <HAL_UART_MspInit+0x1bc>)
 8006c3c:	2280      	movs	r2, #128	; 0x80
 8006c3e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006c40:	4b47      	ldr	r3, [pc, #284]	; (8006d60 <HAL_UART_MspInit+0x1bc>)
 8006c42:	2200      	movs	r2, #0
 8006c44:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006c46:	4b46      	ldr	r3, [pc, #280]	; (8006d60 <HAL_UART_MspInit+0x1bc>)
 8006c48:	2200      	movs	r2, #0
 8006c4a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8006c4c:	4b44      	ldr	r3, [pc, #272]	; (8006d60 <HAL_UART_MspInit+0x1bc>)
 8006c4e:	2220      	movs	r2, #32
 8006c50:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006c52:	4b43      	ldr	r3, [pc, #268]	; (8006d60 <HAL_UART_MspInit+0x1bc>)
 8006c54:	2200      	movs	r2, #0
 8006c56:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8006c58:	4841      	ldr	r0, [pc, #260]	; (8006d60 <HAL_UART_MspInit+0x1bc>)
 8006c5a:	f7f9 fd4f 	bl	80006fc <HAL_DMA_Init>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d001      	beq.n	8006c68 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8006c64:	f7ff fda2 	bl	80067ac <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	4a3d      	ldr	r2, [pc, #244]	; (8006d60 <HAL_UART_MspInit+0x1bc>)
 8006c6c:	635a      	str	r2, [r3, #52]	; 0x34
 8006c6e:	4a3c      	ldr	r2, [pc, #240]	; (8006d60 <HAL_UART_MspInit+0x1bc>)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8006c74:	2200      	movs	r2, #0
 8006c76:	2105      	movs	r1, #5
 8006c78:	2025      	movs	r0, #37	; 0x25
 8006c7a:	f7f9 fd14 	bl	80006a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006c7e:	2025      	movs	r0, #37	; 0x25
 8006c80:	f7f9 fd2d 	bl	80006de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8006c84:	e062      	b.n	8006d4c <HAL_UART_MspInit+0x1a8>
  else if(huart->Instance==USART2)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a37      	ldr	r2, [pc, #220]	; (8006d68 <HAL_UART_MspInit+0x1c4>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d15d      	bne.n	8006d4c <HAL_UART_MspInit+0x1a8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006c90:	4b31      	ldr	r3, [pc, #196]	; (8006d58 <HAL_UART_MspInit+0x1b4>)
 8006c92:	69db      	ldr	r3, [r3, #28]
 8006c94:	4a30      	ldr	r2, [pc, #192]	; (8006d58 <HAL_UART_MspInit+0x1b4>)
 8006c96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c9a:	61d3      	str	r3, [r2, #28]
 8006c9c:	4b2e      	ldr	r3, [pc, #184]	; (8006d58 <HAL_UART_MspInit+0x1b4>)
 8006c9e:	69db      	ldr	r3, [r3, #28]
 8006ca0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ca4:	60fb      	str	r3, [r7, #12]
 8006ca6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006ca8:	4b2b      	ldr	r3, [pc, #172]	; (8006d58 <HAL_UART_MspInit+0x1b4>)
 8006caa:	699b      	ldr	r3, [r3, #24]
 8006cac:	4a2a      	ldr	r2, [pc, #168]	; (8006d58 <HAL_UART_MspInit+0x1b4>)
 8006cae:	f043 0304 	orr.w	r3, r3, #4
 8006cb2:	6193      	str	r3, [r2, #24]
 8006cb4:	4b28      	ldr	r3, [pc, #160]	; (8006d58 <HAL_UART_MspInit+0x1b4>)
 8006cb6:	699b      	ldr	r3, [r3, #24]
 8006cb8:	f003 0304 	and.w	r3, r3, #4
 8006cbc:	60bb      	str	r3, [r7, #8]
 8006cbe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006cc0:	2304      	movs	r3, #4
 8006cc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006cc4:	2302      	movs	r3, #2
 8006cc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006cc8:	2303      	movs	r3, #3
 8006cca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006ccc:	f107 0318 	add.w	r3, r7, #24
 8006cd0:	4619      	mov	r1, r3
 8006cd2:	4822      	ldr	r0, [pc, #136]	; (8006d5c <HAL_UART_MspInit+0x1b8>)
 8006cd4:	f7f9 ff76 	bl	8000bc4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006cd8:	2308      	movs	r3, #8
 8006cda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006cdc:	2300      	movs	r3, #0
 8006cde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006ce4:	f107 0318 	add.w	r3, r7, #24
 8006ce8:	4619      	mov	r1, r3
 8006cea:	481c      	ldr	r0, [pc, #112]	; (8006d5c <HAL_UART_MspInit+0x1b8>)
 8006cec:	f7f9 ff6a 	bl	8000bc4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8006cf0:	4b1e      	ldr	r3, [pc, #120]	; (8006d6c <HAL_UART_MspInit+0x1c8>)
 8006cf2:	4a1f      	ldr	r2, [pc, #124]	; (8006d70 <HAL_UART_MspInit+0x1cc>)
 8006cf4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006cf6:	4b1d      	ldr	r3, [pc, #116]	; (8006d6c <HAL_UART_MspInit+0x1c8>)
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006cfc:	4b1b      	ldr	r3, [pc, #108]	; (8006d6c <HAL_UART_MspInit+0x1c8>)
 8006cfe:	2200      	movs	r2, #0
 8006d00:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006d02:	4b1a      	ldr	r3, [pc, #104]	; (8006d6c <HAL_UART_MspInit+0x1c8>)
 8006d04:	2280      	movs	r2, #128	; 0x80
 8006d06:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006d08:	4b18      	ldr	r3, [pc, #96]	; (8006d6c <HAL_UART_MspInit+0x1c8>)
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006d0e:	4b17      	ldr	r3, [pc, #92]	; (8006d6c <HAL_UART_MspInit+0x1c8>)
 8006d10:	2200      	movs	r2, #0
 8006d12:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8006d14:	4b15      	ldr	r3, [pc, #84]	; (8006d6c <HAL_UART_MspInit+0x1c8>)
 8006d16:	2220      	movs	r2, #32
 8006d18:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006d1a:	4b14      	ldr	r3, [pc, #80]	; (8006d6c <HAL_UART_MspInit+0x1c8>)
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8006d20:	4812      	ldr	r0, [pc, #72]	; (8006d6c <HAL_UART_MspInit+0x1c8>)
 8006d22:	f7f9 fceb 	bl	80006fc <HAL_DMA_Init>
 8006d26:	4603      	mov	r3, r0
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d001      	beq.n	8006d30 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 8006d2c:	f7ff fd3e 	bl	80067ac <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	4a0e      	ldr	r2, [pc, #56]	; (8006d6c <HAL_UART_MspInit+0x1c8>)
 8006d34:	635a      	str	r2, [r3, #52]	; 0x34
 8006d36:	4a0d      	ldr	r2, [pc, #52]	; (8006d6c <HAL_UART_MspInit+0x1c8>)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	2105      	movs	r1, #5
 8006d40:	2026      	movs	r0, #38	; 0x26
 8006d42:	f7f9 fcb0 	bl	80006a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006d46:	2026      	movs	r0, #38	; 0x26
 8006d48:	f7f9 fcc9 	bl	80006de <HAL_NVIC_EnableIRQ>
}
 8006d4c:	bf00      	nop
 8006d4e:	3728      	adds	r7, #40	; 0x28
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}
 8006d54:	40013800 	.word	0x40013800
 8006d58:	40021000 	.word	0x40021000
 8006d5c:	40010800 	.word	0x40010800
 8006d60:	20000ea8 	.word	0x20000ea8
 8006d64:	40020058 	.word	0x40020058
 8006d68:	40004400 	.word	0x40004400
 8006d6c:	20000eec 	.word	0x20000eec
 8006d70:	4002006c 	.word	0x4002006c

08006d74 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b08c      	sub	sp, #48	; 0x30
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8006d80:	2300      	movs	r3, #0
 8006d82:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0); 
 8006d84:	2200      	movs	r2, #0
 8006d86:	6879      	ldr	r1, [r7, #4]
 8006d88:	201d      	movs	r0, #29
 8006d8a:	f7f9 fc8c 	bl	80006a6 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn); 
 8006d8e:	201d      	movs	r0, #29
 8006d90:	f7f9 fca5 	bl	80006de <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8006d94:	4b1f      	ldr	r3, [pc, #124]	; (8006e14 <HAL_InitTick+0xa0>)
 8006d96:	69db      	ldr	r3, [r3, #28]
 8006d98:	4a1e      	ldr	r2, [pc, #120]	; (8006e14 <HAL_InitTick+0xa0>)
 8006d9a:	f043 0302 	orr.w	r3, r3, #2
 8006d9e:	61d3      	str	r3, [r2, #28]
 8006da0:	4b1c      	ldr	r3, [pc, #112]	; (8006e14 <HAL_InitTick+0xa0>)
 8006da2:	69db      	ldr	r3, [r3, #28]
 8006da4:	f003 0302 	and.w	r3, r3, #2
 8006da8:	60fb      	str	r3, [r7, #12]
 8006daa:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8006dac:	f107 0210 	add.w	r2, r7, #16
 8006db0:	f107 0314 	add.w	r3, r7, #20
 8006db4:	4611      	mov	r1, r2
 8006db6:	4618      	mov	r0, r3
 8006db8:	f7fa fc74 	bl	80016a4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8006dbc:	f7fa fc4a 	bl	8001654 <HAL_RCC_GetPCLK1Freq>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	005b      	lsls	r3, r3, #1
 8006dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8006dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dc8:	4a13      	ldr	r2, [pc, #76]	; (8006e18 <HAL_InitTick+0xa4>)
 8006dca:	fba2 2303 	umull	r2, r3, r2, r3
 8006dce:	0c9b      	lsrs	r3, r3, #18
 8006dd0:	3b01      	subs	r3, #1
 8006dd2:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8006dd4:	4b11      	ldr	r3, [pc, #68]	; (8006e1c <HAL_InitTick+0xa8>)
 8006dd6:	4a12      	ldr	r2, [pc, #72]	; (8006e20 <HAL_InitTick+0xac>)
 8006dd8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000 / 1000) - 1;
 8006dda:	4b10      	ldr	r3, [pc, #64]	; (8006e1c <HAL_InitTick+0xa8>)
 8006ddc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006de0:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8006de2:	4a0e      	ldr	r2, [pc, #56]	; (8006e1c <HAL_InitTick+0xa8>)
 8006de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006de6:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8006de8:	4b0c      	ldr	r3, [pc, #48]	; (8006e1c <HAL_InitTick+0xa8>)
 8006dea:	2200      	movs	r2, #0
 8006dec:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006dee:	4b0b      	ldr	r3, [pc, #44]	; (8006e1c <HAL_InitTick+0xa8>)
 8006df0:	2200      	movs	r2, #0
 8006df2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 8006df4:	4809      	ldr	r0, [pc, #36]	; (8006e1c <HAL_InitTick+0xa8>)
 8006df6:	f7fa fca3 	bl	8001740 <HAL_TIM_Base_Init>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d104      	bne.n	8006e0a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 8006e00:	4806      	ldr	r0, [pc, #24]	; (8006e1c <HAL_InitTick+0xa8>)
 8006e02:	f7fa fcc8 	bl	8001796 <HAL_TIM_Base_Start_IT>
 8006e06:	4603      	mov	r3, r0
 8006e08:	e000      	b.n	8006e0c <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8006e0a:	2301      	movs	r3, #1
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	3730      	adds	r7, #48	; 0x30
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bd80      	pop	{r7, pc}
 8006e14:	40021000 	.word	0x40021000
 8006e18:	431bde83 	.word	0x431bde83
 8006e1c:	20000f94 	.word	0x20000f94
 8006e20:	40000400 	.word	0x40000400

08006e24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006e24:	b480      	push	{r7}
 8006e26:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006e28:	bf00      	nop
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bc80      	pop	{r7}
 8006e2e:	4770      	bx	lr

08006e30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006e30:	b480      	push	{r7}
 8006e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006e34:	e7fe      	b.n	8006e34 <HardFault_Handler+0x4>

08006e36 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006e36:	b480      	push	{r7}
 8006e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006e3a:	e7fe      	b.n	8006e3a <MemManage_Handler+0x4>

08006e3c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006e40:	e7fe      	b.n	8006e40 <BusFault_Handler+0x4>

08006e42 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006e42:	b480      	push	{r7}
 8006e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006e46:	e7fe      	b.n	8006e46 <UsageFault_Handler+0x4>

08006e48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006e4c:	bf00      	nop
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bc80      	pop	{r7}
 8006e52:	4770      	bx	lr

08006e54 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8006e58:	4802      	ldr	r0, [pc, #8]	; (8006e64 <DMA1_Channel5_IRQHandler+0x10>)
 8006e5a:	f7f9 fd7f 	bl	800095c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8006e5e:	bf00      	nop
 8006e60:	bd80      	pop	{r7, pc}
 8006e62:	bf00      	nop
 8006e64:	20000ea8 	.word	0x20000ea8

08006e68 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8006e6c:	4802      	ldr	r0, [pc, #8]	; (8006e78 <DMA1_Channel6_IRQHandler+0x10>)
 8006e6e:	f7f9 fd75 	bl	800095c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8006e72:	bf00      	nop
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	20000eec 	.word	0x20000eec

08006e7c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8006e80:	4802      	ldr	r0, [pc, #8]	; (8006e8c <TIM3_IRQHandler+0x10>)
 8006e82:	f7fa fcab 	bl	80017dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8006e86:	bf00      	nop
 8006e88:	bd80      	pop	{r7, pc}
 8006e8a:	bf00      	nop
 8006e8c:	20000f94 	.word	0x20000f94

08006e90 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8006e94:	4802      	ldr	r0, [pc, #8]	; (8006ea0 <TIM4_IRQHandler+0x10>)
 8006e96:	f7fa fca1 	bl	80017dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8006e9a:	bf00      	nop
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	20000de8 	.word	0x20000de8

08006ea4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006ea8:	4802      	ldr	r0, [pc, #8]	; (8006eb4 <USART1_IRQHandler+0x10>)
 8006eaa:	f7fb fad9 	bl	8002460 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8006eae:	bf00      	nop
 8006eb0:	bd80      	pop	{r7, pc}
 8006eb2:	bf00      	nop
 8006eb4:	20000e28 	.word	0x20000e28

08006eb8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8006ebc:	4802      	ldr	r0, [pc, #8]	; (8006ec8 <USART2_IRQHandler+0x10>)
 8006ebe:	f7fb facf 	bl	8002460 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8006ec2:	bf00      	nop
 8006ec4:	bd80      	pop	{r7, pc}
 8006ec6:	bf00      	nop
 8006ec8:	20000e68 	.word	0x20000e68

08006ecc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	af00      	add	r7, sp, #0
	return 1;
 8006ed0:	2301      	movs	r3, #1
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bc80      	pop	{r7}
 8006ed8:	4770      	bx	lr

08006eda <_kill>:

int _kill(int pid, int sig)
{
 8006eda:	b580      	push	{r7, lr}
 8006edc:	b082      	sub	sp, #8
 8006ede:	af00      	add	r7, sp, #0
 8006ee0:	6078      	str	r0, [r7, #4]
 8006ee2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8006ee4:	f000 fc98 	bl	8007818 <__errno>
 8006ee8:	4602      	mov	r2, r0
 8006eea:	2316      	movs	r3, #22
 8006eec:	6013      	str	r3, [r2, #0]
	return -1;
 8006eee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3708      	adds	r7, #8
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}

08006efa <_exit>:

void _exit (int status)
{
 8006efa:	b580      	push	{r7, lr}
 8006efc:	b082      	sub	sp, #8
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8006f02:	f04f 31ff 	mov.w	r1, #4294967295
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f7ff ffe7 	bl	8006eda <_kill>
	while (1) {}		/* Make sure we hang here */
 8006f0c:	e7fe      	b.n	8006f0c <_exit+0x12>
	...

08006f10 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b084      	sub	sp, #16
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006f18:	4b11      	ldr	r3, [pc, #68]	; (8006f60 <_sbrk+0x50>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d102      	bne.n	8006f26 <_sbrk+0x16>
		heap_end = &end;
 8006f20:	4b0f      	ldr	r3, [pc, #60]	; (8006f60 <_sbrk+0x50>)
 8006f22:	4a10      	ldr	r2, [pc, #64]	; (8006f64 <_sbrk+0x54>)
 8006f24:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8006f26:	4b0e      	ldr	r3, [pc, #56]	; (8006f60 <_sbrk+0x50>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8006f2c:	4b0c      	ldr	r3, [pc, #48]	; (8006f60 <_sbrk+0x50>)
 8006f2e:	681a      	ldr	r2, [r3, #0]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	4413      	add	r3, r2
 8006f34:	466a      	mov	r2, sp
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d907      	bls.n	8006f4a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8006f3a:	f000 fc6d 	bl	8007818 <__errno>
 8006f3e:	4602      	mov	r2, r0
 8006f40:	230c      	movs	r3, #12
 8006f42:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8006f44:	f04f 33ff 	mov.w	r3, #4294967295
 8006f48:	e006      	b.n	8006f58 <_sbrk+0x48>
	}

	heap_end += incr;
 8006f4a:	4b05      	ldr	r3, [pc, #20]	; (8006f60 <_sbrk+0x50>)
 8006f4c:	681a      	ldr	r2, [r3, #0]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	4413      	add	r3, r2
 8006f52:	4a03      	ldr	r2, [pc, #12]	; (8006f60 <_sbrk+0x50>)
 8006f54:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8006f56:	68fb      	ldr	r3, [r7, #12]
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3710      	adds	r7, #16
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}
 8006f60:	20000f40 	.word	0x20000f40
 8006f64:	20000fd8 	.word	0x20000fd8

08006f68 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8006f6c:	4b15      	ldr	r3, [pc, #84]	; (8006fc4 <SystemInit+0x5c>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a14      	ldr	r2, [pc, #80]	; (8006fc4 <SystemInit+0x5c>)
 8006f72:	f043 0301 	orr.w	r3, r3, #1
 8006f76:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8006f78:	4b12      	ldr	r3, [pc, #72]	; (8006fc4 <SystemInit+0x5c>)
 8006f7a:	685a      	ldr	r2, [r3, #4]
 8006f7c:	4911      	ldr	r1, [pc, #68]	; (8006fc4 <SystemInit+0x5c>)
 8006f7e:	4b12      	ldr	r3, [pc, #72]	; (8006fc8 <SystemInit+0x60>)
 8006f80:	4013      	ands	r3, r2
 8006f82:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8006f84:	4b0f      	ldr	r3, [pc, #60]	; (8006fc4 <SystemInit+0x5c>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a0e      	ldr	r2, [pc, #56]	; (8006fc4 <SystemInit+0x5c>)
 8006f8a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8006f8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f92:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006f94:	4b0b      	ldr	r3, [pc, #44]	; (8006fc4 <SystemInit+0x5c>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a0a      	ldr	r2, [pc, #40]	; (8006fc4 <SystemInit+0x5c>)
 8006f9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006f9e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8006fa0:	4b08      	ldr	r3, [pc, #32]	; (8006fc4 <SystemInit+0x5c>)
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	4a07      	ldr	r2, [pc, #28]	; (8006fc4 <SystemInit+0x5c>)
 8006fa6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8006faa:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8006fac:	4b05      	ldr	r3, [pc, #20]	; (8006fc4 <SystemInit+0x5c>)
 8006fae:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8006fb2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8006fb4:	4b05      	ldr	r3, [pc, #20]	; (8006fcc <SystemInit+0x64>)
 8006fb6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006fba:	609a      	str	r2, [r3, #8]
#endif 
}
 8006fbc:	bf00      	nop
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bc80      	pop	{r7}
 8006fc2:	4770      	bx	lr
 8006fc4:	40021000 	.word	0x40021000
 8006fc8:	f8ff0000 	.word	0xf8ff0000
 8006fcc:	e000ed00 	.word	0xe000ed00

08006fd0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8006fd0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8006fd2:	e003      	b.n	8006fdc <LoopCopyDataInit>

08006fd4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8006fd4:	4b0b      	ldr	r3, [pc, #44]	; (8007004 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8006fd6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006fd8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8006fda:	3104      	adds	r1, #4

08006fdc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8006fdc:	480a      	ldr	r0, [pc, #40]	; (8007008 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8006fde:	4b0b      	ldr	r3, [pc, #44]	; (800700c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8006fe0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8006fe2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8006fe4:	d3f6      	bcc.n	8006fd4 <CopyDataInit>
  ldr r2, =_sbss
 8006fe6:	4a0a      	ldr	r2, [pc, #40]	; (8007010 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8006fe8:	e002      	b.n	8006ff0 <LoopFillZerobss>

08006fea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8006fea:	2300      	movs	r3, #0
  str r3, [r2], #4
 8006fec:	f842 3b04 	str.w	r3, [r2], #4

08006ff0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8006ff0:	4b08      	ldr	r3, [pc, #32]	; (8007014 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8006ff2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8006ff4:	d3f9      	bcc.n	8006fea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006ff6:	f7ff ffb7 	bl	8006f68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006ffa:	f000 fc13 	bl	8007824 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006ffe:	f7ff f927 	bl	8006250 <main>
  bx lr
 8007002:	4770      	bx	lr
  ldr r3, =_sidata
 8007004:	08007de4 	.word	0x08007de4
  ldr r0, =_sdata
 8007008:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800700c:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 8007010:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8007014:	20000fd8 	.word	0x20000fd8

08007018 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8007018:	e7fe      	b.n	8007018 <ADC1_2_IRQHandler>

0800701a <__cxa_pure_virtual>:
 800701a:	b508      	push	{r3, lr}
 800701c:	f000 f82c 	bl	8007078 <_ZSt9terminatev>

08007020 <_Znaj>:
 8007020:	f000 b802 	b.w	8007028 <_Znwj>

08007024 <_ZdlPvj>:
 8007024:	f000 b81a 	b.w	800705c <_ZdlPv>

08007028 <_Znwj>:
 8007028:	b510      	push	{r4, lr}
 800702a:	2800      	cmp	r0, #0
 800702c:	bf14      	ite	ne
 800702e:	4604      	movne	r4, r0
 8007030:	2401      	moveq	r4, #1
 8007032:	4620      	mov	r0, r4
 8007034:	f000 fc1a 	bl	800786c <malloc>
 8007038:	b930      	cbnz	r0, 8007048 <_Znwj+0x20>
 800703a:	f000 f807 	bl	800704c <_ZSt15get_new_handlerv>
 800703e:	b908      	cbnz	r0, 8007044 <_Znwj+0x1c>
 8007040:	f000 fbe3 	bl	800780a <abort>
 8007044:	4780      	blx	r0
 8007046:	e7f4      	b.n	8007032 <_Znwj+0xa>
 8007048:	bd10      	pop	{r4, pc}
	...

0800704c <_ZSt15get_new_handlerv>:
 800704c:	4b02      	ldr	r3, [pc, #8]	; (8007058 <_ZSt15get_new_handlerv+0xc>)
 800704e:	6818      	ldr	r0, [r3, #0]
 8007050:	f3bf 8f5b 	dmb	ish
 8007054:	4770      	bx	lr
 8007056:	bf00      	nop
 8007058:	20000f44 	.word	0x20000f44

0800705c <_ZdlPv>:
 800705c:	f000 bc0e 	b.w	800787c <free>

08007060 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8007060:	b508      	push	{r3, lr}
 8007062:	4780      	blx	r0
 8007064:	f000 fbd1 	bl	800780a <abort>

08007068 <_ZSt13get_terminatev>:
 8007068:	4b02      	ldr	r3, [pc, #8]	; (8007074 <_ZSt13get_terminatev+0xc>)
 800706a:	6818      	ldr	r0, [r3, #0]
 800706c:	f3bf 8f5b 	dmb	ish
 8007070:	4770      	bx	lr
 8007072:	bf00      	nop
 8007074:	20000010 	.word	0x20000010

08007078 <_ZSt9terminatev>:
 8007078:	b508      	push	{r3, lr}
 800707a:	f7ff fff5 	bl	8007068 <_ZSt13get_terminatev>
 800707e:	f7ff ffef 	bl	8007060 <_ZN10__cxxabiv111__terminateEPFvvE>

08007082 <_ZNSaIcEC1Ev>:
 8007082:	4770      	bx	lr

08007084 <_ZNSaIcED1Ev>:
 8007084:	4770      	bx	lr

08007086 <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>:
 8007086:	684b      	ldr	r3, [r1, #4]
 8007088:	6001      	str	r1, [r0, #0]
 800708a:	6043      	str	r3, [r0, #4]
 800708c:	684b      	ldr	r3, [r1, #4]
 800708e:	6018      	str	r0, [r3, #0]
 8007090:	6048      	str	r0, [r1, #4]
 8007092:	4770      	bx	lr

08007094 <_ZNSt8__detail15_List_node_base9_M_unhookEv>:
 8007094:	e9d0 3200 	ldrd	r3, r2, [r0]
 8007098:	6013      	str	r3, [r2, #0]
 800709a:	605a      	str	r2, [r3, #4]
 800709c:	4770      	bx	lr

0800709e <_ZSt17__throw_bad_allocv>:
 800709e:	b508      	push	{r3, lr}
 80070a0:	f000 fbb3 	bl	800780a <abort>

080070a4 <_ZSt19__throw_logic_errorPKc>:
 80070a4:	b508      	push	{r3, lr}
 80070a6:	f000 fbb0 	bl	800780a <abort>

080070aa <_ZSt20__throw_length_errorPKc>:
 80070aa:	b508      	push	{r3, lr}
 80070ac:	f000 fbad 	bl	800780a <abort>

080070b0 <_ZSt24__throw_out_of_range_fmtPKcz>:
 80070b0:	b40f      	push	{r0, r1, r2, r3}
 80070b2:	b580      	push	{r7, lr}
 80070b4:	b082      	sub	sp, #8
 80070b6:	af00      	add	r7, sp, #0
 80070b8:	f107 0410 	add.w	r4, r7, #16
 80070bc:	f854 5b04 	ldr.w	r5, [r4], #4
 80070c0:	4628      	mov	r0, r5
 80070c2:	f7f9 f845 	bl	8000150 <strlen>
 80070c6:	f200 230e 	addw	r3, r0, #526	; 0x20e
 80070ca:	f023 0307 	bic.w	r3, r3, #7
 80070ce:	ebad 0d03 	sub.w	sp, sp, r3
 80070d2:	f500 7100 	add.w	r1, r0, #512	; 0x200
 80070d6:	4623      	mov	r3, r4
 80070d8:	462a      	mov	r2, r5
 80070da:	4668      	mov	r0, sp
 80070dc:	607c      	str	r4, [r7, #4]
 80070de:	f000 fb53 	bl	8007788 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list>
 80070e2:	f000 fb92 	bl	800780a <abort>

080070e6 <_ZNSt11char_traitsIcE7compareEPKcS2_j>:
 80070e6:	b10a      	cbz	r2, 80070ec <_ZNSt11char_traitsIcE7compareEPKcS2_j+0x6>
 80070e8:	f000 bbde 	b.w	80078a8 <memcmp>
 80070ec:	4610      	mov	r0, r2
 80070ee:	4770      	bx	lr

080070f0 <_ZNSt11char_traitsIcE4findEPKcjRS1_>:
 80070f0:	4613      	mov	r3, r2
 80070f2:	460a      	mov	r2, r1
 80070f4:	b111      	cbz	r1, 80070fc <_ZNSt11char_traitsIcE4findEPKcjRS1_+0xc>
 80070f6:	7819      	ldrb	r1, [r3, #0]
 80070f8:	f000 bbc8 	b.w	800788c <memchr>
 80070fc:	4608      	mov	r0, r1
 80070fe:	4770      	bx	lr

08007100 <_ZNSt11char_traitsIcE4copyEPcPKcj>:
 8007100:	b10a      	cbz	r2, 8007106 <_ZNSt11char_traitsIcE4copyEPcPKcj+0x6>
 8007102:	f000 bbe0 	b.w	80078c6 <memcpy>
 8007106:	4770      	bx	lr

08007108 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 8007108:	b508      	push	{r3, lr}
 800710a:	680b      	ldr	r3, [r1, #0]
 800710c:	2b00      	cmp	r3, #0
 800710e:	da02      	bge.n	8007116 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0xe>
 8007110:	4809      	ldr	r0, [pc, #36]	; (8007138 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x30>)
 8007112:	f7ff ffca 	bl	80070aa <_ZSt20__throw_length_errorPKc>
 8007116:	4293      	cmp	r3, r2
 8007118:	d908      	bls.n	800712c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x24>
 800711a:	0052      	lsls	r2, r2, #1
 800711c:	4293      	cmp	r3, r2
 800711e:	d205      	bcs.n	800712c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x24>
 8007120:	2a00      	cmp	r2, #0
 8007122:	bfb6      	itet	lt
 8007124:	f06f 4300 	mvnlt.w	r3, #2147483648	; 0x80000000
 8007128:	600a      	strge	r2, [r1, #0]
 800712a:	600b      	strlt	r3, [r1, #0]
 800712c:	6808      	ldr	r0, [r1, #0]
 800712e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007132:	3001      	adds	r0, #1
 8007134:	f7ff bf78 	b.w	8007028 <_Znwj>
 8007138:	08007d2d 	.word	0x08007d2d

0800713c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 800713c:	4603      	mov	r3, r0
 800713e:	f853 0b08 	ldr.w	r0, [r3], #8
 8007142:	4298      	cmp	r0, r3
 8007144:	d001      	beq.n	800714a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0xe>
 8007146:	f7ff bf89 	b.w	800705c <_ZdlPv>
 800714a:	4770      	bx	lr

0800714c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>:
 800714c:	b510      	push	{r4, lr}
 800714e:	6843      	ldr	r3, [r0, #4]
 8007150:	4614      	mov	r4, r2
 8007152:	4299      	cmp	r1, r3
 8007154:	d904      	bls.n	8007160 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x14>
 8007156:	460a      	mov	r2, r1
 8007158:	4802      	ldr	r0, [pc, #8]	; (8007164 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x18>)
 800715a:	4621      	mov	r1, r4
 800715c:	f7ff ffa8 	bl	80070b0 <_ZSt24__throw_out_of_range_fmtPKcz>
 8007160:	4608      	mov	r0, r1
 8007162:	bd10      	pop	{r4, pc}
 8007164:	08007c9d 	.word	0x08007c9d

08007168 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>:
 8007168:	b508      	push	{r3, lr}
 800716a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800716e:	6840      	ldr	r0, [r0, #4]
 8007170:	3901      	subs	r1, #1
 8007172:	1a09      	subs	r1, r1, r0
 8007174:	4291      	cmp	r1, r2
 8007176:	d202      	bcs.n	800717e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x16>
 8007178:	4618      	mov	r0, r3
 800717a:	f7ff ff96 	bl	80070aa <_ZSt20__throw_length_errorPKc>
 800717e:	bd08      	pop	{r3, pc}

08007180 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>:
 8007180:	6803      	ldr	r3, [r0, #0]
 8007182:	428b      	cmp	r3, r1
 8007184:	d806      	bhi.n	8007194 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x14>
 8007186:	6840      	ldr	r0, [r0, #4]
 8007188:	4418      	add	r0, r3
 800718a:	4281      	cmp	r1, r0
 800718c:	bf94      	ite	ls
 800718e:	2000      	movls	r0, #0
 8007190:	2001      	movhi	r0, #1
 8007192:	4770      	bx	lr
 8007194:	2001      	movs	r0, #1
 8007196:	4770      	bx	lr

08007198 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 8007198:	2a01      	cmp	r2, #1
 800719a:	b510      	push	{r4, lr}
 800719c:	d102      	bne.n	80071a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xc>
 800719e:	780a      	ldrb	r2, [r1, #0]
 80071a0:	7002      	strb	r2, [r0, #0]
 80071a2:	bd10      	pop	{r4, pc}
 80071a4:	f7ff ffac 	bl	8007100 <_ZNSt11char_traitsIcE4copyEPcPKcj>
 80071a8:	e7fb      	b.n	80071a2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xa>

080071aa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>:
 80071aa:	2a01      	cmp	r2, #1
 80071ac:	b430      	push	{r4, r5}
 80071ae:	d103      	bne.n	80071b8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xe>
 80071b0:	780b      	ldrb	r3, [r1, #0]
 80071b2:	7003      	strb	r3, [r0, #0]
 80071b4:	bc30      	pop	{r4, r5}
 80071b6:	4770      	bx	lr
 80071b8:	2a00      	cmp	r2, #0
 80071ba:	d0fb      	beq.n	80071b4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xa>
 80071bc:	bc30      	pop	{r4, r5}
 80071be:	f000 bb8d 	b.w	80078dc <memmove>

080071c2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>:
 80071c2:	b508      	push	{r3, lr}
 80071c4:	1a52      	subs	r2, r2, r1
 80071c6:	f7ff ffe7 	bl	8007198 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80071ca:	bd08      	pop	{r3, pc}

080071cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 80071cc:	b508      	push	{r3, lr}
 80071ce:	1a52      	subs	r2, r2, r1
 80071d0:	f7ff ffe2 	bl	8007198 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80071d4:	bd08      	pop	{r3, pc}

080071d6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>:
 80071d6:	4288      	cmp	r0, r1
 80071d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80071da:	4604      	mov	r4, r0
 80071dc:	460e      	mov	r6, r1
 80071de:	d020      	beq.n	8007222 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x4c>
 80071e0:	6802      	ldr	r2, [r0, #0]
 80071e2:	f100 0308 	add.w	r3, r0, #8
 80071e6:	429a      	cmp	r2, r3
 80071e8:	bf08      	it	eq
 80071ea:	220f      	moveq	r2, #15
 80071ec:	684d      	ldr	r5, [r1, #4]
 80071ee:	bf18      	it	ne
 80071f0:	6882      	ldrne	r2, [r0, #8]
 80071f2:	42aa      	cmp	r2, r5
 80071f4:	d20b      	bcs.n	800720e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x38>
 80071f6:	a902      	add	r1, sp, #8
 80071f8:	f841 5d04 	str.w	r5, [r1, #-4]!
 80071fc:	f7ff ff84 	bl	8007108 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8007200:	4607      	mov	r7, r0
 8007202:	4620      	mov	r0, r4
 8007204:	f7ff ff9a 	bl	800713c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8007208:	9b01      	ldr	r3, [sp, #4]
 800720a:	6027      	str	r7, [r4, #0]
 800720c:	60a3      	str	r3, [r4, #8]
 800720e:	b125      	cbz	r5, 800721a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x44>
 8007210:	462a      	mov	r2, r5
 8007212:	6831      	ldr	r1, [r6, #0]
 8007214:	6820      	ldr	r0, [r4, #0]
 8007216:	f7ff ffbf 	bl	8007198 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800721a:	2200      	movs	r2, #0
 800721c:	6823      	ldr	r3, [r4, #0]
 800721e:	6065      	str	r5, [r4, #4]
 8007220:	555a      	strb	r2, [r3, r5]
 8007222:	b003      	add	sp, #12
 8007224:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007226 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
 8007226:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800722a:	4616      	mov	r6, r2
 800722c:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 8007230:	6842      	ldr	r2, [r0, #4]
 8007232:	469a      	mov	sl, r3
 8007234:	eba8 0306 	sub.w	r3, r8, r6
 8007238:	1a57      	subs	r7, r2, r1
 800723a:	4413      	add	r3, r2
 800723c:	6802      	ldr	r2, [r0, #0]
 800723e:	9301      	str	r3, [sp, #4]
 8007240:	f100 0308 	add.w	r3, r0, #8
 8007244:	429a      	cmp	r2, r3
 8007246:	460d      	mov	r5, r1
 8007248:	bf14      	ite	ne
 800724a:	6882      	ldrne	r2, [r0, #8]
 800724c:	220f      	moveq	r2, #15
 800724e:	a901      	add	r1, sp, #4
 8007250:	4604      	mov	r4, r0
 8007252:	f7ff ff59 	bl	8007108 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8007256:	1bbf      	subs	r7, r7, r6
 8007258:	4681      	mov	r9, r0
 800725a:	b11d      	cbz	r5, 8007264 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x3e>
 800725c:	462a      	mov	r2, r5
 800725e:	6821      	ldr	r1, [r4, #0]
 8007260:	f7ff ff9a 	bl	8007198 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007264:	f1ba 0f00 	cmp.w	sl, #0
 8007268:	d008      	beq.n	800727c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x56>
 800726a:	f1b8 0f00 	cmp.w	r8, #0
 800726e:	d005      	beq.n	800727c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x56>
 8007270:	4642      	mov	r2, r8
 8007272:	4651      	mov	r1, sl
 8007274:	eb09 0005 	add.w	r0, r9, r5
 8007278:	f7ff ff8e 	bl	8007198 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800727c:	b147      	cbz	r7, 8007290 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x6a>
 800727e:	6821      	ldr	r1, [r4, #0]
 8007280:	442e      	add	r6, r5
 8007282:	eb05 0008 	add.w	r0, r5, r8
 8007286:	463a      	mov	r2, r7
 8007288:	4431      	add	r1, r6
 800728a:	4448      	add	r0, r9
 800728c:	f7ff ff84 	bl	8007198 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007290:	4620      	mov	r0, r4
 8007292:	f7ff ff53 	bl	800713c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8007296:	9b01      	ldr	r3, [sp, #4]
 8007298:	f8c4 9000 	str.w	r9, [r4]
 800729c:	60a3      	str	r3, [r4, #8]
 800729e:	b002      	add	sp, #8
 80072a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080072a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>:
 80072a4:	f100 0208 	add.w	r2, r0, #8
 80072a8:	6002      	str	r2, [r0, #0]
 80072aa:	2200      	movs	r2, #0
 80072ac:	6042      	str	r2, [r0, #4]
 80072ae:	7202      	strb	r2, [r0, #8]
 80072b0:	4770      	bx	lr

080072b2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 80072b2:	b510      	push	{r4, lr}
 80072b4:	4604      	mov	r4, r0
 80072b6:	f7ff ff41 	bl	800713c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 80072ba:	4620      	mov	r0, r4
 80072bc:	bd10      	pop	{r4, pc}

080072be <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>:
 80072be:	b510      	push	{r4, lr}
 80072c0:	4604      	mov	r4, r0
 80072c2:	f7ff ff88 	bl	80071d6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 80072c6:	4620      	mov	r0, r4
 80072c8:	bd10      	pop	{r4, pc}

080072ca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>:
 80072ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072cc:	460b      	mov	r3, r1
 80072ce:	4606      	mov	r6, r0
 80072d0:	f853 7b08 	ldr.w	r7, [r3], #8
 80072d4:	4605      	mov	r5, r0
 80072d6:	42bb      	cmp	r3, r7
 80072d8:	460c      	mov	r4, r1
 80072da:	f856 2b08 	ldr.w	r2, [r6], #8
 80072de:	d016      	beq.n	800730e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x44>
 80072e0:	4296      	cmp	r6, r2
 80072e2:	bf08      	it	eq
 80072e4:	2200      	moveq	r2, #0
 80072e6:	6007      	str	r7, [r0, #0]
 80072e8:	6849      	ldr	r1, [r1, #4]
 80072ea:	bf18      	it	ne
 80072ec:	f8d0 c008 	ldrne.w	ip, [r0, #8]
 80072f0:	6041      	str	r1, [r0, #4]
 80072f2:	68a1      	ldr	r1, [r4, #8]
 80072f4:	6081      	str	r1, [r0, #8]
 80072f6:	b142      	cbz	r2, 800730a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x40>
 80072f8:	6022      	str	r2, [r4, #0]
 80072fa:	f8c4 c008 	str.w	ip, [r4, #8]
 80072fe:	2300      	movs	r3, #0
 8007300:	6822      	ldr	r2, [r4, #0]
 8007302:	6063      	str	r3, [r4, #4]
 8007304:	7013      	strb	r3, [r2, #0]
 8007306:	4628      	mov	r0, r5
 8007308:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800730a:	6023      	str	r3, [r4, #0]
 800730c:	e7f7      	b.n	80072fe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x34>
 800730e:	f7ff ff62 	bl	80071d6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 8007312:	e7f4      	b.n	80072fe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x34>

08007314 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>:
 8007314:	6840      	ldr	r0, [r0, #4]
 8007316:	4770      	bx	lr

08007318 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj>:
 8007318:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800731a:	4605      	mov	r5, r0
 800731c:	6843      	ldr	r3, [r0, #4]
 800731e:	9101      	str	r1, [sp, #4]
 8007320:	4299      	cmp	r1, r3
 8007322:	f855 1b08 	ldr.w	r1, [r5], #8
 8007326:	bf38      	it	cc
 8007328:	9301      	strcc	r3, [sp, #4]
 800732a:	428d      	cmp	r5, r1
 800732c:	bf0c      	ite	eq
 800732e:	220f      	moveq	r2, #15
 8007330:	6882      	ldrne	r2, [r0, #8]
 8007332:	4604      	mov	r4, r0
 8007334:	9801      	ldr	r0, [sp, #4]
 8007336:	4290      	cmp	r0, r2
 8007338:	d012      	beq.n	8007360 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj+0x48>
 800733a:	d801      	bhi.n	8007340 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj+0x28>
 800733c:	280f      	cmp	r0, #15
 800733e:	d911      	bls.n	8007364 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj+0x4c>
 8007340:	a901      	add	r1, sp, #4
 8007342:	4620      	mov	r0, r4
 8007344:	f7ff fee0 	bl	8007108 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8007348:	4605      	mov	r5, r0
 800734a:	6862      	ldr	r2, [r4, #4]
 800734c:	6821      	ldr	r1, [r4, #0]
 800734e:	3201      	adds	r2, #1
 8007350:	f7ff ff22 	bl	8007198 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007354:	4620      	mov	r0, r4
 8007356:	f7ff fef1 	bl	800713c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800735a:	9b01      	ldr	r3, [sp, #4]
 800735c:	6025      	str	r5, [r4, #0]
 800735e:	60a3      	str	r3, [r4, #8]
 8007360:	b003      	add	sp, #12
 8007362:	bd30      	pop	{r4, r5, pc}
 8007364:	428d      	cmp	r5, r1
 8007366:	d0fb      	beq.n	8007360 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj+0x48>
 8007368:	1c5a      	adds	r2, r3, #1
 800736a:	4628      	mov	r0, r5
 800736c:	f7ff ff14 	bl	8007198 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007370:	6820      	ldr	r0, [r4, #0]
 8007372:	f7ff fe73 	bl	800705c <_ZdlPv>
 8007376:	6025      	str	r5, [r4, #0]
 8007378:	e7f2      	b.n	8007360 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj+0x48>

0800737a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5clearEv>:
 800737a:	2300      	movs	r3, #0
 800737c:	6802      	ldr	r2, [r0, #0]
 800737e:	6043      	str	r3, [r0, #4]
 8007380:	7013      	strb	r3, [r2, #0]
 8007382:	4770      	bx	lr

08007384 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5emptyEv>:
 8007384:	6840      	ldr	r0, [r0, #4]
 8007386:	fab0 f080 	clz	r0, r0
 800738a:	0940      	lsrs	r0, r0, #5
 800738c:	4770      	bx	lr
	...

08007390 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>:
 8007390:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007394:	4614      	mov	r4, r2
 8007396:	4681      	mov	r9, r0
 8007398:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800739a:	460f      	mov	r7, r1
 800739c:	462a      	mov	r2, r5
 800739e:	4698      	mov	r8, r3
 80073a0:	4621      	mov	r1, r4
 80073a2:	4b37      	ldr	r3, [pc, #220]	; (8007480 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xf0>)
 80073a4:	f7ff fee0 	bl	8007168 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 80073a8:	464a      	mov	r2, r9
 80073aa:	f852 6b08 	ldr.w	r6, [r2], #8
 80073ae:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80073b2:	4296      	cmp	r6, r2
 80073b4:	bf08      	it	eq
 80073b6:	220f      	moveq	r2, #15
 80073b8:	eba5 0b04 	sub.w	fp, r5, r4
 80073bc:	bf18      	it	ne
 80073be:	f8d9 2008 	ldrne.w	r2, [r9, #8]
 80073c2:	eb03 0a0b 	add.w	sl, r3, fp
 80073c6:	4552      	cmp	r2, sl
 80073c8:	d34e      	bcc.n	8007468 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xd8>
 80073ca:	443e      	add	r6, r7
 80073cc:	4641      	mov	r1, r8
 80073ce:	1bdf      	subs	r7, r3, r7
 80073d0:	4648      	mov	r0, r9
 80073d2:	1b3f      	subs	r7, r7, r4
 80073d4:	f7ff fed4 	bl	8007180 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>
 80073d8:	b170      	cbz	r0, 80073f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x68>
 80073da:	b137      	cbz	r7, 80073ea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x5a>
 80073dc:	42ac      	cmp	r4, r5
 80073de:	d004      	beq.n	80073ea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x5a>
 80073e0:	463a      	mov	r2, r7
 80073e2:	1931      	adds	r1, r6, r4
 80073e4:	1970      	adds	r0, r6, r5
 80073e6:	f7ff fee0 	bl	80071aa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 80073ea:	b30d      	cbz	r5, 8007430 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa0>
 80073ec:	462a      	mov	r2, r5
 80073ee:	4641      	mov	r1, r8
 80073f0:	4630      	mov	r0, r6
 80073f2:	f7ff fed1 	bl	8007198 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80073f6:	e01b      	b.n	8007430 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa0>
 80073f8:	b135      	cbz	r5, 8007408 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x78>
 80073fa:	42ac      	cmp	r4, r5
 80073fc:	d33c      	bcc.n	8007478 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xe8>
 80073fe:	462a      	mov	r2, r5
 8007400:	4641      	mov	r1, r8
 8007402:	4630      	mov	r0, r6
 8007404:	f7ff fed1 	bl	80071aa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 8007408:	b197      	cbz	r7, 8007430 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa0>
 800740a:	42ac      	cmp	r4, r5
 800740c:	d010      	beq.n	8007430 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa0>
 800740e:	463a      	mov	r2, r7
 8007410:	1931      	adds	r1, r6, r4
 8007412:	1970      	adds	r0, r6, r5
 8007414:	f7ff fec9 	bl	80071aa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 8007418:	42ac      	cmp	r4, r5
 800741a:	d209      	bcs.n	8007430 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa0>
 800741c:	4434      	add	r4, r6
 800741e:	eb08 0305 	add.w	r3, r8, r5
 8007422:	429c      	cmp	r4, r3
 8007424:	d30f      	bcc.n	8007446 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xb6>
 8007426:	462a      	mov	r2, r5
 8007428:	4641      	mov	r1, r8
 800742a:	4630      	mov	r0, r6
 800742c:	f7ff febd 	bl	80071aa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 8007430:	2200      	movs	r2, #0
 8007432:	4648      	mov	r0, r9
 8007434:	f8d9 3000 	ldr.w	r3, [r9]
 8007438:	f8c9 a004 	str.w	sl, [r9, #4]
 800743c:	f803 200a 	strb.w	r2, [r3, sl]
 8007440:	b003      	add	sp, #12
 8007442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007446:	4544      	cmp	r4, r8
 8007448:	d803      	bhi.n	8007452 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xc2>
 800744a:	462a      	mov	r2, r5
 800744c:	eb08 010b 	add.w	r1, r8, fp
 8007450:	e7ce      	b.n	80073f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x60>
 8007452:	eba4 0408 	sub.w	r4, r4, r8
 8007456:	4622      	mov	r2, r4
 8007458:	4641      	mov	r1, r8
 800745a:	4630      	mov	r0, r6
 800745c:	f7ff fea5 	bl	80071aa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 8007460:	1b2a      	subs	r2, r5, r4
 8007462:	1971      	adds	r1, r6, r5
 8007464:	1930      	adds	r0, r6, r4
 8007466:	e7c4      	b.n	80073f2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x62>
 8007468:	9500      	str	r5, [sp, #0]
 800746a:	4643      	mov	r3, r8
 800746c:	4622      	mov	r2, r4
 800746e:	4639      	mov	r1, r7
 8007470:	4648      	mov	r0, r9
 8007472:	f7ff fed8 	bl	8007226 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 8007476:	e7db      	b.n	8007430 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa0>
 8007478:	2f00      	cmp	r7, #0
 800747a:	d0cf      	beq.n	800741c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x8c>
 800747c:	e7c7      	b.n	800740e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x7e>
 800747e:	bf00      	nop
 8007480:	08007cd4 	.word	0x08007cd4

08007484 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEPKcj>:
 8007484:	b507      	push	{r0, r1, r2, lr}
 8007486:	9200      	str	r2, [sp, #0]
 8007488:	460b      	mov	r3, r1
 800748a:	6842      	ldr	r2, [r0, #4]
 800748c:	2100      	movs	r1, #0
 800748e:	f7ff ff7f 	bl	8007390 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>
 8007492:	b003      	add	sp, #12
 8007494:	f85d fb04 	ldr.w	pc, [sp], #4

08007498 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEPKc>:
 8007498:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800749a:	4604      	mov	r4, r0
 800749c:	4608      	mov	r0, r1
 800749e:	460d      	mov	r5, r1
 80074a0:	f7f8 fe56 	bl	8000150 <strlen>
 80074a4:	462b      	mov	r3, r5
 80074a6:	9000      	str	r0, [sp, #0]
 80074a8:	6862      	ldr	r2, [r4, #4]
 80074aa:	2100      	movs	r1, #0
 80074ac:	4620      	mov	r0, r4
 80074ae:	f7ff ff6f 	bl	8007390 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>
 80074b2:	b003      	add	sp, #12
 80074b4:	bd30      	pop	{r4, r5, pc}

080074b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc>:
 80074b6:	b508      	push	{r3, lr}
 80074b8:	f7ff ffee 	bl	8007498 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEPKc>
 80074bc:	bd08      	pop	{r3, pc}
	...

080074c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>:
 80074c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074c2:	4604      	mov	r4, r0
 80074c4:	460f      	mov	r7, r1
 80074c6:	4615      	mov	r5, r2
 80074c8:	4a08      	ldr	r2, [pc, #32]	; (80074ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj+0x2c>)
 80074ca:	461e      	mov	r6, r3
 80074cc:	f7ff fe3e 	bl	800714c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>
 80074d0:	6862      	ldr	r2, [r4, #4]
 80074d2:	9b08      	ldr	r3, [sp, #32]
 80074d4:	1bd2      	subs	r2, r2, r7
 80074d6:	42aa      	cmp	r2, r5
 80074d8:	9300      	str	r3, [sp, #0]
 80074da:	4601      	mov	r1, r0
 80074dc:	4633      	mov	r3, r6
 80074de:	bf28      	it	cs
 80074e0:	462a      	movcs	r2, r5
 80074e2:	4620      	mov	r0, r4
 80074e4:	f7ff ff54 	bl	8007390 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>
 80074e8:	b003      	add	sp, #12
 80074ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074ec:	08007d17 	.word	0x08007d17

080074f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjRKS4_>:
 80074f0:	b507      	push	{r0, r1, r2, lr}
 80074f2:	6853      	ldr	r3, [r2, #4]
 80074f4:	9300      	str	r3, [sp, #0]
 80074f6:	6813      	ldr	r3, [r2, #0]
 80074f8:	2200      	movs	r2, #0
 80074fa:	f7ff ffe1 	bl	80074c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>
 80074fe:	b003      	add	sp, #12
 8007500:	f85d fb04 	ldr.w	pc, [sp], #4

08007504 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj>:
 8007504:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8007508:	460e      	mov	r6, r1
 800750a:	461c      	mov	r4, r3
 800750c:	6841      	ldr	r1, [r0, #4]
 800750e:	b923      	cbnz	r3, 800751a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x16>
 8007510:	4291      	cmp	r1, r2
 8007512:	d21f      	bcs.n	8007554 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x50>
 8007514:	f04f 32ff 	mov.w	r2, #4294967295
 8007518:	e01c      	b.n	8007554 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x50>
 800751a:	4291      	cmp	r1, r2
 800751c:	d9fa      	bls.n	8007514 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x10>
 800751e:	6805      	ldr	r5, [r0, #0]
 8007520:	7833      	ldrb	r3, [r6, #0]
 8007522:	f10d 0808 	add.w	r8, sp, #8
 8007526:	186f      	adds	r7, r5, r1
 8007528:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800752c:	18a8      	adds	r0, r5, r2
 800752e:	1a89      	subs	r1, r1, r2
 8007530:	f1c4 0901 	rsb	r9, r4, #1
 8007534:	42a1      	cmp	r1, r4
 8007536:	d3ed      	bcc.n	8007514 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x10>
 8007538:	4642      	mov	r2, r8
 800753a:	4449      	add	r1, r9
 800753c:	f7ff fdd8 	bl	80070f0 <_ZNSt11char_traitsIcE4findEPKcjRS1_>
 8007540:	4682      	mov	sl, r0
 8007542:	2800      	cmp	r0, #0
 8007544:	d0e6      	beq.n	8007514 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x10>
 8007546:	4622      	mov	r2, r4
 8007548:	4631      	mov	r1, r6
 800754a:	f7ff fdcc 	bl	80070e6 <_ZNSt11char_traitsIcE7compareEPKcS2_j>
 800754e:	b928      	cbnz	r0, 800755c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x58>
 8007550:	ebaa 0205 	sub.w	r2, sl, r5
 8007554:	4610      	mov	r0, r2
 8007556:	b002      	add	sp, #8
 8007558:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800755c:	f10a 0001 	add.w	r0, sl, #1
 8007560:	1a39      	subs	r1, r7, r0
 8007562:	e7e7      	b.n	8007534 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x30>

08007564 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findERKS4_j>:
 8007564:	b508      	push	{r3, lr}
 8007566:	e9d1 1300 	ldrd	r1, r3, [r1]
 800756a:	f7ff ffcb 	bl	8007504 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj>
 800756e:	bd08      	pop	{r3, pc}

08007570 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5rfindEPKcjj>:
 8007570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007572:	6844      	ldr	r4, [r0, #4]
 8007574:	460f      	mov	r7, r1
 8007576:	42a3      	cmp	r3, r4
 8007578:	461d      	mov	r5, r3
 800757a:	d80c      	bhi.n	8007596 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5rfindEPKcjj+0x26>
 800757c:	1ae4      	subs	r4, r4, r3
 800757e:	4294      	cmp	r4, r2
 8007580:	bf28      	it	cs
 8007582:	4614      	movcs	r4, r2
 8007584:	6806      	ldr	r6, [r0, #0]
 8007586:	462a      	mov	r2, r5
 8007588:	4639      	mov	r1, r7
 800758a:	1930      	adds	r0, r6, r4
 800758c:	f7ff fdab 	bl	80070e6 <_ZNSt11char_traitsIcE7compareEPKcS2_j>
 8007590:	b118      	cbz	r0, 800759a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5rfindEPKcjj+0x2a>
 8007592:	1e63      	subs	r3, r4, #1
 8007594:	b91c      	cbnz	r4, 800759e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5rfindEPKcjj+0x2e>
 8007596:	f04f 34ff 	mov.w	r4, #4294967295
 800759a:	4620      	mov	r0, r4
 800759c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800759e:	461c      	mov	r4, r3
 80075a0:	e7f1      	b.n	8007586 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5rfindEPKcjj+0x16>

080075a2 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5rfindERKS4_j>:
 80075a2:	b508      	push	{r3, lr}
 80075a4:	e9d1 1300 	ldrd	r1, r3, [r1]
 80075a8:	f7ff ffe2 	bl	8007570 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5rfindEPKcjj>
 80075ac:	bd08      	pop	{r3, pc}
	...

080075b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
 80075b0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80075b2:	4604      	mov	r4, r0
 80075b4:	4616      	mov	r6, r2
 80075b6:	460d      	mov	r5, r1
 80075b8:	b919      	cbnz	r1, 80075c2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x12>
 80075ba:	b112      	cbz	r2, 80075c2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x12>
 80075bc:	480d      	ldr	r0, [pc, #52]	; (80075f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x44>)
 80075be:	f7ff fd71 	bl	80070a4 <_ZSt19__throw_logic_errorPKc>
 80075c2:	1b73      	subs	r3, r6, r5
 80075c4:	2b0f      	cmp	r3, #15
 80075c6:	9301      	str	r3, [sp, #4]
 80075c8:	d907      	bls.n	80075da <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x2a>
 80075ca:	2200      	movs	r2, #0
 80075cc:	a901      	add	r1, sp, #4
 80075ce:	4620      	mov	r0, r4
 80075d0:	f7ff fd9a 	bl	8007108 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80075d4:	9b01      	ldr	r3, [sp, #4]
 80075d6:	6020      	str	r0, [r4, #0]
 80075d8:	60a3      	str	r3, [r4, #8]
 80075da:	4632      	mov	r2, r6
 80075dc:	4629      	mov	r1, r5
 80075de:	6820      	ldr	r0, [r4, #0]
 80075e0:	f7ff fdef 	bl	80071c2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
 80075e4:	2100      	movs	r1, #0
 80075e6:	9b01      	ldr	r3, [sp, #4]
 80075e8:	6822      	ldr	r2, [r4, #0]
 80075ea:	6063      	str	r3, [r4, #4]
 80075ec:	54d1      	strb	r1, [r2, r3]
 80075ee:	b002      	add	sp, #8
 80075f0:	bd70      	pop	{r4, r5, r6, pc}
 80075f2:	bf00      	nop
 80075f4:	08007ced 	.word	0x08007ced

080075f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>:
 80075f8:	b510      	push	{r4, lr}
 80075fa:	4604      	mov	r4, r0
 80075fc:	f100 0208 	add.w	r2, r0, #8
 8007600:	6002      	str	r2, [r0, #0]
 8007602:	e9d1 1200 	ldrd	r1, r2, [r1]
 8007606:	f04f 0300 	mov.w	r3, #0
 800760a:	440a      	add	r2, r1
 800760c:	f7ff ffd0 	bl	80075b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
 8007610:	4620      	mov	r0, r4
 8007612:	bd10      	pop	{r4, pc}

08007614 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 8007614:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007616:	4604      	mov	r4, r0
 8007618:	4616      	mov	r6, r2
 800761a:	460d      	mov	r5, r1
 800761c:	b919      	cbnz	r1, 8007626 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 800761e:	b112      	cbz	r2, 8007626 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 8007620:	480d      	ldr	r0, [pc, #52]	; (8007658 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x44>)
 8007622:	f7ff fd3f 	bl	80070a4 <_ZSt19__throw_logic_errorPKc>
 8007626:	1b73      	subs	r3, r6, r5
 8007628:	2b0f      	cmp	r3, #15
 800762a:	9301      	str	r3, [sp, #4]
 800762c:	d907      	bls.n	800763e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x2a>
 800762e:	2200      	movs	r2, #0
 8007630:	a901      	add	r1, sp, #4
 8007632:	4620      	mov	r0, r4
 8007634:	f7ff fd68 	bl	8007108 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8007638:	9b01      	ldr	r3, [sp, #4]
 800763a:	6020      	str	r0, [r4, #0]
 800763c:	60a3      	str	r3, [r4, #8]
 800763e:	4632      	mov	r2, r6
 8007640:	4629      	mov	r1, r5
 8007642:	6820      	ldr	r0, [r4, #0]
 8007644:	f7ff fdc2 	bl	80071cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 8007648:	2100      	movs	r1, #0
 800764a:	9b01      	ldr	r3, [sp, #4]
 800764c:	6822      	ldr	r2, [r4, #0]
 800764e:	6063      	str	r3, [r4, #4]
 8007650:	54d1      	strb	r1, [r2, r3]
 8007652:	b002      	add	sp, #8
 8007654:	bd70      	pop	{r4, r5, r6, pc}
 8007656:	bf00      	nop
 8007658:	08007ced 	.word	0x08007ced

0800765c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 800765c:	b538      	push	{r3, r4, r5, lr}
 800765e:	f100 0308 	add.w	r3, r0, #8
 8007662:	4604      	mov	r4, r0
 8007664:	6003      	str	r3, [r0, #0]
 8007666:	460d      	mov	r5, r1
 8007668:	b159      	cbz	r1, 8007682 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x26>
 800766a:	4608      	mov	r0, r1
 800766c:	f7f8 fd70 	bl	8000150 <strlen>
 8007670:	182a      	adds	r2, r5, r0
 8007672:	4620      	mov	r0, r4
 8007674:	f04f 0300 	mov.w	r3, #0
 8007678:	4629      	mov	r1, r5
 800767a:	f7ff ffcb 	bl	8007614 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 800767e:	4620      	mov	r0, r4
 8007680:	bd38      	pop	{r3, r4, r5, pc}
 8007682:	f04f 32ff 	mov.w	r2, #4294967295
 8007686:	e7f4      	b.n	8007672 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x16>

08007688 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_jj>:
 8007688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800768a:	460d      	mov	r5, r1
 800768c:	4616      	mov	r6, r2
 800768e:	461f      	mov	r7, r3
 8007690:	f100 0308 	add.w	r3, r0, #8
 8007694:	4604      	mov	r4, r0
 8007696:	6003      	str	r3, [r0, #0]
 8007698:	4631      	mov	r1, r6
 800769a:	4a09      	ldr	r2, [pc, #36]	; (80076c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_jj+0x38>)
 800769c:	4628      	mov	r0, r5
 800769e:	f7ff fd55 	bl	800714c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>
 80076a2:	6829      	ldr	r1, [r5, #0]
 80076a4:	686a      	ldr	r2, [r5, #4]
 80076a6:	4401      	add	r1, r0
 80076a8:	1b92      	subs	r2, r2, r6
 80076aa:	4620      	mov	r0, r4
 80076ac:	f04f 0300 	mov.w	r3, #0
 80076b0:	42ba      	cmp	r2, r7
 80076b2:	bf94      	ite	ls
 80076b4:	188a      	addls	r2, r1, r2
 80076b6:	19ca      	addhi	r2, r1, r7
 80076b8:	f7ff ffac 	bl	8007614 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 80076bc:	4620      	mov	r0, r4
 80076be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076c0:	08007d45 	.word	0x08007d45

080076c4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6substrEjj>:
 80076c4:	b570      	push	{r4, r5, r6, lr}
 80076c6:	460d      	mov	r5, r1
 80076c8:	4604      	mov	r4, r0
 80076ca:	4611      	mov	r1, r2
 80076cc:	4628      	mov	r0, r5
 80076ce:	4a06      	ldr	r2, [pc, #24]	; (80076e8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6substrEjj+0x24>)
 80076d0:	461e      	mov	r6, r3
 80076d2:	f7ff fd3b 	bl	800714c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>
 80076d6:	4633      	mov	r3, r6
 80076d8:	4602      	mov	r2, r0
 80076da:	4629      	mov	r1, r5
 80076dc:	4620      	mov	r0, r4
 80076de:	f7ff ffd3 	bl	8007688 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_jj>
 80076e2:	4620      	mov	r0, r4
 80076e4:	bd70      	pop	{r4, r5, r6, pc}
 80076e6:	bf00      	nop
 80076e8:	08007c88 	.word	0x08007c88

080076ec <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_>:
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b09c      	sub	sp, #112	; 0x70
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	1a0e      	subs	r6, r1, r0
 80076f4:	4680      	mov	r8, r0
 80076f6:	2269      	movs	r2, #105	; 0x69
 80076f8:	490e      	ldr	r1, [pc, #56]	; (8007734 <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_+0x48>)
 80076fa:	1d38      	adds	r0, r7, #4
 80076fc:	f000 f8e3 	bl	80078c6 <memcpy>
 8007700:	f106 0377 	add.w	r3, r6, #119	; 0x77
 8007704:	f023 0307 	bic.w	r3, r3, #7
 8007708:	ebad 0d03 	sub.w	sp, sp, r3
 800770c:	466c      	mov	r4, sp
 800770e:	2268      	movs	r2, #104	; 0x68
 8007710:	1d39      	adds	r1, r7, #4
 8007712:	4620      	mov	r0, r4
 8007714:	f000 f8d7 	bl	80078c6 <memcpy>
 8007718:	4632      	mov	r2, r6
 800771a:	4641      	mov	r1, r8
 800771c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007720:	f000 f8d1 	bl	80078c6 <memcpy>
 8007724:	2300      	movs	r3, #0
 8007726:	1c75      	adds	r5, r6, #1
 8007728:	4425      	add	r5, r4
 800772a:	f885 3067 	strb.w	r3, [r5, #103]	; 0x67
 800772e:	4620      	mov	r0, r4
 8007730:	f7ff fcb8 	bl	80070a4 <_ZSt19__throw_logic_errorPKc>
 8007734:	08007d6b 	.word	0x08007d6b

08007738 <_ZN9__gnu_cxx15__concat_size_tEPcjj>:
 8007738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800773a:	af00      	add	r7, sp, #0
 800773c:	b086      	sub	sp, #24
 800773e:	466d      	mov	r5, sp
 8007740:	f105 040c 	add.w	r4, r5, #12
 8007744:	4623      	mov	r3, r4
 8007746:	f04f 0c0a 	mov.w	ip, #10
 800774a:	f8df e038 	ldr.w	lr, [pc, #56]	; 8007784 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x4c>
 800774e:	fbb2 f6fc 	udiv	r6, r2, ip
 8007752:	fb0c 2216 	mls	r2, ip, r6, r2
 8007756:	f81e 2002 	ldrb.w	r2, [lr, r2]
 800775a:	f803 2d01 	strb.w	r2, [r3, #-1]!
 800775e:	4632      	mov	r2, r6
 8007760:	2e00      	cmp	r6, #0
 8007762:	d1f4      	bne.n	800774e <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x16>
 8007764:	1ae4      	subs	r4, r4, r3
 8007766:	428c      	cmp	r4, r1
 8007768:	d808      	bhi.n	800777c <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x44>
 800776a:	f1c4 010c 	rsb	r1, r4, #12
 800776e:	4622      	mov	r2, r4
 8007770:	4429      	add	r1, r5
 8007772:	f000 f8a8 	bl	80078c6 <memcpy>
 8007776:	4620      	mov	r0, r4
 8007778:	46bd      	mov	sp, r7
 800777a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800777c:	f04f 34ff 	mov.w	r4, #4294967295
 8007780:	e7f9      	b.n	8007776 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x3e>
 8007782:	bf00      	nop
 8007784:	08007d60 	.word	0x08007d60

08007788 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list>:
 8007788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800778c:	4606      	mov	r6, r0
 800778e:	4615      	mov	r5, r2
 8007790:	4604      	mov	r4, r0
 8007792:	3901      	subs	r1, #1
 8007794:	1847      	adds	r7, r0, r1
 8007796:	782a      	ldrb	r2, [r5, #0]
 8007798:	b39a      	cbz	r2, 8007802 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x7a>
 800779a:	42bc      	cmp	r4, r7
 800779c:	d22d      	bcs.n	80077fa <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x72>
 800779e:	2a25      	cmp	r2, #37	; 0x25
 80077a0:	d107      	bne.n	80077b2 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x2a>
 80077a2:	786a      	ldrb	r2, [r5, #1]
 80077a4:	2a73      	cmp	r2, #115	; 0x73
 80077a6:	d00a      	beq.n	80077be <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x36>
 80077a8:	2a7a      	cmp	r2, #122	; 0x7a
 80077aa:	d013      	beq.n	80077d4 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x4c>
 80077ac:	2a25      	cmp	r2, #37	; 0x25
 80077ae:	d100      	bne.n	80077b2 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x2a>
 80077b0:	3501      	adds	r5, #1
 80077b2:	782a      	ldrb	r2, [r5, #0]
 80077b4:	3401      	adds	r4, #1
 80077b6:	f804 2c01 	strb.w	r2, [r4, #-1]
 80077ba:	3501      	adds	r5, #1
 80077bc:	e7eb      	b.n	8007796 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0xe>
 80077be:	1d19      	adds	r1, r3, #4
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	3b01      	subs	r3, #1
 80077c4:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 80077c8:	b1a2      	cbz	r2, 80077f4 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x6c>
 80077ca:	42bc      	cmp	r4, r7
 80077cc:	d015      	beq.n	80077fa <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x72>
 80077ce:	f804 2b01 	strb.w	r2, [r4], #1
 80077d2:	e7f7      	b.n	80077c4 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x3c>
 80077d4:	78aa      	ldrb	r2, [r5, #2]
 80077d6:	2a75      	cmp	r2, #117	; 0x75
 80077d8:	d1eb      	bne.n	80077b2 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x2a>
 80077da:	681a      	ldr	r2, [r3, #0]
 80077dc:	1b39      	subs	r1, r7, r4
 80077de:	4620      	mov	r0, r4
 80077e0:	f103 0804 	add.w	r8, r3, #4
 80077e4:	f7ff ffa8 	bl	8007738 <_ZN9__gnu_cxx15__concat_size_tEPcjj>
 80077e8:	2800      	cmp	r0, #0
 80077ea:	dd06      	ble.n	80077fa <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x72>
 80077ec:	4404      	add	r4, r0
 80077ee:	3503      	adds	r5, #3
 80077f0:	4643      	mov	r3, r8
 80077f2:	e7d0      	b.n	8007796 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0xe>
 80077f4:	3502      	adds	r5, #2
 80077f6:	460b      	mov	r3, r1
 80077f8:	e7cd      	b.n	8007796 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0xe>
 80077fa:	4621      	mov	r1, r4
 80077fc:	4630      	mov	r0, r6
 80077fe:	f7ff ff75 	bl	80076ec <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_>
 8007802:	7022      	strb	r2, [r4, #0]
 8007804:	1ba0      	subs	r0, r4, r6
 8007806:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800780a <abort>:
 800780a:	b508      	push	{r3, lr}
 800780c:	2006      	movs	r0, #6
 800780e:	f000 f965 	bl	8007adc <raise>
 8007812:	2001      	movs	r0, #1
 8007814:	f7ff fb71 	bl	8006efa <_exit>

08007818 <__errno>:
 8007818:	4b01      	ldr	r3, [pc, #4]	; (8007820 <__errno+0x8>)
 800781a:	6818      	ldr	r0, [r3, #0]
 800781c:	4770      	bx	lr
 800781e:	bf00      	nop
 8007820:	20000014 	.word	0x20000014

08007824 <__libc_init_array>:
 8007824:	b570      	push	{r4, r5, r6, lr}
 8007826:	2500      	movs	r5, #0
 8007828:	4e0c      	ldr	r6, [pc, #48]	; (800785c <__libc_init_array+0x38>)
 800782a:	4c0d      	ldr	r4, [pc, #52]	; (8007860 <__libc_init_array+0x3c>)
 800782c:	1ba4      	subs	r4, r4, r6
 800782e:	10a4      	asrs	r4, r4, #2
 8007830:	42a5      	cmp	r5, r4
 8007832:	d109      	bne.n	8007848 <__libc_init_array+0x24>
 8007834:	f000 f970 	bl	8007b18 <_init>
 8007838:	2500      	movs	r5, #0
 800783a:	4e0a      	ldr	r6, [pc, #40]	; (8007864 <__libc_init_array+0x40>)
 800783c:	4c0a      	ldr	r4, [pc, #40]	; (8007868 <__libc_init_array+0x44>)
 800783e:	1ba4      	subs	r4, r4, r6
 8007840:	10a4      	asrs	r4, r4, #2
 8007842:	42a5      	cmp	r5, r4
 8007844:	d105      	bne.n	8007852 <__libc_init_array+0x2e>
 8007846:	bd70      	pop	{r4, r5, r6, pc}
 8007848:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800784c:	4798      	blx	r3
 800784e:	3501      	adds	r5, #1
 8007850:	e7ee      	b.n	8007830 <__libc_init_array+0xc>
 8007852:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007856:	4798      	blx	r3
 8007858:	3501      	adds	r5, #1
 800785a:	e7f2      	b.n	8007842 <__libc_init_array+0x1e>
 800785c:	08007dd4 	.word	0x08007dd4
 8007860:	08007dd4 	.word	0x08007dd4
 8007864:	08007dd4 	.word	0x08007dd4
 8007868:	08007de0 	.word	0x08007de0

0800786c <malloc>:
 800786c:	4b02      	ldr	r3, [pc, #8]	; (8007878 <malloc+0xc>)
 800786e:	4601      	mov	r1, r0
 8007870:	6818      	ldr	r0, [r3, #0]
 8007872:	f000 b8a1 	b.w	80079b8 <_malloc_r>
 8007876:	bf00      	nop
 8007878:	20000014 	.word	0x20000014

0800787c <free>:
 800787c:	4b02      	ldr	r3, [pc, #8]	; (8007888 <free+0xc>)
 800787e:	4601      	mov	r1, r0
 8007880:	6818      	ldr	r0, [r3, #0]
 8007882:	f000 b84d 	b.w	8007920 <_free_r>
 8007886:	bf00      	nop
 8007888:	20000014 	.word	0x20000014

0800788c <memchr>:
 800788c:	b510      	push	{r4, lr}
 800788e:	b2c9      	uxtb	r1, r1
 8007890:	4402      	add	r2, r0
 8007892:	4290      	cmp	r0, r2
 8007894:	4603      	mov	r3, r0
 8007896:	d101      	bne.n	800789c <memchr+0x10>
 8007898:	2300      	movs	r3, #0
 800789a:	e003      	b.n	80078a4 <memchr+0x18>
 800789c:	781c      	ldrb	r4, [r3, #0]
 800789e:	3001      	adds	r0, #1
 80078a0:	428c      	cmp	r4, r1
 80078a2:	d1f6      	bne.n	8007892 <memchr+0x6>
 80078a4:	4618      	mov	r0, r3
 80078a6:	bd10      	pop	{r4, pc}

080078a8 <memcmp>:
 80078a8:	b530      	push	{r4, r5, lr}
 80078aa:	2400      	movs	r4, #0
 80078ac:	42a2      	cmp	r2, r4
 80078ae:	d101      	bne.n	80078b4 <memcmp+0xc>
 80078b0:	2000      	movs	r0, #0
 80078b2:	e007      	b.n	80078c4 <memcmp+0x1c>
 80078b4:	5d03      	ldrb	r3, [r0, r4]
 80078b6:	3401      	adds	r4, #1
 80078b8:	190d      	adds	r5, r1, r4
 80078ba:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 80078be:	42ab      	cmp	r3, r5
 80078c0:	d0f4      	beq.n	80078ac <memcmp+0x4>
 80078c2:	1b58      	subs	r0, r3, r5
 80078c4:	bd30      	pop	{r4, r5, pc}

080078c6 <memcpy>:
 80078c6:	b510      	push	{r4, lr}
 80078c8:	1e43      	subs	r3, r0, #1
 80078ca:	440a      	add	r2, r1
 80078cc:	4291      	cmp	r1, r2
 80078ce:	d100      	bne.n	80078d2 <memcpy+0xc>
 80078d0:	bd10      	pop	{r4, pc}
 80078d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078da:	e7f7      	b.n	80078cc <memcpy+0x6>

080078dc <memmove>:
 80078dc:	4288      	cmp	r0, r1
 80078de:	b510      	push	{r4, lr}
 80078e0:	eb01 0302 	add.w	r3, r1, r2
 80078e4:	d807      	bhi.n	80078f6 <memmove+0x1a>
 80078e6:	1e42      	subs	r2, r0, #1
 80078e8:	4299      	cmp	r1, r3
 80078ea:	d00a      	beq.n	8007902 <memmove+0x26>
 80078ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078f0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80078f4:	e7f8      	b.n	80078e8 <memmove+0xc>
 80078f6:	4283      	cmp	r3, r0
 80078f8:	d9f5      	bls.n	80078e6 <memmove+0xa>
 80078fa:	1881      	adds	r1, r0, r2
 80078fc:	1ad2      	subs	r2, r2, r3
 80078fe:	42d3      	cmn	r3, r2
 8007900:	d100      	bne.n	8007904 <memmove+0x28>
 8007902:	bd10      	pop	{r4, pc}
 8007904:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007908:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800790c:	e7f7      	b.n	80078fe <memmove+0x22>

0800790e <memset>:
 800790e:	4603      	mov	r3, r0
 8007910:	4402      	add	r2, r0
 8007912:	4293      	cmp	r3, r2
 8007914:	d100      	bne.n	8007918 <memset+0xa>
 8007916:	4770      	bx	lr
 8007918:	f803 1b01 	strb.w	r1, [r3], #1
 800791c:	e7f9      	b.n	8007912 <memset+0x4>
	...

08007920 <_free_r>:
 8007920:	b538      	push	{r3, r4, r5, lr}
 8007922:	4605      	mov	r5, r0
 8007924:	2900      	cmp	r1, #0
 8007926:	d043      	beq.n	80079b0 <_free_r+0x90>
 8007928:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800792c:	1f0c      	subs	r4, r1, #4
 800792e:	2b00      	cmp	r3, #0
 8007930:	bfb8      	it	lt
 8007932:	18e4      	addlt	r4, r4, r3
 8007934:	f000 f8ee 	bl	8007b14 <__malloc_lock>
 8007938:	4a1e      	ldr	r2, [pc, #120]	; (80079b4 <_free_r+0x94>)
 800793a:	6813      	ldr	r3, [r2, #0]
 800793c:	4610      	mov	r0, r2
 800793e:	b933      	cbnz	r3, 800794e <_free_r+0x2e>
 8007940:	6063      	str	r3, [r4, #4]
 8007942:	6014      	str	r4, [r2, #0]
 8007944:	4628      	mov	r0, r5
 8007946:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800794a:	f000 b8e4 	b.w	8007b16 <__malloc_unlock>
 800794e:	42a3      	cmp	r3, r4
 8007950:	d90b      	bls.n	800796a <_free_r+0x4a>
 8007952:	6821      	ldr	r1, [r4, #0]
 8007954:	1862      	adds	r2, r4, r1
 8007956:	4293      	cmp	r3, r2
 8007958:	bf01      	itttt	eq
 800795a:	681a      	ldreq	r2, [r3, #0]
 800795c:	685b      	ldreq	r3, [r3, #4]
 800795e:	1852      	addeq	r2, r2, r1
 8007960:	6022      	streq	r2, [r4, #0]
 8007962:	6063      	str	r3, [r4, #4]
 8007964:	6004      	str	r4, [r0, #0]
 8007966:	e7ed      	b.n	8007944 <_free_r+0x24>
 8007968:	4613      	mov	r3, r2
 800796a:	685a      	ldr	r2, [r3, #4]
 800796c:	b10a      	cbz	r2, 8007972 <_free_r+0x52>
 800796e:	42a2      	cmp	r2, r4
 8007970:	d9fa      	bls.n	8007968 <_free_r+0x48>
 8007972:	6819      	ldr	r1, [r3, #0]
 8007974:	1858      	adds	r0, r3, r1
 8007976:	42a0      	cmp	r0, r4
 8007978:	d10b      	bne.n	8007992 <_free_r+0x72>
 800797a:	6820      	ldr	r0, [r4, #0]
 800797c:	4401      	add	r1, r0
 800797e:	1858      	adds	r0, r3, r1
 8007980:	4282      	cmp	r2, r0
 8007982:	6019      	str	r1, [r3, #0]
 8007984:	d1de      	bne.n	8007944 <_free_r+0x24>
 8007986:	6810      	ldr	r0, [r2, #0]
 8007988:	6852      	ldr	r2, [r2, #4]
 800798a:	4401      	add	r1, r0
 800798c:	6019      	str	r1, [r3, #0]
 800798e:	605a      	str	r2, [r3, #4]
 8007990:	e7d8      	b.n	8007944 <_free_r+0x24>
 8007992:	d902      	bls.n	800799a <_free_r+0x7a>
 8007994:	230c      	movs	r3, #12
 8007996:	602b      	str	r3, [r5, #0]
 8007998:	e7d4      	b.n	8007944 <_free_r+0x24>
 800799a:	6820      	ldr	r0, [r4, #0]
 800799c:	1821      	adds	r1, r4, r0
 800799e:	428a      	cmp	r2, r1
 80079a0:	bf01      	itttt	eq
 80079a2:	6811      	ldreq	r1, [r2, #0]
 80079a4:	6852      	ldreq	r2, [r2, #4]
 80079a6:	1809      	addeq	r1, r1, r0
 80079a8:	6021      	streq	r1, [r4, #0]
 80079aa:	6062      	str	r2, [r4, #4]
 80079ac:	605c      	str	r4, [r3, #4]
 80079ae:	e7c9      	b.n	8007944 <_free_r+0x24>
 80079b0:	bd38      	pop	{r3, r4, r5, pc}
 80079b2:	bf00      	nop
 80079b4:	20000f48 	.word	0x20000f48

080079b8 <_malloc_r>:
 80079b8:	b570      	push	{r4, r5, r6, lr}
 80079ba:	1ccd      	adds	r5, r1, #3
 80079bc:	f025 0503 	bic.w	r5, r5, #3
 80079c0:	3508      	adds	r5, #8
 80079c2:	2d0c      	cmp	r5, #12
 80079c4:	bf38      	it	cc
 80079c6:	250c      	movcc	r5, #12
 80079c8:	2d00      	cmp	r5, #0
 80079ca:	4606      	mov	r6, r0
 80079cc:	db01      	blt.n	80079d2 <_malloc_r+0x1a>
 80079ce:	42a9      	cmp	r1, r5
 80079d0:	d903      	bls.n	80079da <_malloc_r+0x22>
 80079d2:	230c      	movs	r3, #12
 80079d4:	6033      	str	r3, [r6, #0]
 80079d6:	2000      	movs	r0, #0
 80079d8:	bd70      	pop	{r4, r5, r6, pc}
 80079da:	f000 f89b 	bl	8007b14 <__malloc_lock>
 80079de:	4a21      	ldr	r2, [pc, #132]	; (8007a64 <_malloc_r+0xac>)
 80079e0:	6814      	ldr	r4, [r2, #0]
 80079e2:	4621      	mov	r1, r4
 80079e4:	b991      	cbnz	r1, 8007a0c <_malloc_r+0x54>
 80079e6:	4c20      	ldr	r4, [pc, #128]	; (8007a68 <_malloc_r+0xb0>)
 80079e8:	6823      	ldr	r3, [r4, #0]
 80079ea:	b91b      	cbnz	r3, 80079f4 <_malloc_r+0x3c>
 80079ec:	4630      	mov	r0, r6
 80079ee:	f000 f83d 	bl	8007a6c <_sbrk_r>
 80079f2:	6020      	str	r0, [r4, #0]
 80079f4:	4629      	mov	r1, r5
 80079f6:	4630      	mov	r0, r6
 80079f8:	f000 f838 	bl	8007a6c <_sbrk_r>
 80079fc:	1c43      	adds	r3, r0, #1
 80079fe:	d124      	bne.n	8007a4a <_malloc_r+0x92>
 8007a00:	230c      	movs	r3, #12
 8007a02:	4630      	mov	r0, r6
 8007a04:	6033      	str	r3, [r6, #0]
 8007a06:	f000 f886 	bl	8007b16 <__malloc_unlock>
 8007a0a:	e7e4      	b.n	80079d6 <_malloc_r+0x1e>
 8007a0c:	680b      	ldr	r3, [r1, #0]
 8007a0e:	1b5b      	subs	r3, r3, r5
 8007a10:	d418      	bmi.n	8007a44 <_malloc_r+0x8c>
 8007a12:	2b0b      	cmp	r3, #11
 8007a14:	d90f      	bls.n	8007a36 <_malloc_r+0x7e>
 8007a16:	600b      	str	r3, [r1, #0]
 8007a18:	18cc      	adds	r4, r1, r3
 8007a1a:	50cd      	str	r5, [r1, r3]
 8007a1c:	4630      	mov	r0, r6
 8007a1e:	f000 f87a 	bl	8007b16 <__malloc_unlock>
 8007a22:	f104 000b 	add.w	r0, r4, #11
 8007a26:	1d23      	adds	r3, r4, #4
 8007a28:	f020 0007 	bic.w	r0, r0, #7
 8007a2c:	1ac3      	subs	r3, r0, r3
 8007a2e:	d0d3      	beq.n	80079d8 <_malloc_r+0x20>
 8007a30:	425a      	negs	r2, r3
 8007a32:	50e2      	str	r2, [r4, r3]
 8007a34:	e7d0      	b.n	80079d8 <_malloc_r+0x20>
 8007a36:	684b      	ldr	r3, [r1, #4]
 8007a38:	428c      	cmp	r4, r1
 8007a3a:	bf16      	itet	ne
 8007a3c:	6063      	strne	r3, [r4, #4]
 8007a3e:	6013      	streq	r3, [r2, #0]
 8007a40:	460c      	movne	r4, r1
 8007a42:	e7eb      	b.n	8007a1c <_malloc_r+0x64>
 8007a44:	460c      	mov	r4, r1
 8007a46:	6849      	ldr	r1, [r1, #4]
 8007a48:	e7cc      	b.n	80079e4 <_malloc_r+0x2c>
 8007a4a:	1cc4      	adds	r4, r0, #3
 8007a4c:	f024 0403 	bic.w	r4, r4, #3
 8007a50:	42a0      	cmp	r0, r4
 8007a52:	d005      	beq.n	8007a60 <_malloc_r+0xa8>
 8007a54:	1a21      	subs	r1, r4, r0
 8007a56:	4630      	mov	r0, r6
 8007a58:	f000 f808 	bl	8007a6c <_sbrk_r>
 8007a5c:	3001      	adds	r0, #1
 8007a5e:	d0cf      	beq.n	8007a00 <_malloc_r+0x48>
 8007a60:	6025      	str	r5, [r4, #0]
 8007a62:	e7db      	b.n	8007a1c <_malloc_r+0x64>
 8007a64:	20000f48 	.word	0x20000f48
 8007a68:	20000f4c 	.word	0x20000f4c

08007a6c <_sbrk_r>:
 8007a6c:	b538      	push	{r3, r4, r5, lr}
 8007a6e:	2300      	movs	r3, #0
 8007a70:	4c05      	ldr	r4, [pc, #20]	; (8007a88 <_sbrk_r+0x1c>)
 8007a72:	4605      	mov	r5, r0
 8007a74:	4608      	mov	r0, r1
 8007a76:	6023      	str	r3, [r4, #0]
 8007a78:	f7ff fa4a 	bl	8006f10 <_sbrk>
 8007a7c:	1c43      	adds	r3, r0, #1
 8007a7e:	d102      	bne.n	8007a86 <_sbrk_r+0x1a>
 8007a80:	6823      	ldr	r3, [r4, #0]
 8007a82:	b103      	cbz	r3, 8007a86 <_sbrk_r+0x1a>
 8007a84:	602b      	str	r3, [r5, #0]
 8007a86:	bd38      	pop	{r3, r4, r5, pc}
 8007a88:	20000fd4 	.word	0x20000fd4

08007a8c <_raise_r>:
 8007a8c:	291f      	cmp	r1, #31
 8007a8e:	b538      	push	{r3, r4, r5, lr}
 8007a90:	4604      	mov	r4, r0
 8007a92:	460d      	mov	r5, r1
 8007a94:	d904      	bls.n	8007aa0 <_raise_r+0x14>
 8007a96:	2316      	movs	r3, #22
 8007a98:	6003      	str	r3, [r0, #0]
 8007a9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007a9e:	bd38      	pop	{r3, r4, r5, pc}
 8007aa0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007aa2:	b112      	cbz	r2, 8007aaa <_raise_r+0x1e>
 8007aa4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007aa8:	b94b      	cbnz	r3, 8007abe <_raise_r+0x32>
 8007aaa:	4620      	mov	r0, r4
 8007aac:	f000 f830 	bl	8007b10 <_getpid_r>
 8007ab0:	462a      	mov	r2, r5
 8007ab2:	4601      	mov	r1, r0
 8007ab4:	4620      	mov	r0, r4
 8007ab6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007aba:	f000 b817 	b.w	8007aec <_kill_r>
 8007abe:	2b01      	cmp	r3, #1
 8007ac0:	d00a      	beq.n	8007ad8 <_raise_r+0x4c>
 8007ac2:	1c59      	adds	r1, r3, #1
 8007ac4:	d103      	bne.n	8007ace <_raise_r+0x42>
 8007ac6:	2316      	movs	r3, #22
 8007ac8:	6003      	str	r3, [r0, #0]
 8007aca:	2001      	movs	r0, #1
 8007acc:	e7e7      	b.n	8007a9e <_raise_r+0x12>
 8007ace:	2400      	movs	r4, #0
 8007ad0:	4628      	mov	r0, r5
 8007ad2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007ad6:	4798      	blx	r3
 8007ad8:	2000      	movs	r0, #0
 8007ada:	e7e0      	b.n	8007a9e <_raise_r+0x12>

08007adc <raise>:
 8007adc:	4b02      	ldr	r3, [pc, #8]	; (8007ae8 <raise+0xc>)
 8007ade:	4601      	mov	r1, r0
 8007ae0:	6818      	ldr	r0, [r3, #0]
 8007ae2:	f7ff bfd3 	b.w	8007a8c <_raise_r>
 8007ae6:	bf00      	nop
 8007ae8:	20000014 	.word	0x20000014

08007aec <_kill_r>:
 8007aec:	b538      	push	{r3, r4, r5, lr}
 8007aee:	2300      	movs	r3, #0
 8007af0:	4c06      	ldr	r4, [pc, #24]	; (8007b0c <_kill_r+0x20>)
 8007af2:	4605      	mov	r5, r0
 8007af4:	4608      	mov	r0, r1
 8007af6:	4611      	mov	r1, r2
 8007af8:	6023      	str	r3, [r4, #0]
 8007afa:	f7ff f9ee 	bl	8006eda <_kill>
 8007afe:	1c43      	adds	r3, r0, #1
 8007b00:	d102      	bne.n	8007b08 <_kill_r+0x1c>
 8007b02:	6823      	ldr	r3, [r4, #0]
 8007b04:	b103      	cbz	r3, 8007b08 <_kill_r+0x1c>
 8007b06:	602b      	str	r3, [r5, #0]
 8007b08:	bd38      	pop	{r3, r4, r5, pc}
 8007b0a:	bf00      	nop
 8007b0c:	20000fd4 	.word	0x20000fd4

08007b10 <_getpid_r>:
 8007b10:	f7ff b9dc 	b.w	8006ecc <_getpid>

08007b14 <__malloc_lock>:
 8007b14:	4770      	bx	lr

08007b16 <__malloc_unlock>:
 8007b16:	4770      	bx	lr

08007b18 <_init>:
 8007b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b1a:	bf00      	nop
 8007b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b1e:	bc08      	pop	{r3}
 8007b20:	469e      	mov	lr, r3
 8007b22:	4770      	bx	lr

08007b24 <_fini>:
 8007b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b26:	bf00      	nop
 8007b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b2a:	bc08      	pop	{r3}
 8007b2c:	469e      	mov	lr, r3
 8007b2e:	4770      	bx	lr
