0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab5/lab5_2_2/lab5_2_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/three_d_latch.v,1582757655,verilog,,C:/Users/lucas/Documents/fpga/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/three_d_latch_tb.v,,three_d_latch,,,,,,,,
C:/Users/lucas/Documents/fpga/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/three_d_latch_tb.v,1582757470,verilog,,,,three_d_latch_tb,,,,,,,,
