

================================================================
== Vitis HLS Report for 'llama_inference_hls_top_Pipeline_load_input_loop'
================================================================
* Date:           Mon Sep 15 01:27:46 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.185 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_input_loop  |      768|      768|         2|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [llama_hls_top.cpp:97]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln97_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln97"   --->   Operation 6 'read' 'sext_ln97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln97_cast = sext i62 %sext_ln97_read"   --->   Operation 7 'sext' 'sext_ln97_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_49, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_47, void @empty_14, void @empty_48, i32 16, i32 16, i32 16, i32 16, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.39ns)   --->   "%store_ln97 = store i10 0, i10 %i" [llama_hls_top.cpp:97]   --->   Operation 9 'store' 'store_ln97' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_16 = load i10 %i" [llama_hls_top.cpp:97]   --->   Operation 11 'load' 'i_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.71ns)   --->   "%add_ln97 = add i10 %i_16, i10 1" [llama_hls_top.cpp:97]   --->   Operation 12 'add' 'add_ln97' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "%icmp_ln97 = icmp_eq  i10 %i_16, i10 768" [llama_hls_top.cpp:97]   --->   Operation 14 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %for.inc.split, void %transformer_layers.exitStub" [llama_hls_top.cpp:97]   --->   Operation 15 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i10 %i_16" [llama_hls_top.cpp:97]   --->   Operation 16 'trunc' 'trunc_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i_16, i32 2, i32 9" [llama_hls_top.cpp:97]   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.30ns)   --->   "%switch_ln100 = switch i2 %trunc_ln97, void %arrayidx2.case.3, i2 0, void %arrayidx2.case.0, i2 1, void %arrayidx2.case.1, i2 2, void %arrayidx2.case.2" [llama_hls_top.cpp:100]   --->   Operation 18 'switch' 'switch_ln100' <Predicate = (!icmp_ln97)> <Delay = 0.30>
ST_1 : Operation 19 [1/1] (0.39ns)   --->   "%store_ln97 = store i10 %add_ln97, i10 %i" [llama_hls_top.cpp:97]   --->   Operation 19 'store' 'store_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.39>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.inc" [llama_hls_top.cpp:97]   --->   Operation 20 'br' 'br_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln97)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln97_cast" [llama_hls_top.cpp:97]   --->   Operation 21 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln98 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_48" [llama_hls_top.cpp:98]   --->   Operation 22 'specpipeline' 'specpipeline_ln98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [llama_hls_top.cpp:99]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [llama_hls_top.cpp:97]   --->   Operation 24 'specloopname' 'specloopname_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i8 %lshr_ln" [llama_hls_top.cpp:97]   --->   Operation 25 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_gmem0_addr_read = muxlogic"   --->   Operation 26 'muxlogic' 'muxLogicAXIMCE_to_gmem0_addr_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.03ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [llama_hls_top.cpp:100]   --->   Operation 27 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 1.03> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln100 = bitcast i32 %gmem0_addr_read" [llama_hls_top.cpp:100]   --->   Operation 28 'bitcast' 'bitcast_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%llama_inference_hls_top_float_float_float_float_float_float_float_64 = getelementptr i32 %llama_inference_hls_top_float_float_float_float_float_float_float_7, i64 0, i64 %zext_ln97" [llama_hls_top.cpp:100]   --->   Operation 29 'getelementptr' 'llama_inference_hls_top_float_float_float_float_float_float_float_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%llama_inference_hls_top_float_float_float_float_float_float_float_65 = getelementptr i32 %llama_inference_hls_top_float_float_float_float_float_float_float_6, i64 0, i64 %zext_ln97" [llama_hls_top.cpp:100]   --->   Operation 30 'getelementptr' 'llama_inference_hls_top_float_float_float_float_float_float_float_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%llama_inference_hls_top_float_float_float_float_float_float_float_66 = getelementptr i32 %llama_inference_hls_top_float_float_float_float_float_float_float_5, i64 0, i64 %zext_ln97" [llama_hls_top.cpp:100]   --->   Operation 31 'getelementptr' 'llama_inference_hls_top_float_float_float_float_float_float_float_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%llama_inference_hls_top_float_float_float_float_float_float_float_67 = getelementptr i32 %llama_inference_hls_top_float_float_float_float_float_float_float_4, i64 0, i64 %zext_ln97" [llama_hls_top.cpp:100]   --->   Operation 32 'getelementptr' 'llama_inference_hls_top_float_float_float_float_float_float_float_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMData_to_store_ln100 = muxlogic i32 %bitcast_ln100"   --->   Operation 33 'muxlogic' 'muxLogicRAMData_to_store_ln100' <Predicate = (trunc_ln97 == 2)> <Delay = 0.43>
ST_2 : Operation 34 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_store_ln100 = muxlogic i8 %llama_inference_hls_top_float_float_float_float_float_float_float_66"   --->   Operation 34 'muxlogic' 'muxLogicRAMAddr_to_store_ln100' <Predicate = (trunc_ln97 == 2)> <Delay = 0.43>
ST_2 : Operation 35 [1/1] ( I:0.71ns O:0.71ns ) (share mux size 8)   --->   "%store_ln100 = store i32 %bitcast_ln100, i8 %llama_inference_hls_top_float_float_float_float_float_float_float_66" [llama_hls_top.cpp:100]   --->   Operation 35 'store' 'store_ln100' <Predicate = (trunc_ln97 == 2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx2.exit" [llama_hls_top.cpp:100]   --->   Operation 36 'br' 'br_ln100' <Predicate = (trunc_ln97 == 2)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMData_to_store_ln100 = muxlogic i32 %bitcast_ln100"   --->   Operation 37 'muxlogic' 'muxLogicRAMData_to_store_ln100' <Predicate = (trunc_ln97 == 1)> <Delay = 0.43>
ST_2 : Operation 38 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_store_ln100 = muxlogic i8 %llama_inference_hls_top_float_float_float_float_float_float_float_65"   --->   Operation 38 'muxlogic' 'muxLogicRAMAddr_to_store_ln100' <Predicate = (trunc_ln97 == 1)> <Delay = 0.43>
ST_2 : Operation 39 [1/1] ( I:0.71ns O:0.71ns ) (share mux size 8)   --->   "%store_ln100 = store i32 %bitcast_ln100, i8 %llama_inference_hls_top_float_float_float_float_float_float_float_65" [llama_hls_top.cpp:100]   --->   Operation 39 'store' 'store_ln100' <Predicate = (trunc_ln97 == 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx2.exit" [llama_hls_top.cpp:100]   --->   Operation 40 'br' 'br_ln100' <Predicate = (trunc_ln97 == 1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMData_to_store_ln100 = muxlogic i32 %bitcast_ln100"   --->   Operation 41 'muxlogic' 'muxLogicRAMData_to_store_ln100' <Predicate = (trunc_ln97 == 0)> <Delay = 0.43>
ST_2 : Operation 42 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_store_ln100 = muxlogic i8 %llama_inference_hls_top_float_float_float_float_float_float_float_64"   --->   Operation 42 'muxlogic' 'muxLogicRAMAddr_to_store_ln100' <Predicate = (trunc_ln97 == 0)> <Delay = 0.43>
ST_2 : Operation 43 [1/1] ( I:0.71ns O:0.71ns ) (share mux size 8)   --->   "%store_ln100 = store i32 %bitcast_ln100, i8 %llama_inference_hls_top_float_float_float_float_float_float_float_64" [llama_hls_top.cpp:100]   --->   Operation 43 'store' 'store_ln100' <Predicate = (trunc_ln97 == 0)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx2.exit" [llama_hls_top.cpp:100]   --->   Operation 44 'br' 'br_ln100' <Predicate = (trunc_ln97 == 0)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMData_to_store_ln100 = muxlogic i32 %bitcast_ln100"   --->   Operation 45 'muxlogic' 'muxLogicRAMData_to_store_ln100' <Predicate = (trunc_ln97 == 3)> <Delay = 0.43>
ST_2 : Operation 46 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_store_ln100 = muxlogic i8 %llama_inference_hls_top_float_float_float_float_float_float_float_67"   --->   Operation 46 'muxlogic' 'muxLogicRAMAddr_to_store_ln100' <Predicate = (trunc_ln97 == 3)> <Delay = 0.43>
ST_2 : Operation 47 [1/1] ( I:0.71ns O:0.71ns ) (share mux size 8)   --->   "%store_ln100 = store i32 %bitcast_ln100, i8 %llama_inference_hls_top_float_float_float_float_float_float_float_67" [llama_hls_top.cpp:100]   --->   Operation 47 'store' 'store_ln100' <Predicate = (trunc_ln97 == 3)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx2.exit" [llama_hls_top.cpp:100]   --->   Operation 48 'br' 'br_ln100' <Predicate = (trunc_ln97 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln97]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ llama_inference_hls_top_float_float_float_float_float_float_float_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ llama_inference_hls_top_float_float_float_float_float_float_float_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ llama_inference_hls_top_float_float_float_float_float_float_float_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ llama_inference_hls_top_float_float_float_float_float_float_float_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                    (alloca           ) [ 010]
sext_ln97_read                                                       (read             ) [ 000]
sext_ln97_cast                                                       (sext             ) [ 011]
specinterface_ln0                                                    (specinterface    ) [ 000]
store_ln97                                                           (store            ) [ 000]
br_ln0                                                               (br               ) [ 000]
i_16                                                                 (load             ) [ 000]
add_ln97                                                             (add              ) [ 000]
specbitsmap_ln0                                                      (specbitsmap      ) [ 000]
icmp_ln97                                                            (icmp             ) [ 010]
br_ln97                                                              (br               ) [ 000]
trunc_ln97                                                           (trunc            ) [ 011]
lshr_ln                                                              (partselect       ) [ 011]
switch_ln100                                                         (switch           ) [ 000]
store_ln97                                                           (store            ) [ 000]
br_ln97                                                              (br               ) [ 000]
gmem0_addr                                                           (getelementptr    ) [ 000]
specpipeline_ln98                                                    (specpipeline     ) [ 000]
speclooptripcount_ln99                                               (speclooptripcount) [ 000]
specloopname_ln97                                                    (specloopname     ) [ 000]
zext_ln97                                                            (zext             ) [ 000]
muxLogicAXIMCE_to_gmem0_addr_read                                    (muxlogic         ) [ 000]
gmem0_addr_read                                                      (read             ) [ 000]
bitcast_ln100                                                        (bitcast          ) [ 000]
llama_inference_hls_top_float_float_float_float_float_float_float_64 (getelementptr    ) [ 000]
llama_inference_hls_top_float_float_float_float_float_float_float_65 (getelementptr    ) [ 000]
llama_inference_hls_top_float_float_float_float_float_float_float_66 (getelementptr    ) [ 000]
llama_inference_hls_top_float_float_float_float_float_float_float_67 (getelementptr    ) [ 000]
muxLogicRAMData_to_store_ln100                                       (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln100                                       (muxlogic         ) [ 000]
store_ln100                                                          (store            ) [ 000]
br_ln100                                                             (br               ) [ 000]
muxLogicRAMData_to_store_ln100                                       (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln100                                       (muxlogic         ) [ 000]
store_ln100                                                          (store            ) [ 000]
br_ln100                                                             (br               ) [ 000]
muxLogicRAMData_to_store_ln100                                       (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln100                                       (muxlogic         ) [ 000]
store_ln100                                                          (store            ) [ 000]
br_ln100                                                             (br               ) [ 000]
muxLogicRAMData_to_store_ln100                                       (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln100                                       (muxlogic         ) [ 000]
store_ln100                                                          (store            ) [ 000]
br_ln100                                                             (br               ) [ 000]
ret_ln0                                                              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln97">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln97"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="llama_inference_hls_top_float_float_float_float_float_float_float_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llama_inference_hls_top_float_float_float_float_float_float_float_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="llama_inference_hls_top_float_float_float_float_float_float_float_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llama_inference_hls_top_float_float_float_float_float_float_float_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="llama_inference_hls_top_float_float_float_float_float_float_float_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llama_inference_hls_top_float_float_float_float_float_float_float_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="llama_inference_hls_top_float_float_float_float_float_float_float_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llama_inference_hls_top_float_float_float_float_float_float_float_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln97_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="62" slack="0"/>
<pin id="72" dir="0" index="1" bw="62" slack="0"/>
<pin id="73" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln97_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="llama_inference_hls_top_float_float_float_float_float_float_float_64_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llama_inference_hls_top_float_float_float_float_float_float_float_64/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="llama_inference_hls_top_float_float_float_float_float_float_float_65_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="8" slack="0"/>
<pin id="87" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llama_inference_hls_top_float_float_float_float_float_float_float_65/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="llama_inference_hls_top_float_float_float_float_float_float_float_66_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llama_inference_hls_top_float_float_float_float_float_float_float_66/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="llama_inference_hls_top_float_float_float_float_float_float_float_67_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llama_inference_hls_top_float_float_float_float_float_float_float_67/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln100_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln100_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln100_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln100_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="gmem0_addr_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln100/2 muxLogicRAMData_to_store_ln100/2 muxLogicRAMData_to_store_ln100/2 muxLogicRAMData_to_store_ln100/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sext_ln97_cast_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="62" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97_cast/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln97_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="10" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_16_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_16/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln97_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln97_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="9" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln97_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln97/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="lshr_ln_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="10" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="0" index="3" bw="5" slack="0"/>
<pin id="169" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="switch_ln100_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="0" index="3" bw="2" slack="0"/>
<pin id="179" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln100/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln97_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="10" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="gmem0_addr_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="62" slack="1"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln97_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="muxLogicAXIMCE_to_gmem0_addr_read_fu_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMCE_to_gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="bitcast_ln100_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln100/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="muxLogicRAMAddr_to_store_ln100_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln100/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="muxLogicRAMAddr_to_store_ln100_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln100/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="muxLogicRAMAddr_to_store_ln100_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln100/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="muxLogicRAMAddr_to_store_ln100_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln100/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="i_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="0"/>
<pin id="231" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="236" class="1005" name="sext_ln97_cast_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln97_cast "/>
</bind>
</comp>

<comp id="244" class="1005" name="trunc_ln97_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="1"/>
<pin id="246" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln97 "/>
</bind>
</comp>

<comp id="248" class="1005" name="lshr_ln_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="64" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="64" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="64" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="64" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="90" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="83" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="76" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="97" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="62" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="70" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="145" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="145" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="180"><net_src comp="160" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="48" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="188"><net_src comp="148" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="189" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="207"><net_src comp="128" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="216"><net_src comp="90" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="83" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="76" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="97" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="66" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="239"><net_src comp="136" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="247"><net_src comp="160" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="164" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="195" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: llama_inference_hls_top_float_float_float_float_float_float_float_7 | {2 }
	Port: llama_inference_hls_top_float_float_float_float_float_float_float_6 | {2 }
	Port: llama_inference_hls_top_float_float_float_float_float_float_float_5 | {2 }
	Port: llama_inference_hls_top_float_float_float_float_float_float_float_4 | {2 }
 - Input state : 
	Port: llama_inference_hls_top_Pipeline_load_input_loop : gmem0 | {2 }
	Port: llama_inference_hls_top_Pipeline_load_input_loop : sext_ln97 | {1 }
  - Chain level:
	State 1
		store_ln97 : 1
		i_16 : 1
		add_ln97 : 2
		icmp_ln97 : 2
		br_ln97 : 3
		trunc_ln97 : 2
		lshr_ln : 2
		switch_ln100 : 3
		store_ln97 : 3
	State 2
		gmem0_addr_read : 1
		bitcast_ln100 : 1
		llama_inference_hls_top_float_float_float_float_float_float_float_64 : 1
		llama_inference_hls_top_float_float_float_float_float_float_float_65 : 1
		llama_inference_hls_top_float_float_float_float_float_float_float_66 : 1
		llama_inference_hls_top_float_float_float_float_float_float_float_67 : 1
		muxLogicRAMData_to_store_ln100 : 2
		muxLogicRAMAddr_to_store_ln100 : 2
		store_ln100 : 2
		muxLogicRAMData_to_store_ln100 : 2
		muxLogicRAMAddr_to_store_ln100 : 2
		store_ln100 : 2
		muxLogicRAMData_to_store_ln100 : 2
		muxLogicRAMAddr_to_store_ln100 : 2
		store_ln100 : 2
		muxLogicRAMData_to_store_ln100 : 2
		muxLogicRAMAddr_to_store_ln100 : 2
		store_ln100 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|    add   |              add_ln97_fu_148             |    0    |    10   |
|----------|------------------------------------------|---------|---------|
|   icmp   |             icmp_ln97_fu_154             |    0    |    4    |
|----------|------------------------------------------|---------|---------|
|   read   |         sext_ln97_read_read_fu_70        |    0    |    0    |
|          |        gmem0_addr_read_read_fu_128       |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |                grp_fu_133                |    0    |    0    |
|          | muxLogicAXIMCE_to_gmem0_addr_read_fu_202 |    0    |    0    |
| muxlogic |   muxLogicRAMAddr_to_store_ln100_fu_213  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln100_fu_217  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln100_fu_221  |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln100_fu_225  |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   sext   |           sext_ln97_cast_fu_136          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   trunc  |             trunc_ln97_fu_160            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|partselect|              lshr_ln_fu_164              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|  switch  |            switch_ln100_fu_174           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   zext   |             zext_ln97_fu_195             |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |    14   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_229      |   10   |
|    lshr_ln_reg_248   |    8   |
|sext_ln97_cast_reg_236|   64   |
|  trunc_ln97_reg_244  |    2   |
+----------------------+--------+
|         Total        |   84   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   84   |    -   |
+-----------+--------+--------+
|   Total   |   84   |   14   |
+-----------+--------+--------+
