
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0.v
# synth_design -part xc7z020clg484-3 -top dsp_signed_mult_18x18_unit_18_36_0 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top dsp_signed_mult_18x18_unit_18_36_0 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 102246 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.539 ; gain = 25.895 ; free physical = 243907 ; free virtual = 311965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mult_18x18_unit_18_36_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mult_18x18_unit_18_36_0' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 71.660 ; free physical = 243925 ; free virtual = 311984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 71.660 ; free physical = 243926 ; free virtual = 311984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.305 ; gain = 79.660 ; free physical = 243925 ; free virtual = 311984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.305 ; gain = 87.660 ; free physical = 243916 ; free virtual = 311975
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dsp_signed_mult_18x18_unit_18_36_0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A*B)'.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A*B)'.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.285 ; gain = 217.641 ; free physical = 244856 ; free virtual = 312915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                        | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp_signed_mult_18x18_unit_18_36_0 | (C+A*B)'    | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_36_0 | (C+A*B)'    | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+-----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.289 ; gain = 217.645 ; free physical = 244829 ; free virtual = 312887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.289 ; gain = 217.645 ; free physical = 244845 ; free virtual = 312904
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.289 ; gain = 217.645 ; free physical = 244855 ; free virtual = 312914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.289 ; gain = 217.645 ; free physical = 244855 ; free virtual = 312914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.289 ; gain = 217.645 ; free physical = 244855 ; free virtual = 312914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.289 ; gain = 217.645 ; free physical = 244855 ; free virtual = 312914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.289 ; gain = 217.645 ; free physical = 244855 ; free virtual = 312914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.289 ; gain = 217.645 ; free physical = 244855 ; free virtual = 312914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |FDRE    |     3|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     5|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.289 ; gain = 217.645 ; free physical = 244855 ; free virtual = 312914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.289 ; gain = 217.645 ; free physical = 244857 ; free virtual = 312915
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.293 ; gain = 217.645 ; free physical = 244868 ; free virtual = 312926
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1787.453 ; gain = 0.000 ; free physical = 244742 ; free virtual = 312800
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1787.453 ; gain = 312.906 ; free physical = 244797 ; free virtual = 312855
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2258.082 ; gain = 470.629 ; free physical = 245177 ; free virtual = 313234
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2258.082 ; gain = 0.000 ; free physical = 245173 ; free virtual = 313230
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2282.094 ; gain = 0.000 ; free physical = 245187 ; free virtual = 313243
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2335.113 ; gain = 0.000 ; free physical = 245141 ; free virtual = 313197

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: d7882c4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2335.113 ; gain = 0.000 ; free physical = 245140 ; free virtual = 313197

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d7882c4e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2352.094 ; gain = 0.004 ; free physical = 245096 ; free virtual = 313153
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d7882c4e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2352.094 ; gain = 0.004 ; free physical = 245096 ; free virtual = 313154
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d7882c4e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2352.094 ; gain = 0.004 ; free physical = 245092 ; free virtual = 313149
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d7882c4e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2352.094 ; gain = 0.004 ; free physical = 245090 ; free virtual = 313148
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d7882c4e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2352.094 ; gain = 0.004 ; free physical = 245087 ; free virtual = 313144
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d7882c4e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2352.094 ; gain = 0.004 ; free physical = 245087 ; free virtual = 313144
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2352.094 ; gain = 0.000 ; free physical = 245087 ; free virtual = 313144
Ending Logic Optimization Task | Checksum: d7882c4e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2352.094 ; gain = 0.004 ; free physical = 245086 ; free virtual = 313143

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d7882c4e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2352.094 ; gain = 0.000 ; free physical = 245074 ; free virtual = 313130

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d7882c4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2352.094 ; gain = 0.000 ; free physical = 245074 ; free virtual = 313130

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2352.094 ; gain = 0.000 ; free physical = 245074 ; free virtual = 313130
Ending Netlist Obfuscation Task | Checksum: d7882c4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2352.094 ; gain = 0.000 ; free physical = 245074 ; free virtual = 313130
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: d7882c4e
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module dsp_signed_mult_18x18_unit_18_36_0 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2419.102 ; gain = 2.996 ; free physical = 245060 ; free virtual = 313118
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2421.102 ; gain = 1.004 ; free physical = 245058 ; free virtual = 313116
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=9.217 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2423.102 ; gain = 6.996 ; free physical = 245037 ; free virtual = 313094
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2535.152 ; gain = 114.051 ; free physical = 245021 ; free virtual = 313078
Power optimization passes: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2535.152 ; gain = 119.047 ; free physical = 245020 ; free virtual = 313078

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 245040 ; free virtual = 313097


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design dsp_signed_mult_18x18_unit_18_36_0 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 3
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: d7882c4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 245039 ; free virtual = 313096
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: d7882c4e
Power optimization: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2535.152 ; gain = 183.059 ; free physical = 245042 ; free virtual = 313099
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 3543872 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d7882c4e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 245046 ; free virtual = 313104
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: d7882c4e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 245045 ; free virtual = 313103
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: d7882c4e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 245045 ; free virtual = 313103
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: d7882c4e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 245045 ; free virtual = 313103
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d7882c4e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 245045 ; free virtual = 313102

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 245045 ; free virtual = 313102
Ending Netlist Obfuscation Task | Checksum: d7882c4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 245045 ; free virtual = 313102
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244966 ; free virtual = 313023
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244966 ; free virtual = 313023
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244966 ; free virtual = 313023

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244922 ; free virtual = 312980

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8c0f1283

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244909 ; free virtual = 312967

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8c0f1283

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244907 ; free virtual = 312965
Phase 1 Placer Initialization | Checksum: 8c0f1283

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244907 ; free virtual = 312965

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 49b1e57a

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244902 ; free virtual = 312960

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244859 ; free virtual = 312917

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1830b12bc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244859 ; free virtual = 312917
Phase 2 Global Placement | Checksum: c654d694

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244857 ; free virtual = 312915

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c654d694

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244857 ; free virtual = 312915

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cc5a1311

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244855 ; free virtual = 312913

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: bb467ad6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244854 ; free virtual = 312912

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c6daf37c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244854 ; free virtual = 312912

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 130234566

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244857 ; free virtual = 312915

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 130234566

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244857 ; free virtual = 312915

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 123fecf24

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244856 ; free virtual = 312914
Phase 3 Detail Placement | Checksum: 123fecf24

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244856 ; free virtual = 312914

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 89770301

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 89770301

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244860 ; free virtual = 312918
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.171. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: b62391bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244860 ; free virtual = 312917
Phase 4.1 Post Commit Optimization | Checksum: b62391bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244860 ; free virtual = 312917

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b62391bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244860 ; free virtual = 312918

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b62391bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244859 ; free virtual = 312917

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244858 ; free virtual = 312916
Phase 4.4 Final Placement Cleanup | Checksum: b62391bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244858 ; free virtual = 312916
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b62391bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244858 ; free virtual = 312916
Ending Placer Task | Checksum: 50589f35

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244874 ; free virtual = 312931
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 97.4% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244862 ; free virtual = 312920
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244857 ; free virtual = 312915
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 244816 ; free virtual = 312875
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 50589f35 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "ax[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ax[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ax[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ax[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ax[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ax[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ax[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ax[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ax[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ax[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ax[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ax[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ax[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ax[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ax[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ax[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ax[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ax[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ax[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ax[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ax[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ax[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ax[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ax[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ax[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ax[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ax[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ax[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ax[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ax[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ax[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ax[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ax[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ax[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ax[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ax[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ay[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ay[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ay[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ay[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ay[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ay[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ay[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ay[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ay[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ay[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ay[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ay[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ay[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ay[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ay[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ay[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ay[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ay[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ay[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ay[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ay[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ay[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ay[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ay[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ay[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ay[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ay[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ay[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ay[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ay[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ay[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ay[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ay[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ay[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ay[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ay[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bx[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bx[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bx[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bx[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bx[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bx[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bx[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bx[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bx[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bx[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bx[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bx[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bx[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bx[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bx[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bx[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bx[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bx[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bx[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bx[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bx[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bx[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bx[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bx[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bx[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bx[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bx[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bx[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bx[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bx[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bx[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bx[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bx[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bx[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bx[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bx[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "by[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "by[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "by[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "by[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "by[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "by[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "by[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "by[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "by[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "by[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "by[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "by[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "by[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "by[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "by[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "by[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "by[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "by[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "by[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "by[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "by[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "by[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "by[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "by[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "by[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "by[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "by[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "by[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "by[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "by[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "by[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "by[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "by[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "by[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "by[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "by[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ena" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ena". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 19aea4489

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 242509 ; free virtual = 310570
Post Restoration Checksum: NetGraph: d82cdcfb NumContArr: c2bd678e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19aea4489

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 242507 ; free virtual = 310568

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19aea4489

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 242467 ; free virtual = 310529

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19aea4489

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 242467 ; free virtual = 310528
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ceae9c5e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 242456 ; free virtual = 310518
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.171  | TNS=0.000  | WHS=0.160  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1057e50b7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2535.152 ; gain = 0.000 ; free physical = 242454 ; free virtual = 310515

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 15eca3f3e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.211 ; gain = 1.059 ; free physical = 242452 ; free virtual = 310513

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.154  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2112bd821

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.211 ; gain = 1.059 ; free physical = 242458 ; free virtual = 310519
Phase 4 Rip-up And Reroute | Checksum: 2112bd821

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.211 ; gain = 1.059 ; free physical = 242458 ; free virtual = 310519

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2112bd821

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.211 ; gain = 1.059 ; free physical = 242465 ; free virtual = 310526

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2112bd821

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.211 ; gain = 1.059 ; free physical = 242465 ; free virtual = 310526
Phase 5 Delay and Skew Optimization | Checksum: 2112bd821

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.211 ; gain = 1.059 ; free physical = 242465 ; free virtual = 310526

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19b7f79db

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.211 ; gain = 1.059 ; free physical = 242466 ; free virtual = 310527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.154  | TNS=0.000  | WHS=0.186  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19b7f79db

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.211 ; gain = 1.059 ; free physical = 242465 ; free virtual = 310526
Phase 6 Post Hold Fix | Checksum: 19b7f79db

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.211 ; gain = 1.059 ; free physical = 242465 ; free virtual = 310526

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19b7f79db

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.211 ; gain = 1.059 ; free physical = 242461 ; free virtual = 310522

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19b7f79db

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2539.211 ; gain = 4.059 ; free physical = 242460 ; free virtual = 310522

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19b7f79db

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2539.211 ; gain = 4.059 ; free physical = 242460 ; free virtual = 310522

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.154  | TNS=0.000  | WHS=0.186  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19b7f79db

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2539.211 ; gain = 4.059 ; free physical = 242460 ; free virtual = 310521
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2539.211 ; gain = 4.059 ; free physical = 242492 ; free virtual = 310553

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2539.211 ; gain = 4.059 ; free physical = 242492 ; free virtual = 310553
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.211 ; gain = 0.000 ; free physical = 242491 ; free virtual = 310552
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2539.211 ; gain = 0.000 ; free physical = 242475 ; free virtual = 310538
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.211 ; gain = 0.000 ; free physical = 242485 ; free virtual = 310547
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0/post_imp_drc.rpt.
report_drc completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:58:09 2022...
