// Seed: 3215111424
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1[-1] = id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd26,
    parameter id_4 = 32'd91,
    parameter id_7 = 32'd80
) (
    id_1,
    id_2,
    _id_3
);
  output wire _id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  logic _id_4;
  assign id_2 = !id_1 - -1;
  logic id_5 = 1'b0 * 1 - id_1[1 : id_4&id_4];
  logic [id_3 : id_3] id_6;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2
  );
  assign id_4 = id_1;
  parameter id_7 = (1);
  logic id_8;
  uwire id_9 = id_5 !=? -1;
  wire  id_10;
  assign id_6[id_7==-1] = id_8 + -1;
endmodule
