Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Aug 21 22:20:06 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file moore_fsm_safe_lock_timing_summary_routed.rpt -pb moore_fsm_safe_lock_timing_summary_routed.pb -rpx moore_fsm_safe_lock_timing_summary_routed.rpx -warn_on_violation
| Design       : moore_fsm_safe_lock
| Device       : 7a15tl-csg325
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19)
-------------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   21          inf        0.000                      0                   21           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            error
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.842ns  (logic 3.890ns (56.852%)  route 2.952ns (43.148%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.497     0.497 r  FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           1.086     1.583    FSM_onehot_state_reg_n_0_[4]
    SLICE_X1Y1           LUT5 (Prop_lut5_I0_O)        0.324     1.907 r  error_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.866     3.773    error_OBUF
    U10                  OBUF (Prop_obuf_I_O)         3.069     6.842 r  error_OBUF_inst/O
                         net (fo=0)                   0.000     6.842    error
    U10                                                               r  error (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            unlock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.484ns  (logic 3.690ns (56.913%)  route 2.794ns (43.087%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.497     0.497 r  FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           1.086     1.583    FSM_onehot_state_reg_n_0_[4]
    SLICE_X1Y1           LUT5 (Prop_lut5_I0_O)        0.313     1.896 r  unlock_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.708     3.604    unlock_OBUF
    V9                   OBUF (Prop_obuf_I_O)         2.880     6.484 r  unlock_OBUF_inst/O
                         net (fo=0)                   0.000     6.484    unlock
    V9                                                                r  unlock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            register_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.209ns  (logic 1.035ns (46.846%)  route 1.174ns (53.154%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U9                   IBUF (Prop_ibuf_I_O)         1.035     1.035 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.174     2.209    reset_IBUF
    SLICE_X0Y2           FDCE                                         f  register_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_state_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.086ns  (logic 1.035ns (49.617%)  route 1.051ns (50.383%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U9                   IBUF (Prop_ibuf_I_O)         1.035     1.035 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.051     2.086    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            register_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.086ns  (logic 1.035ns (49.617%)  route 1.051ns (50.383%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U9                   IBUF (Prop_ibuf_I_O)         1.035     1.035 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.051     2.086    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  register_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            register_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.086ns  (logic 1.035ns (49.617%)  route 1.051ns (50.383%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U9                   IBUF (Prop_ibuf_I_O)         1.035     1.035 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.051     2.086    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  register_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            register_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.086ns  (logic 1.035ns (49.617%)  route 1.051ns (50.383%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U9                   IBUF (Prop_ibuf_I_O)         1.035     1.035 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.051     2.086    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  register_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.083ns  (logic 1.035ns (49.690%)  route 1.048ns (50.310%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U9                   IBUF (Prop_ibuf_I_O)         1.035     1.035 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.048     2.083    reset_IBUF
    SLICE_X1Y1           FDPE                                         f  FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.083ns  (logic 1.035ns (49.690%)  route 1.048ns (50.310%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U9                   IBUF (Prop_ibuf_I_O)         1.035     1.035 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.048     2.083    reset_IBUF
    SLICE_X1Y1           FDCE                                         f  FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.083ns  (logic 1.035ns (49.690%)  route 1.048ns (50.310%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U9                   IBUF (Prop_ibuf_I_O)         1.035     1.035 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.048     2.083    reset_IBUF
    SLICE_X1Y1           FDCE                                         f  FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.177ns (54.482%)  route 0.148ns (45.518%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.177     0.177 r  FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.148     0.325    FSM_onehot_state_reg_n_0_[4]
    SLICE_X1Y1           FDPE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.255ns (70.175%)  route 0.108ns (29.825%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.108     0.301    FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y1           LUT6 (Prop_lut6_I3_O)        0.062     0.363 r  register[3]_i_1/O
                         net (fo=1, routed)           0.000     0.363    register[3]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  register_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.255ns (69.663%)  route 0.111ns (30.337%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.111     0.304    FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y1           LUT6 (Prop_lut6_I3_O)        0.062     0.366 r  register[2]_i_1/O
                         net (fo=1, routed)           0.000     0.366    register[2]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  register_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.193ns (52.463%)  route 0.175ns (47.537%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.175     0.368    FSM_onehot_state_reg_n_0_[3]
    SLICE_X0Y1           FDCE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.255ns (64.159%)  route 0.142ns (35.841%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  register_reg[0]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  register_reg[0]/Q
                         net (fo=3, routed)           0.142     0.335    register[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I0_O)        0.062     0.397 r  register[1]_i_1/O
                         net (fo=1, routed)           0.000     0.397    register[1]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.193ns (44.893%)  route 0.237ns (55.107%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.237     0.430    FSM_onehot_state_reg_n_0_[1]
    SLICE_X1Y1           FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.193ns (44.030%)  route 0.245ns (55.970%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.193     0.193 r  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.245     0.438    FSM_onehot_state_reg_n_0_[0]
    SLICE_X1Y1           FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.255ns (51.355%)  route 0.242ns (48.645%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.101     0.294    FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.062     0.356 r  register[0]_i_1/O
                         net (fo=1, routed)           0.141     0.497    p_0_in
    SLICE_X0Y2           FDCE                                         r  register_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.193ns (31.435%)  route 0.421ns (68.565%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.421     0.614    FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y1           FDCE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_in
                            (input port)
  Destination:            register_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.851ns  (logic 0.419ns (49.179%)  route 0.433ns (50.821%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  serial_in (IN)
                         net (fo=0)                   0.000     0.000    serial_in
    V11                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  serial_in_IBUF_inst/O
                         net (fo=1, routed)           0.433     0.851    serial_in_IBUF
    SLICE_X0Y2           FDCE                                         r  register_reg[0]/D
  -------------------------------------------------------------------    -------------------





