#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Mar 24 15:33:39 2018
# Process ID: 368
# Current directory: C:/git/SR/lab3/zad6_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3828 C:\git\SR\lab3\zad6_1\zad6_1.xpr
# Log file: C:/git/SR/lab3/zad6_1/vivado.log
# Journal file: C:/git/SR/lab3/zad6_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab3/zad6_1/zad6_1.xpr
update_compile_order -fileset sources_1
create_project zad6_3 C:/git/SR/lab3/zad6_3 -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
current_project zad6_1
file mkdir C:/git/SR/lab3/zad6_3/zad6_3.srcs/sim_1/new
current_project zad6_3
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/git/SR/lab3/zad6_3/zad6_3.srcs/sim_1/new/gen.v w ]
add_files -fileset sim_1 C:/git/SR/lab3/zad6_3/zad6_3.srcs/sim_1/new/gen.v
close [ open C:/git/SR/lab3/zad6_3/zad6_3.srcs/sim_1/new/load_file.v w ]
add_files -fileset sim_1 C:/git/SR/lab3/zad6_3/zad6_3.srcs/sim_1/new/load_file.v
close [ open C:/git/SR/lab3/zad6_3/zad6_3.srcs/sim_1/new/write.v w ]
add_files -fileset sim_1 C:/git/SR/lab3/zad6_3/zad6_3.srcs/sim_1/new/write.v
close [ open C:/git/SR/lab3/zad6_3/zad6_3.srcs/sim_1/new/test.v w ]
add_files -fileset sim_1 C:/git/SR/lab3/zad6_3/zad6_3.srcs/sim_1/new/test.v
update_compile_order -fileset sim_1
file mkdir C:/git/SR/lab3/zad6_3/zad6_3.srcs/sources_1/new
close [ open C:/git/SR/lab3/zad6_3/zad6_3.srcs/sources_1/new/uart_tx.v w ]
add_files C:/git/SR/lab3/zad6_3/zad6_3.srcs/sources_1/new/uart_tx.v
close [ open C:/git/SR/lab3/zad6_3/zad6_3.srcs/sources_1/new/uart_rx.v w ]
add_files C:/git/SR/lab3/zad6_3/zad6_3.srcs/sources_1/new/uart_rx.v
update_compile_order -fileset sources_1
current_project zad6_1
current_project zad6_3
current_project zad6_1
current_project zad6_3
update_compile_order -fileset sim_1
current_project zad6_1
current_project zad6_3
current_project zad6_1
current_project zad6_3
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
source test.tcl
restart
run 450 ns
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/git/SR/lab3/zad6_3/zad6_3.srcs/sim_1/new/out.txt C:/git/SR/lab3/zad6_3/zad6_3.srcs/sim_1/new/in.txt}
launch_simulation
source test.tcl
update_compile_order -fileset sim_1
restart
run 450 ns
close_sim
launch_simulation
source test.tcl
close_sim
synth_design -rtl -name rtl_1
close_design
