<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DRAMSimII: DRAMsimII::PowerConfig Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><b>DRAMsimII</b>::<a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html">PowerConfig</a>
  </div>
</div>
<div class="contents">
<h1>DRAMsimII::PowerConfig Class Reference</h1><!-- doxytag: class="DRAMsimII::PowerConfig" -->
<p>stores power configuration parameters for this DRAM system necessary to calculate power consumed  
<a href="#_details">More...</a></p>

<p><code>#include &lt;powerConfig.hh&gt;</code></p>

<p><a href="class_d_r_a_msim_i_i_1_1_power_config-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cdd07a9f2eeb3bf975bce1b771c6588"></a><!-- doxytag: member="DRAMsimII::PowerConfig::VDD" ref="a2cdd07a9f2eeb3bf975bce1b771c6588" args="" -->
const float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#a2cdd07a9f2eeb3bf975bce1b771c6588">VDD</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the current voltage <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6be7a891471dacc52988c6d2087c7621"></a><!-- doxytag: member="DRAMsimII::PowerConfig::VDDmax" ref="a6be7a891471dacc52988c6d2087c7621" args="" -->
const float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#a6be7a891471dacc52988c6d2087c7621">VDDmax</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the maximum voltage as specified by the manufacturer's datasheets <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc6137300dd0ae8efc940bad4fd0a4dc"></a><!-- doxytag: member="DRAMsimII::PowerConfig::IDD0" ref="acc6137300dd0ae8efc940bad4fd0a4dc" args="" -->
const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#acc6137300dd0ae8efc940bad4fd0a4dc">IDD0</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Operating Current: One <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html" title="this class logically represents a bank">Bank</a> Active-Precharge in mA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa3bb47180335c398d1b7d74d175a27e"></a><!-- doxytag: member="DRAMsimII::PowerConfig::IDD1" ref="aaa3bb47180335c398d1b7d74d175a27e" args="" -->
const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#aaa3bb47180335c398d1b7d74d175a27e">IDD1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">one bank ACT to read to Pre current, in mA <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a016237d8cbd57687e2be0a67f1cc9715"></a><!-- doxytag: member="DRAMsimII::PowerConfig::IDD2P" ref="a016237d8cbd57687e2be0a67f1cc9715" args="" -->
const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#a016237d8cbd57687e2be0a67f1cc9715">IDD2P</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Precharge Power-Down Current (CKE=0), in mA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade79496bd6882a0ef7e7a79b70c42fa6"></a><!-- doxytag: member="DRAMsimII::PowerConfig::IDD2N" ref="ade79496bd6882a0ef7e7a79b70c42fa6" args="" -->
const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#ade79496bd6882a0ef7e7a79b70c42fa6">IDD2N</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Precharge Standby Current (CKE=1), in mA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1d400062bd5fd6e1d98901df2227a40"></a><!-- doxytag: member="DRAMsimII::PowerConfig::IDD3P" ref="ae1d400062bd5fd6e1d98901df2227a40" args="" -->
const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#ae1d400062bd5fd6e1d98901df2227a40">IDD3P</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Active Power-Down Current (CKE=0), in mA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a289c455a142ad23e9e4784b7972cf7a9"></a><!-- doxytag: member="DRAMsimII::PowerConfig::IDD3N" ref="a289c455a142ad23e9e4784b7972cf7a9" args="" -->
const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#a289c455a142ad23e9e4784b7972cf7a9">IDD3N</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Active Standby Current (CKE=1), in mA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abdcf36714e73cfedf89863e26dfafa71"></a><!-- doxytag: member="DRAMsimII::PowerConfig::IDD4R" ref="abdcf36714e73cfedf89863e26dfafa71" args="" -->
const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#abdcf36714e73cfedf89863e26dfafa71">IDD4R</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Operating Burst Read Current in mA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e3826e185945cb6bd83929f0217aa65"></a><!-- doxytag: member="DRAMsimII::PowerConfig::IDD4W" ref="a8e3826e185945cb6bd83929f0217aa65" args="" -->
const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#a8e3826e185945cb6bd83929f0217aa65">IDD4W</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Operating Burst Write Current in mA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a06eb2db02c606eb3526a9093034baadf"></a><!-- doxytag: member="DRAMsimII::PowerConfig::IDD5" ref="a06eb2db02c606eb3526a9093034baadf" args="" -->
const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#a06eb2db02c606eb3526a9093034baadf">IDD5</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Burst Refresh Current in mA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab22f1bf3026c8bec4c4b5a8c68664a5"></a><!-- doxytag: member="DRAMsimII::PowerConfig::PdsACT" ref="aab22f1bf3026c8bec4c4b5a8c68664a5" args="" -->
const double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#aab22f1bf3026c8bec4c4b5a8c68664a5">PdsACT</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">power for ACT/PRE commands <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a768cfebd0e75a627c43c214b11f61d1e"></a><!-- doxytag: member="DRAMsimII::PowerConfig::PdsACT_STBY" ref="a768cfebd0e75a627c43c214b11f61d1e" args="" -->
const double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#a768cfebd0e75a627c43c214b11f61d1e">PdsACT_STBY</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">background power for active standby <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3648aa7b38fc85fb4c4e1d220c976ba"></a><!-- doxytag: member="DRAMsimII::PowerConfig::PdsPRE_STBY" ref="af3648aa7b38fc85fb4c4e1d220c976ba" args="" -->
const double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#af3648aa7b38fc85fb4c4e1d220c976ba">PdsPRE_STBY</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">background power for precharge standby <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75f03d55e4c24af89c6558a02e9c8e21"></a><!-- doxytag: member="DRAMsimII::PowerConfig::PdsACT_PDN" ref="a75f03d55e4c24af89c6558a02e9c8e21" args="" -->
const double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#a75f03d55e4c24af89c6558a02e9c8e21">PdsACT_PDN</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">background power for active powerdown <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8b8834e1225fbc2266a4cc6e4583c56"></a><!-- doxytag: member="DRAMsimII::PowerConfig::PdsPRE_PDN" ref="ad8b8834e1225fbc2266a4cc6e4583c56" args="" -->
const double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#ad8b8834e1225fbc2266a4cc6e4583c56">PdsPRE_PDN</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">background power for precharge powerdown <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63ee25ac031573e1dc14e1891a730831"></a><!-- doxytag: member="DRAMsimII::PowerConfig::PdsRD" ref="a63ee25ac031573e1dc14e1891a730831" args="" -->
const double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#a63ee25ac031573e1dc14e1891a730831">PdsRD</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">read power <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae067f41b7962d84291065d690185ed5f"></a><!-- doxytag: member="DRAMsimII::PowerConfig::PdsWR" ref="ae067f41b7962d84291065d690185ed5f" args="" -->
const double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#ae067f41b7962d84291065d690185ed5f">PdsWR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">write power <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a028ace0968813398c392e28b8555e59c"></a><!-- doxytag: member="DRAMsimII::PowerConfig::voltageScaleFactor" ref="a028ace0968813398c392e28b8555e59c" args="" -->
const double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#a028ace0968813398c392e28b8555e59c">voltageScaleFactor</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">derating based on voltage <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a784453494232856e7c97702cd9b5441d"></a><!-- doxytag: member="DRAMsimII::PowerConfig::frequencyScaleFactor" ref="a784453494232856e7c97702cd9b5441d" args="" -->
const double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#a784453494232856e7c97702cd9b5441d">frequencyScaleFactor</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">derating based on frequency <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab76f5022b9c3fe231b4dd4cc740c5d01"></a><!-- doxytag: member="DRAMsimII::PowerConfig::PdstermW" ref="ab76f5022b9c3fe231b4dd4cc740c5d01" args="" -->
const double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#ab76f5022b9c3fe231b4dd4cc740c5d01">PdstermW</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">termination power for writes <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aedbe2735c82712b4c9d696e26c63248a"></a><!-- doxytag: member="DRAMsimII::PowerConfig::PdqRD" ref="aedbe2735c82712b4c9d696e26c63248a" args="" -->
const double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#aedbe2735c82712b4c9d696e26c63248a">PdqRD</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">power per DQ, determined by system design <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39c42f04e2213ba93c87618fcf96ec11"></a><!-- doxytag: member="DRAMsimII::PowerConfig::PdqWR" ref="a39c42f04e2213ba93c87618fcf96ec11" args="" -->
const double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#a39c42f04e2213ba93c87618fcf96ec11">PdqWR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">power per DQ write <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a233890c03767cf6f3604c9a0a6fcdb34"></a><!-- doxytag: member="DRAMsimII::PowerConfig::PdqRDoth" ref="a233890c03767cf6f3604c9a0a6fcdb34" args="" -->
const double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#a233890c03767cf6f3604c9a0a6fcdb34">PdqRDoth</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">power per other DQ, read <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3543e7a134ab79e005d894f454afb1a5"></a><!-- doxytag: member="DRAMsimII::PowerConfig::PdqWRoth" ref="a3543e7a134ab79e005d894f454afb1a5" args="" -->
const double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#a3543e7a134ab79e005d894f454afb1a5">PdqWRoth</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">power per other DQ, write <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2174e4e69551a1930410d70558c0c44b"></a><!-- doxytag: member="DRAMsimII::PowerConfig::DQperDRAM" ref="a2174e4e69551a1930410d70558c0c44b" args="" -->
const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#a2174e4e69551a1930410d70558c0c44b">DQperDRAM</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">number of DQ per DRAM <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28ce2cb174daaa866b33cfdcde290666"></a><!-- doxytag: member="DRAMsimII::PowerConfig::DQSperDRAM" ref="a28ce2cb174daaa866b33cfdcde290666" args="" -->
const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#a28ce2cb174daaa866b33cfdcde290666">DQSperDRAM</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">number of DQS per DRAM <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af07db4e9251712740e5ce45fc42b2b70"></a><!-- doxytag: member="DRAMsimII::PowerConfig::DMperDRAM" ref="af07db4e9251712740e5ce45fc42b2b70" args="" -->
const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#af07db4e9251712740e5ce45fc42b2b70">DMperDRAM</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">number of DM per DRAM <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aede0f7bd140d8a07bcbc4febe85ae562"></a><!-- doxytag: member="DRAMsimII::PowerConfig::DQperRank" ref="aede0f7bd140d8a07bcbc4febe85ae562" args="" -->
const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#aede0f7bd140d8a07bcbc4febe85ae562">DQperRank</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of pins per rank, useful to know how many DRAMs there are per rank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9944b877a3e2d3cf25f45cc8f4553c1b"></a><!-- doxytag: member="DRAMsimII::PowerConfig::frequency" ref="a9944b877a3e2d3cf25f45cc8f4553c1b" args="" -->
const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#a9944b877a3e2d3cf25f45cc8f4553c1b">frequency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">frequency of the system <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aafee19ddcd408b4ee09462870aeb631f"></a><!-- doxytag: member="DRAMsimII::PowerConfig::specFrequency" ref="aafee19ddcd408b4ee09462870aeb631f" args="" -->
const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#aafee19ddcd408b4ee09462870aeb631f">specFrequency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">frequency specified in the data sheets <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab73df1ca62af4b381ff848484bdfe3e8"></a><!-- doxytag: member="DRAMsimII::PowerConfig::tBurst" ref="ab73df1ca62af4b381ff848484bdfe3e8" args="" -->
const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#ab73df1ca62af4b381ff848484bdfe3e8">tBurst</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">burst length in cycles <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae88e1afa1b55d111239edab708195126"></a><!-- doxytag: member="DRAMsimII::PowerConfig::tRC" ref="ae88e1afa1b55d111239edab708195126" args="" -->
const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#ae88e1afa1b55d111239edab708195126">tRC</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">tRC according to the data sheet, in cycles <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="addec05dcbe5506a9d1f0a321a7d0012c"></a><!-- doxytag: member="DRAMsimII::PowerConfig::tRAS" ref="addec05dcbe5506a9d1f0a321a7d0012c" args="" -->
const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#addec05dcbe5506a9d1f0a321a7d0012c">tRAS</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">tRAS according to the data sheet <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad82df9d7f34c709410708e028b72192"></a><!-- doxytag: member="DRAMsimII::PowerConfig::lastCalculation" ref="aad82df9d7f34c709410708e028b72192" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#aad82df9d7f34c709410708e028b72192">lastCalculation</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the last time at which a power calculation was made <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>stores power configuration parameters for this DRAM system necessary to calculate power consumed </p>
<dl class="author"><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>src/powerConfig.hh</li>
<li>src/powerConfig.cc</li>
</ul>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Mar 11 22:29:58 2010 for DRAMSimII by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
