// Generated by CIRCT firtool-1.135.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module ScTable_6(
  input          clock,
  input          reset,
  input          io_req_valid,
  input  [6:0]   io_req_bits_setIdx,
  input  [1:0]   io_req_bits_bankMask,
  output [5:0]   io_resp_0_ctr_value,
  output [5:0]   io_resp_1_ctr_value,
  output [5:0]   io_resp_2_ctr_value,
  output [5:0]   io_resp_3_ctr_value,
  output [5:0]   io_resp_4_ctr_value,
  output [5:0]   io_resp_5_ctr_value,
  output [5:0]   io_resp_6_ctr_value,
  output [5:0]   io_resp_7_ctr_value,
  output [5:0]   io_resp_8_ctr_value,
  output [5:0]   io_resp_9_ctr_value,
  output [5:0]   io_resp_10_ctr_value,
  output [5:0]   io_resp_11_ctr_value,
  output [5:0]   io_resp_12_ctr_value,
  output [5:0]   io_resp_13_ctr_value,
  output [5:0]   io_resp_14_ctr_value,
  output [5:0]   io_resp_15_ctr_value,
  output [5:0]   io_resp_16_ctr_value,
  output [5:0]   io_resp_17_ctr_value,
  output [5:0]   io_resp_18_ctr_value,
  output [5:0]   io_resp_19_ctr_value,
  output [5:0]   io_resp_20_ctr_value,
  output [5:0]   io_resp_21_ctr_value,
  output [5:0]   io_resp_22_ctr_value,
  output [5:0]   io_resp_23_ctr_value,
  output [5:0]   io_resp_24_ctr_value,
  output [5:0]   io_resp_25_ctr_value,
  output [5:0]   io_resp_26_ctr_value,
  output [5:0]   io_resp_27_ctr_value,
  output [5:0]   io_resp_28_ctr_value,
  output [5:0]   io_resp_29_ctr_value,
  output [5:0]   io_resp_30_ctr_value,
  output [5:0]   io_resp_31_ctr_value,
  input          io_update_valid,
  input  [6:0]   io_update_setIdx,
  input  [1:0]   io_update_bankMask,
  input          io_update_wayMask_0,
  input          io_update_wayMask_1,
  input          io_update_wayMask_2,
  input          io_update_wayMask_3,
  input          io_update_wayMask_4,
  input          io_update_wayMask_5,
  input          io_update_wayMask_6,
  input          io_update_wayMask_7,
  input          io_update_wayMask_8,
  input          io_update_wayMask_9,
  input          io_update_wayMask_10,
  input          io_update_wayMask_11,
  input          io_update_wayMask_12,
  input          io_update_wayMask_13,
  input          io_update_wayMask_14,
  input          io_update_wayMask_15,
  input          io_update_wayMask_16,
  input          io_update_wayMask_17,
  input          io_update_wayMask_18,
  input          io_update_wayMask_19,
  input          io_update_wayMask_20,
  input          io_update_wayMask_21,
  input          io_update_wayMask_22,
  input          io_update_wayMask_23,
  input          io_update_wayMask_24,
  input          io_update_wayMask_25,
  input          io_update_wayMask_26,
  input          io_update_wayMask_27,
  input          io_update_wayMask_28,
  input          io_update_wayMask_29,
  input          io_update_wayMask_30,
  input          io_update_wayMask_31,
  input  [5:0]   io_update_entryVec_0_ctr_value,
  input  [5:0]   io_update_entryVec_1_ctr_value,
  input  [5:0]   io_update_entryVec_2_ctr_value,
  input  [5:0]   io_update_entryVec_3_ctr_value,
  input  [5:0]   io_update_entryVec_4_ctr_value,
  input  [5:0]   io_update_entryVec_5_ctr_value,
  input  [5:0]   io_update_entryVec_6_ctr_value,
  input  [5:0]   io_update_entryVec_7_ctr_value,
  input  [5:0]   io_update_entryVec_8_ctr_value,
  input  [5:0]   io_update_entryVec_9_ctr_value,
  input  [5:0]   io_update_entryVec_10_ctr_value,
  input  [5:0]   io_update_entryVec_11_ctr_value,
  input  [5:0]   io_update_entryVec_12_ctr_value,
  input  [5:0]   io_update_entryVec_13_ctr_value,
  input  [5:0]   io_update_entryVec_14_ctr_value,
  input  [5:0]   io_update_entryVec_15_ctr_value,
  input  [5:0]   io_update_entryVec_16_ctr_value,
  input  [5:0]   io_update_entryVec_17_ctr_value,
  input  [5:0]   io_update_entryVec_18_ctr_value,
  input  [5:0]   io_update_entryVec_19_ctr_value,
  input  [5:0]   io_update_entryVec_20_ctr_value,
  input  [5:0]   io_update_entryVec_21_ctr_value,
  input  [5:0]   io_update_entryVec_22_ctr_value,
  input  [5:0]   io_update_entryVec_23_ctr_value,
  input  [5:0]   io_update_entryVec_24_ctr_value,
  input  [5:0]   io_update_entryVec_25_ctr_value,
  input  [5:0]   io_update_entryVec_26_ctr_value,
  input  [5:0]   io_update_entryVec_27_ctr_value,
  input  [5:0]   io_update_entryVec_28_ctr_value,
  input  [5:0]   io_update_entryVec_29_ctr_value,
  input  [5:0]   io_update_entryVec_30_ctr_value,
  input  [5:0]   io_update_entryVec_31_ctr_value,
  output         io_resetDone,
  input  [7:0]   boreChildrenBd_bore_addr,
  input  [7:0]   boreChildrenBd_bore_addr_rd,
  input  [191:0] boreChildrenBd_bore_wdata,
  input  [31:0]  boreChildrenBd_bore_wmask,
  input          boreChildrenBd_bore_re,
  input          boreChildrenBd_bore_we,
  output [191:0] boreChildrenBd_bore_rdata,
  input          boreChildrenBd_bore_ack,
  input          boreChildrenBd_bore_selectedOH,
  input  [7:0]   boreChildrenBd_bore_array,
  input  [7:0]   boreChildrenBd_bore_1_addr,
  input  [7:0]   boreChildrenBd_bore_1_addr_rd,
  input  [191:0] boreChildrenBd_bore_1_wdata,
  input  [31:0]  boreChildrenBd_bore_1_wmask,
  input          boreChildrenBd_bore_1_re,
  input          boreChildrenBd_bore_1_we,
  output [191:0] boreChildrenBd_bore_1_rdata,
  input          boreChildrenBd_bore_1_ack,
  input          boreChildrenBd_bore_1_selectedOH,
  input  [7:0]   boreChildrenBd_bore_1_array,
  input          sigFromSrams_bore_ram_hold,
  input          sigFromSrams_bore_ram_bypass,
  input          sigFromSrams_bore_ram_bp_clken,
  input          sigFromSrams_bore_ram_aux_clk,
  input          sigFromSrams_bore_ram_aux_ckbp,
  input          sigFromSrams_bore_ram_mcp_hold,
  input          sigFromSrams_bore_cgen,
  input          sigFromSrams_bore_1_ram_hold,
  input          sigFromSrams_bore_1_ram_bypass,
  input          sigFromSrams_bore_1_ram_bp_clken,
  input          sigFromSrams_bore_1_ram_aux_clk,
  input          sigFromSrams_bore_1_ram_aux_ckbp,
  input          sigFromSrams_bore_1_ram_mcp_hold,
  input          sigFromSrams_bore_1_cgen
);

  wire       _writeBuffer_1_io_read_0_valid;
  wire [6:0] _writeBuffer_1_io_read_0_bits_setIdx;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_0;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_1;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_2;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_3;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_4;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_5;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_6;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_7;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_8;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_9;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_10;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_11;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_12;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_13;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_14;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_15;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_16;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_17;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_18;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_19;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_20;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_21;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_22;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_23;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_24;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_25;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_26;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_27;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_28;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_29;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_30;
  wire       _writeBuffer_1_io_read_0_bits_wayMask_31;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_0_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_1_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_2_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_3_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_4_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_5_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_6_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_7_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_8_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_9_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_10_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_11_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_12_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_13_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_14_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_15_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_16_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_17_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_18_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_19_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_20_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_21_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_22_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_23_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_24_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_25_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_26_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_27_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_28_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_29_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_30_ctr_value;
  wire [5:0] _writeBuffer_1_io_read_0_bits_entryVec_31_ctr_value;
  wire       _writeBuffer_0_io_read_0_valid;
  wire [6:0] _writeBuffer_0_io_read_0_bits_setIdx;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_0;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_1;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_2;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_3;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_4;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_5;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_6;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_7;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_8;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_9;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_10;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_11;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_12;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_13;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_14;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_15;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_16;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_17;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_18;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_19;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_20;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_21;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_22;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_23;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_24;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_25;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_26;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_27;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_28;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_29;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_30;
  wire       _writeBuffer_0_io_read_0_bits_wayMask_31;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_0_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_1_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_2_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_3_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_4_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_5_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_6_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_7_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_8_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_9_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_10_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_11_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_12_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_13_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_14_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_15_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_16_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_17_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_18_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_19_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_20_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_21_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_22_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_23_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_24_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_25_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_26_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_27_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_28_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_29_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_30_ctr_value;
  wire [5:0] _writeBuffer_0_io_read_0_bits_entryVec_31_ctr_value;
  wire       _sram_1_io_r_req_ready;
  wire [5:0] _sram_1_io_r_resp_data_0_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_1_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_2_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_3_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_4_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_5_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_6_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_7_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_8_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_9_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_10_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_11_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_12_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_13_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_14_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_15_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_16_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_17_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_18_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_19_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_20_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_21_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_22_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_23_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_24_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_25_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_26_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_27_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_28_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_29_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_30_ctr_value;
  wire [5:0] _sram_1_io_r_resp_data_31_ctr_value;
  wire       _sram_1_io_w_req_ready;
  wire       _sram_0_io_r_req_ready;
  wire [5:0] _sram_0_io_r_resp_data_0_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_1_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_2_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_3_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_4_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_5_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_6_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_7_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_8_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_9_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_10_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_11_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_12_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_13_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_14_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_15_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_16_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_17_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_18_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_19_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_20_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_21_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_22_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_23_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_24_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_25_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_26_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_27_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_28_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_29_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_30_ctr_value;
  wire [5:0] _sram_0_io_r_resp_data_31_ctr_value;
  wire       _sram_0_io_w_req_ready;
  wire       sram_0_io_r_req_valid = io_req_valid & io_req_bits_bankMask[0];
  wire       sram_1_io_r_req_valid = io_req_valid & io_req_bits_bankMask[1];
  reg  [1:0] respBankMask;
  wire       updateValid =
    io_update_valid
    & (io_update_wayMask_0 | io_update_wayMask_1 | io_update_wayMask_2
       | io_update_wayMask_3 | io_update_wayMask_4 | io_update_wayMask_5
       | io_update_wayMask_6 | io_update_wayMask_7 | io_update_wayMask_8
       | io_update_wayMask_9 | io_update_wayMask_10 | io_update_wayMask_11
       | io_update_wayMask_12 | io_update_wayMask_13 | io_update_wayMask_14
       | io_update_wayMask_15 | io_update_wayMask_16 | io_update_wayMask_17
       | io_update_wayMask_18 | io_update_wayMask_19 | io_update_wayMask_20
       | io_update_wayMask_21 | io_update_wayMask_22 | io_update_wayMask_23
       | io_update_wayMask_24 | io_update_wayMask_25 | io_update_wayMask_26
       | io_update_wayMask_27 | io_update_wayMask_28 | io_update_wayMask_29
       | io_update_wayMask_30 | io_update_wayMask_31);
  wire       writeValid = updateValid & io_update_bankMask[0];
  wire       writeValid_1 = updateValid & io_update_bankMask[1];
  always @(posedge clock) begin
    if (io_req_valid)
      respBankMask <= io_req_bits_bankMask;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        respBankMask = _RANDOM[/*Zero width*/ 1'b0][1:0];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SRAMTemplate_178 sram_0 (
    .clock                           (clock),
    .reset                           (reset),
    .io_r_req_ready                  (_sram_0_io_r_req_ready),
    .io_r_req_valid                  (sram_0_io_r_req_valid),
    .io_r_req_bits_setIdx            (io_req_bits_setIdx),
    .io_r_resp_data_0_ctr_value      (_sram_0_io_r_resp_data_0_ctr_value),
    .io_r_resp_data_1_ctr_value      (_sram_0_io_r_resp_data_1_ctr_value),
    .io_r_resp_data_2_ctr_value      (_sram_0_io_r_resp_data_2_ctr_value),
    .io_r_resp_data_3_ctr_value      (_sram_0_io_r_resp_data_3_ctr_value),
    .io_r_resp_data_4_ctr_value      (_sram_0_io_r_resp_data_4_ctr_value),
    .io_r_resp_data_5_ctr_value      (_sram_0_io_r_resp_data_5_ctr_value),
    .io_r_resp_data_6_ctr_value      (_sram_0_io_r_resp_data_6_ctr_value),
    .io_r_resp_data_7_ctr_value      (_sram_0_io_r_resp_data_7_ctr_value),
    .io_r_resp_data_8_ctr_value      (_sram_0_io_r_resp_data_8_ctr_value),
    .io_r_resp_data_9_ctr_value      (_sram_0_io_r_resp_data_9_ctr_value),
    .io_r_resp_data_10_ctr_value     (_sram_0_io_r_resp_data_10_ctr_value),
    .io_r_resp_data_11_ctr_value     (_sram_0_io_r_resp_data_11_ctr_value),
    .io_r_resp_data_12_ctr_value     (_sram_0_io_r_resp_data_12_ctr_value),
    .io_r_resp_data_13_ctr_value     (_sram_0_io_r_resp_data_13_ctr_value),
    .io_r_resp_data_14_ctr_value     (_sram_0_io_r_resp_data_14_ctr_value),
    .io_r_resp_data_15_ctr_value     (_sram_0_io_r_resp_data_15_ctr_value),
    .io_r_resp_data_16_ctr_value     (_sram_0_io_r_resp_data_16_ctr_value),
    .io_r_resp_data_17_ctr_value     (_sram_0_io_r_resp_data_17_ctr_value),
    .io_r_resp_data_18_ctr_value     (_sram_0_io_r_resp_data_18_ctr_value),
    .io_r_resp_data_19_ctr_value     (_sram_0_io_r_resp_data_19_ctr_value),
    .io_r_resp_data_20_ctr_value     (_sram_0_io_r_resp_data_20_ctr_value),
    .io_r_resp_data_21_ctr_value     (_sram_0_io_r_resp_data_21_ctr_value),
    .io_r_resp_data_22_ctr_value     (_sram_0_io_r_resp_data_22_ctr_value),
    .io_r_resp_data_23_ctr_value     (_sram_0_io_r_resp_data_23_ctr_value),
    .io_r_resp_data_24_ctr_value     (_sram_0_io_r_resp_data_24_ctr_value),
    .io_r_resp_data_25_ctr_value     (_sram_0_io_r_resp_data_25_ctr_value),
    .io_r_resp_data_26_ctr_value     (_sram_0_io_r_resp_data_26_ctr_value),
    .io_r_resp_data_27_ctr_value     (_sram_0_io_r_resp_data_27_ctr_value),
    .io_r_resp_data_28_ctr_value     (_sram_0_io_r_resp_data_28_ctr_value),
    .io_r_resp_data_29_ctr_value     (_sram_0_io_r_resp_data_29_ctr_value),
    .io_r_resp_data_30_ctr_value     (_sram_0_io_r_resp_data_30_ctr_value),
    .io_r_resp_data_31_ctr_value     (_sram_0_io_r_resp_data_31_ctr_value),
    .io_w_req_ready                  (_sram_0_io_w_req_ready),
    .io_w_req_valid
      (_writeBuffer_0_io_read_0_valid & ~sram_0_io_r_req_valid),
    .io_w_req_bits_setIdx            (_writeBuffer_0_io_read_0_bits_setIdx),
    .io_w_req_bits_data_0_ctr_value  (_writeBuffer_0_io_read_0_bits_entryVec_0_ctr_value),
    .io_w_req_bits_data_1_ctr_value  (_writeBuffer_0_io_read_0_bits_entryVec_1_ctr_value),
    .io_w_req_bits_data_2_ctr_value  (_writeBuffer_0_io_read_0_bits_entryVec_2_ctr_value),
    .io_w_req_bits_data_3_ctr_value  (_writeBuffer_0_io_read_0_bits_entryVec_3_ctr_value),
    .io_w_req_bits_data_4_ctr_value  (_writeBuffer_0_io_read_0_bits_entryVec_4_ctr_value),
    .io_w_req_bits_data_5_ctr_value  (_writeBuffer_0_io_read_0_bits_entryVec_5_ctr_value),
    .io_w_req_bits_data_6_ctr_value  (_writeBuffer_0_io_read_0_bits_entryVec_6_ctr_value),
    .io_w_req_bits_data_7_ctr_value  (_writeBuffer_0_io_read_0_bits_entryVec_7_ctr_value),
    .io_w_req_bits_data_8_ctr_value  (_writeBuffer_0_io_read_0_bits_entryVec_8_ctr_value),
    .io_w_req_bits_data_9_ctr_value  (_writeBuffer_0_io_read_0_bits_entryVec_9_ctr_value),
    .io_w_req_bits_data_10_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_10_ctr_value),
    .io_w_req_bits_data_11_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_11_ctr_value),
    .io_w_req_bits_data_12_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_12_ctr_value),
    .io_w_req_bits_data_13_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_13_ctr_value),
    .io_w_req_bits_data_14_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_14_ctr_value),
    .io_w_req_bits_data_15_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_15_ctr_value),
    .io_w_req_bits_data_16_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_16_ctr_value),
    .io_w_req_bits_data_17_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_17_ctr_value),
    .io_w_req_bits_data_18_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_18_ctr_value),
    .io_w_req_bits_data_19_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_19_ctr_value),
    .io_w_req_bits_data_20_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_20_ctr_value),
    .io_w_req_bits_data_21_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_21_ctr_value),
    .io_w_req_bits_data_22_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_22_ctr_value),
    .io_w_req_bits_data_23_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_23_ctr_value),
    .io_w_req_bits_data_24_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_24_ctr_value),
    .io_w_req_bits_data_25_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_25_ctr_value),
    .io_w_req_bits_data_26_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_26_ctr_value),
    .io_w_req_bits_data_27_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_27_ctr_value),
    .io_w_req_bits_data_28_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_28_ctr_value),
    .io_w_req_bits_data_29_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_29_ctr_value),
    .io_w_req_bits_data_30_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_30_ctr_value),
    .io_w_req_bits_data_31_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_31_ctr_value),
    .io_w_req_bits_waymask
      ({_writeBuffer_0_io_read_0_bits_wayMask_31,
        _writeBuffer_0_io_read_0_bits_wayMask_30,
        _writeBuffer_0_io_read_0_bits_wayMask_29,
        _writeBuffer_0_io_read_0_bits_wayMask_28,
        _writeBuffer_0_io_read_0_bits_wayMask_27,
        _writeBuffer_0_io_read_0_bits_wayMask_26,
        _writeBuffer_0_io_read_0_bits_wayMask_25,
        _writeBuffer_0_io_read_0_bits_wayMask_24,
        _writeBuffer_0_io_read_0_bits_wayMask_23,
        _writeBuffer_0_io_read_0_bits_wayMask_22,
        _writeBuffer_0_io_read_0_bits_wayMask_21,
        _writeBuffer_0_io_read_0_bits_wayMask_20,
        _writeBuffer_0_io_read_0_bits_wayMask_19,
        _writeBuffer_0_io_read_0_bits_wayMask_18,
        _writeBuffer_0_io_read_0_bits_wayMask_17,
        _writeBuffer_0_io_read_0_bits_wayMask_16,
        _writeBuffer_0_io_read_0_bits_wayMask_15,
        _writeBuffer_0_io_read_0_bits_wayMask_14,
        _writeBuffer_0_io_read_0_bits_wayMask_13,
        _writeBuffer_0_io_read_0_bits_wayMask_12,
        _writeBuffer_0_io_read_0_bits_wayMask_11,
        _writeBuffer_0_io_read_0_bits_wayMask_10,
        _writeBuffer_0_io_read_0_bits_wayMask_9,
        _writeBuffer_0_io_read_0_bits_wayMask_8,
        _writeBuffer_0_io_read_0_bits_wayMask_7,
        _writeBuffer_0_io_read_0_bits_wayMask_6,
        _writeBuffer_0_io_read_0_bits_wayMask_5,
        _writeBuffer_0_io_read_0_bits_wayMask_4,
        _writeBuffer_0_io_read_0_bits_wayMask_3,
        _writeBuffer_0_io_read_0_bits_wayMask_2,
        _writeBuffer_0_io_read_0_bits_wayMask_1,
        _writeBuffer_0_io_read_0_bits_wayMask_0}),
    .io_broadcast_ram_hold           (sigFromSrams_bore_ram_hold),
    .io_broadcast_ram_bypass         (sigFromSrams_bore_ram_bypass),
    .io_broadcast_ram_bp_clken       (sigFromSrams_bore_ram_bp_clken),
    .io_broadcast_ram_aux_clk        (sigFromSrams_bore_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp       (sigFromSrams_bore_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold       (sigFromSrams_bore_ram_mcp_hold),
    .io_broadcast_ram_ctl            (64'h0),
    .io_broadcast_cgen               (sigFromSrams_bore_cgen),
    .boreChildrenBd_bore_addr        (boreChildrenBd_bore_addr),
    .boreChildrenBd_bore_addr_rd     (boreChildrenBd_bore_addr_rd),
    .boreChildrenBd_bore_wdata       (boreChildrenBd_bore_wdata),
    .boreChildrenBd_bore_wmask       (boreChildrenBd_bore_wmask),
    .boreChildrenBd_bore_re          (boreChildrenBd_bore_re),
    .boreChildrenBd_bore_we          (boreChildrenBd_bore_we),
    .boreChildrenBd_bore_rdata       (boreChildrenBd_bore_rdata),
    .boreChildrenBd_bore_ack         (boreChildrenBd_bore_ack),
    .boreChildrenBd_bore_selectedOH  (boreChildrenBd_bore_selectedOH),
    .boreChildrenBd_bore_array       (boreChildrenBd_bore_array)
  );
  SRAMTemplate_178 sram_1 (
    .clock                           (clock),
    .reset                           (reset),
    .io_r_req_ready                  (_sram_1_io_r_req_ready),
    .io_r_req_valid                  (sram_1_io_r_req_valid),
    .io_r_req_bits_setIdx            (io_req_bits_setIdx),
    .io_r_resp_data_0_ctr_value      (_sram_1_io_r_resp_data_0_ctr_value),
    .io_r_resp_data_1_ctr_value      (_sram_1_io_r_resp_data_1_ctr_value),
    .io_r_resp_data_2_ctr_value      (_sram_1_io_r_resp_data_2_ctr_value),
    .io_r_resp_data_3_ctr_value      (_sram_1_io_r_resp_data_3_ctr_value),
    .io_r_resp_data_4_ctr_value      (_sram_1_io_r_resp_data_4_ctr_value),
    .io_r_resp_data_5_ctr_value      (_sram_1_io_r_resp_data_5_ctr_value),
    .io_r_resp_data_6_ctr_value      (_sram_1_io_r_resp_data_6_ctr_value),
    .io_r_resp_data_7_ctr_value      (_sram_1_io_r_resp_data_7_ctr_value),
    .io_r_resp_data_8_ctr_value      (_sram_1_io_r_resp_data_8_ctr_value),
    .io_r_resp_data_9_ctr_value      (_sram_1_io_r_resp_data_9_ctr_value),
    .io_r_resp_data_10_ctr_value     (_sram_1_io_r_resp_data_10_ctr_value),
    .io_r_resp_data_11_ctr_value     (_sram_1_io_r_resp_data_11_ctr_value),
    .io_r_resp_data_12_ctr_value     (_sram_1_io_r_resp_data_12_ctr_value),
    .io_r_resp_data_13_ctr_value     (_sram_1_io_r_resp_data_13_ctr_value),
    .io_r_resp_data_14_ctr_value     (_sram_1_io_r_resp_data_14_ctr_value),
    .io_r_resp_data_15_ctr_value     (_sram_1_io_r_resp_data_15_ctr_value),
    .io_r_resp_data_16_ctr_value     (_sram_1_io_r_resp_data_16_ctr_value),
    .io_r_resp_data_17_ctr_value     (_sram_1_io_r_resp_data_17_ctr_value),
    .io_r_resp_data_18_ctr_value     (_sram_1_io_r_resp_data_18_ctr_value),
    .io_r_resp_data_19_ctr_value     (_sram_1_io_r_resp_data_19_ctr_value),
    .io_r_resp_data_20_ctr_value     (_sram_1_io_r_resp_data_20_ctr_value),
    .io_r_resp_data_21_ctr_value     (_sram_1_io_r_resp_data_21_ctr_value),
    .io_r_resp_data_22_ctr_value     (_sram_1_io_r_resp_data_22_ctr_value),
    .io_r_resp_data_23_ctr_value     (_sram_1_io_r_resp_data_23_ctr_value),
    .io_r_resp_data_24_ctr_value     (_sram_1_io_r_resp_data_24_ctr_value),
    .io_r_resp_data_25_ctr_value     (_sram_1_io_r_resp_data_25_ctr_value),
    .io_r_resp_data_26_ctr_value     (_sram_1_io_r_resp_data_26_ctr_value),
    .io_r_resp_data_27_ctr_value     (_sram_1_io_r_resp_data_27_ctr_value),
    .io_r_resp_data_28_ctr_value     (_sram_1_io_r_resp_data_28_ctr_value),
    .io_r_resp_data_29_ctr_value     (_sram_1_io_r_resp_data_29_ctr_value),
    .io_r_resp_data_30_ctr_value     (_sram_1_io_r_resp_data_30_ctr_value),
    .io_r_resp_data_31_ctr_value     (_sram_1_io_r_resp_data_31_ctr_value),
    .io_w_req_ready                  (_sram_1_io_w_req_ready),
    .io_w_req_valid
      (_writeBuffer_1_io_read_0_valid & ~sram_1_io_r_req_valid),
    .io_w_req_bits_setIdx            (_writeBuffer_1_io_read_0_bits_setIdx),
    .io_w_req_bits_data_0_ctr_value  (_writeBuffer_1_io_read_0_bits_entryVec_0_ctr_value),
    .io_w_req_bits_data_1_ctr_value  (_writeBuffer_1_io_read_0_bits_entryVec_1_ctr_value),
    .io_w_req_bits_data_2_ctr_value  (_writeBuffer_1_io_read_0_bits_entryVec_2_ctr_value),
    .io_w_req_bits_data_3_ctr_value  (_writeBuffer_1_io_read_0_bits_entryVec_3_ctr_value),
    .io_w_req_bits_data_4_ctr_value  (_writeBuffer_1_io_read_0_bits_entryVec_4_ctr_value),
    .io_w_req_bits_data_5_ctr_value  (_writeBuffer_1_io_read_0_bits_entryVec_5_ctr_value),
    .io_w_req_bits_data_6_ctr_value  (_writeBuffer_1_io_read_0_bits_entryVec_6_ctr_value),
    .io_w_req_bits_data_7_ctr_value  (_writeBuffer_1_io_read_0_bits_entryVec_7_ctr_value),
    .io_w_req_bits_data_8_ctr_value  (_writeBuffer_1_io_read_0_bits_entryVec_8_ctr_value),
    .io_w_req_bits_data_9_ctr_value  (_writeBuffer_1_io_read_0_bits_entryVec_9_ctr_value),
    .io_w_req_bits_data_10_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_10_ctr_value),
    .io_w_req_bits_data_11_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_11_ctr_value),
    .io_w_req_bits_data_12_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_12_ctr_value),
    .io_w_req_bits_data_13_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_13_ctr_value),
    .io_w_req_bits_data_14_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_14_ctr_value),
    .io_w_req_bits_data_15_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_15_ctr_value),
    .io_w_req_bits_data_16_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_16_ctr_value),
    .io_w_req_bits_data_17_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_17_ctr_value),
    .io_w_req_bits_data_18_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_18_ctr_value),
    .io_w_req_bits_data_19_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_19_ctr_value),
    .io_w_req_bits_data_20_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_20_ctr_value),
    .io_w_req_bits_data_21_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_21_ctr_value),
    .io_w_req_bits_data_22_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_22_ctr_value),
    .io_w_req_bits_data_23_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_23_ctr_value),
    .io_w_req_bits_data_24_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_24_ctr_value),
    .io_w_req_bits_data_25_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_25_ctr_value),
    .io_w_req_bits_data_26_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_26_ctr_value),
    .io_w_req_bits_data_27_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_27_ctr_value),
    .io_w_req_bits_data_28_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_28_ctr_value),
    .io_w_req_bits_data_29_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_29_ctr_value),
    .io_w_req_bits_data_30_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_30_ctr_value),
    .io_w_req_bits_data_31_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_31_ctr_value),
    .io_w_req_bits_waymask
      ({_writeBuffer_1_io_read_0_bits_wayMask_31,
        _writeBuffer_1_io_read_0_bits_wayMask_30,
        _writeBuffer_1_io_read_0_bits_wayMask_29,
        _writeBuffer_1_io_read_0_bits_wayMask_28,
        _writeBuffer_1_io_read_0_bits_wayMask_27,
        _writeBuffer_1_io_read_0_bits_wayMask_26,
        _writeBuffer_1_io_read_0_bits_wayMask_25,
        _writeBuffer_1_io_read_0_bits_wayMask_24,
        _writeBuffer_1_io_read_0_bits_wayMask_23,
        _writeBuffer_1_io_read_0_bits_wayMask_22,
        _writeBuffer_1_io_read_0_bits_wayMask_21,
        _writeBuffer_1_io_read_0_bits_wayMask_20,
        _writeBuffer_1_io_read_0_bits_wayMask_19,
        _writeBuffer_1_io_read_0_bits_wayMask_18,
        _writeBuffer_1_io_read_0_bits_wayMask_17,
        _writeBuffer_1_io_read_0_bits_wayMask_16,
        _writeBuffer_1_io_read_0_bits_wayMask_15,
        _writeBuffer_1_io_read_0_bits_wayMask_14,
        _writeBuffer_1_io_read_0_bits_wayMask_13,
        _writeBuffer_1_io_read_0_bits_wayMask_12,
        _writeBuffer_1_io_read_0_bits_wayMask_11,
        _writeBuffer_1_io_read_0_bits_wayMask_10,
        _writeBuffer_1_io_read_0_bits_wayMask_9,
        _writeBuffer_1_io_read_0_bits_wayMask_8,
        _writeBuffer_1_io_read_0_bits_wayMask_7,
        _writeBuffer_1_io_read_0_bits_wayMask_6,
        _writeBuffer_1_io_read_0_bits_wayMask_5,
        _writeBuffer_1_io_read_0_bits_wayMask_4,
        _writeBuffer_1_io_read_0_bits_wayMask_3,
        _writeBuffer_1_io_read_0_bits_wayMask_2,
        _writeBuffer_1_io_read_0_bits_wayMask_1,
        _writeBuffer_1_io_read_0_bits_wayMask_0}),
    .io_broadcast_ram_hold           (sigFromSrams_bore_1_ram_hold),
    .io_broadcast_ram_bypass         (sigFromSrams_bore_1_ram_bypass),
    .io_broadcast_ram_bp_clken       (sigFromSrams_bore_1_ram_bp_clken),
    .io_broadcast_ram_aux_clk        (sigFromSrams_bore_1_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp       (sigFromSrams_bore_1_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold       (sigFromSrams_bore_1_ram_mcp_hold),
    .io_broadcast_ram_ctl            (64'h0),
    .io_broadcast_cgen               (sigFromSrams_bore_1_cgen),
    .boreChildrenBd_bore_addr        (boreChildrenBd_bore_1_addr),
    .boreChildrenBd_bore_addr_rd     (boreChildrenBd_bore_1_addr_rd),
    .boreChildrenBd_bore_wdata       (boreChildrenBd_bore_1_wdata),
    .boreChildrenBd_bore_wmask       (boreChildrenBd_bore_1_wmask),
    .boreChildrenBd_bore_re          (boreChildrenBd_bore_1_re),
    .boreChildrenBd_bore_we          (boreChildrenBd_bore_1_we),
    .boreChildrenBd_bore_rdata       (boreChildrenBd_bore_1_rdata),
    .boreChildrenBd_bore_ack         (boreChildrenBd_bore_1_ack),
    .boreChildrenBd_bore_selectedOH  (boreChildrenBd_bore_1_selectedOH),
    .boreChildrenBd_bore_array       (boreChildrenBd_bore_1_array)
  );
  WriteBuffer_66 writeBuffer_0 (
    .clock                                 (clock),
    .reset                                 (reset),
    .io_write_0_valid                      (writeValid),
    .io_write_0_bits_setIdx                (io_update_setIdx),
    .io_write_0_bits_wayMask_0             (writeValid & io_update_wayMask_0),
    .io_write_0_bits_wayMask_1             (writeValid & io_update_wayMask_1),
    .io_write_0_bits_wayMask_2             (writeValid & io_update_wayMask_2),
    .io_write_0_bits_wayMask_3             (writeValid & io_update_wayMask_3),
    .io_write_0_bits_wayMask_4             (writeValid & io_update_wayMask_4),
    .io_write_0_bits_wayMask_5             (writeValid & io_update_wayMask_5),
    .io_write_0_bits_wayMask_6             (writeValid & io_update_wayMask_6),
    .io_write_0_bits_wayMask_7             (writeValid & io_update_wayMask_7),
    .io_write_0_bits_wayMask_8             (writeValid & io_update_wayMask_8),
    .io_write_0_bits_wayMask_9             (writeValid & io_update_wayMask_9),
    .io_write_0_bits_wayMask_10            (writeValid & io_update_wayMask_10),
    .io_write_0_bits_wayMask_11            (writeValid & io_update_wayMask_11),
    .io_write_0_bits_wayMask_12            (writeValid & io_update_wayMask_12),
    .io_write_0_bits_wayMask_13            (writeValid & io_update_wayMask_13),
    .io_write_0_bits_wayMask_14            (writeValid & io_update_wayMask_14),
    .io_write_0_bits_wayMask_15            (writeValid & io_update_wayMask_15),
    .io_write_0_bits_wayMask_16            (writeValid & io_update_wayMask_16),
    .io_write_0_bits_wayMask_17            (writeValid & io_update_wayMask_17),
    .io_write_0_bits_wayMask_18            (writeValid & io_update_wayMask_18),
    .io_write_0_bits_wayMask_19            (writeValid & io_update_wayMask_19),
    .io_write_0_bits_wayMask_20            (writeValid & io_update_wayMask_20),
    .io_write_0_bits_wayMask_21            (writeValid & io_update_wayMask_21),
    .io_write_0_bits_wayMask_22            (writeValid & io_update_wayMask_22),
    .io_write_0_bits_wayMask_23            (writeValid & io_update_wayMask_23),
    .io_write_0_bits_wayMask_24            (writeValid & io_update_wayMask_24),
    .io_write_0_bits_wayMask_25            (writeValid & io_update_wayMask_25),
    .io_write_0_bits_wayMask_26            (writeValid & io_update_wayMask_26),
    .io_write_0_bits_wayMask_27            (writeValid & io_update_wayMask_27),
    .io_write_0_bits_wayMask_28            (writeValid & io_update_wayMask_28),
    .io_write_0_bits_wayMask_29            (writeValid & io_update_wayMask_29),
    .io_write_0_bits_wayMask_30            (writeValid & io_update_wayMask_30),
    .io_write_0_bits_wayMask_31            (writeValid & io_update_wayMask_31),
    .io_write_0_bits_entryVec_0_ctr_value
      (writeValid ? io_update_entryVec_0_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_1_ctr_value
      (writeValid ? io_update_entryVec_1_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_2_ctr_value
      (writeValid ? io_update_entryVec_2_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_3_ctr_value
      (writeValid ? io_update_entryVec_3_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_4_ctr_value
      (writeValid ? io_update_entryVec_4_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_5_ctr_value
      (writeValid ? io_update_entryVec_5_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_6_ctr_value
      (writeValid ? io_update_entryVec_6_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_7_ctr_value
      (writeValid ? io_update_entryVec_7_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_8_ctr_value
      (writeValid ? io_update_entryVec_8_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_9_ctr_value
      (writeValid ? io_update_entryVec_9_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_10_ctr_value
      (writeValid ? io_update_entryVec_10_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_11_ctr_value
      (writeValid ? io_update_entryVec_11_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_12_ctr_value
      (writeValid ? io_update_entryVec_12_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_13_ctr_value
      (writeValid ? io_update_entryVec_13_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_14_ctr_value
      (writeValid ? io_update_entryVec_14_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_15_ctr_value
      (writeValid ? io_update_entryVec_15_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_16_ctr_value
      (writeValid ? io_update_entryVec_16_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_17_ctr_value
      (writeValid ? io_update_entryVec_17_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_18_ctr_value
      (writeValid ? io_update_entryVec_18_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_19_ctr_value
      (writeValid ? io_update_entryVec_19_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_20_ctr_value
      (writeValid ? io_update_entryVec_20_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_21_ctr_value
      (writeValid ? io_update_entryVec_21_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_22_ctr_value
      (writeValid ? io_update_entryVec_22_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_23_ctr_value
      (writeValid ? io_update_entryVec_23_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_24_ctr_value
      (writeValid ? io_update_entryVec_24_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_25_ctr_value
      (writeValid ? io_update_entryVec_25_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_26_ctr_value
      (writeValid ? io_update_entryVec_26_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_27_ctr_value
      (writeValid ? io_update_entryVec_27_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_28_ctr_value
      (writeValid ? io_update_entryVec_28_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_29_ctr_value
      (writeValid ? io_update_entryVec_29_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_30_ctr_value
      (writeValid ? io_update_entryVec_30_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_31_ctr_value
      (writeValid ? io_update_entryVec_31_ctr_value : 6'h0),
    .io_read_0_ready
      (_sram_0_io_w_req_ready & ~sram_0_io_r_req_valid),
    .io_read_0_valid                       (_writeBuffer_0_io_read_0_valid),
    .io_read_0_bits_setIdx                 (_writeBuffer_0_io_read_0_bits_setIdx),
    .io_read_0_bits_wayMask_0              (_writeBuffer_0_io_read_0_bits_wayMask_0),
    .io_read_0_bits_wayMask_1              (_writeBuffer_0_io_read_0_bits_wayMask_1),
    .io_read_0_bits_wayMask_2              (_writeBuffer_0_io_read_0_bits_wayMask_2),
    .io_read_0_bits_wayMask_3              (_writeBuffer_0_io_read_0_bits_wayMask_3),
    .io_read_0_bits_wayMask_4              (_writeBuffer_0_io_read_0_bits_wayMask_4),
    .io_read_0_bits_wayMask_5              (_writeBuffer_0_io_read_0_bits_wayMask_5),
    .io_read_0_bits_wayMask_6              (_writeBuffer_0_io_read_0_bits_wayMask_6),
    .io_read_0_bits_wayMask_7              (_writeBuffer_0_io_read_0_bits_wayMask_7),
    .io_read_0_bits_wayMask_8              (_writeBuffer_0_io_read_0_bits_wayMask_8),
    .io_read_0_bits_wayMask_9              (_writeBuffer_0_io_read_0_bits_wayMask_9),
    .io_read_0_bits_wayMask_10             (_writeBuffer_0_io_read_0_bits_wayMask_10),
    .io_read_0_bits_wayMask_11             (_writeBuffer_0_io_read_0_bits_wayMask_11),
    .io_read_0_bits_wayMask_12             (_writeBuffer_0_io_read_0_bits_wayMask_12),
    .io_read_0_bits_wayMask_13             (_writeBuffer_0_io_read_0_bits_wayMask_13),
    .io_read_0_bits_wayMask_14             (_writeBuffer_0_io_read_0_bits_wayMask_14),
    .io_read_0_bits_wayMask_15             (_writeBuffer_0_io_read_0_bits_wayMask_15),
    .io_read_0_bits_wayMask_16             (_writeBuffer_0_io_read_0_bits_wayMask_16),
    .io_read_0_bits_wayMask_17             (_writeBuffer_0_io_read_0_bits_wayMask_17),
    .io_read_0_bits_wayMask_18             (_writeBuffer_0_io_read_0_bits_wayMask_18),
    .io_read_0_bits_wayMask_19             (_writeBuffer_0_io_read_0_bits_wayMask_19),
    .io_read_0_bits_wayMask_20             (_writeBuffer_0_io_read_0_bits_wayMask_20),
    .io_read_0_bits_wayMask_21             (_writeBuffer_0_io_read_0_bits_wayMask_21),
    .io_read_0_bits_wayMask_22             (_writeBuffer_0_io_read_0_bits_wayMask_22),
    .io_read_0_bits_wayMask_23             (_writeBuffer_0_io_read_0_bits_wayMask_23),
    .io_read_0_bits_wayMask_24             (_writeBuffer_0_io_read_0_bits_wayMask_24),
    .io_read_0_bits_wayMask_25             (_writeBuffer_0_io_read_0_bits_wayMask_25),
    .io_read_0_bits_wayMask_26             (_writeBuffer_0_io_read_0_bits_wayMask_26),
    .io_read_0_bits_wayMask_27             (_writeBuffer_0_io_read_0_bits_wayMask_27),
    .io_read_0_bits_wayMask_28             (_writeBuffer_0_io_read_0_bits_wayMask_28),
    .io_read_0_bits_wayMask_29             (_writeBuffer_0_io_read_0_bits_wayMask_29),
    .io_read_0_bits_wayMask_30             (_writeBuffer_0_io_read_0_bits_wayMask_30),
    .io_read_0_bits_wayMask_31             (_writeBuffer_0_io_read_0_bits_wayMask_31),
    .io_read_0_bits_entryVec_0_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_0_ctr_value),
    .io_read_0_bits_entryVec_1_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_1_ctr_value),
    .io_read_0_bits_entryVec_2_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_2_ctr_value),
    .io_read_0_bits_entryVec_3_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_3_ctr_value),
    .io_read_0_bits_entryVec_4_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_4_ctr_value),
    .io_read_0_bits_entryVec_5_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_5_ctr_value),
    .io_read_0_bits_entryVec_6_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_6_ctr_value),
    .io_read_0_bits_entryVec_7_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_7_ctr_value),
    .io_read_0_bits_entryVec_8_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_8_ctr_value),
    .io_read_0_bits_entryVec_9_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_9_ctr_value),
    .io_read_0_bits_entryVec_10_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_10_ctr_value),
    .io_read_0_bits_entryVec_11_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_11_ctr_value),
    .io_read_0_bits_entryVec_12_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_12_ctr_value),
    .io_read_0_bits_entryVec_13_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_13_ctr_value),
    .io_read_0_bits_entryVec_14_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_14_ctr_value),
    .io_read_0_bits_entryVec_15_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_15_ctr_value),
    .io_read_0_bits_entryVec_16_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_16_ctr_value),
    .io_read_0_bits_entryVec_17_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_17_ctr_value),
    .io_read_0_bits_entryVec_18_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_18_ctr_value),
    .io_read_0_bits_entryVec_19_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_19_ctr_value),
    .io_read_0_bits_entryVec_20_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_20_ctr_value),
    .io_read_0_bits_entryVec_21_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_21_ctr_value),
    .io_read_0_bits_entryVec_22_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_22_ctr_value),
    .io_read_0_bits_entryVec_23_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_23_ctr_value),
    .io_read_0_bits_entryVec_24_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_24_ctr_value),
    .io_read_0_bits_entryVec_25_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_25_ctr_value),
    .io_read_0_bits_entryVec_26_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_26_ctr_value),
    .io_read_0_bits_entryVec_27_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_27_ctr_value),
    .io_read_0_bits_entryVec_28_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_28_ctr_value),
    .io_read_0_bits_entryVec_29_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_29_ctr_value),
    .io_read_0_bits_entryVec_30_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_30_ctr_value),
    .io_read_0_bits_entryVec_31_ctr_value
      (_writeBuffer_0_io_read_0_bits_entryVec_31_ctr_value)
  );
  WriteBuffer_66 writeBuffer_1 (
    .clock                                 (clock),
    .reset                                 (reset),
    .io_write_0_valid                      (writeValid_1),
    .io_write_0_bits_setIdx                (io_update_setIdx),
    .io_write_0_bits_wayMask_0             (writeValid_1 & io_update_wayMask_0),
    .io_write_0_bits_wayMask_1             (writeValid_1 & io_update_wayMask_1),
    .io_write_0_bits_wayMask_2             (writeValid_1 & io_update_wayMask_2),
    .io_write_0_bits_wayMask_3             (writeValid_1 & io_update_wayMask_3),
    .io_write_0_bits_wayMask_4             (writeValid_1 & io_update_wayMask_4),
    .io_write_0_bits_wayMask_5             (writeValid_1 & io_update_wayMask_5),
    .io_write_0_bits_wayMask_6             (writeValid_1 & io_update_wayMask_6),
    .io_write_0_bits_wayMask_7             (writeValid_1 & io_update_wayMask_7),
    .io_write_0_bits_wayMask_8             (writeValid_1 & io_update_wayMask_8),
    .io_write_0_bits_wayMask_9             (writeValid_1 & io_update_wayMask_9),
    .io_write_0_bits_wayMask_10            (writeValid_1 & io_update_wayMask_10),
    .io_write_0_bits_wayMask_11            (writeValid_1 & io_update_wayMask_11),
    .io_write_0_bits_wayMask_12            (writeValid_1 & io_update_wayMask_12),
    .io_write_0_bits_wayMask_13            (writeValid_1 & io_update_wayMask_13),
    .io_write_0_bits_wayMask_14            (writeValid_1 & io_update_wayMask_14),
    .io_write_0_bits_wayMask_15            (writeValid_1 & io_update_wayMask_15),
    .io_write_0_bits_wayMask_16            (writeValid_1 & io_update_wayMask_16),
    .io_write_0_bits_wayMask_17            (writeValid_1 & io_update_wayMask_17),
    .io_write_0_bits_wayMask_18            (writeValid_1 & io_update_wayMask_18),
    .io_write_0_bits_wayMask_19            (writeValid_1 & io_update_wayMask_19),
    .io_write_0_bits_wayMask_20            (writeValid_1 & io_update_wayMask_20),
    .io_write_0_bits_wayMask_21            (writeValid_1 & io_update_wayMask_21),
    .io_write_0_bits_wayMask_22            (writeValid_1 & io_update_wayMask_22),
    .io_write_0_bits_wayMask_23            (writeValid_1 & io_update_wayMask_23),
    .io_write_0_bits_wayMask_24            (writeValid_1 & io_update_wayMask_24),
    .io_write_0_bits_wayMask_25            (writeValid_1 & io_update_wayMask_25),
    .io_write_0_bits_wayMask_26            (writeValid_1 & io_update_wayMask_26),
    .io_write_0_bits_wayMask_27            (writeValid_1 & io_update_wayMask_27),
    .io_write_0_bits_wayMask_28            (writeValid_1 & io_update_wayMask_28),
    .io_write_0_bits_wayMask_29            (writeValid_1 & io_update_wayMask_29),
    .io_write_0_bits_wayMask_30            (writeValid_1 & io_update_wayMask_30),
    .io_write_0_bits_wayMask_31            (writeValid_1 & io_update_wayMask_31),
    .io_write_0_bits_entryVec_0_ctr_value
      (writeValid_1 ? io_update_entryVec_0_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_1_ctr_value
      (writeValid_1 ? io_update_entryVec_1_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_2_ctr_value
      (writeValid_1 ? io_update_entryVec_2_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_3_ctr_value
      (writeValid_1 ? io_update_entryVec_3_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_4_ctr_value
      (writeValid_1 ? io_update_entryVec_4_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_5_ctr_value
      (writeValid_1 ? io_update_entryVec_5_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_6_ctr_value
      (writeValid_1 ? io_update_entryVec_6_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_7_ctr_value
      (writeValid_1 ? io_update_entryVec_7_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_8_ctr_value
      (writeValid_1 ? io_update_entryVec_8_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_9_ctr_value
      (writeValid_1 ? io_update_entryVec_9_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_10_ctr_value
      (writeValid_1 ? io_update_entryVec_10_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_11_ctr_value
      (writeValid_1 ? io_update_entryVec_11_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_12_ctr_value
      (writeValid_1 ? io_update_entryVec_12_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_13_ctr_value
      (writeValid_1 ? io_update_entryVec_13_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_14_ctr_value
      (writeValid_1 ? io_update_entryVec_14_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_15_ctr_value
      (writeValid_1 ? io_update_entryVec_15_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_16_ctr_value
      (writeValid_1 ? io_update_entryVec_16_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_17_ctr_value
      (writeValid_1 ? io_update_entryVec_17_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_18_ctr_value
      (writeValid_1 ? io_update_entryVec_18_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_19_ctr_value
      (writeValid_1 ? io_update_entryVec_19_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_20_ctr_value
      (writeValid_1 ? io_update_entryVec_20_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_21_ctr_value
      (writeValid_1 ? io_update_entryVec_21_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_22_ctr_value
      (writeValid_1 ? io_update_entryVec_22_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_23_ctr_value
      (writeValid_1 ? io_update_entryVec_23_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_24_ctr_value
      (writeValid_1 ? io_update_entryVec_24_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_25_ctr_value
      (writeValid_1 ? io_update_entryVec_25_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_26_ctr_value
      (writeValid_1 ? io_update_entryVec_26_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_27_ctr_value
      (writeValid_1 ? io_update_entryVec_27_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_28_ctr_value
      (writeValid_1 ? io_update_entryVec_28_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_29_ctr_value
      (writeValid_1 ? io_update_entryVec_29_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_30_ctr_value
      (writeValid_1 ? io_update_entryVec_30_ctr_value : 6'h0),
    .io_write_0_bits_entryVec_31_ctr_value
      (writeValid_1 ? io_update_entryVec_31_ctr_value : 6'h0),
    .io_read_0_ready
      (_sram_1_io_w_req_ready & ~sram_1_io_r_req_valid),
    .io_read_0_valid                       (_writeBuffer_1_io_read_0_valid),
    .io_read_0_bits_setIdx                 (_writeBuffer_1_io_read_0_bits_setIdx),
    .io_read_0_bits_wayMask_0              (_writeBuffer_1_io_read_0_bits_wayMask_0),
    .io_read_0_bits_wayMask_1              (_writeBuffer_1_io_read_0_bits_wayMask_1),
    .io_read_0_bits_wayMask_2              (_writeBuffer_1_io_read_0_bits_wayMask_2),
    .io_read_0_bits_wayMask_3              (_writeBuffer_1_io_read_0_bits_wayMask_3),
    .io_read_0_bits_wayMask_4              (_writeBuffer_1_io_read_0_bits_wayMask_4),
    .io_read_0_bits_wayMask_5              (_writeBuffer_1_io_read_0_bits_wayMask_5),
    .io_read_0_bits_wayMask_6              (_writeBuffer_1_io_read_0_bits_wayMask_6),
    .io_read_0_bits_wayMask_7              (_writeBuffer_1_io_read_0_bits_wayMask_7),
    .io_read_0_bits_wayMask_8              (_writeBuffer_1_io_read_0_bits_wayMask_8),
    .io_read_0_bits_wayMask_9              (_writeBuffer_1_io_read_0_bits_wayMask_9),
    .io_read_0_bits_wayMask_10             (_writeBuffer_1_io_read_0_bits_wayMask_10),
    .io_read_0_bits_wayMask_11             (_writeBuffer_1_io_read_0_bits_wayMask_11),
    .io_read_0_bits_wayMask_12             (_writeBuffer_1_io_read_0_bits_wayMask_12),
    .io_read_0_bits_wayMask_13             (_writeBuffer_1_io_read_0_bits_wayMask_13),
    .io_read_0_bits_wayMask_14             (_writeBuffer_1_io_read_0_bits_wayMask_14),
    .io_read_0_bits_wayMask_15             (_writeBuffer_1_io_read_0_bits_wayMask_15),
    .io_read_0_bits_wayMask_16             (_writeBuffer_1_io_read_0_bits_wayMask_16),
    .io_read_0_bits_wayMask_17             (_writeBuffer_1_io_read_0_bits_wayMask_17),
    .io_read_0_bits_wayMask_18             (_writeBuffer_1_io_read_0_bits_wayMask_18),
    .io_read_0_bits_wayMask_19             (_writeBuffer_1_io_read_0_bits_wayMask_19),
    .io_read_0_bits_wayMask_20             (_writeBuffer_1_io_read_0_bits_wayMask_20),
    .io_read_0_bits_wayMask_21             (_writeBuffer_1_io_read_0_bits_wayMask_21),
    .io_read_0_bits_wayMask_22             (_writeBuffer_1_io_read_0_bits_wayMask_22),
    .io_read_0_bits_wayMask_23             (_writeBuffer_1_io_read_0_bits_wayMask_23),
    .io_read_0_bits_wayMask_24             (_writeBuffer_1_io_read_0_bits_wayMask_24),
    .io_read_0_bits_wayMask_25             (_writeBuffer_1_io_read_0_bits_wayMask_25),
    .io_read_0_bits_wayMask_26             (_writeBuffer_1_io_read_0_bits_wayMask_26),
    .io_read_0_bits_wayMask_27             (_writeBuffer_1_io_read_0_bits_wayMask_27),
    .io_read_0_bits_wayMask_28             (_writeBuffer_1_io_read_0_bits_wayMask_28),
    .io_read_0_bits_wayMask_29             (_writeBuffer_1_io_read_0_bits_wayMask_29),
    .io_read_0_bits_wayMask_30             (_writeBuffer_1_io_read_0_bits_wayMask_30),
    .io_read_0_bits_wayMask_31             (_writeBuffer_1_io_read_0_bits_wayMask_31),
    .io_read_0_bits_entryVec_0_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_0_ctr_value),
    .io_read_0_bits_entryVec_1_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_1_ctr_value),
    .io_read_0_bits_entryVec_2_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_2_ctr_value),
    .io_read_0_bits_entryVec_3_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_3_ctr_value),
    .io_read_0_bits_entryVec_4_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_4_ctr_value),
    .io_read_0_bits_entryVec_5_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_5_ctr_value),
    .io_read_0_bits_entryVec_6_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_6_ctr_value),
    .io_read_0_bits_entryVec_7_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_7_ctr_value),
    .io_read_0_bits_entryVec_8_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_8_ctr_value),
    .io_read_0_bits_entryVec_9_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_9_ctr_value),
    .io_read_0_bits_entryVec_10_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_10_ctr_value),
    .io_read_0_bits_entryVec_11_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_11_ctr_value),
    .io_read_0_bits_entryVec_12_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_12_ctr_value),
    .io_read_0_bits_entryVec_13_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_13_ctr_value),
    .io_read_0_bits_entryVec_14_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_14_ctr_value),
    .io_read_0_bits_entryVec_15_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_15_ctr_value),
    .io_read_0_bits_entryVec_16_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_16_ctr_value),
    .io_read_0_bits_entryVec_17_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_17_ctr_value),
    .io_read_0_bits_entryVec_18_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_18_ctr_value),
    .io_read_0_bits_entryVec_19_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_19_ctr_value),
    .io_read_0_bits_entryVec_20_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_20_ctr_value),
    .io_read_0_bits_entryVec_21_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_21_ctr_value),
    .io_read_0_bits_entryVec_22_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_22_ctr_value),
    .io_read_0_bits_entryVec_23_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_23_ctr_value),
    .io_read_0_bits_entryVec_24_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_24_ctr_value),
    .io_read_0_bits_entryVec_25_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_25_ctr_value),
    .io_read_0_bits_entryVec_26_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_26_ctr_value),
    .io_read_0_bits_entryVec_27_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_27_ctr_value),
    .io_read_0_bits_entryVec_28_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_28_ctr_value),
    .io_read_0_bits_entryVec_29_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_29_ctr_value),
    .io_read_0_bits_entryVec_30_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_30_ctr_value),
    .io_read_0_bits_entryVec_31_ctr_value
      (_writeBuffer_1_io_read_0_bits_entryVec_31_ctr_value)
  );
  assign io_resp_0_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_0_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_0_ctr_value : 6'h0);
  assign io_resp_1_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_1_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_1_ctr_value : 6'h0);
  assign io_resp_2_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_2_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_2_ctr_value : 6'h0);
  assign io_resp_3_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_3_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_3_ctr_value : 6'h0);
  assign io_resp_4_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_4_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_4_ctr_value : 6'h0);
  assign io_resp_5_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_5_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_5_ctr_value : 6'h0);
  assign io_resp_6_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_6_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_6_ctr_value : 6'h0);
  assign io_resp_7_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_7_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_7_ctr_value : 6'h0);
  assign io_resp_8_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_8_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_8_ctr_value : 6'h0);
  assign io_resp_9_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_9_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_9_ctr_value : 6'h0);
  assign io_resp_10_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_10_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_10_ctr_value : 6'h0);
  assign io_resp_11_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_11_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_11_ctr_value : 6'h0);
  assign io_resp_12_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_12_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_12_ctr_value : 6'h0);
  assign io_resp_13_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_13_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_13_ctr_value : 6'h0);
  assign io_resp_14_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_14_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_14_ctr_value : 6'h0);
  assign io_resp_15_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_15_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_15_ctr_value : 6'h0);
  assign io_resp_16_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_16_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_16_ctr_value : 6'h0);
  assign io_resp_17_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_17_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_17_ctr_value : 6'h0);
  assign io_resp_18_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_18_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_18_ctr_value : 6'h0);
  assign io_resp_19_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_19_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_19_ctr_value : 6'h0);
  assign io_resp_20_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_20_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_20_ctr_value : 6'h0);
  assign io_resp_21_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_21_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_21_ctr_value : 6'h0);
  assign io_resp_22_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_22_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_22_ctr_value : 6'h0);
  assign io_resp_23_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_23_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_23_ctr_value : 6'h0);
  assign io_resp_24_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_24_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_24_ctr_value : 6'h0);
  assign io_resp_25_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_25_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_25_ctr_value : 6'h0);
  assign io_resp_26_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_26_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_26_ctr_value : 6'h0);
  assign io_resp_27_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_27_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_27_ctr_value : 6'h0);
  assign io_resp_28_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_28_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_28_ctr_value : 6'h0);
  assign io_resp_29_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_29_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_29_ctr_value : 6'h0);
  assign io_resp_30_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_30_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_30_ctr_value : 6'h0);
  assign io_resp_31_ctr_value =
    (respBankMask[0] ? _sram_0_io_r_resp_data_31_ctr_value : 6'h0)
    | (respBankMask[1] ? _sram_1_io_r_resp_data_31_ctr_value : 6'h0);
  assign io_resetDone = _sram_0_io_r_req_ready & _sram_1_io_r_req_ready;
endmodule

