#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf7bd20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf7beb0 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0xf7c790 .functor NOT 1, L_0xfb9f00, C4<0>, C4<0>, C4<0>;
L_0xfb9c10 .functor XOR 1, L_0xfb9a40, L_0xfb9b70, C4<0>, C4<0>;
L_0xfb9df0 .functor XOR 1, L_0xfb9c10, L_0xfb9d20, C4<0>, C4<0>;
v0xfa7fe0_0 .net *"_ivl_10", 0 0, L_0xfb9d20;  1 drivers
v0xfa80e0_0 .net *"_ivl_12", 0 0, L_0xfb9df0;  1 drivers
v0xfa81c0_0 .net *"_ivl_2", 0 0, L_0xfb99a0;  1 drivers
v0xfa8280_0 .net *"_ivl_4", 0 0, L_0xfb9a40;  1 drivers
v0xfa8360_0 .net *"_ivl_6", 0 0, L_0xfb9b70;  1 drivers
v0xfa8490_0 .net *"_ivl_8", 0 0, L_0xfb9c10;  1 drivers
v0xfa8570_0 .var "clk", 0 0;
v0xfa8610_0 .net "reset", 0 0, v0xfa7130_0;  1 drivers
v0xfa86b0_0 .net "shift_ena_dut", 0 0, v0xfa7b70_0;  1 drivers
v0xfa8750_0 .net "shift_ena_ref", 0 0, L_0xfb9840;  1 drivers
v0xfa87f0_0 .var/2u "stats1", 159 0;
v0xfa8890_0 .var/2u "strobe", 0 0;
v0xfa8950_0 .net "tb_match", 0 0, L_0xfb9f00;  1 drivers
v0xfa8a10_0 .net "tb_mismatch", 0 0, L_0xf7c790;  1 drivers
E_0xf773b0/0 .event negedge, v0xfa69d0_0;
E_0xf773b0/1 .event posedge, v0xfa69d0_0;
E_0xf773b0 .event/or E_0xf773b0/0, E_0xf773b0/1;
L_0xfb99a0 .concat [ 1 0 0 0], L_0xfb9840;
L_0xfb9a40 .concat [ 1 0 0 0], L_0xfb9840;
L_0xfb9b70 .concat [ 1 0 0 0], v0xfa7b70_0;
L_0xfb9d20 .concat [ 1 0 0 0], L_0xfb9840;
L_0xfb9f00 .cmp/eeq 1, L_0xfb99a0, L_0xfb9df0;
S_0xf7c040 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0xf7beb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0xf49a40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0xf49a80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0xf49ac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0xf49b00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0xf49b40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0xf70ae0 .functor OR 1, L_0xfb8cc0, L_0xfb8f70, C4<0>, C4<0>;
L_0xfb9470 .functor OR 1, L_0xf70ae0, L_0xfb92f0, C4<0>, C4<0>;
L_0xfb9840 .functor OR 1, L_0xfb9470, L_0xfb96b0, C4<0>, C4<0>;
v0xf6bd30_0 .net *"_ivl_0", 31 0, L_0xfa8b50;  1 drivers
L_0x7f2da5ce70a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf6e140_0 .net *"_ivl_11", 28 0, L_0x7f2da5ce70a8;  1 drivers
L_0x7f2da5ce70f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xfa5c30_0 .net/2u *"_ivl_12", 31 0, L_0x7f2da5ce70f0;  1 drivers
v0xfa5d20_0 .net *"_ivl_14", 0 0, L_0xfb8f70;  1 drivers
v0xfa5de0_0 .net *"_ivl_17", 0 0, L_0xf70ae0;  1 drivers
v0xfa5ef0_0 .net *"_ivl_18", 31 0, L_0xfb91b0;  1 drivers
L_0x7f2da5ce7138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfa5fd0_0 .net *"_ivl_21", 28 0, L_0x7f2da5ce7138;  1 drivers
L_0x7f2da5ce7180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xfa60b0_0 .net/2u *"_ivl_22", 31 0, L_0x7f2da5ce7180;  1 drivers
v0xfa6190_0 .net *"_ivl_24", 0 0, L_0xfb92f0;  1 drivers
v0xfa6250_0 .net *"_ivl_27", 0 0, L_0xfb9470;  1 drivers
v0xfa6310_0 .net *"_ivl_28", 31 0, L_0xfb9580;  1 drivers
L_0x7f2da5ce7018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfa63f0_0 .net *"_ivl_3", 28 0, L_0x7f2da5ce7018;  1 drivers
L_0x7f2da5ce71c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfa64d0_0 .net *"_ivl_31", 28 0, L_0x7f2da5ce71c8;  1 drivers
L_0x7f2da5ce7210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xfa65b0_0 .net/2u *"_ivl_32", 31 0, L_0x7f2da5ce7210;  1 drivers
v0xfa6690_0 .net *"_ivl_34", 0 0, L_0xfb96b0;  1 drivers
L_0x7f2da5ce7060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfa6750_0 .net/2u *"_ivl_4", 31 0, L_0x7f2da5ce7060;  1 drivers
v0xfa6830_0 .net *"_ivl_6", 0 0, L_0xfb8cc0;  1 drivers
v0xfa68f0_0 .net *"_ivl_8", 31 0, L_0xfb8e30;  1 drivers
v0xfa69d0_0 .net "clk", 0 0, v0xfa8570_0;  1 drivers
v0xfa6a90_0 .var "next", 2 0;
v0xfa6b70_0 .net "reset", 0 0, v0xfa7130_0;  alias, 1 drivers
v0xfa6c30_0 .net "shift_ena", 0 0, L_0xfb9840;  alias, 1 drivers
v0xfa6cf0_0 .var "state", 2 0;
E_0xf77600 .event posedge, v0xfa69d0_0;
E_0xf78110 .event anyedge, v0xfa6cf0_0;
L_0xfa8b50 .concat [ 3 29 0 0], v0xfa6cf0_0, L_0x7f2da5ce7018;
L_0xfb8cc0 .cmp/eq 32, L_0xfa8b50, L_0x7f2da5ce7060;
L_0xfb8e30 .concat [ 3 29 0 0], v0xfa6cf0_0, L_0x7f2da5ce70a8;
L_0xfb8f70 .cmp/eq 32, L_0xfb8e30, L_0x7f2da5ce70f0;
L_0xfb91b0 .concat [ 3 29 0 0], v0xfa6cf0_0, L_0x7f2da5ce7138;
L_0xfb92f0 .cmp/eq 32, L_0xfb91b0, L_0x7f2da5ce7180;
L_0xfb9580 .concat [ 3 29 0 0], v0xfa6cf0_0, L_0x7f2da5ce71c8;
L_0xfb96b0 .cmp/eq 32, L_0xfb9580, L_0x7f2da5ce7210;
S_0xfa6e50 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0xf7beb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0xfa7070_0 .net "clk", 0 0, v0xfa8570_0;  alias, 1 drivers
v0xfa7130_0 .var "reset", 0 0;
E_0xf5e9f0 .event negedge, v0xfa69d0_0;
S_0xfa7220 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0xf7beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0xfa7430 .param/l "IDLE" 1 4 12, C4<000>;
P_0xfa7470 .param/l "SHIFT0" 1 4 13, C4<001>;
P_0xfa74b0 .param/l "SHIFT1" 1 4 14, C4<010>;
P_0xfa74f0 .param/l "SHIFT2" 1 4 15, C4<011>;
P_0xfa7530 .param/l "SHIFT3" 1 4 16, C4<100>;
v0xfa77d0_0 .net "clk", 0 0, v0xfa8570_0;  alias, 1 drivers
v0xfa78e0_0 .var "next_state", 2 0;
v0xfa79c0_0 .net "reset", 0 0, v0xfa7130_0;  alias, 1 drivers
v0xfa7ab0_0 .var "shift_counter", 1 0;
v0xfa7b70_0 .var "shift_ena", 0 0;
v0xfa7c80_0 .var "state", 2 0;
E_0xf87250 .event anyedge, v0xfa7c80_0, v0xfa6b70_0;
S_0xfa7de0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0xf7beb0;
 .timescale -12 -12;
E_0xf87570 .event anyedge, v0xfa8890_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfa8890_0;
    %nor/r;
    %assign/vec4 v0xfa8890_0, 0;
    %wait E_0xf87570;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xfa6e50;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf5e9f0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xfa7130_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xf7c040;
T_2 ;
Ewait_0 .event/or E_0xf78110, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xfa6cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xfa6a90_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xfa6a90_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xfa6a90_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xfa6a90_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xfa6a90_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xf7c040;
T_3 ;
    %wait E_0xf77600;
    %load/vec4 v0xfa6b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xfa6cf0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xfa6a90_0;
    %assign/vec4 v0xfa6cf0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xfa7220;
T_4 ;
    %wait E_0xf77600;
    %load/vec4 v0xfa79c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xfa7c80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xfa78e0_0;
    %assign/vec4 v0xfa7c80_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xfa7220;
T_5 ;
    %wait E_0xf87250;
    %load/vec4 v0xfa7c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xfa78e0_0, 0, 3;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0xfa79c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %store/vec4 v0xfa78e0_0, 0, 3;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xfa78e0_0, 0, 3;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xfa78e0_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xfa78e0_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xfa78e0_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xfa7220;
T_6 ;
    %wait E_0xf77600;
    %load/vec4 v0xfa79c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xfa7ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfa7b70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xfa7c80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfa7b70_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfa7b70_0, 0;
    %load/vec4 v0xfa7ab0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xfa7ab0_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfa7b70_0, 0;
    %load/vec4 v0xfa7ab0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xfa7ab0_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfa7b70_0, 0;
    %load/vec4 v0xfa7ab0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xfa7ab0_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfa7b70_0, 0;
    %load/vec4 v0xfa7ab0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xfa7ab0_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xf7beb0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfa8570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfa8890_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xf7beb0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xfa8570_0;
    %inv;
    %store/vec4 v0xfa8570_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xf7beb0;
T_9 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0xfa7070_0, v0xfa8a10_0, v0xfa8570_0, v0xfa8610_0, v0xfa8750_0, v0xfa86b0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xf7beb0;
T_10 ;
    %load/vec4 v0xfa87f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xfa87f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfa87f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_10.1 ;
    %load/vec4 v0xfa87f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfa87f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfa87f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfa87f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xf7beb0;
T_11 ;
    %wait E_0xf773b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfa87f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfa87f0_0, 4, 32;
    %load/vec4 v0xfa8950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xfa87f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfa87f0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfa87f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfa87f0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xfa8750_0;
    %load/vec4 v0xfa8750_0;
    %load/vec4 v0xfa86b0_0;
    %xor;
    %load/vec4 v0xfa8750_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xfa87f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfa87f0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xfa87f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfa87f0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/review2015_fsmshift/iter0/response6/top_module.sv";
