FIRRTL version 3.3.0
circuit L1_data_cache :%[[
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|Queue1_final_AXI_response",
    "group":"Queue1_final_AXI_response"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|Queue8_AXI_request_Q_entry",
    "group":"Queue8_AXI_request_Q_entry"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|Queue8_AXI_request_Q_entry_1",
    "group":"Queue8_AXI_request_Q_entry"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|Queue2_AXI_request_Q_entry",
    "group":"Queue2_AXI_request_Q_entry"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|Queue8_backend_memory_response",
    "group":"Queue8_backend_memory_response"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|Queue8_backend_memory_response_1",
    "group":"Queue8_backend_memory_response"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|Queue3_backend_memory_response",
    "group":"Queue3_backend_memory_response"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_1",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_2",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_3",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_4",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_5",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_6",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_7",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_8",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_9",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_10",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_11",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_12",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_13",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_14",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_15",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_16",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_17",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_18",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_19",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_20",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_21",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_22",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_23",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_24",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_25",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_26",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_27",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_28",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_29",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_30",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_31",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_32",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_33",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_34",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_35",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|Arbiter2_AXI_request_Q_entry",
    "group":"Arbiter2_AXI_request_Q_entry"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|Arbiter2_backend_memory_response",
    "group":"Arbiter2_backend_memory_response"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|L1_data_cache",
    "group":"L1_data_cache"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.ruser"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.rlast"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.rresp"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.rdata"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.rid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.rvalid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.rready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.aruser"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.arregion"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.arqos"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.arprot"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.arcache"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.arlock"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.arburst"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.arsize"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.arlen"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.araddr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.arid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.arready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.arvalid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.buser"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.bresp"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.bid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.bvalid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.bready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.wuser"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.wlast"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.wstrb"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.wdata"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.wvalid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.wready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.awuser"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.awregion"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.awqos"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.awprot"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.awcache"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.awlock"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.awburst"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.awsize"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.awlen"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.awaddr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.awid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.awready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>m_axi.awvalid"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.AXI_REQUEST_STATE",
    "enumTypeName":"ChaosCore.AXICacheNode$AXI_REQUEST_STATES"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ChaosCore.AXICacheNode$AXI_REQUEST_STATES",
    "definition":{
      "ADDRESS_PHASE":0,
      "WRITE_DATA_PHASE":1,
      "READ_RESPONSE_PHASE":2,
      "WRITE_RESPONSE_PHASE":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.AXI_REQUEST_NEXT_STATE",
    "enumTypeName":"ChaosCore.AXICacheNode$AXI_REQUEST_STATES"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>AXI_REQUEST_STATE"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.io.CPU_request.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ChaosCore.access_width_t",
    "definition":{
      "NONE":0,
      "B":1,
      "HW":2,
      "W":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.io.CPU_request.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ChaosCore.memory_type_t",
    "definition":{
      "NONE":0,
      "LOAD":1,
      "STORE":2
    }
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_response.bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_response.bits.data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_response.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_response.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_request.bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_request.bits.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_request.bits.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_request.bits.data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_request.bits.addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_request.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_request.ready"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.DATA_CACHE_STATE",
    "enumTypeName":"ChaosCore.DATA_CACHE_STATES"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ChaosCore.DATA_CACHE_STATES",
    "definition":{
      "ACTIVE":0,
      "STALL":1,
      "ALLOCATE":2,
      "REPLAY":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.DATA_CACHE_NEXT_STATE",
    "enumTypeName":"ChaosCore.DATA_CACHE_STATES"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.active_memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.active_access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.backend_memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.backend_access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.replay_memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.replay_access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.output_operation",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache._active_memory_type_T_1",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache._active_access_width_T_1",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>hit_way"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>allocate_way"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>word_offset"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>half_word_offset"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>byte_offset"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>word_offset_match"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>half_word_offset_match"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>byte_offset_match"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[0]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[1]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[2]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[3]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[4]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[5]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[6]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[7]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[8]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[9]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[10]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[11]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[12]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[13]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[14]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[15]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[16]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[17]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[18]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[19]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[20]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[21]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[22]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[23]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[24]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[25]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[26]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[27]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[28]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[29]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[30]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memories_wr_en[31]"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>active_tag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>data_memory_active_address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>active_non_cacheable"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>evict_way"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>PLRU"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"L1_data_cache.L1_data_cache.MSHRs",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"L1_data_cache.L1_data_cache.MSHRs",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"L1_data_cache.L1_data_cache.non_cacheable_buffer",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      [
        "access_width"
      ]
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"L1_data_cache.L1_data_cache.non_cacheable_buffer",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      [
        "memory_type"
      ]
    ]
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[0].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[0].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[0].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[0].data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[0].addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[1].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[1].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[1].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[1].data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[1].addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[2].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[2].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[2].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[2].data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[2].addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[3].MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[3].access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[3].memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[3].data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>non_cacheable_buffer[3].addr"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.miss_backend_memory_request.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.miss_backend_memory_request.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.miss_backend_memory_request_REG.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.miss_backend_memory_request_REG.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache._MSHRs_miss_requests_WIRE.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache._MSHRs_miss_requests_WIRE.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.output_operation_r",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.output_operation_r_1",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>output_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>output_operation"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>output_cacheable"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>output_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_response.bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_response.bits.data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_response.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_response.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_request.bits.MOB_index"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_request.bits.access_width"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_request.bits.memory_type"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_request.bits.data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_request.bits.addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_request.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>io.CPU_request.ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>axi_response_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|Queue1_final_AXI_response>io.deq.bits.data"
  }
]]
  module Queue1_final_AXI_response : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<256>, ID : UInt<8>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<256>, ID : UInt<8>}}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    cmem ram : { data : UInt<256>, ID : UInt<8>} [1] @[src/main/scala/chisel3/util/Decoupled.scala 256:91]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when UInt<1>(0h0) : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 293:23]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 293:17]
    when io.enq.valid : @[src/main/scala/chisel3/util/Decoupled.scala 297:24]
      connect io.deq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/Decoupled.scala 297:39]
    when empty : @[src/main/scala/chisel3/util/Decoupled.scala 298:17]
      connect io.deq.bits, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 299:19]
      connect do_deq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 300:14]
      when io.deq.ready : @[src/main/scala/chisel3/util/Decoupled.scala 301:26]
        connect do_enq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 301:35]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module Queue8_AXI_request_Q_entry : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write_valid : UInt<1>, write_address : UInt<32>, write_data : UInt<256>, write_ID : UInt<8>, write_bytes : UInt<7>, read_valid : UInt<1>, read_address : UInt<32>, read_ID : UInt<8>, read_bytes : UInt<7>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write_valid : UInt<1>, write_address : UInt<32>, write_data : UInt<256>, write_ID : UInt<8>, write_bytes : UInt<7>, read_valid : UInt<1>, read_address : UInt<32>, read_ID : UInt<8>, read_bytes : UInt<7>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    smem ram : { write_valid : UInt<1>, write_address : UInt<32>, write_data : UInt<256>, write_ID : UInt<8>, write_bytes : UInt<7>, read_valid : UInt<1>, read_address : UInt<32>, read_ID : UInt<8>, read_bytes : UInt<7>} [8] new @[src/main/scala/chisel3/util/Decoupled.scala 256:44]
    regreset enq_ptr_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset deq_ptr_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
      node wrap = eq(enq_ptr_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect enq_ptr_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect deq_ptr_value, _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when UInt<1>(0h0) : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    node _deq_ptr_next_T = sub(UInt<4>(0h8), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_1 = tail(_deq_ptr_next_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_2 = eq(deq_ptr_value, _deq_ptr_next_T_1) @[src/main/scala/chisel3/util/Decoupled.scala 289:42]
    node _deq_ptr_next_T_3 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node _deq_ptr_next_T_4 = tail(_deq_ptr_next_T_3, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node deq_ptr_next = mux(_deq_ptr_next_T_2, UInt<1>(0h0), _deq_ptr_next_T_4) @[src/main/scala/chisel3/util/Decoupled.scala 289:27]
    node _r_addr_T = mux(do_deq, deq_ptr_next, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 290:33]
    wire r_addr : UInt @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    connect r_addr, _r_addr_T @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    wire _io_deq_bits_WIRE : UInt @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    invalidate _io_deq_bits_WIRE @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    when UInt<1>(0h1) : @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      connect _io_deq_bits_WIRE, r_addr @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T = or(_io_deq_bits_WIRE, UInt<3>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T_1 = bits(_io_deq_bits_T, 2, 0) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      read mport io_deq_bits_MPORT = ram[_io_deq_bits_T_1], clock @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 291:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>(0h8), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module Queue8_AXI_request_Q_entry_1 : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write_valid : UInt<1>, write_address : UInt<32>, write_data : UInt<256>, write_ID : UInt<8>, write_bytes : UInt<7>, read_valid : UInt<1>, read_address : UInt<32>, read_ID : UInt<8>, read_bytes : UInt<7>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write_valid : UInt<1>, write_address : UInt<32>, write_data : UInt<256>, write_ID : UInt<8>, write_bytes : UInt<7>, read_valid : UInt<1>, read_address : UInt<32>, read_ID : UInt<8>, read_bytes : UInt<7>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    smem ram : { write_valid : UInt<1>, write_address : UInt<32>, write_data : UInt<256>, write_ID : UInt<8>, write_bytes : UInt<7>, read_valid : UInt<1>, read_address : UInt<32>, read_ID : UInt<8>, read_bytes : UInt<7>} [8] new @[src/main/scala/chisel3/util/Decoupled.scala 256:44]
    regreset enq_ptr_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset deq_ptr_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
      node wrap = eq(enq_ptr_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect enq_ptr_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect deq_ptr_value, _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when UInt<1>(0h0) : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    node _deq_ptr_next_T = sub(UInt<4>(0h8), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_1 = tail(_deq_ptr_next_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_2 = eq(deq_ptr_value, _deq_ptr_next_T_1) @[src/main/scala/chisel3/util/Decoupled.scala 289:42]
    node _deq_ptr_next_T_3 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node _deq_ptr_next_T_4 = tail(_deq_ptr_next_T_3, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node deq_ptr_next = mux(_deq_ptr_next_T_2, UInt<1>(0h0), _deq_ptr_next_T_4) @[src/main/scala/chisel3/util/Decoupled.scala 289:27]
    node _r_addr_T = mux(do_deq, deq_ptr_next, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 290:33]
    wire r_addr : UInt @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    connect r_addr, _r_addr_T @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    wire _io_deq_bits_WIRE : UInt @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    invalidate _io_deq_bits_WIRE @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    when UInt<1>(0h1) : @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      connect _io_deq_bits_WIRE, r_addr @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T = or(_io_deq_bits_WIRE, UInt<3>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T_1 = bits(_io_deq_bits_T, 2, 0) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      read mport io_deq_bits_MPORT = ram[_io_deq_bits_T_1], clock @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 291:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>(0h8), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module Queue2_AXI_request_Q_entry : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write_valid : UInt<1>, write_address : UInt<32>, write_data : UInt<256>, write_ID : UInt<8>, write_bytes : UInt<7>, read_valid : UInt<1>, read_address : UInt<32>, read_ID : UInt<8>, read_bytes : UInt<7>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write_valid : UInt<1>, write_address : UInt<32>, write_data : UInt<256>, write_ID : UInt<8>, write_bytes : UInt<7>, read_valid : UInt<1>, read_address : UInt<32>, read_ID : UInt<8>, read_bytes : UInt<7>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    smem ram : { write_valid : UInt<1>, write_address : UInt<32>, write_data : UInt<256>, write_ID : UInt<8>, write_bytes : UInt<7>, read_valid : UInt<1>, read_address : UInt<32>, read_ID : UInt<8>, read_bytes : UInt<7>} [2] new @[src/main/scala/chisel3/util/Decoupled.scala 256:44]
    regreset enq_ptr_value : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset deq_ptr_value : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
      node wrap = eq(enq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect enq_ptr_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect deq_ptr_value, _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when UInt<1>(0h0) : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    node _deq_ptr_next_T = sub(UInt<2>(0h2), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_1 = tail(_deq_ptr_next_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_2 = eq(deq_ptr_value, _deq_ptr_next_T_1) @[src/main/scala/chisel3/util/Decoupled.scala 289:42]
    node _deq_ptr_next_T_3 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node _deq_ptr_next_T_4 = tail(_deq_ptr_next_T_3, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node deq_ptr_next = mux(_deq_ptr_next_T_2, UInt<1>(0h0), _deq_ptr_next_T_4) @[src/main/scala/chisel3/util/Decoupled.scala 289:27]
    node _r_addr_T = mux(do_deq, deq_ptr_next, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 290:33]
    wire r_addr : UInt @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    connect r_addr, _r_addr_T @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    wire _io_deq_bits_WIRE : UInt @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    invalidate _io_deq_bits_WIRE @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    when UInt<1>(0h1) : @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      connect _io_deq_bits_WIRE, r_addr @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T = or(_io_deq_bits_WIRE, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T_1 = bits(_io_deq_bits_T, 0, 0) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      read mport io_deq_bits_MPORT = ram[_io_deq_bits_T_1], clock @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 291:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>(0h2), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module Queue8_backend_memory_response : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>, MOB_index : UInt<4>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>, MOB_index : UInt<4>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    smem ram : { data : UInt<32>, MOB_index : UInt<4>} [8] new @[src/main/scala/chisel3/util/Decoupled.scala 256:44]
    regreset enq_ptr_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset deq_ptr_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
      node wrap = eq(enq_ptr_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect enq_ptr_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect deq_ptr_value, _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when UInt<1>(0h0) : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    node _deq_ptr_next_T = sub(UInt<4>(0h8), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_1 = tail(_deq_ptr_next_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_2 = eq(deq_ptr_value, _deq_ptr_next_T_1) @[src/main/scala/chisel3/util/Decoupled.scala 289:42]
    node _deq_ptr_next_T_3 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node _deq_ptr_next_T_4 = tail(_deq_ptr_next_T_3, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node deq_ptr_next = mux(_deq_ptr_next_T_2, UInt<1>(0h0), _deq_ptr_next_T_4) @[src/main/scala/chisel3/util/Decoupled.scala 289:27]
    node _r_addr_T = mux(do_deq, deq_ptr_next, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 290:33]
    wire r_addr : UInt @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    connect r_addr, _r_addr_T @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    wire _io_deq_bits_WIRE : UInt @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    invalidate _io_deq_bits_WIRE @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    when UInt<1>(0h1) : @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      connect _io_deq_bits_WIRE, r_addr @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T = or(_io_deq_bits_WIRE, UInt<3>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T_1 = bits(_io_deq_bits_T, 2, 0) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      read mport io_deq_bits_MPORT = ram[_io_deq_bits_T_1], clock @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 291:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>(0h8), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module Queue8_backend_memory_response_1 : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>, MOB_index : UInt<4>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>, MOB_index : UInt<4>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    smem ram : { data : UInt<32>, MOB_index : UInt<4>} [8] new @[src/main/scala/chisel3/util/Decoupled.scala 256:44]
    regreset enq_ptr_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset deq_ptr_value : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
      node wrap = eq(enq_ptr_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect enq_ptr_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect deq_ptr_value, _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when UInt<1>(0h0) : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    node _deq_ptr_next_T = sub(UInt<4>(0h8), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_1 = tail(_deq_ptr_next_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_2 = eq(deq_ptr_value, _deq_ptr_next_T_1) @[src/main/scala/chisel3/util/Decoupled.scala 289:42]
    node _deq_ptr_next_T_3 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node _deq_ptr_next_T_4 = tail(_deq_ptr_next_T_3, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node deq_ptr_next = mux(_deq_ptr_next_T_2, UInt<1>(0h0), _deq_ptr_next_T_4) @[src/main/scala/chisel3/util/Decoupled.scala 289:27]
    node _r_addr_T = mux(do_deq, deq_ptr_next, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 290:33]
    wire r_addr : UInt @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    connect r_addr, _r_addr_T @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    wire _io_deq_bits_WIRE : UInt @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    invalidate _io_deq_bits_WIRE @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    when UInt<1>(0h1) : @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      connect _io_deq_bits_WIRE, r_addr @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T = or(_io_deq_bits_WIRE, UInt<3>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T_1 = bits(_io_deq_bits_T, 2, 0) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      read mport io_deq_bits_MPORT = ram[_io_deq_bits_T_1], clock @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 291:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>(0h8), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module Queue3_backend_memory_response : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>, MOB_index : UInt<4>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>, MOB_index : UInt<4>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    smem ram : { data : UInt<32>, MOB_index : UInt<4>} [3] new @[src/main/scala/chisel3/util/Decoupled.scala 256:44]
    regreset enq_ptr_value : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset deq_ptr_value : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
      node wrap = eq(enq_ptr_value, UInt<2>(0h2)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect enq_ptr_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      when wrap : @[src/main/scala/chisel3/util/Counter.scala 87:20]
        connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 87:28]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>(0h2)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect deq_ptr_value, _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      when wrap_1 : @[src/main/scala/chisel3/util/Counter.scala 87:20]
        connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 87:28]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when UInt<1>(0h0) : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    node _deq_ptr_next_T = sub(UInt<2>(0h3), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_1 = tail(_deq_ptr_next_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_2 = eq(deq_ptr_value, _deq_ptr_next_T_1) @[src/main/scala/chisel3/util/Decoupled.scala 289:42]
    node _deq_ptr_next_T_3 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node _deq_ptr_next_T_4 = tail(_deq_ptr_next_T_3, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node deq_ptr_next = mux(_deq_ptr_next_T_2, UInt<1>(0h0), _deq_ptr_next_T_4) @[src/main/scala/chisel3/util/Decoupled.scala 289:27]
    node _r_addr_T = mux(do_deq, deq_ptr_next, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 290:33]
    wire r_addr : UInt @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    connect r_addr, _r_addr_T @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    wire _io_deq_bits_WIRE : UInt @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    invalidate _io_deq_bits_WIRE @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    when UInt<1>(0h1) : @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      connect _io_deq_bits_WIRE, r_addr @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T = or(_io_deq_bits_WIRE, UInt<2>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T_1 = bits(_io_deq_bits_T, 1, 0) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      read mport io_deq_bits_MPORT = ram[_io_deq_bits_T_1], clock @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 291:17]
    when io.enq.valid : @[src/main/scala/chisel3/util/Decoupled.scala 297:24]
      connect io.deq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/Decoupled.scala 297:39]
    when empty : @[src/main/scala/chisel3/util/Decoupled.scala 298:17]
      connect io.deq.bits, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 299:19]
      connect do_deq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 300:14]
      when io.deq.ready : @[src/main/scala/chisel3/util/Decoupled.scala 301:26]
        connect do_enq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 301:35]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = mux(maybe_full, UInt<2>(0h3), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 316:10]
    node _io_count_T_1 = gt(deq_ptr_value, enq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 317:25]
    node _io_count_T_2 = add(UInt<2>(0h3), ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 317:57]
    node _io_count_T_3 = tail(_io_count_T_2, 1) @[src/main/scala/chisel3/util/Decoupled.scala 317:57]
    node _io_count_T_4 = mux(_io_count_T_1, _io_count_T_3, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 317:10]
    node _io_count_T_5 = mux(ptr_match, _io_count_T, _io_count_T_4) @[src/main/scala/chisel3/util/Decoupled.scala 314:20]
    connect io.count, _io_count_T_5 @[src/main/scala/chisel3/util/Decoupled.scala 314:14]

  module ReadWriteSmem : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_1 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_2 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_3 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_4 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_5 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_6 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_7 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_8 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_9 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_10 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_11 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_12 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_13 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_14 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_15 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_16 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_17 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_18 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_19 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_20 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_21 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_22 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_23 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_24 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_25 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_26 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_27 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_28 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_29 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_30 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_31 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_32 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<6>, flip data_in : UInt<21>, data_out : UInt<21>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<21> [64] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<21>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_33 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<6>, flip data_in : UInt<21>, data_out : UInt<21>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<21> [64] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<21>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_34 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<6>, flip data_in : UInt<21>, data_out : UInt<21>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<21> [64] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<21>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_35 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<6>, flip data_in : UInt<21>, data_out : UInt<21>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<21> [64] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<21>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module Arbiter2_AXI_request_Q_entry : @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { write_valid : UInt<1>, write_address : UInt<32>, write_data : UInt<256>, write_ID : UInt<8>, write_bytes : UInt<7>, read_valid : UInt<1>, read_address : UInt<32>, read_ID : UInt<8>, read_bytes : UInt<7>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { write_valid : UInt<1>, write_address : UInt<32>, write_data : UInt<256>, write_ID : UInt<8>, write_bytes : UInt<7>, read_valid : UInt<1>, read_address : UInt<32>, read_ID : UInt<8>, read_bytes : UInt<7>}}, chosen : UInt<1>} @[src/main/scala/chisel3/util/Arbiter.scala 140:14]

    connect io.chosen, UInt<1>(0h1) @[src/main/scala/chisel3/util/Arbiter.scala 142:13]
    connect io.out.bits, io.in[1].bits @[src/main/scala/chisel3/util/Arbiter.scala 143:15]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 145:26]
      connect io.chosen, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 146:17]
      connect io.out.bits, io.in[0].bits @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node grant_1 = eq(io.in[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>(0h1), io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[0].ready, _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_in_1_ready_T = and(grant_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[1].ready, _io_in_1_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_out_valid_T = eq(grant_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 154:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io.in[1].valid) @[src/main/scala/chisel3/util/Arbiter.scala 154:31]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 154:16]

  module Arbiter2_backend_memory_response : @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input clock : Clock @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    input reset : Reset @[src/main/scala/chisel3/util/Arbiter.scala 133:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>, MOB_index : UInt<4>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>, MOB_index : UInt<4>}}, chosen : UInt<1>} @[src/main/scala/chisel3/util/Arbiter.scala 140:14]

    connect io.chosen, UInt<1>(0h1) @[src/main/scala/chisel3/util/Arbiter.scala 142:13]
    connect io.out.bits, io.in[1].bits @[src/main/scala/chisel3/util/Arbiter.scala 143:15]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 145:26]
      connect io.chosen, UInt<1>(0h0) @[src/main/scala/chisel3/util/Arbiter.scala 146:17]
      connect io.out.bits, io.in[0].bits @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node grant_1 = eq(io.in[0].valid, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>(0h1), io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[0].ready, _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_in_1_ready_T = and(grant_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 153:19]
    connect io.in[1].ready, _io_in_1_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 153:14]
    node _io_out_valid_T = eq(grant_1, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Arbiter.scala 154:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io.in[1].valid) @[src/main/scala/chisel3/util/Arbiter.scala 154:31]
    connect io.out.valid, _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 154:16]

  module L1_data_cache : @[src/main/scala/L1Cache/L1_data_cache.scala 111:7]
    input clock : Clock @[src/main/scala/L1Cache/L1_data_cache.scala 111:7]
    input reset : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 111:7]
    output m_axi : { awvalid : UInt<1>, flip awready : UInt<1>, awid : UInt<8>, awaddr : UInt<32>, awlen : UInt<8>, awsize : UInt<3>, awburst : UInt<2>, awlock : UInt<1>, awcache : UInt<4>, awprot : UInt<3>, awqos : UInt<4>, awregion : UInt<4>, awuser : UInt<1>, flip wready : UInt<1>, wvalid : UInt<1>, wdata : UInt<32>, wstrb : UInt<4>, wlast : UInt<1>, wuser : UInt<1>, bready : UInt<1>, flip bvalid : UInt<1>, flip bid : UInt<8>, flip bresp : UInt<2>, flip buser : UInt<1>, arvalid : UInt<1>, flip arready : UInt<1>, arid : UInt<8>, araddr : UInt<32>, arlen : UInt<8>, arsize : UInt<3>, arburst : UInt<2>, arlock : UInt<1>, arcache : UInt<4>, arprot : UInt<3>, arqos : UInt<4>, arregion : UInt<4>, aruser : UInt<1>, rready : UInt<1>, flip rvalid : UInt<1>, flip rid : UInt<8>, flip rdata : UInt<32>, flip rresp : UInt<2>, flip rlast : UInt<1>, flip ruser : UInt<1>} @[src/main/scala/NOC/AXI/AXI_cache_node.scala 25:17]
    output io : { flip CPU_request : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, MOB_index : UInt<4>}}, CPU_response : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>, MOB_index : UInt<4>}}} @[src/main/scala/L1Cache/L1_data_cache.scala 114:20]

    connect m_axi.bready, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 43:26]
    connect m_axi.rready, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 44:26]
    wire _view__AXI_AW_bits_WIRE : { awid : UInt<8>, awaddr : UInt<32>, awlen : UInt<8>, awsize : UInt<3>, awburst : UInt<2>, awlock : UInt<1>, awcache : UInt<4>, awprot : UInt<3>, awqos : UInt<4>, awregion : UInt<4>, awuser : UInt<1>} @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:41]
    connect _view__AXI_AW_bits_WIRE.awuser, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:41]
    connect _view__AXI_AW_bits_WIRE.awregion, UInt<4>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:41]
    connect _view__AXI_AW_bits_WIRE.awqos, UInt<4>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:41]
    connect _view__AXI_AW_bits_WIRE.awprot, UInt<3>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:41]
    connect _view__AXI_AW_bits_WIRE.awcache, UInt<4>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:41]
    connect _view__AXI_AW_bits_WIRE.awlock, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:41]
    connect _view__AXI_AW_bits_WIRE.awburst, UInt<2>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:41]
    connect _view__AXI_AW_bits_WIRE.awsize, UInt<3>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:41]
    connect _view__AXI_AW_bits_WIRE.awlen, UInt<8>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:41]
    connect _view__AXI_AW_bits_WIRE.awaddr, UInt<32>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:41]
    connect _view__AXI_AW_bits_WIRE.awid, UInt<8>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:41]
    connect m_axi.awuser, _view__AXI_AW_bits_WIRE.awuser @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:26]
    connect m_axi.awregion, _view__AXI_AW_bits_WIRE.awregion @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:26]
    connect m_axi.awqos, _view__AXI_AW_bits_WIRE.awqos @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:26]
    connect m_axi.awprot, _view__AXI_AW_bits_WIRE.awprot @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:26]
    connect m_axi.awcache, _view__AXI_AW_bits_WIRE.awcache @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:26]
    connect m_axi.awlock, _view__AXI_AW_bits_WIRE.awlock @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:26]
    connect m_axi.awburst, _view__AXI_AW_bits_WIRE.awburst @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:26]
    connect m_axi.awsize, _view__AXI_AW_bits_WIRE.awsize @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:26]
    connect m_axi.awlen, _view__AXI_AW_bits_WIRE.awlen @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:26]
    connect m_axi.awaddr, _view__AXI_AW_bits_WIRE.awaddr @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:26]
    connect m_axi.awid, _view__AXI_AW_bits_WIRE.awid @[src/main/scala/NOC/AXI/AXI_cache_node.scala 47:26]
    connect m_axi.awvalid, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 48:26]
    wire _view__AXI_W_bits_WIRE : { wdata : UInt<32>, wstrb : UInt<4>, wlast : UInt<1>, wuser : UInt<1>} @[src/main/scala/NOC/AXI/AXI_cache_node.scala 50:41]
    connect _view__AXI_W_bits_WIRE.wuser, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 50:41]
    connect _view__AXI_W_bits_WIRE.wlast, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 50:41]
    connect _view__AXI_W_bits_WIRE.wstrb, UInt<4>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 50:41]
    connect _view__AXI_W_bits_WIRE.wdata, UInt<32>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 50:41]
    connect m_axi.wuser, _view__AXI_W_bits_WIRE.wuser @[src/main/scala/NOC/AXI/AXI_cache_node.scala 50:26]
    connect m_axi.wlast, _view__AXI_W_bits_WIRE.wlast @[src/main/scala/NOC/AXI/AXI_cache_node.scala 50:26]
    connect m_axi.wstrb, _view__AXI_W_bits_WIRE.wstrb @[src/main/scala/NOC/AXI/AXI_cache_node.scala 50:26]
    connect m_axi.wdata, _view__AXI_W_bits_WIRE.wdata @[src/main/scala/NOC/AXI/AXI_cache_node.scala 50:26]
    connect m_axi.wvalid, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 51:26]
    wire _view__AXI_AR_bits_WIRE : { arid : UInt<8>, araddr : UInt<32>, arlen : UInt<8>, arsize : UInt<3>, arburst : UInt<2>, arlock : UInt<1>, arcache : UInt<4>, arprot : UInt<3>, arqos : UInt<4>, arregion : UInt<4>, aruser : UInt<1>} @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:41]
    connect _view__AXI_AR_bits_WIRE.aruser, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:41]
    connect _view__AXI_AR_bits_WIRE.arregion, UInt<4>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:41]
    connect _view__AXI_AR_bits_WIRE.arqos, UInt<4>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:41]
    connect _view__AXI_AR_bits_WIRE.arprot, UInt<3>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:41]
    connect _view__AXI_AR_bits_WIRE.arcache, UInt<4>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:41]
    connect _view__AXI_AR_bits_WIRE.arlock, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:41]
    connect _view__AXI_AR_bits_WIRE.arburst, UInt<2>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:41]
    connect _view__AXI_AR_bits_WIRE.arsize, UInt<3>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:41]
    connect _view__AXI_AR_bits_WIRE.arlen, UInt<8>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:41]
    connect _view__AXI_AR_bits_WIRE.araddr, UInt<32>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:41]
    connect _view__AXI_AR_bits_WIRE.arid, UInt<8>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:41]
    connect m_axi.aruser, _view__AXI_AR_bits_WIRE.aruser @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:26]
    connect m_axi.arregion, _view__AXI_AR_bits_WIRE.arregion @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:26]
    connect m_axi.arqos, _view__AXI_AR_bits_WIRE.arqos @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:26]
    connect m_axi.arprot, _view__AXI_AR_bits_WIRE.arprot @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:26]
    connect m_axi.arcache, _view__AXI_AR_bits_WIRE.arcache @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:26]
    connect m_axi.arlock, _view__AXI_AR_bits_WIRE.arlock @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:26]
    connect m_axi.arburst, _view__AXI_AR_bits_WIRE.arburst @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:26]
    connect m_axi.arsize, _view__AXI_AR_bits_WIRE.arsize @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:26]
    connect m_axi.arlen, _view__AXI_AR_bits_WIRE.arlen @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:26]
    connect m_axi.araddr, _view__AXI_AR_bits_WIRE.araddr @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:26]
    connect m_axi.arid, _view__AXI_AR_bits_WIRE.arid @[src/main/scala/NOC/AXI/AXI_cache_node.scala 53:26]
    connect m_axi.arvalid, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 54:26]
    inst final_response_buffer of Queue1_final_AXI_response @[src/main/scala/NOC/AXI/AXI_cache_node.scala 62:37]
    connect final_response_buffer.clock, clock
    connect final_response_buffer.reset, reset
    connect final_response_buffer.io.deq.ready, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 63:38]
    connect final_response_buffer.io.enq.valid, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 64:38]
    invalidate final_response_buffer.io.enq.bits.ID @[src/main/scala/NOC/AXI/AXI_cache_node.scala 65:37]
    invalidate final_response_buffer.io.enq.bits.data @[src/main/scala/NOC/AXI/AXI_cache_node.scala 65:37]
    reg AXI_AW_DATA_BUFFER : UInt<256>, clock @[src/main/scala/NOC/AXI/AXI_cache_node.scala 87:31]
    regreset AXI_REQUEST_STATE : UInt<2>, clock, reset, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 123:40]
    wire AXI_REQUEST_NEXT_STATE : UInt<2> @[src/main/scala/NOC/AXI/AXI_cache_node.scala 124:37]
    connect AXI_REQUEST_NEXT_STATE, AXI_REQUEST_STATE @[src/main/scala/NOC/AXI/AXI_cache_node.scala 126:26]
    node _T = asUInt(UInt<1>(0h0)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:28]
    node _T_1 = asUInt(AXI_REQUEST_STATE) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:28]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:28]
    when _T_2 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:28]
      connect AXI_REQUEST_NEXT_STATE, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 133:30]
      node _T_3 = and(m_axi.awready, m_axi.awvalid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      when _T_3 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 134:33]
        connect AXI_REQUEST_NEXT_STATE, UInt<1>(0h1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 135:32]
      else :
        node _T_4 = and(m_axi.arready, m_axi.arvalid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        when _T_4 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 136:39]
          connect AXI_REQUEST_NEXT_STATE, UInt<2>(0h2) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 137:32]
    else :
      node _T_5 = asUInt(UInt<1>(0h1)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:28]
      node _T_6 = asUInt(AXI_REQUEST_STATE) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:28]
      node _T_7 = eq(_T_5, _T_6) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:28]
      when _T_7 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:28]
        node _T_8 = bits(m_axi.wlast, 0, 0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 142:38]
        node _T_9 = and(m_axi.wready, m_axi.wvalid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        node _T_10 = and(_T_8, _T_9) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 142:45]
        when _T_10 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 142:68]
          connect AXI_REQUEST_NEXT_STATE, UInt<2>(0h3) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 143:32]
      else :
        node _T_11 = asUInt(UInt<2>(0h3)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:28]
        node _T_12 = asUInt(AXI_REQUEST_STATE) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:28]
        node _T_13 = eq(_T_11, _T_12) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:28]
        when _T_13 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:28]
          node _T_14 = and(m_axi.bready, m_axi.bvalid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          when _T_14 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 148:32]
            connect AXI_REQUEST_NEXT_STATE, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 149:32]
        else :
          node _T_15 = asUInt(UInt<2>(0h2)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:28]
          node _T_16 = asUInt(AXI_REQUEST_STATE) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:28]
          node _T_17 = eq(_T_15, _T_16) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:28]
          when _T_17 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:28]
            node _T_18 = bits(m_axi.rlast, 0, 0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 154:38]
            node _T_19 = and(m_axi.rready, m_axi.rvalid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
            node _T_20 = and(_T_18, _T_19) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 154:45]
            when _T_20 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 154:68]
              connect AXI_REQUEST_NEXT_STATE, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 155:32]
    connect AXI_REQUEST_STATE, AXI_REQUEST_NEXT_STATE @[src/main/scala/NOC/AXI/AXI_cache_node.scala 160:21]
    regreset write_counter : UInt<32>, clock, reset, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 166:30]
    regreset read_counter : UInt<32>, clock, reset, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 167:30]
    node _T_21 = eq(AXI_REQUEST_STATE, UInt<1>(0h0)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 170:26]
    when _T_21 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 170:63]
      node _T_22 = and(m_axi.awready, m_axi.awvalid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      when _T_22 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 171:31]
        connect write_counter, m_axi.awlen @[src/main/scala/NOC/AXI/AXI_cache_node.scala 172:21]
      else :
        node _T_23 = and(m_axi.arready, m_axi.arvalid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        when _T_23 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 173:37]
          connect read_counter, m_axi.arlen @[src/main/scala/NOC/AXI/AXI_cache_node.scala 174:20]
    node _T_24 = eq(AXI_REQUEST_STATE, UInt<1>(0h1)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 181:26]
    when _T_24 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 181:66]
      connect m_axi.wvalid, UInt<1>(0h1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 183:37]
      node _view__AXI_W_bits_wdata_T = bits(AXI_AW_DATA_BUFFER, 31, 0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 184:52]
      connect m_axi.wdata, _view__AXI_W_bits_wdata_T @[src/main/scala/NOC/AXI/AXI_cache_node.scala 184:31]
      connect m_axi.wstrb, UInt<4>(0hf) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 185:31]
      node _view__AXI_W_bits_wlast_T = eq(write_counter, UInt<1>(0h0)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 186:49]
      connect m_axi.wlast, _view__AXI_W_bits_wlast_T @[src/main/scala/NOC/AXI/AXI_cache_node.scala 186:31]
      node _T_25 = and(m_axi.wready, m_axi.wvalid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      when _T_25 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 188:30]
        node _write_counter_T = sub(write_counter, UInt<1>(0h1)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 189:38]
        node _write_counter_T_1 = tail(_write_counter_T, 1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 189:38]
        connect write_counter, _write_counter_T_1 @[src/main/scala/NOC/AXI/AXI_cache_node.scala 189:21]
        node _AXI_AW_DATA_BUFFER_T = dshr(AXI_AW_DATA_BUFFER, UInt<6>(0h20)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 190:48]
        connect AXI_AW_DATA_BUFFER, _AXI_AW_DATA_BUFFER_T @[src/main/scala/NOC/AXI/AXI_cache_node.scala 190:26]
    node _T_26 = eq(AXI_REQUEST_STATE, UInt<2>(0h3)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 195:26]
    when _T_26 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 195:70]
      connect m_axi.bready, UInt<1>(0h1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 196:26]
    reg AXI_read_buffer : UInt<256>, clock @[src/main/scala/NOC/AXI/AXI_cache_node.scala 200:28]
    node _T_27 = eq(AXI_REQUEST_STATE, UInt<2>(0h2)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 201:26]
    when _T_27 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 201:69]
      connect m_axi.rready, UInt<1>(0h1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 202:26]
      node _T_28 = and(m_axi.rready, m_axi.rvalid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      node _T_29 = bits(m_axi.rlast, 0, 0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 203:59]
      node _T_30 = and(_T_28, _T_29) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 203:30]
      when _T_30 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 203:66]
        node _final_response_buffer_io_enq_bits_data_T = dshr(AXI_read_buffer, UInt<6>(0h20)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 204:66]
        node _final_response_buffer_io_enq_bits_data_T_1 = sub(UInt<9>(0h100), UInt<6>(0h20)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 204:114]
        node _final_response_buffer_io_enq_bits_data_T_2 = tail(_final_response_buffer_io_enq_bits_data_T_1, 1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 204:114]
        node _final_response_buffer_io_enq_bits_data_T_3 = dshl(m_axi.rdata, _final_response_buffer_io_enq_bits_data_T_2) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 204:104]
        node _final_response_buffer_io_enq_bits_data_T_4 = or(_final_response_buffer_io_enq_bits_data_T, _final_response_buffer_io_enq_bits_data_T_3) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 204:75]
        connect final_response_buffer.io.enq.bits.data, _final_response_buffer_io_enq_bits_data_T_4 @[src/main/scala/NOC/AXI/AXI_cache_node.scala 204:46]
        connect final_response_buffer.io.enq.bits.ID, m_axi.rid @[src/main/scala/NOC/AXI/AXI_cache_node.scala 205:44]
        connect final_response_buffer.io.enq.valid, UInt<1>(0h1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 206:42]
      else :
        node _T_31 = and(m_axi.rready, m_axi.rvalid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        when _T_31 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 207:36]
          node _AXI_read_buffer_T = dshr(AXI_read_buffer, UInt<6>(0h20)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 208:43]
          node _AXI_read_buffer_T_1 = sub(UInt<9>(0h100), UInt<6>(0h20)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 208:91]
          node _AXI_read_buffer_T_2 = tail(_AXI_read_buffer_T_1, 1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 208:91]
          node _AXI_read_buffer_T_3 = dshl(m_axi.rdata, _AXI_read_buffer_T_2) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 208:81]
          node _AXI_read_buffer_T_4 = or(_AXI_read_buffer_T, _AXI_read_buffer_T_3) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 208:52]
          connect AXI_read_buffer, _AXI_read_buffer_T_4 @[src/main/scala/NOC/AXI/AXI_cache_node.scala 208:23]
    connect m_axi.awvalid, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 213:25]
    connect m_axi.arvalid, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 214:25]
    regreset DATA_CACHE_STATE : UInt<2>, clock, reset, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 124:58]
    wire DATA_CACHE_NEXT_STATE : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 125:55]
    wire tag_hit_OH : UInt<1>[4] @[src/main/scala/L1Cache/L1_data_cache.scala 127:63]
    wire valid_hit : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 130:63]
    wire valid_miss : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 131:63]
    wire valid_write_hit : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 133:55]
    wire valid_write_miss : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 134:55]
    wire valid_read_hit : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 136:55]
    wire valid_read_miss : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 137:55]
    wire hit_address : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 139:63]
    wire hit_set : UInt<6> @[src/main/scala/L1Cache/L1_data_cache.scala 140:71]
    wire hit_tag : UInt<5> @[src/main/scala/L1Cache/L1_data_cache.scala 141:71]
    wire hit_way : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 142:71]
    wire hit_MOB_index : UInt<4> @[src/main/scala/L1Cache/L1_data_cache.scala 143:63]
    wire miss_address : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 146:63]
    wire miss_set : UInt<6> @[src/main/scala/L1Cache/L1_data_cache.scala 147:63]
    wire miss_tag : UInt<5> @[src/main/scala/L1Cache/L1_data_cache.scala 148:63]
    wire miss_way : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 149:63]
    wire miss_MOB_index : UInt<4> @[src/main/scala/L1Cache/L1_data_cache.scala 150:63]
    wire writeback_data : UInt<256> @[src/main/scala/L1Cache/L1_data_cache.scala 153:63]
    wire writeback_tag : UInt<21> @[src/main/scala/L1Cache/L1_data_cache.scala 154:63]
    wire writeback_address : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 155:55]
    wire writeback_dirty : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 156:63]
    wire active_valid : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 159:63]
    wire active_cacheable : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 160:55]
    wire active_address : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 161:63]
    wire active_set : UInt<6> @[src/main/scala/L1Cache/L1_data_cache.scala 162:63]
    wire active_tag : UInt<21> @[src/main/scala/L1Cache/L1_data_cache.scala 163:63]
    wire active_memory_type : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 164:55]
    wire active_access_width : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 165:55]
    wire active_MOB_index : UInt<4> @[src/main/scala/L1Cache/L1_data_cache.scala 166:55]
    wire active_data : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 167:63]
    wire active_non_cacheable : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 169:55]
    wire active_non_cacheable_read : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 170:47]
    wire active_non_cacheable_write : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 171:47]
    wire active_cacheable_write_read : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 172:47]
    wire backend_request_valid : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 174:55]
    wire backend_address : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 175:63]
    wire backend_set : UInt<6> @[src/main/scala/L1Cache/L1_data_cache.scala 176:63]
    wire backend_tag : UInt<5> @[src/main/scala/L1Cache/L1_data_cache.scala 177:63]
    wire backend_memory_type : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 178:55]
    wire backend_access_width : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 179:55]
    wire backend_MOB_index : UInt<4> @[src/main/scala/L1Cache/L1_data_cache.scala 180:55]
    wire replay_request_valid : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 182:55]
    wire replay_address : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 183:63]
    wire replay_set : UInt<6> @[src/main/scala/L1Cache/L1_data_cache.scala 184:63]
    wire replay_tag : UInt<5> @[src/main/scala/L1Cache/L1_data_cache.scala 185:63]
    wire replay_memory_type : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 186:55]
    wire replay_access_width : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 187:55]
    wire replay_data : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 188:63]
    wire replay_MOB_index : UInt<4> @[src/main/scala/L1Cache/L1_data_cache.scala 189:55]
    wire allocate_address : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 191:55]
    wire allocate_set : UInt<6> @[src/main/scala/L1Cache/L1_data_cache.scala 192:63]
    wire allocate_tag : UInt<5> @[src/main/scala/L1Cache/L1_data_cache.scala 193:63]
    wire allocate_way : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 194:63]
    wire allocate_cache_line : UInt<256> @[src/main/scala/L1Cache/L1_data_cache.scala 196:55]
    wire MSHR_replay_done : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 198:55]
    wire output_valid : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 200:63]
    wire output_data : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 201:63]
    wire output_address : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 202:63]
    wire output_operation : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 203:55]
    wire output_MOB_index : UInt<4> @[src/main/scala/L1Cache/L1_data_cache.scala 204:55]
    wire data_way : UInt<256> @[src/main/scala/L1Cache/L1_data_cache.scala 206:63]
    wire evict_way : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 208:63]
    wire is_evict_dirty : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 209:63]
    wire valid_vec : UInt<1>[4] @[src/main/scala/L1Cache/L1_data_cache.scala 211:63]
    wire valid_MSHR_hit : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 213:55]
    wire valid_MSHR_miss : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 214:55]
    wire hit_MSHR_index : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 216:63]
    wire cacheable_AXI_response_valid : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 218:62]
    node _io_CPU_request_ready_T = eq(DATA_CACHE_STATE, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 224:61]
    connect io.CPU_request.ready, _io_CPU_request_ready_T @[src/main/scala/L1Cache/L1_data_cache.scala 224:41]
    node _active_valid_T = eq(DATA_CACHE_STATE, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 226:74]
    node _active_valid_T_1 = or(_active_valid_T, io.CPU_request.valid) @[src/main/scala/L1Cache/L1_data_cache.scala 226:103]
    connect active_valid, _active_valid_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 226:49]
    node _active_address_T = eq(DATA_CACHE_STATE, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 227:78]
    node _active_address_T_1 = mux(_active_address_T, replay_address, backend_address) @[src/main/scala/L1Cache/L1_data_cache.scala 227:60]
    connect active_address, _active_address_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 227:49]
    node _active_cacheable_T = and(active_address, UInt<32>(0h80000000)) @[src/main/scala/L1Cache/L1_data_cache.scala 228:74]
    node _active_cacheable_T_1 = eq(_active_cacheable_T, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 228:91]
    node _active_cacheable_T_2 = and(_active_cacheable_T_1, active_valid) @[src/main/scala/L1Cache/L1_data_cache.scala 228:100]
    connect active_cacheable, _active_cacheable_T_2 @[src/main/scala/L1Cache/L1_data_cache.scala 228:49]
    node _active_set_T = eq(DATA_CACHE_STATE, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 229:86]
    node _active_set_T_1 = mux(_active_set_T, replay_set, backend_set) @[src/main/scala/L1Cache/L1_data_cache.scala 229:68]
    connect active_set, _active_set_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 229:57]
    node _active_tag_T = eq(DATA_CACHE_STATE, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 230:86]
    node _active_tag_T_1 = mux(_active_tag_T, replay_tag, backend_tag) @[src/main/scala/L1Cache/L1_data_cache.scala 230:68]
    connect active_tag, _active_tag_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 230:57]
    node _active_memory_type_T = eq(DATA_CACHE_STATE, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 231:78]
    node _active_memory_type_T_1 = mux(_active_memory_type_T, replay_memory_type, backend_memory_type) @[src/main/scala/L1Cache/L1_data_cache.scala 231:60]
    connect active_memory_type, _active_memory_type_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 231:49]
    node _active_access_width_T = eq(DATA_CACHE_STATE, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 232:78]
    node _active_access_width_T_1 = mux(_active_access_width_T, replay_access_width, backend_access_width) @[src/main/scala/L1Cache/L1_data_cache.scala 232:60]
    connect active_access_width, _active_access_width_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 232:49]
    node _active_MOB_index_T = eq(DATA_CACHE_STATE, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 233:78]
    node _active_MOB_index_T_1 = mux(_active_MOB_index_T, replay_MOB_index, backend_MOB_index) @[src/main/scala/L1Cache/L1_data_cache.scala 233:60]
    connect active_MOB_index, _active_MOB_index_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 233:49]
    node _valid_hit_T = or(tag_hit_OH[0], tag_hit_OH[1]) @[src/main/scala/L1Cache/L1_data_cache.scala 236:64]
    node _valid_hit_T_1 = or(_valid_hit_T, tag_hit_OH[2]) @[src/main/scala/L1Cache/L1_data_cache.scala 236:64]
    node _valid_hit_T_2 = or(_valid_hit_T_1, tag_hit_OH[3]) @[src/main/scala/L1Cache/L1_data_cache.scala 236:64]
    reg valid_hit_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 236:84]
    connect valid_hit_REG, io.CPU_request.valid @[src/main/scala/L1Cache/L1_data_cache.scala 236:84]
    node _valid_hit_T_3 = eq(DATA_CACHE_STATE, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 236:135]
    reg valid_hit_REG_1 : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 236:117]
    connect valid_hit_REG_1, _valid_hit_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 236:117]
    node _valid_hit_T_4 = or(valid_hit_REG, valid_hit_REG_1) @[src/main/scala/L1Cache/L1_data_cache.scala 236:107]
    node _valid_hit_T_5 = and(_valid_hit_T_2, _valid_hit_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 236:73]
    reg valid_hit_REG_2 : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 236:176]
    connect valid_hit_REG_2, active_cacheable @[src/main/scala/L1Cache/L1_data_cache.scala 236:176]
    node _valid_hit_T_6 = and(_valid_hit_T_5, valid_hit_REG_2) @[src/main/scala/L1Cache/L1_data_cache.scala 236:166]
    connect valid_hit, _valid_hit_T_6 @[src/main/scala/L1Cache/L1_data_cache.scala 236:41]
    node _valid_miss_T = or(tag_hit_OH[0], tag_hit_OH[1]) @[src/main/scala/L1Cache/L1_data_cache.scala 237:65]
    node _valid_miss_T_1 = or(_valid_miss_T, tag_hit_OH[2]) @[src/main/scala/L1Cache/L1_data_cache.scala 237:65]
    node _valid_miss_T_2 = or(_valid_miss_T_1, tag_hit_OH[3]) @[src/main/scala/L1Cache/L1_data_cache.scala 237:65]
    node _valid_miss_T_3 = eq(_valid_miss_T_2, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 237:44]
    reg valid_miss_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 237:84]
    connect valid_miss_REG, io.CPU_request.valid @[src/main/scala/L1Cache/L1_data_cache.scala 237:84]
    node _valid_miss_T_4 = eq(DATA_CACHE_STATE, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 237:135]
    reg valid_miss_REG_1 : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 237:117]
    connect valid_miss_REG_1, _valid_miss_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 237:117]
    node _valid_miss_T_5 = or(valid_miss_REG, valid_miss_REG_1) @[src/main/scala/L1Cache/L1_data_cache.scala 237:107]
    node _valid_miss_T_6 = and(_valid_miss_T_3, _valid_miss_T_5) @[src/main/scala/L1Cache/L1_data_cache.scala 237:73]
    reg valid_miss_REG_2 : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 237:176]
    connect valid_miss_REG_2, active_cacheable @[src/main/scala/L1Cache/L1_data_cache.scala 237:176]
    node _valid_miss_T_7 = and(_valid_miss_T_6, valid_miss_REG_2) @[src/main/scala/L1Cache/L1_data_cache.scala 237:166]
    connect valid_miss, _valid_miss_T_7 @[src/main/scala/L1Cache/L1_data_cache.scala 237:41]
    node _valid_write_hit_T = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 239:81]
    reg valid_write_hit_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 239:61]
    connect valid_write_hit_REG, _valid_write_hit_T @[src/main/scala/L1Cache/L1_data_cache.scala 239:61]
    node _valid_write_hit_T_1 = and(valid_hit, valid_write_hit_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 239:51]
    connect valid_write_hit, _valid_write_hit_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 239:33]
    node _valid_write_miss_T = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 240:81]
    reg valid_write_miss_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 240:62]
    connect valid_write_miss_REG, _valid_write_miss_T @[src/main/scala/L1Cache/L1_data_cache.scala 240:62]
    node _valid_write_miss_T_1 = and(valid_miss, valid_write_miss_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 240:52]
    connect valid_write_miss, _valid_write_miss_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 240:33]
    node _valid_read_hit_T = eq(active_memory_type, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 242:80]
    reg valid_read_hit_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 242:61]
    connect valid_read_hit_REG, _valid_read_hit_T @[src/main/scala/L1Cache/L1_data_cache.scala 242:61]
    node _valid_read_hit_T_1 = and(valid_hit, valid_read_hit_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 242:51]
    connect valid_read_hit, _valid_read_hit_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 242:33]
    node _valid_read_miss_T = eq(active_memory_type, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 243:81]
    reg valid_read_miss_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 243:62]
    connect valid_read_miss_REG, _valid_read_miss_T @[src/main/scala/L1Cache/L1_data_cache.scala 243:62]
    node _valid_read_miss_T_1 = and(valid_miss, valid_read_miss_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 243:52]
    connect valid_read_miss, _valid_read_miss_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 243:33]
    reg hit_address_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 245:56]
    connect hit_address_REG, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 245:56]
    connect hit_address, hit_address_REG @[src/main/scala/L1Cache/L1_data_cache.scala 245:41]
    reg hit_set_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 246:56]
    connect hit_set_REG, active_set @[src/main/scala/L1Cache/L1_data_cache.scala 246:56]
    connect hit_set, hit_set_REG @[src/main/scala/L1Cache/L1_data_cache.scala 246:41]
    reg hit_tag_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 247:56]
    connect hit_tag_REG, active_tag @[src/main/scala/L1Cache/L1_data_cache.scala 247:56]
    connect hit_tag, hit_tag_REG @[src/main/scala/L1Cache/L1_data_cache.scala 247:41]
    reg hit_MOB_index_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 248:48]
    connect hit_MOB_index_REG, active_MOB_index @[src/main/scala/L1Cache/L1_data_cache.scala 248:48]
    connect hit_MOB_index, hit_MOB_index_REG @[src/main/scala/L1Cache/L1_data_cache.scala 248:33]
    node hit_way_lo = cat(tag_hit_OH[1], tag_hit_OH[0]) @[src/main/scala/L1Cache/L1_data_cache.scala 249:76]
    node hit_way_hi = cat(tag_hit_OH[3], tag_hit_OH[2]) @[src/main/scala/L1Cache/L1_data_cache.scala 249:76]
    node _hit_way_T = cat(hit_way_hi, hit_way_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 249:76]
    node _hit_way_T_1 = bits(_hit_way_T, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_way_T_2 = bits(_hit_way_T, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_way_T_3 = bits(_hit_way_T, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_way_T_4 = bits(_hit_way_T, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_way_T_5 = mux(_hit_way_T_3, UInt<2>(0h2), UInt<2>(0h3)) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _hit_way_T_6 = mux(_hit_way_T_2, UInt<1>(0h1), _hit_way_T_5) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _hit_way_T_7 = mux(_hit_way_T_1, UInt<1>(0h0), _hit_way_T_6) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    connect hit_way, _hit_way_T_7 @[src/main/scala/L1Cache/L1_data_cache.scala 249:41]
    reg miss_address_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 254:43]
    connect miss_address_REG, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 254:43]
    connect miss_address, miss_address_REG @[src/main/scala/L1Cache/L1_data_cache.scala 254:33]
    reg miss_set_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 255:51]
    connect miss_set_REG, active_set @[src/main/scala/L1Cache/L1_data_cache.scala 255:51]
    connect miss_set, miss_set_REG @[src/main/scala/L1Cache/L1_data_cache.scala 255:41]
    reg miss_tag_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 256:51]
    connect miss_tag_REG, active_tag @[src/main/scala/L1Cache/L1_data_cache.scala 256:51]
    connect miss_tag, miss_tag_REG @[src/main/scala/L1Cache/L1_data_cache.scala 256:41]
    reg miss_MOB_index_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 257:43]
    connect miss_MOB_index_REG, active_MOB_index @[src/main/scala/L1Cache/L1_data_cache.scala 257:43]
    connect miss_MOB_index, miss_MOB_index_REG @[src/main/scala/L1Cache/L1_data_cache.scala 257:33]
    node miss_way_lo = cat(tag_hit_OH[1], tag_hit_OH[0]) @[src/main/scala/L1Cache/L1_data_cache.scala 258:75]
    node miss_way_hi = cat(tag_hit_OH[3], tag_hit_OH[2]) @[src/main/scala/L1Cache/L1_data_cache.scala 258:75]
    node _miss_way_T = cat(miss_way_hi, miss_way_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 258:75]
    node _miss_way_T_1 = not(_miss_way_T) @[src/main/scala/L1Cache/L1_data_cache.scala 258:62]
    node _miss_way_T_2 = bits(_miss_way_T_1, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _miss_way_T_3 = bits(_miss_way_T_1, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _miss_way_T_4 = bits(_miss_way_T_1, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _miss_way_T_5 = bits(_miss_way_T_1, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _miss_way_T_6 = mux(_miss_way_T_5, UInt<4>(0h8), UInt<4>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _miss_way_T_7 = mux(_miss_way_T_4, UInt<4>(0h4), _miss_way_T_6) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _miss_way_T_8 = mux(_miss_way_T_3, UInt<4>(0h2), _miss_way_T_7) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _miss_way_T_9 = mux(_miss_way_T_2, UInt<4>(0h1), _miss_way_T_8) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    connect miss_way, _miss_way_T_9 @[src/main/scala/L1Cache/L1_data_cache.scala 258:41]
    connect backend_request_valid, io.CPU_request.valid @[src/main/scala/L1Cache/L1_data_cache.scala 261:33]
    connect backend_address, io.CPU_request.bits.addr @[src/main/scala/L1Cache/L1_data_cache.scala 262:41]
    node backend_set_masked_addr = bits(io.CPU_request.bits.addr, 4, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 92:34]
    node _backend_set_T = bits(io.CPU_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 95:30]
    node _backend_set_T_1 = bits(io.CPU_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 96:30]
    node _backend_set_T_2 = div(backend_set_masked_addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:44]
    node _backend_set_T_3 = div(backend_set_masked_addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 98:49]
    node _backend_set_T_4 = div(backend_set_masked_addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 99:44]
    connect backend_set, _backend_set_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 263:49]
    node backend_tag_masked_addr = bits(io.CPU_request.bits.addr, 4, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 92:34]
    node _backend_tag_T = bits(io.CPU_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 95:30]
    node _backend_tag_T_1 = bits(io.CPU_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 96:30]
    node _backend_tag_T_2 = div(backend_tag_masked_addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:44]
    node _backend_tag_T_3 = div(backend_tag_masked_addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 98:49]
    node _backend_tag_T_4 = div(backend_tag_masked_addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 99:44]
    connect backend_tag, _backend_tag_T @[src/main/scala/L1Cache/L1_data_cache.scala 264:49]
    connect backend_memory_type, io.CPU_request.bits.memory_type @[src/main/scala/L1Cache/L1_data_cache.scala 265:41]
    connect backend_access_width, io.CPU_request.bits.access_width @[src/main/scala/L1Cache/L1_data_cache.scala 266:33]
    connect backend_MOB_index, io.CPU_request.bits.MOB_index @[src/main/scala/L1Cache/L1_data_cache.scala 267:41]
    connect output_data, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 271:57]
    connect output_address, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 272:49]
    connect output_operation, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 273:49]
    connect output_MOB_index, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 274:49]
    node _dram_addr_mask_T = dshl(UInt<1>(0h1), UInt<6>(0h20)) @[src/main/scala/L1Cache/L1_data_cache.scala 282:32]
    node _dram_addr_mask_T_1 = shl(UInt<1>(0h1), 5) @[src/main/scala/L1Cache/L1_data_cache.scala 282:48]
    node _dram_addr_mask_T_2 = sub(_dram_addr_mask_T, _dram_addr_mask_T_1) @[src/main/scala/L1Cache/L1_data_cache.scala 282:41]
    node dram_addr_mask = tail(_dram_addr_mask_T_2, 1) @[src/main/scala/L1Cache/L1_data_cache.scala 282:41]
    wire non_cacheable_request_bytes : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 284:55]
    node _active_non_cacheable_T = and(io.CPU_request.bits.addr, UInt<32>(0h80000000)) @[src/main/scala/L1Cache/L1_data_cache.scala 288:87]
    node _active_non_cacheable_T_1 = neq(_active_non_cacheable_T, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 288:104]
    node _active_non_cacheable_T_2 = and(_active_non_cacheable_T_1, active_valid) @[src/main/scala/L1Cache/L1_data_cache.scala 288:113]
    connect active_non_cacheable, _active_non_cacheable_T_2 @[src/main/scala/L1Cache/L1_data_cache.scala 288:57]
    node _active_non_cacheable_read_T = eq(active_memory_type, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 289:79]
    node _active_non_cacheable_read_T_1 = and(_active_non_cacheable_read_T, active_non_cacheable) @[src/main/scala/L1Cache/L1_data_cache.scala 289:103]
    connect active_non_cacheable_read, _active_non_cacheable_read_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 289:57]
    node _active_non_cacheable_write_T = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 290:80]
    node _active_non_cacheable_write_T_1 = and(_active_non_cacheable_write_T, active_non_cacheable) @[src/main/scala/L1Cache/L1_data_cache.scala 290:105]
    connect active_non_cacheable_write, _active_non_cacheable_write_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 290:57]
    node _active_cacheable_write_read_T = and(io.CPU_request.bits.addr, UInt<32>(0h80000000)) @[src/main/scala/L1Cache/L1_data_cache.scala 291:87]
    node _active_cacheable_write_read_T_1 = eq(_active_cacheable_write_read_T, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 291:104]
    node _active_cacheable_write_read_T_2 = and(_active_cacheable_write_read_T_1, active_valid) @[src/main/scala/L1Cache/L1_data_cache.scala 291:113]
    connect active_cacheable_write_read, _active_cacheable_write_read_T_2 @[src/main/scala/L1Cache/L1_data_cache.scala 291:57]
    inst cacheable_request_Q of Queue8_AXI_request_Q_entry @[src/main/scala/L1Cache/L1_data_cache.scala 297:63]
    connect cacheable_request_Q.clock, clock
    connect cacheable_request_Q.reset, reset
    inst non_cacheable_request_Q of Queue8_AXI_request_Q_entry_1 @[src/main/scala/L1Cache/L1_data_cache.scala 298:63]
    connect non_cacheable_request_Q.clock, clock
    connect non_cacheable_request_Q.reset, reset
    inst AXI_request_Q of Queue2_AXI_request_Q_entry @[src/main/scala/L1Cache/L1_data_cache.scala 299:71]
    connect AXI_request_Q.clock, clock
    connect AXI_request_Q.reset, reset
    inst cacheable_response_Q of Queue8_backend_memory_response @[src/main/scala/L1Cache/L1_data_cache.scala 302:63]
    connect cacheable_response_Q.clock, clock
    connect cacheable_response_Q.reset, reset
    inst non_cacheable_response_Q of Queue8_backend_memory_response_1 @[src/main/scala/L1Cache/L1_data_cache.scala 303:55]
    connect non_cacheable_response_Q.clock, clock
    connect non_cacheable_response_Q.reset, reset
    inst CPU_response_skid_buffer of Queue3_backend_memory_response @[src/main/scala/L1Cache/L1_data_cache.scala 306:55]
    connect CPU_response_skid_buffer.clock, clock
    connect CPU_response_skid_buffer.reset, reset
    inst data_memories_0 of ReadWriteSmem @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_0.clock, clock
    connect data_memories_0.reset, reset
    inst data_memories_1 of ReadWriteSmem_1 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_1.clock, clock
    connect data_memories_1.reset, reset
    inst data_memories_2 of ReadWriteSmem_2 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_2.clock, clock
    connect data_memories_2.reset, reset
    inst data_memories_3 of ReadWriteSmem_3 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_3.clock, clock
    connect data_memories_3.reset, reset
    inst data_memories_4 of ReadWriteSmem_4 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_4.clock, clock
    connect data_memories_4.reset, reset
    inst data_memories_5 of ReadWriteSmem_5 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_5.clock, clock
    connect data_memories_5.reset, reset
    inst data_memories_6 of ReadWriteSmem_6 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_6.clock, clock
    connect data_memories_6.reset, reset
    inst data_memories_7 of ReadWriteSmem_7 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_7.clock, clock
    connect data_memories_7.reset, reset
    inst data_memories_8 of ReadWriteSmem_8 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_8.clock, clock
    connect data_memories_8.reset, reset
    inst data_memories_9 of ReadWriteSmem_9 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_9.clock, clock
    connect data_memories_9.reset, reset
    inst data_memories_10 of ReadWriteSmem_10 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_10.clock, clock
    connect data_memories_10.reset, reset
    inst data_memories_11 of ReadWriteSmem_11 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_11.clock, clock
    connect data_memories_11.reset, reset
    inst data_memories_12 of ReadWriteSmem_12 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_12.clock, clock
    connect data_memories_12.reset, reset
    inst data_memories_13 of ReadWriteSmem_13 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_13.clock, clock
    connect data_memories_13.reset, reset
    inst data_memories_14 of ReadWriteSmem_14 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_14.clock, clock
    connect data_memories_14.reset, reset
    inst data_memories_15 of ReadWriteSmem_15 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_15.clock, clock
    connect data_memories_15.reset, reset
    inst data_memories_16 of ReadWriteSmem_16 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_16.clock, clock
    connect data_memories_16.reset, reset
    inst data_memories_17 of ReadWriteSmem_17 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_17.clock, clock
    connect data_memories_17.reset, reset
    inst data_memories_18 of ReadWriteSmem_18 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_18.clock, clock
    connect data_memories_18.reset, reset
    inst data_memories_19 of ReadWriteSmem_19 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_19.clock, clock
    connect data_memories_19.reset, reset
    inst data_memories_20 of ReadWriteSmem_20 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_20.clock, clock
    connect data_memories_20.reset, reset
    inst data_memories_21 of ReadWriteSmem_21 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_21.clock, clock
    connect data_memories_21.reset, reset
    inst data_memories_22 of ReadWriteSmem_22 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_22.clock, clock
    connect data_memories_22.reset, reset
    inst data_memories_23 of ReadWriteSmem_23 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_23.clock, clock
    connect data_memories_23.reset, reset
    inst data_memories_24 of ReadWriteSmem_24 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_24.clock, clock
    connect data_memories_24.reset, reset
    inst data_memories_25 of ReadWriteSmem_25 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_25.clock, clock
    connect data_memories_25.reset, reset
    inst data_memories_26 of ReadWriteSmem_26 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_26.clock, clock
    connect data_memories_26.reset, reset
    inst data_memories_27 of ReadWriteSmem_27 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_27.clock, clock
    connect data_memories_27.reset, reset
    inst data_memories_28 of ReadWriteSmem_28 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_28.clock, clock
    connect data_memories_28.reset, reset
    inst data_memories_29 of ReadWriteSmem_29 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_29.clock, clock
    connect data_memories_29.reset, reset
    inst data_memories_30 of ReadWriteSmem_30 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_30.clock, clock
    connect data_memories_30.reset, reset
    inst data_memories_31 of ReadWriteSmem_31 @[src/main/scala/L1Cache/L1_data_cache.scala 313:102]
    connect data_memories_31.clock, clock
    connect data_memories_31.reset, reset
    wire data_memories_wr_en : UInt<1>[32] @[src/main/scala/L1Cache/L1_data_cache.scala 314:55]
    wire data_memories_data_in : UInt<8>[32] @[src/main/scala/L1Cache/L1_data_cache.scala 315:55]
    wire word_offset_match : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 318:47]
    wire half_word_offset_match : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 319:47]
    wire byte_offset_match : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 320:47]
    node word_offset_masked_addr = bits(active_address, 4, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 92:34]
    node _word_offset_T = bits(active_address, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 95:30]
    node _word_offset_T_1 = bits(active_address, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 96:30]
    node word_offset = div(word_offset_masked_addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:44]
    node _word_offset_T_2 = div(word_offset_masked_addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 98:49]
    node _word_offset_T_3 = div(word_offset_masked_addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 99:44]
    node half_word_offset_masked_addr = bits(active_address, 4, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 92:34]
    node _half_word_offset_T = bits(active_address, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 95:30]
    node _half_word_offset_T_1 = bits(active_address, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 96:30]
    node _half_word_offset_T_2 = div(half_word_offset_masked_addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:44]
    node half_word_offset = div(half_word_offset_masked_addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 98:49]
    node _half_word_offset_T_3 = div(half_word_offset_masked_addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 99:44]
    node byte_offset_masked_addr = bits(active_address, 4, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 92:34]
    node _byte_offset_T = bits(active_address, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 95:30]
    node _byte_offset_T_1 = bits(active_address, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 96:30]
    node _byte_offset_T_2 = div(byte_offset_masked_addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:44]
    node _byte_offset_T_3 = div(byte_offset_masked_addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 98:49]
    node byte_offset = div(byte_offset_masked_addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 99:44]
    node _word_offset_match_T = eq(word_offset, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_1 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_2 = and(_word_offset_match_T, _word_offset_match_T_1) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_3 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_4 = and(_word_offset_match_T_2, _word_offset_match_T_3) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T = eq(half_word_offset, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_1 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_2 = and(_half_word_offset_match_T, _half_word_offset_match_T_1) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_3 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_4 = and(_half_word_offset_match_T_2, _half_word_offset_match_T_3) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T = eq(byte_offset, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_1 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_2 = and(_byte_offset_match_T, _byte_offset_match_T_1) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_3 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_4 = and(_byte_offset_match_T_2, _byte_offset_match_T_3) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_0_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_0_T_1 = eq(word_offset, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_0_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_0_T_3 = and(_data_memories_wr_en_0_T_1, _data_memories_wr_en_0_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_0_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_0_T_5 = and(_data_memories_wr_en_0_T_3, _data_memories_wr_en_0_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_0_T_6 = eq(half_word_offset, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_0_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_0_T_8 = and(_data_memories_wr_en_0_T_6, _data_memories_wr_en_0_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_0_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_0_T_10 = and(_data_memories_wr_en_0_T_8, _data_memories_wr_en_0_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_0_T_11 = or(_data_memories_wr_en_0_T_5, _data_memories_wr_en_0_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_0_T_12 = eq(byte_offset, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_0_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_0_T_14 = and(_data_memories_wr_en_0_T_12, _data_memories_wr_en_0_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_0_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_0_T_16 = and(_data_memories_wr_en_0_T_14, _data_memories_wr_en_0_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_0_T_17 = or(_data_memories_wr_en_0_T_11, _data_memories_wr_en_0_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_0_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_0_REG, _data_memories_wr_en_0_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_0_T_18 = and(data_memories_wr_en_0_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_0_T_19 = or(_data_memories_wr_en_0_T, _data_memories_wr_en_0_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[0], _data_memories_wr_en_0_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_5 = eq(word_offset, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_6 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_7 = and(_word_offset_match_T_5, _word_offset_match_T_6) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_8 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_9 = and(_word_offset_match_T_7, _word_offset_match_T_8) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_9 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_5 = eq(half_word_offset, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_6 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_7 = and(_half_word_offset_match_T_5, _half_word_offset_match_T_6) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_8 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_9 = and(_half_word_offset_match_T_7, _half_word_offset_match_T_8) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_9 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_5 = eq(byte_offset, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_6 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_7 = and(_byte_offset_match_T_5, _byte_offset_match_T_6) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_8 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_9 = and(_byte_offset_match_T_7, _byte_offset_match_T_8) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_9 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_1_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_1_T_1 = eq(word_offset, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_1_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_1_T_3 = and(_data_memories_wr_en_1_T_1, _data_memories_wr_en_1_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_1_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_1_T_5 = and(_data_memories_wr_en_1_T_3, _data_memories_wr_en_1_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_1_T_6 = eq(half_word_offset, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_1_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_1_T_8 = and(_data_memories_wr_en_1_T_6, _data_memories_wr_en_1_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_1_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_1_T_10 = and(_data_memories_wr_en_1_T_8, _data_memories_wr_en_1_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_1_T_11 = or(_data_memories_wr_en_1_T_5, _data_memories_wr_en_1_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_1_T_12 = eq(byte_offset, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_1_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_1_T_14 = and(_data_memories_wr_en_1_T_12, _data_memories_wr_en_1_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_1_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_1_T_16 = and(_data_memories_wr_en_1_T_14, _data_memories_wr_en_1_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_1_T_17 = or(_data_memories_wr_en_1_T_11, _data_memories_wr_en_1_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_1_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_1_REG, _data_memories_wr_en_1_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_1_T_18 = and(data_memories_wr_en_1_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_1_T_19 = or(_data_memories_wr_en_1_T, _data_memories_wr_en_1_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[1], _data_memories_wr_en_1_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_10 = eq(word_offset, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_11 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_12 = and(_word_offset_match_T_10, _word_offset_match_T_11) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_13 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_14 = and(_word_offset_match_T_12, _word_offset_match_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_14 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_10 = eq(half_word_offset, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_11 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_12 = and(_half_word_offset_match_T_10, _half_word_offset_match_T_11) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_13 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_14 = and(_half_word_offset_match_T_12, _half_word_offset_match_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_14 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_10 = eq(byte_offset, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_11 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_12 = and(_byte_offset_match_T_10, _byte_offset_match_T_11) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_13 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_14 = and(_byte_offset_match_T_12, _byte_offset_match_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_14 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_2_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_2_T_1 = eq(word_offset, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_2_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_2_T_3 = and(_data_memories_wr_en_2_T_1, _data_memories_wr_en_2_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_2_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_2_T_5 = and(_data_memories_wr_en_2_T_3, _data_memories_wr_en_2_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_2_T_6 = eq(half_word_offset, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_2_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_2_T_8 = and(_data_memories_wr_en_2_T_6, _data_memories_wr_en_2_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_2_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_2_T_10 = and(_data_memories_wr_en_2_T_8, _data_memories_wr_en_2_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_2_T_11 = or(_data_memories_wr_en_2_T_5, _data_memories_wr_en_2_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_2_T_12 = eq(byte_offset, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_2_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_2_T_14 = and(_data_memories_wr_en_2_T_12, _data_memories_wr_en_2_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_2_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_2_T_16 = and(_data_memories_wr_en_2_T_14, _data_memories_wr_en_2_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_2_T_17 = or(_data_memories_wr_en_2_T_11, _data_memories_wr_en_2_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_2_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_2_REG, _data_memories_wr_en_2_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_2_T_18 = and(data_memories_wr_en_2_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_2_T_19 = or(_data_memories_wr_en_2_T, _data_memories_wr_en_2_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[2], _data_memories_wr_en_2_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_15 = eq(word_offset, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_16 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_17 = and(_word_offset_match_T_15, _word_offset_match_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_18 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_19 = and(_word_offset_match_T_17, _word_offset_match_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_15 = eq(half_word_offset, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_16 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_17 = and(_half_word_offset_match_T_15, _half_word_offset_match_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_18 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_19 = and(_half_word_offset_match_T_17, _half_word_offset_match_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_15 = eq(byte_offset, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_16 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_17 = and(_byte_offset_match_T_15, _byte_offset_match_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_18 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_19 = and(_byte_offset_match_T_17, _byte_offset_match_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_3_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_3_T_1 = eq(word_offset, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_3_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_3_T_3 = and(_data_memories_wr_en_3_T_1, _data_memories_wr_en_3_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_3_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_3_T_5 = and(_data_memories_wr_en_3_T_3, _data_memories_wr_en_3_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_3_T_6 = eq(half_word_offset, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_3_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_3_T_8 = and(_data_memories_wr_en_3_T_6, _data_memories_wr_en_3_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_3_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_3_T_10 = and(_data_memories_wr_en_3_T_8, _data_memories_wr_en_3_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_3_T_11 = or(_data_memories_wr_en_3_T_5, _data_memories_wr_en_3_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_3_T_12 = eq(byte_offset, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_3_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_3_T_14 = and(_data_memories_wr_en_3_T_12, _data_memories_wr_en_3_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_3_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_3_T_16 = and(_data_memories_wr_en_3_T_14, _data_memories_wr_en_3_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_3_T_17 = or(_data_memories_wr_en_3_T_11, _data_memories_wr_en_3_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_3_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_3_REG, _data_memories_wr_en_3_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_3_T_18 = and(data_memories_wr_en_3_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_3_T_19 = or(_data_memories_wr_en_3_T, _data_memories_wr_en_3_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[3], _data_memories_wr_en_3_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_20 = eq(word_offset, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_21 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_22 = and(_word_offset_match_T_20, _word_offset_match_T_21) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_23 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_24 = and(_word_offset_match_T_22, _word_offset_match_T_23) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_24 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_20 = eq(half_word_offset, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_21 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_22 = and(_half_word_offset_match_T_20, _half_word_offset_match_T_21) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_23 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_24 = and(_half_word_offset_match_T_22, _half_word_offset_match_T_23) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_24 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_20 = eq(byte_offset, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_21 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_22 = and(_byte_offset_match_T_20, _byte_offset_match_T_21) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_23 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_24 = and(_byte_offset_match_T_22, _byte_offset_match_T_23) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_24 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_4_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_4_T_1 = eq(word_offset, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_4_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_4_T_3 = and(_data_memories_wr_en_4_T_1, _data_memories_wr_en_4_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_4_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_4_T_5 = and(_data_memories_wr_en_4_T_3, _data_memories_wr_en_4_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_4_T_6 = eq(half_word_offset, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_4_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_4_T_8 = and(_data_memories_wr_en_4_T_6, _data_memories_wr_en_4_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_4_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_4_T_10 = and(_data_memories_wr_en_4_T_8, _data_memories_wr_en_4_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_4_T_11 = or(_data_memories_wr_en_4_T_5, _data_memories_wr_en_4_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_4_T_12 = eq(byte_offset, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_4_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_4_T_14 = and(_data_memories_wr_en_4_T_12, _data_memories_wr_en_4_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_4_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_4_T_16 = and(_data_memories_wr_en_4_T_14, _data_memories_wr_en_4_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_4_T_17 = or(_data_memories_wr_en_4_T_11, _data_memories_wr_en_4_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_4_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_4_REG, _data_memories_wr_en_4_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_4_T_18 = and(data_memories_wr_en_4_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_4_T_19 = or(_data_memories_wr_en_4_T, _data_memories_wr_en_4_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[4], _data_memories_wr_en_4_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_25 = eq(word_offset, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_26 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_27 = and(_word_offset_match_T_25, _word_offset_match_T_26) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_28 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_29 = and(_word_offset_match_T_27, _word_offset_match_T_28) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_29 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_25 = eq(half_word_offset, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_26 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_27 = and(_half_word_offset_match_T_25, _half_word_offset_match_T_26) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_28 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_29 = and(_half_word_offset_match_T_27, _half_word_offset_match_T_28) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_29 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_25 = eq(byte_offset, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_26 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_27 = and(_byte_offset_match_T_25, _byte_offset_match_T_26) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_28 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_29 = and(_byte_offset_match_T_27, _byte_offset_match_T_28) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_29 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_5_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_5_T_1 = eq(word_offset, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_5_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_5_T_3 = and(_data_memories_wr_en_5_T_1, _data_memories_wr_en_5_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_5_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_5_T_5 = and(_data_memories_wr_en_5_T_3, _data_memories_wr_en_5_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_5_T_6 = eq(half_word_offset, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_5_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_5_T_8 = and(_data_memories_wr_en_5_T_6, _data_memories_wr_en_5_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_5_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_5_T_10 = and(_data_memories_wr_en_5_T_8, _data_memories_wr_en_5_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_5_T_11 = or(_data_memories_wr_en_5_T_5, _data_memories_wr_en_5_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_5_T_12 = eq(byte_offset, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_5_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_5_T_14 = and(_data_memories_wr_en_5_T_12, _data_memories_wr_en_5_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_5_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_5_T_16 = and(_data_memories_wr_en_5_T_14, _data_memories_wr_en_5_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_5_T_17 = or(_data_memories_wr_en_5_T_11, _data_memories_wr_en_5_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_5_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_5_REG, _data_memories_wr_en_5_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_5_T_18 = and(data_memories_wr_en_5_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_5_T_19 = or(_data_memories_wr_en_5_T, _data_memories_wr_en_5_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[5], _data_memories_wr_en_5_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_30 = eq(word_offset, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_31 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_32 = and(_word_offset_match_T_30, _word_offset_match_T_31) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_33 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_34 = and(_word_offset_match_T_32, _word_offset_match_T_33) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_34 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_30 = eq(half_word_offset, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_31 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_32 = and(_half_word_offset_match_T_30, _half_word_offset_match_T_31) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_33 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_34 = and(_half_word_offset_match_T_32, _half_word_offset_match_T_33) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_34 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_30 = eq(byte_offset, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_31 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_32 = and(_byte_offset_match_T_30, _byte_offset_match_T_31) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_33 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_34 = and(_byte_offset_match_T_32, _byte_offset_match_T_33) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_34 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_6_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_6_T_1 = eq(word_offset, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_6_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_6_T_3 = and(_data_memories_wr_en_6_T_1, _data_memories_wr_en_6_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_6_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_6_T_5 = and(_data_memories_wr_en_6_T_3, _data_memories_wr_en_6_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_6_T_6 = eq(half_word_offset, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_6_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_6_T_8 = and(_data_memories_wr_en_6_T_6, _data_memories_wr_en_6_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_6_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_6_T_10 = and(_data_memories_wr_en_6_T_8, _data_memories_wr_en_6_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_6_T_11 = or(_data_memories_wr_en_6_T_5, _data_memories_wr_en_6_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_6_T_12 = eq(byte_offset, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_6_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_6_T_14 = and(_data_memories_wr_en_6_T_12, _data_memories_wr_en_6_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_6_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_6_T_16 = and(_data_memories_wr_en_6_T_14, _data_memories_wr_en_6_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_6_T_17 = or(_data_memories_wr_en_6_T_11, _data_memories_wr_en_6_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_6_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_6_REG, _data_memories_wr_en_6_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_6_T_18 = and(data_memories_wr_en_6_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_6_T_19 = or(_data_memories_wr_en_6_T, _data_memories_wr_en_6_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[6], _data_memories_wr_en_6_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_35 = eq(word_offset, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_36 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_37 = and(_word_offset_match_T_35, _word_offset_match_T_36) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_38 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_39 = and(_word_offset_match_T_37, _word_offset_match_T_38) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_39 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_35 = eq(half_word_offset, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_36 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_37 = and(_half_word_offset_match_T_35, _half_word_offset_match_T_36) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_38 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_39 = and(_half_word_offset_match_T_37, _half_word_offset_match_T_38) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_39 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_35 = eq(byte_offset, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_36 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_37 = and(_byte_offset_match_T_35, _byte_offset_match_T_36) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_38 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_39 = and(_byte_offset_match_T_37, _byte_offset_match_T_38) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_39 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_7_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_7_T_1 = eq(word_offset, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_7_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_7_T_3 = and(_data_memories_wr_en_7_T_1, _data_memories_wr_en_7_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_7_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_7_T_5 = and(_data_memories_wr_en_7_T_3, _data_memories_wr_en_7_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_7_T_6 = eq(half_word_offset, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_7_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_7_T_8 = and(_data_memories_wr_en_7_T_6, _data_memories_wr_en_7_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_7_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_7_T_10 = and(_data_memories_wr_en_7_T_8, _data_memories_wr_en_7_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_7_T_11 = or(_data_memories_wr_en_7_T_5, _data_memories_wr_en_7_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_7_T_12 = eq(byte_offset, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_7_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_7_T_14 = and(_data_memories_wr_en_7_T_12, _data_memories_wr_en_7_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_7_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_7_T_16 = and(_data_memories_wr_en_7_T_14, _data_memories_wr_en_7_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_7_T_17 = or(_data_memories_wr_en_7_T_11, _data_memories_wr_en_7_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_7_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_7_REG, _data_memories_wr_en_7_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_7_T_18 = and(data_memories_wr_en_7_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_7_T_19 = or(_data_memories_wr_en_7_T, _data_memories_wr_en_7_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[7], _data_memories_wr_en_7_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_40 = eq(word_offset, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_41 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_42 = and(_word_offset_match_T_40, _word_offset_match_T_41) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_43 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_44 = and(_word_offset_match_T_42, _word_offset_match_T_43) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_44 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_40 = eq(half_word_offset, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_41 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_42 = and(_half_word_offset_match_T_40, _half_word_offset_match_T_41) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_43 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_44 = and(_half_word_offset_match_T_42, _half_word_offset_match_T_43) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_44 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_40 = eq(byte_offset, UInt<4>(0h8)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_41 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_42 = and(_byte_offset_match_T_40, _byte_offset_match_T_41) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_43 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_44 = and(_byte_offset_match_T_42, _byte_offset_match_T_43) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_44 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_8_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_8_T_1 = eq(word_offset, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_8_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_8_T_3 = and(_data_memories_wr_en_8_T_1, _data_memories_wr_en_8_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_8_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_8_T_5 = and(_data_memories_wr_en_8_T_3, _data_memories_wr_en_8_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_8_T_6 = eq(half_word_offset, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_8_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_8_T_8 = and(_data_memories_wr_en_8_T_6, _data_memories_wr_en_8_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_8_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_8_T_10 = and(_data_memories_wr_en_8_T_8, _data_memories_wr_en_8_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_8_T_11 = or(_data_memories_wr_en_8_T_5, _data_memories_wr_en_8_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_8_T_12 = eq(byte_offset, UInt<4>(0h8)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_8_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_8_T_14 = and(_data_memories_wr_en_8_T_12, _data_memories_wr_en_8_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_8_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_8_T_16 = and(_data_memories_wr_en_8_T_14, _data_memories_wr_en_8_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_8_T_17 = or(_data_memories_wr_en_8_T_11, _data_memories_wr_en_8_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_8_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_8_REG, _data_memories_wr_en_8_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_8_T_18 = and(data_memories_wr_en_8_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_8_T_19 = or(_data_memories_wr_en_8_T, _data_memories_wr_en_8_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[8], _data_memories_wr_en_8_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_45 = eq(word_offset, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_46 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_47 = and(_word_offset_match_T_45, _word_offset_match_T_46) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_48 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_49 = and(_word_offset_match_T_47, _word_offset_match_T_48) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_49 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_45 = eq(half_word_offset, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_46 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_47 = and(_half_word_offset_match_T_45, _half_word_offset_match_T_46) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_48 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_49 = and(_half_word_offset_match_T_47, _half_word_offset_match_T_48) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_49 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_45 = eq(byte_offset, UInt<4>(0h9)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_46 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_47 = and(_byte_offset_match_T_45, _byte_offset_match_T_46) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_48 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_49 = and(_byte_offset_match_T_47, _byte_offset_match_T_48) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_49 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_9_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_9_T_1 = eq(word_offset, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_9_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_9_T_3 = and(_data_memories_wr_en_9_T_1, _data_memories_wr_en_9_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_9_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_9_T_5 = and(_data_memories_wr_en_9_T_3, _data_memories_wr_en_9_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_9_T_6 = eq(half_word_offset, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_9_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_9_T_8 = and(_data_memories_wr_en_9_T_6, _data_memories_wr_en_9_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_9_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_9_T_10 = and(_data_memories_wr_en_9_T_8, _data_memories_wr_en_9_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_9_T_11 = or(_data_memories_wr_en_9_T_5, _data_memories_wr_en_9_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_9_T_12 = eq(byte_offset, UInt<4>(0h9)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_9_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_9_T_14 = and(_data_memories_wr_en_9_T_12, _data_memories_wr_en_9_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_9_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_9_T_16 = and(_data_memories_wr_en_9_T_14, _data_memories_wr_en_9_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_9_T_17 = or(_data_memories_wr_en_9_T_11, _data_memories_wr_en_9_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_9_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_9_REG, _data_memories_wr_en_9_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_9_T_18 = and(data_memories_wr_en_9_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_9_T_19 = or(_data_memories_wr_en_9_T, _data_memories_wr_en_9_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[9], _data_memories_wr_en_9_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_50 = eq(word_offset, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_51 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_52 = and(_word_offset_match_T_50, _word_offset_match_T_51) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_53 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_54 = and(_word_offset_match_T_52, _word_offset_match_T_53) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_54 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_50 = eq(half_word_offset, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_51 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_52 = and(_half_word_offset_match_T_50, _half_word_offset_match_T_51) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_53 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_54 = and(_half_word_offset_match_T_52, _half_word_offset_match_T_53) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_54 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_50 = eq(byte_offset, UInt<4>(0ha)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_51 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_52 = and(_byte_offset_match_T_50, _byte_offset_match_T_51) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_53 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_54 = and(_byte_offset_match_T_52, _byte_offset_match_T_53) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_54 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_10_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_10_T_1 = eq(word_offset, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_10_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_10_T_3 = and(_data_memories_wr_en_10_T_1, _data_memories_wr_en_10_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_10_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_10_T_5 = and(_data_memories_wr_en_10_T_3, _data_memories_wr_en_10_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_10_T_6 = eq(half_word_offset, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_10_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_10_T_8 = and(_data_memories_wr_en_10_T_6, _data_memories_wr_en_10_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_10_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_10_T_10 = and(_data_memories_wr_en_10_T_8, _data_memories_wr_en_10_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_10_T_11 = or(_data_memories_wr_en_10_T_5, _data_memories_wr_en_10_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_10_T_12 = eq(byte_offset, UInt<4>(0ha)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_10_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_10_T_14 = and(_data_memories_wr_en_10_T_12, _data_memories_wr_en_10_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_10_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_10_T_16 = and(_data_memories_wr_en_10_T_14, _data_memories_wr_en_10_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_10_T_17 = or(_data_memories_wr_en_10_T_11, _data_memories_wr_en_10_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_10_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_10_REG, _data_memories_wr_en_10_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_10_T_18 = and(data_memories_wr_en_10_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_10_T_19 = or(_data_memories_wr_en_10_T, _data_memories_wr_en_10_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[10], _data_memories_wr_en_10_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_55 = eq(word_offset, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_56 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_57 = and(_word_offset_match_T_55, _word_offset_match_T_56) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_58 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_59 = and(_word_offset_match_T_57, _word_offset_match_T_58) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_59 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_55 = eq(half_word_offset, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_56 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_57 = and(_half_word_offset_match_T_55, _half_word_offset_match_T_56) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_58 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_59 = and(_half_word_offset_match_T_57, _half_word_offset_match_T_58) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_59 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_55 = eq(byte_offset, UInt<4>(0hb)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_56 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_57 = and(_byte_offset_match_T_55, _byte_offset_match_T_56) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_58 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_59 = and(_byte_offset_match_T_57, _byte_offset_match_T_58) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_59 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_11_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_11_T_1 = eq(word_offset, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_11_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_11_T_3 = and(_data_memories_wr_en_11_T_1, _data_memories_wr_en_11_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_11_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_11_T_5 = and(_data_memories_wr_en_11_T_3, _data_memories_wr_en_11_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_11_T_6 = eq(half_word_offset, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_11_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_11_T_8 = and(_data_memories_wr_en_11_T_6, _data_memories_wr_en_11_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_11_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_11_T_10 = and(_data_memories_wr_en_11_T_8, _data_memories_wr_en_11_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_11_T_11 = or(_data_memories_wr_en_11_T_5, _data_memories_wr_en_11_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_11_T_12 = eq(byte_offset, UInt<4>(0hb)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_11_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_11_T_14 = and(_data_memories_wr_en_11_T_12, _data_memories_wr_en_11_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_11_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_11_T_16 = and(_data_memories_wr_en_11_T_14, _data_memories_wr_en_11_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_11_T_17 = or(_data_memories_wr_en_11_T_11, _data_memories_wr_en_11_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_11_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_11_REG, _data_memories_wr_en_11_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_11_T_18 = and(data_memories_wr_en_11_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_11_T_19 = or(_data_memories_wr_en_11_T, _data_memories_wr_en_11_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[11], _data_memories_wr_en_11_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_60 = eq(word_offset, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_61 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_62 = and(_word_offset_match_T_60, _word_offset_match_T_61) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_63 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_64 = and(_word_offset_match_T_62, _word_offset_match_T_63) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_64 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_60 = eq(half_word_offset, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_61 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_62 = and(_half_word_offset_match_T_60, _half_word_offset_match_T_61) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_63 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_64 = and(_half_word_offset_match_T_62, _half_word_offset_match_T_63) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_64 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_60 = eq(byte_offset, UInt<4>(0hc)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_61 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_62 = and(_byte_offset_match_T_60, _byte_offset_match_T_61) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_63 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_64 = and(_byte_offset_match_T_62, _byte_offset_match_T_63) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_64 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_12_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_12_T_1 = eq(word_offset, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_12_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_12_T_3 = and(_data_memories_wr_en_12_T_1, _data_memories_wr_en_12_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_12_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_12_T_5 = and(_data_memories_wr_en_12_T_3, _data_memories_wr_en_12_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_12_T_6 = eq(half_word_offset, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_12_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_12_T_8 = and(_data_memories_wr_en_12_T_6, _data_memories_wr_en_12_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_12_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_12_T_10 = and(_data_memories_wr_en_12_T_8, _data_memories_wr_en_12_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_12_T_11 = or(_data_memories_wr_en_12_T_5, _data_memories_wr_en_12_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_12_T_12 = eq(byte_offset, UInt<4>(0hc)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_12_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_12_T_14 = and(_data_memories_wr_en_12_T_12, _data_memories_wr_en_12_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_12_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_12_T_16 = and(_data_memories_wr_en_12_T_14, _data_memories_wr_en_12_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_12_T_17 = or(_data_memories_wr_en_12_T_11, _data_memories_wr_en_12_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_12_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_12_REG, _data_memories_wr_en_12_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_12_T_18 = and(data_memories_wr_en_12_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_12_T_19 = or(_data_memories_wr_en_12_T, _data_memories_wr_en_12_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[12], _data_memories_wr_en_12_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_65 = eq(word_offset, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_66 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_67 = and(_word_offset_match_T_65, _word_offset_match_T_66) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_68 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_69 = and(_word_offset_match_T_67, _word_offset_match_T_68) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_69 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_65 = eq(half_word_offset, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_66 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_67 = and(_half_word_offset_match_T_65, _half_word_offset_match_T_66) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_68 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_69 = and(_half_word_offset_match_T_67, _half_word_offset_match_T_68) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_69 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_65 = eq(byte_offset, UInt<4>(0hd)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_66 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_67 = and(_byte_offset_match_T_65, _byte_offset_match_T_66) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_68 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_69 = and(_byte_offset_match_T_67, _byte_offset_match_T_68) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_69 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_13_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_13_T_1 = eq(word_offset, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_13_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_13_T_3 = and(_data_memories_wr_en_13_T_1, _data_memories_wr_en_13_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_13_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_13_T_5 = and(_data_memories_wr_en_13_T_3, _data_memories_wr_en_13_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_13_T_6 = eq(half_word_offset, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_13_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_13_T_8 = and(_data_memories_wr_en_13_T_6, _data_memories_wr_en_13_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_13_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_13_T_10 = and(_data_memories_wr_en_13_T_8, _data_memories_wr_en_13_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_13_T_11 = or(_data_memories_wr_en_13_T_5, _data_memories_wr_en_13_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_13_T_12 = eq(byte_offset, UInt<4>(0hd)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_13_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_13_T_14 = and(_data_memories_wr_en_13_T_12, _data_memories_wr_en_13_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_13_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_13_T_16 = and(_data_memories_wr_en_13_T_14, _data_memories_wr_en_13_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_13_T_17 = or(_data_memories_wr_en_13_T_11, _data_memories_wr_en_13_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_13_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_13_REG, _data_memories_wr_en_13_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_13_T_18 = and(data_memories_wr_en_13_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_13_T_19 = or(_data_memories_wr_en_13_T, _data_memories_wr_en_13_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[13], _data_memories_wr_en_13_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_70 = eq(word_offset, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_71 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_72 = and(_word_offset_match_T_70, _word_offset_match_T_71) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_73 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_74 = and(_word_offset_match_T_72, _word_offset_match_T_73) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_74 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_70 = eq(half_word_offset, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_71 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_72 = and(_half_word_offset_match_T_70, _half_word_offset_match_T_71) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_73 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_74 = and(_half_word_offset_match_T_72, _half_word_offset_match_T_73) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_74 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_70 = eq(byte_offset, UInt<4>(0he)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_71 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_72 = and(_byte_offset_match_T_70, _byte_offset_match_T_71) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_73 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_74 = and(_byte_offset_match_T_72, _byte_offset_match_T_73) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_74 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_14_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_14_T_1 = eq(word_offset, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_14_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_14_T_3 = and(_data_memories_wr_en_14_T_1, _data_memories_wr_en_14_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_14_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_14_T_5 = and(_data_memories_wr_en_14_T_3, _data_memories_wr_en_14_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_14_T_6 = eq(half_word_offset, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_14_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_14_T_8 = and(_data_memories_wr_en_14_T_6, _data_memories_wr_en_14_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_14_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_14_T_10 = and(_data_memories_wr_en_14_T_8, _data_memories_wr_en_14_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_14_T_11 = or(_data_memories_wr_en_14_T_5, _data_memories_wr_en_14_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_14_T_12 = eq(byte_offset, UInt<4>(0he)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_14_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_14_T_14 = and(_data_memories_wr_en_14_T_12, _data_memories_wr_en_14_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_14_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_14_T_16 = and(_data_memories_wr_en_14_T_14, _data_memories_wr_en_14_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_14_T_17 = or(_data_memories_wr_en_14_T_11, _data_memories_wr_en_14_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_14_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_14_REG, _data_memories_wr_en_14_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_14_T_18 = and(data_memories_wr_en_14_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_14_T_19 = or(_data_memories_wr_en_14_T, _data_memories_wr_en_14_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[14], _data_memories_wr_en_14_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_75 = eq(word_offset, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_76 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_77 = and(_word_offset_match_T_75, _word_offset_match_T_76) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_78 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_79 = and(_word_offset_match_T_77, _word_offset_match_T_78) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_79 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_75 = eq(half_word_offset, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_76 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_77 = and(_half_word_offset_match_T_75, _half_word_offset_match_T_76) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_78 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_79 = and(_half_word_offset_match_T_77, _half_word_offset_match_T_78) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_79 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_75 = eq(byte_offset, UInt<4>(0hf)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_76 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_77 = and(_byte_offset_match_T_75, _byte_offset_match_T_76) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_78 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_79 = and(_byte_offset_match_T_77, _byte_offset_match_T_78) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_79 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_15_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_15_T_1 = eq(word_offset, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_15_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_15_T_3 = and(_data_memories_wr_en_15_T_1, _data_memories_wr_en_15_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_15_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_15_T_5 = and(_data_memories_wr_en_15_T_3, _data_memories_wr_en_15_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_15_T_6 = eq(half_word_offset, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_15_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_15_T_8 = and(_data_memories_wr_en_15_T_6, _data_memories_wr_en_15_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_15_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_15_T_10 = and(_data_memories_wr_en_15_T_8, _data_memories_wr_en_15_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_15_T_11 = or(_data_memories_wr_en_15_T_5, _data_memories_wr_en_15_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_15_T_12 = eq(byte_offset, UInt<4>(0hf)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_15_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_15_T_14 = and(_data_memories_wr_en_15_T_12, _data_memories_wr_en_15_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_15_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_15_T_16 = and(_data_memories_wr_en_15_T_14, _data_memories_wr_en_15_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_15_T_17 = or(_data_memories_wr_en_15_T_11, _data_memories_wr_en_15_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_15_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_15_REG, _data_memories_wr_en_15_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_15_T_18 = and(data_memories_wr_en_15_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_15_T_19 = or(_data_memories_wr_en_15_T, _data_memories_wr_en_15_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[15], _data_memories_wr_en_15_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_80 = eq(word_offset, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_81 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_82 = and(_word_offset_match_T_80, _word_offset_match_T_81) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_83 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_84 = and(_word_offset_match_T_82, _word_offset_match_T_83) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_84 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_80 = eq(half_word_offset, UInt<4>(0h8)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_81 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_82 = and(_half_word_offset_match_T_80, _half_word_offset_match_T_81) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_83 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_84 = and(_half_word_offset_match_T_82, _half_word_offset_match_T_83) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_84 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_80 = eq(byte_offset, UInt<5>(0h10)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_81 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_82 = and(_byte_offset_match_T_80, _byte_offset_match_T_81) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_83 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_84 = and(_byte_offset_match_T_82, _byte_offset_match_T_83) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_84 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_16_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_16_T_1 = eq(word_offset, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_16_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_16_T_3 = and(_data_memories_wr_en_16_T_1, _data_memories_wr_en_16_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_16_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_16_T_5 = and(_data_memories_wr_en_16_T_3, _data_memories_wr_en_16_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_16_T_6 = eq(half_word_offset, UInt<4>(0h8)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_16_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_16_T_8 = and(_data_memories_wr_en_16_T_6, _data_memories_wr_en_16_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_16_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_16_T_10 = and(_data_memories_wr_en_16_T_8, _data_memories_wr_en_16_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_16_T_11 = or(_data_memories_wr_en_16_T_5, _data_memories_wr_en_16_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_16_T_12 = eq(byte_offset, UInt<5>(0h10)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_16_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_16_T_14 = and(_data_memories_wr_en_16_T_12, _data_memories_wr_en_16_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_16_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_16_T_16 = and(_data_memories_wr_en_16_T_14, _data_memories_wr_en_16_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_16_T_17 = or(_data_memories_wr_en_16_T_11, _data_memories_wr_en_16_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_16_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_16_REG, _data_memories_wr_en_16_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_16_T_18 = and(data_memories_wr_en_16_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_16_T_19 = or(_data_memories_wr_en_16_T, _data_memories_wr_en_16_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[16], _data_memories_wr_en_16_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_85 = eq(word_offset, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_86 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_87 = and(_word_offset_match_T_85, _word_offset_match_T_86) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_88 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_89 = and(_word_offset_match_T_87, _word_offset_match_T_88) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_89 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_85 = eq(half_word_offset, UInt<4>(0h8)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_86 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_87 = and(_half_word_offset_match_T_85, _half_word_offset_match_T_86) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_88 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_89 = and(_half_word_offset_match_T_87, _half_word_offset_match_T_88) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_89 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_85 = eq(byte_offset, UInt<5>(0h11)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_86 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_87 = and(_byte_offset_match_T_85, _byte_offset_match_T_86) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_88 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_89 = and(_byte_offset_match_T_87, _byte_offset_match_T_88) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_89 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_17_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_17_T_1 = eq(word_offset, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_17_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_17_T_3 = and(_data_memories_wr_en_17_T_1, _data_memories_wr_en_17_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_17_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_17_T_5 = and(_data_memories_wr_en_17_T_3, _data_memories_wr_en_17_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_17_T_6 = eq(half_word_offset, UInt<4>(0h8)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_17_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_17_T_8 = and(_data_memories_wr_en_17_T_6, _data_memories_wr_en_17_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_17_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_17_T_10 = and(_data_memories_wr_en_17_T_8, _data_memories_wr_en_17_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_17_T_11 = or(_data_memories_wr_en_17_T_5, _data_memories_wr_en_17_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_17_T_12 = eq(byte_offset, UInt<5>(0h11)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_17_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_17_T_14 = and(_data_memories_wr_en_17_T_12, _data_memories_wr_en_17_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_17_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_17_T_16 = and(_data_memories_wr_en_17_T_14, _data_memories_wr_en_17_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_17_T_17 = or(_data_memories_wr_en_17_T_11, _data_memories_wr_en_17_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_17_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_17_REG, _data_memories_wr_en_17_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_17_T_18 = and(data_memories_wr_en_17_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_17_T_19 = or(_data_memories_wr_en_17_T, _data_memories_wr_en_17_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[17], _data_memories_wr_en_17_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_90 = eq(word_offset, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_91 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_92 = and(_word_offset_match_T_90, _word_offset_match_T_91) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_93 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_94 = and(_word_offset_match_T_92, _word_offset_match_T_93) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_94 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_90 = eq(half_word_offset, UInt<4>(0h9)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_91 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_92 = and(_half_word_offset_match_T_90, _half_word_offset_match_T_91) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_93 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_94 = and(_half_word_offset_match_T_92, _half_word_offset_match_T_93) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_94 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_90 = eq(byte_offset, UInt<5>(0h12)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_91 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_92 = and(_byte_offset_match_T_90, _byte_offset_match_T_91) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_93 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_94 = and(_byte_offset_match_T_92, _byte_offset_match_T_93) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_94 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_18_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_18_T_1 = eq(word_offset, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_18_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_18_T_3 = and(_data_memories_wr_en_18_T_1, _data_memories_wr_en_18_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_18_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_18_T_5 = and(_data_memories_wr_en_18_T_3, _data_memories_wr_en_18_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_18_T_6 = eq(half_word_offset, UInt<4>(0h9)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_18_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_18_T_8 = and(_data_memories_wr_en_18_T_6, _data_memories_wr_en_18_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_18_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_18_T_10 = and(_data_memories_wr_en_18_T_8, _data_memories_wr_en_18_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_18_T_11 = or(_data_memories_wr_en_18_T_5, _data_memories_wr_en_18_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_18_T_12 = eq(byte_offset, UInt<5>(0h12)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_18_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_18_T_14 = and(_data_memories_wr_en_18_T_12, _data_memories_wr_en_18_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_18_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_18_T_16 = and(_data_memories_wr_en_18_T_14, _data_memories_wr_en_18_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_18_T_17 = or(_data_memories_wr_en_18_T_11, _data_memories_wr_en_18_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_18_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_18_REG, _data_memories_wr_en_18_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_18_T_18 = and(data_memories_wr_en_18_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_18_T_19 = or(_data_memories_wr_en_18_T, _data_memories_wr_en_18_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[18], _data_memories_wr_en_18_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_95 = eq(word_offset, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_96 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_97 = and(_word_offset_match_T_95, _word_offset_match_T_96) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_98 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_99 = and(_word_offset_match_T_97, _word_offset_match_T_98) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_99 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_95 = eq(half_word_offset, UInt<4>(0h9)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_96 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_97 = and(_half_word_offset_match_T_95, _half_word_offset_match_T_96) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_98 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_99 = and(_half_word_offset_match_T_97, _half_word_offset_match_T_98) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_99 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_95 = eq(byte_offset, UInt<5>(0h13)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_96 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_97 = and(_byte_offset_match_T_95, _byte_offset_match_T_96) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_98 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_99 = and(_byte_offset_match_T_97, _byte_offset_match_T_98) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_99 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_19_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_19_T_1 = eq(word_offset, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_19_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_19_T_3 = and(_data_memories_wr_en_19_T_1, _data_memories_wr_en_19_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_19_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_19_T_5 = and(_data_memories_wr_en_19_T_3, _data_memories_wr_en_19_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_19_T_6 = eq(half_word_offset, UInt<4>(0h9)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_19_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_19_T_8 = and(_data_memories_wr_en_19_T_6, _data_memories_wr_en_19_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_19_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_19_T_10 = and(_data_memories_wr_en_19_T_8, _data_memories_wr_en_19_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_19_T_11 = or(_data_memories_wr_en_19_T_5, _data_memories_wr_en_19_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_19_T_12 = eq(byte_offset, UInt<5>(0h13)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_19_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_19_T_14 = and(_data_memories_wr_en_19_T_12, _data_memories_wr_en_19_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_19_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_19_T_16 = and(_data_memories_wr_en_19_T_14, _data_memories_wr_en_19_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_19_T_17 = or(_data_memories_wr_en_19_T_11, _data_memories_wr_en_19_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_19_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_19_REG, _data_memories_wr_en_19_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_19_T_18 = and(data_memories_wr_en_19_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_19_T_19 = or(_data_memories_wr_en_19_T, _data_memories_wr_en_19_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[19], _data_memories_wr_en_19_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_100 = eq(word_offset, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_101 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_102 = and(_word_offset_match_T_100, _word_offset_match_T_101) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_103 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_104 = and(_word_offset_match_T_102, _word_offset_match_T_103) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_104 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_100 = eq(half_word_offset, UInt<4>(0ha)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_101 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_102 = and(_half_word_offset_match_T_100, _half_word_offset_match_T_101) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_103 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_104 = and(_half_word_offset_match_T_102, _half_word_offset_match_T_103) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_104 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_100 = eq(byte_offset, UInt<5>(0h14)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_101 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_102 = and(_byte_offset_match_T_100, _byte_offset_match_T_101) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_103 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_104 = and(_byte_offset_match_T_102, _byte_offset_match_T_103) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_104 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_20_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_20_T_1 = eq(word_offset, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_20_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_20_T_3 = and(_data_memories_wr_en_20_T_1, _data_memories_wr_en_20_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_20_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_20_T_5 = and(_data_memories_wr_en_20_T_3, _data_memories_wr_en_20_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_20_T_6 = eq(half_word_offset, UInt<4>(0ha)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_20_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_20_T_8 = and(_data_memories_wr_en_20_T_6, _data_memories_wr_en_20_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_20_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_20_T_10 = and(_data_memories_wr_en_20_T_8, _data_memories_wr_en_20_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_20_T_11 = or(_data_memories_wr_en_20_T_5, _data_memories_wr_en_20_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_20_T_12 = eq(byte_offset, UInt<5>(0h14)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_20_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_20_T_14 = and(_data_memories_wr_en_20_T_12, _data_memories_wr_en_20_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_20_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_20_T_16 = and(_data_memories_wr_en_20_T_14, _data_memories_wr_en_20_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_20_T_17 = or(_data_memories_wr_en_20_T_11, _data_memories_wr_en_20_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_20_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_20_REG, _data_memories_wr_en_20_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_20_T_18 = and(data_memories_wr_en_20_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_20_T_19 = or(_data_memories_wr_en_20_T, _data_memories_wr_en_20_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[20], _data_memories_wr_en_20_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_105 = eq(word_offset, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_106 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_107 = and(_word_offset_match_T_105, _word_offset_match_T_106) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_108 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_109 = and(_word_offset_match_T_107, _word_offset_match_T_108) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_109 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_105 = eq(half_word_offset, UInt<4>(0ha)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_106 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_107 = and(_half_word_offset_match_T_105, _half_word_offset_match_T_106) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_108 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_109 = and(_half_word_offset_match_T_107, _half_word_offset_match_T_108) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_109 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_105 = eq(byte_offset, UInt<5>(0h15)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_106 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_107 = and(_byte_offset_match_T_105, _byte_offset_match_T_106) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_108 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_109 = and(_byte_offset_match_T_107, _byte_offset_match_T_108) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_109 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_21_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_21_T_1 = eq(word_offset, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_21_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_21_T_3 = and(_data_memories_wr_en_21_T_1, _data_memories_wr_en_21_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_21_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_21_T_5 = and(_data_memories_wr_en_21_T_3, _data_memories_wr_en_21_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_21_T_6 = eq(half_word_offset, UInt<4>(0ha)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_21_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_21_T_8 = and(_data_memories_wr_en_21_T_6, _data_memories_wr_en_21_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_21_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_21_T_10 = and(_data_memories_wr_en_21_T_8, _data_memories_wr_en_21_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_21_T_11 = or(_data_memories_wr_en_21_T_5, _data_memories_wr_en_21_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_21_T_12 = eq(byte_offset, UInt<5>(0h15)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_21_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_21_T_14 = and(_data_memories_wr_en_21_T_12, _data_memories_wr_en_21_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_21_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_21_T_16 = and(_data_memories_wr_en_21_T_14, _data_memories_wr_en_21_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_21_T_17 = or(_data_memories_wr_en_21_T_11, _data_memories_wr_en_21_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_21_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_21_REG, _data_memories_wr_en_21_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_21_T_18 = and(data_memories_wr_en_21_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_21_T_19 = or(_data_memories_wr_en_21_T, _data_memories_wr_en_21_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[21], _data_memories_wr_en_21_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_110 = eq(word_offset, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_111 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_112 = and(_word_offset_match_T_110, _word_offset_match_T_111) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_113 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_114 = and(_word_offset_match_T_112, _word_offset_match_T_113) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_114 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_110 = eq(half_word_offset, UInt<4>(0hb)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_111 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_112 = and(_half_word_offset_match_T_110, _half_word_offset_match_T_111) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_113 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_114 = and(_half_word_offset_match_T_112, _half_word_offset_match_T_113) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_114 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_110 = eq(byte_offset, UInt<5>(0h16)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_111 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_112 = and(_byte_offset_match_T_110, _byte_offset_match_T_111) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_113 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_114 = and(_byte_offset_match_T_112, _byte_offset_match_T_113) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_114 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_22_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_22_T_1 = eq(word_offset, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_22_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_22_T_3 = and(_data_memories_wr_en_22_T_1, _data_memories_wr_en_22_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_22_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_22_T_5 = and(_data_memories_wr_en_22_T_3, _data_memories_wr_en_22_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_22_T_6 = eq(half_word_offset, UInt<4>(0hb)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_22_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_22_T_8 = and(_data_memories_wr_en_22_T_6, _data_memories_wr_en_22_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_22_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_22_T_10 = and(_data_memories_wr_en_22_T_8, _data_memories_wr_en_22_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_22_T_11 = or(_data_memories_wr_en_22_T_5, _data_memories_wr_en_22_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_22_T_12 = eq(byte_offset, UInt<5>(0h16)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_22_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_22_T_14 = and(_data_memories_wr_en_22_T_12, _data_memories_wr_en_22_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_22_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_22_T_16 = and(_data_memories_wr_en_22_T_14, _data_memories_wr_en_22_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_22_T_17 = or(_data_memories_wr_en_22_T_11, _data_memories_wr_en_22_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_22_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_22_REG, _data_memories_wr_en_22_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_22_T_18 = and(data_memories_wr_en_22_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_22_T_19 = or(_data_memories_wr_en_22_T, _data_memories_wr_en_22_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[22], _data_memories_wr_en_22_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_115 = eq(word_offset, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_116 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_117 = and(_word_offset_match_T_115, _word_offset_match_T_116) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_118 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_119 = and(_word_offset_match_T_117, _word_offset_match_T_118) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_119 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_115 = eq(half_word_offset, UInt<4>(0hb)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_116 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_117 = and(_half_word_offset_match_T_115, _half_word_offset_match_T_116) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_118 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_119 = and(_half_word_offset_match_T_117, _half_word_offset_match_T_118) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_119 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_115 = eq(byte_offset, UInt<5>(0h17)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_116 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_117 = and(_byte_offset_match_T_115, _byte_offset_match_T_116) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_118 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_119 = and(_byte_offset_match_T_117, _byte_offset_match_T_118) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_119 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_23_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_23_T_1 = eq(word_offset, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_23_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_23_T_3 = and(_data_memories_wr_en_23_T_1, _data_memories_wr_en_23_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_23_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_23_T_5 = and(_data_memories_wr_en_23_T_3, _data_memories_wr_en_23_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_23_T_6 = eq(half_word_offset, UInt<4>(0hb)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_23_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_23_T_8 = and(_data_memories_wr_en_23_T_6, _data_memories_wr_en_23_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_23_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_23_T_10 = and(_data_memories_wr_en_23_T_8, _data_memories_wr_en_23_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_23_T_11 = or(_data_memories_wr_en_23_T_5, _data_memories_wr_en_23_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_23_T_12 = eq(byte_offset, UInt<5>(0h17)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_23_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_23_T_14 = and(_data_memories_wr_en_23_T_12, _data_memories_wr_en_23_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_23_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_23_T_16 = and(_data_memories_wr_en_23_T_14, _data_memories_wr_en_23_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_23_T_17 = or(_data_memories_wr_en_23_T_11, _data_memories_wr_en_23_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_23_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_23_REG, _data_memories_wr_en_23_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_23_T_18 = and(data_memories_wr_en_23_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_23_T_19 = or(_data_memories_wr_en_23_T, _data_memories_wr_en_23_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[23], _data_memories_wr_en_23_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_120 = eq(word_offset, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_121 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_122 = and(_word_offset_match_T_120, _word_offset_match_T_121) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_123 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_124 = and(_word_offset_match_T_122, _word_offset_match_T_123) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_124 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_120 = eq(half_word_offset, UInt<4>(0hc)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_121 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_122 = and(_half_word_offset_match_T_120, _half_word_offset_match_T_121) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_123 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_124 = and(_half_word_offset_match_T_122, _half_word_offset_match_T_123) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_124 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_120 = eq(byte_offset, UInt<5>(0h18)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_121 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_122 = and(_byte_offset_match_T_120, _byte_offset_match_T_121) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_123 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_124 = and(_byte_offset_match_T_122, _byte_offset_match_T_123) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_124 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_24_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_24_T_1 = eq(word_offset, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_24_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_24_T_3 = and(_data_memories_wr_en_24_T_1, _data_memories_wr_en_24_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_24_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_24_T_5 = and(_data_memories_wr_en_24_T_3, _data_memories_wr_en_24_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_24_T_6 = eq(half_word_offset, UInt<4>(0hc)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_24_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_24_T_8 = and(_data_memories_wr_en_24_T_6, _data_memories_wr_en_24_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_24_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_24_T_10 = and(_data_memories_wr_en_24_T_8, _data_memories_wr_en_24_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_24_T_11 = or(_data_memories_wr_en_24_T_5, _data_memories_wr_en_24_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_24_T_12 = eq(byte_offset, UInt<5>(0h18)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_24_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_24_T_14 = and(_data_memories_wr_en_24_T_12, _data_memories_wr_en_24_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_24_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_24_T_16 = and(_data_memories_wr_en_24_T_14, _data_memories_wr_en_24_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_24_T_17 = or(_data_memories_wr_en_24_T_11, _data_memories_wr_en_24_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_24_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_24_REG, _data_memories_wr_en_24_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_24_T_18 = and(data_memories_wr_en_24_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_24_T_19 = or(_data_memories_wr_en_24_T, _data_memories_wr_en_24_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[24], _data_memories_wr_en_24_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_125 = eq(word_offset, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_126 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_127 = and(_word_offset_match_T_125, _word_offset_match_T_126) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_128 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_129 = and(_word_offset_match_T_127, _word_offset_match_T_128) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_129 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_125 = eq(half_word_offset, UInt<4>(0hc)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_126 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_127 = and(_half_word_offset_match_T_125, _half_word_offset_match_T_126) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_128 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_129 = and(_half_word_offset_match_T_127, _half_word_offset_match_T_128) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_129 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_125 = eq(byte_offset, UInt<5>(0h19)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_126 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_127 = and(_byte_offset_match_T_125, _byte_offset_match_T_126) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_128 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_129 = and(_byte_offset_match_T_127, _byte_offset_match_T_128) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_129 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_25_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_25_T_1 = eq(word_offset, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_25_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_25_T_3 = and(_data_memories_wr_en_25_T_1, _data_memories_wr_en_25_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_25_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_25_T_5 = and(_data_memories_wr_en_25_T_3, _data_memories_wr_en_25_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_25_T_6 = eq(half_word_offset, UInt<4>(0hc)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_25_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_25_T_8 = and(_data_memories_wr_en_25_T_6, _data_memories_wr_en_25_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_25_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_25_T_10 = and(_data_memories_wr_en_25_T_8, _data_memories_wr_en_25_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_25_T_11 = or(_data_memories_wr_en_25_T_5, _data_memories_wr_en_25_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_25_T_12 = eq(byte_offset, UInt<5>(0h19)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_25_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_25_T_14 = and(_data_memories_wr_en_25_T_12, _data_memories_wr_en_25_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_25_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_25_T_16 = and(_data_memories_wr_en_25_T_14, _data_memories_wr_en_25_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_25_T_17 = or(_data_memories_wr_en_25_T_11, _data_memories_wr_en_25_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_25_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_25_REG, _data_memories_wr_en_25_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_25_T_18 = and(data_memories_wr_en_25_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_25_T_19 = or(_data_memories_wr_en_25_T, _data_memories_wr_en_25_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[25], _data_memories_wr_en_25_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_130 = eq(word_offset, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_131 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_132 = and(_word_offset_match_T_130, _word_offset_match_T_131) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_133 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_134 = and(_word_offset_match_T_132, _word_offset_match_T_133) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_134 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_130 = eq(half_word_offset, UInt<4>(0hd)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_131 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_132 = and(_half_word_offset_match_T_130, _half_word_offset_match_T_131) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_133 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_134 = and(_half_word_offset_match_T_132, _half_word_offset_match_T_133) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_134 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_130 = eq(byte_offset, UInt<5>(0h1a)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_131 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_132 = and(_byte_offset_match_T_130, _byte_offset_match_T_131) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_133 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_134 = and(_byte_offset_match_T_132, _byte_offset_match_T_133) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_134 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_26_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_26_T_1 = eq(word_offset, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_26_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_26_T_3 = and(_data_memories_wr_en_26_T_1, _data_memories_wr_en_26_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_26_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_26_T_5 = and(_data_memories_wr_en_26_T_3, _data_memories_wr_en_26_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_26_T_6 = eq(half_word_offset, UInt<4>(0hd)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_26_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_26_T_8 = and(_data_memories_wr_en_26_T_6, _data_memories_wr_en_26_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_26_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_26_T_10 = and(_data_memories_wr_en_26_T_8, _data_memories_wr_en_26_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_26_T_11 = or(_data_memories_wr_en_26_T_5, _data_memories_wr_en_26_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_26_T_12 = eq(byte_offset, UInt<5>(0h1a)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_26_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_26_T_14 = and(_data_memories_wr_en_26_T_12, _data_memories_wr_en_26_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_26_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_26_T_16 = and(_data_memories_wr_en_26_T_14, _data_memories_wr_en_26_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_26_T_17 = or(_data_memories_wr_en_26_T_11, _data_memories_wr_en_26_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_26_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_26_REG, _data_memories_wr_en_26_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_26_T_18 = and(data_memories_wr_en_26_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_26_T_19 = or(_data_memories_wr_en_26_T, _data_memories_wr_en_26_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[26], _data_memories_wr_en_26_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_135 = eq(word_offset, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_136 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_137 = and(_word_offset_match_T_135, _word_offset_match_T_136) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_138 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_139 = and(_word_offset_match_T_137, _word_offset_match_T_138) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_139 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_135 = eq(half_word_offset, UInt<4>(0hd)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_136 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_137 = and(_half_word_offset_match_T_135, _half_word_offset_match_T_136) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_138 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_139 = and(_half_word_offset_match_T_137, _half_word_offset_match_T_138) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_139 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_135 = eq(byte_offset, UInt<5>(0h1b)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_136 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_137 = and(_byte_offset_match_T_135, _byte_offset_match_T_136) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_138 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_139 = and(_byte_offset_match_T_137, _byte_offset_match_T_138) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_139 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_27_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_27_T_1 = eq(word_offset, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_27_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_27_T_3 = and(_data_memories_wr_en_27_T_1, _data_memories_wr_en_27_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_27_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_27_T_5 = and(_data_memories_wr_en_27_T_3, _data_memories_wr_en_27_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_27_T_6 = eq(half_word_offset, UInt<4>(0hd)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_27_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_27_T_8 = and(_data_memories_wr_en_27_T_6, _data_memories_wr_en_27_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_27_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_27_T_10 = and(_data_memories_wr_en_27_T_8, _data_memories_wr_en_27_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_27_T_11 = or(_data_memories_wr_en_27_T_5, _data_memories_wr_en_27_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_27_T_12 = eq(byte_offset, UInt<5>(0h1b)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_27_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_27_T_14 = and(_data_memories_wr_en_27_T_12, _data_memories_wr_en_27_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_27_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_27_T_16 = and(_data_memories_wr_en_27_T_14, _data_memories_wr_en_27_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_27_T_17 = or(_data_memories_wr_en_27_T_11, _data_memories_wr_en_27_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_27_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_27_REG, _data_memories_wr_en_27_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_27_T_18 = and(data_memories_wr_en_27_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_27_T_19 = or(_data_memories_wr_en_27_T, _data_memories_wr_en_27_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[27], _data_memories_wr_en_27_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_140 = eq(word_offset, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_141 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_142 = and(_word_offset_match_T_140, _word_offset_match_T_141) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_143 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_144 = and(_word_offset_match_T_142, _word_offset_match_T_143) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_144 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_140 = eq(half_word_offset, UInt<4>(0he)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_141 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_142 = and(_half_word_offset_match_T_140, _half_word_offset_match_T_141) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_143 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_144 = and(_half_word_offset_match_T_142, _half_word_offset_match_T_143) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_144 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_140 = eq(byte_offset, UInt<5>(0h1c)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_141 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_142 = and(_byte_offset_match_T_140, _byte_offset_match_T_141) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_143 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_144 = and(_byte_offset_match_T_142, _byte_offset_match_T_143) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_144 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_28_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_28_T_1 = eq(word_offset, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_28_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_28_T_3 = and(_data_memories_wr_en_28_T_1, _data_memories_wr_en_28_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_28_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_28_T_5 = and(_data_memories_wr_en_28_T_3, _data_memories_wr_en_28_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_28_T_6 = eq(half_word_offset, UInt<4>(0he)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_28_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_28_T_8 = and(_data_memories_wr_en_28_T_6, _data_memories_wr_en_28_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_28_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_28_T_10 = and(_data_memories_wr_en_28_T_8, _data_memories_wr_en_28_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_28_T_11 = or(_data_memories_wr_en_28_T_5, _data_memories_wr_en_28_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_28_T_12 = eq(byte_offset, UInt<5>(0h1c)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_28_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_28_T_14 = and(_data_memories_wr_en_28_T_12, _data_memories_wr_en_28_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_28_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_28_T_16 = and(_data_memories_wr_en_28_T_14, _data_memories_wr_en_28_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_28_T_17 = or(_data_memories_wr_en_28_T_11, _data_memories_wr_en_28_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_28_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_28_REG, _data_memories_wr_en_28_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_28_T_18 = and(data_memories_wr_en_28_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_28_T_19 = or(_data_memories_wr_en_28_T, _data_memories_wr_en_28_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[28], _data_memories_wr_en_28_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_145 = eq(word_offset, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_146 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_147 = and(_word_offset_match_T_145, _word_offset_match_T_146) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_148 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_149 = and(_word_offset_match_T_147, _word_offset_match_T_148) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_149 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_145 = eq(half_word_offset, UInt<4>(0he)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_146 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_147 = and(_half_word_offset_match_T_145, _half_word_offset_match_T_146) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_148 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_149 = and(_half_word_offset_match_T_147, _half_word_offset_match_T_148) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_149 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_145 = eq(byte_offset, UInt<5>(0h1d)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_146 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_147 = and(_byte_offset_match_T_145, _byte_offset_match_T_146) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_148 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_149 = and(_byte_offset_match_T_147, _byte_offset_match_T_148) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_149 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_29_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_29_T_1 = eq(word_offset, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_29_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_29_T_3 = and(_data_memories_wr_en_29_T_1, _data_memories_wr_en_29_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_29_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_29_T_5 = and(_data_memories_wr_en_29_T_3, _data_memories_wr_en_29_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_29_T_6 = eq(half_word_offset, UInt<4>(0he)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_29_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_29_T_8 = and(_data_memories_wr_en_29_T_6, _data_memories_wr_en_29_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_29_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_29_T_10 = and(_data_memories_wr_en_29_T_8, _data_memories_wr_en_29_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_29_T_11 = or(_data_memories_wr_en_29_T_5, _data_memories_wr_en_29_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_29_T_12 = eq(byte_offset, UInt<5>(0h1d)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_29_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_29_T_14 = and(_data_memories_wr_en_29_T_12, _data_memories_wr_en_29_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_29_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_29_T_16 = and(_data_memories_wr_en_29_T_14, _data_memories_wr_en_29_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_29_T_17 = or(_data_memories_wr_en_29_T_11, _data_memories_wr_en_29_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_29_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_29_REG, _data_memories_wr_en_29_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_29_T_18 = and(data_memories_wr_en_29_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_29_T_19 = or(_data_memories_wr_en_29_T, _data_memories_wr_en_29_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[29], _data_memories_wr_en_29_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_150 = eq(word_offset, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_151 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_152 = and(_word_offset_match_T_150, _word_offset_match_T_151) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_153 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_154 = and(_word_offset_match_T_152, _word_offset_match_T_153) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_154 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_150 = eq(half_word_offset, UInt<4>(0hf)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_151 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_152 = and(_half_word_offset_match_T_150, _half_word_offset_match_T_151) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_153 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_154 = and(_half_word_offset_match_T_152, _half_word_offset_match_T_153) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_154 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_150 = eq(byte_offset, UInt<5>(0h1e)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_151 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_152 = and(_byte_offset_match_T_150, _byte_offset_match_T_151) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_153 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_154 = and(_byte_offset_match_T_152, _byte_offset_match_T_153) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_154 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_30_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_30_T_1 = eq(word_offset, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_30_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_30_T_3 = and(_data_memories_wr_en_30_T_1, _data_memories_wr_en_30_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_30_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_30_T_5 = and(_data_memories_wr_en_30_T_3, _data_memories_wr_en_30_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_30_T_6 = eq(half_word_offset, UInt<4>(0hf)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_30_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_30_T_8 = and(_data_memories_wr_en_30_T_6, _data_memories_wr_en_30_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_30_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_30_T_10 = and(_data_memories_wr_en_30_T_8, _data_memories_wr_en_30_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_30_T_11 = or(_data_memories_wr_en_30_T_5, _data_memories_wr_en_30_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_30_T_12 = eq(byte_offset, UInt<5>(0h1e)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_30_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_30_T_14 = and(_data_memories_wr_en_30_T_12, _data_memories_wr_en_30_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_30_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_30_T_16 = and(_data_memories_wr_en_30_T_14, _data_memories_wr_en_30_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_30_T_17 = or(_data_memories_wr_en_30_T_11, _data_memories_wr_en_30_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_30_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_30_REG, _data_memories_wr_en_30_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_30_T_18 = and(data_memories_wr_en_30_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_30_T_19 = or(_data_memories_wr_en_30_T, _data_memories_wr_en_30_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[30], _data_memories_wr_en_30_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _word_offset_match_T_155 = eq(word_offset, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:81]
    node _word_offset_match_T_156 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:119]
    node _word_offset_match_T_157 = and(_word_offset_match_T_155, _word_offset_match_T_156) @[src/main/scala/L1Cache/L1_data_cache.scala 334:96]
    node _word_offset_match_T_158 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 334:168]
    node _word_offset_match_T_159 = and(_word_offset_match_T_157, _word_offset_match_T_158) @[src/main/scala/L1Cache/L1_data_cache.scala 334:144]
    connect word_offset_match, _word_offset_match_T_159 @[src/main/scala/L1Cache/L1_data_cache.scala 334:49]
    node _half_word_offset_match_T_155 = eq(half_word_offset, UInt<4>(0hf)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:65]
    node _half_word_offset_match_T_156 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:103]
    node _half_word_offset_match_T_157 = and(_half_word_offset_match_T_155, _half_word_offset_match_T_156) @[src/main/scala/L1Cache/L1_data_cache.scala 335:80]
    node _half_word_offset_match_T_158 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 335:152]
    node _half_word_offset_match_T_159 = and(_half_word_offset_match_T_157, _half_word_offset_match_T_158) @[src/main/scala/L1Cache/L1_data_cache.scala 335:128]
    connect half_word_offset_match, _half_word_offset_match_T_159 @[src/main/scala/L1Cache/L1_data_cache.scala 335:41]
    node _byte_offset_match_T_155 = eq(byte_offset, UInt<5>(0h1f)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:81]
    node _byte_offset_match_T_156 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:119]
    node _byte_offset_match_T_157 = and(_byte_offset_match_T_155, _byte_offset_match_T_156) @[src/main/scala/L1Cache/L1_data_cache.scala 336:96]
    node _byte_offset_match_T_158 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 336:168]
    node _byte_offset_match_T_159 = and(_byte_offset_match_T_157, _byte_offset_match_T_158) @[src/main/scala/L1Cache/L1_data_cache.scala 336:144]
    connect byte_offset_match, _byte_offset_match_T_159 @[src/main/scala/L1Cache/L1_data_cache.scala 336:49]
    node _data_memories_wr_en_31_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:70]
    node _data_memories_wr_en_31_T_1 = eq(word_offset, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:49]
    node _data_memories_wr_en_31_T_2 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:87]
    node _data_memories_wr_en_31_T_3 = and(_data_memories_wr_en_31_T_1, _data_memories_wr_en_31_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _data_memories_wr_en_31_T_4 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:136]
    node _data_memories_wr_en_31_T_5 = and(_data_memories_wr_en_31_T_3, _data_memories_wr_en_31_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 345:112]
    node _data_memories_wr_en_31_T_6 = eq(half_word_offset, UInt<4>(0hf)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:49]
    node _data_memories_wr_en_31_T_7 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:87]
    node _data_memories_wr_en_31_T_8 = and(_data_memories_wr_en_31_T_6, _data_memories_wr_en_31_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 346:64]
    node _data_memories_wr_en_31_T_9 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 346:136]
    node _data_memories_wr_en_31_T_10 = and(_data_memories_wr_en_31_T_8, _data_memories_wr_en_31_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 346:112]
    node _data_memories_wr_en_31_T_11 = or(_data_memories_wr_en_31_T_5, _data_memories_wr_en_31_T_10) @[src/main/scala/L1Cache/L1_data_cache.scala 345:161]
    node _data_memories_wr_en_31_T_12 = eq(byte_offset, UInt<5>(0h1f)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_wr_en_31_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:87]
    node _data_memories_wr_en_31_T_14 = and(_data_memories_wr_en_31_T_12, _data_memories_wr_en_31_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:64]
    node _data_memories_wr_en_31_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:136]
    node _data_memories_wr_en_31_T_16 = and(_data_memories_wr_en_31_T_14, _data_memories_wr_en_31_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:112]
    node _data_memories_wr_en_31_T_17 = or(_data_memories_wr_en_31_T_11, _data_memories_wr_en_31_T_16) @[src/main/scala/L1Cache/L1_data_cache.scala 346:161]
    reg data_memories_wr_en_31_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    connect data_memories_wr_en_31_REG, _data_memories_wr_en_31_T_17 @[src/main/scala/L1Cache/L1_data_cache.scala 344:113]
    node _data_memories_wr_en_31_T_18 = and(data_memories_wr_en_31_REG, valid_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 347:163]
    node _data_memories_wr_en_31_T_19 = or(_data_memories_wr_en_31_T, _data_memories_wr_en_31_T_18) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    connect data_memories_wr_en[31], _data_memories_wr_en_31_T_19 @[src/main/scala/L1Cache/L1_data_cache.scala 344:49]
    node _active_data_T = eq(DATA_CACHE_STATE, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 356:45]
    node _active_data_T_1 = mux(_active_data_T, replay_data, io.CPU_request.bits.data) @[src/main/scala/L1Cache/L1_data_cache.scala 356:27]
    connect active_data, _active_data_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 356:21]
    node _data_memories_data_in_0_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_0_T_1 = shr(allocate_cache_line, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_0_T_2 = bits(_data_memories_data_in_0_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_0_T_3 = shr(active_data, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_0_T_4 = bits(_data_memories_data_in_0_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_0_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_0_REG, _data_memories_data_in_0_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_0_T_5 = mux(_data_memories_data_in_0_T, _data_memories_data_in_0_T_2, data_memories_data_in_0_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[0], _data_memories_data_in_0_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_1_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_1_T_1 = shr(allocate_cache_line, 8) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_1_T_2 = bits(_data_memories_data_in_1_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_1_T_3 = shr(active_data, 8) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_1_T_4 = bits(_data_memories_data_in_1_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_1_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_1_REG, _data_memories_data_in_1_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_1_T_5 = mux(_data_memories_data_in_1_T, _data_memories_data_in_1_T_2, data_memories_data_in_1_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[1], _data_memories_data_in_1_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_2_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_2_T_1 = shr(allocate_cache_line, 16) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_2_T_2 = bits(_data_memories_data_in_2_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_2_T_3 = shr(active_data, 16) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_2_T_4 = bits(_data_memories_data_in_2_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_2_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_2_REG, _data_memories_data_in_2_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_2_T_5 = mux(_data_memories_data_in_2_T, _data_memories_data_in_2_T_2, data_memories_data_in_2_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[2], _data_memories_data_in_2_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_3_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_3_T_1 = shr(allocate_cache_line, 24) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_3_T_2 = bits(_data_memories_data_in_3_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_3_T_3 = shr(active_data, 24) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_3_T_4 = bits(_data_memories_data_in_3_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_3_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_3_REG, _data_memories_data_in_3_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_3_T_5 = mux(_data_memories_data_in_3_T, _data_memories_data_in_3_T_2, data_memories_data_in_3_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[3], _data_memories_data_in_3_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_4_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_4_T_1 = shr(allocate_cache_line, 32) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_4_T_2 = bits(_data_memories_data_in_4_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_4_T_3 = shr(active_data, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_4_T_4 = bits(_data_memories_data_in_4_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_4_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_4_REG, _data_memories_data_in_4_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_4_T_5 = mux(_data_memories_data_in_4_T, _data_memories_data_in_4_T_2, data_memories_data_in_4_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[4], _data_memories_data_in_4_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_5_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_5_T_1 = shr(allocate_cache_line, 40) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_5_T_2 = bits(_data_memories_data_in_5_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_5_T_3 = shr(active_data, 8) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_5_T_4 = bits(_data_memories_data_in_5_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_5_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_5_REG, _data_memories_data_in_5_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_5_T_5 = mux(_data_memories_data_in_5_T, _data_memories_data_in_5_T_2, data_memories_data_in_5_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[5], _data_memories_data_in_5_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_6_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_6_T_1 = shr(allocate_cache_line, 48) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_6_T_2 = bits(_data_memories_data_in_6_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_6_T_3 = shr(active_data, 16) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_6_T_4 = bits(_data_memories_data_in_6_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_6_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_6_REG, _data_memories_data_in_6_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_6_T_5 = mux(_data_memories_data_in_6_T, _data_memories_data_in_6_T_2, data_memories_data_in_6_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[6], _data_memories_data_in_6_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_7_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_7_T_1 = shr(allocate_cache_line, 56) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_7_T_2 = bits(_data_memories_data_in_7_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_7_T_3 = shr(active_data, 24) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_7_T_4 = bits(_data_memories_data_in_7_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_7_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_7_REG, _data_memories_data_in_7_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_7_T_5 = mux(_data_memories_data_in_7_T, _data_memories_data_in_7_T_2, data_memories_data_in_7_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[7], _data_memories_data_in_7_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_8_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_8_T_1 = shr(allocate_cache_line, 64) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_8_T_2 = bits(_data_memories_data_in_8_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_8_T_3 = shr(active_data, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_8_T_4 = bits(_data_memories_data_in_8_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_8_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_8_REG, _data_memories_data_in_8_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_8_T_5 = mux(_data_memories_data_in_8_T, _data_memories_data_in_8_T_2, data_memories_data_in_8_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[8], _data_memories_data_in_8_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_9_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_9_T_1 = shr(allocate_cache_line, 72) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_9_T_2 = bits(_data_memories_data_in_9_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_9_T_3 = shr(active_data, 8) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_9_T_4 = bits(_data_memories_data_in_9_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_9_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_9_REG, _data_memories_data_in_9_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_9_T_5 = mux(_data_memories_data_in_9_T, _data_memories_data_in_9_T_2, data_memories_data_in_9_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[9], _data_memories_data_in_9_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_10_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_10_T_1 = shr(allocate_cache_line, 80) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_10_T_2 = bits(_data_memories_data_in_10_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_10_T_3 = shr(active_data, 16) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_10_T_4 = bits(_data_memories_data_in_10_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_10_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_10_REG, _data_memories_data_in_10_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_10_T_5 = mux(_data_memories_data_in_10_T, _data_memories_data_in_10_T_2, data_memories_data_in_10_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[10], _data_memories_data_in_10_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_11_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_11_T_1 = shr(allocate_cache_line, 88) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_11_T_2 = bits(_data_memories_data_in_11_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_11_T_3 = shr(active_data, 24) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_11_T_4 = bits(_data_memories_data_in_11_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_11_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_11_REG, _data_memories_data_in_11_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_11_T_5 = mux(_data_memories_data_in_11_T, _data_memories_data_in_11_T_2, data_memories_data_in_11_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[11], _data_memories_data_in_11_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_12_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_12_T_1 = shr(allocate_cache_line, 96) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_12_T_2 = bits(_data_memories_data_in_12_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_12_T_3 = shr(active_data, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_12_T_4 = bits(_data_memories_data_in_12_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_12_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_12_REG, _data_memories_data_in_12_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_12_T_5 = mux(_data_memories_data_in_12_T, _data_memories_data_in_12_T_2, data_memories_data_in_12_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[12], _data_memories_data_in_12_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_13_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_13_T_1 = shr(allocate_cache_line, 104) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_13_T_2 = bits(_data_memories_data_in_13_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_13_T_3 = shr(active_data, 8) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_13_T_4 = bits(_data_memories_data_in_13_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_13_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_13_REG, _data_memories_data_in_13_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_13_T_5 = mux(_data_memories_data_in_13_T, _data_memories_data_in_13_T_2, data_memories_data_in_13_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[13], _data_memories_data_in_13_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_14_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_14_T_1 = shr(allocate_cache_line, 112) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_14_T_2 = bits(_data_memories_data_in_14_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_14_T_3 = shr(active_data, 16) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_14_T_4 = bits(_data_memories_data_in_14_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_14_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_14_REG, _data_memories_data_in_14_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_14_T_5 = mux(_data_memories_data_in_14_T, _data_memories_data_in_14_T_2, data_memories_data_in_14_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[14], _data_memories_data_in_14_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_15_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_15_T_1 = shr(allocate_cache_line, 120) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_15_T_2 = bits(_data_memories_data_in_15_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_15_T_3 = shr(active_data, 24) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_15_T_4 = bits(_data_memories_data_in_15_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_15_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_15_REG, _data_memories_data_in_15_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_15_T_5 = mux(_data_memories_data_in_15_T, _data_memories_data_in_15_T_2, data_memories_data_in_15_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[15], _data_memories_data_in_15_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_16_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_16_T_1 = shr(allocate_cache_line, 128) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_16_T_2 = bits(_data_memories_data_in_16_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_16_T_3 = shr(active_data, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_16_T_4 = bits(_data_memories_data_in_16_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_16_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_16_REG, _data_memories_data_in_16_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_16_T_5 = mux(_data_memories_data_in_16_T, _data_memories_data_in_16_T_2, data_memories_data_in_16_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[16], _data_memories_data_in_16_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_17_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_17_T_1 = shr(allocate_cache_line, 136) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_17_T_2 = bits(_data_memories_data_in_17_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_17_T_3 = shr(active_data, 8) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_17_T_4 = bits(_data_memories_data_in_17_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_17_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_17_REG, _data_memories_data_in_17_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_17_T_5 = mux(_data_memories_data_in_17_T, _data_memories_data_in_17_T_2, data_memories_data_in_17_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[17], _data_memories_data_in_17_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_18_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_18_T_1 = shr(allocate_cache_line, 144) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_18_T_2 = bits(_data_memories_data_in_18_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_18_T_3 = shr(active_data, 16) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_18_T_4 = bits(_data_memories_data_in_18_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_18_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_18_REG, _data_memories_data_in_18_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_18_T_5 = mux(_data_memories_data_in_18_T, _data_memories_data_in_18_T_2, data_memories_data_in_18_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[18], _data_memories_data_in_18_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_19_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_19_T_1 = shr(allocate_cache_line, 152) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_19_T_2 = bits(_data_memories_data_in_19_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_19_T_3 = shr(active_data, 24) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_19_T_4 = bits(_data_memories_data_in_19_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_19_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_19_REG, _data_memories_data_in_19_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_19_T_5 = mux(_data_memories_data_in_19_T, _data_memories_data_in_19_T_2, data_memories_data_in_19_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[19], _data_memories_data_in_19_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_20_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_20_T_1 = shr(allocate_cache_line, 160) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_20_T_2 = bits(_data_memories_data_in_20_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_20_T_3 = shr(active_data, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_20_T_4 = bits(_data_memories_data_in_20_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_20_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_20_REG, _data_memories_data_in_20_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_20_T_5 = mux(_data_memories_data_in_20_T, _data_memories_data_in_20_T_2, data_memories_data_in_20_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[20], _data_memories_data_in_20_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_21_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_21_T_1 = shr(allocate_cache_line, 168) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_21_T_2 = bits(_data_memories_data_in_21_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_21_T_3 = shr(active_data, 8) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_21_T_4 = bits(_data_memories_data_in_21_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_21_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_21_REG, _data_memories_data_in_21_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_21_T_5 = mux(_data_memories_data_in_21_T, _data_memories_data_in_21_T_2, data_memories_data_in_21_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[21], _data_memories_data_in_21_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_22_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_22_T_1 = shr(allocate_cache_line, 176) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_22_T_2 = bits(_data_memories_data_in_22_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_22_T_3 = shr(active_data, 16) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_22_T_4 = bits(_data_memories_data_in_22_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_22_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_22_REG, _data_memories_data_in_22_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_22_T_5 = mux(_data_memories_data_in_22_T, _data_memories_data_in_22_T_2, data_memories_data_in_22_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[22], _data_memories_data_in_22_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_23_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_23_T_1 = shr(allocate_cache_line, 184) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_23_T_2 = bits(_data_memories_data_in_23_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_23_T_3 = shr(active_data, 24) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_23_T_4 = bits(_data_memories_data_in_23_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_23_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_23_REG, _data_memories_data_in_23_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_23_T_5 = mux(_data_memories_data_in_23_T, _data_memories_data_in_23_T_2, data_memories_data_in_23_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[23], _data_memories_data_in_23_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_24_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_24_T_1 = shr(allocate_cache_line, 192) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_24_T_2 = bits(_data_memories_data_in_24_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_24_T_3 = shr(active_data, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_24_T_4 = bits(_data_memories_data_in_24_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_24_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_24_REG, _data_memories_data_in_24_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_24_T_5 = mux(_data_memories_data_in_24_T, _data_memories_data_in_24_T_2, data_memories_data_in_24_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[24], _data_memories_data_in_24_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_25_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_25_T_1 = shr(allocate_cache_line, 200) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_25_T_2 = bits(_data_memories_data_in_25_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_25_T_3 = shr(active_data, 8) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_25_T_4 = bits(_data_memories_data_in_25_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_25_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_25_REG, _data_memories_data_in_25_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_25_T_5 = mux(_data_memories_data_in_25_T, _data_memories_data_in_25_T_2, data_memories_data_in_25_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[25], _data_memories_data_in_25_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_26_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_26_T_1 = shr(allocate_cache_line, 208) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_26_T_2 = bits(_data_memories_data_in_26_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_26_T_3 = shr(active_data, 16) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_26_T_4 = bits(_data_memories_data_in_26_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_26_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_26_REG, _data_memories_data_in_26_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_26_T_5 = mux(_data_memories_data_in_26_T, _data_memories_data_in_26_T_2, data_memories_data_in_26_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[26], _data_memories_data_in_26_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_27_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_27_T_1 = shr(allocate_cache_line, 216) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_27_T_2 = bits(_data_memories_data_in_27_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_27_T_3 = shr(active_data, 24) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_27_T_4 = bits(_data_memories_data_in_27_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_27_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_27_REG, _data_memories_data_in_27_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_27_T_5 = mux(_data_memories_data_in_27_T, _data_memories_data_in_27_T_2, data_memories_data_in_27_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[27], _data_memories_data_in_27_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_28_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_28_T_1 = shr(allocate_cache_line, 224) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_28_T_2 = bits(_data_memories_data_in_28_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_28_T_3 = shr(active_data, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_28_T_4 = bits(_data_memories_data_in_28_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_28_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_28_REG, _data_memories_data_in_28_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_28_T_5 = mux(_data_memories_data_in_28_T, _data_memories_data_in_28_T_2, data_memories_data_in_28_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[28], _data_memories_data_in_28_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_29_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_29_T_1 = shr(allocate_cache_line, 232) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_29_T_2 = bits(_data_memories_data_in_29_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_29_T_3 = shr(active_data, 8) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_29_T_4 = bits(_data_memories_data_in_29_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_29_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_29_REG, _data_memories_data_in_29_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_29_T_5 = mux(_data_memories_data_in_29_T, _data_memories_data_in_29_T_2, data_memories_data_in_29_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[29], _data_memories_data_in_29_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_30_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_30_T_1 = shr(allocate_cache_line, 240) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_30_T_2 = bits(_data_memories_data_in_30_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_30_T_3 = shr(active_data, 16) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_30_T_4 = bits(_data_memories_data_in_30_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_30_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_30_REG, _data_memories_data_in_30_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_30_T_5 = mux(_data_memories_data_in_30_T, _data_memories_data_in_30_T_2, data_memories_data_in_30_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[30], _data_memories_data_in_30_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node _data_memories_data_in_31_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 359:73]
    node _data_memories_data_in_31_T_1 = shr(allocate_cache_line, 248) @[src/main/scala/L1Cache/L1_data_cache.scala 359:125]
    node _data_memories_data_in_31_T_2 = bits(_data_memories_data_in_31_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:133]
    node _data_memories_data_in_31_T_3 = shr(active_data, 24) @[src/main/scala/L1Cache/L1_data_cache.scala 359:162]
    node _data_memories_data_in_31_T_4 = bits(_data_memories_data_in_31_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 359:172]
    reg data_memories_data_in_31_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    connect data_memories_data_in_31_REG, _data_memories_data_in_31_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 359:147]
    node _data_memories_data_in_31_T_5 = mux(_data_memories_data_in_31_T, _data_memories_data_in_31_T_2, data_memories_data_in_31_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 359:55]
    connect data_memories_data_in[31], _data_memories_data_in_31_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node data_memory_allocate_address = cat(allocate_way, allocate_set) @[src/main/scala/L1Cache/L1_data_cache.scala 362:54]
    reg data_memory_active_address_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 363:71]
    connect data_memory_active_address_REG, active_set @[src/main/scala/L1Cache/L1_data_cache.scala 363:71]
    node data_memory_active_address = cat(hit_way, data_memory_active_address_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 363:54]
    connect data_memories_0.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_0_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_0_io_addr_T_1 = mux(_data_memories_0_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_0.io.addr, _data_memories_0_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_0.io.wr_en, data_memories_wr_en[0] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_0.io.data_in, data_memories_data_in[0] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_1.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_1_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_1_io_addr_T_1 = mux(_data_memories_1_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_1.io.addr, _data_memories_1_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_1.io.wr_en, data_memories_wr_en[1] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_1.io.data_in, data_memories_data_in[1] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_2.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_2_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_2_io_addr_T_1 = mux(_data_memories_2_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_2.io.addr, _data_memories_2_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_2.io.wr_en, data_memories_wr_en[2] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_2.io.data_in, data_memories_data_in[2] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_3.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_3_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_3_io_addr_T_1 = mux(_data_memories_3_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_3.io.addr, _data_memories_3_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_3.io.wr_en, data_memories_wr_en[3] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_3.io.data_in, data_memories_data_in[3] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_4.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_4_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_4_io_addr_T_1 = mux(_data_memories_4_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_4.io.addr, _data_memories_4_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_4.io.wr_en, data_memories_wr_en[4] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_4.io.data_in, data_memories_data_in[4] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_5.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_5_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_5_io_addr_T_1 = mux(_data_memories_5_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_5.io.addr, _data_memories_5_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_5.io.wr_en, data_memories_wr_en[5] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_5.io.data_in, data_memories_data_in[5] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_6.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_6_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_6_io_addr_T_1 = mux(_data_memories_6_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_6.io.addr, _data_memories_6_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_6.io.wr_en, data_memories_wr_en[6] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_6.io.data_in, data_memories_data_in[6] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_7.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_7_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_7_io_addr_T_1 = mux(_data_memories_7_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_7.io.addr, _data_memories_7_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_7.io.wr_en, data_memories_wr_en[7] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_7.io.data_in, data_memories_data_in[7] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_8.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_8_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_8_io_addr_T_1 = mux(_data_memories_8_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_8.io.addr, _data_memories_8_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_8.io.wr_en, data_memories_wr_en[8] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_8.io.data_in, data_memories_data_in[8] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_9.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_9_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_9_io_addr_T_1 = mux(_data_memories_9_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_9.io.addr, _data_memories_9_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_9.io.wr_en, data_memories_wr_en[9] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_9.io.data_in, data_memories_data_in[9] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_10.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_10_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_10_io_addr_T_1 = mux(_data_memories_10_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_10.io.addr, _data_memories_10_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_10.io.wr_en, data_memories_wr_en[10] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_10.io.data_in, data_memories_data_in[10] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_11.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_11_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_11_io_addr_T_1 = mux(_data_memories_11_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_11.io.addr, _data_memories_11_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_11.io.wr_en, data_memories_wr_en[11] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_11.io.data_in, data_memories_data_in[11] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_12.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_12_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_12_io_addr_T_1 = mux(_data_memories_12_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_12.io.addr, _data_memories_12_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_12.io.wr_en, data_memories_wr_en[12] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_12.io.data_in, data_memories_data_in[12] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_13.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_13_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_13_io_addr_T_1 = mux(_data_memories_13_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_13.io.addr, _data_memories_13_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_13.io.wr_en, data_memories_wr_en[13] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_13.io.data_in, data_memories_data_in[13] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_14.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_14_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_14_io_addr_T_1 = mux(_data_memories_14_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_14.io.addr, _data_memories_14_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_14.io.wr_en, data_memories_wr_en[14] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_14.io.data_in, data_memories_data_in[14] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_15.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_15_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_15_io_addr_T_1 = mux(_data_memories_15_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_15.io.addr, _data_memories_15_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_15.io.wr_en, data_memories_wr_en[15] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_15.io.data_in, data_memories_data_in[15] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_16.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_16_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_16_io_addr_T_1 = mux(_data_memories_16_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_16.io.addr, _data_memories_16_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_16.io.wr_en, data_memories_wr_en[16] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_16.io.data_in, data_memories_data_in[16] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_17.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_17_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_17_io_addr_T_1 = mux(_data_memories_17_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_17.io.addr, _data_memories_17_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_17.io.wr_en, data_memories_wr_en[17] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_17.io.data_in, data_memories_data_in[17] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_18.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_18_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_18_io_addr_T_1 = mux(_data_memories_18_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_18.io.addr, _data_memories_18_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_18.io.wr_en, data_memories_wr_en[18] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_18.io.data_in, data_memories_data_in[18] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_19.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_19_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_19_io_addr_T_1 = mux(_data_memories_19_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_19.io.addr, _data_memories_19_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_19.io.wr_en, data_memories_wr_en[19] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_19.io.data_in, data_memories_data_in[19] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_20.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_20_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_20_io_addr_T_1 = mux(_data_memories_20_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_20.io.addr, _data_memories_20_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_20.io.wr_en, data_memories_wr_en[20] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_20.io.data_in, data_memories_data_in[20] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_21.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_21_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_21_io_addr_T_1 = mux(_data_memories_21_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_21.io.addr, _data_memories_21_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_21.io.wr_en, data_memories_wr_en[21] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_21.io.data_in, data_memories_data_in[21] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_22.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_22_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_22_io_addr_T_1 = mux(_data_memories_22_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_22.io.addr, _data_memories_22_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_22.io.wr_en, data_memories_wr_en[22] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_22.io.data_in, data_memories_data_in[22] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_23.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_23_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_23_io_addr_T_1 = mux(_data_memories_23_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_23.io.addr, _data_memories_23_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_23.io.wr_en, data_memories_wr_en[23] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_23.io.data_in, data_memories_data_in[23] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_24.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_24_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_24_io_addr_T_1 = mux(_data_memories_24_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_24.io.addr, _data_memories_24_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_24.io.wr_en, data_memories_wr_en[24] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_24.io.data_in, data_memories_data_in[24] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_25.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_25_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_25_io_addr_T_1 = mux(_data_memories_25_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_25.io.addr, _data_memories_25_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_25.io.wr_en, data_memories_wr_en[25] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_25.io.data_in, data_memories_data_in[25] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_26.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_26_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_26_io_addr_T_1 = mux(_data_memories_26_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_26.io.addr, _data_memories_26_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_26.io.wr_en, data_memories_wr_en[26] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_26.io.data_in, data_memories_data_in[26] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_27.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_27_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_27_io_addr_T_1 = mux(_data_memories_27_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_27.io.addr, _data_memories_27_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_27.io.wr_en, data_memories_wr_en[27] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_27.io.data_in, data_memories_data_in[27] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_28.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_28_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_28_io_addr_T_1 = mux(_data_memories_28_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_28.io.addr, _data_memories_28_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_28.io.wr_en, data_memories_wr_en[28] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_28.io.data_in, data_memories_data_in[28] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_29.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_29_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_29_io_addr_T_1 = mux(_data_memories_29_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_29.io.addr, _data_memories_29_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_29.io.wr_en, data_memories_wr_en[29] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_29.io.data_in, data_memories_data_in[29] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_30.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_30_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_30_io_addr_T_1 = mux(_data_memories_30_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_30.io.addr, _data_memories_30_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_30.io.wr_en, data_memories_wr_en[30] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_30.io.data_in, data_memories_data_in[30] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    connect data_memories_31.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 367:49]
    node _data_memories_31_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 368:81]
    node _data_memories_31_io_addr_T_1 = mux(_data_memories_31_io_addr_T, data_memory_allocate_address, data_memory_active_address) @[src/main/scala/L1Cache/L1_data_cache.scala 368:63]
    connect data_memories_31.io.addr, _data_memories_31_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 368:57]
    connect data_memories_31.io.wr_en, data_memories_wr_en[31] @[src/main/scala/L1Cache/L1_data_cache.scala 369:49]
    connect data_memories_31.io.data_in, data_memories_data_in[31] @[src/main/scala/L1Cache/L1_data_cache.scala 370:49]
    node data_way_lo_lo_lo_lo = cat(data_memories_1.io.data_out, data_memories_0.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_lo_lo_lo_hi = cat(data_memories_3.io.data_out, data_memories_2.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_lo_lo_lo = cat(data_way_lo_lo_lo_hi, data_way_lo_lo_lo_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_lo_lo_hi_lo = cat(data_memories_5.io.data_out, data_memories_4.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_lo_lo_hi_hi = cat(data_memories_7.io.data_out, data_memories_6.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_lo_lo_hi = cat(data_way_lo_lo_hi_hi, data_way_lo_lo_hi_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_lo_lo = cat(data_way_lo_lo_hi, data_way_lo_lo_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_lo_hi_lo_lo = cat(data_memories_9.io.data_out, data_memories_8.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_lo_hi_lo_hi = cat(data_memories_11.io.data_out, data_memories_10.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_lo_hi_lo = cat(data_way_lo_hi_lo_hi, data_way_lo_hi_lo_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_lo_hi_hi_lo = cat(data_memories_13.io.data_out, data_memories_12.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_lo_hi_hi_hi = cat(data_memories_15.io.data_out, data_memories_14.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_lo_hi_hi = cat(data_way_lo_hi_hi_hi, data_way_lo_hi_hi_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_lo_hi = cat(data_way_lo_hi_hi, data_way_lo_hi_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_lo = cat(data_way_lo_hi, data_way_lo_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_hi_lo_lo_lo = cat(data_memories_17.io.data_out, data_memories_16.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_hi_lo_lo_hi = cat(data_memories_19.io.data_out, data_memories_18.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_hi_lo_lo = cat(data_way_hi_lo_lo_hi, data_way_hi_lo_lo_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_hi_lo_hi_lo = cat(data_memories_21.io.data_out, data_memories_20.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_hi_lo_hi_hi = cat(data_memories_23.io.data_out, data_memories_22.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_hi_lo_hi = cat(data_way_hi_lo_hi_hi, data_way_hi_lo_hi_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_hi_lo = cat(data_way_hi_lo_hi, data_way_hi_lo_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_hi_hi_lo_lo = cat(data_memories_25.io.data_out, data_memories_24.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_hi_hi_lo_hi = cat(data_memories_27.io.data_out, data_memories_26.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_hi_hi_lo = cat(data_way_hi_hi_lo_hi, data_way_hi_hi_lo_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_hi_hi_hi_lo = cat(data_memories_29.io.data_out, data_memories_28.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_hi_hi_hi_hi = cat(data_memories_31.io.data_out, data_memories_30.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_hi_hi_hi = cat(data_way_hi_hi_hi_hi, data_way_hi_hi_hi_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_hi_hi = cat(data_way_hi_hi_hi, data_way_hi_hi_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node data_way_hi = cat(data_way_hi_hi, data_way_hi_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    node _data_way_T = cat(data_way_hi, data_way_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 373:44]
    connect data_way, _data_way_T @[src/main/scala/L1Cache/L1_data_cache.scala 373:33]
    connect writeback_data, data_way @[src/main/scala/L1Cache/L1_data_cache.scala 374:25]
    inst tag_memories_0 of ReadWriteSmem_32 @[src/main/scala/L1Cache/L1_data_cache.scala 382:61]
    connect tag_memories_0.clock, clock
    connect tag_memories_0.reset, reset
    inst tag_memories_1 of ReadWriteSmem_33 @[src/main/scala/L1Cache/L1_data_cache.scala 382:61]
    connect tag_memories_1.clock, clock
    connect tag_memories_1.reset, reset
    inst tag_memories_2 of ReadWriteSmem_34 @[src/main/scala/L1Cache/L1_data_cache.scala 382:61]
    connect tag_memories_2.clock, clock
    connect tag_memories_2.reset, reset
    inst tag_memories_3 of ReadWriteSmem_35 @[src/main/scala/L1Cache/L1_data_cache.scala 382:61]
    connect tag_memories_3.clock, clock
    connect tag_memories_3.reset, reset
    reg tag_hit_OH_0_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 386:74]
    connect tag_hit_OH_0_REG, active_tag @[src/main/scala/L1Cache/L1_data_cache.scala 386:74]
    node _tag_hit_OH_0_T = eq(tag_memories_0.io.data_out, tag_hit_OH_0_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 386:63]
    node _tag_hit_OH_0_T_1 = and(_tag_hit_OH_0_T, valid_vec[0]) @[src/main/scala/L1Cache/L1_data_cache.scala 386:88]
    connect tag_hit_OH[0], _tag_hit_OH_0_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 386:31]
    reg tag_hit_OH_1_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 386:74]
    connect tag_hit_OH_1_REG, active_tag @[src/main/scala/L1Cache/L1_data_cache.scala 386:74]
    node _tag_hit_OH_1_T = eq(tag_memories_1.io.data_out, tag_hit_OH_1_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 386:63]
    node _tag_hit_OH_1_T_1 = and(_tag_hit_OH_1_T, valid_vec[1]) @[src/main/scala/L1Cache/L1_data_cache.scala 386:88]
    connect tag_hit_OH[1], _tag_hit_OH_1_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 386:31]
    reg tag_hit_OH_2_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 386:74]
    connect tag_hit_OH_2_REG, active_tag @[src/main/scala/L1Cache/L1_data_cache.scala 386:74]
    node _tag_hit_OH_2_T = eq(tag_memories_2.io.data_out, tag_hit_OH_2_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 386:63]
    node _tag_hit_OH_2_T_1 = and(_tag_hit_OH_2_T, valid_vec[2]) @[src/main/scala/L1Cache/L1_data_cache.scala 386:88]
    connect tag_hit_OH[2], _tag_hit_OH_2_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 386:31]
    reg tag_hit_OH_3_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 386:74]
    connect tag_hit_OH_3_REG, active_tag @[src/main/scala/L1Cache/L1_data_cache.scala 386:74]
    node _tag_hit_OH_3_T = eq(tag_memories_3.io.data_out, tag_hit_OH_3_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 386:63]
    node _tag_hit_OH_3_T_1 = and(_tag_hit_OH_3_T, valid_vec[3]) @[src/main/scala/L1Cache/L1_data_cache.scala 386:88]
    connect tag_hit_OH[3], _tag_hit_OH_3_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 386:31]
    connect tag_memories_0.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 395:49]
    connect tag_memories_1.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 395:49]
    connect tag_memories_2.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 395:49]
    connect tag_memories_3.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 395:49]
    connect tag_memories_0.io.wr_en, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 401:49]
    connect tag_memories_0.io.data_in, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 402:49]
    node _tag_memories_0_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 403:73]
    node _tag_memories_0_io_addr_T_1 = mux(_tag_memories_0_io_addr_T, allocate_set, active_set) @[src/main/scala/L1Cache/L1_data_cache.scala 403:55]
    connect tag_memories_0.io.addr, _tag_memories_0_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 403:49]
    node _T_32 = eq(allocate_way, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 404:35]
    when _T_32 : @[src/main/scala/L1Cache/L1_data_cache.scala 404:43]
      node _tag_memories_0_io_wr_en_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 405:78]
      connect tag_memories_0.io.wr_en, _tag_memories_0_io_wr_en_T @[src/main/scala/L1Cache/L1_data_cache.scala 405:57]
      connect tag_memories_0.io.data_in, allocate_tag @[src/main/scala/L1Cache/L1_data_cache.scala 406:57]
    connect tag_memories_1.io.wr_en, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 401:49]
    connect tag_memories_1.io.data_in, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 402:49]
    node _tag_memories_1_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 403:73]
    node _tag_memories_1_io_addr_T_1 = mux(_tag_memories_1_io_addr_T, allocate_set, active_set) @[src/main/scala/L1Cache/L1_data_cache.scala 403:55]
    connect tag_memories_1.io.addr, _tag_memories_1_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 403:49]
    node _T_33 = eq(allocate_way, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 404:35]
    when _T_33 : @[src/main/scala/L1Cache/L1_data_cache.scala 404:43]
      node _tag_memories_1_io_wr_en_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 405:78]
      connect tag_memories_1.io.wr_en, _tag_memories_1_io_wr_en_T @[src/main/scala/L1Cache/L1_data_cache.scala 405:57]
      connect tag_memories_1.io.data_in, allocate_tag @[src/main/scala/L1Cache/L1_data_cache.scala 406:57]
    connect tag_memories_2.io.wr_en, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 401:49]
    connect tag_memories_2.io.data_in, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 402:49]
    node _tag_memories_2_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 403:73]
    node _tag_memories_2_io_addr_T_1 = mux(_tag_memories_2_io_addr_T, allocate_set, active_set) @[src/main/scala/L1Cache/L1_data_cache.scala 403:55]
    connect tag_memories_2.io.addr, _tag_memories_2_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 403:49]
    node _T_34 = eq(allocate_way, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 404:35]
    when _T_34 : @[src/main/scala/L1Cache/L1_data_cache.scala 404:43]
      node _tag_memories_2_io_wr_en_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 405:78]
      connect tag_memories_2.io.wr_en, _tag_memories_2_io_wr_en_T @[src/main/scala/L1Cache/L1_data_cache.scala 405:57]
      connect tag_memories_2.io.data_in, allocate_tag @[src/main/scala/L1Cache/L1_data_cache.scala 406:57]
    connect tag_memories_3.io.wr_en, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 401:49]
    connect tag_memories_3.io.data_in, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 402:49]
    node _tag_memories_3_io_addr_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 403:73]
    node _tag_memories_3_io_addr_T_1 = mux(_tag_memories_3_io_addr_T, allocate_set, active_set) @[src/main/scala/L1Cache/L1_data_cache.scala 403:55]
    connect tag_memories_3.io.addr, _tag_memories_3_io_addr_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 403:49]
    node _T_35 = eq(allocate_way, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 404:35]
    when _T_35 : @[src/main/scala/L1Cache/L1_data_cache.scala 404:43]
      node _tag_memories_3_io_wr_en_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 405:78]
      connect tag_memories_3.io.wr_en, _tag_memories_3_io_wr_en_T @[src/main/scala/L1Cache/L1_data_cache.scala 405:57]
      connect tag_memories_3.io.data_in, allocate_tag @[src/main/scala/L1Cache/L1_data_cache.scala 406:57]
    wire _writeback_tag_WIRE : UInt<21>[4] @[src/main/scala/L1Cache/L1_data_cache.scala 411:43]
    connect _writeback_tag_WIRE[0], tag_memories_0.io.data_out @[src/main/scala/L1Cache/L1_data_cache.scala 411:43]
    connect _writeback_tag_WIRE[1], tag_memories_1.io.data_out @[src/main/scala/L1Cache/L1_data_cache.scala 411:43]
    connect _writeback_tag_WIRE[2], tag_memories_2.io.data_out @[src/main/scala/L1Cache/L1_data_cache.scala 411:43]
    connect _writeback_tag_WIRE[3], tag_memories_3.io.data_out @[src/main/scala/L1Cache/L1_data_cache.scala 411:43]
    connect writeback_tag, _writeback_tag_WIRE[miss_way] @[src/main/scala/L1Cache/L1_data_cache.scala 411:33]
    node _writeback_address_T = shl(writeback_tag, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 412:50]
    connect writeback_address, _writeback_address_T @[src/main/scala/L1Cache/L1_data_cache.scala 412:33]
    wire _valid_memory_WIRE : UInt<1>[4][64] @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[0][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[0][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[0][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[0][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[1][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[1][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[1][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[1][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[2][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[2][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[2][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[2][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[3][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[3][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[3][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[3][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[4][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[4][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[4][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[4][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[5][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[5][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[5][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[5][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[6][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[6][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[6][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[6][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[7][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[7][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[7][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[7][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[8][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[8][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[8][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[8][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[9][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[9][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[9][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[9][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[10][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[10][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[10][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[10][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[11][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[11][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[11][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[11][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[12][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[12][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[12][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[12][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[13][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[13][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[13][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[13][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[14][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[14][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[14][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[14][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[15][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[15][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[15][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[15][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[16][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[16][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[16][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[16][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[17][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[17][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[17][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[17][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[18][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[18][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[18][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[18][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[19][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[19][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[19][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[19][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[20][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[20][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[20][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[20][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[21][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[21][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[21][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[21][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[22][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[22][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[22][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[22][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[23][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[23][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[23][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[23][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[24][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[24][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[24][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[24][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[25][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[25][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[25][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[25][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[26][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[26][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[26][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[26][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[27][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[27][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[27][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[27][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[28][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[28][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[28][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[28][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[29][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[29][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[29][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[29][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[30][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[30][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[30][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[30][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[31][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[31][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[31][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[31][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[32][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[32][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[32][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[32][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[33][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[33][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[33][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[33][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[34][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[34][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[34][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[34][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[35][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[35][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[35][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[35][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[36][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[36][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[36][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[36][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[37][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[37][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[37][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[37][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[38][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[38][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[38][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[38][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[39][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[39][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[39][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[39][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[40][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[40][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[40][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[40][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[41][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[41][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[41][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[41][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[42][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[42][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[42][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[42][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[43][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[43][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[43][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[43][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[44][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[44][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[44][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[44][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[45][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[45][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[45][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[45][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[46][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[46][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[46][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[46][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[47][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[47][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[47][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[47][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[48][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[48][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[48][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[48][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[49][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[49][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[49][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[49][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[50][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[50][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[50][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[50][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[51][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[51][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[51][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[51][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[52][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[52][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[52][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[52][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[53][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[53][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[53][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[53][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[54][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[54][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[54][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[54][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[55][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[55][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[55][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[55][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[56][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[56][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[56][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[56][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[57][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[57][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[57][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[57][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[58][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[58][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[58][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[58][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[59][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[59][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[59][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[59][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[60][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[60][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[60][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[60][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[61][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[61][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[61][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[61][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[62][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[62][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[62][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[62][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[63][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[63][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[63][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    connect _valid_memory_WIRE[63][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 420:88]
    regreset valid_memory : UInt<1>[4][64], clock, reset, _valid_memory_WIRE @[src/main/scala/L1Cache/L1_data_cache.scala 420:35]
    node _T_36 = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 423:31]
    when _T_36 : @[src/main/scala/L1Cache/L1_data_cache.scala 423:62]
      connect valid_memory[allocate_set][allocate_way], UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 425:58]
    when valid_miss : @[src/main/scala/L1Cache/L1_data_cache.scala 428:25]
      reg REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 430:37]
      connect REG, active_set @[src/main/scala/L1Cache/L1_data_cache.scala 430:37]
      node _T_37 = or(REG, UInt<6>(0h0))
      node _T_38 = bits(_T_37, 5, 0)
      connect valid_memory[_T_38][evict_way], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 430:65]
    reg valid_vec_0_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 434:40]
    connect valid_vec_0_REG, valid_memory[active_set][0] @[src/main/scala/L1Cache/L1_data_cache.scala 434:40]
    connect valid_vec[0], valid_vec_0_REG @[src/main/scala/L1Cache/L1_data_cache.scala 434:30]
    reg valid_vec_1_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 434:40]
    connect valid_vec_1_REG, valid_memory[active_set][1] @[src/main/scala/L1Cache/L1_data_cache.scala 434:40]
    connect valid_vec[1], valid_vec_1_REG @[src/main/scala/L1Cache/L1_data_cache.scala 434:30]
    reg valid_vec_2_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 434:40]
    connect valid_vec_2_REG, valid_memory[active_set][2] @[src/main/scala/L1Cache/L1_data_cache.scala 434:40]
    connect valid_vec[2], valid_vec_2_REG @[src/main/scala/L1Cache/L1_data_cache.scala 434:30]
    reg valid_vec_3_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 434:40]
    connect valid_vec_3_REG, valid_memory[active_set][3] @[src/main/scala/L1Cache/L1_data_cache.scala 434:40]
    connect valid_vec[3], valid_vec_3_REG @[src/main/scala/L1Cache/L1_data_cache.scala 434:30]
    wire _PLRU_memory_WIRE : UInt<4>[64] @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[0], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[1], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[2], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[3], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[4], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[5], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[6], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[7], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[8], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[9], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[10], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[11], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[12], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[13], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[14], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[15], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[16], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[17], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[18], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[19], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[20], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[21], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[22], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[23], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[24], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[25], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[26], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[27], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[28], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[29], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[30], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[31], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[32], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[33], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[34], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[35], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[36], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[37], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[38], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[39], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[40], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[41], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[42], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[43], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[44], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[45], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[46], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[47], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[48], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[49], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[50], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[51], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[52], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[53], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[54], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[55], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[56], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[57], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[58], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[59], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[60], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[61], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[62], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    connect _PLRU_memory_WIRE[63], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 444:42]
    regreset PLRU_memory : UInt<4>[64], clock, reset, _PLRU_memory_WIRE @[src/main/scala/L1Cache/L1_data_cache.scala 444:34]
    when valid_hit : @[src/main/scala/L1Cache/L1_data_cache.scala 447:24]
      wire PLRU_memory_updated_PLRU : UInt<4> @[src/main/scala/L1Cache/L1_data_cache.scala 73:40]
      node PLRU_memory_lo = cat(tag_hit_OH[1], tag_hit_OH[0]) @[src/main/scala/L1Cache/L1_data_cache.scala 74:41]
      node PLRU_memory_hi = cat(tag_hit_OH[3], tag_hit_OH[2]) @[src/main/scala/L1Cache/L1_data_cache.scala 74:41]
      node _PLRU_memory_T = cat(PLRU_memory_hi, PLRU_memory_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 74:41]
      node _PLRU_memory_T_1 = or(PLRU_memory[hit_set], _PLRU_memory_T) @[src/main/scala/L1Cache/L1_data_cache.scala 74:28]
      node _PLRU_memory_T_2 = andr(_PLRU_memory_T_1) @[src/main/scala/L1Cache/L1_data_cache.scala 74:49]
      node _PLRU_memory_T_3 = eq(_PLRU_memory_T_2, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 74:54]
      when _PLRU_memory_T_3 : @[src/main/scala/L1Cache/L1_data_cache.scala 74:62]
        node PLRU_memory_updated_PLRU_lo = cat(tag_hit_OH[1], tag_hit_OH[0]) @[src/main/scala/L1Cache/L1_data_cache.scala 75:52]
        node PLRU_memory_updated_PLRU_hi = cat(tag_hit_OH[3], tag_hit_OH[2]) @[src/main/scala/L1Cache/L1_data_cache.scala 75:52]
        node _PLRU_memory_updated_PLRU_T = cat(PLRU_memory_updated_PLRU_hi, PLRU_memory_updated_PLRU_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 75:52]
        connect PLRU_memory_updated_PLRU, _PLRU_memory_updated_PLRU_T @[src/main/scala/L1Cache/L1_data_cache.scala 75:38]
      else :
        node PLRU_memory_updated_PLRU_lo_1 = cat(tag_hit_OH[1], tag_hit_OH[0]) @[src/main/scala/L1Cache/L1_data_cache.scala 77:59]
        node PLRU_memory_updated_PLRU_hi_1 = cat(tag_hit_OH[3], tag_hit_OH[2]) @[src/main/scala/L1Cache/L1_data_cache.scala 77:59]
        node _PLRU_memory_updated_PLRU_T_1 = cat(PLRU_memory_updated_PLRU_hi_1, PLRU_memory_updated_PLRU_lo_1) @[src/main/scala/L1Cache/L1_data_cache.scala 77:59]
        node _PLRU_memory_updated_PLRU_T_2 = or(PLRU_memory[hit_set], _PLRU_memory_updated_PLRU_T_1) @[src/main/scala/L1Cache/L1_data_cache.scala 77:46]
        connect PLRU_memory_updated_PLRU, _PLRU_memory_updated_PLRU_T_2 @[src/main/scala/L1Cache/L1_data_cache.scala 77:38]
      connect PLRU_memory[hit_set], PLRU_memory_updated_PLRU @[src/main/scala/L1Cache/L1_data_cache.scala 448:38]
    reg PLRU : UInt<4>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 453:30]
    connect PLRU, PLRU_memory[active_set] @[src/main/scala/L1Cache/L1_data_cache.scala 454:25]
    node _evict_way_T = not(PLRU) @[src/main/scala/L1Cache/L1_data_cache.scala 455:44]
    node _evict_way_T_1 = bits(_evict_way_T, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _evict_way_T_2 = bits(_evict_way_T, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _evict_way_T_3 = bits(_evict_way_T, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _evict_way_T_4 = bits(_evict_way_T, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _evict_way_T_5 = mux(_evict_way_T_3, UInt<2>(0h2), UInt<2>(0h3)) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _evict_way_T_6 = mux(_evict_way_T_2, UInt<1>(0h1), _evict_way_T_5) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _evict_way_T_7 = mux(_evict_way_T_1, UInt<1>(0h0), _evict_way_T_6) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    connect evict_way, _evict_way_T_7 @[src/main/scala/L1Cache/L1_data_cache.scala 455:25]
    wire dirty_memory : UInt<1>[4][64] @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[0][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[0][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[0][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[0][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[1][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[1][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[1][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[1][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[2][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[2][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[2][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[2][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[3][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[3][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[3][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[3][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[4][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[4][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[4][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[4][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[5][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[5][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[5][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[5][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[6][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[6][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[6][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[6][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[7][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[7][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[7][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[7][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[8][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[8][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[8][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[8][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[9][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[9][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[9][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[9][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[10][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[10][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[10][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[10][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[11][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[11][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[11][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[11][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[12][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[12][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[12][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[12][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[13][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[13][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[13][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[13][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[14][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[14][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[14][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[14][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[15][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[15][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[15][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[15][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[16][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[16][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[16][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[16][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[17][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[17][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[17][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[17][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[18][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[18][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[18][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[18][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[19][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[19][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[19][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[19][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[20][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[20][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[20][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[20][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[21][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[21][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[21][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[21][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[22][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[22][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[22][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[22][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[23][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[23][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[23][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[23][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[24][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[24][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[24][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[24][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[25][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[25][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[25][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[25][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[26][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[26][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[26][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[26][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[27][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[27][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[27][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[27][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[28][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[28][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[28][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[28][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[29][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[29][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[29][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[29][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[30][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[30][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[30][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[30][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[31][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[31][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[31][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[31][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[32][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[32][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[32][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[32][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[33][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[33][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[33][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[33][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[34][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[34][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[34][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[34][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[35][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[35][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[35][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[35][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[36][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[36][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[36][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[36][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[37][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[37][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[37][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[37][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[38][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[38][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[38][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[38][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[39][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[39][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[39][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[39][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[40][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[40][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[40][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[40][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[41][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[41][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[41][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[41][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[42][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[42][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[42][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[42][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[43][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[43][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[43][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[43][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[44][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[44][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[44][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[44][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[45][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[45][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[45][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[45][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[46][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[46][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[46][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[46][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[47][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[47][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[47][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[47][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[48][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[48][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[48][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[48][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[49][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[49][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[49][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[49][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[50][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[50][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[50][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[50][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[51][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[51][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[51][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[51][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[52][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[52][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[52][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[52][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[53][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[53][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[53][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[53][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[54][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[54][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[54][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[54][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[55][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[55][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[55][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[55][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[56][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[56][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[56][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[56][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[57][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[57][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[57][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[57][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[58][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[58][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[58][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[58][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[59][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[59][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[59][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[59][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[60][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[60][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[60][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[60][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[61][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[61][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[61][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[61][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[62][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[62][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[62][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[62][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[63][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[63][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[63][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    connect dirty_memory[63][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 465:76]
    when valid_write_hit : @[src/main/scala/L1Cache/L1_data_cache.scala 468:30]
      node _T_39 = mux(tag_hit_OH[2], UInt<2>(0h2), UInt<2>(0h3)) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _T_40 = mux(tag_hit_OH[1], UInt<1>(0h1), _T_39) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _T_41 = mux(tag_hit_OH[0], UInt<1>(0h0), _T_40) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      connect dirty_memory[hit_set][_T_41], UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 469:68]
    node _T_42 = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 473:31]
    when _T_42 : @[src/main/scala/L1Cache/L1_data_cache.scala 473:62]
      connect dirty_memory[allocate_set][allocate_way], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 474:58]
    connect writeback_dirty, dirty_memory[miss_set][miss_way] @[src/main/scala/L1Cache/L1_data_cache.scala 477:33]
    reg is_evict_dirty_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 478:56]
    connect is_evict_dirty_REG, active_set @[src/main/scala/L1Cache/L1_data_cache.scala 478:56]
    node _is_evict_dirty_T = or(is_evict_dirty_REG, UInt<6>(0h0))
    node _is_evict_dirty_T_1 = bits(_is_evict_dirty_T, 5, 0)
    connect is_evict_dirty, dirty_memory[_is_evict_dirty_T_1][evict_way] @[src/main/scala/L1Cache/L1_data_cache.scala 478:33]
    reg MSHRs : { address : UInt<32>, miss_requests : { addr : UInt<32>, data : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, MOB_index : UInt<4>}[8], allocate_way : UInt<2>, front_pointer : UInt<3>, back_pointer : UInt<3>, valid : UInt<1>}[4], clock @[src/main/scala/L1Cache/L1_data_cache.scala 487:54]
    regreset MSHR_front_pointer : UInt<3>, clock, reset, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 489:42]
    regreset MSHR_back_pointer : UInt<3>, clock, reset, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 490:42]
    node MSHR_front_index = bits(MSHR_front_pointer, 1, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 492:53]
    node MSHR_back_index = bits(MSHR_back_pointer, 1, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 493:52]
    reg non_cacheable_buffer : { addr : UInt<32>, data : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, MOB_index : UInt<4>}[4], clock @[src/main/scala/L1Cache/L1_data_cache.scala 496:70]
    regreset non_cacheable_buffer_front_pointer : UInt<3>, clock, reset, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 498:58]
    regreset non_cacheable_buffer_back_pointer : UInt<3>, clock, reset, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 499:58]
    node non_cacheable_buffer_front_index = bits(non_cacheable_buffer_front_pointer, 1, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 501:85]
    node non_cacheable_buffer_back_index = bits(non_cacheable_buffer_front_pointer, 1, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 502:85]
    connect hit_MSHR_index, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 512:24]
    connect valid_MSHR_hit, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 514:24]
    connect valid_MSHR_miss, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 515:25]
    when valid_miss : @[src/main/scala/L1Cache/L1_data_cache.scala 516:25]
      connect valid_MSHR_miss, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 517:33]
      node _T_43 = and(miss_address, dram_addr_mask) @[src/main/scala/L1Cache/L1_data_cache.scala 519:62]
      node _T_44 = eq(MSHRs[0].address, _T_43) @[src/main/scala/L1Cache/L1_data_cache.scala 519:44]
      node _T_45 = and(_T_44, MSHRs[0].valid) @[src/main/scala/L1Cache/L1_data_cache.scala 519:81]
      when _T_45 : @[src/main/scala/L1Cache/L1_data_cache.scala 519:95]
        connect hit_MSHR_index, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 520:49]
        connect valid_MSHR_hit, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 521:48]
        connect valid_MSHR_miss, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 522:49]
      node _T_46 = and(miss_address, dram_addr_mask) @[src/main/scala/L1Cache/L1_data_cache.scala 519:62]
      node _T_47 = eq(MSHRs[1].address, _T_46) @[src/main/scala/L1Cache/L1_data_cache.scala 519:44]
      node _T_48 = and(_T_47, MSHRs[1].valid) @[src/main/scala/L1Cache/L1_data_cache.scala 519:81]
      when _T_48 : @[src/main/scala/L1Cache/L1_data_cache.scala 519:95]
        connect hit_MSHR_index, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 520:49]
        connect valid_MSHR_hit, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 521:48]
        connect valid_MSHR_miss, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 522:49]
      node _T_49 = and(miss_address, dram_addr_mask) @[src/main/scala/L1Cache/L1_data_cache.scala 519:62]
      node _T_50 = eq(MSHRs[2].address, _T_49) @[src/main/scala/L1Cache/L1_data_cache.scala 519:44]
      node _T_51 = and(_T_50, MSHRs[2].valid) @[src/main/scala/L1Cache/L1_data_cache.scala 519:81]
      when _T_51 : @[src/main/scala/L1Cache/L1_data_cache.scala 519:95]
        connect hit_MSHR_index, UInt<2>(0h2) @[src/main/scala/L1Cache/L1_data_cache.scala 520:49]
        connect valid_MSHR_hit, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 521:48]
        connect valid_MSHR_miss, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 522:49]
      node _T_52 = and(miss_address, dram_addr_mask) @[src/main/scala/L1Cache/L1_data_cache.scala 519:62]
      node _T_53 = eq(MSHRs[3].address, _T_52) @[src/main/scala/L1Cache/L1_data_cache.scala 519:44]
      node _T_54 = and(_T_53, MSHRs[3].valid) @[src/main/scala/L1Cache/L1_data_cache.scala 519:81]
      when _T_54 : @[src/main/scala/L1Cache/L1_data_cache.scala 519:95]
        connect hit_MSHR_index, UInt<2>(0h3) @[src/main/scala/L1Cache/L1_data_cache.scala 520:49]
        connect valid_MSHR_hit, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 521:48]
        connect valid_MSHR_miss, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 522:49]
    wire miss_backend_memory_request : { addr : UInt<32>, data : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, MOB_index : UInt<4>} @[src/main/scala/L1Cache/L1_data_cache.scala 531:47]
    reg miss_backend_memory_request_REG : { addr : UInt<32>, data : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, MOB_index : UInt<4>}, clock @[src/main/scala/L1Cache/L1_data_cache.scala 532:47]
    connect miss_backend_memory_request_REG, io.CPU_request.bits @[src/main/scala/L1Cache/L1_data_cache.scala 532:47]
    connect miss_backend_memory_request, miss_backend_memory_request_REG @[src/main/scala/L1Cache/L1_data_cache.scala 532:37]
    node _T_55 = and(valid_miss, valid_MSHR_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 539:25]
    when _T_55 : @[src/main/scala/L1Cache/L1_data_cache.scala 539:43]
      connect MSHRs[hit_MSHR_index].miss_requests[MSHRs[hit_MSHR_index].back_pointer], miss_backend_memory_request @[src/main/scala/L1Cache/L1_data_cache.scala 541:89]
      node _MSHRs_back_pointer_T = add(MSHRs[hit_MSHR_index].back_pointer, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 542:90]
      node _MSHRs_back_pointer_T_1 = tail(_MSHRs_back_pointer_T, 1) @[src/main/scala/L1Cache/L1_data_cache.scala 542:90]
      connect MSHRs[hit_MSHR_index].back_pointer, _MSHRs_back_pointer_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 542:52]
    else :
      node _T_56 = and(valid_miss, valid_MSHR_miss) @[src/main/scala/L1Cache/L1_data_cache.scala 543:31]
      when _T_56 : @[src/main/scala/L1Cache/L1_data_cache.scala 543:50]
        connect MSHRs[MSHR_front_index].allocate_way, evict_way @[src/main/scala/L1Cache/L1_data_cache.scala 545:54]
        connect MSHRs[MSHR_back_index].valid, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 546:49]
        node _MSHRs_address_T = and(miss_backend_memory_request.addr, dram_addr_mask) @[src/main/scala/L1Cache/L1_data_cache.scala 547:84]
        connect MSHRs[MSHR_back_index].address, _MSHRs_address_T @[src/main/scala/L1Cache/L1_data_cache.scala 547:48]
        connect MSHRs[MSHR_back_index].miss_requests[MSHRs[MSHR_back_index].back_pointer], miss_backend_memory_request @[src/main/scala/L1Cache/L1_data_cache.scala 548:83]
        node _MSHRs_back_pointer_T_2 = add(MSHRs[MSHR_back_index].back_pointer, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 549:92]
        node _MSHRs_back_pointer_T_3 = tail(_MSHRs_back_pointer_T_2, 1) @[src/main/scala/L1Cache/L1_data_cache.scala 549:92]
        connect MSHRs[MSHR_back_index].back_pointer, _MSHRs_back_pointer_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 549:53]
        node _MSHR_back_pointer_T = add(MSHR_back_pointer, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 550:56]
        node _MSHR_back_pointer_T_1 = tail(_MSHR_back_pointer_T, 1) @[src/main/scala/L1Cache/L1_data_cache.scala 550:56]
        connect MSHR_back_pointer, _MSHR_back_pointer_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 550:35]
    when active_non_cacheable_read : @[src/main/scala/L1Cache/L1_data_cache.scala 557:40]
      connect non_cacheable_buffer[non_cacheable_buffer_front_index], io.CPU_request.bits @[src/main/scala/L1Cache/L1_data_cache.scala 558:72]
      node _non_cacheable_buffer_back_pointer_T = add(non_cacheable_buffer_front_pointer, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 559:89]
      node _non_cacheable_buffer_back_pointer_T_1 = tail(_non_cacheable_buffer_back_pointer_T, 1) @[src/main/scala/L1Cache/L1_data_cache.scala 559:89]
      connect non_cacheable_buffer_back_pointer, _non_cacheable_buffer_back_pointer_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 559:51]
    connect MSHR_replay_done, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 566:26]
    node _T_57 = eq(DATA_CACHE_STATE, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 567:31]
    when _T_57 : @[src/main/scala/L1Cache/L1_data_cache.scala 567:60]
      wire _MSHRs_miss_requests_WIRE : { addr : UInt<32>, data : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, MOB_index : UInt<4>} @[src/main/scala/bundles.scala 653:53]
      connect _MSHRs_miss_requests_WIRE.MOB_index, UInt<4>(0h0) @[src/main/scala/bundles.scala 653:53]
      connect _MSHRs_miss_requests_WIRE.access_width, UInt<1>(0h0) @[src/main/scala/bundles.scala 653:53]
      connect _MSHRs_miss_requests_WIRE.memory_type, UInt<1>(0h0) @[src/main/scala/bundles.scala 653:53]
      connect _MSHRs_miss_requests_WIRE.data, UInt<32>(0h0) @[src/main/scala/bundles.scala 653:53]
      connect _MSHRs_miss_requests_WIRE.addr, UInt<32>(0h0) @[src/main/scala/bundles.scala 653:53]
      connect MSHRs[MSHR_front_index].miss_requests[MSHRs[MSHR_front_index].front_pointer], _MSHRs_miss_requests_WIRE @[src/main/scala/bundles.scala 653:38]
      node _MSHRs_front_pointer_T = add(MSHRs[MSHR_front_index].front_pointer, UInt<1>(0h1)) @[src/main/scala/bundles.scala 654:40]
      node _MSHRs_front_pointer_T_1 = tail(_MSHRs_front_pointer_T, 1) @[src/main/scala/bundles.scala 654:40]
      connect MSHRs[MSHR_front_index].front_pointer, _MSHRs_front_pointer_T_1 @[src/main/scala/bundles.scala 654:23]
      node _T_58 = add(MSHRs[MSHR_front_index].front_pointer, UInt<1>(0h1)) @[src/main/scala/bundles.scala 670:24]
      node _T_59 = tail(_T_58, 1) @[src/main/scala/bundles.scala 670:24]
      node _T_60 = eq(_T_59, MSHRs[MSHR_front_index].back_pointer) @[src/main/scala/bundles.scala 670:31]
      when _T_60 : @[src/main/scala/L1Cache/L1_data_cache.scala 570:51]
        connect MSHR_replay_done, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 571:42]
        node _MSHR_front_pointer_T = add(MSHR_front_pointer, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 572:66]
        node _MSHR_front_pointer_T_1 = tail(_MSHR_front_pointer_T, 1) @[src/main/scala/L1Cache/L1_data_cache.scala 572:66]
        connect MSHR_front_pointer, _MSHR_front_pointer_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 572:44]
        connect MSHRs[MSHR_front_index].front_pointer, UInt<1>(0h0) @[src/main/scala/bundles.scala 674:23]
        connect MSHRs[MSHR_front_index].back_pointer, UInt<1>(0h0) @[src/main/scala/bundles.scala 675:22]
        connect MSHRs[MSHR_front_index].address, UInt<1>(0h0) @[src/main/scala/bundles.scala 676:17]
        connect MSHRs[MSHR_front_index].allocate_way, UInt<1>(0h0) @[src/main/scala/bundles.scala 677:22]
        connect MSHRs[MSHR_front_index].valid, UInt<1>(0h0) @[src/main/scala/bundles.scala 678:15]
    connect allocate_way, MSHRs[MSHR_front_index].allocate_way @[src/main/scala/L1Cache/L1_data_cache.scala 580:49]
    connect allocate_address, MSHRs[MSHR_front_index].address @[src/main/scala/L1Cache/L1_data_cache.scala 581:49]
    node allocate_set_masked_addr = bits(MSHRs[MSHR_front_index].address, 4, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 92:34]
    node _allocate_set_T = bits(MSHRs[MSHR_front_index].address, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 95:30]
    node _allocate_set_T_1 = bits(MSHRs[MSHR_front_index].address, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 96:30]
    node _allocate_set_T_2 = div(allocate_set_masked_addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:44]
    node _allocate_set_T_3 = div(allocate_set_masked_addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 98:49]
    node _allocate_set_T_4 = div(allocate_set_masked_addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 99:44]
    connect allocate_set, _allocate_set_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 582:49]
    node allocate_tag_masked_addr = bits(MSHRs[MSHR_front_index].address, 4, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 92:34]
    node _allocate_tag_T = bits(MSHRs[MSHR_front_index].address, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 95:30]
    node _allocate_tag_T_1 = bits(MSHRs[MSHR_front_index].address, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 96:30]
    node _allocate_tag_T_2 = div(allocate_tag_masked_addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:44]
    node _allocate_tag_T_3 = div(allocate_tag_masked_addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 98:49]
    node _allocate_tag_T_4 = div(allocate_tag_masked_addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 99:44]
    connect allocate_tag, _allocate_tag_T @[src/main/scala/L1Cache/L1_data_cache.scala 583:49]
    reg cacheable_request_Q_io_enq_valid_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 631:84]
    connect cacheable_request_Q_io_enq_valid_REG, active_cacheable_write_read @[src/main/scala/L1Cache/L1_data_cache.scala 631:84]
    node _cacheable_request_Q_io_enq_valid_T = and(cacheable_request_Q_io_enq_valid_REG, valid_miss) @[src/main/scala/L1Cache/L1_data_cache.scala 631:114]
    node _cacheable_request_Q_io_enq_valid_T_1 = and(_cacheable_request_Q_io_enq_valid_T, valid_MSHR_miss) @[src/main/scala/L1Cache/L1_data_cache.scala 631:128]
    connect cacheable_request_Q.io.enq.valid, _cacheable_request_Q_io_enq_valid_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 631:73]
    reg cacheable_request_Q_io_enq_bits_write_valid_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 632:80]
    connect cacheable_request_Q_io_enq_bits_write_valid_REG, active_cacheable_write_read @[src/main/scala/L1Cache/L1_data_cache.scala 632:80]
    node _cacheable_request_Q_io_enq_bits_write_valid_T = and(cacheable_request_Q_io_enq_bits_write_valid_REG, is_evict_dirty) @[src/main/scala/L1Cache/L1_data_cache.scala 632:110]
    connect cacheable_request_Q.io.enq.bits.write_valid, _cacheable_request_Q_io_enq_bits_write_valid_T @[src/main/scala/L1Cache/L1_data_cache.scala 632:65]
    connect cacheable_request_Q.io.enq.bits.write_address, writeback_address @[src/main/scala/L1Cache/L1_data_cache.scala 633:57]
    connect cacheable_request_Q.io.enq.bits.write_data, data_way @[src/main/scala/L1Cache/L1_data_cache.scala 634:65]
    connect cacheable_request_Q.io.enq.bits.write_ID, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 635:65]
    connect cacheable_request_Q.io.enq.bits.write_bytes, UInt<6>(0h20) @[src/main/scala/L1Cache/L1_data_cache.scala 636:65]
    reg cacheable_request_Q_io_enq_bits_read_valid_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 639:80]
    connect cacheable_request_Q_io_enq_bits_read_valid_REG, active_cacheable_write_read @[src/main/scala/L1Cache/L1_data_cache.scala 639:80]
    connect cacheable_request_Q.io.enq.bits.read_valid, cacheable_request_Q_io_enq_bits_read_valid_REG @[src/main/scala/L1Cache/L1_data_cache.scala 639:65]
    reg cacheable_request_Q_io_enq_bits_read_address_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 640:72]
    connect cacheable_request_Q_io_enq_bits_read_address_REG, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 640:72]
    node _cacheable_request_Q_io_enq_bits_read_address_T = and(cacheable_request_Q_io_enq_bits_read_address_REG, dram_addr_mask) @[src/main/scala/L1Cache/L1_data_cache.scala 640:89]
    connect cacheable_request_Q.io.enq.bits.read_address, _cacheable_request_Q_io_enq_bits_read_address_T @[src/main/scala/L1Cache/L1_data_cache.scala 640:57]
    connect cacheable_request_Q.io.enq.bits.read_ID, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 641:65]
    connect cacheable_request_Q.io.enq.bits.read_bytes, UInt<6>(0h20) @[src/main/scala/L1Cache/L1_data_cache.scala 642:65]
    node _T_61 = eq(io.CPU_request.bits.access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 647:47]
    when _T_61 : @[src/main/scala/L1Cache/L1_data_cache.scala 647:97]
      connect non_cacheable_request_bytes, UInt<3>(0h4) @[src/main/scala/L1Cache/L1_data_cache.scala 647:126]
    else :
      node _T_62 = eq(io.CPU_request.bits.access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 648:52]
      when _T_62 : @[src/main/scala/L1Cache/L1_data_cache.scala 648:89]
        connect non_cacheable_request_bytes, UInt<2>(0h2) @[src/main/scala/L1Cache/L1_data_cache.scala 648:118]
      else :
        connect non_cacheable_request_bytes, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 649:174]
    node _non_cacheable_request_Q_io_enq_valid_T = or(active_non_cacheable_read, active_non_cacheable_write) @[src/main/scala/L1Cache/L1_data_cache.scala 652:109]
    node _non_cacheable_request_Q_io_enq_valid_T_1 = and(_non_cacheable_request_Q_io_enq_valid_T, active_valid) @[src/main/scala/L1Cache/L1_data_cache.scala 652:140]
    connect non_cacheable_request_Q.io.enq.valid, _non_cacheable_request_Q_io_enq_valid_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 652:73]
    connect non_cacheable_request_Q.io.enq.bits.write_valid, active_non_cacheable_write @[src/main/scala/L1Cache/L1_data_cache.scala 653:65]
    connect non_cacheable_request_Q.io.enq.bits.write_address, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 654:65]
    connect non_cacheable_request_Q.io.enq.bits.write_data, active_data @[src/main/scala/L1Cache/L1_data_cache.scala 655:65]
    connect non_cacheable_request_Q.io.enq.bits.write_ID, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 656:65]
    connect non_cacheable_request_Q.io.enq.bits.write_bytes, non_cacheable_request_bytes @[src/main/scala/L1Cache/L1_data_cache.scala 657:65]
    connect non_cacheable_request_Q.io.enq.bits.read_valid, active_non_cacheable_read @[src/main/scala/L1Cache/L1_data_cache.scala 660:65]
    connect non_cacheable_request_Q.io.enq.bits.read_address, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 661:65]
    connect non_cacheable_request_Q.io.enq.bits.read_ID, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 662:73]
    connect non_cacheable_request_Q.io.enq.bits.read_bytes, non_cacheable_request_bytes @[src/main/scala/L1Cache/L1_data_cache.scala 663:65]
    inst AXI_request_arb of Arbiter2_AXI_request_Q_entry @[src/main/scala/L1Cache/L1_data_cache.scala 667:37]
    connect AXI_request_arb.clock, clock
    connect AXI_request_arb.reset, reset
    connect AXI_request_arb.io.in[0], non_cacheable_request_Q.io.deq @[src/main/scala/L1Cache/L1_data_cache.scala 669:34]
    connect AXI_request_arb.io.in[1], cacheable_request_Q.io.deq @[src/main/scala/L1Cache/L1_data_cache.scala 670:34]
    node write_request_valid = and(AXI_request_Q.io.deq.valid, AXI_request_Q.io.deq.bits.write_valid) @[src/main/scala/L1Cache/L1_data_cache.scala 672:89]
    node read_request_valid = and(AXI_request_Q.io.deq.valid, AXI_request_Q.io.deq.bits.read_valid) @[src/main/scala/L1Cache/L1_data_cache.scala 678:89]
    connect AXI_request_Q.io.enq, AXI_request_arb.io.out @[src/main/scala/L1Cache/L1_data_cache.scala 683:30]
    node _T_63 = and(write_request_valid, read_request_valid) @[src/main/scala/L1Cache/L1_data_cache.scala 686:34]
    when _T_63 : @[src/main/scala/L1Cache/L1_data_cache.scala 686:56]
      node _AXI_request_Q_io_deq_ready_view__AXI_AW_valid_T = eq(AXI_REQUEST_STATE, UInt<1>(0h0)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 94:58]
      connect m_axi.awvalid, _AXI_request_Q_io_deq_ready_view__AXI_AW_valid_T @[src/main/scala/NOC/AXI/AXI_cache_node.scala 94:36]
      connect m_axi.awid, AXI_request_Q.io.deq.bits.write_ID @[src/main/scala/NOC/AXI/AXI_cache_node.scala 95:36]
      connect m_axi.awaddr, AXI_request_Q.io.deq.bits.write_address @[src/main/scala/NOC/AXI/AXI_cache_node.scala 96:36]
      node _AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T = lt(AXI_request_Q.io.deq.bits.read_bytes, UInt<3>(0h4)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 97:49]
      node _AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T_1 = div(AXI_request_Q.io.deq.bits.read_bytes, UInt<3>(0h4)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 97:81]
      node _AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T_2 = sub(_AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T_1, UInt<1>(0h1)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 97:101]
      node _AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T_3 = tail(_AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T_2, 1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 97:101]
      node _AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T_4 = mux(_AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T, UInt<1>(0h0), _AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T_3) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 97:42]
      connect m_axi.awlen, _AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T_4 @[src/main/scala/NOC/AXI/AXI_cache_node.scala 97:36]
      connect m_axi.awsize, UInt<2>(0h2) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 98:36]
      connect m_axi.awburst, UInt<1>(0h1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 99:36]
      connect m_axi.awlock, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 100:36]
      connect m_axi.awcache, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 101:36]
      connect m_axi.awprot, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 102:36]
      node _AXI_request_Q_io_deq_ready_T = and(m_axi.awready, m_axi.awvalid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      when _AXI_request_Q_io_deq_ready_T : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 104:31]
        connect AXI_AW_DATA_BUFFER, AXI_request_Q.io.deq.bits.write_data @[src/main/scala/NOC/AXI/AXI_cache_node.scala 105:26]
      node _AXI_request_Q_io_deq_ready_T_1 = and(m_axi.awready, m_axi.awvalid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      node _AXI_request_Q_io_deq_ready_view__AXI_AR_valid_T = eq(AXI_REQUEST_STATE, UInt<1>(0h0)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 74:55]
      connect m_axi.arvalid, _AXI_request_Q_io_deq_ready_view__AXI_AR_valid_T @[src/main/scala/NOC/AXI/AXI_cache_node.scala 74:34]
      connect m_axi.arid, AXI_request_Q.io.deq.bits.read_ID @[src/main/scala/NOC/AXI/AXI_cache_node.scala 75:34]
      connect m_axi.araddr, AXI_request_Q.io.deq.bits.read_address @[src/main/scala/NOC/AXI/AXI_cache_node.scala 76:34]
      node _AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T = lt(AXI_request_Q.io.deq.bits.read_bytes, UInt<3>(0h4)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 77:47]
      node _AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T_1 = div(AXI_request_Q.io.deq.bits.read_bytes, UInt<3>(0h4)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 77:79]
      node _AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T_2 = sub(_AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T_1, UInt<1>(0h1)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 77:99]
      node _AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T_3 = tail(_AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T_2, 1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 77:99]
      node _AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T_4 = mux(_AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T, UInt<1>(0h0), _AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T_3) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 77:40]
      connect m_axi.arlen, _AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T_4 @[src/main/scala/NOC/AXI/AXI_cache_node.scala 77:34]
      connect m_axi.arsize, UInt<2>(0h2) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 78:34]
      connect m_axi.arburst, UInt<1>(0h1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 79:34]
      connect m_axi.arlock, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 80:34]
      connect m_axi.arcache, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 81:34]
      connect m_axi.arprot, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 82:34]
      node _AXI_request_Q_io_deq_ready_T_2 = and(m_axi.arready, m_axi.arvalid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      node _AXI_request_Q_io_deq_ready_T_3 = and(_AXI_request_Q_io_deq_ready_T_1, _AXI_request_Q_io_deq_ready_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 688:149]
      connect AXI_request_Q.io.deq.ready, _AXI_request_Q_io_deq_ready_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 688:44]
    else :
      when read_request_valid : @[src/main/scala/L1Cache/L1_data_cache.scala 690:39]
        node _AXI_request_Q_io_deq_ready_view__AXI_AR_valid_T_1 = eq(AXI_REQUEST_STATE, UInt<1>(0h0)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 74:55]
        connect m_axi.arvalid, _AXI_request_Q_io_deq_ready_view__AXI_AR_valid_T_1 @[src/main/scala/NOC/AXI/AXI_cache_node.scala 74:34]
        connect m_axi.arid, AXI_request_Q.io.deq.bits.read_ID @[src/main/scala/NOC/AXI/AXI_cache_node.scala 75:34]
        connect m_axi.araddr, AXI_request_Q.io.deq.bits.read_address @[src/main/scala/NOC/AXI/AXI_cache_node.scala 76:34]
        node _AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T_5 = lt(AXI_request_Q.io.deq.bits.read_bytes, UInt<3>(0h4)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 77:47]
        node _AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T_6 = div(AXI_request_Q.io.deq.bits.read_bytes, UInt<3>(0h4)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 77:79]
        node _AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T_7 = sub(_AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T_6, UInt<1>(0h1)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 77:99]
        node _AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T_8 = tail(_AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T_7, 1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 77:99]
        node _AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T_9 = mux(_AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T_5, UInt<1>(0h0), _AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T_8) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 77:40]
        connect m_axi.arlen, _AXI_request_Q_io_deq_ready_view__AXI_AR_bits_arlen_T_9 @[src/main/scala/NOC/AXI/AXI_cache_node.scala 77:34]
        connect m_axi.arsize, UInt<2>(0h2) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 78:34]
        connect m_axi.arburst, UInt<1>(0h1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 79:34]
        connect m_axi.arlock, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 80:34]
        connect m_axi.arcache, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 81:34]
        connect m_axi.arprot, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 82:34]
        node _AXI_request_Q_io_deq_ready_T_4 = and(m_axi.arready, m_axi.arvalid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        connect AXI_request_Q.io.deq.ready, _AXI_request_Q_io_deq_ready_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 692:44]
      else :
        when write_request_valid : @[src/main/scala/L1Cache/L1_data_cache.scala 693:40]
          node _AXI_request_Q_io_deq_ready_view__AXI_AW_valid_T_1 = eq(AXI_REQUEST_STATE, UInt<1>(0h0)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 94:58]
          connect m_axi.awvalid, _AXI_request_Q_io_deq_ready_view__AXI_AW_valid_T_1 @[src/main/scala/NOC/AXI/AXI_cache_node.scala 94:36]
          connect m_axi.awid, AXI_request_Q.io.deq.bits.write_ID @[src/main/scala/NOC/AXI/AXI_cache_node.scala 95:36]
          connect m_axi.awaddr, AXI_request_Q.io.deq.bits.write_address @[src/main/scala/NOC/AXI/AXI_cache_node.scala 96:36]
          node _AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T_5 = lt(AXI_request_Q.io.deq.bits.read_bytes, UInt<3>(0h4)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 97:49]
          node _AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T_6 = div(AXI_request_Q.io.deq.bits.read_bytes, UInt<3>(0h4)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 97:81]
          node _AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T_7 = sub(_AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T_6, UInt<1>(0h1)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 97:101]
          node _AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T_8 = tail(_AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T_7, 1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 97:101]
          node _AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T_9 = mux(_AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T_5, UInt<1>(0h0), _AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T_8) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 97:42]
          connect m_axi.awlen, _AXI_request_Q_io_deq_ready_view__AXI_AW_bits_awlen_T_9 @[src/main/scala/NOC/AXI/AXI_cache_node.scala 97:36]
          connect m_axi.awsize, UInt<2>(0h2) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 98:36]
          connect m_axi.awburst, UInt<1>(0h1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 99:36]
          connect m_axi.awlock, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 100:36]
          connect m_axi.awcache, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 101:36]
          connect m_axi.awprot, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 102:36]
          node _AXI_request_Q_io_deq_ready_T_5 = and(m_axi.awready, m_axi.awvalid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          when _AXI_request_Q_io_deq_ready_T_5 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 104:31]
            connect AXI_AW_DATA_BUFFER, AXI_request_Q.io.deq.bits.write_data @[src/main/scala/NOC/AXI/AXI_cache_node.scala 105:26]
          node _AXI_request_Q_io_deq_ready_T_6 = and(m_axi.awready, m_axi.awvalid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          connect AXI_request_Q.io.deq.ready, _AXI_request_Q_io_deq_ready_T_6 @[src/main/scala/L1Cache/L1_data_cache.scala 695:44]
        else :
          connect AXI_request_Q.io.deq.ready, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 697:73]
    connect DATA_CACHE_NEXT_STATE, DATA_CACHE_STATE @[src/main/scala/L1Cache/L1_data_cache.scala 707:31]
    node _T_64 = asUInt(UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 709:33]
    node _T_65 = asUInt(DATA_CACHE_STATE) @[src/main/scala/L1Cache/L1_data_cache.scala 709:33]
    node _T_66 = eq(_T_64, _T_65) @[src/main/scala/L1Cache/L1_data_cache.scala 709:33]
    when _T_66 : @[src/main/scala/L1Cache/L1_data_cache.scala 709:33]
      when non_cacheable_response_Q.io.deq.valid : @[src/main/scala/L1Cache/L1_data_cache.scala 711:68]
        skip
      else :
        when cacheable_AXI_response_valid : @[src/main/scala/L1Cache/L1_data_cache.scala 713:65]
          connect DATA_CACHE_NEXT_STATE, UInt<2>(0h2) @[src/main/scala/L1Cache/L1_data_cache.scala 714:55]
    else :
      node _T_67 = asUInt(UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 709:33]
      node _T_68 = asUInt(DATA_CACHE_STATE) @[src/main/scala/L1Cache/L1_data_cache.scala 709:33]
      node _T_69 = eq(_T_67, _T_68) @[src/main/scala/L1Cache/L1_data_cache.scala 709:33]
      when _T_69 : @[src/main/scala/L1Cache/L1_data_cache.scala 709:33]
        skip
      else :
        node _T_70 = asUInt(UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 709:33]
        node _T_71 = asUInt(DATA_CACHE_STATE) @[src/main/scala/L1Cache/L1_data_cache.scala 709:33]
        node _T_72 = eq(_T_70, _T_71) @[src/main/scala/L1Cache/L1_data_cache.scala 709:33]
        when _T_72 : @[src/main/scala/L1Cache/L1_data_cache.scala 709:33]
          connect DATA_CACHE_NEXT_STATE, UInt<2>(0h3) @[src/main/scala/L1Cache/L1_data_cache.scala 724:47]
        else :
          node _T_73 = asUInt(UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 709:33]
          node _T_74 = asUInt(DATA_CACHE_STATE) @[src/main/scala/L1Cache/L1_data_cache.scala 709:33]
          node _T_75 = eq(_T_73, _T_74) @[src/main/scala/L1Cache/L1_data_cache.scala 709:33]
          when _T_75 : @[src/main/scala/L1Cache/L1_data_cache.scala 709:33]
            when MSHR_replay_done : @[src/main/scala/L1Cache/L1_data_cache.scala 728:47]
              connect DATA_CACHE_NEXT_STATE, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 729:55]
    connect DATA_CACHE_STATE, DATA_CACHE_NEXT_STATE @[src/main/scala/L1Cache/L1_data_cache.scala 736:26]
    connect replay_request_valid, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 738:33]
    connect replay_address, MSHRs[MSHR_front_index].miss_requests[MSHRs[MSHR_front_index].front_pointer].addr @[src/main/scala/L1Cache/L1_data_cache.scala 739:41]
    node replay_set_masked_addr = bits(MSHRs[MSHR_front_index].miss_requests[MSHRs[MSHR_front_index].front_pointer].addr, 4, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 92:34]
    node _replay_set_T = bits(MSHRs[MSHR_front_index].miss_requests[MSHRs[MSHR_front_index].front_pointer].addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 95:30]
    node _replay_set_T_1 = bits(MSHRs[MSHR_front_index].miss_requests[MSHRs[MSHR_front_index].front_pointer].addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 96:30]
    node _replay_set_T_2 = div(replay_set_masked_addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:44]
    node _replay_set_T_3 = div(replay_set_masked_addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 98:49]
    node _replay_set_T_4 = div(replay_set_masked_addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 99:44]
    connect replay_set, _replay_set_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 740:49]
    node replay_tag_masked_addr = bits(MSHRs[MSHR_front_index].miss_requests[MSHRs[MSHR_front_index].front_pointer].addr, 4, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 92:34]
    node _replay_tag_T = bits(MSHRs[MSHR_front_index].miss_requests[MSHRs[MSHR_front_index].front_pointer].addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 95:30]
    node _replay_tag_T_1 = bits(MSHRs[MSHR_front_index].miss_requests[MSHRs[MSHR_front_index].front_pointer].addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 96:30]
    node _replay_tag_T_2 = div(replay_tag_masked_addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:44]
    node _replay_tag_T_3 = div(replay_tag_masked_addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 98:49]
    node _replay_tag_T_4 = div(replay_tag_masked_addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 99:44]
    connect replay_tag, _replay_tag_T @[src/main/scala/L1Cache/L1_data_cache.scala 741:49]
    connect replay_memory_type, MSHRs[MSHR_front_index].miss_requests[MSHRs[MSHR_front_index].front_pointer].memory_type @[src/main/scala/L1Cache/L1_data_cache.scala 742:41]
    connect replay_access_width, MSHRs[MSHR_front_index].miss_requests[MSHRs[MSHR_front_index].front_pointer].access_width @[src/main/scala/L1Cache/L1_data_cache.scala 743:41]
    connect replay_data, MSHRs[MSHR_front_index].miss_requests[MSHRs[MSHR_front_index].front_pointer].data @[src/main/scala/L1Cache/L1_data_cache.scala 744:41]
    connect replay_MOB_index, MSHRs[MSHR_front_index].miss_requests[MSHRs[MSHR_front_index].front_pointer].MOB_index @[src/main/scala/L1Cache/L1_data_cache.scala 745:41]
    connect non_cacheable_response_Q.io.deq.ready, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 757:47]
    reg output_cacheable_r : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 759:46]
    when UInt<1>(0h1) : @[src/main/scala/L1Cache/L1_data_cache.scala 759:46]
      connect output_cacheable_r, active_cacheable @[src/main/scala/L1Cache/L1_data_cache.scala 759:46]
    reg output_cacheable : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 759:46]
    when UInt<1>(0h1) : @[src/main/scala/L1Cache/L1_data_cache.scala 759:46]
      connect output_cacheable, output_cacheable_r @[src/main/scala/L1Cache/L1_data_cache.scala 759:46]
    reg output_address_r : UInt<32>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 760:50]
    when UInt<1>(0h1) : @[src/main/scala/L1Cache/L1_data_cache.scala 760:50]
      connect output_address_r, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 760:50]
    reg output_address_r_1 : UInt<32>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 760:50]
    when UInt<1>(0h1) : @[src/main/scala/L1Cache/L1_data_cache.scala 760:50]
      connect output_address_r_1, output_address_r @[src/main/scala/L1Cache/L1_data_cache.scala 760:50]
    connect output_address, output_address_r_1 @[src/main/scala/L1Cache/L1_data_cache.scala 760:34]
    reg output_operation_r : UInt<2>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 761:50]
    when UInt<1>(0h1) : @[src/main/scala/L1Cache/L1_data_cache.scala 761:50]
      connect output_operation_r, active_access_width @[src/main/scala/L1Cache/L1_data_cache.scala 761:50]
    reg output_operation_r_1 : UInt<2>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 761:50]
    when UInt<1>(0h1) : @[src/main/scala/L1Cache/L1_data_cache.scala 761:50]
      connect output_operation_r_1, output_operation_r @[src/main/scala/L1Cache/L1_data_cache.scala 761:50]
    connect output_operation, output_operation_r_1 @[src/main/scala/L1Cache/L1_data_cache.scala 761:34]
    node _output_data_word_offset_T = and(output_address, UInt<5>(0h1f)) @[src/main/scala/L1Cache/L1_data_cache.scala 43:32]
    node output_data_word_offset = div(_output_data_word_offset_T, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 43:42]
    node output_data_byte_offset = rem(output_address, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 44:31]
    node output_data_word_shamt = mul(output_data_word_offset, UInt<6>(0h20)) @[src/main/scala/L1Cache/L1_data_cache.scala 45:34]
    node _output_data_access_word_T = dshr(data_way, output_data_word_shamt) @[src/main/scala/L1Cache/L1_data_cache.scala 47:33]
    node output_data_access_word = bits(_output_data_access_word_T, 31, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 47:47]
    wire output_data_result : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 49:26]
    connect output_data_result, output_data_access_word @[src/main/scala/L1Cache/L1_data_cache.scala 51:16]
    node _output_data_T = eq(output_operation, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 53:24]
    when _output_data_T : @[src/main/scala/L1Cache/L1_data_cache.scala 53:45]
      connect output_data_result, output_data_access_word @[src/main/scala/L1Cache/L1_data_cache.scala 54:24]
    else :
      node _output_data_T_1 = eq(output_operation, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 55:30]
      when _output_data_T_1 : @[src/main/scala/L1Cache/L1_data_cache.scala 55:52]
        node _output_data_result_T = mul(output_data_byte_offset, UInt<5>(0h10)) @[src/main/scala/L1Cache/L1_data_cache.scala 56:56]
        node _output_data_result_T_1 = dshr(output_data_access_word, _output_data_result_T) @[src/main/scala/L1Cache/L1_data_cache.scala 56:40]
        node _output_data_result_T_2 = bits(_output_data_result_T_1, 15, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 56:64]
        connect output_data_result, _output_data_result_T_2 @[src/main/scala/L1Cache/L1_data_cache.scala 56:24]
      else :
        node _output_data_T_2 = eq(output_operation, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 57:30]
        when _output_data_T_2 : @[src/main/scala/L1Cache/L1_data_cache.scala 57:51]
          node _output_data_result_T_3 = mul(output_data_byte_offset, UInt<4>(0h8)) @[src/main/scala/L1Cache/L1_data_cache.scala 58:56]
          node _output_data_result_T_4 = dshr(output_data_access_word, _output_data_result_T_3) @[src/main/scala/L1Cache/L1_data_cache.scala 58:40]
          node _output_data_result_T_5 = bits(_output_data_result_T_4, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 58:63]
          connect output_data_result, _output_data_result_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 58:24]
    connect output_data, output_data_result @[src/main/scala/L1Cache/L1_data_cache.scala 764:21]
    reg output_valid_r : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 772:54]
    when UInt<1>(0h1) : @[src/main/scala/L1Cache/L1_data_cache.scala 772:54]
      connect output_valid_r, valid_read_hit @[src/main/scala/L1Cache/L1_data_cache.scala 772:54]
    connect output_valid, output_valid_r @[src/main/scala/L1Cache/L1_data_cache.scala 772:33]
    reg output_MOB_index_r : UInt<4>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 773:54]
    when UInt<1>(0h1) : @[src/main/scala/L1Cache/L1_data_cache.scala 773:54]
      connect output_MOB_index_r, active_MOB_index @[src/main/scala/L1Cache/L1_data_cache.scala 773:54]
    reg output_MOB_index_r_1 : UInt<4>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 773:54]
    when UInt<1>(0h1) : @[src/main/scala/L1Cache/L1_data_cache.scala 773:54]
      connect output_MOB_index_r_1, output_MOB_index_r @[src/main/scala/L1Cache/L1_data_cache.scala 773:54]
    connect output_MOB_index, output_MOB_index_r_1 @[src/main/scala/L1Cache/L1_data_cache.scala 773:33]
    connect final_response_buffer.io.deq.ready, UInt<1>(0h1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 114:40]
    node axi_response_valid = and(final_response_buffer.io.deq.ready, final_response_buffer.io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    connect allocate_cache_line, final_response_buffer.io.deq.bits.data @[src/main/scala/L1Cache/L1_data_cache.scala 781:41]
    node _cacheable_AXI_response_valid_T = eq(final_response_buffer.io.deq.bits.ID, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 783:80]
    node _cacheable_AXI_response_valid_T_1 = and(axi_response_valid, _cacheable_AXI_response_valid_T) @[src/main/scala/L1Cache/L1_data_cache.scala 783:60]
    connect cacheable_AXI_response_valid, _cacheable_AXI_response_valid_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 783:38]
    reg cacheable_response_Q_io_enq_valid_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 789:75]
    connect cacheable_response_Q_io_enq_valid_REG, valid_read_hit @[src/main/scala/L1Cache/L1_data_cache.scala 789:75]
    connect cacheable_response_Q.io.enq.valid, cacheable_response_Q_io_enq_valid_REG @[src/main/scala/L1Cache/L1_data_cache.scala 789:65]
    connect cacheable_response_Q.io.enq.bits.data, output_data @[src/main/scala/L1Cache/L1_data_cache.scala 790:57]
    connect cacheable_response_Q.io.enq.bits.MOB_index, output_MOB_index @[src/main/scala/L1Cache/L1_data_cache.scala 791:53]
    connect cacheable_response_Q.io.deq.ready, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 792:65]
    node _non_cacheable_response_Q_io_enq_valid_T = eq(final_response_buffer.io.deq.bits.ID, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 800:107]
    node _non_cacheable_response_Q_io_enq_valid_T_1 = and(axi_response_valid, _non_cacheable_response_Q_io_enq_valid_T) @[src/main/scala/L1Cache/L1_data_cache.scala 800:87]
    connect non_cacheable_response_Q.io.enq.valid, _non_cacheable_response_Q_io_enq_valid_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 800:65]
    node _non_cacheable_response_Q_io_enq_bits_data_T = bits(final_response_buffer.io.deq.bits.data, 255, 224) @[src/main/scala/L1Cache/L1_data_cache.scala 802:85]
    connect non_cacheable_response_Q.io.enq.bits.data, _non_cacheable_response_Q_io_enq_bits_data_T @[src/main/scala/L1Cache/L1_data_cache.scala 802:65]
    connect non_cacheable_response_Q.io.enq.bits.MOB_index, non_cacheable_buffer[non_cacheable_buffer_front_index].MOB_index @[src/main/scala/L1Cache/L1_data_cache.scala 803:57]
    connect non_cacheable_response_Q.io.deq.ready, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 804:65]
    inst backend_response_arb of Arbiter2_backend_memory_response @[src/main/scala/L1Cache/L1_data_cache.scala 809:42]
    connect backend_response_arb.clock, clock
    connect backend_response_arb.reset, reset
    connect backend_response_arb.io.in[0], non_cacheable_response_Q.io.deq @[src/main/scala/L1Cache/L1_data_cache.scala 810:39]
    connect backend_response_arb.io.in[1], cacheable_response_Q.io.deq @[src/main/scala/L1Cache/L1_data_cache.scala 811:39]
    connect CPU_response_skid_buffer.io.enq, backend_response_arb.io.out @[src/main/scala/L1Cache/L1_data_cache.scala 813:37]
    connect io.CPU_response.bits, CPU_response_skid_buffer.io.deq.bits @[src/main/scala/L1Cache/L1_data_cache.scala 818:41]
    connect io.CPU_response.valid, CPU_response_skid_buffer.io.deq.valid @[src/main/scala/L1Cache/L1_data_cache.scala 818:41]
    connect CPU_response_skid_buffer.io.deq.ready, io.CPU_response.ready @[src/main/scala/L1Cache/L1_data_cache.scala 818:41]
