// Seed: 2172502880
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout tri1 id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_12;
  assign id_12 = 1;
  assign id_2  = id_11++;
endmodule
module module_1 #(
    parameter id_1 = 32'd61,
    parameter id_2 = 32'd28,
    parameter id_3 = 32'd78
) (
    output tri id_0,
    input supply1 _id_1,
    input tri1 _id_2,
    output wor _id_3,
    output tri0 id_4,
    input tri1 id_5
);
  logic [id_1 : 1] id_7;
  ;
  bit [1 : 1] id_8;
  logic [id_2 : id_3] id_9 = id_7;
  always id_8 <= id_5 + (1);
  module_0 modCall_1 (
      id_7,
      id_9,
      id_7,
      id_7,
      id_9,
      id_7,
      id_7,
      id_9,
      id_7,
      id_9,
      id_9
  );
  wire  id_10;
  logic id_11;
  parameter id_12 = 1 || -1;
endmodule
