initial begin
    clk = 1'b1;
    forever #5 clk = ~clk;
  end

  initial begin
    reset = 1;
    #10 reset = 0;
  end

endmodule
