 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : ivm_soc_v1
Version: X-2025.06
Date   : Sun Sep 28 23:06:05 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P65V_0P00V_0P00V_0P00V_25C   Library: gf22nspslogl36eda116f_TT_0P65V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: iCC_V1/D_Slice_Gen[0].d_slice_inst/d_way[0].d_byte/ram_core_reg[0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iCC_V1/D_Slice_Gen[0].d_slice_inst/d_way[0].d_byte/Q_tmp_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iCC_V1/D_Slice_Gen[0].d_slice_inst/d_way[0].d_byte/ram_core_reg[0][0]/clocked_on (**SEQGEN**)
                                                          0.00 #     0.00 r
  iCC_V1/D_Slice_Gen[0].d_slice_inst/d_way[0].d_byte/ram_core_reg[0][0]/Q (**SEQGEN**)
                                                          0.00       0.00 r
  iCC_V1/D_Slice_Gen[0].d_slice_inst/d_way[0].d_byte/C6197/Z_7 (*MUX_OP_256_8_8)
                                                          0.00       0.00 r
  iCC_V1/D_Slice_Gen[0].d_slice_inst/d_way[0].d_byte/C6237/Z (GTECH_AND2)
                                                          0.00       0.00 r
  iCC_V1/D_Slice_Gen[0].d_slice_inst/d_way[0].d_byte/C6235/Z (GTECH_OR2)
                                                          0.00       0.00 r
  iCC_V1/D_Slice_Gen[0].d_slice_inst/d_way[0].d_byte/Q_tmp_reg[0]/next_state (**SEQGEN**)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.25       0.25
  iCC_V1/D_Slice_Gen[0].d_slice_inst/d_way[0].d_byte/Q_tmp_reg[0]/clocked_on (**SEQGEN**)
                                                          0.00       0.25 r
  library hold time                                       0.00       0.25
  data required time                                                 0.25
  --------------------------------------------------------------------------
  data required time                                                 0.25
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


1
