
*** Running vivado
    with args -log vga_example.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_example.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vga_example.tcl -notrace
Command: synth_design -top vga_example -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 389.996 ; gain = 100.262
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_example' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/vga_example.v:16]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/vga_example.v:50]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/vga_example.v:50]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:619]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (4#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:619]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:808]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (5#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:808]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (7#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30652]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (8#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30652]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/vga_timing.v:14]
WARNING: [Synth 8-3848] Net rgb_out in module/entity vga_timing does not have driver. [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/vga_timing.v:20]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (9#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/vga_timing.v:14]
INFO: [Synth 8-6157] synthesizing module 'adc' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/adc.v:23]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.runs/synth_1/.Xil/Vivado-3008-DESKTOP-6F3MM83/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (10#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.runs/synth_1/.Xil/Vivado-3008-DESKTOP-6F3MM83/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'XLXI_7' of module 'xadc_wiz_0' requires 23 connections, but only 18 given [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/adc.v:45]
INFO: [Synth 8-6157] synthesizing module 'steerage' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/steerage.v:3]
INFO: [Synth 8-6155] done synthesizing module 'steerage' (11#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/steerage.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adc' (12#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/adc.v:23]
INFO: [Synth 8-6157] synthesizing module 'State_Master' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/State_Master.v:23]
	Parameter SinglePlayChosen bound to: 1'b0 
	Parameter DualPlayChosen bound to: 1'b1 
	Parameter StartGame bound to: 4'b0011 
	Parameter TitleScreen bound to: 4'b0010 
	Parameter InGame bound to: 4'b0110 
	Parameter TimeOut bound to: 4'b0111 
	Parameter Highscore bound to: 4'b1111 
	Parameter Restart bound to: 4'b1110 
INFO: [Synth 8-6155] done synthesizing module 'State_Master' (13#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/State_Master.v:23]
WARNING: [Synth 8-350] instance 'MasterFSM' of module 'State_Master' requires 13 connections, but only 11 given [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/vga_example.v:106]
INFO: [Synth 8-6157] synthesizing module 'Title_Screen' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/Title_Screen.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_background' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/draw_background.v:24]
INFO: [Synth 8-6155] done synthesizing module 'draw_background' (14#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/draw_background.v:24]
INFO: [Synth 8-6157] synthesizing module 'draw_rect_char' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/draw_rect_char.v:23]
	Parameter HCOUNT bound to: 100 - type: integer 
	Parameter VCOUNT bound to: 250 - type: integer 
	Parameter color bound to: 12'b111111111111 
	Parameter color_c bound to: 12'b000011111111 
WARNING: [Synth 8-3936] Found unconnected internal register 'vcount_char_reg' and it is trimmed from '11' to '8' bits. [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/draw_rect_char.v:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'hcount_char_reg' and it is trimmed from '11' to '7' bits. [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/draw_rect_char.v:48]
INFO: [Synth 8-6155] done synthesizing module 'draw_rect_char' (15#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/draw_rect_char.v:23]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/font_rom.v:9]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (16#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/font_rom.v:9]
INFO: [Synth 8-6157] synthesizing module 'char_rom_16x16' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/char_rom_16x16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'char_rom_16x16' (17#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/char_rom_16x16.v:23]
INFO: [Synth 8-6157] synthesizing module 'start_screen' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/start_screen.v:23]
INFO: [Synth 8-3876] $readmem data file 'image_rom.data' is read successfully [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/start_screen.v:30]
INFO: [Synth 8-6155] done synthesizing module 'start_screen' (18#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/start_screen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Title_Screen' (19#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/Title_Screen.v:23]
INFO: [Synth 8-6157] synthesizing module 'Screen_mux' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/Screen_mux.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Screen_mux' (20#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/Screen_mux.v:24]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/vga.v:16]
INFO: [Synth 8-6157] synthesizing module 'collision' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/collision.v:5]
	Parameter CARW bound to: 32 - type: integer 
	Parameter GREMCARH bound to: 32 - type: integer 
	Parameter GREMW bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'headstones' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/headstones.v:23]
INFO: [Synth 8-6157] synthesizing module 'headstone_rom' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/headstone_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'headstone_rom' (21#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/headstone_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'headstones' (22#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/headstones.v:23]
INFO: [Synth 8-6155] done synthesizing module 'collision' (23#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/collision.v:5]
INFO: [Synth 8-6157] synthesizing module 'gremlins_position' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/gremlins_position.v:5]
	Parameter GREMH bound to: 32 - type: integer 
	Parameter GREMW bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gremlin' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/gremlin.v:5]
	Parameter I bound to: 217 - type: integer 
	Parameter J bound to: 0 - type: integer 
	Parameter XPOS_INIT bound to: 200 - type: integer 
	Parameter YPOS_INIT bound to: 300 - type: integer 
	Parameter LEFT_EDGE bound to: 5 - type: integer 
	Parameter RIGHT_EDGE bound to: 779 - type: integer 
	Parameter UP_EDGE bound to: 105 - type: integer 
	Parameter DOWN_EDGE bound to: 563 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'vcount_char_reg' and it is trimmed from '11' to '5' bits. [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/gremlin.v:123]
INFO: [Synth 8-6155] done synthesizing module 'gremlin' (24#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/gremlin.v:5]
INFO: [Synth 8-6157] synthesizing module 'gremlin_rom' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/gremlin_rom.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/gremlin_rom.v:18]
INFO: [Synth 8-6155] done synthesizing module 'gremlin_rom' (25#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/gremlin_rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'gremlin__parameterized0' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/gremlin.v:5]
	Parameter I bound to: 263 - type: integer 
	Parameter J bound to: 3 - type: integer 
	Parameter XPOS_INIT bound to: 600 - type: integer 
	Parameter YPOS_INIT bound to: 300 - type: integer 
	Parameter LEFT_EDGE bound to: 5 - type: integer 
	Parameter RIGHT_EDGE bound to: 779 - type: integer 
	Parameter UP_EDGE bound to: 105 - type: integer 
	Parameter DOWN_EDGE bound to: 563 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'vcount_char_reg' and it is trimmed from '11' to '5' bits. [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/gremlin.v:123]
INFO: [Synth 8-6155] done synthesizing module 'gremlin__parameterized0' (25#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/gremlin.v:5]
INFO: [Synth 8-6155] done synthesizing module 'gremlins_position' (26#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/gremlins_position.v:5]
INFO: [Synth 8-6157] synthesizing module 'Car_display' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/Car_display.v:23]
	Parameter X bound to: 300 - type: integer 
	Parameter Y bound to: 500 - type: integer 
	Parameter Color bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'cardata' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/cardata.v:23]
	Parameter UP bound to: 2'b00 
	Parameter leftsdeg bound to: 2'b01 
	Parameter leftdeg bound to: 2'b10 
	Parameter lefthdeg bound to: 2'b11 
	Parameter subs bound to: 5'b11111 
INFO: [Synth 8-3876] $readmem data file './datacar.data' is read successfully [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/cardata.v:41]
INFO: [Synth 8-6155] done synthesizing module 'cardata' (27#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/cardata.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Car_display' (28#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/Car_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'Car_display__parameterized0' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/Car_display.v:23]
	Parameter X bound to: 500 - type: integer 
	Parameter Y bound to: 500 - type: integer 
	Parameter Color bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'Car_display__parameterized0' (28#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/Car_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'game_bg' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/game_bg.v:23]
INFO: [Synth 8-6157] synthesizing module 'drawNumber' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/drawNumber.v:23]
	Parameter xpos bound to: 11'b00000000000 
	Parameter ypos bound to: 11'b00000000000 
INFO: [Synth 8-6157] synthesizing module 'char_rom' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/char_rom.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/char_rom.v:21]
INFO: [Synth 8-6155] done synthesizing module 'char_rom' (29#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/char_rom.v:9]
INFO: [Synth 8-6155] done synthesizing module 'drawNumber' (30#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/drawNumber.v:23]
INFO: [Synth 8-6157] synthesizing module 'drawNumber__parameterized0' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/drawNumber.v:23]
	Parameter xpos bound to: 11'b00101010000 
	Parameter ypos bound to: 11'b00000000000 
INFO: [Synth 8-6155] done synthesizing module 'drawNumber__parameterized0' (30#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/drawNumber.v:23]
INFO: [Synth 8-6157] synthesizing module 'drawNumber__parameterized1' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/drawNumber.v:23]
	Parameter xpos bound to: 11'b01010100000 
	Parameter ypos bound to: 11'b00000000000 
INFO: [Synth 8-6155] done synthesizing module 'drawNumber__parameterized1' (30#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/drawNumber.v:23]
INFO: [Synth 8-6155] done synthesizing module 'game_bg' (31#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/game_bg.v:23]
INFO: [Synth 8-6157] synthesizing module 'Game_over_scr_ctl' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/Game_over_scr_ctl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Game_Over_Text_Rom' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/Game_Over_Text_Rom.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Game_Over_Text_Rom' (32#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/Game_Over_Text_Rom.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Game_over_scr_ctl' (33#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/Game_over_scr_ctl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga' (34#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/vga.v:16]
INFO: [Synth 8-6155] done synthesizing module 'vga_example' (35#1) [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/vga_example.v:16]
WARNING: [Synth 8-3331] design gremlin__parameterized0 has unconnected port vga_in[35]
WARNING: [Synth 8-3331] design gremlin__parameterized0 has unconnected port vga_in[34]
WARNING: [Synth 8-3331] design gremlin has unconnected port vga_in[35]
WARNING: [Synth 8-3331] design gremlin has unconnected port vga_in[34]
WARNING: [Synth 8-3331] design collision has unconnected port grem0[23]
WARNING: [Synth 8-3331] design collision has unconnected port grem1[23]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[37]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[36]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[34]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[33]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[32]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[31]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[30]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[29]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[28]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[27]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[26]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[25]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[24]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[23]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[22]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[21]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[20]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[19]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[18]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[17]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[16]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[15]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[14]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[13]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[12]
WARNING: [Synth 8-3331] design adc has unconnected port vga_in[11]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[33]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[32]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[31]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[30]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[29]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[28]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[27]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[26]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[25]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[24]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[23]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 604.250 ; gain = 314.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 604.250 ; gain = 314.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 604.250 ; gain = 314.516
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'my_adc/XLXI_7'
Finished Parsing XDC File [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'my_adc/XLXI_7'
Parsing XDC File [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/constrs_1/vga_example.xdc]
Finished Parsing XDC File [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/constrs_1/vga_example.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/constrs_1/vga_example.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 899.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 899.414 ; gain = 609.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 899.414 ; gain = 609.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for my_adc/XLXI_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 899.414 ; gain = 609.680
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "hblnk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "title_screen" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_for_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "time_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "highscore" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NoOfPlayers" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "code" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "addr_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/gremlin.v:57]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/gremlin.v:57]
INFO: [Synth 8-5544] ROM "char_xy_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/gremlin.v:57]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/gremlin.v:57]
INFO: [Synth 8-5544] ROM "char_xy_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Timer1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Timer1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "TimeOut0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "char_code" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-327] inferring latch for variable 'NoOfPlayers_reg' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/State_Master.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/gremlin_rom.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/new/char_rom.v:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 974.781 ; gain = 685.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|        22|
|2     |rom__1                 |           1|     65520|
|3     |Title_Screen__GC0      |           1|      1029|
|4     |vga_example__GC0       |           1|     29339|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 22    
	   3 Input     11 Bit       Adders := 20    
	   2 Input     10 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 30    
	   2 Input      3 Bit       Adders := 6     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               22 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 36    
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 3     
	  32 Input     16 Bit        Muxes := 8     
	  64 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 16    
	   7 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 39    
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 5     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	  17 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 31    
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 23    
	   2 Input      2 Bit        Muxes := 8     
	   8 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 70    
	   8 Input      1 Bit        Muxes := 4     
	 161 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_example 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module clk_wiz_0_clk_wiz 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module draw_background 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module draw_rect_char 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
Module char_rom_16x16 
Detailed RTL Component Info : 
+---Muxes : 
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module vga_timing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module steerage__1 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      4 Bit        Muxes := 1     
Module steerage 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      4 Bit        Muxes := 1     
Module adc 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module State_Master 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Screen_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
Module headstone_rom__1 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input     16 Bit        Muxes := 1     
Module headstone_rom__2 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input     16 Bit        Muxes := 1     
Module headstone_rom__3 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input     16 Bit        Muxes := 1     
Module headstone_rom__4 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input     16 Bit        Muxes := 1     
Module headstone_rom__5 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input     16 Bit        Muxes := 1     
Module headstone_rom__6 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input     16 Bit        Muxes := 1     
Module headstone_rom__7 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input     16 Bit        Muxes := 1     
Module headstone_rom 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input     16 Bit        Muxes := 1     
Module headstones 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 8     
	               11 Bit    Registers := 16    
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module collision 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               22 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module gremlin 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 10    
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 2     
Module gremlin_rom__1 
Detailed RTL Component Info : 
+---Muxes : 
	  64 Input     16 Bit        Muxes := 1     
Module gremlin__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 10    
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 2     
Module gremlin_rom 
Detailed RTL Component Info : 
+---Muxes : 
	  64 Input     16 Bit        Muxes := 1     
Module gremlins_position 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module cardata 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      4 Bit        Muxes := 1     
Module Car_display 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 8     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 17    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module cardata__1 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      4 Bit        Muxes := 1     
Module Car_display__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 8     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 17    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module char_rom 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input      1 Bit        Muxes := 1     
Module drawNumber 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
Module char_rom__2 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input      1 Bit        Muxes := 1     
Module drawNumber__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
Module char_rom__1 
Detailed RTL Component Info : 
+---Muxes : 
	 161 Input      1 Bit        Muxes := 1     
Module drawNumber__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
Module game_bg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Game_Over_Text_Rom 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module Game_over_scr_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "char_rom/code" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP my_background/address, operation Mode is: C+A*(B:0x190).
DSP Report: operator my_background/address is absorbed into DSP my_background/address.
DSP Report: operator my_background/address0 is absorbed into DSP my_background/address.
INFO: [Synth 8-5546] ROM "my_timing/hblnk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "my_timing/hsync_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "my_timing/vblnk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'MyTitlei_3/rect_char/rgb_out_reg[4]' (FDS) to 'MyTitlei_3/rect_char/rgb_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'MyTitlei_3/rect_char/rgb_out_reg[5]' (FDS) to 'MyTitlei_3/rect_char/rgb_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'MyTitlei_3/rect_char/rgb_out_reg[6]' (FDS) to 'MyTitlei_3/rect_char/rgb_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'MyTitlei_3/rect_char/rgb_out_reg[7]' (FDS) to 'MyTitlei_3/rect_char/rgb_out_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/Game/my_gremlins/\my_gremlin0/m_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/Game/my_gremlins/\my_gremlin0/n_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/Game/my_gremlins/\my_gremlin1/m_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/Game/my_gremlins/\my_gremlin1/n_reg[10] )
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_gremlins/my_gremlin0_rom/data_reg[8]' (LD) to 'i_0/Game/my_gremlins/my_gremlin0_rom/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_gremlins/my_gremlin1_rom/data_reg[8]' (LD) to 'i_0/Game/my_gremlins/my_gremlin1_rom/data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/Game/Game_bg/\Player1ScoreDisp/MyChar/data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/Game/Game_bg/\TimerDisp/MyChar/data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/Game/Game_bg/\Player2ScoreDisp/MyChar/data_reg[0] )
WARNING: [Synth 8-3332] Sequential element (my_headstones/vcount_char_reg[0][0]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (my_headstones/vcount_char_reg[1][0]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (my_headstones/vcount_char_reg[2][0]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (my_headstones/vcount_char_reg[3][0]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (my_headstones/vcount_char_reg[4][0]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (my_headstones/vcount_char_reg[5][0]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (my_headstones/vcount_char_reg[6][0]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (my_headstones/vcount_char_reg[7][0]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (my_headstones/hcount_char_reg[0][0]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (my_headstones/hcount_char_reg[1][0]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (my_headstones/hcount_char_reg[2][0]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (my_headstones/hcount_char_reg[3][0]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (my_headstones/hcount_char_reg[4][0]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (my_headstones/hcount_char_reg[5][0]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (my_headstones/hcount_char_reg[6][0]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (my_headstones/hcount_char_reg[7][0]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (my_headstones/f_nxt_reg) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (my_gremlin0_rom/data_reg[15]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin0_rom/data_reg[14]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin0_rom/data_reg[13]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin0_rom/data_reg[12]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin0_rom/data_reg[11]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin0_rom/data_reg[10]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin0_rom/data_reg[9]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin0_rom/data_reg[7]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin0_rom/data_reg[6]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin0_rom/data_reg[5]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin0_rom/data_reg[4]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin0_rom/data_reg[3]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin0_rom/data_reg[2]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin0_rom/data_reg[1]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin0_rom/data_reg[0]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin1_rom/data_reg[15]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin1_rom/data_reg[14]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin1_rom/data_reg[13]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin1_rom/data_reg[12]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin1_rom/data_reg[11]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin1_rom/data_reg[10]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin1_rom/data_reg[9]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin1_rom/data_reg[7]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin1_rom/data_reg[6]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin1_rom/data_reg[5]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin1_rom/data_reg[4]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin1_rom/data_reg[3]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin1_rom/data_reg[2]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin1_rom/data_reg[1]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin1_rom/data_reg[0]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin0/m_reg[10]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin0/n_reg[10]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin1/m_reg[10]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (my_gremlin1/n_reg[10]) is unused and will be removed from module gremlins_position.
WARNING: [Synth 8-3332] Sequential element (Player1ScoreDisp/MyChar/data_reg[0]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (TimerDisp/MyChar/data_reg[0]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (Player2ScoreDisp/MyChar/data_reg[0]) is unused and will be removed from module game_bg.
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_collisions/rgb_out_reg[5]' (FDS) to 'i_0/Game/my_collisions/rgb_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_collisions/rgb_out_reg[3]' (FDS) to 'i_0/Game/my_collisions/rgb_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_collisions/rgb_out_reg[4]' (FDS) to 'i_0/Game/my_collisions/rgb_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_collisions/rgb_out_reg[0]' (FDS) to 'i_0/Game/my_collisions/rgb_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_collisions/rgb_out_reg[1]' (FDS) to 'i_0/Game/my_collisions/rgb_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_collisions/rgb_out_reg[2]' (FDS) to 'i_0/Game/my_collisions/rgb_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_collisions/rgb_out_reg[10]' (FDS) to 'i_0/Game/my_collisions/rgb_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_collisions/rgb_out_reg[9]' (FDS) to 'i_0/Game/my_collisions/rgb_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_collisions/rgb_out_reg[11]' (FDS) to 'i_0/Game/my_collisions/rgb_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_collisions/rgb_out_reg[6]' (FDS) to 'i_0/Game/my_collisions/rgb_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_collisions/rgb_out_reg[7]' (FDS) to 'i_0/Game/my_collisions/rgb_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_gremlins/rgb_out_reg[0]' (FDS) to 'i_0/Game/my_gremlins/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_gremlins/rgb_out_reg[1]' (FDS) to 'i_0/Game/my_gremlins/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_gremlins/rgb_out_reg[2]' (FDS) to 'i_0/Game/my_gremlins/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_gremlins/rgb_out_reg[3]' (FDS) to 'i_0/Game/my_gremlins/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_gremlins/rgb_out_reg[4]' (FDS) to 'i_0/Game/my_gremlins/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_gremlins/rgb_out_reg[5]' (FDS) to 'i_0/Game/my_gremlins/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_gremlins/rgb_out_reg[6]' (FDS) to 'i_0/Game/my_gremlins/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_gremlins/rgb_out_reg[7]' (FDS) to 'i_0/Game/my_gremlins/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_gremlins/rgb_out_reg[8]' (FDS) to 'i_0/Game/my_gremlins/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_gremlins/rgb_out_reg[9]' (FDS) to 'i_0/Game/my_gremlins/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/Game/my_gremlins/rgb_out_reg[10]' (FDS) to 'i_0/Game/my_gremlins/rgb_out_reg[11]'
WARNING: [Synth 8-3332] Sequential element (Player1ScoreDisp/MyChar/data_reg[7]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (Player1ScoreDisp/MyChar/data_reg[6]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (Player1ScoreDisp/MyChar/data_reg[5]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (Player1ScoreDisp/MyChar/data_reg[4]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (Player1ScoreDisp/MyChar/data_reg[3]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (Player1ScoreDisp/MyChar/data_reg[2]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (Player1ScoreDisp/MyChar/data_reg[1]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (TimerDisp/MyChar/data_reg[7]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (TimerDisp/MyChar/data_reg[6]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (TimerDisp/MyChar/data_reg[5]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (TimerDisp/MyChar/data_reg[4]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (TimerDisp/MyChar/data_reg[3]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (TimerDisp/MyChar/data_reg[2]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (TimerDisp/MyChar/data_reg[1]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (Player2ScoreDisp/MyChar/data_reg[7]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (Player2ScoreDisp/MyChar/data_reg[6]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (Player2ScoreDisp/MyChar/data_reg[5]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (Player2ScoreDisp/MyChar/data_reg[4]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (Player2ScoreDisp/MyChar/data_reg[3]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (Player2ScoreDisp/MyChar/data_reg[2]) is unused and will be removed from module game_bg.
WARNING: [Synth 8-3332] Sequential element (Player2ScoreDisp/MyChar/data_reg[1]) is unused and will be removed from module game_bg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 1004.207 ; gain = 714.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------------------------+---------------+----------------+
|Module Name       | RTL Object                   | Depth x Width | Implemented As | 
+------------------+------------------------------+---------------+----------------+
|font_rom          | data                         | 2048x8        | LUT            | 
|start_screen      | p_0_out                      | 131072x16     | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|char_rom          | data                         | 256x8         | LUT            | 
|vga_example       | font_rom/data                | 2048x8        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|cardata           | p_0_out                      | 4096x4        | LUT            | 
|game_bg           | Player1ScoreDisp/MyChar/data | 256x8         | LUT            | 
|game_bg           | TimerDisp/MyChar/data        | 256x8         | LUT            | 
|game_bg           | Player2ScoreDisp/MyChar/data | 256x8         | LUT            | 
|Game_over_scr_ctl | GOTR/char_code               | 32x7          | LUT            | 
|Game_over_scr_ctl | GOF/data                     | 2048x8        | LUT            | 
+------------------+------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|draw_background | C+A*(B:0x190) | 10     | 9      | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|        22|
|2     |rom__1                 |           1|      4607|
|3     |Title_Screen__GC0      |           1|       657|
|4     |vga_example__GC0       |           1|     11093|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:02:02 . Memory (MB): peak = 1070.598 ; gain = 780.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:02 . Memory (MB): peak = 1070.598 ; gain = 780.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|        22|
|2     |rom__1                 |           1|      4607|
|3     |Title_Screen__GC0      |           1|       657|
|4     |vga_example__GC0       |           1|     11093|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Game/my_collisions/vblnk_out_reg' (FD) to 'MyTitle/rect_char/vblnk_out_reg'
INFO: [Synth 8-3886] merging instance 'Game/my_collisions/hblnk_out_reg' (FD) to 'MyTitle/rect_char/hblnk_out_reg'
INFO: [Synth 8-3886] merging instance 'Game/my_collisions/hsync_out_reg' (FD) to 'MyTitle/rect_char/hsync_out_reg'
INFO: [Synth 8-3886] merging instance 'Game/my_collisions/vsync_out_reg' (FD) to 'MyTitle/rect_char/vsync_out_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Game/MyCar/xpos_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Game/MyCar2/xpos_reg[10] )
WARNING: [Synth 8-3332] Sequential element (Game/MyCar/xpos_reg[10]) is unused and will be removed from module vga_example.
WARNING: [Synth 8-3332] Sequential element (Game/MyCar2/xpos_reg[10]) is unused and will be removed from module vga_example.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:02:11 . Memory (MB): peak = 1139.633 ; gain = 849.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:02:12 . Memory (MB): peak = 1139.633 ; gain = 849.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:02:12 . Memory (MB): peak = 1139.633 ; gain = 849.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:02 ; elapsed = 00:02:13 . Memory (MB): peak = 1139.633 ; gain = 849.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:02:14 . Memory (MB): peak = 1139.633 ; gain = 849.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:15 . Memory (MB): peak = 1139.633 ; gain = 849.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:15 . Memory (MB): peak = 1139.633 ; gain = 849.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |xadc_wiz_0 |     1|
|2     |BUFG       |     1|
|3     |BUFGCE     |     2|
|4     |BUFH       |     2|
|5     |CARRY4     |   142|
|6     |DSP48E1_1  |     1|
|7     |LUT1       |    26|
|8     |LUT2       |   378|
|9     |LUT3       |   241|
|10    |LUT4       |   402|
|11    |LUT5       |   740|
|12    |LUT6       |  4703|
|13    |MMCME2_ADV |     1|
|14    |MUXF7      |  1492|
|15    |MUXF8      |   149|
|16    |ODDR       |     1|
|17    |FDCE       |    22|
|18    |FDPE       |    22|
|19    |FDRE       |   687|
|20    |FDSE       |    23|
|21    |LD         |     1|
|22    |IBUF       |    12|
|23    |OBUF       |    14|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------+----------------------------+------+
|      |Instance               |Module                      |Cells |
+------+-----------------------+----------------------------+------+
|1     |top                    |                            |  9092|
|2     |  Game                 |vga                         |  5422|
|3     |    Game_bg            |game_bg                     |   132|
|4     |      Player1ScoreDisp |drawNumber                  |    26|
|5     |        MyChar         |char_rom_2                  |    26|
|6     |      Player2ScoreDisp |drawNumber__parameterized1  |    26|
|7     |        MyChar         |char_rom_1                  |    26|
|8     |      TimerDisp        |drawNumber__parameterized0  |    39|
|9     |        MyChar         |char_rom                    |    39|
|10    |    MyCar              |Car_display                 |   626|
|11    |      mycar            |cardata_0                   |   425|
|12    |    MyCar2             |Car_display__parameterized0 |   626|
|13    |      mycar            |cardata                     |   425|
|14    |    my_collisions      |collision                   |   744|
|15    |      my_headstones    |headstones                  |   504|
|16    |    my_gremlins        |gremlins_position           |  3294|
|17    |      my_gremlin0      |gremlin                     |   362|
|18    |      my_gremlin1      |gremlin__parameterized0     |   345|
|19    |  MasterFSM            |State_Master                |    13|
|20    |  MyTitle              |Title_Screen                |  2558|
|21    |    my_background      |draw_background             |  1075|
|22    |    rect_char          |draw_rect_char              |    14|
|23    |    screen             |start_screen                |  1469|
|24    |  myClk                |clk_wiz_0                   |    23|
|25    |    inst               |clk_wiz_0_clk_wiz           |    23|
|26    |  my_adc               |adc                         |   300|
|27    |  my_timing            |vga_timing                  |   736|
+------+-----------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:15 . Memory (MB): peak = 1139.633 ; gain = 849.898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:46 ; elapsed = 00:02:05 . Memory (MB): peak = 1139.633 ; gain = 554.734
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:02:15 . Memory (MB): peak = 1139.633 ; gain = 849.898
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1801 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
174 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:08 ; elapsed = 00:02:21 . Memory (MB): peak = 1139.633 ; gain = 861.371
INFO: [Common 17-1381] The checkpoint 'C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.runs/synth_1/vga_example.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_example_utilization_synth.rpt -pb vga_example_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1139.633 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Sep  7 04:26:49 2018...
