// Seed: 1073252780
module module_0;
  assign id_1 = 1;
  assign module_2.id_11 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input supply1 id_0
    , id_15,
    input tri id_1,
    output uwire id_2,
    input tri id_3,
    input tri0 id_4,
    input wor id_5,
    input tri1 id_6,
    output wor id_7,
    input tri0 id_8,
    output tri0 id_9,
    input tri0 id_10,
    output wand id_11,
    output tri1 id_12,
    output tri0 id_13
);
  tri0 id_16;
  wire id_17;
  module_0 modCall_1 ();
  assign id_7  = 1;
  assign id_12 = id_16;
  wire id_18;
  wire id_19;
  wire id_20;
  tri0 id_21 = id_6 - id_3;
  assign id_15 = id_15;
endmodule
