# gen_csrs

Generator of Control Status Register blocks

## Introduction

This repo is a branch of:

  https://sourceforge.net/projects/gen-csrs/

Released By Esencia Technologies Inc. under LGPL 3.0 and authored by myself at the time of the original release.

This repo is a placeholder for bug fixes and new features.


It generates RTL for Control Status Register blocks from several formats into
synthesizable Verilog HDL.
