---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/amdgpu/amdkernelcodet-h
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import EnumerationList from '@xpack/docusaurus-plugin-doxygen/components/EnumerationList'
import EnumerationListItem from '@xpack/docusaurus-plugin-doxygen/components/EnumerationListItem'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `AMDKernelCodeT.h` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="cstdint"
  permalink=""
  isLocal="false" />
</IncludesList>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/hsa-dim3-s">hsa_dim3_s</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/hsa-ext-control-directives-s">hsa_ext_control_directives_s</a></>}>
The <a href="#aea4f3ae95cc082cd39e20252669439b7">hsa&#95;ext&#95;control&#95;directives&#95;t</a> specifies the values for the HSAIL control directives. <a href="/docs/api/structs/hsa-ext-control-directives-s/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/amd-kernel-code-t">amd_kernel_code_t</a></>}>
AMD Kernel Code Object (<a href="/docs/api/structs/amd-kernel-code-t">amd&#95;kernel&#95;code&#95;t</a>). <a href="/docs/api/structs/amd-kernel-code-t/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Typedefs Index

<MembersIndex>

<MembersIndexItem
  type="typedef"
  name={<>uint32&#95;t <a href="#aadf1021c85c59f85c7909edff140b35f">amd&#95;code&#95;property32&#95;t</a></>}>
Every amd&#95;&#42;&#95;code&#95;t has the following properties, which are composed of a number of bit fields. <a href="#aadf1021c85c59f85c7909edff140b35f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="typedef"
  name={<>uint32&#95;t <a href="#ae6f7fe254e2d6abbd59002e212bdb7eb">amd&#95;code&#95;version32&#95;t</a></>}>
The version of the amd&#95;&#42;&#95;code&#95;t struct. <a href="#ae6f7fe254e2d6abbd59002e212bdb7eb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="typedef"
  name={<>uint64&#95;t <a href="#a97e20abd21524281734e8e54c450e533">amd&#95;compute&#95;pgm&#95;resource&#95;register64&#95;t</a></>}>
Shader program settings for CS. <a href="#a97e20abd21524281734e8e54c450e533">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="typedef"
  name={<>struct <a href="/docs/api/structs/hsa-dim3-s">hsa&#95;dim3&#95;s</a> <a href="#ae460d1df8c508a9c889d4550ea4eea30">hsa&#95;dim3&#95;t</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="typedef"
  name={<>uint8&#95;t <a href="#a5030b76e1c72556f42a7dc7eebab16df">hsa&#95;ext&#95;brig&#95;machine&#95;model8&#95;t</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="typedef"
  name={<>uint8&#95;t <a href="#a4d058e43da41c147915dbe70cace9947">hsa&#95;ext&#95;brig&#95;profile8&#95;t</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="typedef"
  name={<>uint32&#95;t <a href="#acae74c64928dde56b8d1faad25879203">hsa&#95;ext&#95;code&#95;kind&#95;t</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="typedef"
  name={<>uint32&#95;t <a href="#aeb2b662521c2d1056eec8dfd45fbb960">hsa&#95;ext&#95;code&#95;kind32&#95;t</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="typedef"
  name={<>uint64&#95;t <a href="#a366dea916dc7cec2954369e132e395e3">hsa&#95;ext&#95;control&#95;directive&#95;present64&#95;t</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="typedef"
  name={<>struct <a href="/docs/api/structs/hsa-ext-control-directives-s">hsa&#95;ext&#95;control&#95;directives&#95;s</a> <a href="#aea4f3ae95cc082cd39e20252669439b7">hsa&#95;ext&#95;control&#95;directives&#95;t</a></>}>
The <a href="#aea4f3ae95cc082cd39e20252669439b7">hsa&#95;ext&#95;control&#95;directives&#95;t</a> specifies the values for the HSAIL control directives. <a href="#aea4f3ae95cc082cd39e20252669439b7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="typedef"
  name={<>uint16&#95;t <a href="#af05e7b6c47e7baac1cc9fb203047f168">hsa&#95;ext&#95;exception&#95;kind16&#95;t</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="typedef"
  name={<>uint8&#95;t <a href="#a143c7c845aca213614c1d79b65c35a0c">hsa&#95;powertwo8&#95;t</a></>}>
</MembersIndexItem>

</MembersIndex>

## Enumerations Index

<MembersIndex>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#ae598a8419230cf7b6ff36928295c4246">...</a> &#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#ae0a539ce066ecdaeb8fd26091e12b336">...</a> &#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#a270d9c0c715e4ee0049a0f0f8b8e4818">...</a> &#125;</>}>
The values used to define the number of bytes to use for the swizzle element size. <a href="#a270d9c0c715e4ee0049a0f0f8b8e4818">More...</a>
</MembersIndexItem>

</MembersIndex>

## Defines Index

<MembersIndex>

<MembersIndexItem
  type="#define"
  name={<><a href="#a64fecf0743025c2d34abf67a45fff9e9">AMD&#95;HSA&#95;BITS&#95;GET</a>&nbsp;&nbsp;&nbsp;  ((src &amp; mask) &gt;&gt; mask ## &#95;SHIFT)                                             \\</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a55f074fb1bd8c82ae322608be62ca00b">AMD&#95;HSA&#95;BITS&#95;SET</a>&nbsp;&nbsp;&nbsp;  dst &amp;= (~(1 &lt;&lt; mask ## &#95;SHIFT) &amp; ~mask);                                     \\
  dst |= (((val) &lt;&lt; mask ## &#95;SHIFT) &amp; mask)</>}>
</MembersIndexItem>

</MembersIndex>


<SectionDefinition>

## Typedefs

### amd&#95;code&#95;property32&#95;t {#aadf1021c85c59f85c7909edff140b35f}

<MemberDefinition
  prototype={<>typedef uint32&#95;t amd&#95;code&#95;property32&#95;t</>}>
Every amd&#95;&#42;&#95;code&#95;t has the following properties, which are composed of a number of bit fields.

Every bit field has a mask (AMD&#95;CODE&#95;PROPERTY&#95;&#42;), bit width (AMD&#95;CODE&#95;PROPERTY&#95;&#42;&#95;WIDTH, and bit shift amount (AMD&#95;CODE&#95;PROPERTY&#95;&#42;&#95;SHIFT) for convenient access. Unused bits must be 0.

(Note that bit fields cannot be used as their layout is implementation defined in the C standard and so cannot be used to specify an ABI)

Definition at line <a href="#l00072">72</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdkernelcodet-h">AMDKernelCodeT.h</a>.
</MemberDefinition>

### amd&#95;code&#95;version32&#95;t {#ae6f7fe254e2d6abbd59002e212bdb7eb}

<MemberDefinition
  prototype={<>typedef uint32&#95;t amd&#95;code&#95;version32&#95;t</>}>
The version of the amd&#95;&#42;&#95;code&#95;t struct.

Minor versions must be backward compatible.

Definition at line <a href="#l00036">36</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdkernelcodet-h">AMDKernelCodeT.h</a>.
</MemberDefinition>

### amd&#95;compute&#95;pgm&#95;resource&#95;register64&#95;t {#a97e20abd21524281734e8e54c450e533}

<MemberDefinition
  prototype={<>typedef uint64&#95;t amd&#95;compute&#95;pgm&#95;resource&#95;register64&#95;t</>}>
Shader program settings for CS.

Contains COMPUTE&#95;PGM&#95;RSRC1 and COMPUTE&#95;PGM&#95;RSRC2 registers.

Definition at line <a href="#l00062">62</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdkernelcodet-h">AMDKernelCodeT.h</a>.
</MemberDefinition>

### hsa&#95;dim3&#95;t {#ae460d1df8c508a9c889d4550ea4eea30}

<MemberDefinition
  prototype={<>typedef struct hsa&#95;dim3&#95;s hsa&#95;dim3&#95;t</>}>

Definition at line <a href="#l00032">32</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdkernelcodet-h">AMDKernelCodeT.h</a>.
</MemberDefinition>

### hsa&#95;ext&#95;brig&#95;machine&#95;model8&#95;t {#a5030b76e1c72556f42a7dc7eebab16df}

<MemberDefinition
  prototype={<>typedef uint8&#95;t hsa&#95;ext&#95;brig&#95;machine&#95;model8&#95;t</>}>

Definition at line <a href="#l00023">23</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdkernelcodet-h">AMDKernelCodeT.h</a>.
</MemberDefinition>

### hsa&#95;ext&#95;brig&#95;profile8&#95;t {#a4d058e43da41c147915dbe70cace9947}

<MemberDefinition
  prototype={<>typedef uint8&#95;t hsa&#95;ext&#95;brig&#95;profile8&#95;t</>}>

Definition at line <a href="#l00022">22</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdkernelcodet-h">AMDKernelCodeT.h</a>.
</MemberDefinition>

### hsa&#95;ext&#95;code&#95;kind&#95;t {#acae74c64928dde56b8d1faad25879203}

<MemberDefinition
  prototype={<>typedef uint32&#95;t hsa&#95;ext&#95;code&#95;kind&#95;t</>}>

Definition at line <a href="#l00021">21</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdkernelcodet-h">AMDKernelCodeT.h</a>.
</MemberDefinition>

### hsa&#95;ext&#95;code&#95;kind32&#95;t {#aeb2b662521c2d1056eec8dfd45fbb960}

<MemberDefinition
  prototype={<>typedef uint32&#95;t hsa&#95;ext&#95;code&#95;kind32&#95;t</>}>

Definition at line <a href="#l00026">26</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdkernelcodet-h">AMDKernelCodeT.h</a>.
</MemberDefinition>

### hsa&#95;ext&#95;control&#95;directive&#95;present64&#95;t {#a366dea916dc7cec2954369e132e395e3}

<MemberDefinition
  prototype={<>typedef uint64&#95;t hsa&#95;ext&#95;control&#95;directive&#95;present64&#95;t</>}>

Definition at line <a href="#l00024">24</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdkernelcodet-h">AMDKernelCodeT.h</a>.
</MemberDefinition>

### hsa&#95;ext&#95;control&#95;directives&#95;t {#aea4f3ae95cc082cd39e20252669439b7}

<MemberDefinition
  prototype={<>typedef struct hsa&#95;ext&#95;control&#95;directives&#95;s hsa&#95;ext&#95;control&#95;directives&#95;t</>}>
The <a href="#aea4f3ae95cc082cd39e20252669439b7">hsa&#95;ext&#95;control&#95;directives&#95;t</a> specifies the values for the HSAIL control directives.

These control how the finalizer generates code. This struct is used both as an argument to hsaFinalizeKernel to specify values for the control directives, and is used in HsaKernelCode to record the values of the control directives that the finalize used when generating the code which either came from the finalizer argument or explicit HSAIL control directives. See the definition of the control directives in HSA Programmer&#39;s Reference Manual which also defines how the values specified as finalizer arguments have to agree with the control directives in the HSAIL code.

Definition at line <a href="#l00314">314</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdkernelcodet-h">AMDKernelCodeT.h</a>.
</MemberDefinition>

### hsa&#95;ext&#95;exception&#95;kind16&#95;t {#af05e7b6c47e7baac1cc9fb203047f168}

<MemberDefinition
  prototype={<>typedef uint16&#95;t hsa&#95;ext&#95;exception&#95;kind16&#95;t</>}>

Definition at line <a href="#l00025">25</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdkernelcodet-h">AMDKernelCodeT.h</a>.
</MemberDefinition>

### hsa&#95;powertwo8&#95;t {#a143c7c845aca213614c1d79b65c35a0c}

<MemberDefinition
  prototype={<>typedef uint8&#95;t hsa&#95;powertwo8&#95;t</>}>

Definition at line <a href="#l00020">20</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdkernelcodet-h">AMDKernelCodeT.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Enumerations

### enum  {#ae598a8419230cf7b6ff36928295c4246}

<MemberDefinition
  prototype="enum amd_code_property_mask_t ">

<EnumerationList title="Enumeration values">

<Link id="ae598a8419230cf7b6ff36928295c4246aa9b24b5ba7b3208c2530ad4f78ec8353" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_SHIFT">
Enable the setup of the SGPR user data registers (AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;&#42;), see documentation of <a href="/docs/api/structs/amd-kernel-code-t">amd&#95;kernel&#95;code&#95;t</a> for initial register state (= 0)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246aacdab8a5f1735640cf5d659720ffc8b7" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_WIDTH">
 (= 1)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a7cefc416436567400a8abbd377de41d2" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;PRIVATE&#95;SEGMENT&#95;BUFFER&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;PRIVATE&#95;SEGMENT&#95;BUFFER&#95;SHIFT)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a7b6d6ad902769b8318c27ad4636c6967" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_SHIFT">
 (= 1)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a47ef8f1948c141b79bd6c4b1eeb03784" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_WIDTH">
 (= 1)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246aad601a1b1c8d7a7a4352f998439c66d2" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;DISPATCH&#95;PTR&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;DISPATCH&#95;PTR&#95;SHIFT)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a8f3a2f69047cf8f5f297c2d7e0d0941f" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_SHIFT">
 (= 2)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246ace5ca8a346ec04aa8197ff027d55bb9e" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_WIDTH">
 (= 1)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a6f729ccbde86c027e2ecc7aae6fca779" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;QUEUE&#95;PTR&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;QUEUE&#95;PTR&#95;SHIFT)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246acc3fb4af63efc501df94ee8759a78b55" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_SHIFT">
 (= 3)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a2e15d4a4c6c4b798a9ba7736c6d791d9" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_WIDTH">
 (= 1)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a6ca3d67dde824e80e4f92bb20509e317" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;KERNARG&#95;SEGMENT&#95;PTR&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;KERNARG&#95;SEGMENT&#95;PTR&#95;SHIFT)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a59d9c3f041c1550feaf2521f7338c79d" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_SHIFT">
 (= 4)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246adc07aa88994658d3383ab1c1184ef5c7" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_WIDTH">
 (= 1)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a3819144ccb78f8a08fc94c3028ffcb32" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;DISPATCH&#95;ID&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;DISPATCH&#95;ID&#95;SHIFT)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a6a1b58bd21b5d075253bb4dc213cf73b" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_SHIFT">
 (= 5)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246ad52c37bbca90e161d1b3b1df94108422" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_WIDTH">
 (= 1)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246ad7caeeeb9f3223ba4fba2642062de409" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;FLAT&#95;SCRATCH&#95;INIT&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;FLAT&#95;SCRATCH&#95;INIT&#95;SHIFT)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a48e4021707df966d8588a80e97b71d69" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_SHIFT">
 (= 6)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246aeefff85d6966a20a001714f6ac123cd2" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_WIDTH">
 (= 1)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a7665218d8d36f97e9f0d0d87a91e8a1f" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;PRIVATE&#95;SEGMENT&#95;SIZE&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;PRIVATE&#95;SEGMENT&#95;SIZE&#95;SHIFT)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a1a91efbfcaa99fe350965fddde5b36f9" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_SHIFT">
 (= 7)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246af3d28029b657255d36de3fdfb4188402" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_WIDTH">
 (= 1)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a87e116ddf5d7602a5ae6bf059cc7fbc3" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;X&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;X&#95;SHIFT)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a3cbc53e7c30fa32042819476dbda2e14" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_SHIFT">
 (= 8)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a7febfbd93d4c1e534d096f03ffc29893" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_WIDTH">
 (= 1)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a1eee5c605630be0302fb537f7a414c7a" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;Y&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;Y&#95;SHIFT)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246ad2334770fc453bbc31d0d054d4d2d104" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_SHIFT">
 (= 9)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246abc09f7a5e5bb9a1ab4035faa22349e99" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_WIDTH">
 (= 1)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246ac6cbc3eb9efc8551a092b4aae54cc45f" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;Z&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;Z&#95;SHIFT)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246aa1de625f4ad9a0950352684062db52a5" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32_SHIFT">
 (= 10)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a5edd8469530fcc17c9152c202f779296" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32_WIDTH">
 (= 1)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a4200f12482783591d83e8aed3f066c1a" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;WAVEFRONT&#95;SIZE32&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;WAVEFRONT&#95;SIZE32&#95;SHIFT)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246ad4f0f85484d0d316b300e971dc236dae" />
<EnumerationListItem name="AMD_CODE_PROPERTY_RESERVED1_SHIFT">
 (= 11)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a3979ab1241cd9f206314a6a8cc7a57ab" />
<EnumerationListItem name="AMD_CODE_PROPERTY_RESERVED1_WIDTH">
 (= 5)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a2d117aa24dddea207ed0e486f5a6a907" />
<EnumerationListItem name="AMD_CODE_PROPERTY_RESERVED1">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;RESERVED1&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;RESERVED1&#95;SHIFT)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246abb2410847a3e8cd98c26efc0e382c95d" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_SHIFT">
Control wave ID base counter for GDS ordered-append (= 16)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a71801265960a6930a2caeaf3e49dc553" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_WIDTH">
 (= 1)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a768d6e5c0e02ae73a1217789cb612b40" />
<EnumerationListItem name="AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;ORDERED&#95;APPEND&#95;GDS&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;ORDERED&#95;APPEND&#95;GDS&#95;SHIFT)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a3bee9be42329399cee1f570358daa8d3" />
<EnumerationListItem name="AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_SHIFT">
The interleave (swizzle) element size in bytes required by the code for private memory (= 17)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a377d96a4e2b2185fd66cd14744a44e3b" />
<EnumerationListItem name="AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_WIDTH">
 (= 2)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a67cf600a1059cf2e88d3fd31d9ec7e2f" />
<EnumerationListItem name="AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;PRIVATE&#95;ELEMENT&#95;SIZE&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;PRIVATE&#95;ELEMENT&#95;SIZE&#95;SHIFT)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a720dff45724985252b3c13ad3c214256" />
<EnumerationListItem name="AMD_CODE_PROPERTY_IS_PTR64_SHIFT">
Are global memory addresses 64 bits (= 19)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a21503201833dac1d4544d13d9b4cd488" />
<EnumerationListItem name="AMD_CODE_PROPERTY_IS_PTR64_WIDTH">
 (= 1)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246ada58dda78d0ca98dbac61b813b12b704" />
<EnumerationListItem name="AMD_CODE_PROPERTY_IS_PTR64">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;PTR64&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;PTR64&#95;SHIFT)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a28a75ca1415ef6ebd7cd3defa9f89f04" />
<EnumerationListItem name="AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_SHIFT">
Indicate if the generated ISA is using a dynamically sized call stack (= 20)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a54fc8ea8bf4e2e3a86176aab4ac1577b" />
<EnumerationListItem name="AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_WIDTH">
 (= 1)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246ae2cf9305ae9bb7d01a81a370bdd9a6c1" />
<EnumerationListItem name="AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;DYNAMIC&#95;CALLSTACK&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;DYNAMIC&#95;CALLSTACK&#95;SHIFT)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246afb3e43726e3a08fe3471fa527f50f4f7" />
<EnumerationListItem name="AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_SHIFT">
Indicate if code generated has support for debugging (= 21)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246ace47118c58a5be160e594545d90bedc7" />
<EnumerationListItem name="AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_WIDTH">
 (= 1)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a6fff844a3c973d3cfa14656d7f3c326e" />
<EnumerationListItem name="AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;DEBUG&#95;SUPPORTED&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;DEBUG&#95;SUPPORTED&#95;SHIFT)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246af3953162d167b76545ccb764b6ca531c" />
<EnumerationListItem name="AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_SHIFT">
 (= 22)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246adc6248a9791ef5fdd669c0ca8d45e174" />
<EnumerationListItem name="AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_WIDTH">
 (= 1)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246ab35b1d12c35be273d4bf39fdcb022a79" />
<EnumerationListItem name="AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;XNACK&#95;SUPPORTED&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;XNACK&#95;SUPPORTED&#95;SHIFT)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a6bcf042fabaa38ef83f5898bded03d42" />
<EnumerationListItem name="AMD_CODE_PROPERTY_RESERVED2_SHIFT">
 (= 23)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a30c9022fa5b98afdd1f81c7d61193945" />
<EnumerationListItem name="AMD_CODE_PROPERTY_RESERVED2_WIDTH">
 (= 9)
</EnumerationListItem>

<Link id="ae598a8419230cf7b6ff36928295c4246a6b9c704abdfa673ece12d9803e3b3ac6" />
<EnumerationListItem name="AMD_CODE_PROPERTY_RESERVED2">
 (= ((1 &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;RESERVED2&#95;WIDTH) - 1) &lt;&lt; AMD&#95;CODE&#95;PROPERTY&#95;RESERVED2&#95;SHIFT)
</EnumerationListItem>

</EnumerationList>

Definition at line <a href="#l00073">73</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdkernelcodet-h">AMDKernelCodeT.h</a>.
</MemberDefinition>

### enum  {#ae0a539ce066ecdaeb8fd26091e12b336}

<MemberDefinition
  prototype="enum amd_code_version_t ">

<EnumerationList title="Enumeration values">

<Link id="ae0a539ce066ecdaeb8fd26091e12b336a6c291e866c521c3eba69c3216b486087" />
<EnumerationListItem name="AMD_CODE_VERSION_MAJOR">
 (= 0)
</EnumerationListItem>

<Link id="ae0a539ce066ecdaeb8fd26091e12b336a43203d2c5bc25c8d0c47376a51ab91c2" />
<EnumerationListItem name="AMD_CODE_VERSION_MINOR">
 (= 1)
</EnumerationListItem>

</EnumerationList>

Definition at line <a href="#l00037">37</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdkernelcodet-h">AMDKernelCodeT.h</a>.
</MemberDefinition>

### enum  {#a270d9c0c715e4ee0049a0f0f8b8e4818}

<MemberDefinition
  prototype="enum amd_element_byte_size_t ">
The values used to define the number of bytes to use for the swizzle element size.

<EnumerationList title="Enumeration values">

<Link id="a270d9c0c715e4ee0049a0f0f8b8e4818a7d41051b5da7ede77cf34713de4cf74c" />
<EnumerationListItem name="AMD_ELEMENT_2_BYTES">
 (= 0)
</EnumerationListItem>

<Link id="a270d9c0c715e4ee0049a0f0f8b8e4818ae0f97dbcbbaa93219f9f3adb0a70abfd" />
<EnumerationListItem name="AMD_ELEMENT_4_BYTES">
 (= 1)
</EnumerationListItem>

<Link id="a270d9c0c715e4ee0049a0f0f8b8e4818a0ff72d5be374664bbdbd1c6fdc45cdca" />
<EnumerationListItem name="AMD_ELEMENT_8_BYTES">
 (= 2)
</EnumerationListItem>

<Link id="a270d9c0c715e4ee0049a0f0f8b8e4818aa636828001d1284b46d851f62f3108cb" />
<EnumerationListItem name="AMD_ELEMENT_16_BYTES">
 (= 3)
</EnumerationListItem>

</EnumerationList>

Definition at line <a href="#l00053">53</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdkernelcodet-h">AMDKernelCodeT.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Defines

### AMD&#95;HSA&#95;BITS&#95;GET {#a64fecf0743025c2d34abf67a45fff9e9}

<MemberDefinition
  prototype={<>#define AMD&#95;HSA&#95;BITS&#95;GET&nbsp;&nbsp;&nbsp;  ((src &amp; mask) &gt;&gt; mask ## &#95;SHIFT)                                             \\</>}>

Definition at line <a href="#l00048">48</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdkernelcodet-h">AMDKernelCodeT.h</a>.
</MemberDefinition>

### AMD&#95;HSA&#95;BITS&#95;SET {#a55f074fb1bd8c82ae322608be62ca00b}

<MemberDefinition
  prototype={<>#define AMD&#95;HSA&#95;BITS&#95;SET&nbsp;&nbsp;&nbsp;  dst &amp;= (~(1 &lt;&lt; mask ## &#95;SHIFT) &amp; ~mask);                                     \\
  dst |= (((val) &lt;&lt; mask ## &#95;SHIFT) &amp; mask)</>}>

Definition at line <a href="#l00043">43</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdkernelcodet-h">AMDKernelCodeT.h</a>.
</MemberDefinition>

</SectionDefinition>

## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><Highlight kind="comment">//===-- AMDGPUKernelCodeT.h - Print AMDGPU assembly code ---------&#42;- C++ -&#42;-===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><Highlight kind="normal"></Highlight><Highlight kind="comment">// See https://llvm.org/LICENSE.txt for license information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><Highlight kind="normal"></Highlight><Highlight kind="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><Highlight kind="comment">/// \\file AMDKernelCodeT.h</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#ifndef AMDKERNELCODET&#95;H</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define AMDKERNELCODET&#95;H</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;cstdint&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><Highlight kind="normal"></Highlight><Highlight kind="comment">//---------------------------------------------------------------------------//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><Highlight kind="normal"></Highlight><Highlight kind="comment">// AMD Kernel Code, and its dependencies                                     //</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><Highlight kind="normal"></Highlight><Highlight kind="comment">//---------------------------------------------------------------------------//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20" lineLink="#a143c7c845aca213614c1d79b65c35a0c"><Highlight kind="normal"></Highlight><Highlight kind="keyword">typedef</Highlight><Highlight kind="normal"> uint8&#95;t <a href="#a143c7c845aca213614c1d79b65c35a0c">hsa&#95;powertwo8&#95;t</a>;</Highlight></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21" lineLink="#acae74c64928dde56b8d1faad25879203"><Highlight kind="normal"></Highlight><Highlight kind="keyword">typedef</Highlight><Highlight kind="normal"> uint32&#95;t <a href="#acae74c64928dde56b8d1faad25879203">hsa&#95;ext&#95;code&#95;kind&#95;t</a>;</Highlight></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22" lineLink="#a4d058e43da41c147915dbe70cace9947"><Highlight kind="normal"></Highlight><Highlight kind="keyword">typedef</Highlight><Highlight kind="normal"> uint8&#95;t <a href="#a4d058e43da41c147915dbe70cace9947">hsa&#95;ext&#95;brig&#95;profile8&#95;t</a>;</Highlight></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23" lineLink="#a5030b76e1c72556f42a7dc7eebab16df"><Highlight kind="normal"></Highlight><Highlight kind="keyword">typedef</Highlight><Highlight kind="normal"> uint8&#95;t <a href="#a5030b76e1c72556f42a7dc7eebab16df">hsa&#95;ext&#95;brig&#95;machine&#95;model8&#95;t</a>;</Highlight></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24" lineLink="#a366dea916dc7cec2954369e132e395e3"><Highlight kind="normal"></Highlight><Highlight kind="keyword">typedef</Highlight><Highlight kind="normal"> uint64&#95;t <a href="#a366dea916dc7cec2954369e132e395e3">hsa&#95;ext&#95;control&#95;directive&#95;present64&#95;t</a>;</Highlight></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25" lineLink="#af05e7b6c47e7baac1cc9fb203047f168"><Highlight kind="normal"></Highlight><Highlight kind="keyword">typedef</Highlight><Highlight kind="normal"> uint16&#95;t <a href="#af05e7b6c47e7baac1cc9fb203047f168">hsa&#95;ext&#95;exception&#95;kind16&#95;t</a>;</Highlight></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26" lineLink="#aeb2b662521c2d1056eec8dfd45fbb960"><Highlight kind="normal"></Highlight><Highlight kind="keyword">typedef</Highlight><Highlight kind="normal"> uint32&#95;t <a href="#aeb2b662521c2d1056eec8dfd45fbb960">hsa&#95;ext&#95;code&#95;kind32&#95;t</a>;</Highlight></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28" lineLink="/docs/api/structs/hsa-dim3-s"><Highlight kind="normal"></Highlight><Highlight kind="keyword">typedef</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal"><a href="/docs/api/structs/hsa-dim3-s">hsa&#95;dim3&#95;s</a> &#123;</Highlight></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29" lineLink="/docs/api/structs/hsa-dim3-s/#a6cc44f9da21d02da88baac477b885752"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/structs/hsa-dim3-s/#a6cc44f9da21d02da88baac477b885752">x</a>;</Highlight></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30" lineLink="/docs/api/structs/hsa-dim3-s/#aa5204b8529d2e845151624885b0c4eae"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/structs/hsa-dim3-s/#aa5204b8529d2e845151624885b0c4eae">y</a>;</Highlight></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31" lineLink="/docs/api/structs/hsa-dim3-s/#a849d212d7e79bba4b9399a6f8f92e52f"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/structs/hsa-dim3-s/#a849d212d7e79bba4b9399a6f8f92e52f">z</a>;</Highlight></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32" lineLink="#ae460d1df8c508a9c889d4550ea4eea30"><Highlight kind="normal">&#125; <a href="#ae460d1df8c508a9c889d4550ea4eea30">hsa&#95;dim3&#95;t</a>;</Highlight></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34"><Highlight kind="comment">/// The version of the amd&#95;&#42;&#95;code&#95;t struct. Minor versions must be</Highlight></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35"><Highlight kind="comment">/// backward compatible.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36" lineLink="#ae6f7fe254e2d6abbd59002e212bdb7eb"><Highlight kind="normal"></Highlight><Highlight kind="keyword">typedef</Highlight><Highlight kind="normal"> uint32&#95;t <a href="#ae6f7fe254e2d6abbd59002e212bdb7eb">amd&#95;code&#95;version32&#95;t</a>;</Highlight></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37" lineLink="#ae0a539ce066ecdaeb8fd26091e12b336"><Highlight kind="normal"></Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> <a href="#ae0a539ce066ecdaeb8fd26091e12b336">amd&#95;code&#95;version&#95;t</a> &#123;</Highlight></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38" lineLink="#ae0a539ce066ecdaeb8fd26091e12b336a6c291e866c521c3eba69c3216b486087"><Highlight kind="normal">  <a href="#ae0a539ce066ecdaeb8fd26091e12b336a6c291e866c521c3eba69c3216b486087">AMD&#95;CODE&#95;VERSION&#95;MAJOR</a> = 0,</Highlight></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39" lineLink="#ae0a539ce066ecdaeb8fd26091e12b336a43203d2c5bc25c8d0c47376a51ab91c2"><Highlight kind="normal">  <a href="#ae0a539ce066ecdaeb8fd26091e12b336a43203d2c5bc25c8d0c47376a51ab91c2">AMD&#95;CODE&#95;VERSION&#95;MINOR</a> = 1</Highlight></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Sets val bits for specified mask in specified dst packed instance.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43" lineLink="#a55f074fb1bd8c82ae322608be62ca00b"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define AMD&#95;HSA&#95;BITS&#95;SET(dst, mask, val)                                       \\</Highlight></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44"><Highlight kind="preprocessor">  dst &amp;= (~(1 &lt;&lt; mask ## &#95;SHIFT) &amp; ~mask);                                     \\</Highlight></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45"><Highlight kind="preprocessor">  dst |= (((val) &lt;&lt; mask ## &#95;SHIFT) &amp; mask)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Gets bits for specified mask from specified src packed instance.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48" lineLink="#a64fecf0743025c2d34abf67a45fff9e9"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define AMD&#95;HSA&#95;BITS&#95;GET(src, mask)                                            \\</Highlight></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><Highlight kind="preprocessor">  ((src &amp; mask) &gt;&gt; mask ## &#95;SHIFT)                                             \\</Highlight></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><Highlight kind="preprocessor"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51"><Highlight kind="comment">/// The values used to define the number of bytes to use for the</Highlight></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><Highlight kind="comment">/// swizzle element size.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53" lineLink="#a270d9c0c715e4ee0049a0f0f8b8e4818"><Highlight kind="normal"></Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> <a href="#a270d9c0c715e4ee0049a0f0f8b8e4818">amd&#95;element&#95;byte&#95;size&#95;t</a> &#123;</Highlight></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54" lineLink="#a270d9c0c715e4ee0049a0f0f8b8e4818a7d41051b5da7ede77cf34713de4cf74c"><Highlight kind="normal">  <a href="#a270d9c0c715e4ee0049a0f0f8b8e4818a7d41051b5da7ede77cf34713de4cf74c">AMD&#95;ELEMENT&#95;2&#95;BYTES</a> = 0,</Highlight></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55" lineLink="#a270d9c0c715e4ee0049a0f0f8b8e4818ae0f97dbcbbaa93219f9f3adb0a70abfd"><Highlight kind="normal">  <a href="#a270d9c0c715e4ee0049a0f0f8b8e4818ae0f97dbcbbaa93219f9f3adb0a70abfd">AMD&#95;ELEMENT&#95;4&#95;BYTES</a> = 1,</Highlight></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56" lineLink="#a270d9c0c715e4ee0049a0f0f8b8e4818a0ff72d5be374664bbdbd1c6fdc45cdca"><Highlight kind="normal">  <a href="#a270d9c0c715e4ee0049a0f0f8b8e4818a0ff72d5be374664bbdbd1c6fdc45cdca">AMD&#95;ELEMENT&#95;8&#95;BYTES</a> = 2,</Highlight></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57" lineLink="#a270d9c0c715e4ee0049a0f0f8b8e4818aa636828001d1284b46d851f62f3108cb"><Highlight kind="normal">  <a href="#a270d9c0c715e4ee0049a0f0f8b8e4818aa636828001d1284b46d851f62f3108cb">AMD&#95;ELEMENT&#95;16&#95;BYTES</a> = 3</Highlight></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60"><Highlight kind="comment">/// Shader program settings for CS. Contains COMPUTE&#95;PGM&#95;RSRC1 and</Highlight></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61"><Highlight kind="comment">/// COMPUTE&#95;PGM&#95;RSRC2 registers.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62" lineLink="#a97e20abd21524281734e8e54c450e533"><Highlight kind="normal"></Highlight><Highlight kind="keyword">typedef</Highlight><Highlight kind="normal"> uint64&#95;t <a href="#a97e20abd21524281734e8e54c450e533">amd&#95;compute&#95;pgm&#95;resource&#95;register64&#95;t</a>;</Highlight></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><Highlight kind="comment">/// Every amd&#95;&#42;&#95;code&#95;t has the following properties, which are composed of</Highlight></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><Highlight kind="comment">/// a number of bit fields. Every bit field has a mask (AMD&#95;CODE&#95;PROPERTY&#95;&#42;),</Highlight></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66"><Highlight kind="comment">/// bit width (AMD&#95;CODE&#95;PROPERTY&#95;&#42;&#95;WIDTH, and bit shift amount</Highlight></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"><Highlight kind="comment">/// (AMD&#95;CODE&#95;PROPERTY&#95;&#42;&#95;SHIFT) for convenient access. Unused bits must be 0</Highlight></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69"><Highlight kind="comment">/// (Note that bit fields cannot be used as their layout is</Highlight></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70"><Highlight kind="comment">/// implementation defined in the C standard and so cannot be used to</Highlight></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71"><Highlight kind="comment">/// specify an ABI)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72" lineLink="#aadf1021c85c59f85c7909edff140b35f"><Highlight kind="normal"></Highlight><Highlight kind="keyword">typedef</Highlight><Highlight kind="normal"> uint32&#95;t <a href="#aadf1021c85c59f85c7909edff140b35f">amd&#95;code&#95;property32&#95;t</a>;</Highlight></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73" lineLink="#ae598a8419230cf7b6ff36928295c4246"><Highlight kind="normal"></Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> <a href="#ae598a8419230cf7b6ff36928295c4246">amd&#95;code&#95;property&#95;mask&#95;t</a> &#123;</Highlight></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75"><Highlight kind="comment">  /// Enable the setup of the SGPR user data registers</Highlight></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"><Highlight kind="comment">  /// (AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;&#42;), see documentation of amd&#95;kernel&#95;code&#95;t</Highlight></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77"><Highlight kind="comment">  /// for initial register state.</Highlight></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"><Highlight kind="comment">  /// The total number of SGPRuser data registers requested must not</Highlight></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><Highlight kind="comment">  /// exceed 16 Any requests beyond 16 will be ignored.</Highlight></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><Highlight kind="comment">  /// Used to set COMPUTE&#95;PGM&#95;RSRC2.USER&#95;SGPR (set to total count of</Highlight></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"><Highlight kind="comment">  /// SGPR user data registers enabled up to 16).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85" lineLink="#ae598a8419230cf7b6ff36928295c4246aa9b24b5ba7b3208c2530ad4f78ec8353"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246aa9b24b5ba7b3208c2530ad4f78ec8353">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;PRIVATE&#95;SEGMENT&#95;BUFFER&#95;SHIFT</a> = 0,</Highlight></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86" lineLink="#ae598a8419230cf7b6ff36928295c4246aacdab8a5f1735640cf5d659720ffc8b7"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246aacdab8a5f1735640cf5d659720ffc8b7">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;PRIVATE&#95;SEGMENT&#95;BUFFER&#95;WIDTH</a> = 1,</Highlight></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87" lineLink="#ae598a8419230cf7b6ff36928295c4246a7cefc416436567400a8abbd377de41d2"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a7cefc416436567400a8abbd377de41d2">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;PRIVATE&#95;SEGMENT&#95;BUFFER</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246aacdab8a5f1735640cf5d659720ffc8b7">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;PRIVATE&#95;SEGMENT&#95;BUFFER&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246aa9b24b5ba7b3208c2530ad4f78ec8353">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;PRIVATE&#95;SEGMENT&#95;BUFFER&#95;SHIFT</a>,</Highlight></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89" lineLink="#ae598a8419230cf7b6ff36928295c4246a7b6d6ad902769b8318c27ad4636c6967"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a7b6d6ad902769b8318c27ad4636c6967">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;DISPATCH&#95;PTR&#95;SHIFT</a> = 1,</Highlight></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90" lineLink="#ae598a8419230cf7b6ff36928295c4246a47ef8f1948c141b79bd6c4b1eeb03784"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a47ef8f1948c141b79bd6c4b1eeb03784">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;DISPATCH&#95;PTR&#95;WIDTH</a> = 1,</Highlight></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91" lineLink="#ae598a8419230cf7b6ff36928295c4246aad601a1b1c8d7a7a4352f998439c66d2"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246aad601a1b1c8d7a7a4352f998439c66d2">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;DISPATCH&#95;PTR</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a47ef8f1948c141b79bd6c4b1eeb03784">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;DISPATCH&#95;PTR&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a7b6d6ad902769b8318c27ad4636c6967">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;DISPATCH&#95;PTR&#95;SHIFT</a>,</Highlight></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93" lineLink="#ae598a8419230cf7b6ff36928295c4246a8f3a2f69047cf8f5f297c2d7e0d0941f"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a8f3a2f69047cf8f5f297c2d7e0d0941f">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;QUEUE&#95;PTR&#95;SHIFT</a> = 2,</Highlight></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94" lineLink="#ae598a8419230cf7b6ff36928295c4246ace5ca8a346ec04aa8197ff027d55bb9e"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246ace5ca8a346ec04aa8197ff027d55bb9e">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;QUEUE&#95;PTR&#95;WIDTH</a> = 1,</Highlight></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95" lineLink="#ae598a8419230cf7b6ff36928295c4246a6f729ccbde86c027e2ecc7aae6fca779"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a6f729ccbde86c027e2ecc7aae6fca779">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;QUEUE&#95;PTR</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246ace5ca8a346ec04aa8197ff027d55bb9e">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;QUEUE&#95;PTR&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a8f3a2f69047cf8f5f297c2d7e0d0941f">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;QUEUE&#95;PTR&#95;SHIFT</a>,</Highlight></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97" lineLink="#ae598a8419230cf7b6ff36928295c4246acc3fb4af63efc501df94ee8759a78b55"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246acc3fb4af63efc501df94ee8759a78b55">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;KERNARG&#95;SEGMENT&#95;PTR&#95;SHIFT</a> = 3,</Highlight></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98" lineLink="#ae598a8419230cf7b6ff36928295c4246a2e15d4a4c6c4b798a9ba7736c6d791d9"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a2e15d4a4c6c4b798a9ba7736c6d791d9">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;KERNARG&#95;SEGMENT&#95;PTR&#95;WIDTH</a> = 1,</Highlight></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99" lineLink="#ae598a8419230cf7b6ff36928295c4246a6ca3d67dde824e80e4f92bb20509e317"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a6ca3d67dde824e80e4f92bb20509e317">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;KERNARG&#95;SEGMENT&#95;PTR</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a2e15d4a4c6c4b798a9ba7736c6d791d9">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;KERNARG&#95;SEGMENT&#95;PTR&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246acc3fb4af63efc501df94ee8759a78b55">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;KERNARG&#95;SEGMENT&#95;PTR&#95;SHIFT</a>,</Highlight></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101" lineLink="#ae598a8419230cf7b6ff36928295c4246a59d9c3f041c1550feaf2521f7338c79d"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a59d9c3f041c1550feaf2521f7338c79d">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;DISPATCH&#95;ID&#95;SHIFT</a> = 4,</Highlight></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102" lineLink="#ae598a8419230cf7b6ff36928295c4246adc07aa88994658d3383ab1c1184ef5c7"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246adc07aa88994658d3383ab1c1184ef5c7">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;DISPATCH&#95;ID&#95;WIDTH</a> = 1,</Highlight></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103" lineLink="#ae598a8419230cf7b6ff36928295c4246a3819144ccb78f8a08fc94c3028ffcb32"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a3819144ccb78f8a08fc94c3028ffcb32">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;DISPATCH&#95;ID</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246adc07aa88994658d3383ab1c1184ef5c7">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;DISPATCH&#95;ID&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a59d9c3f041c1550feaf2521f7338c79d">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;DISPATCH&#95;ID&#95;SHIFT</a>,</Highlight></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105" lineLink="#ae598a8419230cf7b6ff36928295c4246a6a1b58bd21b5d075253bb4dc213cf73b"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a6a1b58bd21b5d075253bb4dc213cf73b">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;FLAT&#95;SCRATCH&#95;INIT&#95;SHIFT</a> = 5,</Highlight></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106" lineLink="#ae598a8419230cf7b6ff36928295c4246ad52c37bbca90e161d1b3b1df94108422"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246ad52c37bbca90e161d1b3b1df94108422">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;FLAT&#95;SCRATCH&#95;INIT&#95;WIDTH</a> = 1,</Highlight></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107" lineLink="#ae598a8419230cf7b6ff36928295c4246ad7caeeeb9f3223ba4fba2642062de409"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246ad7caeeeb9f3223ba4fba2642062de409">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;FLAT&#95;SCRATCH&#95;INIT</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246ad52c37bbca90e161d1b3b1df94108422">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;FLAT&#95;SCRATCH&#95;INIT&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a6a1b58bd21b5d075253bb4dc213cf73b">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;FLAT&#95;SCRATCH&#95;INIT&#95;SHIFT</a>,</Highlight></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109" lineLink="#ae598a8419230cf7b6ff36928295c4246a48e4021707df966d8588a80e97b71d69"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a48e4021707df966d8588a80e97b71d69">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;PRIVATE&#95;SEGMENT&#95;SIZE&#95;SHIFT</a> = 6,</Highlight></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110" lineLink="#ae598a8419230cf7b6ff36928295c4246aeefff85d6966a20a001714f6ac123cd2"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246aeefff85d6966a20a001714f6ac123cd2">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;PRIVATE&#95;SEGMENT&#95;SIZE&#95;WIDTH</a> = 1,</Highlight></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111" lineLink="#ae598a8419230cf7b6ff36928295c4246a7665218d8d36f97e9f0d0d87a91e8a1f"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a7665218d8d36f97e9f0d0d87a91e8a1f">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;PRIVATE&#95;SEGMENT&#95;SIZE</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246aeefff85d6966a20a001714f6ac123cd2">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;PRIVATE&#95;SEGMENT&#95;SIZE&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a48e4021707df966d8588a80e97b71d69">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;PRIVATE&#95;SEGMENT&#95;SIZE&#95;SHIFT</a>,</Highlight></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113" lineLink="#ae598a8419230cf7b6ff36928295c4246a1a91efbfcaa99fe350965fddde5b36f9"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a1a91efbfcaa99fe350965fddde5b36f9">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;X&#95;SHIFT</a> = 7,</Highlight></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114" lineLink="#ae598a8419230cf7b6ff36928295c4246af3d28029b657255d36de3fdfb4188402"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246af3d28029b657255d36de3fdfb4188402">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;X&#95;WIDTH</a> = 1,</Highlight></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115" lineLink="#ae598a8419230cf7b6ff36928295c4246a87e116ddf5d7602a5ae6bf059cc7fbc3"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a87e116ddf5d7602a5ae6bf059cc7fbc3">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;X</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246af3d28029b657255d36de3fdfb4188402">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;X&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a1a91efbfcaa99fe350965fddde5b36f9">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;X&#95;SHIFT</a>,</Highlight></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117" lineLink="#ae598a8419230cf7b6ff36928295c4246a3cbc53e7c30fa32042819476dbda2e14"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a3cbc53e7c30fa32042819476dbda2e14">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;Y&#95;SHIFT</a> = 8,</Highlight></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118" lineLink="#ae598a8419230cf7b6ff36928295c4246a7febfbd93d4c1e534d096f03ffc29893"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a7febfbd93d4c1e534d096f03ffc29893">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;Y&#95;WIDTH</a> = 1,</Highlight></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119" lineLink="#ae598a8419230cf7b6ff36928295c4246a1eee5c605630be0302fb537f7a414c7a"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a1eee5c605630be0302fb537f7a414c7a">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;Y</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a7febfbd93d4c1e534d096f03ffc29893">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;Y&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a3cbc53e7c30fa32042819476dbda2e14">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;Y&#95;SHIFT</a>,</Highlight></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121" lineLink="#ae598a8419230cf7b6ff36928295c4246ad2334770fc453bbc31d0d054d4d2d104"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246ad2334770fc453bbc31d0d054d4d2d104">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;Z&#95;SHIFT</a> = 9,</Highlight></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122" lineLink="#ae598a8419230cf7b6ff36928295c4246abc09f7a5e5bb9a1ab4035faa22349e99"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246abc09f7a5e5bb9a1ab4035faa22349e99">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;Z&#95;WIDTH</a> = 1,</Highlight></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123" lineLink="#ae598a8419230cf7b6ff36928295c4246ac6cbc3eb9efc8551a092b4aae54cc45f"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246ac6cbc3eb9efc8551a092b4aae54cc45f">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;Z</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246abc09f7a5e5bb9a1ab4035faa22349e99">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;Z&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246ad2334770fc453bbc31d0d054d4d2d104">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;GRID&#95;WORKGROUP&#95;COUNT&#95;Z&#95;SHIFT</a>,</Highlight></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125" lineLink="#ae598a8419230cf7b6ff36928295c4246aa1de625f4ad9a0950352684062db52a5"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246aa1de625f4ad9a0950352684062db52a5">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;WAVEFRONT&#95;SIZE32&#95;SHIFT</a> = 10,</Highlight></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126" lineLink="#ae598a8419230cf7b6ff36928295c4246a5edd8469530fcc17c9152c202f779296"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a5edd8469530fcc17c9152c202f779296">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;WAVEFRONT&#95;SIZE32&#95;WIDTH</a> = 1,</Highlight></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127" lineLink="#ae598a8419230cf7b6ff36928295c4246a4200f12482783591d83e8aed3f066c1a"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a4200f12482783591d83e8aed3f066c1a">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;WAVEFRONT&#95;SIZE32</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a5edd8469530fcc17c9152c202f779296">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;WAVEFRONT&#95;SIZE32&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246aa1de625f4ad9a0950352684062db52a5">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;WAVEFRONT&#95;SIZE32&#95;SHIFT</a>,</Highlight></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129" lineLink="#ae598a8419230cf7b6ff36928295c4246ad4f0f85484d0d316b300e971dc236dae"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246ad4f0f85484d0d316b300e971dc236dae">AMD&#95;CODE&#95;PROPERTY&#95;RESERVED1&#95;SHIFT</a> = 11,</Highlight></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130" lineLink="#ae598a8419230cf7b6ff36928295c4246a3979ab1241cd9f206314a6a8cc7a57ab"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a3979ab1241cd9f206314a6a8cc7a57ab">AMD&#95;CODE&#95;PROPERTY&#95;RESERVED1&#95;WIDTH</a> = 5,</Highlight></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131" lineLink="#ae598a8419230cf7b6ff36928295c4246a2d117aa24dddea207ed0e486f5a6a907"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a2d117aa24dddea207ed0e486f5a6a907">AMD&#95;CODE&#95;PROPERTY&#95;RESERVED1</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a3979ab1241cd9f206314a6a8cc7a57ab">AMD&#95;CODE&#95;PROPERTY&#95;RESERVED1&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246ad4f0f85484d0d316b300e971dc236dae">AMD&#95;CODE&#95;PROPERTY&#95;RESERVED1&#95;SHIFT</a>,</Highlight></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133"><Highlight kind="comment">  /// Control wave ID base counter for GDS ordered-append. Used to set</Highlight></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134"><Highlight kind="comment">  /// COMPUTE&#95;DISPATCH&#95;INITIATOR.ORDERED&#95;APPEND&#95;ENBL. (Not sure if</Highlight></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135"><Highlight kind="comment">  /// ORDERED&#95;APPEND&#95;MODE also needs to be settable)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136" lineLink="#ae598a8419230cf7b6ff36928295c4246abb2410847a3e8cd98c26efc0e382c95d"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246abb2410847a3e8cd98c26efc0e382c95d">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;ORDERED&#95;APPEND&#95;GDS&#95;SHIFT</a> = 16,</Highlight></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137" lineLink="#ae598a8419230cf7b6ff36928295c4246a71801265960a6930a2caeaf3e49dc553"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a71801265960a6930a2caeaf3e49dc553">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;ORDERED&#95;APPEND&#95;GDS&#95;WIDTH</a> = 1,</Highlight></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138" lineLink="#ae598a8419230cf7b6ff36928295c4246a768d6e5c0e02ae73a1217789cb612b40"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a768d6e5c0e02ae73a1217789cb612b40">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;ORDERED&#95;APPEND&#95;GDS</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a71801265960a6930a2caeaf3e49dc553">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;ORDERED&#95;APPEND&#95;GDS&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246abb2410847a3e8cd98c26efc0e382c95d">AMD&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;ORDERED&#95;APPEND&#95;GDS&#95;SHIFT</a>,</Highlight></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140"><Highlight kind="comment">  /// The interleave (swizzle) element size in bytes required by the</Highlight></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"><Highlight kind="comment">  /// code for private memory. This must be 2, 4, 8 or 16 This value</Highlight></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><Highlight kind="comment">  /// is provided to the finalizer when it is invoked and is recorded</Highlight></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><Highlight kind="comment">  /// here. The hardware will interleave the memory requests of each</Highlight></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><Highlight kind="comment">  /// lane of a wavefront by this element size to ensure each</Highlight></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"><Highlight kind="comment">  /// work-item gets a distinct memory location. Therefore, the</Highlight></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><Highlight kind="comment">  /// finalizer ensures that all load and store operations done to</Highlight></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147"><Highlight kind="comment">  /// private memory do not exceed this size. For example, if the</Highlight></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><Highlight kind="comment">  /// element size is 4 (32-bits or dword) and a 64-bit value must be</Highlight></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><Highlight kind="comment">  /// loaded, the finalizer will generate two 32-bit loads. This</Highlight></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"><Highlight kind="comment">  /// ensures that the interleaving will get the work-item</Highlight></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><Highlight kind="comment">  /// specific dword for both halves of the 64-bit value. If it just</Highlight></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><Highlight kind="comment">  /// did a 64-bit load then it would get one dword which belonged to</Highlight></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"><Highlight kind="comment">  /// its own work-item, but the second dword would belong to the</Highlight></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154"><Highlight kind="comment">  /// adjacent lane work-item since the interleaving is in dwords.</Highlight></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156"><Highlight kind="comment">  /// The value used must match the value that the runtime configures</Highlight></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157"><Highlight kind="comment">  /// the GPU flat scratch (SH&#95;STATIC&#95;MEM&#95;CONFIG.ELEMENT&#95;SIZE). This</Highlight></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"><Highlight kind="comment">  /// is generally DWORD.</Highlight></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><Highlight kind="comment">  /// uSE VALUES FROM THE AMD&#95;ELEMENT&#95;BYTE&#95;SIZE&#95;T ENUM.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161" lineLink="#ae598a8419230cf7b6ff36928295c4246a3bee9be42329399cee1f570358daa8d3"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a3bee9be42329399cee1f570358daa8d3">AMD&#95;CODE&#95;PROPERTY&#95;PRIVATE&#95;ELEMENT&#95;SIZE&#95;SHIFT</a> = 17,</Highlight></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162" lineLink="#ae598a8419230cf7b6ff36928295c4246a377d96a4e2b2185fd66cd14744a44e3b"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a377d96a4e2b2185fd66cd14744a44e3b">AMD&#95;CODE&#95;PROPERTY&#95;PRIVATE&#95;ELEMENT&#95;SIZE&#95;WIDTH</a> = 2,</Highlight></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163" lineLink="#ae598a8419230cf7b6ff36928295c4246a67cf600a1059cf2e88d3fd31d9ec7e2f"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a67cf600a1059cf2e88d3fd31d9ec7e2f">AMD&#95;CODE&#95;PROPERTY&#95;PRIVATE&#95;ELEMENT&#95;SIZE</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a377d96a4e2b2185fd66cd14744a44e3b">AMD&#95;CODE&#95;PROPERTY&#95;PRIVATE&#95;ELEMENT&#95;SIZE&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a3bee9be42329399cee1f570358daa8d3">AMD&#95;CODE&#95;PROPERTY&#95;PRIVATE&#95;ELEMENT&#95;SIZE&#95;SHIFT</a>,</Highlight></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165"><Highlight kind="comment">  /// Are global memory addresses 64 bits. Must match</Highlight></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166"><Highlight kind="comment">  /// amd&#95;kernel&#95;code&#95;t.hsail&#95;machine&#95;model ==</Highlight></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167"><Highlight kind="comment">  /// HSA&#95;MACHINE&#95;LARGE. Must also match</Highlight></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168"><Highlight kind="comment">  /// SH&#95;MEM&#95;CONFIG.PTR32 (GFX6 (SI)/GFX7 (CI)),</Highlight></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169"><Highlight kind="comment">  /// SH&#95;MEM&#95;CONFIG.ADDRESS&#95;MODE (GFX8 (VI)+).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170" lineLink="#ae598a8419230cf7b6ff36928295c4246a720dff45724985252b3c13ad3c214256"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a720dff45724985252b3c13ad3c214256">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;PTR64&#95;SHIFT</a> = 19,</Highlight></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171" lineLink="#ae598a8419230cf7b6ff36928295c4246a21503201833dac1d4544d13d9b4cd488"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a21503201833dac1d4544d13d9b4cd488">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;PTR64&#95;WIDTH</a> = 1,</Highlight></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172" lineLink="#ae598a8419230cf7b6ff36928295c4246ada58dda78d0ca98dbac61b813b12b704"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246ada58dda78d0ca98dbac61b813b12b704">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;PTR64</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a21503201833dac1d4544d13d9b4cd488">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;PTR64&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a720dff45724985252b3c13ad3c214256">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;PTR64&#95;SHIFT</a>,</Highlight></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174"><Highlight kind="comment">  /// Indicate if the generated ISA is using a dynamically sized call</Highlight></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><Highlight kind="comment">  /// stack. This can happen if calls are implemented using a call</Highlight></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176"><Highlight kind="comment">  /// stack and recursion, alloca or calls to indirect functions are</Highlight></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177"><Highlight kind="comment">  /// present. In these cases the Finalizer cannot compute the total</Highlight></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><Highlight kind="comment">  /// private segment size at compile time. In this case the</Highlight></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><Highlight kind="comment">  /// workitem&#95;private&#95;segment&#95;byte&#95;size only specifies the statically</Highlight></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180"><Highlight kind="comment">  /// know private segment size, and additional space must be added</Highlight></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><Highlight kind="comment">  /// for the call stack.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182" lineLink="#ae598a8419230cf7b6ff36928295c4246a28a75ca1415ef6ebd7cd3defa9f89f04"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a28a75ca1415ef6ebd7cd3defa9f89f04">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;DYNAMIC&#95;CALLSTACK&#95;SHIFT</a> = 20,</Highlight></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183" lineLink="#ae598a8419230cf7b6ff36928295c4246a54fc8ea8bf4e2e3a86176aab4ac1577b"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a54fc8ea8bf4e2e3a86176aab4ac1577b">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;DYNAMIC&#95;CALLSTACK&#95;WIDTH</a> = 1,</Highlight></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184" lineLink="#ae598a8419230cf7b6ff36928295c4246ae2cf9305ae9bb7d01a81a370bdd9a6c1"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246ae2cf9305ae9bb7d01a81a370bdd9a6c1">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;DYNAMIC&#95;CALLSTACK</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a54fc8ea8bf4e2e3a86176aab4ac1577b">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;DYNAMIC&#95;CALLSTACK&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a28a75ca1415ef6ebd7cd3defa9f89f04">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;DYNAMIC&#95;CALLSTACK&#95;SHIFT</a>,</Highlight></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><Highlight kind="comment">  /// Indicate if code generated has support for debugging.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187" lineLink="#ae598a8419230cf7b6ff36928295c4246afb3e43726e3a08fe3471fa527f50f4f7"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246afb3e43726e3a08fe3471fa527f50f4f7">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;DEBUG&#95;SUPPORTED&#95;SHIFT</a> = 21,</Highlight></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188" lineLink="#ae598a8419230cf7b6ff36928295c4246ace47118c58a5be160e594545d90bedc7"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246ace47118c58a5be160e594545d90bedc7">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;DEBUG&#95;SUPPORTED&#95;WIDTH</a> = 1,</Highlight></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189" lineLink="#ae598a8419230cf7b6ff36928295c4246a6fff844a3c973d3cfa14656d7f3c326e"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a6fff844a3c973d3cfa14656d7f3c326e">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;DEBUG&#95;SUPPORTED</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246ace47118c58a5be160e594545d90bedc7">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;DEBUG&#95;SUPPORTED&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246afb3e43726e3a08fe3471fa527f50f4f7">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;DEBUG&#95;SUPPORTED&#95;SHIFT</a>,</Highlight></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191" lineLink="#ae598a8419230cf7b6ff36928295c4246af3953162d167b76545ccb764b6ca531c"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246af3953162d167b76545ccb764b6ca531c">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;XNACK&#95;SUPPORTED&#95;SHIFT</a> = 22,</Highlight></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192" lineLink="#ae598a8419230cf7b6ff36928295c4246adc6248a9791ef5fdd669c0ca8d45e174"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246adc6248a9791ef5fdd669c0ca8d45e174">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;XNACK&#95;SUPPORTED&#95;WIDTH</a> = 1,</Highlight></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193" lineLink="#ae598a8419230cf7b6ff36928295c4246ab35b1d12c35be273d4bf39fdcb022a79"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246ab35b1d12c35be273d4bf39fdcb022a79">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;XNACK&#95;SUPPORTED</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246adc6248a9791ef5fdd669c0ca8d45e174">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;XNACK&#95;SUPPORTED&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246af3953162d167b76545ccb764b6ca531c">AMD&#95;CODE&#95;PROPERTY&#95;IS&#95;XNACK&#95;SUPPORTED&#95;SHIFT</a>,</Highlight></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195" lineLink="#ae598a8419230cf7b6ff36928295c4246a6bcf042fabaa38ef83f5898bded03d42"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a6bcf042fabaa38ef83f5898bded03d42">AMD&#95;CODE&#95;PROPERTY&#95;RESERVED2&#95;SHIFT</a> = 23,</Highlight></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196" lineLink="#ae598a8419230cf7b6ff36928295c4246a30c9022fa5b98afdd1f81c7d61193945"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a30c9022fa5b98afdd1f81c7d61193945">AMD&#95;CODE&#95;PROPERTY&#95;RESERVED2&#95;WIDTH</a> = 9,</Highlight></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197" lineLink="#ae598a8419230cf7b6ff36928295c4246a6b9c704abdfa673ece12d9803e3b3ac6"><Highlight kind="normal">  <a href="#ae598a8419230cf7b6ff36928295c4246a6b9c704abdfa673ece12d9803e3b3ac6">AMD&#95;CODE&#95;PROPERTY&#95;RESERVED2</a> = ((1 &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a30c9022fa5b98afdd1f81c7d61193945">AMD&#95;CODE&#95;PROPERTY&#95;RESERVED2&#95;WIDTH</a>) - 1) &lt;&lt; <a href="#ae598a8419230cf7b6ff36928295c4246a6bcf042fabaa38ef83f5898bded03d42">AMD&#95;CODE&#95;PROPERTY&#95;RESERVED2&#95;SHIFT</a></Highlight></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><Highlight kind="comment">/// The hsa&#95;ext&#95;control&#95;directives&#95;t specifies the values for the HSAIL</Highlight></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><Highlight kind="comment">/// control directives. These control how the finalizer generates code. This</Highlight></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><Highlight kind="comment">/// struct is used both as an argument to hsaFinalizeKernel to specify values for</Highlight></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"><Highlight kind="comment">/// the control directives, and is used in HsaKernelCode to record the values of</Highlight></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><Highlight kind="comment">/// the control directives that the finalize used when generating the code which</Highlight></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><Highlight kind="comment">/// either came from the finalizer argument or explicit HSAIL control</Highlight></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206"><Highlight kind="comment">/// directives. See the definition of the control directives in HSA Programmer&#39;s</Highlight></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><Highlight kind="comment">/// Reference Manual which also defines how the values specified as finalizer</Highlight></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"><Highlight kind="comment">/// arguments have to agree with the control directives in the HSAIL code.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209" lineLink="/docs/api/structs/hsa-ext-control-directives-s"><Highlight kind="normal"></Highlight><Highlight kind="keyword">typedef</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal"><a href="/docs/api/structs/hsa-ext-control-directives-s">hsa&#95;ext&#95;control&#95;directives&#95;s</a> &#123;</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><Highlight kind="comment">  /// This is a bit set indicating which control directives have been</Highlight></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"><Highlight kind="comment">  /// specified. If the value is 0 then there are no control directives specified</Highlight></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212"><Highlight kind="comment">  /// and the rest of the fields can be ignored. The bits are accessed using the</Highlight></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><Highlight kind="comment">  /// hsa&#95;ext&#95;control&#95;directives&#95;present&#95;mask&#95;t. Any control directive that is not</Highlight></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><Highlight kind="comment">  /// enabled in this bit set must have the value of all 0s.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215" lineLink="/docs/api/structs/hsa-ext-control-directives-s/#a31c3cd8b821b9c494aa0ab25c3d4cfe4"><Highlight kind="normal">  <a href="#a366dea916dc7cec2954369e132e395e3">hsa&#95;ext&#95;control&#95;directive&#95;present64&#95;t</a> <a href="/docs/api/structs/hsa-ext-control-directives-s/#a31c3cd8b821b9c494aa0ab25c3d4cfe4">enabled&#95;control&#95;directives</a>;</Highlight></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><Highlight kind="comment">  /// If enableBreakExceptions is not enabled then must be 0, otherwise must be</Highlight></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><Highlight kind="comment">  /// non-0 and specifies the set of HSAIL exceptions that must have the BREAK</Highlight></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><Highlight kind="comment">  /// policy enabled. If this set is not empty then the generated code may have</Highlight></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><Highlight kind="comment">  /// lower performance than if the set is empty. If the kernel being finalized</Highlight></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"><Highlight kind="comment">  /// has any enablebreakexceptions control directives, then the values specified</Highlight></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222"><Highlight kind="comment">  /// by this argument are unioned with the values in these control</Highlight></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><Highlight kind="comment">  /// directives. If any of the functions the kernel calls have an</Highlight></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><Highlight kind="comment">  /// enablebreakexceptions control directive, then they must be equal or a</Highlight></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><Highlight kind="comment">  /// subset of, this union.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226" lineLink="/docs/api/structs/hsa-ext-control-directives-s/#a9c4647ae4eeaacf6fcfacd2f57ba7818"><Highlight kind="normal">  <a href="#af05e7b6c47e7baac1cc9fb203047f168">hsa&#95;ext&#95;exception&#95;kind16&#95;t</a> <a href="/docs/api/structs/hsa-ext-control-directives-s/#a9c4647ae4eeaacf6fcfacd2f57ba7818">enable&#95;break&#95;exceptions</a>;</Highlight></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><Highlight kind="comment">  /// If enableDetectExceptions is not enabled then must be 0, otherwise must be</Highlight></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"><Highlight kind="comment">  /// non-0 and specifies the set of HSAIL exceptions that must have the DETECT</Highlight></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><Highlight kind="comment">  /// policy enabled. If this set is not empty then the generated code may have</Highlight></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><Highlight kind="comment">  /// lower performance than if the set is empty. However, an implementation</Highlight></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"><Highlight kind="comment">  /// should endeavour to make the performance impact small. If the kernel being</Highlight></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><Highlight kind="comment">  /// finalized has any enabledetectexceptions control directives, then the</Highlight></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><Highlight kind="comment">  /// values specified by this argument are unioned with the values in these</Highlight></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><Highlight kind="comment">  /// control directives. If any of the functions the kernel calls have an</Highlight></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><Highlight kind="comment">  /// enabledetectexceptions control directive, then they must be equal or a</Highlight></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"><Highlight kind="comment">  /// subset of, this union.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238" lineLink="/docs/api/structs/hsa-ext-control-directives-s/#a13fe03d13e93da6c8f23ec4fd4a1acb7"><Highlight kind="normal">  <a href="#af05e7b6c47e7baac1cc9fb203047f168">hsa&#95;ext&#95;exception&#95;kind16&#95;t</a> <a href="/docs/api/structs/hsa-ext-control-directives-s/#a13fe03d13e93da6c8f23ec4fd4a1acb7">enable&#95;detect&#95;exceptions</a>;</Highlight></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><Highlight kind="comment">  /// If maxDynamicGroupSize is not enabled then must be 0, and any amount of</Highlight></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><Highlight kind="comment">  /// dynamic group segment can be allocated for a dispatch, otherwise the value</Highlight></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"><Highlight kind="comment">  /// specifies the maximum number of bytes of dynamic group segment that can be</Highlight></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><Highlight kind="comment">  /// allocated for a dispatch. If the kernel being finalized has any</Highlight></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><Highlight kind="comment">  /// maxdynamicsize control directives, then the values must be the same, and</Highlight></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><Highlight kind="comment">  /// must be the same as this argument if it is enabled. This value can be used</Highlight></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"><Highlight kind="comment">  /// by the finalizer to determine the maximum number of bytes of group memory</Highlight></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><Highlight kind="comment">  /// used by each work-group by adding this value to the group memory required</Highlight></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><Highlight kind="comment">  /// for all group segment variables used by the kernel and all functions it</Highlight></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><Highlight kind="comment">  /// calls, and group memory used to implement other HSAIL features such as</Highlight></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><Highlight kind="comment">  /// fbarriers and the detect exception operations. This can allow the finalizer</Highlight></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><Highlight kind="comment">  /// to determine the expected number of work-groups that can be executed by a</Highlight></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><Highlight kind="comment">  /// compute unit and allow more resources to be allocated to the work-items if</Highlight></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><Highlight kind="comment">  /// it is known that fewer work-groups can be executed due to group memory</Highlight></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"><Highlight kind="comment">  /// limitations.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255" lineLink="/docs/api/structs/hsa-ext-control-directives-s/#a39a5f04876f5b09c1f27a550d370c11b"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/structs/hsa-ext-control-directives-s/#a39a5f04876f5b09c1f27a550d370c11b">max&#95;dynamic&#95;group&#95;size</a>;</Highlight></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><Highlight kind="comment">  /// If maxFlatGridSize is not enabled then must be 0, otherwise must be greater</Highlight></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"><Highlight kind="comment">  /// than 0 See HSA Programmer&#39;s Reference Manual description of</Highlight></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"><Highlight kind="comment">  /// maxflatgridsize control directive.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260" lineLink="/docs/api/structs/hsa-ext-control-directives-s/#a9e7cbde447d4b61663af4c711c853598"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/structs/hsa-ext-control-directives-s/#a9e7cbde447d4b61663af4c711c853598">max&#95;flat&#95;grid&#95;size</a>;</Highlight></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><Highlight kind="comment">  /// If maxFlatWorkgroupSize is not enabled then must be 0, otherwise must be</Highlight></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><Highlight kind="comment">  /// greater than 0 See HSA Programmer&#39;s Reference Manual description of</Highlight></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><Highlight kind="comment">  /// maxflatworkgroupsize control directive.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265" lineLink="/docs/api/structs/hsa-ext-control-directives-s/#af3cc87d5c7c7509e8ca0a34d5cae5cac"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/structs/hsa-ext-control-directives-s/#af3cc87d5c7c7509e8ca0a34d5cae5cac">max&#95;flat&#95;workgroup&#95;size</a>;</Highlight></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267"><Highlight kind="comment">  /// If requestedWorkgroupsPerCu is not enabled then must be 0, and the</Highlight></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268"><Highlight kind="comment">  /// finalizer is free to generate ISA that may result in any number of</Highlight></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269"><Highlight kind="comment">  /// work-groups executing on a single compute unit. Otherwise, the finalizer</Highlight></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270"><Highlight kind="comment">  /// should attempt to generate ISA that will allow the specified number of</Highlight></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271"><Highlight kind="comment">  /// work-groups to execute on a single compute unit. This is only a hint and</Highlight></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272"><Highlight kind="comment">  /// can be ignored by the finalizer. If the kernel being finalized, or any of</Highlight></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"><Highlight kind="comment">  /// the functions it calls, has a requested control directive, then the values</Highlight></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274"><Highlight kind="comment">  /// must be the same. This can be used to determine the number of resources</Highlight></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"><Highlight kind="comment">  /// that should be allocated to a single work-group and work-item. For example,</Highlight></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><Highlight kind="comment">  /// a low value may allow more resources to be allocated, resulting in higher</Highlight></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><Highlight kind="comment">  /// per work-item performance, as it is known there will never be more than the</Highlight></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><Highlight kind="comment">  /// specified number of work-groups actually executing on the compute</Highlight></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><Highlight kind="comment">  /// unit. Conversely, a high value may allocate fewer resources, resulting in</Highlight></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280"><Highlight kind="comment">  /// lower per work-item performance, which is offset by the fact it allows more</Highlight></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281"><Highlight kind="comment">  /// work-groups to actually execute on the compute unit.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282" lineLink="/docs/api/structs/hsa-ext-control-directives-s/#a98b569b73e93a2c789560c1b27ddd1f9"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/structs/hsa-ext-control-directives-s/#a98b569b73e93a2c789560c1b27ddd1f9">requested&#95;workgroups&#95;per&#95;cu</a>;</Highlight></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><Highlight kind="comment">  /// If not enabled then all elements for Dim3 must be 0, otherwise every</Highlight></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285"><Highlight kind="comment">  /// element must be greater than 0 See HSA Programmer&#39;s Reference Manual</Highlight></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286"><Highlight kind="comment">  /// description of requiredgridsize control directive.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287" lineLink="/docs/api/structs/hsa-ext-control-directives-s/#aa39aa47358123940e91a59d86675ed56"><Highlight kind="normal">  <a href="#ae460d1df8c508a9c889d4550ea4eea30">hsa&#95;dim3&#95;t</a> <a href="/docs/api/structs/hsa-ext-control-directives-s/#aa39aa47358123940e91a59d86675ed56">required&#95;grid&#95;size</a>;</Highlight></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289"><Highlight kind="comment">  /// If requiredWorkgroupSize is not enabled then all elements for Dim3 must be</Highlight></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><Highlight kind="comment">  /// 0, and the produced code can be dispatched with any legal work-group range</Highlight></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291"><Highlight kind="comment">  /// consistent with the dispatch dimensions. Otherwise, the code produced must</Highlight></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><Highlight kind="comment">  /// always be dispatched with the specified work-group range. No element of the</Highlight></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293"><Highlight kind="comment">  /// specified range must be 0 It must be consistent with required&#95;dimensions</Highlight></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294"><Highlight kind="comment">  /// and max&#95;flat&#95;workgroup&#95;size. If the kernel being finalized, or any of the</Highlight></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"><Highlight kind="comment">  /// functions it calls, has a requiredworkgroupsize control directive, then the</Highlight></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><Highlight kind="comment">  /// values must be the same. Specifying a value can allow the finalizer to</Highlight></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297"><Highlight kind="comment">  /// optimize work-group id operations, and if the number of work-items in the</Highlight></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><Highlight kind="comment">  /// work-group is less than the WAVESIZE then barrier operations can be</Highlight></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"><Highlight kind="comment">  /// optimized to just a memory fence.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300" lineLink="/docs/api/structs/hsa-ext-control-directives-s/#aafa76308e79d007eb024a85e1dbd445c"><Highlight kind="normal">  <a href="#ae460d1df8c508a9c889d4550ea4eea30">hsa&#95;dim3&#95;t</a> <a href="/docs/api/structs/hsa-ext-control-directives-s/#aafa76308e79d007eb024a85e1dbd445c">required&#95;workgroup&#95;size</a>;</Highlight></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302"><Highlight kind="comment">  /// If requiredDim is not enabled then must be 0 and the produced kernel code</Highlight></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><Highlight kind="comment">  /// can be dispatched with 1, 2 or 3 dimensions. If enabled then the value is</Highlight></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><Highlight kind="comment">  /// 1..3 and the code produced must only be dispatched with a dimension that</Highlight></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305"><Highlight kind="comment">  /// matches. Other values are illegal. If the kernel being finalized, or any of</Highlight></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306"><Highlight kind="comment">  /// the functions it calls, has a requireddimsize control directive, then the</Highlight></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307"><Highlight kind="comment">  /// values must be the same. This can be used to optimize the code generated to</Highlight></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308"><Highlight kind="comment">  /// compute the absolute and flat work-group and work-item id, and the dim</Highlight></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309"><Highlight kind="comment">  /// HSAIL operations.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310" lineLink="/docs/api/structs/hsa-ext-control-directives-s/#ac8012e3727779504aee5326dc8dc11a3"><Highlight kind="normal">  uint8&#95;t <a href="/docs/api/structs/hsa-ext-control-directives-s/#ac8012e3727779504aee5326dc8dc11a3">required&#95;dim</a>;</Highlight></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312"><Highlight kind="comment">  /// Reserved. Must be 0</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313" lineLink="/docs/api/structs/hsa-ext-control-directives-s/#a13592ebe73dfaafc1aa8fb8280e6bad0"><Highlight kind="normal">  uint8&#95;t <a href="/docs/api/structs/hsa-ext-control-directives-s/#a13592ebe73dfaafc1aa8fb8280e6bad0">reserved</a>&#91;75&#93;;</Highlight></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314" lineLink="#aea4f3ae95cc082cd39e20252669439b7"><Highlight kind="normal">&#125; <a href="#aea4f3ae95cc082cd39e20252669439b7">hsa&#95;ext&#95;control&#95;directives&#95;t</a>;</Highlight></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316"><Highlight kind="comment">/// AMD Kernel Code Object (amd&#95;kernel&#95;code&#95;t). GPU CP uses the AMD Kernel</Highlight></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317"><Highlight kind="comment">/// Code Object to set up the hardware to execute the kernel dispatch.</Highlight></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319"><Highlight kind="comment">/// Initial Kernel Register State.</Highlight></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321"><Highlight kind="comment">/// Initial kernel register state will be set up by CP/SPI prior to the start</Highlight></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322"><Highlight kind="comment">/// of execution of every wavefront. This is limited by the constraints of the</Highlight></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323"><Highlight kind="comment">/// current hardware.</Highlight></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325"><Highlight kind="comment">/// The order of the SGPR registers is defined, but the Finalizer can specify</Highlight></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326"><Highlight kind="comment">/// which ones are actually setup in the amd&#95;kernel&#95;code&#95;t object using the</Highlight></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327"><Highlight kind="comment">/// enable&#95;sgpr&#95;&#42; bit fields. The register numbers used for enabled registers</Highlight></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328"><Highlight kind="comment">/// are dense starting at SGPR0: the first enabled register is SGPR0, the next</Highlight></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329"><Highlight kind="comment">/// enabled register is SGPR1 etc.; disabled registers do not have an SGPR</Highlight></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330"><Highlight kind="comment">/// number.</Highlight></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332"><Highlight kind="comment">/// The initial SGPRs comprise up to 16 User SRGPs that are set up by CP and</Highlight></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333"><Highlight kind="comment">/// apply to all waves of the grid. It is possible to specify more than 16 User</Highlight></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334"><Highlight kind="comment">/// SGPRs using the enable&#95;sgpr&#95;&#42; bit fields, in which case only the first 16</Highlight></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335"><Highlight kind="comment">/// are actually initialized. These are then immediately followed by the System</Highlight></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336"><Highlight kind="comment">/// SGPRs that are set up by ADC/SPI and can have different values for each wave</Highlight></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337"><Highlight kind="comment">/// of the grid dispatch.</Highlight></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339"><Highlight kind="comment">/// SGPR register initial state is defined as follows:</Highlight></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341"><Highlight kind="comment">/// Private Segment Buffer (enable&#95;sgpr&#95;private&#95;segment&#95;buffer):</Highlight></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342"><Highlight kind="comment">///   Number of User SGPR registers: 4 V# that can be used, together with</Highlight></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343"><Highlight kind="comment">///   Scratch Wave Offset as an offset, to access the Private/Spill/Arg</Highlight></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344"><Highlight kind="comment">///   segments using a segment address. It must be set as follows:</Highlight></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345"><Highlight kind="comment">///     - Base address: of the scratch memory area used by the dispatch. It</Highlight></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><Highlight kind="comment">///       does not include the scratch wave offset. It will be the per process</Highlight></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347"><Highlight kind="comment">///       SH&#95;HIDDEN&#95;PRIVATE&#95;BASE&#95;VMID plus any offset from this dispatch (for</Highlight></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348"><Highlight kind="comment">///       example there may be a per pipe offset, or per AQL Queue offset).</Highlight></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349"><Highlight kind="comment">///     - Stride + data&#95;format: Element Size &#42; Index Stride (???)</Highlight></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350"><Highlight kind="comment">///     - Cache swizzle: ???</Highlight></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351"><Highlight kind="comment">///     - Swizzle enable: SH&#95;STATIC&#95;MEM&#95;CONFIG.SWIZZLE&#95;ENABLE (must be 1 for</Highlight></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352"><Highlight kind="comment">///       scratch)</Highlight></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353"><Highlight kind="comment">///     - Num records: Flat Scratch Work Item Size / Element Size (???)</Highlight></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354"><Highlight kind="comment">///     - Dst&#95;sel&#95;&#42;: ???</Highlight></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355"><Highlight kind="comment">///     - Num&#95;format: ???</Highlight></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356"><Highlight kind="comment">///     - Element&#95;size: SH&#95;STATIC&#95;MEM&#95;CONFIG.ELEMENT&#95;SIZE (will be DWORD, must</Highlight></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357"><Highlight kind="comment">///       agree with amd&#95;kernel&#95;code&#95;t.privateElementSize)</Highlight></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358"><Highlight kind="comment">///     - Index&#95;stride: SH&#95;STATIC&#95;MEM&#95;CONFIG.INDEX&#95;STRIDE (will be 64 as must</Highlight></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359"><Highlight kind="comment">///       be number of wavefront lanes for scratch, must agree with</Highlight></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360"><Highlight kind="comment">///       amd&#95;kernel&#95;code&#95;t.wavefrontSize)</Highlight></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361"><Highlight kind="comment">///     - Add tid enable: 1</Highlight></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362"><Highlight kind="comment">///     - ATC: from SH&#95;MEM&#95;CONFIG.PRIVATE&#95;ATC,</Highlight></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363"><Highlight kind="comment">///     - Hash&#95;enable: ???</Highlight></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364"><Highlight kind="comment">///     - Heap: ???</Highlight></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365"><Highlight kind="comment">///     - Mtype: from SH&#95;STATIC&#95;MEM&#95;CONFIG.PRIVATE&#95;MTYPE</Highlight></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366"><Highlight kind="comment">///     - Type: 0 (a buffer) (???)</Highlight></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368"><Highlight kind="comment">/// Dispatch Ptr (enable&#95;sgpr&#95;dispatch&#95;ptr):</Highlight></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369"><Highlight kind="comment">///   Number of User SGPR registers: 2 64 bit address of AQL dispatch packet</Highlight></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370"><Highlight kind="comment">///   for kernel actually executing.</Highlight></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372"><Highlight kind="comment">/// Queue Ptr (enable&#95;sgpr&#95;queue&#95;ptr):</Highlight></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373"><Highlight kind="comment">///   Number of User SGPR registers: 2 64 bit address of AmdQueue object for</Highlight></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374"><Highlight kind="comment">///   AQL queue on which the dispatch packet was queued.</Highlight></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><Highlight kind="comment">/// Kernarg Segment Ptr (enable&#95;sgpr&#95;kernarg&#95;segment&#95;ptr):</Highlight></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377"><Highlight kind="comment">///   Number of User SGPR registers: 2 64 bit address of Kernarg segment. This</Highlight></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378"><Highlight kind="comment">///   is directly copied from the kernargPtr in the dispatch packet. Having CP</Highlight></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379"><Highlight kind="comment">///   load it once avoids loading it at the beginning of every wavefront.</Highlight></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381"><Highlight kind="comment">/// Dispatch Id (enable&#95;sgpr&#95;dispatch&#95;id):</Highlight></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382"><Highlight kind="comment">///   Number of User SGPR registers: 2 64 bit Dispatch ID of the dispatch</Highlight></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383"><Highlight kind="comment">///   packet being executed.</Highlight></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385"><Highlight kind="comment">/// Flat Scratch Init (enable&#95;sgpr&#95;flat&#95;scratch&#95;init):</Highlight></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386"><Highlight kind="comment">///   Number of User SGPR registers: 2 This is 2 SGPRs.</Highlight></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><Highlight kind="comment">///   For CI/VI:</Highlight></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389"><Highlight kind="comment">///     The first SGPR is a 32 bit byte offset from SH&#95;MEM&#95;HIDDEN&#95;PRIVATE&#95;BASE</Highlight></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390"><Highlight kind="comment">///     to base of memory for scratch for this dispatch. This is the same offset</Highlight></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391"><Highlight kind="comment">///     used in computing the Scratch Segment Buffer base address. The value of</Highlight></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392"><Highlight kind="comment">///     Scratch Wave Offset must be added by the kernel code and moved to</Highlight></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393"><Highlight kind="comment">///     SGPRn-4 for use as the FLAT SCRATCH BASE in flat memory instructions.</Highlight></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395"><Highlight kind="comment">///     The second SGPR is 32 bit byte size of a single work-item&#39;s scratch</Highlight></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396"><Highlight kind="comment">///     memory usage. This is directly loaded from the dispatch packet Private</Highlight></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397"><Highlight kind="comment">///     Segment Byte Size and rounded up to a multiple of DWORD.</Highlight></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399"><Highlight kind="comment">///     \\todo &#91;Does CP need to round this to &gt;4 byte alignment?&#93;</Highlight></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"><Highlight kind="comment">///     The kernel code must move to SGPRn-3 for use as the FLAT SCRATCH SIZE in</Highlight></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"><Highlight kind="comment">///     flat memory instructions. Having CP load it once avoids loading it at</Highlight></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403"><Highlight kind="comment">///     the beginning of every wavefront.</Highlight></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405"><Highlight kind="comment">///   For PI:</Highlight></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406"><Highlight kind="comment">///     This is the 64 bit base address of the scratch backing memory for</Highlight></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><Highlight kind="comment">///     allocated by CP for this dispatch.</Highlight></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><Highlight kind="comment">/// Private Segment Size (enable&#95;sgpr&#95;private&#95;segment&#95;size):</Highlight></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410"><Highlight kind="comment">///   Number of User SGPR registers: 1 The 32 bit byte size of a single</Highlight></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411"><Highlight kind="comment">///   work-item&#39;s scratch memory allocation. This is the value from the dispatch</Highlight></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412"><Highlight kind="comment">///   packet. Private Segment Byte Size rounded up by CP to a multiple of DWORD.</Highlight></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414"><Highlight kind="comment">///   \\todo &#91;Does CP need to round this to &gt;4 byte alignment?&#93;</Highlight></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416"><Highlight kind="comment">///   Having CP load it once avoids loading it at the beginning of every</Highlight></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"><Highlight kind="comment">///   wavefront.</Highlight></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><Highlight kind="comment">///   \\todo &#91;This will not be used for CI/VI since it is the same value as</Highlight></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420"><Highlight kind="comment">///   the second SGPR of Flat Scratch Init. However, it is need for PI which</Highlight></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421"><Highlight kind="comment">///   changes meaning of Flat Scratchg Init..&#93;</Highlight></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423"><Highlight kind="comment">/// Grid Work-Group Count X (enable&#95;sgpr&#95;grid&#95;workgroup&#95;count&#95;x):</Highlight></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424"><Highlight kind="comment">///   Number of User SGPR registers: 1 32 bit count of the number of</Highlight></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"><Highlight kind="comment">///   work-groups in the X dimension for the grid being executed. Computed from</Highlight></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"><Highlight kind="comment">///   the fields in the HsaDispatchPacket as</Highlight></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427"><Highlight kind="comment">///   ((gridSize.x+workgroupSize.x-1)/workgroupSize.x).</Highlight></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429"><Highlight kind="comment">/// Grid Work-Group Count Y (enable&#95;sgpr&#95;grid&#95;workgroup&#95;count&#95;y):</Highlight></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><Highlight kind="comment">///   Number of User SGPR registers: 1 32 bit count of the number of</Highlight></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431"><Highlight kind="comment">///   work-groups in the Y dimension for the grid being executed. Computed from</Highlight></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432"><Highlight kind="comment">///   the fields in the HsaDispatchPacket as</Highlight></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433"><Highlight kind="comment">///   ((gridSize.y+workgroupSize.y-1)/workgroupSize.y).</Highlight></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435"><Highlight kind="comment">///   Only initialized if &lt;16 previous SGPRs initialized.</Highlight></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437"><Highlight kind="comment">/// Grid Work-Group Count Z (enable&#95;sgpr&#95;grid&#95;workgroup&#95;count&#95;z):</Highlight></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438"><Highlight kind="comment">///   Number of User SGPR registers: 1 32 bit count of the number of</Highlight></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439"><Highlight kind="comment">///   work-groups in the Z dimension for the grid being executed. Computed</Highlight></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440"><Highlight kind="comment">///   from the fields in the HsaDispatchPacket as</Highlight></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441"><Highlight kind="comment">///   ((gridSize.z+workgroupSize.z-1)/workgroupSize.z).</Highlight></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443"><Highlight kind="comment">///   Only initialized if &lt;16 previous SGPRs initialized.</Highlight></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445"><Highlight kind="comment">/// Work-Group Id X (enable&#95;sgpr&#95;workgroup&#95;id&#95;x):</Highlight></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446"><Highlight kind="comment">///   Number of System SGPR registers: 1 32 bit work group id in X dimension</Highlight></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447"><Highlight kind="comment">///   of grid for wavefront. Always present.</Highlight></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449"><Highlight kind="comment">/// Work-Group Id Y (enable&#95;sgpr&#95;workgroup&#95;id&#95;y):</Highlight></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450"><Highlight kind="comment">///   Number of System SGPR registers: 1 32 bit work group id in Y dimension</Highlight></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451"><Highlight kind="comment">///   of grid for wavefront.</Highlight></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453"><Highlight kind="comment">/// Work-Group Id Z (enable&#95;sgpr&#95;workgroup&#95;id&#95;z):</Highlight></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454"><Highlight kind="comment">///   Number of System SGPR registers: 1 32 bit work group id in Z dimension</Highlight></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455"><Highlight kind="comment">///   of grid for wavefront. If present then Work-group Id Y will also be</Highlight></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456"><Highlight kind="comment">///   present</Highlight></CodeLine>
<Link id="l00457" /><CodeLine lineNumber="457"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00458" /><CodeLine lineNumber="458"><Highlight kind="comment">/// Work-Group Info (enable&#95;sgpr&#95;workgroup&#95;info):</Highlight></CodeLine>
<Link id="l00459" /><CodeLine lineNumber="459"><Highlight kind="comment">///   Number of System SGPR registers: 1 &#123;first&#95;wave, 14&#39;b0000,</Highlight></CodeLine>
<Link id="l00460" /><CodeLine lineNumber="460"><Highlight kind="comment">///   ordered&#95;append&#95;term&#91;10:0&#93;, threadgroup&#95;size&#95;in&#95;waves&#91;5:0&#93;&#125;</Highlight></CodeLine>
<Link id="l00461" /><CodeLine lineNumber="461"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00462" /><CodeLine lineNumber="462"><Highlight kind="comment">/// Private Segment Wave Byte Offset</Highlight></CodeLine>
<Link id="l00463" /><CodeLine lineNumber="463"><Highlight kind="comment">/// (enable&#95;sgpr&#95;private&#95;segment&#95;wave&#95;byte&#95;offset):</Highlight></CodeLine>
<Link id="l00464" /><CodeLine lineNumber="464"><Highlight kind="comment">///   Number of System SGPR registers: 1 32 bit byte offset from base of</Highlight></CodeLine>
<Link id="l00465" /><CodeLine lineNumber="465"><Highlight kind="comment">///   dispatch scratch base. Must be used as an offset with Private/Spill/Arg</Highlight></CodeLine>
<Link id="l00466" /><CodeLine lineNumber="466"><Highlight kind="comment">///   segment address when using Scratch Segment Buffer. It must be added to</Highlight></CodeLine>
<Link id="l00467" /><CodeLine lineNumber="467"><Highlight kind="comment">///   Flat Scratch Offset if setting up FLAT SCRATCH for flat addressing.</Highlight></CodeLine>
<Link id="l00468" /><CodeLine lineNumber="468"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00469" /><CodeLine lineNumber="469"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00470" /><CodeLine lineNumber="470"><Highlight kind="comment">/// The order of the VGPR registers is defined, but the Finalizer can specify</Highlight></CodeLine>
<Link id="l00471" /><CodeLine lineNumber="471"><Highlight kind="comment">/// which ones are actually setup in the amd&#95;kernel&#95;code&#95;t object using the</Highlight></CodeLine>
<Link id="l00472" /><CodeLine lineNumber="472"><Highlight kind="comment">/// enableVgpr&#42;  bit fields. The register numbers used for enabled registers</Highlight></CodeLine>
<Link id="l00473" /><CodeLine lineNumber="473"><Highlight kind="comment">/// are dense starting at VGPR0: the first enabled register is VGPR0, the next</Highlight></CodeLine>
<Link id="l00474" /><CodeLine lineNumber="474"><Highlight kind="comment">/// enabled register is VGPR1 etc.; disabled registers do not have an VGPR</Highlight></CodeLine>
<Link id="l00475" /><CodeLine lineNumber="475"><Highlight kind="comment">/// number.</Highlight></CodeLine>
<Link id="l00476" /><CodeLine lineNumber="476"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00477" /><CodeLine lineNumber="477"><Highlight kind="comment">/// VGPR register initial state is defined as follows:</Highlight></CodeLine>
<Link id="l00478" /><CodeLine lineNumber="478"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00479" /><CodeLine lineNumber="479"><Highlight kind="comment">/// Work-Item Id X (always initialized):</Highlight></CodeLine>
<Link id="l00480" /><CodeLine lineNumber="480"><Highlight kind="comment">///   Number of registers: 1 32 bit work item id in X dimension of work-group</Highlight></CodeLine>
<Link id="l00481" /><CodeLine lineNumber="481"><Highlight kind="comment">///   for wavefront lane.</Highlight></CodeLine>
<Link id="l00482" /><CodeLine lineNumber="482"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00483" /><CodeLine lineNumber="483"><Highlight kind="comment">/// Work-Item Id X (enable&#95;vgpr&#95;workitem&#95;id &gt; 0):</Highlight></CodeLine>
<Link id="l00484" /><CodeLine lineNumber="484"><Highlight kind="comment">///   Number of registers: 1 32 bit work item id in Y dimension of work-group</Highlight></CodeLine>
<Link id="l00485" /><CodeLine lineNumber="485"><Highlight kind="comment">///   for wavefront lane.</Highlight></CodeLine>
<Link id="l00486" /><CodeLine lineNumber="486"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00487" /><CodeLine lineNumber="487"><Highlight kind="comment">/// Work-Item Id X (enable&#95;vgpr&#95;workitem&#95;id &gt; 0):</Highlight></CodeLine>
<Link id="l00488" /><CodeLine lineNumber="488"><Highlight kind="comment">///   Number of registers: 1 32 bit work item id in Z dimension of work-group</Highlight></CodeLine>
<Link id="l00489" /><CodeLine lineNumber="489"><Highlight kind="comment">///   for wavefront lane.</Highlight></CodeLine>
<Link id="l00490" /><CodeLine lineNumber="490"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00491" /><CodeLine lineNumber="491"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00492" /><CodeLine lineNumber="492"><Highlight kind="comment">/// The setting of registers is being done by existing GPU hardware as follows:</Highlight></CodeLine>
<Link id="l00493" /><CodeLine lineNumber="493"><Highlight kind="comment">///   1) SGPRs before the Work-Group Ids are set by CP using the 16 User Data</Highlight></CodeLine>
<Link id="l00494" /><CodeLine lineNumber="494"><Highlight kind="comment">///      registers.</Highlight></CodeLine>
<Link id="l00495" /><CodeLine lineNumber="495"><Highlight kind="comment">///   2) Work-group Id registers X, Y, Z are set by SPI which supports any</Highlight></CodeLine>
<Link id="l00496" /><CodeLine lineNumber="496"><Highlight kind="comment">///      combination including none.</Highlight></CodeLine>
<Link id="l00497" /><CodeLine lineNumber="497"><Highlight kind="comment">///   3) Scratch Wave Offset is also set by SPI which is why its value cannot</Highlight></CodeLine>
<Link id="l00498" /><CodeLine lineNumber="498"><Highlight kind="comment">///      be added into the value Flat Scratch Offset which would avoid the</Highlight></CodeLine>
<Link id="l00499" /><CodeLine lineNumber="499"><Highlight kind="comment">///      Finalizer generated prolog having to do the add.</Highlight></CodeLine>
<Link id="l00500" /><CodeLine lineNumber="500"><Highlight kind="comment">///   4) The VGPRs are set by SPI which only supports specifying either (X),</Highlight></CodeLine>
<Link id="l00501" /><CodeLine lineNumber="501"><Highlight kind="comment">///      (X, Y) or (X, Y, Z).</Highlight></CodeLine>
<Link id="l00502" /><CodeLine lineNumber="502"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00503" /><CodeLine lineNumber="503"><Highlight kind="comment">/// Flat Scratch Dispatch Offset and Flat Scratch Size are adjacent SGRRs so</Highlight></CodeLine>
<Link id="l00504" /><CodeLine lineNumber="504"><Highlight kind="comment">/// they can be moved as a 64 bit value to the hardware required SGPRn-3 and</Highlight></CodeLine>
<Link id="l00505" /><CodeLine lineNumber="505"><Highlight kind="comment">/// SGPRn-4 respectively using the Finalizer ?FLAT&#95;SCRATCH? Register.</Highlight></CodeLine>
<Link id="l00506" /><CodeLine lineNumber="506"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00507" /><CodeLine lineNumber="507"><Highlight kind="comment">/// The global segment can be accessed either using flat operations or buffer</Highlight></CodeLine>
<Link id="l00508" /><CodeLine lineNumber="508"><Highlight kind="comment">/// operations. If buffer operations are used then the Global Buffer used to</Highlight></CodeLine>
<Link id="l00509" /><CodeLine lineNumber="509"><Highlight kind="comment">/// access HSAIL Global/Readonly/Kernarg (which are combine) segments using a</Highlight></CodeLine>
<Link id="l00510" /><CodeLine lineNumber="510"><Highlight kind="comment">/// segment address is not passed into the kernel code by CP since its base</Highlight></CodeLine>
<Link id="l00511" /><CodeLine lineNumber="511"><Highlight kind="comment">/// address is always 0 Instead the Finalizer generates prolog code to</Highlight></CodeLine>
<Link id="l00512" /><CodeLine lineNumber="512"><Highlight kind="comment">/// initialize 4 SGPRs with a V# that has the following properties, and then</Highlight></CodeLine>
<Link id="l00513" /><CodeLine lineNumber="513"><Highlight kind="comment">/// uses that in the buffer instructions:</Highlight></CodeLine>
<Link id="l00514" /><CodeLine lineNumber="514"><Highlight kind="comment">///   - base address of 0</Highlight></CodeLine>
<Link id="l00515" /><CodeLine lineNumber="515"><Highlight kind="comment">///   - no swizzle</Highlight></CodeLine>
<Link id="l00516" /><CodeLine lineNumber="516"><Highlight kind="comment">///   - ATC=1</Highlight></CodeLine>
<Link id="l00517" /><CodeLine lineNumber="517"><Highlight kind="comment">///   - MTYPE set to support memory coherence specified in</Highlight></CodeLine>
<Link id="l00518" /><CodeLine lineNumber="518"><Highlight kind="comment">///     amd&#95;kernel&#95;code&#95;t.globalMemoryCoherence</Highlight></CodeLine>
<Link id="l00519" /><CodeLine lineNumber="519"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00520" /><CodeLine lineNumber="520"><Highlight kind="comment">/// When the Global Buffer is used to access the Kernarg segment, must add the</Highlight></CodeLine>
<Link id="l00521" /><CodeLine lineNumber="521"><Highlight kind="comment">/// dispatch packet kernArgPtr to a kernarg segment address before using this V#.</Highlight></CodeLine>
<Link id="l00522" /><CodeLine lineNumber="522"><Highlight kind="comment">/// Alternatively scalar loads can be used if the kernarg offset is uniform, as</Highlight></CodeLine>
<Link id="l00523" /><CodeLine lineNumber="523"><Highlight kind="comment">/// the kernarg segment is constant for the duration of the kernel execution.</Highlight></CodeLine>
<Link id="l00524" /><CodeLine lineNumber="524"><Highlight kind="comment">///</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00525" /><CodeLine lineNumber="525"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00526" /><CodeLine lineNumber="526" lineLink="/docs/api/structs/amd-kernel-code-t"><Highlight kind="normal"></Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal"><a href="/docs/api/structs/amd-kernel-code-t">amd&#95;kernel&#95;code&#95;t</a> &#123;</Highlight></CodeLine>
<Link id="l00527" /><CodeLine lineNumber="527" lineLink="/docs/api/structs/amd-kernel-code-t/#a69b3062747791cdac6a750dda916f69b"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a69b3062747791cdac6a750dda916f69b">amd&#95;kernel&#95;code&#95;version&#95;major</a>;</Highlight></CodeLine>
<Link id="l00528" /><CodeLine lineNumber="528" lineLink="/docs/api/structs/amd-kernel-code-t/#af8a4325bdbe341cbe35667260d0cf612"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#af8a4325bdbe341cbe35667260d0cf612">amd&#95;kernel&#95;code&#95;version&#95;minor</a>;</Highlight></CodeLine>
<Link id="l00529" /><CodeLine lineNumber="529" lineLink="/docs/api/structs/amd-kernel-code-t/#a1776bdb052a121eea5af309942f9039c"><Highlight kind="normal">  uint16&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a1776bdb052a121eea5af309942f9039c">amd&#95;machine&#95;kind</a>;</Highlight></CodeLine>
<Link id="l00530" /><CodeLine lineNumber="530" lineLink="/docs/api/structs/amd-kernel-code-t/#a83a6743132dd0569a29101b5ea75ecc0"><Highlight kind="normal">  uint16&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a83a6743132dd0569a29101b5ea75ecc0">amd&#95;machine&#95;version&#95;major</a>;</Highlight></CodeLine>
<Link id="l00531" /><CodeLine lineNumber="531" lineLink="/docs/api/structs/amd-kernel-code-t/#a12b6fd60f05bb2b48109c695d11e4b9c"><Highlight kind="normal">  uint16&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a12b6fd60f05bb2b48109c695d11e4b9c">amd&#95;machine&#95;version&#95;minor</a>;</Highlight></CodeLine>
<Link id="l00532" /><CodeLine lineNumber="532" lineLink="/docs/api/structs/amd-kernel-code-t/#ac32688254d6765473b622910e45dba0e"><Highlight kind="normal">  uint16&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#ac32688254d6765473b622910e45dba0e">amd&#95;machine&#95;version&#95;stepping</a>;</Highlight></CodeLine>
<Link id="l00533" /><CodeLine lineNumber="533"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00534" /><CodeLine lineNumber="534"><Highlight kind="comment">  /// Byte offset (possibly negative) from start of amd&#95;kernel&#95;code&#95;t</Highlight></CodeLine>
<Link id="l00535" /><CodeLine lineNumber="535"><Highlight kind="comment">  /// object to kernel&#39;s entry point instruction. The actual code for</Highlight></CodeLine>
<Link id="l00536" /><CodeLine lineNumber="536"><Highlight kind="comment">  /// the kernel is required to be 256 byte aligned to match hardware</Highlight></CodeLine>
<Link id="l00537" /><CodeLine lineNumber="537"><Highlight kind="comment">  /// requirements (SQ cache line is 16). The code must be position</Highlight></CodeLine>
<Link id="l00538" /><CodeLine lineNumber="538"><Highlight kind="comment">  /// independent code (PIC) for AMD devices to give runtime the</Highlight></CodeLine>
<Link id="l00539" /><CodeLine lineNumber="539"><Highlight kind="comment">  /// option of copying code to discrete GPU memory or APU L2</Highlight></CodeLine>
<Link id="l00540" /><CodeLine lineNumber="540"><Highlight kind="comment">  /// cache. The Finalizer should endeavour to allocate all kernel</Highlight></CodeLine>
<Link id="l00541" /><CodeLine lineNumber="541"><Highlight kind="comment">  /// machine code in contiguous memory pages so that a device</Highlight></CodeLine>
<Link id="l00542" /><CodeLine lineNumber="542"><Highlight kind="comment">  /// pre-fetcher will tend to only pre-fetch Kernel Code objects,</Highlight></CodeLine>
<Link id="l00543" /><CodeLine lineNumber="543"><Highlight kind="comment">  /// improving cache performance.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00544" /><CodeLine lineNumber="544" lineLink="/docs/api/structs/amd-kernel-code-t/#a8d4f73b89b79246bd80c7e70ade9dcfd"><Highlight kind="normal">  int64&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a8d4f73b89b79246bd80c7e70ade9dcfd">kernel&#95;code&#95;entry&#95;byte&#95;offset</a>;</Highlight></CodeLine>
<Link id="l00545" /><CodeLine lineNumber="545"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00546" /><CodeLine lineNumber="546"><Highlight kind="comment">  /// Range of bytes to consider prefetching expressed as an offset</Highlight></CodeLine>
<Link id="l00547" /><CodeLine lineNumber="547"><Highlight kind="comment">  /// and size. The offset is from the start (possibly negative) of</Highlight></CodeLine>
<Link id="l00548" /><CodeLine lineNumber="548"><Highlight kind="comment">  /// amd&#95;kernel&#95;code&#95;t object. Set both to 0 if no prefetch</Highlight></CodeLine>
<Link id="l00549" /><CodeLine lineNumber="549"><Highlight kind="comment">  /// information is available.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00550" /><CodeLine lineNumber="550" lineLink="/docs/api/structs/amd-kernel-code-t/#a8eee8a5ffadb28eca3f86b1d71abb956"><Highlight kind="normal">  int64&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a8eee8a5ffadb28eca3f86b1d71abb956">kernel&#95;code&#95;prefetch&#95;byte&#95;offset</a>;</Highlight></CodeLine>
<Link id="l00551" /><CodeLine lineNumber="551" lineLink="/docs/api/structs/amd-kernel-code-t/#ae19ee952d54955cc0b116bf491fbbdb6"><Highlight kind="normal">  uint64&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#ae19ee952d54955cc0b116bf491fbbdb6">kernel&#95;code&#95;prefetch&#95;byte&#95;size</a>;</Highlight></CodeLine>
<Link id="l00552" /><CodeLine lineNumber="552"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00553" /><CodeLine lineNumber="553"><Highlight kind="comment">  /// Reserved. Must be 0</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00554" /><CodeLine lineNumber="554" lineLink="/docs/api/structs/amd-kernel-code-t/#adecf388ad5ec215ace4396e00db4a8ac"><Highlight kind="normal">  uint64&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#adecf388ad5ec215ace4396e00db4a8ac">reserved0</a>;</Highlight></CodeLine>
<Link id="l00555" /><CodeLine lineNumber="555"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00556" /><CodeLine lineNumber="556"><Highlight kind="comment">  /// Shader program settings for CS. Contains COMPUTE&#95;PGM&#95;RSRC1 and</Highlight></CodeLine>
<Link id="l00557" /><CodeLine lineNumber="557"><Highlight kind="comment">  /// COMPUTE&#95;PGM&#95;RSRC2 registers.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00558" /><CodeLine lineNumber="558" lineLink="/docs/api/structs/amd-kernel-code-t/#afe887ee8071cec14eb579fdaba4e5fbf"><Highlight kind="normal">  uint64&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#afe887ee8071cec14eb579fdaba4e5fbf">compute&#95;pgm&#95;resource&#95;registers</a>;</Highlight></CodeLine>
<Link id="l00559" /><CodeLine lineNumber="559"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00560" /><CodeLine lineNumber="560"><Highlight kind="comment">  /// Code properties. See amd&#95;code&#95;property&#95;mask&#95;t for a full list of</Highlight></CodeLine>
<Link id="l00561" /><CodeLine lineNumber="561"><Highlight kind="comment">  /// properties.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00562" /><CodeLine lineNumber="562" lineLink="/docs/api/structs/amd-kernel-code-t/#a34a391217195263371f11ba2f8219479"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a34a391217195263371f11ba2f8219479">code&#95;properties</a>;</Highlight></CodeLine>
<Link id="l00563" /><CodeLine lineNumber="563"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00564" /><CodeLine lineNumber="564"><Highlight kind="comment">  /// The amount of memory required for the combined private, spill</Highlight></CodeLine>
<Link id="l00565" /><CodeLine lineNumber="565"><Highlight kind="comment">  /// and arg segments for a work-item in bytes. If</Highlight></CodeLine>
<Link id="l00566" /><CodeLine lineNumber="566"><Highlight kind="comment">  /// is&#95;dynamic&#95;callstack is 1 then additional space must be added to</Highlight></CodeLine>
<Link id="l00567" /><CodeLine lineNumber="567"><Highlight kind="comment">  /// this value for the call stack.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00568" /><CodeLine lineNumber="568" lineLink="/docs/api/structs/amd-kernel-code-t/#ad74c415c7d3e3642886adcfd8619d11b"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#ad74c415c7d3e3642886adcfd8619d11b">workitem&#95;private&#95;segment&#95;byte&#95;size</a>;</Highlight></CodeLine>
<Link id="l00569" /><CodeLine lineNumber="569"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00570" /><CodeLine lineNumber="570"><Highlight kind="comment">  /// The amount of group segment memory required by a work-group in</Highlight></CodeLine>
<Link id="l00571" /><CodeLine lineNumber="571"><Highlight kind="comment">  /// bytes. This does not include any dynamically allocated group</Highlight></CodeLine>
<Link id="l00572" /><CodeLine lineNumber="572"><Highlight kind="comment">  /// segment memory that may be added when the kernel is</Highlight></CodeLine>
<Link id="l00573" /><CodeLine lineNumber="573"><Highlight kind="comment">  /// dispatched.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00574" /><CodeLine lineNumber="574" lineLink="/docs/api/structs/amd-kernel-code-t/#a8a4649b6a04374eaaf4bc4ef80053264"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a8a4649b6a04374eaaf4bc4ef80053264">workgroup&#95;group&#95;segment&#95;byte&#95;size</a>;</Highlight></CodeLine>
<Link id="l00575" /><CodeLine lineNumber="575"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00576" /><CodeLine lineNumber="576"><Highlight kind="comment">  /// Number of byte of GDS required by kernel dispatch. Must be 0 if</Highlight></CodeLine>
<Link id="l00577" /><CodeLine lineNumber="577"><Highlight kind="comment">  /// not using GDS.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00578" /><CodeLine lineNumber="578" lineLink="/docs/api/structs/amd-kernel-code-t/#a8c63fe3bc77fc8e389e09fcfefd4f693"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a8c63fe3bc77fc8e389e09fcfefd4f693">gds&#95;segment&#95;byte&#95;size</a>;</Highlight></CodeLine>
<Link id="l00579" /><CodeLine lineNumber="579"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00580" /><CodeLine lineNumber="580"><Highlight kind="comment">  /// The size in bytes of the kernarg segment that holds the values</Highlight></CodeLine>
<Link id="l00581" /><CodeLine lineNumber="581"><Highlight kind="comment">  /// of the arguments to the kernel. This could be used by CP to</Highlight></CodeLine>
<Link id="l00582" /><CodeLine lineNumber="582"><Highlight kind="comment">  /// prefetch the kernarg segment pointed to by the dispatch packet.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00583" /><CodeLine lineNumber="583" lineLink="/docs/api/structs/amd-kernel-code-t/#ae197ddae3e0ec48aaf7ecdfa238d385a"><Highlight kind="normal">  uint64&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#ae197ddae3e0ec48aaf7ecdfa238d385a">kernarg&#95;segment&#95;byte&#95;size</a>;</Highlight></CodeLine>
<Link id="l00584" /><CodeLine lineNumber="584"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00585" /><CodeLine lineNumber="585"><Highlight kind="comment">  /// Number of fbarrier&#39;s used in the kernel and all functions it</Highlight></CodeLine>
<Link id="l00586" /><CodeLine lineNumber="586"><Highlight kind="comment">  /// calls. If the implementation uses group memory to allocate the</Highlight></CodeLine>
<Link id="l00587" /><CodeLine lineNumber="587"><Highlight kind="comment">  /// fbarriers then that amount must already be included in the</Highlight></CodeLine>
<Link id="l00588" /><CodeLine lineNumber="588"><Highlight kind="comment">  /// workgroup&#95;group&#95;segment&#95;byte&#95;size total.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00589" /><CodeLine lineNumber="589" lineLink="/docs/api/structs/amd-kernel-code-t/#af7b9ca2595bcadf009e3e8cec76039b1"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#af7b9ca2595bcadf009e3e8cec76039b1">workgroup&#95;fbarrier&#95;count</a>;</Highlight></CodeLine>
<Link id="l00590" /><CodeLine lineNumber="590"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00591" /><CodeLine lineNumber="591"><Highlight kind="comment">  /// Number of scalar registers used by a wavefront. This includes</Highlight></CodeLine>
<Link id="l00592" /><CodeLine lineNumber="592"><Highlight kind="comment">  /// the special SGPRs for VCC, Flat Scratch Base, Flat Scratch Size</Highlight></CodeLine>
<Link id="l00593" /><CodeLine lineNumber="593"><Highlight kind="comment">  /// and XNACK (for GFX8 (VI)). It does not include the 16 SGPR added if a</Highlight></CodeLine>
<Link id="l00594" /><CodeLine lineNumber="594"><Highlight kind="comment">  /// trap handler is enabled. Used to set COMPUTE&#95;PGM&#95;RSRC1.SGPRS.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00595" /><CodeLine lineNumber="595" lineLink="/docs/api/structs/amd-kernel-code-t/#a8b8d4c303b7a4c5102da8dc27a45a3ef"><Highlight kind="normal">  uint16&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a8b8d4c303b7a4c5102da8dc27a45a3ef">wavefront&#95;sgpr&#95;count</a>;</Highlight></CodeLine>
<Link id="l00596" /><CodeLine lineNumber="596"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00597" /><CodeLine lineNumber="597"><Highlight kind="comment">  /// Number of vector registers used by each work-item. Used to set</Highlight></CodeLine>
<Link id="l00598" /><CodeLine lineNumber="598"><Highlight kind="comment">  /// COMPUTE&#95;PGM&#95;RSRC1.VGPRS.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00599" /><CodeLine lineNumber="599" lineLink="/docs/api/structs/amd-kernel-code-t/#a13e3cc02a4f9ed0ad17dc6a427c8cfa6"><Highlight kind="normal">  uint16&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a13e3cc02a4f9ed0ad17dc6a427c8cfa6">workitem&#95;vgpr&#95;count</a>;</Highlight></CodeLine>
<Link id="l00600" /><CodeLine lineNumber="600"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00601" /><CodeLine lineNumber="601"><Highlight kind="comment">  /// If reserved&#95;vgpr&#95;count is 0 then must be 0 Otherwise, this is the</Highlight></CodeLine>
<Link id="l00602" /><CodeLine lineNumber="602"><Highlight kind="comment">  /// first fixed VGPR number reserved.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00603" /><CodeLine lineNumber="603" lineLink="/docs/api/structs/amd-kernel-code-t/#a1db63c4debd90bffd965037be2dd2419"><Highlight kind="normal">  uint16&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a1db63c4debd90bffd965037be2dd2419">reserved&#95;vgpr&#95;first</a>;</Highlight></CodeLine>
<Link id="l00604" /><CodeLine lineNumber="604"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00605" /><CodeLine lineNumber="605"><Highlight kind="comment">  /// The number of consecutive VGPRs reserved by the client. If</Highlight></CodeLine>
<Link id="l00606" /><CodeLine lineNumber="606"><Highlight kind="comment">  /// is&#95;debug&#95;supported then this count includes VGPRs reserved</Highlight></CodeLine>
<Link id="l00607" /><CodeLine lineNumber="607"><Highlight kind="comment">  /// for debugger use.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00608" /><CodeLine lineNumber="608" lineLink="/docs/api/structs/amd-kernel-code-t/#a6be335b99bc919616ee2e7f979e4521b"><Highlight kind="normal">  uint16&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a6be335b99bc919616ee2e7f979e4521b">reserved&#95;vgpr&#95;count</a>;</Highlight></CodeLine>
<Link id="l00609" /><CodeLine lineNumber="609"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00610" /><CodeLine lineNumber="610"><Highlight kind="comment">  /// If reserved&#95;sgpr&#95;count is 0 then must be 0 Otherwise, this is the</Highlight></CodeLine>
<Link id="l00611" /><CodeLine lineNumber="611"><Highlight kind="comment">  /// first fixed SGPR number reserved.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00612" /><CodeLine lineNumber="612" lineLink="/docs/api/structs/amd-kernel-code-t/#a73a7429830686ee698c07843a92a765b"><Highlight kind="normal">  uint16&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a73a7429830686ee698c07843a92a765b">reserved&#95;sgpr&#95;first</a>;</Highlight></CodeLine>
<Link id="l00613" /><CodeLine lineNumber="613"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00614" /><CodeLine lineNumber="614"><Highlight kind="comment">  /// The number of consecutive SGPRs reserved by the client. If</Highlight></CodeLine>
<Link id="l00615" /><CodeLine lineNumber="615"><Highlight kind="comment">  /// is&#95;debug&#95;supported then this count includes SGPRs reserved</Highlight></CodeLine>
<Link id="l00616" /><CodeLine lineNumber="616"><Highlight kind="comment">  /// for debugger use.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00617" /><CodeLine lineNumber="617" lineLink="/docs/api/structs/amd-kernel-code-t/#afd4b8bd479ae906c9830cd862d35fd1e"><Highlight kind="normal">  uint16&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#afd4b8bd479ae906c9830cd862d35fd1e">reserved&#95;sgpr&#95;count</a>;</Highlight></CodeLine>
<Link id="l00618" /><CodeLine lineNumber="618"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00619" /><CodeLine lineNumber="619"><Highlight kind="comment">  /// If is&#95;debug&#95;supported is 0 then must be 0 Otherwise, this is the</Highlight></CodeLine>
<Link id="l00620" /><CodeLine lineNumber="620"><Highlight kind="comment">  /// fixed SGPR number used to hold the wave scratch offset for the</Highlight></CodeLine>
<Link id="l00621" /><CodeLine lineNumber="621"><Highlight kind="comment">  /// entire kernel execution, or uint16&#95;t(-1) if the register is not</Highlight></CodeLine>
<Link id="l00622" /><CodeLine lineNumber="622"><Highlight kind="comment">  /// used or not known.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00623" /><CodeLine lineNumber="623" lineLink="/docs/api/structs/amd-kernel-code-t/#afa83aedabe38cdb3d6943d6cb1f6b1a4"><Highlight kind="normal">  uint16&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#afa83aedabe38cdb3d6943d6cb1f6b1a4">debug&#95;wavefront&#95;private&#95;segment&#95;offset&#95;sgpr</a>;</Highlight></CodeLine>
<Link id="l00624" /><CodeLine lineNumber="624"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00625" /><CodeLine lineNumber="625"><Highlight kind="comment">  /// If is&#95;debug&#95;supported is 0 then must be 0 Otherwise, this is the</Highlight></CodeLine>
<Link id="l00626" /><CodeLine lineNumber="626"><Highlight kind="comment">  /// fixed SGPR number of the first of 4 SGPRs used to hold the</Highlight></CodeLine>
<Link id="l00627" /><CodeLine lineNumber="627"><Highlight kind="comment">  /// scratch V# used for the entire kernel execution, or uint16&#95;t(-1)</Highlight></CodeLine>
<Link id="l00628" /><CodeLine lineNumber="628"><Highlight kind="comment">  /// if the registers are not used or not known.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00629" /><CodeLine lineNumber="629" lineLink="/docs/api/structs/amd-kernel-code-t/#af68c1702d9f26c793dd848c8765685f9"><Highlight kind="normal">  uint16&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#af68c1702d9f26c793dd848c8765685f9">debug&#95;private&#95;segment&#95;buffer&#95;sgpr</a>;</Highlight></CodeLine>
<Link id="l00630" /><CodeLine lineNumber="630"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00631" /><CodeLine lineNumber="631"><Highlight kind="comment">  /// The maximum byte alignment of variables used by the kernel in</Highlight></CodeLine>
<Link id="l00632" /><CodeLine lineNumber="632"><Highlight kind="comment">  /// the specified memory segment. Expressed as a power of two. Must</Highlight></CodeLine>
<Link id="l00633" /><CodeLine lineNumber="633"><Highlight kind="comment">  /// be at least HSA&#95;POWERTWO&#95;16.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00634" /><CodeLine lineNumber="634" lineLink="/docs/api/structs/amd-kernel-code-t/#a701ca94d346f682b471cb0648543e23e"><Highlight kind="normal">  uint8&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a701ca94d346f682b471cb0648543e23e">kernarg&#95;segment&#95;alignment</a>;</Highlight></CodeLine>
<Link id="l00635" /><CodeLine lineNumber="635" lineLink="/docs/api/structs/amd-kernel-code-t/#a2f1b54ed94c72f92b98e6c5a36413d0b"><Highlight kind="normal">  uint8&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a2f1b54ed94c72f92b98e6c5a36413d0b">group&#95;segment&#95;alignment</a>;</Highlight></CodeLine>
<Link id="l00636" /><CodeLine lineNumber="636" lineLink="/docs/api/structs/amd-kernel-code-t/#a3f4bdeb2251ae4637ff3aa9ba109e48e"><Highlight kind="normal">  uint8&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a3f4bdeb2251ae4637ff3aa9ba109e48e">private&#95;segment&#95;alignment</a>;</Highlight></CodeLine>
<Link id="l00637" /><CodeLine lineNumber="637"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00638" /><CodeLine lineNumber="638"><Highlight kind="comment">  /// Wavefront size expressed as a power of two. Must be a power of 2</Highlight></CodeLine>
<Link id="l00639" /><CodeLine lineNumber="639"><Highlight kind="comment">  /// in range 1..64 inclusive. Used to support runtime query that</Highlight></CodeLine>
<Link id="l00640" /><CodeLine lineNumber="640"><Highlight kind="comment">  /// obtains wavefront size, which may be used by application to</Highlight></CodeLine>
<Link id="l00641" /><CodeLine lineNumber="641"><Highlight kind="comment">  /// allocated dynamic group memory and set the dispatch work-group</Highlight></CodeLine>
<Link id="l00642" /><CodeLine lineNumber="642"><Highlight kind="comment">  /// size.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00643" /><CodeLine lineNumber="643" lineLink="/docs/api/structs/amd-kernel-code-t/#a71c743526930a3412ac30725b307bd77"><Highlight kind="normal">  uint8&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a71c743526930a3412ac30725b307bd77">wavefront&#95;size</a>;</Highlight></CodeLine>
<Link id="l00644" /><CodeLine lineNumber="644"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00645" /><CodeLine lineNumber="645" lineLink="/docs/api/structs/amd-kernel-code-t/#ab57d5ee699912ac205d90dbeefaa2407"><Highlight kind="normal">  int32&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#ab57d5ee699912ac205d90dbeefaa2407">call&#95;convention</a>;</Highlight></CodeLine>
<Link id="l00646" /><CodeLine lineNumber="646" lineLink="/docs/api/structs/amd-kernel-code-t/#a6afa9ab97cc0d46bf10b1b8739bd7767"><Highlight kind="normal">  uint8&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a6afa9ab97cc0d46bf10b1b8739bd7767">reserved3</a>&#91;12&#93;;</Highlight></CodeLine>
<Link id="l00647" /><CodeLine lineNumber="647" lineLink="/docs/api/structs/amd-kernel-code-t/#a2b0cf6bce1e464a818f811b4a671fd24"><Highlight kind="normal">  uint64&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#a2b0cf6bce1e464a818f811b4a671fd24">runtime&#95;loader&#95;kernel&#95;symbol</a>;</Highlight></CodeLine>
<Link id="l00648" /><CodeLine lineNumber="648" lineLink="/docs/api/structs/amd-kernel-code-t/#ae5e524fb8cae5e05a0a1340b24f9337e"><Highlight kind="normal">  uint64&#95;t <a href="/docs/api/structs/amd-kernel-code-t/#ae5e524fb8cae5e05a0a1340b24f9337e">control&#95;directives</a>&#91;16&#93;;</Highlight></CodeLine>
<Link id="l00649" /><CodeLine lineNumber="649"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00650" /><CodeLine lineNumber="650"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00651" /><CodeLine lineNumber="651"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#endif </Highlight><Highlight kind="comment">// AMDKERNELCODET&#95;H</Highlight><Highlight kind="normal"></Highlight></CodeLine>

</ProgramListing>


</DoxygenPage>
