/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [25:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_0z ^ celloutsig_0_5z);
  assign celloutsig_1_10z = ~(celloutsig_1_9z ^ celloutsig_1_0z);
  reg [6:0] _02_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 7'h00;
    else _02_ <= { in_data[19:17], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_8z };
  assign out_data[6:0] = _02_;
  assign celloutsig_0_11z = { in_data[39:23], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z } / { 1'h1, in_data[85:71], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_9z[3:2], celloutsig_0_7z, celloutsig_0_9z[0], celloutsig_0_3z };
  assign celloutsig_1_5z = { in_data[167:157], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z } / { 1'h1, in_data[188:182], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, in_data[96] };
  assign celloutsig_1_3z = in_data[175:172] >= in_data[122:119];
  assign celloutsig_0_5z = { in_data[79:56], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } > { in_data[91:76], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_7z[4:0], celloutsig_1_9z } <= { celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_0_0z = ! in_data[68:50];
  assign celloutsig_1_0z = in_data[147:143] || in_data[125:121];
  assign celloutsig_1_9z = { celloutsig_1_7z[3:1], celloutsig_1_4z, celloutsig_1_4z } < { celloutsig_1_7z[12], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z };
  assign { celloutsig_0_9z[3:2], celloutsig_0_9z[0] } = celloutsig_0_5z ? { in_data[71], celloutsig_0_8z, celloutsig_0_3z } : { celloutsig_0_4z[2:1], 1'h0 };
  assign celloutsig_1_4z = { in_data[168:157], celloutsig_1_1z, celloutsig_1_0z } != { in_data[139:127], celloutsig_1_3z };
  assign celloutsig_1_12z = celloutsig_1_5z != in_data[188:175];
  assign celloutsig_1_14z = { celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_6z } != { celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } != { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[46:38], celloutsig_0_0z } !== { in_data[11:4], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_2z = { in_data[88:78], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } !== in_data[61:48];
  assign celloutsig_1_19z = celloutsig_1_5z[8:3] !== { in_data[143:139], celloutsig_1_17z };
  assign celloutsig_1_1z = & { celloutsig_1_0z, in_data[164:154] };
  assign celloutsig_1_8z = & { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_8z = | { in_data[93:63], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_1z = ^ { in_data[95:92], celloutsig_0_0z };
  assign celloutsig_0_12z = ^ { celloutsig_0_11z[10:9], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_1_2z = ^ in_data[109:98];
  assign celloutsig_1_6z = ^ { celloutsig_1_5z[10:7], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_11z = ^ { in_data[186:176], celloutsig_1_6z };
  assign celloutsig_1_13z = ^ { in_data[140:132], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_5z[11:5], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z } >> { celloutsig_1_5z[12:2], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_4z = in_data[58:56] - { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_17z = ~((celloutsig_1_10z & celloutsig_1_14z) | celloutsig_1_6z);
  assign celloutsig_0_9z[1] = celloutsig_0_7z;
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z };
endmodule
