#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Aug 27 18:00:18 2024
# Process ID: 1653900
# Current directory: /home/user/vivado_project
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /home/user/vivado_project/vivado.log
# Journal file: /home/user/vivado_project/vivado.jou
# Running On        :user-System-Product-Name
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency     :5500.000 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :134858 MB
# Swap memory       :2147 MB
# Total Virtual     :137005 MB
# Available Virtual :96887 MB
#-----------------------------------------------------------
source vivado_top.tcl
# set_msg_config -id {Synth 8-5821} -new_severity {WARNING}
# read_verilog rtl.v
# synth_design -part xc7k70t -top top
Command: synth_design -part xc7k70t -top top
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1654212
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1891.594 ; gain = 425.730 ; free physical = 8709 ; free virtual = 99298
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:1071]
INFO: [Synth 8-6157] synthesizing module 'module273' [/home/user/vivado_project/rtl.v:1732]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module279' [/home/user/vivado_project/rtl.v:3500]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module394' [/home/user/vivado_project/rtl.v:5437]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module394' (0#1) [/home/user/vivado_project/rtl.v:5437]
WARNING: [Synth 8-689] width (5) of port connection 'y' does not match port width (371) of module 'module394' [/home/user/vivado_project/rtl.v:4198]
WARNING: [Synth 8-689] width (20) of port connection 'wire396' does not match port width (6) of module 'module394' [/home/user/vivado_project/rtl.v:4198]
WARNING: [Synth 8-689] width (16) of port connection 'wire395' does not match port width (7) of module 'module394' [/home/user/vivado_project/rtl.v:4198]
INFO: [Synth 8-6157] synthesizing module 'module428' [/home/user/vivado_project/rtl.v:4266]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module428' (0#1) [/home/user/vivado_project/rtl.v:4266]
WARNING: [Synth 8-689] width (19) of port connection 'wire431' does not match port width (17) of module 'module428' [/home/user/vivado_project/rtl.v:4199]
WARNING: [Synth 8-689] width (25) of port connection 'y' does not match port width (2524) of module 'module428' [/home/user/vivado_project/rtl.v:4199]
INFO: [Synth 8-6155] done synthesizing module 'module279' (0#1) [/home/user/vivado_project/rtl.v:3500]
WARNING: [Synth 8-689] width (22) of port connection 'wire281' does not match port width (15) of module 'module279' [/home/user/vivado_project/rtl.v:2145]
WARNING: [Synth 8-689] width (25) of port connection 'y' does not match port width (1895) of module 'module279' [/home/user/vivado_project/rtl.v:2145]
WARNING: [Synth 8-689] width (15) of port connection 'wire282' does not match port width (12) of module 'module279' [/home/user/vivado_project/rtl.v:2145]
INFO: [Synth 8-6157] synthesizing module 'module703' [/home/user/vivado_project/rtl.v:2817]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module709' [/home/user/vivado_project/rtl.v:7839]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module709' (0#1) [/home/user/vivado_project/rtl.v:7839]
WARNING: [Synth 8-689] width (3) of port connection 'y' does not match port width (1406) of module 'module709' [/home/user/vivado_project/rtl.v:3069]
WARNING: [Synth 8-689] width (16) of port connection 'wire713' does not match port width (5) of module 'module709' [/home/user/vivado_project/rtl.v:3069]
WARNING: [Synth 8-689] width (18) of port connection 'wire711' does not match port width (7) of module 'module709' [/home/user/vivado_project/rtl.v:3069]
WARNING: [Synth 8-689] width (23) of port connection 'wire710' does not match port width (9) of module 'module709' [/home/user/vivado_project/rtl.v:3069]
INFO: [Synth 8-6157] synthesizing module 'module863' [/home/user/vivado_project/rtl.v:7044]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module863' (0#1) [/home/user/vivado_project/rtl.v:7044]
WARNING: [Synth 8-689] width (10) of port connection 'wire867' does not match port width (9) of module 'module863' [/home/user/vivado_project/rtl.v:3238]
WARNING: [Synth 8-689] width (20) of port connection 'wire864' does not match port width (18) of module 'module863' [/home/user/vivado_project/rtl.v:3238]
WARNING: [Synth 8-689] width (10) of port connection 'y' does not match port width (1776) of module 'module863' [/home/user/vivado_project/rtl.v:3238]
WARNING: [Synth 8-689] width (25) of port connection 'wire866' does not match port width (14) of module 'module863' [/home/user/vivado_project/rtl.v:3238]
INFO: [Synth 8-6157] synthesizing module 'module1025' [/home/user/vivado_project/rtl.v:6175]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module1025' (0#1) [/home/user/vivado_project/rtl.v:6175]
WARNING: [Synth 8-689] width (15) of port connection 'wire1030' does not match port width (3) of module 'module1025' [/home/user/vivado_project/rtl.v:3372]
WARNING: [Synth 8-689] width (9) of port connection 'wire1026' does not match port width (6) of module 'module1025' [/home/user/vivado_project/rtl.v:3372]
WARNING: [Synth 8-689] width (19) of port connection 'wire1028' does not match port width (7) of module 'module1025' [/home/user/vivado_project/rtl.v:3372]
WARNING: [Synth 8-689] width (17) of port connection 'wire1027' does not match port width (14) of module 'module1025' [/home/user/vivado_project/rtl.v:3372]
WARNING: [Synth 8-689] width (5) of port connection 'y' does not match port width (1989) of module 'module1025' [/home/user/vivado_project/rtl.v:3372]
INFO: [Synth 8-6157] synthesizing module 'module1192' [/home/user/vivado_project/rtl.v:5620]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module1192' (0#1) [/home/user/vivado_project/rtl.v:5620]
WARNING: [Synth 8-689] width (22) of port connection 'wire1193' does not match port width (20) of module 'module1192' [/home/user/vivado_project/rtl.v:3446]
WARNING: [Synth 8-689] width (25) of port connection 'wire1196' does not match port width (15) of module 'module1192' [/home/user/vivado_project/rtl.v:3446]
WARNING: [Synth 8-689] width (6) of port connection 'y' does not match port width (1205) of module 'module1192' [/home/user/vivado_project/rtl.v:3446]
WARNING: [Synth 8-689] width (24) of port connection 'wire1197' does not match port width (22) of module 'module1192' [/home/user/vivado_project/rtl.v:3446]
WARNING: [Synth 8-689] width (14) of port connection 'wire867' does not match port width (9) of module 'module863' [/home/user/vivado_project/rtl.v:3447]
WARNING: [Synth 8-689] width (24) of port connection 'wire864' does not match port width (18) of module 'module863' [/home/user/vivado_project/rtl.v:3447]
WARNING: [Synth 8-689] width (22) of port connection 'y' does not match port width (1776) of module 'module863' [/home/user/vivado_project/rtl.v:3447]
WARNING: [Synth 8-689] width (17) of port connection 'y' does not match port width (1406) of module 'module709' [/home/user/vivado_project/rtl.v:3448]
WARNING: [Synth 8-689] width (13) of port connection 'wire710' does not match port width (9) of module 'module709' [/home/user/vivado_project/rtl.v:3448]
WARNING: [Synth 8-689] width (10) of port connection 'wire713' does not match port width (5) of module 'module709' [/home/user/vivado_project/rtl.v:3448]
INFO: [Synth 8-6155] done synthesizing module 'module703' (0#1) [/home/user/vivado_project/rtl.v:2817]
WARNING: [Synth 8-689] width (21) of port connection 'y' does not match port width (1675) of module 'module703' [/home/user/vivado_project/rtl.v:2322]
WARNING: [Synth 8-689] width (23) of port connection 'wire704' does not match port width (14) of module 'module703' [/home/user/vivado_project/rtl.v:2322]
WARNING: [Synth 8-689] width (22) of port connection 'wire707' does not match port width (18) of module 'module703' [/home/user/vivado_project/rtl.v:2322]
WARNING: [Synth 8-689] width (17) of port connection 'wire1028' does not match port width (7) of module 'module1025' [/home/user/vivado_project/rtl.v:2323]
WARNING: [Synth 8-689] width (21) of port connection 'wire1027' does not match port width (14) of module 'module1025' [/home/user/vivado_project/rtl.v:2323]
WARNING: [Synth 8-689] width (22) of port connection 'wire1026' does not match port width (6) of module 'module1025' [/home/user/vivado_project/rtl.v:2323]
WARNING: [Synth 8-689] width (23) of port connection 'y' does not match port width (1989) of module 'module1025' [/home/user/vivado_project/rtl.v:2323]
WARNING: [Synth 8-689] width (23) of port connection 'wire1030' does not match port width (3) of module 'module1025' [/home/user/vivado_project/rtl.v:2323]
WARNING: [Synth 8-689] width (19) of port connection 'wire284' does not match port width (18) of module 'module279' [/home/user/vivado_project/rtl.v:2653]
WARNING: [Synth 8-689] width (17) of port connection 'y' does not match port width (1895) of module 'module279' [/home/user/vivado_project/rtl.v:2653]
WARNING: [Synth 8-689] width (7) of port connection 'y' does not match port width (1205) of module 'module1192' [/home/user/vivado_project/rtl.v:2654]
WARNING: [Synth 8-689] width (18) of port connection 'wire1196' does not match port width (15) of module 'module1192' [/home/user/vivado_project/rtl.v:2654]
WARNING: [Synth 8-689] width (22) of port connection 'wire1195' does not match port width (20) of module 'module1192' [/home/user/vivado_project/rtl.v:2654]
WARNING: [Synth 8-689] width (21) of port connection 'wire1193' does not match port width (20) of module 'module1192' [/home/user/vivado_project/rtl.v:2654]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2713]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2713]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2713]
WARNING: [Synth 8-689] width (6) of port connection 'wire1030' does not match port width (3) of module 'module1025' [/home/user/vivado_project/rtl.v:2772]
WARNING: [Synth 8-689] width (22) of port connection 'wire1027' does not match port width (14) of module 'module1025' [/home/user/vivado_project/rtl.v:2772]
WARNING: [Synth 8-689] width (11) of port connection 'wire1026' does not match port width (6) of module 'module1025' [/home/user/vivado_project/rtl.v:2772]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (1989) of module 'module1025' [/home/user/vivado_project/rtl.v:2772]
WARNING: [Synth 8-689] width (16) of port connection 'wire1028' does not match port width (7) of module 'module1025' [/home/user/vivado_project/rtl.v:2772]
INFO: [Synth 8-6155] done synthesizing module 'module273' (0#1) [/home/user/vivado_project/rtl.v:1732]
WARNING: [Synth 8-689] width (24) of port connection 'y' does not match port width (2862) of module 'module273' [/home/user/vivado_project/rtl.v:1613]
WARNING: [Synth 8-689] width (21) of port connection 'wire275' does not match port width (18) of module 'module273' [/home/user/vivado_project/rtl.v:1613]
WARNING: [Synth 8-689] width (20) of port connection 'wire276' does not match port width (15) of module 'module273' [/home/user/vivado_project/rtl.v:1613]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-6014] Unused sequential element reg610_reg was removed.  [/home/user/vivado_project/rtl.v:4484]
WARNING: [Synth 8-6014] Unused sequential element reg612_reg was removed.  [/home/user/vivado_project/rtl.v:4482]
WARNING: [Synth 8-6014] Unused sequential element reg613_reg was removed.  [/home/user/vivado_project/rtl.v:4481]
WARNING: [Synth 8-6014] Unused sequential element reg619_reg was removed.  [/home/user/vivado_project/rtl.v:4480]
WARNING: [Synth 8-6014] Unused sequential element reg620_reg was removed.  [/home/user/vivado_project/rtl.v:4479]
WARNING: [Synth 8-6014] Unused sequential element reg611_reg was removed.  [/home/user/vivado_project/rtl.v:4483]
WARNING: [Synth 8-6014] Unused sequential element reg722_reg was removed.  [/home/user/vivado_project/rtl.v:8008]
WARNING: [Synth 8-6014] Unused sequential element reg810_reg was removed.  [/home/user/vivado_project/rtl.v:7966]
WARNING: [Synth 8-6014] Unused sequential element reg811_reg was removed.  [/home/user/vivado_project/rtl.v:7965]
WARNING: [Synth 8-6014] Unused sequential element reg812_reg was removed.  [/home/user/vivado_project/rtl.v:7964]
WARNING: [Synth 8-6014] Unused sequential element reg813_reg was removed.  [/home/user/vivado_project/rtl.v:7963]
WARNING: [Synth 8-6014] Unused sequential element reg814_reg was removed.  [/home/user/vivado_project/rtl.v:7962]
WARNING: [Synth 8-6014] Unused sequential element reg816_reg was removed.  [/home/user/vivado_project/rtl.v:7961]
WARNING: [Synth 8-6014] Unused sequential element reg817_reg was removed.  [/home/user/vivado_project/rtl.v:7960]
WARNING: [Synth 8-6014] Unused sequential element reg819_reg was removed.  [/home/user/vivado_project/rtl.v:7959]
WARNING: [Synth 8-6014] Unused sequential element reg721_reg was removed.  [/home/user/vivado_project/rtl.v:8008]
WARNING: [Synth 8-6014] Unused sequential element reg985_reg was removed.  [/home/user/vivado_project/rtl.v:7199]
WARNING: [Synth 8-6014] Unused sequential element reg987_reg was removed.  [/home/user/vivado_project/rtl.v:7198]
WARNING: [Synth 8-6014] Unused sequential element reg990_reg was removed.  [/home/user/vivado_project/rtl.v:7197]
WARNING: [Synth 8-6014] Unused sequential element reg991_reg was removed.  [/home/user/vivado_project/rtl.v:7196]
WARNING: [Synth 8-6014] Unused sequential element reg1283_reg was removed.  [/home/user/vivado_project/rtl.v:5723]
WARNING: [Synth 8-6014] Unused sequential element reg1463_reg was removed.  [/home/user/vivado_project/rtl.v:1954]
WARNING: [Synth 8-6014] Unused sequential element reg1464_reg was removed.  [/home/user/vivado_project/rtl.v:1953]
WARNING: [Synth 8-6014] Unused sequential element reg1485_reg was removed.  [/home/user/vivado_project/rtl.v:333]
WARNING: [Synth 8-6014] Unused sequential element reg1488_reg was removed.  [/home/user/vivado_project/rtl.v:331]
WARNING: [Synth 8-6014] Unused sequential element reg1489_reg was removed.  [/home/user/vivado_project/rtl.v:330]
WARNING: [Synth 8-3917] design top has port y[3689] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3688] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3687] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3686] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3685] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3684] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3683] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3682] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3681] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3680] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3679] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3678] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3677] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3676] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3675] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3674] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3673] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3672] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3671] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3670] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3669] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3219] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3218] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3217] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3216] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3215] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3214] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3213] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3212] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3211] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3210] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3209] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3208] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3207] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3206] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3205] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3204] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3203] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3202] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3201] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3200] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3199] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3198] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3197] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3196] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3195] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3194] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3193] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3192] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3172] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3171] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3170] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3169] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3168] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3167] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3166] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3165] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3164] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3163] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3162] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3161] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3160] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3159] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3158] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3157] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3156] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3155] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3154] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3153] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3141] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3140] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3139] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3138] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3137] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3136] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3135] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3134] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3133] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3132] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3131] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3130] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3129] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3128] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3127] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3126] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3125] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3124] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3123] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3122] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3121] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3120] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3089] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3088] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3087] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3086] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3085] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3084] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3083] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3082] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3081] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2071.562 ; gain = 605.699 ; free physical = 8415 ; free virtual = 99039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.375 ; gain = 623.512 ; free physical = 8213 ; free virtual = 98837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2097.379 ; gain = 631.516 ; free physical = 8209 ; free virtual = 98833
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7k70tfbg676-3 does not have CEAM library.
WARNING: [Synth 8-3936] Found unconnected internal register 'reg803_reg' and it is trimmed from '3' to '1' bits. [/home/user/vivado_project/rtl.v:7968]
WARNING: [Synth 8-5577] Initial value set on signal reg407 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [/home/user/vivado_project/rtl.v:5451]
WARNING: [Synth 8-327] inferring latch for variable 'forvar408' [/home/user/vivado_project/rtl.v:5494]
WARNING: [Synth 8-327] inferring latch for variable 'forvar413' [/home/user/vivado_project/rtl.v:5491]
WARNING: [Synth 8-327] inferring latch for variable 'forvar470' [/home/user/vivado_project/rtl.v:4647]
WARNING: [Synth 8-327] inferring latch for variable 'forvar478' [/home/user/vivado_project/rtl.v:4644]
WARNING: [Synth 8-327] inferring latch for variable 'forvar479' [/home/user/vivado_project/rtl.v:4635]
WARNING: [Synth 8-327] inferring latch for variable 'forvar481' [/home/user/vivado_project/rtl.v:4634]
WARNING: [Synth 8-327] inferring latch for variable 'forvar503' [/home/user/vivado_project/rtl.v:4629]
WARNING: [Synth 8-327] inferring latch for variable 'forvar505' [/home/user/vivado_project/rtl.v:4625]
WARNING: [Synth 8-327] inferring latch for variable 'forvar511' [/home/user/vivado_project/rtl.v:4623]
WARNING: [Synth 8-327] inferring latch for variable 'forvar519' [/home/user/vivado_project/rtl.v:4617]
WARNING: [Synth 8-327] inferring latch for variable 'forvar518' [/home/user/vivado_project/rtl.v:4609]
WARNING: [Synth 8-327] inferring latch for variable 'forvar526' [/home/user/vivado_project/rtl.v:4608]
WARNING: [Synth 8-327] inferring latch for variable 'forvar310' [/home/user/vivado_project/rtl.v:3781]
WARNING: [Synth 8-327] inferring latch for variable 'forvar335' [/home/user/vivado_project/rtl.v:3762]
WARNING: [Synth 8-327] inferring latch for variable 'forvar352' [/home/user/vivado_project/rtl.v:3756]
WARNING: [Synth 8-327] inferring latch for variable 'forvar357' [/home/user/vivado_project/rtl.v:3753]
WARNING: [Synth 8-327] inferring latch for variable 'forvar349' [/home/user/vivado_project/rtl.v:3750]
WARNING: [Synth 8-327] inferring latch for variable 'forvar361' [/home/user/vivado_project/rtl.v:3748]
WARNING: [Synth 8-327] inferring latch for variable 'forvar376' [/home/user/vivado_project/rtl.v:3740]
WARNING: [Synth 8-5577] Initial value set on signal reg716 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [/home/user/vivado_project/rtl.v:7900]
WARNING: [Synth 8-327] inferring latch for variable 'forvar747' [/home/user/vivado_project/rtl.v:8054]
WARNING: [Synth 8-327] inferring latch for variable 'forvar748' [/home/user/vivado_project/rtl.v:8051]
WARNING: [Synth 8-327] inferring latch for variable 'forvar778' [/home/user/vivado_project/rtl.v:8036]
WARNING: [Synth 8-327] inferring latch for variable 'forvar781' [/home/user/vivado_project/rtl.v:8034]
WARNING: [Synth 8-327] inferring latch for variable 'forvar784' [/home/user/vivado_project/rtl.v:8032]
WARNING: [Synth 8-327] inferring latch for variable 'forvar876' [/home/user/vivado_project/rtl.v:7317]
WARNING: [Synth 8-327] inferring latch for variable 'forvar891' [/home/user/vivado_project/rtl.v:7310]
WARNING: [Synth 8-327] inferring latch for variable 'forvar894' [/home/user/vivado_project/rtl.v:7307]
WARNING: [Synth 8-327] inferring latch for variable 'forvar915' [/home/user/vivado_project/rtl.v:7299]
WARNING: [Synth 8-327] inferring latch for variable 'forvar932' [/home/user/vivado_project/rtl.v:7288]
WARNING: [Synth 8-327] inferring latch for variable 'forvar931' [/home/user/vivado_project/rtl.v:7286]
WARNING: [Synth 8-327] inferring latch for variable 'forvar937' [/home/user/vivado_project/rtl.v:7284]
WARNING: [Synth 8-327] inferring latch for variable 'forvar957' [/home/user/vivado_project/rtl.v:7276]
WARNING: [Synth 8-327] inferring latch for variable 'forvar954' [/home/user/vivado_project/rtl.v:7274]
WARNING: [Synth 8-327] inferring latch for variable 'forvar978' [/home/user/vivado_project/rtl.v:7264]
WARNING: [Synth 8-327] inferring latch for variable 'forvar977' [/home/user/vivado_project/rtl.v:7261]
WARNING: [Synth 8-327] inferring latch for variable 'forvar982' [/home/user/vivado_project/rtl.v:7259]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1033' [/home/user/vivado_project/rtl.v:6475]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1042' [/home/user/vivado_project/rtl.v:6473]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1055' [/home/user/vivado_project/rtl.v:6468]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1061' [/home/user/vivado_project/rtl.v:6463]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1071' [/home/user/vivado_project/rtl.v:6457]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1067' [/home/user/vivado_project/rtl.v:6455]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1073' [/home/user/vivado_project/rtl.v:6453]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1080' [/home/user/vivado_project/rtl.v:6443]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1092' [/home/user/vivado_project/rtl.v:6439]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1087' [/home/user/vivado_project/rtl.v:6436]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1106' [/home/user/vivado_project/rtl.v:6430]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1109' [/home/user/vivado_project/rtl.v:6427]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1114' [/home/user/vivado_project/rtl.v:6422]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1127' [/home/user/vivado_project/rtl.v:6414]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1133' [/home/user/vivado_project/rtl.v:6413]
WARNING: [Synth 8-5577] Initial value set on signal reg1213 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [/home/user/vivado_project/rtl.v:5663]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1199' [/home/user/vivado_project/rtl.v:5808]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1255' [/home/user/vivado_project/rtl.v:5781]
WARNING: [Synth 8-327] inferring latch for variable 'forvar833' [/home/user/vivado_project/rtl.v:3065]
WARNING: [Synth 8-327] inferring latch for variable 'forvar826' [/home/user/vivado_project/rtl.v:3058]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1179' [/home/user/vivado_project/rtl.v:3027]
WARNING: [Synth 8-5577] Initial value set on signal reg692 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [/home/user/vivado_project/rtl.v:1820]
WARNING: [Synth 8-5577] Initial value set on signal reg1334 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [/home/user/vivado_project/rtl.v:1795]
WARNING: [Synth 8-327] inferring latch for variable 'forvar662' [/home/user/vivado_project/rtl.v:2137]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1353' [/home/user/vivado_project/rtl.v:2101]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1378' [/home/user/vivado_project/rtl.v:2091]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1385' [/home/user/vivado_project/rtl.v:2086]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1388' [/home/user/vivado_project/rtl.v:2085]
WARNING: [Synth 8-5577] Initial value set on signal reg100 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [/home/user/vivado_project/rtl.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'forvar6' [/home/user/vivado_project/rtl.v:624]
WARNING: [Synth 8-327] inferring latch for variable 'forvar7' [/home/user/vivado_project/rtl.v:616]
WARNING: [Synth 8-327] inferring latch for variable 'forvar12' [/home/user/vivado_project/rtl.v:615]
WARNING: [Synth 8-327] inferring latch for variable 'forvar14' [/home/user/vivado_project/rtl.v:614]
WARNING: [Synth 8-327] inferring latch for variable 'forvar23' [/home/user/vivado_project/rtl.v:603]
WARNING: [Synth 8-327] inferring latch for variable 'forvar28' [/home/user/vivado_project/rtl.v:602]
WARNING: [Synth 8-327] inferring latch for variable 'forvar38' [/home/user/vivado_project/rtl.v:601]
WARNING: [Synth 8-327] inferring latch for variable 'forvar57' [/home/user/vivado_project/rtl.v:593]
WARNING: [Synth 8-327] inferring latch for variable 'forvar90' [/home/user/vivado_project/rtl.v:577]
WARNING: [Synth 8-327] inferring latch for variable 'forvar102' [/home/user/vivado_project/rtl.v:566]
WARNING: [Synth 8-327] inferring latch for variable 'forvar106' [/home/user/vivado_project/rtl.v:565]
WARNING: [Synth 8-327] inferring latch for variable 'forvar112' [/home/user/vivado_project/rtl.v:562]
WARNING: [Synth 8-327] inferring latch for variable 'forvar111' [/home/user/vivado_project/rtl.v:557]
WARNING: [Synth 8-327] inferring latch for variable 'forvar119' [/home/user/vivado_project/rtl.v:555]
WARNING: [Synth 8-327] inferring latch for variable 'forvar200' [/home/user/vivado_project/rtl.v:517]
WARNING: [Synth 8-327] inferring latch for variable 'forvar194' [/home/user/vivado_project/rtl.v:515]
WARNING: [Synth 8-327] inferring latch for variable 'forvar207' [/home/user/vivado_project/rtl.v:513]
WARNING: [Synth 8-327] inferring latch for variable 'forvar257' [/home/user/vivado_project/rtl.v:477]
WARNING: [Synth 8-327] inferring latch for variable 'forvar264' [/home/user/vivado_project/rtl.v:475]
WARNING: [Synth 8-327] inferring latch for variable 'forvar267' [/home/user/vivado_project/rtl.v:472]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2166.129 ; gain = 700.266 ; free physical = 7756 ; free virtual = 98444
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   38 Bit       Adders := 1     
	   3 Input   34 Bit       Adders := 3     
	   2 Input   25 Bit       Adders := 8     
	   3 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 11    
	   3 Input   24 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 5     
	   3 Input   23 Bit       Adders := 4     
	   2 Input   21 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 4     
	   3 Input   20 Bit       Adders := 3     
	   2 Input   19 Bit       Adders := 7     
	   3 Input   18 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 4     
	   2 Input   17 Bit       Adders := 9     
	   3 Input   17 Bit       Adders := 7     
	   2 Input   16 Bit       Adders := 6     
	   2 Input   15 Bit       Adders := 5     
	   3 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 6     
	   3 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 14    
	   3 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 9     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 5     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input     31 Bit         XORs := 2     
	   2 Input     28 Bit         XORs := 2     
	   2 Input     26 Bit         XORs := 3     
	   2 Input     25 Bit         XORs := 7     
	   2 Input     24 Bit         XORs := 13    
	   3 Input     24 Bit         XORs := 1     
	   2 Input     23 Bit         XORs := 15    
	   2 Input     22 Bit         XORs := 9     
	   2 Input     21 Bit         XORs := 11    
	   2 Input     20 Bit         XORs := 15    
	   2 Input     19 Bit         XORs := 7     
	   2 Input     18 Bit         XORs := 13    
	   2 Input     17 Bit         XORs := 7     
	   2 Input     16 Bit         XORs := 13    
	   2 Input     15 Bit         XORs := 5     
	   2 Input     14 Bit         XORs := 7     
	   2 Input     13 Bit         XORs := 4     
	   2 Input     12 Bit         XORs := 15    
	   2 Input     11 Bit         XORs := 3     
	   2 Input     10 Bit         XORs := 11    
	   2 Input      9 Bit         XORs := 16    
	   2 Input      8 Bit         XORs := 15    
	   2 Input      7 Bit         XORs := 9     
	   3 Input      7 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 8     
	   2 Input      5 Bit         XORs := 8     
	   2 Input      4 Bit         XORs := 7     
	   2 Input      3 Bit         XORs := 3     
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---XORs : 
	               43 Bit    Wide XORs := 2     
	               42 Bit    Wide XORs := 2     
	               34 Bit    Wide XORs := 2     
	               28 Bit    Wide XORs := 2     
	               27 Bit    Wide XORs := 1     
	               25 Bit    Wide XORs := 14    
	               24 Bit    Wide XORs := 18    
	               23 Bit    Wide XORs := 16    
	               22 Bit    Wide XORs := 14    
	               21 Bit    Wide XORs := 13    
	               20 Bit    Wide XORs := 10    
	               19 Bit    Wide XORs := 14    
	               18 Bit    Wide XORs := 19    
	               17 Bit    Wide XORs := 2     
	               16 Bit    Wide XORs := 12    
	               15 Bit    Wide XORs := 15    
	               14 Bit    Wide XORs := 18    
	               13 Bit    Wide XORs := 5     
	               12 Bit    Wide XORs := 12    
	               11 Bit    Wide XORs := 14    
	               10 Bit    Wide XORs := 21    
	                9 Bit    Wide XORs := 14    
	                8 Bit    Wide XORs := 22    
	                7 Bit    Wide XORs := 14    
	                6 Bit    Wide XORs := 15    
	                5 Bit    Wide XORs := 12    
	                4 Bit    Wide XORs := 8     
	                3 Bit    Wide XORs := 5     
	                2 Bit    Wide XORs := 12    
	                1 Bit    Wide XORs := 60    
+---Registers : 
	               25 Bit    Registers := 57    
	               24 Bit    Registers := 69    
	               23 Bit    Registers := 54    
	               22 Bit    Registers := 56    
	               21 Bit    Registers := 68    
	               20 Bit    Registers := 60    
	               19 Bit    Registers := 64    
	               18 Bit    Registers := 68    
	               17 Bit    Registers := 69    
	               16 Bit    Registers := 79    
	               15 Bit    Registers := 68    
	               14 Bit    Registers := 57    
	               13 Bit    Registers := 51    
	               12 Bit    Registers := 65    
	               11 Bit    Registers := 74    
	               10 Bit    Registers := 76    
	                9 Bit    Registers := 72    
	                8 Bit    Registers := 70    
	                7 Bit    Registers := 53    
	                6 Bit    Registers := 94    
	                5 Bit    Registers := 65    
	                4 Bit    Registers := 87    
	                3 Bit    Registers := 72    
	                2 Bit    Registers := 45    
	                1 Bit    Registers := 117   
+---Multipliers : 
	              20x43  Multipliers := 2     
	              13x26  Multipliers := 1     
	               5x25  Multipliers := 1     
	               1x24  Multipliers := 2     
	               3x11  Multipliers := 3     
	               5x24  Multipliers := 3     
	               8x14  Multipliers := 4     
	              21x23  Multipliers := 2     
	              22x22  Multipliers := 2     
	              17x21  Multipliers := 3     
	              17x20  Multipliers := 2     
	               1x20  Multipliers := 1     
	               9x19  Multipliers := 2     
	               2x19  Multipliers := 1     
	               8x19  Multipliers := 1     
	               1x18  Multipliers := 2     
	              17x18  Multipliers := 2     
	               6x12  Multipliers := 2     
	               1x16  Multipliers := 4     
	              17x17  Multipliers := 5     
	               6x17  Multipliers := 1     
	               1x15  Multipliers := 2     
	               1x13  Multipliers := 2     
	              12x13  Multipliers := 2     
	               3x12  Multipliers := 1     
	               8x11  Multipliers := 2     
	               2x11  Multipliers := 1     
	                7x9  Multipliers := 2     
	                1x8  Multipliers := 2     
	                3x8  Multipliers := 2     
	                1x5  Multipliers := 2     
	                1x3  Multipliers := 2     
	                3x3  Multipliers := 5     
	                1x1  Multipliers := 4     
+---Muxes : 
	   2 Input   43 Bit        Muxes := 2     
	   2 Input   42 Bit        Muxes := 3     
	   2 Input   41 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 2     
	   2 Input   39 Bit        Muxes := 2     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 8     
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 3     
	   2 Input   28 Bit        Muxes := 4     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 114   
	   3 Input   25 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 129   
	   3 Input   24 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 94    
	   3 Input   23 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 91    
	   3 Input   22 Bit        Muxes := 3     
	   2 Input   21 Bit        Muxes := 135   
	   2 Input   20 Bit        Muxes := 137   
	   3 Input   20 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 87    
	   3 Input   19 Bit        Muxes := 4     
	   2 Input   18 Bit        Muxes := 140   
	   3 Input   18 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 128   
	   3 Input   17 Bit        Muxes := 5     
	   5 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 112   
	   6 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 105   
	   3 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 100   
	   4 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 67    
	   3 Input   13 Bit        Muxes := 5     
	   4 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 151   
	   3 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 101   
	   3 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 102   
	   3 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 190   
	   2 Input    8 Bit        Muxes := 163   
	   3 Input    8 Bit        Muxes := 9     
	   4 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 102   
	   3 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 135   
	   3 Input    6 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 68    
	   2 Input    4 Bit        Muxes := 142   
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 132   
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 83    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 372   
	   3 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
liers := 2     
	               1x20  Multipliers := 1     
	               9x19  Multipliers := 2     
	               2x19  Multipliers := 1     
	               8x19  Multipliers := 1     
	               1x18  Multipliers := 2     
	              17x18  Multipliers := 2     
	               6x12  Multipliers := 2     
	               1x16  Multipliers := 4     
	              17x17  Multipliers := 5     
	               6x17  Multipliers := 1     
	               1x15  Multipliers := 2     
	               1x13  Multipliers := 2     
	              12x13  Multipliers := 2     
	               3x12  Multipliers := 1     
	               8x11  Multipliers := 2     
	               2x11  Multipliers := 1     
	                7x9  Multipliers := 2     
	                1x8  Multipliers := 2     
	                3x8  Multipliers := 2     
	                1x5  Multipliers := 2     
	                1x3  Multipliers := 2     
	                3x3  Multipliers := 5     
	                1x1  Multipliers := 4     
+---Muxes : 
	   2 Input   43 Bit        Muxes := 2     
	   2 Input   42 Bit        Muxes := 3     
	   2 Input   41 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 2     
	   2 Input   39 Bit        Muxes := 2     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 8     
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 3     
	   2 Input   28 Bit        Muxes := 4     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 114   
	   3 Input   25 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 129   
	   3 Input   24 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 94    
	   3 Input   23 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 91    
	   3 Input   22 Bit        Muxes := 3     
	   2 Input   21 Bit        Muxes := 135   
	   2 Input   20 Bit        Muxes := 137   
	   3 Input   20 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 87    
	   3 Input   19 Bit        Muxes := 4     
	   2 Input   18 Bit        Muxes := 140   
	   3 Input   18 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 128   
	   3 Input   17 Bit        Muxes := 5     
	   5 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 112   
	   6 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 105   
	   3 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 100   
	   4 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 67    
	   3 Input   13 Bit        Muxes := 5     
	   4 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 151   
	   3 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 101   
	   3 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 102   
	   3 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 190   
	   2 Input    8 Bit        Muxes := 163   
	   3 Input    8 Bit        Muxes := 9     
	   4 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 102   
	   3 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 135   
	   3 Input    6 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 68    
	   2 Input    4 Bit        Muxes := 142   
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 132   
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 83    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 372   
	   3 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
