set_property SRC_FILE_INFO {cfile:/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_0/bd_45eb_microblaze_I_0.xdc rfile:../../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_0/bd_45eb_microblaze_I_0.xdc id:1 order:EARLY scoped_inst:inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_1/bd_45eb_rst_0_0.xdc rfile:../../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_1/bd_45eb_rst_0_0.xdc id:2 order:EARLY scoped_inst:inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_2/bd_45eb_ilmb_0.xdc rfile:../../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_2/bd_45eb_ilmb_0.xdc id:3 order:EARLY scoped_inst:inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_3/bd_45eb_dlmb_0.xdc rfile:../../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_3/bd_45eb_dlmb_0.xdc id:4 order:EARLY scoped_inst:inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0_board.xdc rfile:../../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0_board.xdc id:5 order:EARLY used_in_board:yes scoped_inst:inst prop_thru_buffer:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/par/design_1_ddr4_0_0.xdc rfile:../../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/par/design_1_ddr4_0_0.xdc id:6 order:EARLY scoped_inst:inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.runs/design_1_ddr4_0_0_synth_1/dont_touch.xdc rfile:../../../dont_touch.xdc id:7} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/Reset]
set_property src_info {type:SCOPED_XDC file:2 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins [list inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D]]
set_property src_info {type:SCOPED_XDC file:3 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/SYS_Rst]
set_property src_info {type:SCOPED_XDC file:4 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/SYS_Rst]
set_property src_info {type:SCOPED_XDC file:5 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_act_n [get_ports c0_ddr4_act_n]
set_property src_info {type:SCOPED_XDC file:5 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_adr0 [get_ports {c0_ddr4_adr[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_adr1 [get_ports {c0_ddr4_adr[1]}]
set_property src_info {type:SCOPED_XDC file:5 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_adr2 [get_ports {c0_ddr4_adr[2]}]
set_property src_info {type:SCOPED_XDC file:5 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_adr3 [get_ports {c0_ddr4_adr[3]}]
set_property src_info {type:SCOPED_XDC file:5 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_adr4 [get_ports {c0_ddr4_adr[4]}]
set_property src_info {type:SCOPED_XDC file:5 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_adr5 [get_ports {c0_ddr4_adr[5]}]
set_property src_info {type:SCOPED_XDC file:5 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_adr6 [get_ports {c0_ddr4_adr[6]}]
set_property src_info {type:SCOPED_XDC file:5 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_adr7 [get_ports {c0_ddr4_adr[7]}]
set_property src_info {type:SCOPED_XDC file:5 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_adr8 [get_ports {c0_ddr4_adr[8]}]
set_property src_info {type:SCOPED_XDC file:5 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_adr9 [get_ports {c0_ddr4_adr[9]}]
set_property src_info {type:SCOPED_XDC file:5 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_adr10 [get_ports {c0_ddr4_adr[10]}]
set_property src_info {type:SCOPED_XDC file:5 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_adr11 [get_ports {c0_ddr4_adr[11]}]
set_property src_info {type:SCOPED_XDC file:5 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_adr12 [get_ports {c0_ddr4_adr[12]}]
set_property src_info {type:SCOPED_XDC file:5 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_adr13 [get_ports {c0_ddr4_adr[13]}]
set_property src_info {type:SCOPED_XDC file:5 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_adr14 [get_ports {c0_ddr4_adr[14]}]
set_property src_info {type:SCOPED_XDC file:5 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_adr15 [get_ports {c0_ddr4_adr[15]}]
set_property src_info {type:SCOPED_XDC file:5 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_adr16 [get_ports {c0_ddr4_adr[16]}]
set_property src_info {type:SCOPED_XDC file:5 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_ba0 [get_ports {c0_ddr4_ba[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_ba1 [get_ports {c0_ddr4_ba[1]}]
set_property src_info {type:SCOPED_XDC file:5 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_bg [get_ports {c0_ddr4_bg[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_ck_c [get_ports {c0_ddr4_ck_c[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_ck_t [get_ports {c0_ddr4_ck_t[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_cke [get_ports {c0_ddr4_cke[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_cs_n [get_ports {c0_ddr4_cs_n[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n0 [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n1 [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:5 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n2 [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:5 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n3 [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:5 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n4 [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:5 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n5 [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:5 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n6 [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:5 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n7 [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:5 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq0 [get_ports {c0_ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq1 [get_ports {c0_ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:5 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq2 [get_ports {c0_ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:5 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq3 [get_ports {c0_ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:5 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq4 [get_ports {c0_ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:5 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq5 [get_ports {c0_ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:5 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq6 [get_ports {c0_ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:5 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq7 [get_ports {c0_ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:5 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq8 [get_ports {c0_ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:5 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq9 [get_ports {c0_ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:5 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq10 [get_ports {c0_ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:5 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq11 [get_ports {c0_ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:5 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq12 [get_ports {c0_ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:5 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq13 [get_ports {c0_ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:5 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq14 [get_ports {c0_ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:5 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq15 [get_ports {c0_ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:5 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq16 [get_ports {c0_ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:5 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq17 [get_ports {c0_ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:5 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq18 [get_ports {c0_ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:5 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq19 [get_ports {c0_ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:5 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq20 [get_ports {c0_ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:5 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq21 [get_ports {c0_ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:5 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq22 [get_ports {c0_ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:5 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq23 [get_ports {c0_ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:5 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq24 [get_ports {c0_ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:5 line:113 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq25 [get_ports {c0_ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:5 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq26 [get_ports {c0_ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:5 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq27 [get_ports {c0_ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:5 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq28 [get_ports {c0_ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:5 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq29 [get_ports {c0_ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:5 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq30 [get_ports {c0_ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:5 line:125 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq31 [get_ports {c0_ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:5 line:127 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq32 [get_ports {c0_ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:5 line:129 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq33 [get_ports {c0_ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:5 line:131 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq34 [get_ports {c0_ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:5 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq35 [get_ports {c0_ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:5 line:135 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq36 [get_ports {c0_ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:5 line:137 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq37 [get_ports {c0_ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:5 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq38 [get_ports {c0_ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:5 line:141 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq39 [get_ports {c0_ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:5 line:143 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq40 [get_ports {c0_ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:5 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq41 [get_ports {c0_ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:5 line:147 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq42 [get_ports {c0_ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:5 line:149 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq43 [get_ports {c0_ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:5 line:151 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq44 [get_ports {c0_ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:5 line:153 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq45 [get_ports {c0_ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:5 line:155 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq46 [get_ports {c0_ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:5 line:157 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq47 [get_ports {c0_ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:5 line:159 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq48 [get_ports {c0_ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:5 line:161 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq49 [get_ports {c0_ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:5 line:163 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq50 [get_ports {c0_ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:5 line:165 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq51 [get_ports {c0_ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:5 line:167 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq52 [get_ports {c0_ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:5 line:169 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq53 [get_ports {c0_ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:5 line:171 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq54 [get_ports {c0_ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:5 line:173 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq55 [get_ports {c0_ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:5 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq56 [get_ports {c0_ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:5 line:177 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq57 [get_ports {c0_ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:5 line:179 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq58 [get_ports {c0_ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:5 line:181 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq59 [get_ports {c0_ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:5 line:183 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq60 [get_ports {c0_ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:5 line:185 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq61 [get_ports {c0_ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:5 line:187 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq62 [get_ports {c0_ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:5 line:189 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dq63 [get_ports {c0_ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:5 line:191 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dqs_c0 [get_ports {c0_ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:193 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dqs_c1 [get_ports {c0_ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:5 line:195 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dqs_c2 [get_ports {c0_ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:5 line:197 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dqs_c3 [get_ports {c0_ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:5 line:199 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dqs_c4 [get_ports {c0_ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:5 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dqs_c5 [get_ports {c0_ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:5 line:203 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dqs_c6 [get_ports {c0_ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:5 line:205 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dqs_c7 [get_ports {c0_ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:5 line:207 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dqs_t0 [get_ports {c0_ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:209 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dqs_t1 [get_ports {c0_ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:5 line:211 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dqs_t2 [get_ports {c0_ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:5 line:213 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dqs_t3 [get_ports {c0_ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:5 line:215 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dqs_t4 [get_ports {c0_ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:5 line:217 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dqs_t5 [get_ports {c0_ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:5 line:219 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dqs_t6 [get_ports {c0_ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:5 line:221 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_dqs_t7 [get_ports {c0_ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:5 line:223 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_odt [get_ports {c0_ddr4_odt[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:224 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN c0_ddr4_reset_n [get_ports c0_ddr4_reset_n]
set_property src_info {type:SCOPED_XDC file:5 line:225 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN sysclk_300_n [get_ports c0_sys_clk_n]
set_property src_info {type:SCOPED_XDC file:5 line:226 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN sysclk_300_p [get_ports c0_sys_clk_p]
set_property src_info {type:SCOPED_XDC file:5 line:227 export:INPUT save:INPUT read:READ} [current_design]
set_property BOARD_PART_PIN CPU_RESET [get_ports sys_rst]
set_property src_info {type:SCOPED_XDC file:5 line:227 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports sys_rst]
set_property src_info {type:SCOPED_XDC file:6 line:7 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 3.332 -name c0_sys_clk_p [get_ports c0_sys_clk_p]
set_property src_info {type:SCOPED_XDC file:6 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:6 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:6 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:6 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:6 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_odt[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports c0_ddr4_act_n]
set_property src_info {type:SCOPED_XDC file:6 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:6 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:6 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:6 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:6 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:6 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:6 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:6 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:6 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:6 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:6 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:6 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:6 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:6 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:6 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:6 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:6 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:6 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:6 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:6 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:6 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:6 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ck_t[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:6 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:6 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:6 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:6 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:6 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:6 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:6 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ck_c[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[8]}]
set_property src_info {type:SCOPED_XDC file:6 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:6 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:6 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:6 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:6 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:6 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:6 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:6 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:6 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:6 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:6 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:6 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[9]}]
set_property src_info {type:SCOPED_XDC file:6 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[11]}]
set_property src_info {type:SCOPED_XDC file:6 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[13]}]
set_property src_info {type:SCOPED_XDC file:6 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_cke[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:100 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:6 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:6 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:6 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:6 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:6 line:106 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:108 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:6 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[10]}]
set_property src_info {type:SCOPED_XDC file:6 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[12]}]
set_property src_info {type:SCOPED_XDC file:6 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_bg[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:112 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[14]}]
set_property src_info {type:SCOPED_XDC file:6 line:113 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:6 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:6 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:6 line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:6 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:6 line:120 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[15]}]
set_property src_info {type:SCOPED_XDC file:6 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[16]}]
set_property src_info {type:SCOPED_XDC file:6 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_cs_n[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ba[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:124 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ba[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:125 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:6 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:6 line:127 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:132 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:6 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:6 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:135 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:136 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:137 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:6 line:140 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:6 line:141 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_odt[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:143 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:144 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports c0_ddr4_act_n]
set_property src_info {type:SCOPED_XDC file:6 line:147 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:6 line:148 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:6 line:149 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:6 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:6 line:151 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:152 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:153 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:6 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:6 line:155 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS12 [get_ports c0_ddr4_reset_n]
set_property src_info {type:SCOPED_XDC file:6 line:156 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports c0_ddr4_reset_n]
set_property src_info {type:SCOPED_XDC file:6 line:158 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:6 line:159 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:6 line:160 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:6 line:161 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:6 line:162 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:6 line:163 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:164 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:165 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:6 line:167 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:6 line:168 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:6 line:169 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:170 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:6 line:171 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:172 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:6 line:173 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:6 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:176 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:6 line:177 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:6 line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:179 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:180 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:6 line:181 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:6 line:182 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_ddr4_ck_t[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:183 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL12 [get_ports c0_sys_clk_p]
set_property src_info {type:SCOPED_XDC file:6 line:184 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:6 line:185 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:6 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:187 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:6 line:188 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:6 line:189 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:6 line:190 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:6 line:191 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:6 line:192 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_ddr4_ck_c[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:193 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL12 [get_ports c0_sys_clk_n]
set_property src_info {type:SCOPED_XDC file:6 line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:195 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[8]}]
set_property src_info {type:SCOPED_XDC file:6 line:197 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:6 line:198 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:6 line:199 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:6 line:200 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:6 line:202 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:203 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:204 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:6 line:205 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:207 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:208 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:209 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:210 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:211 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:212 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:6 line:213 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:6 line:214 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:6 line:215 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:6 line:216 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:6 line:217 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:6 line:218 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:219 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[9]}]
set_property src_info {type:SCOPED_XDC file:6 line:220 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[11]}]
set_property src_info {type:SCOPED_XDC file:6 line:221 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[13]}]
set_property src_info {type:SCOPED_XDC file:6 line:222 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cke[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:223 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:6 line:224 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:6 line:225 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:6 line:226 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:6 line:227 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:228 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:6 line:229 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:230 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:231 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:6 line:232 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[10]}]
set_property src_info {type:SCOPED_XDC file:6 line:233 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[12]}]
set_property src_info {type:SCOPED_XDC file:6 line:234 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_bg[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:235 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[14]}]
set_property src_info {type:SCOPED_XDC file:6 line:236 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:237 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:6 line:238 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:6 line:239 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:240 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:6 line:241 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:6 line:242 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:6 line:243 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[15]}]
set_property src_info {type:SCOPED_XDC file:6 line:244 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[16]}]
set_property src_info {type:SCOPED_XDC file:6 line:245 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cs_n[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:246 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_ba[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:247 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_ba[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:248 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:6 line:249 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:6 line:250 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[7]}]
current_instance inst
set_property src_info {type:SCOPED_XDC file:6 line:257 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -from [get_pins */u_ddr_cal_top/calDone*/C] 8
current_instance
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[16]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[15]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[14]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[13]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[12]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[11]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[10]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[9]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[8]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports c0_ddr4_act_n]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_ba[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_ba[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_bg[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_cke[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_ck_t[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_ck_c[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_odt[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:274 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_cs_n[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:275 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_cs_n[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[16]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[15]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[14]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[13]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[12]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[11]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[10]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[9]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[8]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports c0_ddr4_act_n]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_ba[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_ba[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_bg[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_cke[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_odt[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_ck_t[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_ck_c[0]}]
current_instance inst
set_property src_info {type:SCOPED_XDC file:6 line:308 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins u_ddr4_infrastructure/sys_rst]
set_property src_info {type:SCOPED_XDC file:6 line:309 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_div_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:6 line:310 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_riu_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:6 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_mb_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:6 line:312 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */rst_async_riu_div_reg/C] -to [get_pins {*/rst_div_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:6 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */rst_async_mb_reg/C] -to [get_pins {*/rst_mb_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:6 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */rst_async_riu_div_reg/C] -to [get_pins {*/rst_riu_sync_r_reg[0]/D}]
current_instance
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout0 -source [get_pins inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1] -multiply_by 1 -add -master_clock [get_clocks c0_sys_clk_p] [get_pins inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout1 -source [get_pins inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 3.332 6.664} -add -master_clock [get_clocks c0_sys_clk_p] [get_pins inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout2 -source [get_pins inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1] -multiply_by 1 -add -master_clock [get_clocks c0_sys_clk_p] [get_pins inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT2]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout3 -source [get_pins inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1] -multiply_by 1 -add -master_clock [get_clocks c0_sys_clk_p] [get_pins inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout4 -source [get_pins inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1] -multiply_by 1 -add -master_clock [get_clocks c0_sys_clk_p] [get_pins inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT4]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout5 -source [get_pins inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 4.998 9.996} -add -master_clock [get_clocks c0_sys_clk_p] [get_pins inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout6 -source [get_pins inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 1.666 3.332} -add -master_clock [get_clocks c0_sys_clk_p] [get_pins inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name pll_fb_0 -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN}] -edges {1 2 3} -edge_shift {0.833 0.833 0.833} -add -master_clock [get_clocks mmcm_clkout0] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKFBOUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN}] -multiply_by 8 -add -master_clock [get_clocks mmcm_clkout0] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name pll_fb_1 -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN}] -edges {1 2 3} -edge_shift {0.833 0.833 0.833} -add -master_clock [get_clocks mmcm_clkout0] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKFBOUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN}] -multiply_by 8 -add -master_clock [get_clocks mmcm_clkout0] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name pll_fb_2 -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN}] -edges {1 2 3} -edge_shift {0.833 0.833 0.833} -add -master_clock [get_clocks mmcm_clkout0] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKFBOUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN}] -multiply_by 8 -add -master_clock [get_clocks mmcm_clkout0] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_DIV} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY}] -divide_by 8 -add -master_clock [get_clocks {pll_clk[0]}] [get_pins [list {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]}]]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_DIV} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY}] -divide_by 8 -add -master_clock [get_clocks {pll_clk[1]}] [get_pins [list {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]}]]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_DIV} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY}] -divide_by 8 -add -master_clock [get_clocks {pll_clk[2]}] [get_pins [list {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]}]]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[0]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT_1} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[0]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT_2} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[0]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT_3} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[0]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT_4} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[0]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[1]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_1} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[1]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_2} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[1]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_3} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[1]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_FIFO_WRCLK_OUT} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[2]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_FIFO_WRCLK_OUT_1} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[2]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT_5} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[0]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT_6} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[0]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_4} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[1]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_5} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[1]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_6} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[1]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_7} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[1]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_FIFO_WRCLK_OUT_2} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[2]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_FIFO_WRCLK_OUT_3} -source [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock [get_clocks {pll_clk[2]}] [get_pins {inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:XDC file:7 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0]
set_property src_info {type:XDC file:7 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0]
set_property src_info {type:XDC file:7 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0]
set_property src_info {type:XDC file:7 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0]
set_property src_info {type:XDC file:7 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0]
set_property src_info {type:XDC file:7 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_mig_ddr4_phy]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_dlmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0]
