['BTagging_AntiKt4EMTopoSecVtx', 'GSFConversionVertices', 'HLT_BTaggingSecVtx', 'HLT_IDVertex_FS', 'MSDisplacedVertex', 'PrimaryVertices', 'TauSecondaryVertices']
| |-xAODL2CBContainer_IO       = 'StoreGateSvc+HLT_MuonL2CBInfoIOmode'
| |-xAODL2SAContainer_IO       = 'StoreGateSvc+HLT_MuonL2SAInfoIOmode'
  + INPUT   ( 'xAOD::L2CombinedMuonContainer' , 'StoreGateSvc+HLT_MuonL2CBInfoIOmode' ) 
  + INPUT   ( 'xAOD::L2StandAloneMuonContainer' , 'StoreGateSvc+HLT_MuonL2SAInfoIOmode' ) 
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 1
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 1
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 1
HLT_mu26_ivarmedium_L1MU20 is passed
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 1
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
HLT_mu26_ivarmedium_L1MU20 is passed
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 1
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
HLT_mu26_ivarmedium_L1MU20 is passed
##Trigger chain --> L1: L1_MU4/ HLT: HLT_mu4_l2io_L1MU4<<=======
##Trigger chain --> L1: L1_2MU10/ HLT: HLT_2mu14_l2io_L12MU10<<=======
##Trigger chain --> L1: L1_2MU6/ HLT: HLT_2mu6_l2io_L12MU6<<=======
##Trigger chain --> L1: L1_MU6/ HLT: HLT_mu6_L1MU6<<=======
##Trigger chain --> L1: L1_MU10/ HLT: HLT_mu14_L1MU10<<=======
##Trigger chain --> L1: L1_MU20/ HLT: HLT_mu26_ivarmedium_L1MU20<<=======
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 1
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 1
HLT_mu26_ivarmedium_L1MU20 is passed
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 1
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 1
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 1
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
HLT_mu26_ivarmedium_L1MU20 is passed
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is passed ===> 0
CalcEffAlg                                         INFO HLT_mu4_l2io_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_l2io_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_l2io_L12MU10 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_mu4_L1MU4 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu6_L12MU6 is Passed? ===> 0
CalcEffAlg                                         INFO HLT_2mu14_L12MU10 is Passed? ===> 0
HLT_mu26_ivarmedium_L1MU20 is passed
