#	Call For Papers (CFP) Information

##	DAC CFP

###	AUTONOMOUS SYSTEMS

AS1 Autonomous Systems Design Tools and Methodologies
AS2 Autonomous Systems Architectures
AS3 Autonomous Systems Safety and Reliability

###	DESIGN

DES1. Design of Cyber-physical Systems and IoT
DES1.1 Cyber-physical systems and Internet-of-Things (IoT) platforms
DES 1.2 Low-power and energy-efficient design techniques for IoT
DES1.3 Partitioned Edge/hub/cloud processing
DES1.4 Dependable and safety-critical embedded system design
DES1.5 Networking and storage system design
DES1.6 Advanced wireless communication system design
DES2. SoC, Heterogeneous, and Reconfigurable Architectures
DES2.1 Architectures for stochastic, statistical and approximate computing
DES2.2 SoC and heterogeneous multi- and many-core architectures
DES2.3 Run-time and design-time reconfigurable processor architectures
DES3. Machine Learning and Artificial Intelligence Architectures
DES3.1 Architectures for machine learning and artificial intelligence
DES3.2 Hardware for large-scale data analytics and processing
DES4. Emerging models of computation
DES4.1 Biologically-based or biologically-inspired computing systems
DES4.2 Design automation for system & synthetic biology
DES4.3 Neuromorphic and brain-inspired computing
DES4.4 Quantum computing
DES5. Digital and Analog Circuits
DES5.1 2.5-D and 3-D integrated circuit designs
DES5.2 Clock network and interconnect designs
DES5.3 Low-power and energy-efficient digital circuits
DES5.4 Analog, mixed-signal and RF circuits
DES5.5 Circuits for advanced wireless communication
DES5.6 Memory design
DES6. Emerging Device Technologies
DES6.1 New transistor structures, beyond-CMOS devices (e.g., steep-slope devices, spintronics), and new process technologies
DES6.2 Nanotechnologies, nanowires, nanotubes
DES6.3 Emerging non-volatile memory devices

###	EDA

EDA1. System-on-Chip Design Methodology
EDA1.1 System-on-Chip (SoC) specification, modeling, analysis, simulation, and verification
EDA1.2 Application-specific processor design tools
EDA1.3 Design tools for accelerator-rich architectures and heterogeneous multi-cores
EDA1.4 Tools for reconfigurable computing
EDA1.5 HW/SW co-design, interface synthesis, and co-verification
EDA1.6 System-level methods for reliability and aging
EDA2. In-Package and On-Chip Communication and Networks-on-Chip
EDA2.1 Communication architecture modeling and analysis
EDA2.2 Synthesis and optimization of communication architectures
EDA2.3 NoC architectures and design methodologies
EDA2.4 Communication architectures using alternative technologies (e.g., nanophotonics, RF, 3D, etc.)
EDA3. Cross-Layer Power Analysis and Low-Power Design
EDA3.1 System-level low-power design analysis and management
EDA3.2 Architectural power reduction techniques and analysis tools
EDA3.3 Low-power circuit design methods and tools
EDA3.4 System-level and architectural thermal analysis and management
EDA4. RTL/Logic Level and High-level Synthesis
EDA4.1 Combinational, sequential and asynchronous logic synthesis
EDA4.2 Technology mapping, cell-based design and optimization
EDA4.3 High-level, behavioral, algorithmic, and architectural synthesis, “C” to gates tools and methods
EDA4.4 Synthesis for FPGAs
EDA4.5 Synthesis for circuits in emerging device technologies
EDA5. Analog Design, Simulation, Verification and Test
EDA5.1 Analog, mixed-signal, and RF design methodologies
EDA5.2 Automated synthesis and optimization of analog designs
EDA5.3 Analog, mixed-signal, RF, electromagnetic, substrate noise modeling and simulation
EDA5.4 Model order reduction techniques for analog/RF designs
EDA6. Digital Design, Timing and Simulation
EDA6.1 Timing analysis and simulation/delay modeling
EDA6.2 Power/signal integrity analysis and simulation
EDA6.3 Process technology modeling
EDA6.4 Circuit- and gate-level power/thermal analysis
EDA7. Physical Design and Verification, Lithography and DFM
EDA7.1 Floorplanning, partitioning, placement
EDA7.2 Interconnect and clock network planning and synthesis
EDA7.3 Cross-layer placement and routing optimization for timing/power/yield
EDA7.4 Post-Layout and post-silicon optimizations
EDA7.5 Physical design of 3-D integrated circuits
EDA7.6 Reticle enhancement, lithography-related design optimizations and design rule checking
EDA7.7 Design for manufacturability, yield, defect tolerance, cost issues, and DFM impact
EDA7.8 Device-, circuit- and gate-level techniques for reliability (e.g.: manufacturing variations, aging, etc.)
EDA8. Design Verification and Validation
EDA8.1 Functional and transaction-level modeling and validation, coverage and test generation for hardware and embedded systems
EDA 8.2 Emulation and hardware acceleration
EDA8.3 Formal and semi-formal verification and verification technologies
EDA8.4 Verification of firmware, software, and hybrid hardware/software systems
EDA8.5 Machine learning techniques for verification
EDA8.6 Post-silicon design validation and debug
EDA8.7 Validation of cognitive and debug
EDA9. Manufacturing Test and Reliability
EDA9.1 Fault modeling, ATPG, DFT, BIST, compression
EDA9.2 Memory, FPGA and emerging technology test and reliability
EDA9.3 SoC, board- and system-level test
EDA9.4 Post-silicon test and defect diagnosis
EDA9.5 Analog/mixed-signal/RF verification and test
EDA9.6 Noise, aging induced delays, and reliability analysis


###	ESS

ESS1. Embedded Software
ESS1.1 Embedded software verification methodologies
ESS1.2 Embedded operating systems, middleware, runtime support, resource management, and virtual machines
ESS1.3 Software techniques for multicores, GPUs, and multithreaded embedded architectures
ESS1.4 Compilation strategies, code transformation and parallelization techniques for embedded systems
ESS1.5 Domain-specific embedded libraries (e.g., for machine learning)
ESS1.6 Embedded Software Development Case Studies (e.g., ANDROID development, ARM-based systems, etc.)
ESS2. Embedded System (beyond chip) Design Methodologies
ESS2.1 Embedded system specification, virtual prototyping and simulation
ESS2.2 Embedded system synthesis and optimization
ESS2.3 Analysis of embedded system QoS metrics - performance, battery life, reliability, etc.
ESS2.4 Design methodologies for self-aware, self-adaptive and autonomous embedded systems
ESS2.5 Design methodology for mobile, wearable and Internet of Things devices
ESS3. Embedded Memory, Storage and Networking
ESS3.1 On-chip memory architectures and management: Scratchpads, compiler controlled memories, etc.
ESS3.2 Embedded storage systems organization and management
ESS3.3 Memory and Storage hierarchies with emerging memory technologies
ESS4. Near-Memory and In-Memory Computing
ESS4.1 Memory architecture and management for emerging memory technologies
ESS4.2 Data reorgainzation engines
ESS5 Time-Critical System Design
ESS5.1 Real-time analysis and tool flows
ESS5.2 WCET methods and tools for embedded hardware/software systems
ESS5.3 Mixed-Criticality system design



###	IoT

DAC welcomes all papers related to IoT. Depending on the specific topic of the paper, when submitting, submissions should be categorized accordingly i.e. EDA (related to tools and design methodologies), Design (related to accelerating neural networks, etc.)
DES1.1 Cyber-physical systems and Internet-of-Things (IoT) platforms
ESS2.5 Design methodology for mobile, wearable and Internet of Things devices
SEC2.3 Cyber-physical systems and IoT security


###	MACHINE LEARNING/AI

DAC welcomes all papers related to Machine Learning and AI. Depending on the specific topic of the paper, when submitting, submissions should be categorized accordingly i.e. EDA (related to tools and design methodologies), Design (related to accelerating neural networks, etc.)
EDA8.5 Machine learning techniques for verification
EDA8.7 Validation of cognitive systems
ESS1.5 Domain-specific embedded libraries (e.g., for machine learning)
DES2.2 Architectures for machine learning and artificial intelligence
DES2.3 Hardware for large-scale data analytics and processing
DES3.3 Neuromorphic and brain-inspired computing
SEC2.6 Security vulnerabilities in artificial intelligence


###	SECURITY/PRIVACY

SEC1. Hardware Security
SEC1.1 Hardware security primitives for cryptography, key generation, and authentication
SEC1.2 Hardware-enabled side-channel attacks and defenses
SEC1.3 Trusted IP and system-on-chip (SoC) design and manufacturing
SEC1.4 Emerging technologies (Nanoscale devices, 3D, etc.) and security
SEC1.5 Hardware security verification, validation and test
SEC1.6 Hardware supply chain protection and anti-counterfeiting
SEC1.7 Reverse engineering and hardware obfuscation
SEC2. Embedded and Cross-Layer Security
SEC2.1 Embedded software and system-level techniques for security
SEC2.2 Architectural support for software and embedded systems security
SEC2.3 Cyber-physical systems and IoT security
SEC2.4 Embedded security: metrics, models, verification and validation
SEC2.5 Machine learning for cyber defense
SEC2.6 Security vulnerabilities in artificial intelligence





##	ISCA CFP

+ Processor, memory, and storage systems architecture
+ Multiprocessor systems
+ Datacenter-scale computing
+ IoT, mobile and embedded architecture
+ Interconnection network, router and network interface architecture
+ Accelerator-based, application-specific and reconfigurable architecture
+ Architectural support for programming languages or software development
+ Architectural support for security or virtualization
+ Instruction, thread and data-level parallelism
+ Dependable processor and system architecture
+ Architecture for emerging technologies and applications, including quantum computing, novel memory technologies, etc.
+ Effects of circuits or technology on architecture
+ Architecture modeling and simulation methodologies
+ Evaluation and measurement of real computing systems


#	ASYNC CFP

Asynchronous VLSI computations are at the heart of recent deep learning and neuromorphic designs, and well-suited for distributed tasks in fast or low-energy processing and communication

+ Asynchronous pipelines, architectures, CPUs, and memories
+ Asynchronous ultra-low power systems, energy harvesting, and mixed-signal/analogue
+ Asynchrony in emerging technologies, including bio, neural, nano, and quantum computing
+ CAD tools for asynchronous design, synthesis, analysis, and optimization
+ Formal methods for verification and performance/power analysis
+ Test, security, fault tolerance, and radiation hard design
+ Asynchronous variability-tolerant design, resilient design, and design for manufacturing
+ Asynchronous design for neural networks and machine learning applications
+ Circuit designs, case studies, comparisons, and applications
+ Mixed-timed circuits, clock domain crossing, GALS systems, Network-on-Chip, and multi-chip interconnects
+ Hardware implementations of asynchronous models and algorithms, asynchronous techniques in clocked designs, and elastic and latency-tolerant synchronous design




##	ASPLOS CFP


+ Existing and emerging platforms at all scales, from embedded to cloud
+ Internet services, cloud computing, and datacenters
+ Multicore architectures and systems
+ Heterogeneous architectures and accelerators
+ Systems for enabling parallelism at an extreme scale
+ Programming models, languages, and compilation for all platforms
+ Managing, storing, and computing on big data
+ Virtualization and virtualized systems
+ Memory and storage technologies and architectures
+ Power, energy, and thermal management
+ Security, reliability, and availability
+ Verification and testing, and their impact on design
+ Support for approximations and approximate computing
+ Non-traditional computing systems



##	SPAA CFP


+ Parallel and Distributed Algorithms
+ Green Computing & Power-Efficient Architectures
+ Parallel Complexity Theory
+ Multi-Core Architectures
+ Compilers and Tools for Concurrent Programming
+ Transactional Memory Hardware and Software
+ Game Theory and Collaborative Learning
+ Resource Management and Awareness
+ Mobile, Ad-Hoc, and Sensor Networks
+ Synergy of Parallelism in Algorithms, Programming and Architecture
+ Parallel and Distributed Data Structures
+ Management of Massive Data Sets
+ Parallel and Distributed Architectures
+ Instruction Level Parallelism and VLSI
+ Supercomputer Architecture and Computing
+ The Internet and the World Wide Web
+ Routing and Information Dissemination
+ Peer-to-Peer Systems
+ Robustness, Self-Stabilization, and Security




#	Computing Frontiers CFP

We seek original research contributions at the frontiers of a wide range of topics, including novel computing paradigms, computational models, algorithms, application paradigms, development environments, compilers, operating environments, computer architectures (from embedded to HPC systems), hardware substrates, memory technologies, and storage solutions.

+ Innovative Approaches, Algorithms, and Models of Computing, Including but Not Limited to
	- Approximate and inexact computing, probabilistic computing
	- Quantum computing
	- Biological computing models, including brain computing, neural computing, computational neuroscience, and biologically-inspired architectures
	- Reconfigurable computing
	- Dataflow approaches
+ Approaches to Overcoming Technological Limitations
	- Limits on technology scaling and Moore's Law
	- Defect- and variability-tolerant designs
	- New materials such as graphene
	- Nanoscale design, optoelectronics, and dark silicon
	- New memory designs such as 3D stacked technology
	- Challenges for many-core designs and accelerators
	- Dealing with manufacturing variability
	- Computing on mobile devices
+ Embedded and Cyber-Physical Systems
	- Design space exploration and modeling and development frameworks
	- Ultra-low power designs, energy scavenging
	- Reactive and real-time systems, reconfigurable and self-aware systems
	- Sensor networks, internet of things, and architectural innovation for wearable computing
+ New Approaches for Big Data Analytics and Machine and Deep Learning
	- High performance data analytics
	- Data search and representation
	- Novel architecture and system designs
+ Large-Scale System Design
	- Homogeneous and heterogeneous architectures, runtimes, networking
	- Power- and energy-management for clouds, data centers, and exascale systems
+ Fault Tolerance and Resilience
	- Solutions for ultra-large and safety-critical systems
	- Hardware and software approaches to cope with adverse environments such as space
+ Compiler Technologies
	- Advanced/novel analyses
	- Hardware/software integrated solutions
	- High-level synthesis
+ Programming Languages, Models, and Runtimes
	- Development environments and tools
	- New programming approaches for next generation systems and applications
	- Domain-specific languages
	- Task-based approaches
	- Graphical and high-level programming
	- Performance analysis, debugging, correctness tools
+ System Software
	- Advances in operating systems, virtualization, and container technologies
	- New approaches for resource and job management, and scheduling
	- Workflow systems
+ Security
	- Methods, system support, and hardware for protecting against malicious code
	- Real-time implementations of security algorithms and protocols
	- Quantum and post-quantum cryptography
	- Advanced persistent threats, cyber and physical attacks, and countermeasures
+ Computers and Society, Interdisciplinary Applications
	- Education, health, cost/energy-efficient design, smart cities, and emerging markets
	- Applications bridging multiple disciplines in interesting ways



#	ICML

Primary / Secondary
+ Applications
	- Computational Biology and Genomics
	- Computational Social Sciences
	- Computer Vision
	- Crowdsourcing
	- Healthcare
	- Information Retrieval
	- Natural Language Processing
	- Neuroscience and Cognitive Science
	- Other Applications
	- Recommender Systems
	- Robotics
	- Speech Processing
	- Sustainability, Climate and Environment
+ Deep Learning
	- Algorithms
	- Architectures
	- Bayesian Deep Learning
	- Deep Generative Models
	- Deep Learning Theory
	- Deep Sequence Models
	- Generative Adversarial Networks
	- Optimization
	- Others
+ General Machine Learning
	- Active Learning
	- Clustering
	- Dimensionality Reduction
	- Ensemble Methods
	- Kernel Methods
	- Metric Learning
	- Networks and Relational Learning
	- Others
	- Ranking and Preference Learning
	- Representation Learning
	- Semi-supervised learning
	- Structured Prediction
	- Supervised Learning
	- Systems and Software
	- Time Series and Sequence Models
	- Transfer and Multitask Learning
	- Unsupervised Learning
+ Learning Theory
	- Computational Learning Theory
	- Game Theory and Mechanism Design
	- Information Theory and Estimation
	- Non-parametric Methods
	- Online Learning
	- Statistical Learning Theory
	- Supervised Learning
	- Unsupervised and Semi-supervised Learning
+ Optimization
	- Combinatorial Optimization
	- Convex Optimization
	- Large Scale Learning and Big Data
	- Matrix Factorization
	- Non-convex Optimization
	- Optimization - Others
	- Parallel and Distributed Learning
	- Randomized Linear Algebra
	- Sparsity and Compressed Sensing
	- Tensor Methods
+ Probabilistic Inference
	- Approximate Inference
	- Bayesian Methods
	- Bayesian Nonparametrics
	- Gaussian Processes
	- Generative Models
	- Monte Carlo Methods
	- Probabilistic Programming
	- Spectral Learning
+ Reinforcement Learning and Control
	- Bandits
	- Deep Reinforcement Learning
	- Multiagent Learning
	- Planning and Control
	- Safety
	- Theory and Algorithms
+ Trustworthy Machine Learning
	- Adversarial Examples
	- Causality
	- Fairness
	- Interpretability
	- Privacy-preserving Statistics and Machine Learning
	- Robust Statistics and Machine Learning



Primary: Adversarial Examples
Secondary: Fairness, Interpretability, Privacy-preserving Statistics and Machine Learning, and Robust Statistics and Machine Learning

Title: A Hardware Approach to Mitigating Adversarial Machine Learning

Abstract (maximum 5000 characters): We discuss a secure hardware implementation of deep neural network to mitigate adversarial machine learning. We propose a solution using noise-based logic to implement a deep neural network that is robust to attacks via adversarial machine learning. We discuss preliminary experimental results using robust statistics.


#	ICCV


+ 3D Computer Vision
+ Action Recognition
+ Big data and Large Scale Methods
+ Biometrics, face and gesture
+ Biomedical image analysis
+ Computational photography, photometry, shape from X
+ Deep Learning
+ Low-level vision and Image Processing
+ Motion and Tracking
+ Optimization methods
+ Recognition: detection, categorization, indexing and matching
+ Robot Vision
+ Segmentation, grouping and shape representation
+ Statistical learning
+ Video: events, activities and surveillance
+ Vision for X


#	NeurIPS 2019 Call for Papers

+ Algorithms
	- Active Learning
	- Adaptive Data Analysis
	- Adversarial Learning
	- AutoML
	- Bandit Algorithms
	- Boosting and Ensemble Methods
	- Classification
	- Clustering
	- Collaborative Filtering
	- Components Analysis (e.g., CCA, ICA, LDA, PCA)
	- Density Estimation
	- Few-Shot Learning
	- Image Segmentation
	- Kernel Methods
	- Large Margin Methods
	- Large Scale Learning
	- Meta-Learning
	- Metric Learning
	- Missing Data
	- Model Selection and Structure Learning
	- Multitask and Transfer Learning
	- Nonlinear Dimensionality Reduction and Manifold Learning
	- Online Learning
	- Ranking and Preference Learning
	- Regression
	- Relational Learning
	- Representation Learning
	- Semi-Supervised Learning
	- Similarity and Distance Learning
	- Sparse Coding and Dimensionality Expansion
	- Sparsity and Compressed Sensing
	- Spectral Methods
	- Stochastic Methods
	- Structured Prediction
	- Uncertainty Estimation
	- Unsupervised Learning
+ Applications
	- Activity and Event Recognition
	- Audio and Speech Processing
	- Body Pose, Face, and Gesture Analysis
	- Communication- or Memory-Bounded Learning
	- Computational Biology and Bioinformatics
	- Computational Photography
	- Computational Social Science
	- Computer Vision
	- Denoising
	- Dialog- or Communication-Based Learning
	- Fairness, Accountability, and Transparency
	- Game Playing
	- Hardware and Systems
	- Health
	- Image Segmentation
	- Information Retrieval
	- Matrix and Tensor Factorization
	- Motor Control
	- Music Modeling and Analysis
	- Natural Language Processing
	- Network Analysis
	- Object Detection
	- Object Recognition
	- Privacy, Anonymity, and Security
	- Program Understanding and Generation
	- Quantitative Finance and Econometrics
	- Recommender Systems
	- Robotics
	- Signal Processing
	- Speech Recognition
	- Sustainability
	- Time Series Analysis
	- Tracking and Motion in Video
	- Video Analysis
	- Visual Question Answering
	- Visual Scene Analysis and Interpretation
	- Web Applications and Internet Data
+ Data, Challenges, Implementations, and Software
	- Benchmarks
	- Data Sets or Data Repositories
	- Software Toolkits
	- Virtual Environments
+ Deep Learning
	- Adversarial Networks
	- Attention Models
	- Biologically Plausible Deep Networks
	- CNN Architectures
	- Deep Autoencoders
	- Efficient Inference Methods
	- Efficient Training Methods
	- Embedding Approaches
	- Generative Models
	- Interaction-Based Deep Networks
	- Memory-Augmented Neural Networks
	- Optimization for Deep Networks
	- Predictive Models
	- Recurrent Networks
	- Supervised Deep Networks
	- Visualization or Exposition Techniques for Deep Networks
+ Neuroscience and Cognitive Science
	- Auditory Perception
	- Brain Imaging
	- Brain Mapping
	- Brain Segmentation
	- Brain-Computer Interfaces and Neural Prostheses
	- Cognitive Science
	- Connectomics
	- Human or Animal Learning
	- Language for Cognitive Science
	- Memory
	- Neural Coding
	- Neuropsychology
	- Neuroscience
	- Perception
	- Plasticity and Adaptation
	- Problem Solving
	- Reasoning
	- Spike Train Generation
	- Synaptic Modulation
	- Visual Perception
+ Optimization
	- Bayesian Nonparametrics
	- Bayesian Theory
	- Belief Propagation
	- Causal Inference
	- Combinatorial Optimization
	- Convex Optimization
	- Distributed Inference
	- Gaussian Processes
	- Graphical Models
	- Hierarchical Models
	- Latent Variable Models
	- MCMC
	- Non-Convex Optimization
	- Probabilistic Methods
	- Stochastic Optimization
	- Submodular Optimization
	- Topic Models
	- Variational Inference
+ Reinforcement Learning and Planning
	- Decision and Control
	- Exploration
	- Hierarchical RL
	- Markov Decision Processes
	- Model-Based RL
	- Multi-Agent RL
	- Navigation
	- Planning
	- Reinforcement Learning
+ Theory
	- Computational Complexity
	- Control Theory
	- Frequentist Statistics
	- Game Theory and Computational Economics
	- Hardness of Learning and Approximations
	- Information Theory
	- Large Deviations and Asymptotic Analysis
	- Learning Theory
	- Regularization
	- Spaces of Functions and Kernels
	- Statistical Physics of Learning














#	Author Information

The MIT License (MIT)

Copyright (c) <2017> Zhiyang Ong

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

Email address: echo "cukj -wb- 23wU4X5M589 TROJANS cqkH wiuz2y 0f Mw Stanford" | awk '{ sub("23wU4X5M589","F.d_c_b. ") sub("Stanford","d0mA1n"); print $5, $2, $8; for (i=1; i<=1; i++) print "6\b"; print $9, $7, $6 }' | sed y/kqcbuHwM62z/gnotrzadqmC/ | tr 'q' ' ' | tr -d [:cntrl:] | tr -d 'ir' | tr y "\n"		Don't compromise my computing accounts. You have been warned.
