INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/osher/Vivado_Projects/AXIS_SOBEL_IP3/AXIS_SOBEL_IP3.srcs/sources_1/new/axis_sobel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_sobel'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/osher/Vivado_Projects/AXIS_SOBEL_IP3/AXIS_SOBEL_IP3.srcs/sources_1/new/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/osher/Vivado_Projects/AXIS_SOBEL_IP3/AXIS_SOBEL_IP3.srcs/sources_1/new/line_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'line_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/osher/Vivado_Projects/AXIS_SOBEL_IP3/AXIS_SOBEL_IP3.srcs/sources_1/new/rgb2gray.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2gray'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/osher/Vivado_Projects/AXIS_SOBEL_IP3/AXIS_SOBEL_IP3.srcs/sources_1/new/sobel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sobel'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/osher/Vivado_Projects/AXIS_SOBEL_IP3/AXIS_SOBEL_IP3.srcs/sources_1/new/sobel_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sobel_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/osher/Vivado_Projects/AXIS_SOBEL_IP3/AXIS_SOBEL_IP3.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb'
