<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005960A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005960</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17702408</doc-number><date>20220323</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0087602</doc-number><date>20210705</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>12</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>06</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>423</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>786</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>1203</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>0665</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>42392</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>78696</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR DEVICE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SAMSUNG ELECTRONICS CO., LTD.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>Sungmin</first-name><address><city>Seongnam-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>Yeonsook</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A semiconductor device is provided that includes a base substrate, an insulating film on the base substrate, and an upper substrate on the insulating film. The insulating film includes a crystalline insulating material. A thickness of the insulating film is about 1 nm to about 1,000 nm, and a thickness of the upper substrate is about 1 nm to about 100 nm.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="143.43mm" wi="119.13mm" file="US20230005960A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="56.56mm" wi="103.89mm" file="US20230005960A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="64.01mm" wi="103.97mm" file="US20230005960A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="79.33mm" wi="103.97mm" file="US20230005960A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="52.75mm" wi="103.89mm" file="US20230005960A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="64.26mm" wi="106.43mm" file="US20230005960A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="87.97mm" wi="104.06mm" file="US20230005960A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="79.25mm" wi="103.97mm" file="US20230005960A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="101.18mm" wi="104.06mm" file="US20230005960A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="115.91mm" wi="103.89mm" file="US20230005960A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="116.59mm" wi="103.97mm" file="US20230005960A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="139.19mm" wi="103.89mm" file="US20230005960A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="86.78mm" wi="71.54mm" file="US20230005960A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="158.83mm" wi="89.92mm" file="US20230005960A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="159.94mm" wi="115.99mm" file="US20230005960A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="158.16mm" wi="89.75mm" file="US20230005960A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="159.17mm" wi="115.74mm" file="US20230005960A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="159.68mm" wi="121.16mm" file="US20230005960A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="85.17mm" wi="70.27mm" file="US20230005960A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00019" num="00019"><img id="EMI-D00019" he="159.34mm" wi="153.84mm" file="US20230005960A1-20230105-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00020" num="00020"><img id="EMI-D00020" he="160.02mm" wi="108.63mm" file="US20230005960A1-20230105-D00020.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00021" num="00021"><img id="EMI-D00021" he="159.60mm" wi="152.48mm" file="US20230005960A1-20230105-D00021.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00022" num="00022"><img id="EMI-D00022" he="160.02mm" wi="108.37mm" file="US20230005960A1-20230105-D00022.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00023" num="00023"><img id="EMI-D00023" he="159.77mm" wi="108.37mm" file="US20230005960A1-20230105-D00023.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00024" num="00024"><img id="EMI-D00024" he="101.43mm" wi="112.61mm" file="US20230005960A1-20230105-D00024.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application claims priority from Korean Patent Application No. 10-2021-0087602 filed on Jul. 5, 2021 in the Korean Intellectual Property Office, and all the benefits accruing therefrom under 35 U.S.C. 119, the contents of which in its entirety are herein incorporated by reference.</p><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">1. Field of the Invention</heading><p id="p-0003" num="0002">The present invention relates to a semiconductor device.</p><heading id="h-0004" level="1">2. Description of the Related Art</heading><p id="p-0004" num="0003">In order to meet performance and price requirements of consumers, it may be required to increase the degree of integration of semiconductor elements. Because the degree of integration may be an important factor in determining the price of a product, increased density may be required.</p><p id="p-0005" num="0004">As a result of process miniaturization of semiconductor elements, the influence of element bottom leakage current has become significant. As such, SOI (silicon on insulator) wafers have become an alternative.</p><p id="p-0006" num="0005">Conventionally, two SOI wafers are consumed at the time of fabrication, and the fabricating cost may be large due to a complicated process. As a result, an attempt to form an SOI structure through hetero epitaxial growth has been proposed.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0007" num="0006">Aspects of the present invention provide a semiconductor device in which stability is improved and electrical characteristics are improved.</p><p id="p-0008" num="0007">According to some aspects of the present inventive concept, there is provided a semiconductor device comprising a base substrate, an insulating film on the base substrate, and an upper substrate on the insulating film, wherein the insulating film includes a crystalline insulating material. A thickness of the insulating film is from about 1 nm to about 1,000 nm, and a thickness of the upper substrate is from about 1 nm to about 100 nm.</p><p id="p-0009" num="0008">According to some aspects of the present inventive concept, there is provided a semiconductor device comprising a base substrate, a first insulating film on the base substrate, a first upper substrate on the first insulating film, a second insulating film on the first upper substrate, and a second upper substrate on the second insulating film. The first insulating film and the second insulating film include a crystalline insulating material, a thickness of each of the first insulating film and the second insulating film is from about 1 nm to about 1,000 nm, and a thickness of each of the first upper substrate and the second upper substrate is from about 1 nm to about 100 nm.</p><p id="p-0010" num="0009">According to some aspects of the present inventive concept, there is provided a semiconductor device comprising a substrate which includes a lower substrate, and a lower pattern extending in a first direction on the lower substrate, a first insulating film in the substrate, a sheet pattern on the lower pattern and spaced apart from the lower pattern, a gate electrode on the lower pattern, which extends in a second direction different from the first direction and wraps the sheet pattern, wherein the first insulating film includes a crystalline insulating material, a thickness of the first insulating film is from about 1 nm to about 1,000 nm, and a thickness of the lower pattern is from about 1 nm to about 100 nm.</p><p id="p-0011" num="0010">However, aspects of the present invention are not restricted to the one set forth herein. The and other aspects of the present invention will become more apparent to one of ordinary skill in the art to which the present invention pertains by referencing the detailed description of the present invention given below.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIGS. <b>1</b> to <b>3</b></figref> are intermediate stage diagrams for explaining a method of fabricating a semiconductor device according to some embodiments.</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIGS. <b>4</b> to <b>7</b></figref> are intermediate stage diagrams for explaining the method for fabricating the semiconductor device according to some embodiments.</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a diagram for explaining the semiconductor device according to some embodiments.</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIGS. <b>9</b> to <b>11</b></figref> are diagrams for explaining a semiconductor device according to some embodiments.</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a layout diagram for explaining a semiconductor device according to some embodiments.</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIGS. <b>13</b> and <b>14</b></figref> are exemplary cross-sectional views for explaining a semiconductor device according to some embodiments, taken along A-A and B-B of <figref idref="DRAWINGS">FIG. <b>12</b></figref>, respectively.</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIGS. <b>15</b> to <b>17</b></figref> are exemplary cross-sectional views for explaining a semiconductor device according to some embodiments.</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. <b>18</b></figref> is a layout diagram for explaining a semiconductor device according to some embodiments.</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIGS. <b>19</b> and <b>20</b></figref> are exemplary cross-sectional views for explaining a semiconductor device according to some embodiments taken along A-A and B-B of <figref idref="DRAWINGS">FIG. <b>18</b></figref>, respectively.</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIGS. <b>21</b> to <b>23</b></figref> are exemplary cross-sectional views for explaining a semiconductor device according to some embodiments.</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. <b>24</b></figref> is a diagram for explaining the meaning of the lattice constant in the semiconductor device according to some embodiments.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DETAILED DESCRIPTION OF THE EMBODIMENTS</heading><p id="p-0023" num="0022">Hereinafter, embodiments of the present invention will be described in detail referring to the accompanying drawings. The same components on the drawings are denoted by the same reference numerals, and repeated descriptions thereof will not be provided.</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIGS. <b>1</b> to <b>3</b></figref> are intermediate stage diagrams for explaining a method of fabricating a semiconductor device according to some embodiments.</p><p id="p-0025" num="0024">Referring to <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>3</b></figref>, a base substrate <b>100</b> may be provided.</p><p id="p-0026" num="0025">The base substrate <b>100</b> may include a semiconductor material. For example, the base substrate <b>100</b> may include silicon (Si).</p><p id="p-0027" num="0026">An upper side of the base substrate <b>100</b> may have a (100) crystal plane.</p><p id="p-0028" num="0027">A first insulating film <b>110</b> may be formed on the base substrate <b>100</b>. The first insulating film <b>110</b> may be formed on the (100) crystal plane of the base substrate <b>100</b>. The first insulating film <b>110</b> may extend along the upper side of the base substrate <b>100</b>. The first insulating film <b>110</b> may come into contact with the upper side of the base substrate <b>100</b>.</p><p id="p-0029" num="0028">The first insulating film <b>110</b> may include a crystalline insulating material.</p><p id="p-0030" num="0029">The crystalline insulating material may have a small lattice mismatch with the base substrate <b>100</b>. The crystalline insulating material may be a material that exhibits suitable electrical insulation and interfacial stability.</p><p id="p-0031" num="0030">Specifically, the crystalline insulating material may be a material in which a bandgap energy of 4.0 eV or higher is calculated. The bandgap energy of the crystalline insulating material may be calculated, using DFT (Density Functional Theory) that utilizes HSE (Heyd-Scuseria-Ernzerhof), GGA (Generalized Gradient Approximation), and the like. Alternatively, the bandgap energy of the crystalline insulating material may be determined through an optical measurement method.</p><p id="p-0032" num="0031">For example, the first insulating film <b>110</b> may include at least one of fluoride, oxide and oxyfluoride.</p><p id="p-0033" num="0032">Specifically, fluoride may include at least one of aluminum fluoride (AlF<sub>x</sub>; where x is a positive integer of 3 or less), calcium fluoride (CaF<sub>x</sub>; where x is a positive integer of 2 or less), strontium fluoride (SrF<sub>x</sub>; where x is a positive integer of 2 or less), yttrium fluoride (YF<sub>x</sub>; where x is a positive integer of 3 or less), and zirconium fluoride (ZrF<sub>x</sub>; where x is a positive integer of 4 or less).</p><p id="p-0034" num="0033">Oxides may include at least one of aluminum oxide (Al<sub>2</sub>O<sub>x</sub>, where x is a positive integer of 3 or less), beryllium oxide (BeO<sub>x</sub>; where x is a positive integer of 1 or less), calcium zirconium oxide (Ca<sub>x</sub>Zr<sub>(1-x)</sub>O<sub>y</sub>; where x is a positive integer greater of 0 or more and 1 or less, and y is a positive integer of 2 or less), hafnium oxide (HfO<sub>x</sub>; where x is a positive integer of 2 or less), and yttrium oxide (Y<sub>2</sub>O<sub>x</sub>; where x is a positive integer of 3 or less).</p><p id="p-0035" num="0034">Oxyfluoride may include at least one of lanthanum oxyfluoride (LaO<sub>x</sub>F<sub>y</sub>; where x is a positive integer of 1 or less, and y is a positive integer of 1 or less), lutetium oxyfluoride (LuO<sub>x</sub>F<sub>y</sub>; where x is a positive integer of 1 or less, and y is a positive integer of 1 or less), and yttrium oxyfluoride (YO<sub>x</sub>F<sub>y</sub>; where x is a positive integer of 1 or less, and y is a positive integer of 1 or less).</p><p id="p-0036" num="0035">A thickness of the first insulating film <b>110</b> may be from about 1 nm to about 1,000 nm.</p><p id="p-0037" num="0036">A crystalline insulating material may be deposited on the first insulating film <b>110</b> through a physical vapor deposition method or a chemical vapor deposition method.</p><p id="p-0038" num="0037">However, the method for forming the first insulating film <b>110</b> is merely an example, and the technical idea of the present invention is not limited thereto. For example, the first insulating film <b>110</b> may be physically deposited through a MBE (molecular beam epitaxy) vapor deposition method. As another example, the first insulating film <b>110</b> may be chemically deposited through a chemical vapor deposition (CVD) method.</p><p id="p-0039" num="0038">A difference between a lattice constant of the semiconductor material of the base substrate <b>100</b> and a lattice constant of the crystalline insulating material of the first insulating film <b>110</b> may be smaller than 7%. A detailed description of the difference between the lattice constant of the semiconductor material of the base substrate <b>100</b> and the lattice constant of the crystalline insulating material of the first insulating film <b>110</b> will be provided below, using <figref idref="DRAWINGS">FIG. <b>24</b></figref>.</p><p id="p-0040" num="0039">A first upper substrate <b>120</b> may be formed on the first insulating film <b>110</b>. The first upper substrate <b>120</b> may extend along the upper side of the first insulating film <b>110</b>. The first upper substrate <b>120</b> may come into contact with the upper side of the first insulating film <b>110</b>.</p><p id="p-0041" num="0040">The first upper substrate <b>120</b> may include a semiconductor material. For example, the first upper substrate <b>120</b> may include silicon (Si).</p><p id="p-0042" num="0041">The thickness of the first upper substrate <b>120</b> may be from about 1 nm to about 100 nm.</p><p id="p-0043" num="0042">The base substrate <b>100</b> and the first insulating film <b>110</b> may come into contact with each other, and the first insulating film <b>110</b> and the first upper substrate <b>120</b> may come into contact with each other. That is, a mixed layer may not be formed between the base substrate <b>100</b> and the first insulating film <b>110</b>, and between the first insulating film <b>110</b> and the first upper substrate <b>120</b>, due to a difference in reactivity between the membranes.</p><p id="p-0044" num="0043"><figref idref="DRAWINGS">FIGS. <b>4</b> to <b>7</b></figref> are intermediate stage diagrams for explaining the method for fabricating the semiconductor device according to some embodiments.</p><p id="p-0045" num="0044">For convenience of explanation, points different from those described using <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>3</b></figref> will be mainly described.</p><p id="p-0046" num="0045">Referring to <figref idref="DRAWINGS">FIGS. <b>4</b> to <b>7</b></figref>, the base substrate <b>100</b> may be provided.</p><p id="p-0047" num="0046">An amorphous layer <b>110</b><i>p </i>may be deposited on the base substrate <b>100</b>. After that, the amorphous layer <b>110</b><i>p </i>may be crystallized through a subsequent heat treatment (S<b>100</b>), thereby forming the first insulating film <b>110</b>.</p><p id="p-0048" num="0047">The subsequent heat treatment (S<b>100</b>) may include annealing at a high temperature. However, this is only an example, and the technical idea of the present invention is not limited thereto. For example, the subsequent heat treatment (S<b>100</b>) may be performed, using ultraviolet light (UV).</p><p id="p-0049" num="0048">After that, the first upper substrate <b>120</b> may be formed on the first insulating film <b>110</b>.</p><p id="p-0050" num="0049"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a diagram for explaining the semiconductor device according to some embodiments. For convenience of explanation, repeated parts of contents explained using <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>7</b></figref> will be simplified or omitted.</p><p id="p-0051" num="0050">Referring to <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the semiconductor device according to some embodiments may include the base substrate <b>100</b>, and the first insulating film <b>110</b>, the first upper substrate <b>120</b>, the second insulating film <b>111</b> and the second upper substrate <b>121</b> which are sequentially stacked on the base substrate <b>100</b>, as illustrated.</p><p id="p-0052" num="0051">The first insulating film <b>110</b> may be formed on the base substrate <b>100</b>. The first insulating film <b>110</b> may extend along the upper side of the base substrate <b>100</b>. The first insulating film <b>110</b> may come into contact with the upper side of the base substrate <b>100</b>.</p><p id="p-0053" num="0052">The first insulating film <b>110</b> may include a crystalline insulating material. For example, the first insulating film <b>110</b> may include at least one of fluoride, oxide and oxyfluoride.</p><p id="p-0054" num="0053">A thickness of the first insulating film <b>110</b> may be from about 1 nm to about 1,000 nm.</p><p id="p-0055" num="0054">A difference between the lattice constant of the semiconductor material of the base substrate <b>100</b> and the lattice constant of the crystalline insulating material of the first insulating film <b>110</b> may be smaller than 7%.</p><p id="p-0056" num="0055">The first upper substrate <b>120</b> may be formed on the first insulating film <b>110</b>. The first upper substrate <b>120</b> may extend along the upper side of the first insulating film <b>110</b>. The first upper substrate <b>120</b> may come into contact with the upper side of the first insulating film <b>110</b>.</p><p id="p-0057" num="0056">The first upper substrate <b>120</b> may include a semiconductor material. For example, the first upper substrate <b>120</b> may include silicon (Si).</p><p id="p-0058" num="0057">The thickness of the first upper substrate <b>120</b> may be from about 1 nm to about 100 nm.</p><p id="p-0059" num="0058">The second insulating film <b>111</b> may be formed on the first upper substrate <b>120</b>. The second insulating film <b>111</b> may extend along the upper side of the first upper substrate <b>120</b>. The second insulating film <b>111</b> may come into contact with the upper side of the first upper substrate <b>120</b>.</p><p id="p-0060" num="0059">The second insulating film <b>111</b> may include a crystalline insulating material. For example, the second insulating film <b>111</b> may include at least one of fluoride, oxide and oxyfluoride.</p><p id="p-0061" num="0060">The thickness of the second insulating film <b>111</b> may be from about 1 nm to about 1,000 nm.</p><p id="p-0062" num="0061">A difference between the lattice constant of the semiconductor material of the first upper substrate <b>120</b> and the lattice constant of the crystalline insulating material of the second insulating film <b>111</b> may be smaller than 7%.</p><p id="p-0063" num="0062">The second upper substrate <b>121</b> may be formed on the second insulating film <b>111</b>. The second upper substrate <b>121</b> may extend along the upper side of the second insulating film <b>111</b>. The second upper substrate <b>121</b> may come into contact with the upper side of the second insulating film <b>111</b>.</p><p id="p-0064" num="0063">The second upper substrate <b>121</b> may include a semiconductor material. For example, the second upper substrate <b>121</b> may include silicon (Si).</p><p id="p-0065" num="0064">The thickness of the second upper substrate <b>121</b> may be from about 1 nm to about 100 nm.</p><p id="p-0066" num="0065"><figref idref="DRAWINGS">FIGS. <b>9</b> to <b>11</b></figref> are diagrams for explaining a semiconductor device according to some embodiments.</p><p id="p-0067" num="0066">For convenience of explanation, points different from those described using <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>3</b></figref> will be mainly described.</p><p id="p-0068" num="0067">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the semiconductor device according to some embodiments may further include a gate structure <b>240</b> and a source/drain region <b>230</b>.</p><p id="p-0069" num="0068">The gate structure <b>240</b> may be placed on the base substrate <b>200</b>, the first insulating film <b>210</b> and the first upper substrate <b>220</b>. The gate structure <b>240</b> may include a gate insulating film <b>241</b>, a gate electrode <b>242</b>, a gate capping film <b>243</b>, and a gate spacer <b>244</b>.</p><p id="p-0070" num="0069">The gate insulating film <b>241</b> may be formed on the first upper substrate <b>220</b>. The gate insulating film <b>241</b> may extend along the upper side of the first upper substrate <b>220</b>. The gate insulating film <b>241</b> may extend along a lower side of the gate electrode <b>242</b>.</p><p id="p-0071" num="0070">The shape of the gate insulating film <b>241</b> is merely an example, and the technical idea of the present invention is not limited thereto. For example, the gate insulating film <b>241</b> may extend along the side walls and a bottom face of the gate electrode <b>242</b>.</p><p id="p-0072" num="0071">Although the gate insulating film <b>241</b> is shown as a single layer, this is only an example, and the technical idea of the present invention is not limited thereto. For example, the gate insulating film <b>241</b> may have a multilayer structure.</p><p id="p-0073" num="0072">The gate insulating film <b>241</b> may include silicon oxide, silicon oxynitride, silicon nitride or a high dielectric constant material having a higher dielectric constant than silicon oxide.</p><p id="p-0074" num="0073">The gate electrode <b>242</b> may be formed on the first upper substrate <b>220</b>. Specifically, the gate electrode <b>242</b> may be formed on the gate insulating film <b>241</b>.</p><p id="p-0075" num="0074">The gate electrode <b>242</b> may include a conductive material. For example, the gate electrode <b>242</b> may include, but is not limited to, at least one of titanium nitride (TiN), tantalum carbide (TaC), tantalum nitride (TaN), titanium silicon nitride (TiSiN), tantalum silicon nitride (TaSiN), tantalum titanium nitride (TaTiN), titanium aluminum nitride (TiAlN), tantalum aluminum nitride (TaAlN), tungsten nitride (WN), ruthenium (Ru), titanium aluminum (TiAl), titanium aluminum carbonitride (TiAlC&#x2014;N), titanium aluminum carbide (TiAlC), titanium carbide (TiC), tantalum carbonitride (TaCN), tungsten (W), aluminum (Al), copper (Cu), cobalt (Co), titanium (Ti), tantalum (Ta), nickel (Ni), platinum (Pt), nickel platinum (Ni&#x2014;Pt), niobium (Nb), niobium nitride (NbN), niobium carbide (NbC), molybdenum (Mo), molybdenum nitride (MoN), molybdenum carbide (MoC), tungsten carbide (WC), rhodium (Rh), palladium (Pd), iridium (Ir), osmium (Os), silver (Ag), gold (Au), zinc (Zn), vanadium (V), and combinations thereof.</p><p id="p-0076" num="0075">The gate capping film <b>243</b> may be placed on the gate electrode <b>242</b>. The gate capping film <b>243</b> may be placed between the gate spacers <b>244</b>.</p><p id="p-0077" num="0076">However, the arrangement of the gate capping film <b>243</b> is merely an example, and the technical idea of the present invention is not limited thereto. For example, the gate capping film <b>243</b> may be placed on the gate electrode <b>242</b> and the gate spacer <b>244</b>.</p><p id="p-0078" num="0077">The gate capping film <b>243</b> may include at least one of silicon nitride (SiN), silicon oxynitride (SiON), silicon oxide (SiO<sub>2</sub>), silicon carbonitride (SiCN), silicon oxycarbonitride (SiOCN), and combinations thereof.</p><p id="p-0079" num="0078">The gate spacer <b>244</b> may be placed on the side walls of the gate insulating film <b>241</b>, the gate electrode <b>242</b> and the gate capping film <b>243</b>. A pair of gate spacers <b>244</b> may wrap both side walls of the gate insulating film <b>241</b>, the gate electrode <b>242</b> and the gate capping film <b>243</b>.</p><p id="p-0080" num="0079">The gate spacer <b>244</b> may include, for example, at least one of silicon nitride (SiN), silicon oxynitride (SiON), silicon oxide (SiO<sub>2</sub>), silicon oxycarbonitride (SiOCN), silicon boronitride (SiBN), silicon oxyboronitride (SiOBN), silicon oxycarbide (SiOC), and combinations thereof.</p><p id="p-0081" num="0080">The source/drain region <b>230</b> may be formed in the first upper substrate <b>220</b>. The source/drain region <b>230</b> may be formed in the first upper substrate <b>220</b> exposed by the gate structure <b>240</b>. Specifically, the source/drain region <b>230</b> may be formed in the first upper substrate <b>220</b> exposed by the gate electrode <b>242</b>, as illustrated in <figref idref="DRAWINGS">FIG. <b>9</b></figref>.</p><p id="p-0082" num="0081">However, the arrangement of the source/drain region <b>230</b> is merely an example, and the technical idea of the present invention is not limited thereto. For example, unlike that shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the source/drain region <b>230</b> may be formed in the first upper substrate <b>220</b> exposed by the gate electrode <b>242</b> and the gate spacer <b>244</b>, as illustrated in <figref idref="DRAWINGS">FIG. <b>10</b></figref>.</p><p id="p-0083" num="0082">The source/drain region <b>230</b> may include p-type impurities or n-type impurities.</p><p id="p-0084" num="0083">Referring back to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the source/drain region <b>230</b> may not be in contact with the first insulating film <b>210</b>. That is, the semiconductor device according to some embodiments may have a partially depleted silicon on insulator (PDSOI) structure.</p><p id="p-0085" num="0084">However, this is only an example, and the technical idea of the present invention is not limited thereto. For example, as shown in <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the source/drain region <b>230</b> may come into contact with the first insulating film <b>210</b>. That is, the semiconductor device according to some embodiments may have a fully depleted silicon on insulator (FDSOI) structure.</p><p id="p-0086" num="0085">For reference, <figref idref="DRAWINGS">FIG. <b>11</b></figref> shows an example of a semiconductor device including the SOI structure of <figref idref="DRAWINGS">FIG. <b>8</b></figref>. For convenience of explanation, repeated parts of contents explained using <figref idref="DRAWINGS">FIGS. <b>8</b> and <b>10</b></figref> will be simplified or omitted.</p><p id="p-0087" num="0086">Referring to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, the semiconductor device according to some embodiments may further include a second insulating film <b>211</b> and a second upper substrate <b>221</b>.</p><p id="p-0088" num="0087">The second insulating film <b>211</b> and the second upper substrate <b>221</b> may be sequentially stacked on the first upper substrate <b>220</b>, as illustrated.</p><p id="p-0089" num="0088">The source/drain region <b>230</b> may be formed in the second upper substrate <b>221</b>. The source/drain region <b>230</b> may be formed in the second upper substrate <b>221</b> exposed by the gate structure <b>240</b>. Specifically, the source/drain region <b>230</b> may be formed in the second upper substrate <b>221</b> exposed by the gate electrode <b>242</b>, as illustrated in <figref idref="DRAWINGS">FIG. <b>11</b></figref>.</p><p id="p-0090" num="0089">The source/drain region <b>230</b> may come into contact with the second insulating film <b>211</b>. That is, the semiconductor device according to some embodiments may have a fully depleted silicon on insulator (FDSOI) structure.</p><p id="p-0091" num="0090">However, this is only an example, and the technical idea of the present invention is not limited thereto. For example, although not shown, the source/drain region <b>230</b> may not be in contact with the second insulating film <b>211</b>. That is, the semiconductor device according to some embodiments may have a partially depleted silicon on insulator (PDSOI) structure.</p><p id="p-0092" num="0091"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a layout diagram for explaining a semiconductor device according to some embodiments. <figref idref="DRAWINGS">FIGS. <b>13</b> and <b>14</b></figref> are exemplary cross-sectional views for explaining a semiconductor device according to some embodiments, taken along A-A and B-B of <figref idref="DRAWINGS">FIG. <b>12</b></figref>, respectively. <figref idref="DRAWINGS">FIGS. <b>15</b> to <b>17</b></figref> are exemplary cross-sectional views for explaining a semiconductor device according to some embodiments.</p><p id="p-0093" num="0092">For reference, <figref idref="DRAWINGS">FIG. <b>15</b></figref> is a cross-sectional view taken along A-A of <figref idref="DRAWINGS">FIG. <b>12</b></figref>, and <figref idref="DRAWINGS">FIGS. <b>16</b> and <b>17</b></figref> are cross-sectional views taken along B-B of <figref idref="DRAWINGS">FIG. <b>12</b></figref>.</p><p id="p-0094" num="0093">Referring to <figref idref="DRAWINGS">FIGS. <b>12</b> to <b>17</b></figref>, the semiconductor devices according to some embodiments may include a substrate <b>300</b>, a first insulating film <b>310</b>, an active pattern AP<b>1</b>, a plurality of gate structures GS<b>1</b>, and an epitaxial pattern <b>350</b>.</p><p id="p-0095" num="0094">The substrate <b>300</b> may include a low-voltage operating region and a high-voltage operating region. More specifically, the low-voltage operating region may include, for example, but is not limited to, a logic region or an SRAM region. The high-voltage operating region may include, for example, but is not limited to, a I/O region.</p><p id="p-0096" num="0095">The substrate <b>300</b> may be SOI (silicon-on-insulator). The substrate <b>300</b> may include a semiconductor material.</p><p id="p-0097" num="0096">For example, the substrate <b>300</b> may include silicon (Si). The upper side of the substrate <b>300</b> may have a (100) crystal plane.</p><p id="p-0098" num="0097">The substrate <b>300</b> may include a lower substrate <b>314</b> and a lower pattern <b>315</b>.</p><p id="p-0099" num="0098">The lower substrate <b>314</b> may be in the form of a plate extending in a first direction X and a second direction Y.</p><p id="p-0100" num="0099">The lower pattern <b>315</b> may be formed on the lower substrate <b>314</b>. The lower pattern <b>315</b> may extend in the first direction X. The lower pattern <b>315</b> may be spaced in the second direction Y. The lower pattern <b>315</b> may protrude from the upper side of the lower substrate <b>314</b>.</p><p id="p-0101" num="0100">The lower pattern <b>315</b> may be separated by a fin trench FT<b>1</b> extending in the first direction X.</p><p id="p-0102" num="0101">The lower pattern <b>315</b> may include side walls that are opposite to each other. The side walls of the lower pattern <b>315</b> may extend in the first direction X. The side walls of the lower pattern <b>315</b> may be defined by the fin trench FT<b>1</b>.</p><p id="p-0103" num="0102">The thickness of the lower pattern <b>315</b> may be from about 1 nm to about 100 nm.</p><p id="p-0104" num="0103">The first insulating film <b>310</b> may be in the substrate <b>300</b>. The first insulating film <b>310</b> may correspond to the first insulating film <b>110</b> of <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0105" num="0104">The first insulating film <b>310</b> may include a crystalline insulating material. For example, the first insulating film <b>310</b> may include at least one of fluoride, oxide and oxyfluoride.</p><p id="p-0106" num="0105">Specifically, fluoride may include at least one of aluminum fluoride (AlF<sub>x</sub>; where x is a positive integer of 3 or less), calcium fluoride (CaF<sub>x</sub>; where x is a positive integer of 2 or less), strontium fluoride (SrF<sub>x</sub>; where x is a positive integer of 2 or less), yttrium fluoride (YF<sub>x</sub>; where x is a positive integer of 3 or less), and zirconium fluoride (ZrF<sub>x</sub>; where x is a positive integer of 4 or less).</p><p id="p-0107" num="0106">Oxides may include at least one of aluminum oxide (Al<sub>2</sub>O<sub>x</sub>, where x is a positive integer of 3 or less), beryllium oxide (BeO<sub>x</sub>; where x is a positive integer of 1 or less), calcium zirconium oxide (Ca<sub>x</sub>Zr<sub>(1-x)</sub>O<sub>y</sub>; where x is a positive integer greater of 0 or more and 1 or less, and y is a positive integer of 2 or less), hafnium oxide (HfO<sub>x</sub>; where x is a positive integer of 2 or less), and yttrium oxide (Y<sub>2</sub>O<sub>x</sub>; where x is a positive integer of 3 or less).</p><p id="p-0108" num="0107">Oxyfluoride may include at least one of lanthanum oxyfluoride (LaO<sub>x</sub>F<sub>y</sub>; where x is a positive integer of 1 or less, and y is a positive integer of 1 or less), lutetium oxyfluoride (LuO<sub>x</sub>F<sub>y</sub>; where x is a positive integer of 1 or less, and y is a positive integer of 1 or less), and yttrium oxyfluoride (YO<sub>x</sub>F<sub>y</sub>; where x is a positive integer of 1 or less and y is a positive integer of 1 or less).</p><p id="p-0109" num="0108">A thickness of the first insulating film <b>310</b> may be from about 1 nm to about 1,000 nm.</p><p id="p-0110" num="0109">A difference between the lattice constant of the semiconductor material of the substrate <b>300</b> and the lattice constant of the crystalline insulating material of the first insulating film <b>310</b> may be smaller than 7%.</p><p id="p-0111" num="0110">The lower pattern <b>315</b> may be placed on the first insulating film <b>310</b>.</p><p id="p-0112" num="0111">Specifically, as shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>, the first insulating film <b>310</b> may be in the lower pattern <b>315</b>. However, the arrangement of the first insulating film <b>310</b> is merely an example, and the technical idea of the present invention is not limited thereto.</p><p id="p-0113" num="0112">For example, as shown in <figref idref="DRAWINGS">FIG. <b>15</b></figref>, the first insulating film <b>310</b> may be in the lower substrate <b>314</b> below the lower pattern <b>315</b>. Accordingly, the first insulating film <b>310</b> may extend in the second direction Y.</p><p id="p-0114" num="0113">Also, as shown in <figref idref="DRAWINGS">FIG. <b>14</b></figref>, the first insulating film <b>310</b> may not be in contact with the epitaxial pattern <b>350</b>. That is, the semiconductor device according to some embodiments may have a partially depleted silicon on insulator (PDSOI) structure.</p><p id="p-0115" num="0114">However, this is only an example, and the technical idea of the present invention is not limited thereto. For example, as shown in <figref idref="DRAWINGS">FIG. <b>16</b></figref>, the first insulating film <b>310</b> may come into contact with the epitaxial pattern <b>350</b>. That is, the semiconductor device according to some embodiments may have a fully depleted silicon on insulator (FDSOI) structure.</p><p id="p-0116" num="0115">Although the number of first insulating films <b>310</b> is shown as one through <figref idref="DRAWINGS">FIGS. <b>13</b> to <b>16</b></figref>, this is only an example, and the technical idea of the present invention is not limited thereto.</p><p id="p-0117" num="0116">For example, as shown in <figref idref="DRAWINGS">FIG. <b>17</b></figref>, the semiconductor device according to some embodiments may further include a second insulating film <b>311</b>.</p><p id="p-0118" num="0117">The second insulating film <b>311</b> may be in the substrate <b>300</b>. The second insulating film <b>311</b> may be placed to be spaced apart from the first insulating film <b>310</b>.</p><p id="p-0119" num="0118">The second insulating film <b>311</b> may correspond to the second insulating film <b>111</b> shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref>.</p><p id="p-0120" num="0119">The second insulating film <b>311</b> may include a crystalline insulating material. For example, the second insulating film <b>311</b> may include at least one of fluoride, oxide and oxyfluoride.</p><p id="p-0121" num="0120">The thickness of the second insulating film <b>311</b> may be from about 1 nm to about 1,000 nm.</p><p id="p-0122" num="0121">The second insulating film <b>311</b> may come into contact with the epitaxial pattern <b>350</b>. That is, the semiconductor device according to some embodiments may have a fully depleted silicon on insulator (FDSOI) structure.</p><p id="p-0123" num="0122">However, this is only an example, and the technical idea of the present invention is not limited thereto. For example, although not shown, the second insulating film <b>311</b> may, of course, not be in contact with the epitaxial pattern <b>350</b>.</p><p id="p-0124" num="0123">The active pattern AP<b>1</b> may be placed on the substrate <b>300</b>. The active pattern AP<b>1</b> may extend long in the first direction X. Although not shown, the active pattern AP<b>1</b> may be spaced in a second direction Y that intersects the first direction X.</p><p id="p-0125" num="0124">As an example, the active pattern AP<b>1</b> may be a region in which an NMOS is formed, and as another example, an active pattern AP<b>1</b> may be a region in which a PMOS is formed.</p><p id="p-0126" num="0125">The active pattern AP<b>1</b> may include a plurality of sheet patterns NS.</p><p id="p-0127" num="0126">The sheet pattern NS may be placed on the substrate <b>300</b>. The sheet pattern NS may be placed to be spaced apart from the substrate <b>300</b>.</p><p id="p-0128" num="0127">The plurality of sheet patterns NS may be placed on the lower pattern <b>315</b>. The plurality of sheet patterns NS may be spaced apart from the lower pattern <b>315</b> in a third direction Z that intersects the first direction X and the second direction Y. The plurality of sheet patterns NS may be spaced apart from each other in the third direction Z. The plurality of sheet patterns NS spaced apart from each other may be arranged in the first direction X along the upper side of the lower pattern <b>315</b>.</p><p id="p-0129" num="0128">The field insulating film <b>305</b> may be formed on the substrate <b>300</b>. The field insulating film <b>305</b> may fill at least a part of the fin trench FT<b>1</b>.</p><p id="p-0130" num="0129">The field insulating film <b>305</b> may wrap at least a part of the side walls of the lower pattern <b>315</b>. The lower pattern <b>315</b> may be defined by the field insulating film <b>305</b>.</p><p id="p-0131" num="0130">The field insulating film <b>305</b> may include, for example, one of an oxide film, a nitride film, an oxynitride film or a combination thereof.</p><p id="p-0132" num="0131">The plurality of gate structures GS<b>1</b> may be placed on the substrate <b>300</b>. Each gate structure GS<b>1</b> may extend in the second direction Y. Adjacent gate structures GS<b>1</b> may be spaced apart from each other in the first direction X.</p><p id="p-0133" num="0132">The gate structure GS<b>1</b> may be placed on the active pattern AP<b>1</b>. The gate structure GS<b>1</b> may intersect the active pattern AP<b>1</b>. The gate structure GS<b>1</b> may wrap the sheet pattern NS.</p><p id="p-0134" num="0133">The gate structure GS<b>1</b> may include, for example, a gate electrode <b>320</b>, a gate insulating film <b>330</b>, an outer spacer <b>341</b> and a gate capping pattern <b>345</b>.</p><p id="p-0135" num="0134">The plurality of gate electrodes <b>320</b> may be placed on the substrate <b>300</b>. The gate electrode <b>320</b> may be placed on the lower pattern <b>315</b>.</p><p id="p-0136" num="0135">Each gate electrode <b>320</b> may extend in a second direction Y that intersects the first direction X. Each gate electrode <b>320</b> may be placed to be spaced apart in the first direction X.</p><p id="p-0137" num="0136">The gate electrode <b>320</b> may be placed on a gate insulating film <b>330</b> to be described below. Each gate electrode <b>320</b> may intersect the active pattern AP<b>1</b>. Each gate electrode <b>320</b> may wrap each sheet pattern NS.</p><p id="p-0138" num="0137">The gate electrode <b>320</b> may include at least one of a metal, a metal alloy, a conductive metal nitride, a metal silicide, a doped semiconductor material, a conductive metal oxide and a conductive metal oxynitride. The gate electrode <b>320</b> may include, for example, but is not limited to, at least one of titanium nitride (TiN), tantalum carbide (TaC), tantalum nitride (TaN), titanium silicon nitride (TiSiN), tantalum silicon nitride (TaSiN), tantalum titanium nitride (TaTiN), titanium aluminum nitride (TiAlN), tantalum aluminum nitride (TaAlN), tungsten nitride (WN), ruthenium (Ru), titanium aluminum (TiAl), titanium aluminum carbonitride (TiAlC&#x2014;N), titanium aluminum carbide (TiAlC), titanium carbide (TiC), tantalum carbonitride (TaCN), tungsten (W), aluminum (Al), copper (Cu), cobalt (Co), titanium (Ti), tantalum (Ta), nickel (Ni), platinum (Pt), nickel platinum (Ni&#x2014;Pt), niobium (Nb), niobium nitride (NbN), niobium carbide (NbC), molybdenum (Mo), molybdenum nitride (MoN), molybdenum carbide (MoC), tungsten carbide (WC), rhodium (Rh), palladium (Pd), iridium (Ir), osmium (Os), silver (Ag), gold (Au), zinc (Zn), vanadium (V), and combinations thereof. Conductive metal oxides and conductive metal oxynitrides may include, but are not limited to, oxidized forms of the above-mentioned materials.</p><p id="p-0139" num="0138">Although the number of gate electrodes <b>320</b> is shown as two, this is only for convenience, and the number is not limited thereto. The number of gate electrodes <b>320</b> may be larger than or smaller than two.</p><p id="p-0140" num="0139">The gate insulating film <b>330</b> may wrap around the sheet pattern NS.</p><p id="p-0141" num="0140">The gate insulating film <b>330</b> may be placed on the substrate <b>300</b>. The gate insulating film <b>330</b> may extend along the upper side of the lower pattern <b>315</b> and the upper side of the field insulating film <b>305</b>. The gate insulating film <b>330</b> may wrap each sheet pattern NS. The gate insulating film <b>330</b> may wrap the gate electrode <b>320</b>.</p><p id="p-0142" num="0141">The gate insulating film <b>330</b> may be placed along the upper side of the sheet pattern NS located at the uppermost stage and the inner side wall of the outer spacer <b>341</b>.</p><p id="p-0143" num="0142">The gate insulating film <b>330</b> may include an insulating material, for example, a silicon oxide, silicon oxynitride, silicon nitride or a high dielectric constant material having a higher dielectric constant than silicon oxide.</p><p id="p-0144" num="0143">The outer spacer <b>341</b> may be placed on the side walls of the gate electrode <b>320</b>. The outer spacer <b>341</b> may extend in the second direction Y. A pair of outer spacers <b>341</b> may be formed on the side walls of the gate electrode <b>320</b>.</p><p id="p-0145" num="0144">The outer spacer <b>341</b> may include, for example, at least one of silicon nitride (SiN), silicon oxynitride (SiON), silicon oxide (SiO<sub>2</sub>), silicon oxycarbonitride (SiOCN), silicon boronitride (SiBN), silicon oxyboronitride (SiOBN), silicon oxycarbide (SiOC), and combinations thereof.</p><p id="p-0146" num="0145">Although not shown in <figref idref="DRAWINGS">FIGS. <b>12</b> to <b>17</b></figref>, a semiconductor device according to some embodiments may further include an inner spacer. This does not limit the technical idea of the present invention.</p><p id="p-0147" num="0146">The inner spacer may extend along the side face of the gate insulating film <b>330</b>. The inner spacer may be placed between the sheet patterns NS adjacent to each other in the third direction Z.</p><p id="p-0148" num="0147">The inner spacer may include, for example, at least one of silicon nitride (SiN), silicon oxynitride (SiON), silicon oxide (SiO<sub>2</sub>), silicon oxycarbonitride (SiOCN), silicon boronitride (SiBN), silicon oxyboronitride (SiOBN), silicon oxycarbide (SiOC), and combinations thereof.</p><p id="p-0149" num="0148">The gate capping pattern <b>345</b> may be placed on the gate electrode <b>320</b>, the gate insulating film <b>330</b> and the outer spacer <b>341</b>.</p><p id="p-0150" num="0149">The gate capping pattern <b>345</b> may include, for example, at least one of silicon nitride (SiN), silicon oxynitride (SiON), silicon oxide (SiO<sub>2</sub>), silicon carbonitride (SiCN), silicon oxycarbonitride (SiOCN), and combinations thereof.</p><p id="p-0151" num="0150">The plurality of epitaxial patterns <b>350</b> may be included in the source/drain of a transistor that uses the sheet pattern NS as a channel region.</p><p id="p-0152" num="0151">The plurality of epitaxial patterns <b>350</b> may be placed on the lower pattern <b>315</b>. The plurality of epitaxial patterns <b>350</b> may be placed between the gate electrodes <b>320</b> adjacent to each other in the first direction X. Each epitaxial pattern <b>350</b> may be connected to the sheet pattern NS adjacent in the first direction X. The epitaxial pattern <b>350</b> may be formed to be adjacent to one side face of the sheet pattern NS and the other side face of the sheet pattern NS.</p><p id="p-0153" num="0152">Although not shown, a source/drain contact may be placed on the plurality of epitaxial patterns <b>350</b>. Further, a metal silicide film may be further placed between the source/drain contact and the epitaxial pattern <b>350</b>.</p><p id="p-0154" num="0153">The first interlayer insulating film <b>391</b> may cover the outer spacer <b>341</b> and the side wall of the gate capping pattern <b>345</b>. The first interlayer insulating film <b>391</b> may be placed on the epitaxial pattern <b>350</b>.</p><p id="p-0155" num="0154">The second interlayer insulating film <b>392</b> may be placed on the first interlayer insulating film <b>391</b> and the gate capping pattern <b>345</b>.</p><p id="p-0156" num="0155">The first interlayer insulating film <b>391</b> and the second interlayer insulating film <b>392</b> may include, for example, but are not limited to, FOX (Flowable Oxide), TOSZ (Tonen SilaZene), USG (Undoped Silica Glass), BSG (Borosilica Glass), PSG (PhosphoSilica Glass), BPSG (BoroPhosphoSilica Glass), PETEOS (Plasma Enhanced Tetra Ethyl Ortho Silicate), FSG (Fluoride Silicate Glass), CDO (Carbon Doped silicon Oxide), Xerogel, Aerogel, Amorphous Fluorinated Carbon, OSG (Organo Silicate Glass), Parylene, BCB (bis-benzocyclobutenes), SiLK, polyimide, porous polymeric material or a combination thereof.</p><p id="p-0157" num="0156"><figref idref="DRAWINGS">FIG. <b>18</b></figref> is a layout diagram for explaining a semiconductor device according to some embodiments. <figref idref="DRAWINGS">FIGS. <b>19</b> and <b>20</b></figref> are exemplary cross-sectional views for explaining a semiconductor device according to some embodiments taken along A-A and B-B of <figref idref="DRAWINGS">FIG. <b>18</b></figref>, respectively. <figref idref="DRAWINGS">FIGS. <b>21</b> to <b>23</b></figref> are exemplary cross-sectional views for explaining a semiconductor device according to some embodiments.</p><p id="p-0158" num="0157">For reference, <figref idref="DRAWINGS">FIG. <b>21</b></figref> is a cross-sectional view taken along A-A of <figref idref="DRAWINGS">FIG. <b>18</b></figref>, and <figref idref="DRAWINGS">FIGS. <b>22</b> and <b>23</b></figref> are cross-sectional views taken along B-B of <figref idref="DRAWINGS">FIG. <b>18</b></figref>.</p><p id="p-0159" num="0158">Referring to <figref idref="DRAWINGS">FIGS. <b>18</b> to <b>23</b></figref>, the semiconductor device according to some embodiments may include a substrate <b>400</b>, a first insulating film <b>410</b>, a fin-shaped pattern F, a plurality of gate structures GS<b>2</b>, and an epitaxial pattern <b>450</b>.</p><p id="p-0160" num="0159">The substrate <b>400</b> may include a low-voltage operating region and a high-voltage operating region. More specifically, the low-voltage operating region may be, for example, but is not limited to, a logic region or an SRAM region. The high-voltage operating region may be, for example, but is not limited to, a I/O region.</p><p id="p-0161" num="0160">The substrate <b>400</b> may be SOI (silicon-on-insulator). The substrate <b>400</b> may include a semiconductor material.</p><p id="p-0162" num="0161">For example, the substrate <b>400</b> may include silicon (Si). An upper side of the substrate <b>400</b> may have a (100) crystal plane.</p><p id="p-0163" num="0162">Fin-shaped patterns F may be placed on the substrate <b>400</b>.</p><p id="p-0164" num="0163">The fin-shaped patterns F may extend in the first direction X. The fin-shaped patterns F may be spaced in the second direction Y. The fin-shaped patterns F may protrude from the upper side of the substrate <b>400</b>.</p><p id="p-0165" num="0164">The fin-shaped patterns F may be separated by a fin trench FT<b>2</b> extending in the first direction X.</p><p id="p-0166" num="0165">The fin-shaped patterns F may include side walls that are opposite to each other. The side walls of the fin-shaped patterns F may extend in the first direction X. The side walls of the fin-shaped patterns F may be defined by the fin trench FT<b>2</b>.</p><p id="p-0167" num="0166">The first insulating film <b>410</b> may be in the fin-shaped pattern F or the substrate <b>400</b>. For example, as shown in <figref idref="DRAWINGS">FIG. <b>19</b></figref>, the first insulating film <b>410</b> may be in the fin-shaped pattern F. As another example, as shown in <figref idref="DRAWINGS">FIG. <b>21</b></figref>, the first insulating film <b>410</b> may be in the substrate <b>400</b>.</p><p id="p-0168" num="0167">The first insulating film <b>410</b> may correspond to the first insulating film <b>110</b> of <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0169" num="0168">The first insulating film <b>410</b> may include a crystalline insulating material. For example, the first insulating film <b>410</b> may include at least one of fluoride, oxide and oxyfluoride.</p><p id="p-0170" num="0169">Specifically, fluoride may include at least one of aluminum fluoride (AlF<sub>x</sub>; where x is a positive integer of 3 or less), calcium fluoride (CaF<sub>x</sub>; where x is a positive integer of 2 or less), strontium fluoride (SrF<sub>x</sub>; where x is a positive integer of 2 or less), yttrium fluoride (YF<sub>x</sub>; where x is a positive integer of 3 or less), and zirconium fluoride (ZrF<sub>x</sub>; where x is a positive integer of 4 or less).</p><p id="p-0171" num="0170">Oxides may include at least one of aluminum oxide (Al<sub>2</sub>O<i>x</i>, where x is a positive integer of 3 or less), beryllium oxide (BeO<sub>x</sub>; where x is a positive integer of 1 or less), calcium zirconium oxide (Ca<sub>x</sub>Zr<sub>(1-x)</sub>O<sub>y</sub>; where x is a positive integer greater of 0 or more and 1 or less, and y is a positive integer of 2 or less), hafnium oxide (HfO<sub>x</sub>; where x is a positive integer of 2 or less), and yttrium oxide (Y<sub>2</sub>O<sub>x</sub>; where x is a positive integer of 3 or less).</p><p id="p-0172" num="0171">Oxyfluoride may include at least one of lanthanum oxyfluoride (LaO<sub>x</sub>F<sub>y</sub>; where x is a positive integer of 1 or less, and y is a positive integer of 1 or less), lutetium oxyfluoride (LuO<sub>x</sub>F<sub>y</sub>; where x is a positive integer of 1 or less, and y is a positive integer of 1 or less), and yttrium oxyfluoride (YO<sub>x</sub>F<sub>y</sub>; where x is a positive integer of 1 or less, and y is a positive integer of 1 or less).</p><p id="p-0173" num="0172">A thickness of the first insulating film <b>410</b> may be from about 1 nm to about 1,000 nm.</p><p id="p-0174" num="0173">A difference between the lattice constant of the semiconductor material of the substrate <b>400</b> and the lattice constant of the crystalline insulating material of the first insulating film <b>410</b> may be smaller than 7%.</p><p id="p-0175" num="0174">The thickness of the fin-shaped pattern F on the first insulating film <b>410</b> may be from about 1 nm to about 100 nm.</p><p id="p-0176" num="0175">As shown in <figref idref="DRAWINGS">FIG. <b>20</b></figref>, the first insulating film <b>410</b> may not be in contact with the epitaxial pattern <b>450</b>. That is, the semiconductor device according to some embodiments may have a partially depleted silicon on insulator (PDSOI) structure.</p><p id="p-0177" num="0176">However, this is only an example, and the technical idea of the present invention is not limited thereto. For example, as shown in <figref idref="DRAWINGS">FIG. <b>22</b></figref>, the first insulating film <b>410</b> may come into contact with the epitaxial pattern <b>450</b>. That is, the semiconductor device according to some embodiments may have a fully depleted silicon on insulator (FDSOI) structure.</p><p id="p-0178" num="0177">Although the number of first insulating films <b>410</b> is shown as one in <figref idref="DRAWINGS">FIGS. <b>19</b> to <b>22</b></figref>, this is only an example, and the technical idea of the present invention is not limited thereto.</p><p id="p-0179" num="0178">For example, as shown in <figref idref="DRAWINGS">FIG. <b>23</b></figref>, the semiconductor device according to some embodiments may further include a second insulating film <b>411</b>.</p><p id="p-0180" num="0179">The second insulating film <b>411</b> may be in the fin-shaped pattern F. The second insulating film <b>411</b> may be spaced apart from the first insulating film <b>410</b>.</p><p id="p-0181" num="0180">The second insulating film <b>411</b> may correspond to the second insulating film <b>111</b> shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref>.</p><p id="p-0182" num="0181">The second insulating film <b>411</b> may include a crystalline insulating material. For example, the second insulating film <b>411</b> may include at least one of fluoride, oxide and oxyfluoride.</p><p id="p-0183" num="0182">The thickness of the second insulating film <b>411</b> may be from about 1 nm to about 1,000 nm.</p><p id="p-0184" num="0183">The second insulating film <b>411</b> may come into contact with the epitaxial pattern <b>450</b>. That is, the semiconductor device according to some embodiments may have a fully depleted silicon on insulator (FDSOI) structure.</p><p id="p-0185" num="0184">However, this is only an example, and the technical idea of the present invention is not limited thereto. For example, although not shown, it is a matter of course that the second insulating film <b>411</b> does not come into contact with the epitaxial pattern <b>450</b>.</p><p id="p-0186" num="0185">The field insulating film <b>405</b> may be formed on the substrate <b>400</b>. The field insulating film <b>405</b> may fill at least a part of the fin trench FT<b>2</b>.</p><p id="p-0187" num="0186">The field insulating film <b>405</b> may wrap at least a part of the side walls of the fin-shaped pattern F. The fin-shaped pattern F may be defined by the field insulating film <b>405</b>.</p><p id="p-0188" num="0187">The field insulating film <b>405</b> may include, for example, an oxide film, a nitride film, an oxynitride film or a combination thereof.</p><p id="p-0189" num="0188">A plurality of gate structures GS<b>2</b> may be placed on the substrate <b>400</b>. Each gate structure GS<b>2</b> may extend in the second direction Y. Adjacent gate structures GS<b>2</b> may be spaced apart from each other in the first direction X.</p><p id="p-0190" num="0189">The gate structure GS<b>2</b> may be placed on the fin-shaped pattern F. The gate structure GS<b>2</b> may intersect the fin-shaped pattern F. The gate structure GS<b>2</b> may wrap the fin-shaped pattern F.</p><p id="p-0191" num="0190">The gate structure GS<b>2</b> may include, for example, a gate electrode <b>420</b>, a gate insulating film <b>430</b>, an outer spacer <b>441</b>, and a gate capping pattern <b>445</b>.</p><p id="p-0192" num="0191">The plurality of gate electrodes <b>420</b> may be placed on the substrate <b>400</b>. The gate electrode <b>420</b> may be placed on the fin-shaped pattern F.</p><p id="p-0193" num="0192">Each gate electrode <b>420</b> may extend in a second direction Y that intersects the first direction X. Each gate electrode <b>420</b> may be spaced apart in the first direction X.</p><p id="p-0194" num="0193">The gate electrode <b>420</b> may be placed on a gate insulating film <b>430</b> to be described later. Each gate electrode <b>420</b> may intersect the fin-shaped pattern F. Each gate electrode <b>420</b> may wrap the fin-shaped pattern F.</p><p id="p-0195" num="0194">The gate electrode <b>420</b> may include at least one of a metal, a metal alloy, a conductive metal nitride, a metal silicide, a doped semiconductor material, a conductive metal oxide and a conductive metal oxynitride. The gate electrode <b>420</b> may include, for example, but is not limited to, at least one of titanium nitride (TiN), tantalum carbide (TaC), tantalum nitride (TaN), titanium silicon nitride (TiSiN), tantalum silicon nitride (TaSiN), tantalum titanium nitride (TaTiN), titanium aluminum nitride (TiAlN), tantalum aluminum nitride (TaAlN), tungsten nitride (WN), ruthenium (Ru), titanium aluminum (TiAl), titanium aluminum carbonitride (TiAlC&#x2014;N), titanium aluminum carbide (TiAlC), titanium carbide (TiC), tantalum carbonitride (TaCN), tungsten (W), aluminum (Al), copper (Cu), cobalt (Co), titanium (Ti), tantalum (Ta), nickel (Ni), platinum (Pt), nickel platinum (Ni&#x2014;Pt), niobium (Nb), niobium nitride (NbN), niobium carbide (NbC), molybdenum (Mo), molybdenum nitride (MoN), molybdenum carbide (MoC), tungsten carbide (WC), rhodium (Rh), palladium (Pd), iridium (Ir), osmium (Os), silver (Ag), gold (Au), zinc (Zn), vanadium (V), and combinations thereof. Conductive metal oxides and conductive metal oxynitrides may include, but are not limited to, oxidized forms of the above-mentioned materials.</p><p id="p-0196" num="0195">Although the number of gate electrodes <b>420</b> is shown as two, this is only for convenience, and the number is not limited thereto. The number of gate electrodes <b>420</b> may be larger than or smaller than two.</p><p id="p-0197" num="0196">The gate insulating film <b>430</b> may wrap a part of the side walls of the fin-shaped pattern F.</p><p id="p-0198" num="0197">The gate insulating film <b>430</b> may be placed on the substrate <b>400</b>. The gate insulating film <b>430</b> may extend along the upper side of the fin-shaped pattern F and the upper side of the field insulating film <b>405</b>. The gate insulating film <b>430</b> may wrap the gate electrode <b>420</b>.</p><p id="p-0199" num="0198">The gate insulating film <b>430</b> may be placed along the upper side of the fin-shaped pattern F and the inner side wall of the outer spacer <b>441</b>.</p><p id="p-0200" num="0199">The gate insulating film <b>430</b> may include an insulating material, for example, a silicon oxide, silicon oxynitride, silicon nitride or a high dielectric constant material having a higher dielectric constant than silicon oxide.</p><p id="p-0201" num="0200">The outer spacer <b>441</b> may be placed on the side walls of the gate electrode <b>420</b>. The outer spacer <b>441</b> may extend in the second direction Y. A pair of outer spacers <b>441</b> may be formed on the side walls of the gate electrode <b>420</b>.</p><p id="p-0202" num="0201">The outer spacer <b>441</b> may include, for example, at least one of silicon nitride (SiN), silicon oxynitride (SiON), silicon oxide (SiO<sub>2</sub>), silicon oxycarbonitride (SiOCN), silicon boronitride (SiBN), silicon oxyboronitride (SiOBN), silicon oxycarbide (SiOC), and combinations thereof.</p><p id="p-0203" num="0202">The gate capping pattern <b>445</b> may be placed on the gate electrode <b>420</b>, the gate insulating film <b>430</b> and the outer spacer <b>441</b>.</p><p id="p-0204" num="0203">The gate capping pattern <b>445</b> may include, for example, at least one silicon nitride (SiN), silicon oxynitride (SiON), silicon oxide (SiO<sub>2</sub>), silicon carbonitride (SiCN), silicon oxycarbonitride (SiOCN), and combinations thereof.</p><p id="p-0205" num="0204">The plurality of epitaxial patterns <b>450</b> may be included in a source/drain of a transistor that uses the fin-shaped pattern F as the channel region.</p><p id="p-0206" num="0205">The plurality of epitaxial patterns <b>450</b> may be placed between the fin-shaped patterns F. The plurality of epitaxial patterns <b>450</b> may be placed between the gate electrodes <b>420</b> adjacent to each other in the first direction X. Each epitaxial pattern <b>450</b> may be connected to the fin-shaped pattern F adjacent in the first direction X. The epitaxial pattern <b>450</b> may be formed to be adjacent to one side face of the fin-shaped pattern F and the other side face of the fin-shaped pattern F.</p><p id="p-0207" num="0206">Although not shown, a source/drain contact may be placed on the plurality of epitaxial patterns <b>450</b>. Further, a metal silicide film may be further placed between the source/drain contact and the epitaxial pattern <b>450</b>.</p><p id="p-0208" num="0207">A first interlayer insulating film <b>491</b> may cover the side walls of the outer spacer <b>441</b> and the gate capping pattern <b>445</b>. The first interlayer insulating film <b>491</b> may be placed on the epitaxial pattern <b>450</b>.</p><p id="p-0209" num="0208">The second interlayer insulating film <b>492</b> may be placed on the first interlayer insulating film <b>491</b> and the gate capping pattern <b>445</b>.</p><p id="p-0210" num="0209">The first interlayer insulating film <b>491</b> and the second interlayer insulating film <b>492</b> may each include, for example, but are not limited to, FOX (Flowable Oxide), TOSZ (Tonen SilaZene), USG (Undoped Silica Glass), BSG (Borosilica Glass), PSG (PhosphoSilica Glass), BPSG (BoroPhosphoSilica Glass), PETEOS (Plasma Enhanced Tetra Ethyl Ortho Silicate), FSG (Fluoride Silicate Glass), CDO (Carbon Doped silicon Oxide), Xerogel, Aerogel, Amorphous Fluorinated Carbon, OSG (Organo Silicate Glass), Parylene, BCB (bis-benzocyclobutenes), SiLK, polyimide, porous polymeric material or a combination thereof.</p><p id="p-0211" num="0210"><figref idref="DRAWINGS">FIG. <b>24</b></figref> is a diagram for explaining the meaning of the lattice constant in the semiconductor device according to some embodiments.</p><p id="p-0212" num="0211">For reference, <figref idref="DRAWINGS">FIG. <b>24</b></figref> shows an example of a possible reference lattice in (100) plane of silicon. Specifically, silicon may be an ingredient of the base substrates <b>100</b> and <b>200</b> of <figref idref="DRAWINGS">FIGS. <b>3</b>, <b>7</b>, <b>8</b>, and <b>9</b> to <b>11</b></figref>, and the substrates <b>300</b> and <b>400</b> of <figref idref="DRAWINGS">FIGS. <b>13</b> to <b>17</b>, and <b>19</b> to <b>23</b></figref>.</p><p id="p-0213" num="0212">Referring to <figref idref="DRAWINGS">FIGS. <b>3</b> and <b>24</b></figref>, the base substrate <b>100</b> may include a semiconductor material, and the insulating film <b>110</b> may include a crystalline insulating material. For example, the base substrate <b>100</b> may include silicon.</p><p id="p-0214" num="0213">The lattice constant along (100) plane of silicon may be a first distance D<b>1</b>. The first distance may be about 5.43 &#x212b;.</p><p id="p-0215" num="0214">In the semiconductor device according to some embodiments, the difference between the lattice constant of silicon and the lattice constant of the crystalline insulating material may be smaller than 7%. That is, the difference between the first distance D<b>1</b> and the lattice constant of the crystalline insulating material may be smaller than 7%.</p><p id="p-0216" num="0215">However, the meaning of the lattice constant is merely an example, and the technical idea of the present invention is not limited thereto. In the present invention, the meaning of the lattice constant may be expanded and interpreted.</p><p id="p-0217" num="0216">As an example, on the (100) plane of silicon, the lattice constant may be measured differently depending on the direction. Specifically, the lattice constant may be measured in the directions of the second, third, and fifth distances D<b>2</b>, D<b>3</b> and D<b>5</b>, unlike the direction of the first distance D<b>1</b>.</p><p id="p-0218" num="0217">As another example, on the (100) plane of silicon, the lattice constant may be measured differently depending on the multiple. Specifically, the first distance D<b>1</b> is the shortest distance from one particle to the next adjacent particle in the direction of the first distance D<b>1</b>. On the other hand, the third distance D<b>3</b> and the fifth distance D<b>5</b> are the shortest distances from one particle to the second adjacent particle in each direction. Also, the fourth distance D<b>4</b> is half the shortest distance from one particle to the next adjacent particle in the direction of the fourth distance D<b>4</b>.</p><p id="p-0219" num="0218">Therefore, the lattice constant along the (100) plane of silicon may be from the second distance D<b>2</b> to the fifth distance D<b>5</b>.</p><p id="p-0220" num="0219">In the semiconductor device according to some embodiments, the difference between the lattice constant of silicon and the lattice constant of the crystalline insulating material may be smaller than 7%. That is, the difference between one of the second to fifth distances D<b>2</b> to D<b>5</b> and the lattice constant of the crystalline insulating material may be smaller than 7%.</p><p id="p-0221" num="0220">In concluding the detailed description, those skilled in the art will appreciate that many variations and modifications may be made to the example embodiments without substantially departing from the scope of the present invention. Therefore, the disclosed example embodiments of the invention are used in a generic and descriptive sense only and not for purposes of limitation.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor device comprising:<claim-text>a base substrate;</claim-text><claim-text>an insulating film on the base substrate; and</claim-text><claim-text>an upper substrate on the insulating film,</claim-text><claim-text>wherein the insulating film comprises a crystalline insulating material,</claim-text><claim-text>wherein the insulating film has a thickness of about 1 nm to about 1,000 nm, and</claim-text><claim-text>wherein the upper substrate has a thickness of about 1 nm to about 100 nm.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the insulating film comprises at least one of fluoride, oxide and oxyfluoride.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the fluoride comprises at least one of aluminum fluoride, calcium fluoride, strontium fluoride, yttrium fluoride, and zirconium fluoride.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the oxide comprises at least one of aluminum oxide, beryllium oxide, calcium zirconium oxide, hafnium oxide and yttrium oxide.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the oxyfluoride comprises at least one of lanthanum oxyfluoride, lutetium oxyfluoride, and yttrium oxyfluoride.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the base substrate comprises a semiconductor material, and<claim-text>wherein a difference between a lattice constant of the semiconductor material and a lattice constant of the crystalline insulating material is smaller than 7%.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the insulating film contacts an upper side of the base substrate, and<claim-text>wherein the upper side of the base substrate has a (100) crystal plane.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the base substrate and the insulating film contact each other, and<claim-text>wherein the insulating film and the upper substrate contact each other.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>a gate electrode on the upper substrate;</claim-text><claim-text>spacers on opposite side walls of the gate electrode; and</claim-text><claim-text>a source/drain region in the upper substrate and not overlapped by the gate electrode.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor device of <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the source/drain region contacts the insulating film.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. A semiconductor device comprising:<claim-text>a base substrate;</claim-text><claim-text>a first insulating film on the base substrate;</claim-text><claim-text>a first upper substrate on the first insulating film;</claim-text><claim-text>a second insulating film on the first upper substrate; and</claim-text><claim-text>a second upper substrate on the second insulating film,</claim-text><claim-text>wherein the first insulating film and the second insulating film comprise a crystalline insulating material,</claim-text><claim-text>wherein the first insulating film and the second insulating film each have a thickness of about 1 nm to about 1,000 nm, and</claim-text><claim-text>wherein the first upper substrate and the second upper substrate each have a thickness of about 1 nm to about 100 nm.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The semiconductor device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the first insulating film and the second insulating film comprise at least one of fluoride, oxide, and oxyfluoride.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the base substrate comprises a semiconductor material, and<claim-text>wherein a difference between a lattice constant of the semiconductor material and a lattice constant of the crystalline insulating material is smaller than 7%.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The semiconductor device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, further comprising:<claim-text>a gate electrode on the second upper substrate;</claim-text><claim-text>spacers on opposite side walls of the gate electrode; and</claim-text><claim-text>a source/drain region in the second upper substrate and not overlapped by the gate electrode,</claim-text><claim-text>wherein the source/drain region contacts the second insulating film.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. A semiconductor device comprising:<claim-text>a substrate comprising a lower substrate, and a lower pattern extending in a first direction on the lower substrate;</claim-text><claim-text>a first insulating film in the substrate;</claim-text><claim-text>a sheet pattern on the lower pattern and spaced apart from the lower pattern;</claim-text><claim-text>a gate electrode on the lower pattern, wherein the gate electrode extends in a second direction different from the first direction and wraps around the sheet pattern,</claim-text><claim-text>wherein the first insulating film comprises a crystalline insulating material,</claim-text><claim-text>wherein the first insulating film has a thickness of about 1 nm to about 1,000 nm, and</claim-text><claim-text>wherein the lower pattern has a thickness of about 1 nm to about 100 nm.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The semiconductor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the first insulating film comprises at least one of fluoride, oxide and oxyfluoride.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The semiconductor device of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the fluoride comprises at least one of aluminum fluoride, calcium fluoride, strontium fluoride, yttrium fluoride and zirconium fluoride,<claim-text>wherein the oxide comprises at least one of aluminum oxide, beryllium oxide, calcium zirconium oxide, hafnium oxide, and yttrium oxide, and</claim-text><claim-text>wherein the oxyfluoride comprises at least one of lanthanum oxyfluoride, lutetium oxyfluoride, and yttrium oxyfluoride.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The semiconductor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the substrate comprises a semiconductor material, and<claim-text>wherein a difference between a lattice constant of the semiconductor material and a lattice constant of the crystalline insulating material is smaller than 7%.</claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The semiconductor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising:<claim-text>an epitaxial pattern on the lower pattern and between adjacent gate electrodes along the first direction,</claim-text><claim-text>wherein the epitaxial pattern is in contact with the first insulating film.</claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The semiconductor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising:<claim-text>a second insulating film in the substrate and spaced apart from the first insulating film,</claim-text><claim-text>wherein the second insulating film has a thickness of from about 1 nm to about 1,000 nm,</claim-text><claim-text>wherein the second insulating film comprises at least one of fluoride, oxide and oxyfluoride.</claim-text></claim-text></claim></claims></us-patent-application>