
# Messages from "go new"

# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v3' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v5' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v6' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v7' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v8' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v9' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v10' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v11' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v11' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v12' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v13' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v13' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v14' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v14' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v14' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v15' at state 'initial' (PRJ-2)

# Messages from "go analyze"

solution.v15
solution options defaults
solution options set Output/OutputVerilog true
true
solution options set Output/OutputVHDL true
true
solution options set /Input/SearchPath $WORKING_DIR
/home/as4329/ece6775-final/Catapult/tmp_ecelinux
solution options set /Input/CompilerFlags {-DFOURTH}
-DFOURTH
solution file add $WORKING_DIR/attention.cpp -type C++ 
/INPUTFILES/1
solution file add $WORKING_DIR/attention_test.cpp -type C++ -exclude true
/INPUTFILES/2
solution design set dut -top
solution design set dut -top (HC-8)
solution library add mgc_Xilinx-ZYNQ-1_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family ZYNQ -speed -1 -part xc7z020clg484-1
solution library add Xilinx_RAMS
solution library add Xilinx_ROMS
solution library add amba
solution library add Xilinx_FIFO
directive set SCHED_USE_MULTICYCLE true
/SCHED_USE_MULTICYCLE true
directive set -CLOCKS {clk {
    -CLOCK_PERIOD 10.0
    -CLOCK_EDGE rising
    -CLOCK_HIGH_TIME 5.0
    -CLOCK_OFFSET 0.000000
    -CLOCK_UNCERTAINTY 0.0
    -RESET_KIND sync
    -RESET_SYNC_NAME rst
    -RESET_SYNC_ACTIVE high
    -RESET_ASYNC_NAME arst_n
    -RESET_ASYNC_ACTIVE low
    -ENABLE_NAME en
    -ENABLE_ACTIVE high
}}
/CLOCKS {clk {
    -CLOCK_PERIOD 10.0
    -CLOCK_EDGE rising
    -CLOCK_HIGH_TIME 5.0
    -CLOCK_OFFSET 0.000000
    -CLOCK_UNCERTAINTY 0.0
    -RESET_KIND sync
    -RESET_SYNC_NAME rst
    -RESET_SYNC_ACTIVE high
    -RESET_ASYNC_NAME arst_n
    -RESET_ASYNC_ACTIVE low
    -ENABLE_NAME en
    -ENABLE_ACTIVE high
}}
go new
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v15' (SOL-8)
Front End called with arguments: -I/home/as4329/ece6775-final/Catapult/tmp_ecelinux -- /home/as4329/ece6775-final/Catapult/tmp_ecelinux/attention.cpp (CIN-69)
Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v15': elapsed time 4.76 seconds, memory usage 2809648kB, peak memory usage 2842016kB (SOL-9)

# Messages from "go compile"

# Info: Starting transformation 'compile' on solution 'dut.v5' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found design routine 'ac::fx_div<8>' specified by directive (CIN-52)
Found top design routine 'dut' specified by directive (CIN-52)
Synthesizing routine 'dut' (CIN-13)
# Warning: Instantiating global variable 'q_weights' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'q_scale' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'k_weights' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'k_scale' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'v_weights' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'v_scale' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'o_weights' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'o_scale' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'k_cache' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'v_cache' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'ln_weight_in' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'ln_weight' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'NORM_EPSILON' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'HEAD_DIM_BASIC_SQRT' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'sin_tab' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'cos_tab' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'FIXED32_MIN' which may be accessed outside this scope (CIN-18)
Inlining routine 'dut' (CIN-14)
Inlining routine 'attention<5, 1, 384, 384, 8, 48>' (CIN-14)
Inlining routine 'rms_norm<384>' (CIN-14)
Inlining routine 'operator/<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'compute_sqrt' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'operator>><40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator/<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><41, 25, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'quantize_activation<1, 384>' (CIN-14)
Inlining routine 'operator-<8, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<8, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<32, true>' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_max<attn_fixed_t>' (CIN-14)
Inlining routine 'attention_round' (CIN-14)
Inlining routine 'init_2d_mem<1, 384, attn_fixed_t>' (CIN-14)
Inlining routine 'init_2d_mem<1, 384, attn_fixed_t>' (CIN-14)
Inlining routine 'init_2d_mem<1, 384, attn_fixed_t>' (CIN-14)
Inlining routine 'linear_forward_no_mul<1, 384, 384>' (CIN-14)
Inlining routine 'operator+=<40, 24, true, AC_TRN, AC_WRAP, 8, true>' (CIN-14)
Inlining routine 'linear_forward_no_mul<1, 384, 384>' (CIN-14)
Inlining routine 'operator+=<40, 24, true, AC_TRN, AC_WRAP, 8, true>' (CIN-14)
Inlining routine 'linear_forward_no_mul<1, 384, 384>' (CIN-14)
Inlining routine 'operator+=<40, 24, true, AC_TRN, AC_WRAP, 8, true>' (CIN-14)
Inlining routine 'reshape_2D_to_3D<1, 8, 48>' (CIN-14)
Inlining routine 'reshape_2D_to_3D<1, 8, 48>' (CIN-14)
Inlining routine 'reshape_2D_to_3D<1, 8, 48>' (CIN-14)
Inlining routine 'apply_rotary_pos_emb<1, 8, 48>' (CIN-14)
Inlining routine 'cache_update<8, 5, 48>' (CIN-14)
Inlining routine 'cache_update<8, 5, 48>' (CIN-14)
Inlining routine 'transpose_last_two_dims<6, 8, 48>' (CIN-14)
Inlining routine 'GEMM_3D_float<8, 1, 48, 8, 48, 6>' (CIN-14)
Inlining routine 'create_causal_mask<1>' (CIN-14)
Inlining routine 'softmax<1, 8, 6>' (CIN-14)
Inlining routine 'operator+<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><80, 48, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'GEMM_3D_float<8, 1, 6, 8, 6, 48>' (CIN-14)
Inlining routine 'rms_norm<384>' (CIN-14)
Inlining routine 'operator/<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'compute_sqrt' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'operator>><40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator/<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><41, 25, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'quantize_activation<1, 384>' (CIN-14)
Inlining routine 'operator-<8, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<8, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<32, true>' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_max<attn_fixed_t>' (CIN-14)
Inlining routine 'attention_round' (CIN-14)
Inlining routine 'init_2d_mem<1, 384, attn_fixed_t>' (CIN-14)
Inlining routine 'linear_forward_no_mul<1, 384, 384>' (CIN-14)
Inlining routine 'operator+=<40, 24, true, AC_TRN, AC_WRAP, 8, true>' (CIN-14)
Optimizing block '/dut' ... (CIN-4)
INOUT port 'strm_in' is only used as an input. (OPT-10)
INOUT port 'strm_out' is only used as an output. (OPT-11)
Loop '/dut/core/for:for' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/for' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_1#1' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/compute_sqrt:for' iterated at most 10 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_2' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2' iterated at most 383 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_5' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_4' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_3' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2#1' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2#2' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1#2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_5' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_5#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#1' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#1' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#1' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_1#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_5#2' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#2' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#2' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#2' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_1#2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#1' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_1#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#2' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#2' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_1#2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_3' iterated at most 24 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_6' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_5' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_4' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_3' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_2' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_3#1' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_2#1' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_1#1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_3' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_2' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_4' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_3' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/SF_LOOP_3' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/SF_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/SF_LOOP_1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/CREATE_CAUSAL_MASK_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/CREATE_CAUSAL_MASK_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/CM_LOOP_3' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/CM_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/CM_LOOP_1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_3' iterated at most 5 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_4' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_5' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_4#1' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_3#1' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_2#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_1#1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/ATTN_2D_LOOP_3' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/ATTN_2D_LOOP_2' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/ATTN_2D_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_1#2' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/compute_sqrt#1:for' iterated at most 10 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_2#2' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_2#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2#1' iterated at most 383 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_5#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_4#1' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_3#1' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_1#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2#3' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1#3' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_5#3' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#3' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#3' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#3' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_1#3' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/for#1:for' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/for#1' iterated at most 1 times. (LOOP-2)
Detected constant initialization of array 'attention<5,1,384,384,8,48>:q_proj_re', optimizing loop 'INIT_2D_MEM_LOOP_2' (LOOP-12)
Detected constant initialization of array 'attention<5,1,384,384,8,48>:k_proj_re', optimizing loop 'INIT_2D_MEM_LOOP_2#1' (LOOP-12)
Detected constant initialization of array 'attention<5,1,384,384,8,48>:v_proj_re', optimizing loop 'INIT_2D_MEM_LOOP_2#2' (LOOP-12)
Detected constant initialization of array 'output', optimizing loop 'INIT_2D_MEM_LOOP_2#3' (LOOP-12)
# Warning: Reducing the number of bits used to represent array elements of 'ln_weight_in.rom', from '40' bits to '12' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: Reducing the number of bits used to represent array elements of 'ln_weight.rom', from '40' bits to '13' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: Reducing the number of bits used to represent array elements of 'sin_tab.rom', from '40' bits to '17' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: Reducing the number of bits used to represent array elements of 'cos_tab.rom', from '40' bits to '17' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Info: Floating-point value of type 'double' represented as a 'signed' fixed-point 'variable' with parameters W = '40', I = '24' (CIN-226)
# Info: Floating-point value of type 'double' represented as a 'signed' fixed-point 'variable' with parameters W = '40', I = '24' (CIN-226)
Design 'dut' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'dut.v5': elapsed time 24.71 seconds, memory usage 2834240kB, peak memory usage 2842016kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 2205, Real ops = 371, Vars = 168 (SOL-21)

# Messages from "go libraries"

go assembly
# Info: Starting transformation 'libraries' on solution 'dut.v5' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_dw_ops.lib' [CCS_DW_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-ZYNQ-1_beh.lib' [mgc_Xilinx-ZYNQ-1_beh]... (LIB-49)
# Warning: Component library 'mgc_Xilinx-ZYNQ-1_beh' created with a newer version of Catapult Library Builder, 2024.2/1116749 > 2024.1_2/1117371 (LIB-83)
# Warning: Detected an old component library 'mgc_Xilinx-ZYNQ-1_beh' - it is recommended that the user update this component library to the latest version. It can be done by reading this old component library in Catapult Library Builder (2024.1_2/1117371 or later) and saving the library into the target file. (LIB-82)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Warning: Component library 'Xilinx_RAMS' created with a newer version of Catapult Library Builder, 2024.2/1116749 > 2024.1_2/1117371 (LIB-83)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_ROMS.lib' [Xilinx_ROMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_FIFO.lib' [Xilinx_FIFO]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'dut.v5': elapsed time 1.39 seconds, memory usage 2834240kB, peak memory usage 2842016kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 2205, Real ops = 371, Vars = 168 (SOL-21)

# Messages from "go assembly"

# Info: Starting transformation 'assembly' on solution 'dut.v5' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'dut.v5': elapsed time 2.65 seconds, memory usage 2834240kB, peak memory usage 2842016kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 2240, Real ops = 376, Vars = 171 (SOL-21)
# Info: Branching solution 'dut.v6' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v6/CDesignChecker/design_checker.sh'
