{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759341158471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759341158471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  1 23:22:38 2025 " "Processing started: Wed Oct  1 23:22:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759341158471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1759341158471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1b_ultrasonic -c t1b_ultrasonic --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1b_ultrasonic -c t1b_ultrasonic --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1759341158471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1759341158632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1759341158632 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist t1b_ultrasonic.v(32) " "Verilog HDL Declaration warning at t1b_ultrasonic.v(32): \"dist\" is SystemVerilog-2005 keyword" {  } { { "code/t1b_ultrasonic.v" "" { Text "/home/sohan/Documents/Grindelwald/IHN_eyantra/t1b_ultrasonic/code/t1b_ultrasonic.v" 32 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1759341164392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t1b_ultrasonic.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t1b_ultrasonic.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1b_ultrasonic " "Found entity 1: t1b_ultrasonic" {  } { { "code/t1b_ultrasonic.v" "" { Text "/home/sohan/Documents/Grindelwald/IHN_eyantra/t1b_ultrasonic/code/t1b_ultrasonic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759341164394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759341164394 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t1b_ultrasonic " "Elaborating entity \"t1b_ultrasonic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1759341164432 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "echo_meta t1b_ultrasonic.v(33) " "Verilog HDL or VHDL warning at t1b_ultrasonic.v(33): object \"echo_meta\" assigned a value but never read" {  } { { "code/t1b_ultrasonic.v" "" { Text "/home/sohan/Documents/Grindelwald/IHN_eyantra/t1b_ultrasonic/code/t1b_ultrasonic.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1759341164432 "|t1b_ultrasonic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 t1b_ultrasonic.v(87) " "Verilog HDL assignment warning at t1b_ultrasonic.v(87): truncated value with size 32 to match size of target (9)" {  } { { "code/t1b_ultrasonic.v" "" { Text "/home/sohan/Documents/Grindelwald/IHN_eyantra/t1b_ultrasonic/code/t1b_ultrasonic.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1759341164433 "|t1b_ultrasonic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 t1b_ultrasonic.v(105) " "Verilog HDL assignment warning at t1b_ultrasonic.v(105): truncated value with size 32 to match size of target (16)" {  } { { "code/t1b_ultrasonic.v" "" { Text "/home/sohan/Documents/Grindelwald/IHN_eyantra/t1b_ultrasonic/code/t1b_ultrasonic.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1759341164434 "|t1b_ultrasonic"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759341164491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  1 23:22:44 2025 " "Processing ended: Wed Oct  1 23:22:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759341164491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759341164491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759341164491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1759341164491 ""}
