
testttt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008488  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c4  08008618  08008618  00009618  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008bdc  08008bdc  0000a1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008bdc  08008bdc  00009bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008be4  08008be4  0000a1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008be4  08008be4  00009be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008be8  08008be8  00009be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  08008bec  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1e4  2**0
                  CONTENTS
 10 .bss          00000368  200001e4  200001e4  0000a1e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000054c  2000054c  0000a1e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ef6a  00000000  00000000  0000a214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000242f  00000000  00000000  0001917e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001058  00000000  00000000  0001b5b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cbb  00000000  00000000  0001c608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002371c  00000000  00000000  0001d2c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000128da  00000000  00000000  000409df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da422  00000000  00000000  000532b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012d6db  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000564c  00000000  00000000  0012d720  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000003f  00000000  00000000  00132d6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008600 	.word	0x08008600

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08008600 	.word	0x08008600

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8000ede:	4a38      	ldr	r2, [pc, #224]	@ (8000fc0 <HD44780_Init+0xec>)
 8000ee0:	79fb      	ldrb	r3, [r7, #7]
 8000ee2:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8000ee4:	4b37      	ldr	r3, [pc, #220]	@ (8000fc4 <HD44780_Init+0xf0>)
 8000ee6:	2208      	movs	r2, #8
 8000ee8:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000eea:	4b37      	ldr	r3, [pc, #220]	@ (8000fc8 <HD44780_Init+0xf4>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8000ef0:	4b33      	ldr	r3, [pc, #204]	@ (8000fc0 <HD44780_Init+0xec>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d907      	bls.n	8000f08 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8000ef8:	4b33      	ldr	r3, [pc, #204]	@ (8000fc8 <HD44780_Init+0xf4>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	f043 0308 	orr.w	r3, r3, #8
 8000f00:	b2da      	uxtb	r2, r3
 8000f02:	4b31      	ldr	r3, [pc, #196]	@ (8000fc8 <HD44780_Init+0xf4>)
 8000f04:	701a      	strb	r2, [r3, #0]
 8000f06:	e006      	b.n	8000f16 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8000f08:	4b2f      	ldr	r3, [pc, #188]	@ (8000fc8 <HD44780_Init+0xf4>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	f043 0304 	orr.w	r3, r3, #4
 8000f10:	b2da      	uxtb	r2, r3
 8000f12:	4b2d      	ldr	r3, [pc, #180]	@ (8000fc8 <HD44780_Init+0xf4>)
 8000f14:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8000f16:	f000 f987 	bl	8001228 <DelayInit>
  HAL_Delay(50);
 8000f1a:	2032      	movs	r0, #50	@ 0x32
 8000f1c:	f001 fcee 	bl	80028fc <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8000f20:	4b28      	ldr	r3, [pc, #160]	@ (8000fc4 <HD44780_Init+0xf0>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f000 f945 	bl	80011b4 <ExpanderWrite>
  HAL_Delay(1000);
 8000f2a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f2e:	f001 fce5 	bl	80028fc <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8000f32:	2030      	movs	r0, #48	@ 0x30
 8000f34:	f000 f92c 	bl	8001190 <Write4Bits>
  DelayUS(4500);
 8000f38:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000f3c:	f000 f99e 	bl	800127c <DelayUS>

  Write4Bits(0x03 << 4);
 8000f40:	2030      	movs	r0, #48	@ 0x30
 8000f42:	f000 f925 	bl	8001190 <Write4Bits>
  DelayUS(4500);
 8000f46:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000f4a:	f000 f997 	bl	800127c <DelayUS>

  Write4Bits(0x03 << 4);
 8000f4e:	2030      	movs	r0, #48	@ 0x30
 8000f50:	f000 f91e 	bl	8001190 <Write4Bits>
  DelayUS(4500);
 8000f54:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000f58:	f000 f990 	bl	800127c <DelayUS>

  Write4Bits(0x02 << 4);
 8000f5c:	2020      	movs	r0, #32
 8000f5e:	f000 f917 	bl	8001190 <Write4Bits>
  DelayUS(100);
 8000f62:	2064      	movs	r0, #100	@ 0x64
 8000f64:	f000 f98a 	bl	800127c <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8000f68:	4b17      	ldr	r3, [pc, #92]	@ (8000fc8 <HD44780_Init+0xf4>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	f043 0320 	orr.w	r3, r3, #32
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	4618      	mov	r0, r3
 8000f74:	f000 f8cf 	bl	8001116 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000f78:	4b14      	ldr	r3, [pc, #80]	@ (8000fcc <HD44780_Init+0xf8>)
 8000f7a:	2204      	movs	r2, #4
 8000f7c:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8000f7e:	f000 f875 	bl	800106c <HD44780_Display>
  HD44780_Clear();
 8000f82:	f000 f82b 	bl	8000fdc <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000f86:	4b12      	ldr	r3, [pc, #72]	@ (8000fd0 <HD44780_Init+0xfc>)
 8000f88:	2202      	movs	r2, #2
 8000f8a:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8000f8c:	4b10      	ldr	r3, [pc, #64]	@ (8000fd0 <HD44780_Init+0xfc>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	f043 0304 	orr.w	r3, r3, #4
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	4618      	mov	r0, r3
 8000f98:	f000 f8bd 	bl	8001116 <SendCommand>
  DelayUS(4500);
 8000f9c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000fa0:	f000 f96c 	bl	800127c <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8000fa4:	490b      	ldr	r1, [pc, #44]	@ (8000fd4 <HD44780_Init+0x100>)
 8000fa6:	2000      	movs	r0, #0
 8000fa8:	f000 f876 	bl	8001098 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8000fac:	490a      	ldr	r1, [pc, #40]	@ (8000fd8 <HD44780_Init+0x104>)
 8000fae:	2001      	movs	r0, #1
 8000fb0:	f000 f872 	bl	8001098 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8000fb4:	f000 f81d 	bl	8000ff2 <HD44780_Home>
}
 8000fb8:	bf00      	nop
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20000203 	.word	0x20000203
 8000fc4:	20000204 	.word	0x20000204
 8000fc8:	20000200 	.word	0x20000200
 8000fcc:	20000201 	.word	0x20000201
 8000fd0:	20000202 	.word	0x20000202
 8000fd4:	20000000 	.word	0x20000000
 8000fd8:	20000008 	.word	0x20000008

08000fdc <HD44780_Clear>:

void HD44780_Clear()
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	f000 f898 	bl	8001116 <SendCommand>
  DelayUS(2000);
 8000fe6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000fea:	f000 f947 	bl	800127c <DelayUS>
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <HD44780_Home>:

void HD44780_Home()
{
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8000ff6:	2002      	movs	r0, #2
 8000ff8:	f000 f88d 	bl	8001116 <SendCommand>
  DelayUS(2000);
 8000ffc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001000:	f000 f93c 	bl	800127c <DelayUS>
}
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}

08001008 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8001008:	b590      	push	{r4, r7, lr}
 800100a:	b087      	sub	sp, #28
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	460a      	mov	r2, r1
 8001012:	71fb      	strb	r3, [r7, #7]
 8001014:	4613      	mov	r3, r2
 8001016:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8001018:	4b12      	ldr	r3, [pc, #72]	@ (8001064 <HD44780_SetCursor+0x5c>)
 800101a:	f107 0408 	add.w	r4, r7, #8
 800101e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001020:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8001024:	4b10      	ldr	r3, [pc, #64]	@ (8001068 <HD44780_SetCursor+0x60>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	79ba      	ldrb	r2, [r7, #6]
 800102a:	429a      	cmp	r2, r3
 800102c:	d303      	bcc.n	8001036 <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 800102e:	4b0e      	ldr	r3, [pc, #56]	@ (8001068 <HD44780_SetCursor+0x60>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	3b01      	subs	r3, #1
 8001034:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8001036:	79bb      	ldrb	r3, [r7, #6]
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	3318      	adds	r3, #24
 800103c:	443b      	add	r3, r7
 800103e:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001042:	b2da      	uxtb	r2, r3
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	4413      	add	r3, r2
 8001048:	b2db      	uxtb	r3, r3
 800104a:	b25b      	sxtb	r3, r3
 800104c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001050:	b25b      	sxtb	r3, r3
 8001052:	b2db      	uxtb	r3, r3
 8001054:	4618      	mov	r0, r3
 8001056:	f000 f85e 	bl	8001116 <SendCommand>
}
 800105a:	bf00      	nop
 800105c:	371c      	adds	r7, #28
 800105e:	46bd      	mov	sp, r7
 8001060:	bd90      	pop	{r4, r7, pc}
 8001062:	bf00      	nop
 8001064:	08008618 	.word	0x08008618
 8001068:	20000203 	.word	0x20000203

0800106c <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001070:	4b08      	ldr	r3, [pc, #32]	@ (8001094 <HD44780_Display+0x28>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	f043 0304 	orr.w	r3, r3, #4
 8001078:	b2da      	uxtb	r2, r3
 800107a:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <HD44780_Display+0x28>)
 800107c:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 800107e:	4b05      	ldr	r3, [pc, #20]	@ (8001094 <HD44780_Display+0x28>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	f043 0308 	orr.w	r3, r3, #8
 8001086:	b2db      	uxtb	r3, r3
 8001088:	4618      	mov	r0, r3
 800108a:	f000 f844 	bl	8001116 <SendCommand>
}
 800108e:	bf00      	nop
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	20000201 	.word	0x20000201

08001098 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	6039      	str	r1, [r7, #0]
 80010a2:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	f003 0307 	and.w	r3, r3, #7
 80010aa:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 80010ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b0:	00db      	lsls	r3, r3, #3
 80010b2:	b25b      	sxtb	r3, r3
 80010b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010b8:	b25b      	sxtb	r3, r3
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	4618      	mov	r0, r3
 80010be:	f000 f82a 	bl	8001116 <SendCommand>
  for (int i=0; i<8; i++)
 80010c2:	2300      	movs	r3, #0
 80010c4:	60fb      	str	r3, [r7, #12]
 80010c6:	e009      	b.n	80010dc <HD44780_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	683a      	ldr	r2, [r7, #0]
 80010cc:	4413      	add	r3, r2
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f000 f82e 	bl	8001132 <SendChar>
  for (int i=0; i<8; i++)
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	3301      	adds	r3, #1
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	2b07      	cmp	r3, #7
 80010e0:	ddf2      	ble.n	80010c8 <HD44780_CreateSpecialChar+0x30>
  }
}
 80010e2:	bf00      	nop
 80010e4:	bf00      	nop
 80010e6:	3710      	adds	r7, #16
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 80010f4:	e006      	b.n	8001104 <HD44780_PrintStr+0x18>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	1c5a      	adds	r2, r3, #1
 80010fa:	607a      	str	r2, [r7, #4]
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	4618      	mov	r0, r3
 8001100:	f000 f817 	bl	8001132 <SendChar>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f4      	bne.n	80010f6 <HD44780_PrintStr+0xa>
}
 800110c:	bf00      	nop
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	b082      	sub	sp, #8
 800111a:	af00      	add	r7, sp, #0
 800111c:	4603      	mov	r3, r0
 800111e:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	2100      	movs	r1, #0
 8001124:	4618      	mov	r0, r3
 8001126:	f000 f812 	bl	800114e <Send>
}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}

08001132 <SendChar>:

static void SendChar(uint8_t ch)
{
 8001132:	b580      	push	{r7, lr}
 8001134:	b082      	sub	sp, #8
 8001136:	af00      	add	r7, sp, #0
 8001138:	4603      	mov	r3, r0
 800113a:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	2101      	movs	r1, #1
 8001140:	4618      	mov	r0, r3
 8001142:	f000 f804 	bl	800114e <Send>
}
 8001146:	bf00      	nop
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 800114e:	b580      	push	{r7, lr}
 8001150:	b084      	sub	sp, #16
 8001152:	af00      	add	r7, sp, #0
 8001154:	4603      	mov	r3, r0
 8001156:	460a      	mov	r2, r1
 8001158:	71fb      	strb	r3, [r7, #7]
 800115a:	4613      	mov	r3, r2
 800115c:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	f023 030f 	bic.w	r3, r3, #15
 8001164:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	011b      	lsls	r3, r3, #4
 800116a:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 800116c:	7bfa      	ldrb	r2, [r7, #15]
 800116e:	79bb      	ldrb	r3, [r7, #6]
 8001170:	4313      	orrs	r3, r2
 8001172:	b2db      	uxtb	r3, r3
 8001174:	4618      	mov	r0, r3
 8001176:	f000 f80b 	bl	8001190 <Write4Bits>
  Write4Bits((lownib)|mode);
 800117a:	7bba      	ldrb	r2, [r7, #14]
 800117c:	79bb      	ldrb	r3, [r7, #6]
 800117e:	4313      	orrs	r3, r2
 8001180:	b2db      	uxtb	r3, r3
 8001182:	4618      	mov	r0, r3
 8001184:	f000 f804 	bl	8001190 <Write4Bits>
}
 8001188:	bf00      	nop
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	4603      	mov	r3, r0
 8001198:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 800119a:	79fb      	ldrb	r3, [r7, #7]
 800119c:	4618      	mov	r0, r3
 800119e:	f000 f809 	bl	80011b4 <ExpanderWrite>
  PulseEnable(value);
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f000 f821 	bl	80011ec <PulseEnable>
}
 80011aa:	bf00      	nop
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
	...

080011b4 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b086      	sub	sp, #24
 80011b8:	af02      	add	r7, sp, #8
 80011ba:	4603      	mov	r3, r0
 80011bc:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80011be:	4b09      	ldr	r3, [pc, #36]	@ (80011e4 <ExpanderWrite+0x30>)
 80011c0:	781a      	ldrb	r2, [r3, #0]
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	4313      	orrs	r3, r2
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 80011ca:	f107 020f 	add.w	r2, r7, #15
 80011ce:	230a      	movs	r3, #10
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	2301      	movs	r3, #1
 80011d4:	214e      	movs	r1, #78	@ 0x4e
 80011d6:	4804      	ldr	r0, [pc, #16]	@ (80011e8 <ExpanderWrite+0x34>)
 80011d8:	f002 fec2 	bl	8003f60 <HAL_I2C_Master_Transmit>
}
 80011dc:	bf00      	nop
 80011de:	3710      	adds	r7, #16
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	20000204 	.word	0x20000204
 80011e8:	200002b0 	.word	0x200002b0

080011ec <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	f043 0304 	orr.w	r3, r3, #4
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff ffd8 	bl	80011b4 <ExpanderWrite>
  DelayUS(20);
 8001204:	2014      	movs	r0, #20
 8001206:	f000 f839 	bl	800127c <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 800120a:	79fb      	ldrb	r3, [r7, #7]
 800120c:	f023 0304 	bic.w	r3, r3, #4
 8001210:	b2db      	uxtb	r3, r3
 8001212:	4618      	mov	r0, r3
 8001214:	f7ff ffce 	bl	80011b4 <ExpanderWrite>
  DelayUS(20);
 8001218:	2014      	movs	r0, #20
 800121a:	f000 f82f 	bl	800127c <DelayUS>
}
 800121e:	bf00      	nop
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
	...

08001228 <DelayInit>:

static void DelayInit(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 800122c:	4b11      	ldr	r3, [pc, #68]	@ (8001274 <DelayInit+0x4c>)
 800122e:	68db      	ldr	r3, [r3, #12]
 8001230:	4a10      	ldr	r2, [pc, #64]	@ (8001274 <DelayInit+0x4c>)
 8001232:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001236:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001238:	4b0e      	ldr	r3, [pc, #56]	@ (8001274 <DelayInit+0x4c>)
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	4a0d      	ldr	r2, [pc, #52]	@ (8001274 <DelayInit+0x4c>)
 800123e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001242:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001244:	4b0c      	ldr	r3, [pc, #48]	@ (8001278 <DelayInit+0x50>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a0b      	ldr	r2, [pc, #44]	@ (8001278 <DelayInit+0x50>)
 800124a:	f023 0301 	bic.w	r3, r3, #1
 800124e:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001250:	4b09      	ldr	r3, [pc, #36]	@ (8001278 <DelayInit+0x50>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a08      	ldr	r2, [pc, #32]	@ (8001278 <DelayInit+0x50>)
 8001256:	f043 0301 	orr.w	r3, r3, #1
 800125a:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 800125c:	4b06      	ldr	r3, [pc, #24]	@ (8001278 <DelayInit+0x50>)
 800125e:	2200      	movs	r2, #0
 8001260:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8001262:	bf00      	nop
  __ASM volatile ("NOP");
 8001264:	bf00      	nop
  __ASM volatile ("NOP");
 8001266:	bf00      	nop
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	e000edf0 	.word	0xe000edf0
 8001278:	e0001000 	.word	0xe0001000

0800127c <DelayUS>:

static void DelayUS(uint32_t us) {
 800127c:	b480      	push	{r7}
 800127e:	b087      	sub	sp, #28
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8001284:	4b0e      	ldr	r3, [pc, #56]	@ (80012c0 <DelayUS+0x44>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a0e      	ldr	r2, [pc, #56]	@ (80012c4 <DelayUS+0x48>)
 800128a:	fba2 2303 	umull	r2, r3, r2, r3
 800128e:	0c9a      	lsrs	r2, r3, #18
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	fb02 f303 	mul.w	r3, r2, r3
 8001296:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8001298:	4b0b      	ldr	r3, [pc, #44]	@ (80012c8 <DelayUS+0x4c>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 800129e:	4b0a      	ldr	r3, [pc, #40]	@ (80012c8 <DelayUS+0x4c>)
 80012a0:	685a      	ldr	r2, [r3, #4]
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	697a      	ldr	r2, [r7, #20]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d8f6      	bhi.n	800129e <DelayUS+0x22>
}
 80012b0:	bf00      	nop
 80012b2:	bf00      	nop
 80012b4:	371c      	adds	r7, #28
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	20000010 	.word	0x20000010
 80012c4:	431bde83 	.word	0x431bde83
 80012c8:	e0001000 	.word	0xe0001000

080012cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012d0:	f001 faa2 	bl	8002818 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012d4:	f000 f87a 	bl	80013cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012d8:	f000 fa46 	bl	8001768 <MX_GPIO_Init>
  MX_DMA_Init();
 80012dc:	f000 fa24 	bl	8001728 <MX_DMA_Init>
  MX_ADC2_Init();
 80012e0:	f000 f8d2 	bl	8001488 <MX_ADC2_Init>
  MX_TIM4_Init();
 80012e4:	f000 f950 	bl	8001588 <MX_TIM4_Init>
  MX_TIM6_Init();
 80012e8:	f000 f9b2 	bl	8001650 <MX_TIM6_Init>
  MX_TIM7_Init();
 80012ec:	f000 f9e6 	bl	80016bc <MX_TIM7_Init>
  MX_I2C1_Init();
 80012f0:	f000 f91c 	bl	800152c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HD44780_Init(2);
 80012f4:	2002      	movs	r0, #2
 80012f6:	f7ff fded 	bl	8000ed4 <HD44780_Init>

  HD44780_Clear();
 80012fa:	f7ff fe6f 	bl	8000fdc <HD44780_Clear>
  HD44780_PrintStr("Initialisation...");
 80012fe:	482a      	ldr	r0, [pc, #168]	@ (80013a8 <main+0xdc>)
 8001300:	f7ff fef4 	bl	80010ec <HD44780_PrintStr>
  HAL_Delay(1000);
 8001304:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001308:	f001 faf8 	bl	80028fc <HAL_Delay>

  // Lecture initiale des capteurs
  current_temperature = read_temperature_simple();
 800130c:	f000 fb66 	bl	80019dc <read_temperature_simple>
 8001310:	eef0 7a40 	vmov.f32	s15, s0
 8001314:	4b25      	ldr	r3, [pc, #148]	@ (80013ac <main+0xe0>)
 8001316:	edc3 7a00 	vstr	s15, [r3]
  current_water_level = read_water_level_simple();
 800131a:	f000 fbb3 	bl	8001a84 <read_water_level_simple>
 800131e:	4603      	mov	r3, r0
 8001320:	4a23      	ldr	r2, [pc, #140]	@ (80013b0 <main+0xe4>)
 8001322:	6013      	str	r3, [r2, #0]
  current_soil_moisture = read_soil_moisture_simple();
 8001324:	f000 fbcc 	bl	8001ac0 <read_soil_moisture_simple>
 8001328:	4603      	mov	r3, r0
 800132a:	4a22      	ldr	r2, [pc, #136]	@ (80013b4 <main+0xe8>)
 800132c:	6013      	str	r3, [r2, #0]

  HD44780_Clear();
 800132e:	f7ff fe55 	bl	8000fdc <HD44780_Clear>
  HD44780_PrintStr("Systeme Pret!");
 8001332:	4821      	ldr	r0, [pc, #132]	@ (80013b8 <main+0xec>)
 8001334:	f7ff feda 	bl	80010ec <HD44780_PrintStr>
  HAL_Delay(1000);
 8001338:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800133c:	f001 fade 	bl	80028fc <HAL_Delay>

  buzzer_beep_short();
 8001340:	f000 faa2 	bl	8001888 <buzzer_beep_short>
  leds_all_off();
 8001344:	f000 fa82 	bl	800184c <leds_all_off>
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_VERTE_Pin, GPIO_PIN_SET);
 8001348:	2201      	movs	r2, #1
 800134a:	2120      	movs	r1, #32
 800134c:	481b      	ldr	r0, [pc, #108]	@ (80013bc <main+0xf0>)
 800134e:	f002 fc91 	bl	8003c74 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    if (system_mode == MODE_NORMAL) {
 8001352:	4b1b      	ldr	r3, [pc, #108]	@ (80013c0 <main+0xf4>)
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	b2db      	uxtb	r3, r3
 8001358:	2b00      	cmp	r3, #0
 800135a:	d102      	bne.n	8001362 <main+0x96>
        afficher_normal_mode();
 800135c:	f000 fc0a 	bl	8001b74 <afficher_normal_mode>
 8001360:	e009      	b.n	8001376 <main+0xaa>
    }
    else if (system_mode == MODE_DIAGNOSTIC) {
 8001362:	4b17      	ldr	r3, [pc, #92]	@ (80013c0 <main+0xf4>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	b2db      	uxtb	r3, r3
 8001368:	2b01      	cmp	r3, #1
 800136a:	d104      	bne.n	8001376 <main+0xaa>
        diagnostic_complet();
 800136c:	f000 fcf0 	bl	8001d50 <diagnostic_complet>
        system_mode = MODE_NORMAL;
 8001370:	4b13      	ldr	r3, [pc, #76]	@ (80013c0 <main+0xf4>)
 8001372:	2200      	movs	r2, #0
 8001374:	701a      	strb	r2, [r3, #0]
    }

    if (diagnostic_requested) {
 8001376:	4b13      	ldr	r3, [pc, #76]	@ (80013c4 <main+0xf8>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	b2db      	uxtb	r3, r3
 800137c:	2b00      	cmp	r3, #0
 800137e:	d005      	beq.n	800138c <main+0xc0>
        diagnostic_requested = 0;
 8001380:	4b10      	ldr	r3, [pc, #64]	@ (80013c4 <main+0xf8>)
 8001382:	2200      	movs	r2, #0
 8001384:	701a      	strb	r2, [r3, #0]
        system_mode = MODE_DIAGNOSTIC;
 8001386:	4b0e      	ldr	r3, [pc, #56]	@ (80013c0 <main+0xf4>)
 8001388:	2201      	movs	r2, #1
 800138a:	701a      	strb	r2, [r3, #0]
    }

    if (bouton_urgence_appuye) {
 800138c:	4b0e      	ldr	r3, [pc, #56]	@ (80013c8 <main+0xfc>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	b2db      	uxtb	r3, r3
 8001392:	2b00      	cmp	r3, #0
 8001394:	d004      	beq.n	80013a0 <main+0xd4>
        bouton_urgence_appuye = 0;
 8001396:	4b0c      	ldr	r3, [pc, #48]	@ (80013c8 <main+0xfc>)
 8001398:	2200      	movs	r2, #0
 800139a:	701a      	strb	r2, [r3, #0]
        bouton_urgence_handler();
 800139c:	f000 fe46 	bl	800202c <bouton_urgence_handler>
    }

    HAL_Delay(100);
 80013a0:	2064      	movs	r0, #100	@ 0x64
 80013a2:	f001 faab 	bl	80028fc <HAL_Delay>
    if (system_mode == MODE_NORMAL) {
 80013a6:	e7d4      	b.n	8001352 <main+0x86>
 80013a8:	08008628 	.word	0x08008628
 80013ac:	200003e0 	.word	0x200003e0
 80013b0:	200003e4 	.word	0x200003e4
 80013b4:	200003e8 	.word	0x200003e8
 80013b8:	0800863c 	.word	0x0800863c
 80013bc:	40020400 	.word	0x40020400
 80013c0:	200003dc 	.word	0x200003dc
 80013c4:	200003dd 	.word	0x200003dd
 80013c8:	200003de 	.word	0x200003de

080013cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b094      	sub	sp, #80	@ 0x50
 80013d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013d2:	f107 0320 	add.w	r3, r7, #32
 80013d6:	2230      	movs	r2, #48	@ 0x30
 80013d8:	2100      	movs	r1, #0
 80013da:	4618      	mov	r0, r3
 80013dc:	f005 f843 	bl	8006466 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013e0:	f107 030c 	add.w	r3, r7, #12
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	605a      	str	r2, [r3, #4]
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	60da      	str	r2, [r3, #12]
 80013ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013f0:	2300      	movs	r3, #0
 80013f2:	60bb      	str	r3, [r7, #8]
 80013f4:	4b22      	ldr	r3, [pc, #136]	@ (8001480 <SystemClock_Config+0xb4>)
 80013f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013f8:	4a21      	ldr	r2, [pc, #132]	@ (8001480 <SystemClock_Config+0xb4>)
 80013fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001400:	4b1f      	ldr	r3, [pc, #124]	@ (8001480 <SystemClock_Config+0xb4>)
 8001402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001404:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001408:	60bb      	str	r3, [r7, #8]
 800140a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800140c:	2300      	movs	r3, #0
 800140e:	607b      	str	r3, [r7, #4]
 8001410:	4b1c      	ldr	r3, [pc, #112]	@ (8001484 <SystemClock_Config+0xb8>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a1b      	ldr	r2, [pc, #108]	@ (8001484 <SystemClock_Config+0xb8>)
 8001416:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800141a:	6013      	str	r3, [r2, #0]
 800141c:	4b19      	ldr	r3, [pc, #100]	@ (8001484 <SystemClock_Config+0xb8>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001424:	607b      	str	r3, [r7, #4]
 8001426:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001428:	2302      	movs	r3, #2
 800142a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800142c:	2301      	movs	r3, #1
 800142e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001430:	2310      	movs	r3, #16
 8001432:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001434:	2300      	movs	r3, #0
 8001436:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001438:	f107 0320 	add.w	r3, r7, #32
 800143c:	4618      	mov	r0, r3
 800143e:	f003 f8e9 	bl	8004614 <HAL_RCC_OscConfig>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001448:	f000 fed6 	bl	80021f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800144c:	230f      	movs	r3, #15
 800144e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001450:	2300      	movs	r3, #0
 8001452:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001454:	2300      	movs	r3, #0
 8001456:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001458:	2300      	movs	r3, #0
 800145a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800145c:	2300      	movs	r3, #0
 800145e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	2100      	movs	r1, #0
 8001466:	4618      	mov	r0, r3
 8001468:	f003 fb4c 	bl	8004b04 <HAL_RCC_ClockConfig>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001472:	f000 fec1 	bl	80021f8 <Error_Handler>
  }
}
 8001476:	bf00      	nop
 8001478:	3750      	adds	r7, #80	@ 0x50
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	40023800 	.word	0x40023800
 8001484:	40007000 	.word	0x40007000

08001488 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800148e:	463b      	mov	r3, r7
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 0 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800149a:	4b21      	ldr	r3, [pc, #132]	@ (8001520 <MX_ADC2_Init+0x98>)
 800149c:	4a21      	ldr	r2, [pc, #132]	@ (8001524 <MX_ADC2_Init+0x9c>)
 800149e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80014a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001520 <MX_ADC2_Init+0x98>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80014a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001520 <MX_ADC2_Init+0x98>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;  // IMPORTANT: Mode non scan comme dans l'ancien code
 80014ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001520 <MX_ADC2_Init+0x98>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;  // IMPORTANT: Conversion unique
 80014b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001520 <MX_ADC2_Init+0x98>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80014b8:	4b19      	ldr	r3, [pc, #100]	@ (8001520 <MX_ADC2_Init+0x98>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014c0:	4b17      	ldr	r3, [pc, #92]	@ (8001520 <MX_ADC2_Init+0x98>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014c6:	4b16      	ldr	r3, [pc, #88]	@ (8001520 <MX_ADC2_Init+0x98>)
 80014c8:	4a17      	ldr	r2, [pc, #92]	@ (8001528 <MX_ADC2_Init+0xa0>)
 80014ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014cc:	4b14      	ldr	r3, [pc, #80]	@ (8001520 <MX_ADC2_Init+0x98>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;  // IMPORTANT: Une seule conversion
 80014d2:	4b13      	ldr	r3, [pc, #76]	@ (8001520 <MX_ADC2_Init+0x98>)
 80014d4:	2201      	movs	r2, #1
 80014d6:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80014d8:	4b11      	ldr	r3, [pc, #68]	@ (8001520 <MX_ADC2_Init+0x98>)
 80014da:	2200      	movs	r2, #0
 80014dc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001520 <MX_ADC2_Init+0x98>)
 80014e2:	2201      	movs	r2, #1
 80014e4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80014e6:	480e      	ldr	r0, [pc, #56]	@ (8001520 <MX_ADC2_Init+0x98>)
 80014e8:	f001 fa2c 	bl	8002944 <HAL_ADC_Init>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 80014f2:	f000 fe81 	bl	80021f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;  // Canal par dfaut
 80014f6:	2302      	movs	r3, #2
 80014f8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80014fa:	2301      	movs	r3, #1
 80014fc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80014fe:	2304      	movs	r3, #4
 8001500:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001502:	463b      	mov	r3, r7
 8001504:	4619      	mov	r1, r3
 8001506:	4806      	ldr	r0, [pc, #24]	@ (8001520 <MX_ADC2_Init+0x98>)
 8001508:	f001 fbfe 	bl	8002d08 <HAL_ADC_ConfigChannel>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001512:	f000 fe71 	bl	80021f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */
}
 8001516:	bf00      	nop
 8001518:	3710      	adds	r7, #16
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	20000208 	.word	0x20000208
 8001524:	40012100 	.word	0x40012100
 8001528:	0f000001 	.word	0x0f000001

0800152c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001530:	4b12      	ldr	r3, [pc, #72]	@ (800157c <MX_I2C1_Init+0x50>)
 8001532:	4a13      	ldr	r2, [pc, #76]	@ (8001580 <MX_I2C1_Init+0x54>)
 8001534:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001536:	4b11      	ldr	r3, [pc, #68]	@ (800157c <MX_I2C1_Init+0x50>)
 8001538:	4a12      	ldr	r2, [pc, #72]	@ (8001584 <MX_I2C1_Init+0x58>)
 800153a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800153c:	4b0f      	ldr	r3, [pc, #60]	@ (800157c <MX_I2C1_Init+0x50>)
 800153e:	2200      	movs	r2, #0
 8001540:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001542:	4b0e      	ldr	r3, [pc, #56]	@ (800157c <MX_I2C1_Init+0x50>)
 8001544:	2200      	movs	r2, #0
 8001546:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001548:	4b0c      	ldr	r3, [pc, #48]	@ (800157c <MX_I2C1_Init+0x50>)
 800154a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800154e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001550:	4b0a      	ldr	r3, [pc, #40]	@ (800157c <MX_I2C1_Init+0x50>)
 8001552:	2200      	movs	r2, #0
 8001554:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001556:	4b09      	ldr	r3, [pc, #36]	@ (800157c <MX_I2C1_Init+0x50>)
 8001558:	2200      	movs	r2, #0
 800155a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800155c:	4b07      	ldr	r3, [pc, #28]	@ (800157c <MX_I2C1_Init+0x50>)
 800155e:	2200      	movs	r2, #0
 8001560:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001562:	4b06      	ldr	r3, [pc, #24]	@ (800157c <MX_I2C1_Init+0x50>)
 8001564:	2200      	movs	r2, #0
 8001566:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001568:	4804      	ldr	r0, [pc, #16]	@ (800157c <MX_I2C1_Init+0x50>)
 800156a:	f002 fbb5 	bl	8003cd8 <HAL_I2C_Init>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001574:	f000 fe40 	bl	80021f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 8001578:	bf00      	nop
 800157a:	bd80      	pop	{r7, pc}
 800157c:	200002b0 	.word	0x200002b0
 8001580:	40005400 	.word	0x40005400
 8001584:	000186a0 	.word	0x000186a0

08001588 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b08a      	sub	sp, #40	@ 0x28
 800158c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800158e:	f107 0320 	add.w	r3, r7, #32
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001598:	1d3b      	adds	r3, r7, #4
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	605a      	str	r2, [r3, #4]
 80015a0:	609a      	str	r2, [r3, #8]
 80015a2:	60da      	str	r2, [r3, #12]
 80015a4:	611a      	str	r2, [r3, #16]
 80015a6:	615a      	str	r2, [r3, #20]
 80015a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80015aa:	4b27      	ldr	r3, [pc, #156]	@ (8001648 <MX_TIM4_Init+0xc0>)
 80015ac:	4a27      	ldr	r2, [pc, #156]	@ (800164c <MX_TIM4_Init+0xc4>)
 80015ae:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80015b0:	4b25      	ldr	r3, [pc, #148]	@ (8001648 <MX_TIM4_Init+0xc0>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b6:	4b24      	ldr	r3, [pc, #144]	@ (8001648 <MX_TIM4_Init+0xc0>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80015bc:	4b22      	ldr	r3, [pc, #136]	@ (8001648 <MX_TIM4_Init+0xc0>)
 80015be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015c2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c4:	4b20      	ldr	r3, [pc, #128]	@ (8001648 <MX_TIM4_Init+0xc0>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001648 <MX_TIM4_Init+0xc0>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80015d0:	481d      	ldr	r0, [pc, #116]	@ (8001648 <MX_TIM4_Init+0xc0>)
 80015d2:	f003 fcb2 	bl	8004f3a <HAL_TIM_PWM_Init>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80015dc:	f000 fe0c 	bl	80021f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015e0:	2300      	movs	r3, #0
 80015e2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015e4:	2300      	movs	r3, #0
 80015e6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80015e8:	f107 0320 	add.w	r3, r7, #32
 80015ec:	4619      	mov	r1, r3
 80015ee:	4816      	ldr	r0, [pc, #88]	@ (8001648 <MX_TIM4_Init+0xc0>)
 80015f0:	f004 f92c 	bl	800584c <HAL_TIMEx_MasterConfigSynchronization>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80015fa:	f000 fdfd 	bl	80021f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015fe:	2360      	movs	r3, #96	@ 0x60
 8001600:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001602:	2300      	movs	r3, #0
 8001604:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001606:	2300      	movs	r3, #0
 8001608:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800160a:	2300      	movs	r3, #0
 800160c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800160e:	1d3b      	adds	r3, r7, #4
 8001610:	2204      	movs	r2, #4
 8001612:	4619      	mov	r1, r3
 8001614:	480c      	ldr	r0, [pc, #48]	@ (8001648 <MX_TIM4_Init+0xc0>)
 8001616:	f003 fdcf 	bl	80051b8 <HAL_TIM_PWM_ConfigChannel>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001620:	f000 fdea 	bl	80021f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001624:	1d3b      	adds	r3, r7, #4
 8001626:	220c      	movs	r2, #12
 8001628:	4619      	mov	r1, r3
 800162a:	4807      	ldr	r0, [pc, #28]	@ (8001648 <MX_TIM4_Init+0xc0>)
 800162c:	f003 fdc4 	bl	80051b8 <HAL_TIM_PWM_ConfigChannel>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001636:	f000 fddf 	bl	80021f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800163a:	4803      	ldr	r0, [pc, #12]	@ (8001648 <MX_TIM4_Init+0xc0>)
 800163c:	f000 ff32 	bl	80024a4 <HAL_TIM_MspPostInit>
}
 8001640:	bf00      	nop
 8001642:	3728      	adds	r7, #40	@ 0x28
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	20000304 	.word	0x20000304
 800164c:	40000800 	.word	0x40000800

08001650 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001656:	463b      	mov	r3, r7
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800165e:	4b15      	ldr	r3, [pc, #84]	@ (80016b4 <MX_TIM6_Init+0x64>)
 8001660:	4a15      	ldr	r2, [pc, #84]	@ (80016b8 <MX_TIM6_Init+0x68>)
 8001662:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8399;
 8001664:	4b13      	ldr	r3, [pc, #76]	@ (80016b4 <MX_TIM6_Init+0x64>)
 8001666:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800166a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800166c:	4b11      	ldr	r3, [pc, #68]	@ (80016b4 <MX_TIM6_Init+0x64>)
 800166e:	2200      	movs	r2, #0
 8001670:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8001672:	4b10      	ldr	r3, [pc, #64]	@ (80016b4 <MX_TIM6_Init+0x64>)
 8001674:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001678:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800167a:	4b0e      	ldr	r3, [pc, #56]	@ (80016b4 <MX_TIM6_Init+0x64>)
 800167c:	2280      	movs	r2, #128	@ 0x80
 800167e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001680:	480c      	ldr	r0, [pc, #48]	@ (80016b4 <MX_TIM6_Init+0x64>)
 8001682:	f003 fc0b 	bl	8004e9c <HAL_TIM_Base_Init>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800168c:	f000 fdb4 	bl	80021f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001690:	2300      	movs	r3, #0
 8001692:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001694:	2300      	movs	r3, #0
 8001696:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001698:	463b      	mov	r3, r7
 800169a:	4619      	mov	r1, r3
 800169c:	4805      	ldr	r0, [pc, #20]	@ (80016b4 <MX_TIM6_Init+0x64>)
 800169e:	f004 f8d5 	bl	800584c <HAL_TIMEx_MasterConfigSynchronization>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80016a8:	f000 fda6 	bl	80021f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */
}
 80016ac:	bf00      	nop
 80016ae:	3708      	adds	r7, #8
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	2000034c 	.word	0x2000034c
 80016b8:	40001000 	.word	0x40001000

080016bc <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016c2:	463b      	mov	r3, r7
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80016ca:	4b15      	ldr	r3, [pc, #84]	@ (8001720 <MX_TIM7_Init+0x64>)
 80016cc:	4a15      	ldr	r2, [pc, #84]	@ (8001724 <MX_TIM7_Init+0x68>)
 80016ce:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8399;
 80016d0:	4b13      	ldr	r3, [pc, #76]	@ (8001720 <MX_TIM7_Init+0x64>)
 80016d2:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80016d6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016d8:	4b11      	ldr	r3, [pc, #68]	@ (8001720 <MX_TIM7_Init+0x64>)
 80016da:	2200      	movs	r2, #0
 80016dc:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 80016de:	4b10      	ldr	r3, [pc, #64]	@ (8001720 <MX_TIM7_Init+0x64>)
 80016e0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80016e4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80016e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001720 <MX_TIM7_Init+0x64>)
 80016e8:	2280      	movs	r2, #128	@ 0x80
 80016ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80016ec:	480c      	ldr	r0, [pc, #48]	@ (8001720 <MX_TIM7_Init+0x64>)
 80016ee:	f003 fbd5 	bl	8004e9c <HAL_TIM_Base_Init>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80016f8:	f000 fd7e 	bl	80021f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016fc:	2300      	movs	r3, #0
 80016fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001700:	2300      	movs	r3, #0
 8001702:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001704:	463b      	mov	r3, r7
 8001706:	4619      	mov	r1, r3
 8001708:	4805      	ldr	r0, [pc, #20]	@ (8001720 <MX_TIM7_Init+0x64>)
 800170a:	f004 f89f 	bl	800584c <HAL_TIMEx_MasterConfigSynchronization>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001714:	f000 fd70 	bl	80021f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */
}
 8001718:	bf00      	nop
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	20000394 	.word	0x20000394
 8001724:	40001400 	.word	0x40001400

08001728 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800172e:	2300      	movs	r3, #0
 8001730:	607b      	str	r3, [r7, #4]
 8001732:	4b0c      	ldr	r3, [pc, #48]	@ (8001764 <MX_DMA_Init+0x3c>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001736:	4a0b      	ldr	r2, [pc, #44]	@ (8001764 <MX_DMA_Init+0x3c>)
 8001738:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800173c:	6313      	str	r3, [r2, #48]	@ 0x30
 800173e:	4b09      	ldr	r3, [pc, #36]	@ (8001764 <MX_DMA_Init+0x3c>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001742:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001746:	607b      	str	r3, [r7, #4]
 8001748:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800174a:	2200      	movs	r2, #0
 800174c:	2100      	movs	r1, #0
 800174e:	203a      	movs	r0, #58	@ 0x3a
 8001750:	f001 fdd3 	bl	80032fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001754:	203a      	movs	r0, #58	@ 0x3a
 8001756:	f001 fdec 	bl	8003332 <HAL_NVIC_EnableIRQ>
}
 800175a:	bf00      	nop
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40023800 	.word	0x40023800

08001768 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b088      	sub	sp, #32
 800176c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176e:	f107 030c 	add.w	r3, r7, #12
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	605a      	str	r2, [r3, #4]
 8001778:	609a      	str	r2, [r3, #8]
 800177a:	60da      	str	r2, [r3, #12]
 800177c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800177e:	2300      	movs	r3, #0
 8001780:	60bb      	str	r3, [r7, #8]
 8001782:	4b2f      	ldr	r3, [pc, #188]	@ (8001840 <MX_GPIO_Init+0xd8>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001786:	4a2e      	ldr	r2, [pc, #184]	@ (8001840 <MX_GPIO_Init+0xd8>)
 8001788:	f043 0301 	orr.w	r3, r3, #1
 800178c:	6313      	str	r3, [r2, #48]	@ 0x30
 800178e:	4b2c      	ldr	r3, [pc, #176]	@ (8001840 <MX_GPIO_Init+0xd8>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001792:	f003 0301 	and.w	r3, r3, #1
 8001796:	60bb      	str	r3, [r7, #8]
 8001798:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800179a:	2300      	movs	r3, #0
 800179c:	607b      	str	r3, [r7, #4]
 800179e:	4b28      	ldr	r3, [pc, #160]	@ (8001840 <MX_GPIO_Init+0xd8>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a2:	4a27      	ldr	r2, [pc, #156]	@ (8001840 <MX_GPIO_Init+0xd8>)
 80017a4:	f043 0302 	orr.w	r3, r3, #2
 80017a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017aa:	4b25      	ldr	r3, [pc, #148]	@ (8001840 <MX_GPIO_Init+0xd8>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ae:	f003 0302 	and.w	r3, r3, #2
 80017b2:	607b      	str	r3, [r7, #4]
 80017b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017b6:	2300      	movs	r3, #0
 80017b8:	603b      	str	r3, [r7, #0]
 80017ba:	4b21      	ldr	r3, [pc, #132]	@ (8001840 <MX_GPIO_Init+0xd8>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017be:	4a20      	ldr	r2, [pc, #128]	@ (8001840 <MX_GPIO_Init+0xd8>)
 80017c0:	f043 0308 	orr.w	r3, r3, #8
 80017c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001840 <MX_GPIO_Init+0xd8>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ca:	f003 0308 	and.w	r3, r3, #8
 80017ce:	603b      	str	r3, [r7, #0]
 80017d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80017d2:	2200      	movs	r2, #0
 80017d4:	f240 113f 	movw	r1, #319	@ 0x13f
 80017d8:	481a      	ldr	r0, [pc, #104]	@ (8001844 <MX_GPIO_Init+0xdc>)
 80017da:	f002 fa4b 	bl	8003c74 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80017de:	2303      	movs	r3, #3
 80017e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017e2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80017e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017e8:	2301      	movs	r3, #1
 80017ea:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ec:	f107 030c 	add.w	r3, r7, #12
 80017f0:	4619      	mov	r1, r3
 80017f2:	4815      	ldr	r0, [pc, #84]	@ (8001848 <MX_GPIO_Init+0xe0>)
 80017f4:	f002 f8a2 	bl	800393c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB3
                           PB4 PB5 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80017f8:	f240 133f 	movw	r3, #319	@ 0x13f
 80017fc:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017fe:	2301      	movs	r3, #1
 8001800:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	2300      	movs	r3, #0
 8001804:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001806:	2300      	movs	r3, #0
 8001808:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800180a:	f107 030c 	add.w	r3, r7, #12
 800180e:	4619      	mov	r1, r3
 8001810:	480c      	ldr	r0, [pc, #48]	@ (8001844 <MX_GPIO_Init+0xdc>)
 8001812:	f002 f893 	bl	800393c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001816:	2200      	movs	r2, #0
 8001818:	2100      	movs	r1, #0
 800181a:	2006      	movs	r0, #6
 800181c:	f001 fd6d 	bl	80032fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001820:	2006      	movs	r0, #6
 8001822:	f001 fd86 	bl	8003332 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001826:	2200      	movs	r2, #0
 8001828:	2100      	movs	r1, #0
 800182a:	2007      	movs	r0, #7
 800182c:	f001 fd65 	bl	80032fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001830:	2007      	movs	r0, #7
 8001832:	f001 fd7e 	bl	8003332 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001836:	bf00      	nop
 8001838:	3720      	adds	r7, #32
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40023800 	.word	0x40023800
 8001844:	40020400 	.word	0x40020400
 8001848:	40020000 	.word	0x40020000

0800184c <leds_all_off>:

// ==============================================
// FONCTIONS SIMPLES
// ==============================================

void leds_all_off(void) {
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_VERTE_Pin, GPIO_PIN_RESET);
 8001850:	2200      	movs	r2, #0
 8001852:	2120      	movs	r1, #32
 8001854:	480b      	ldr	r0, [pc, #44]	@ (8001884 <leds_all_off+0x38>)
 8001856:	f002 fa0d 	bl	8003c74 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_ROUGE_Pin, GPIO_PIN_RESET);
 800185a:	2200      	movs	r2, #0
 800185c:	2102      	movs	r1, #2
 800185e:	4809      	ldr	r0, [pc, #36]	@ (8001884 <leds_all_off+0x38>)
 8001860:	f002 fa08 	bl	8003c74 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_BLEUE_Pin, GPIO_PIN_RESET);
 8001864:	2200      	movs	r2, #0
 8001866:	2104      	movs	r1, #4
 8001868:	4806      	ldr	r0, [pc, #24]	@ (8001884 <leds_all_off+0x38>)
 800186a:	f002 fa03 	bl	8003c74 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_JAUNE_Pin, GPIO_PIN_RESET);
 800186e:	2200      	movs	r2, #0
 8001870:	2108      	movs	r1, #8
 8001872:	4804      	ldr	r0, [pc, #16]	@ (8001884 <leds_all_off+0x38>)
 8001874:	f002 f9fe 	bl	8003c74 <HAL_GPIO_WritePin>
    pompe_desactiver();
 8001878:	f000 f842 	bl	8001900 <pompe_desactiver>
    ventilateur_desactiver();
 800187c:	f000 f862 	bl	8001944 <ventilateur_desactiver>
}
 8001880:	bf00      	nop
 8001882:	bd80      	pop	{r7, pc}
 8001884:	40020400 	.word	0x40020400

08001888 <buzzer_beep_short>:

void buzzer_beep_short(void) {
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 800188c:	2201      	movs	r2, #1
 800188e:	2101      	movs	r1, #1
 8001890:	4806      	ldr	r0, [pc, #24]	@ (80018ac <buzzer_beep_short+0x24>)
 8001892:	f002 f9ef 	bl	8003c74 <HAL_GPIO_WritePin>
    HAL_Delay(200);
 8001896:	20c8      	movs	r0, #200	@ 0xc8
 8001898:	f001 f830 	bl	80028fc <HAL_Delay>
    HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 800189c:	2200      	movs	r2, #0
 800189e:	2101      	movs	r1, #1
 80018a0:	4802      	ldr	r0, [pc, #8]	@ (80018ac <buzzer_beep_short+0x24>)
 80018a2:	f002 f9e7 	bl	8003c74 <HAL_GPIO_WritePin>
}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	40020400 	.word	0x40020400

080018b0 <buzzer_alarme>:

void buzzer_alarme(void) {
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
    for(int i=0; i<3; i++) {
 80018b6:	2300      	movs	r3, #0
 80018b8:	607b      	str	r3, [r7, #4]
 80018ba:	e008      	b.n	80018ce <buzzer_alarme+0x1e>
        buzzer_beep_short();
 80018bc:	f7ff ffe4 	bl	8001888 <buzzer_beep_short>
        HAL_Delay(300);
 80018c0:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80018c4:	f001 f81a 	bl	80028fc <HAL_Delay>
    for(int i=0; i<3; i++) {
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	3301      	adds	r3, #1
 80018cc:	607b      	str	r3, [r7, #4]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2b02      	cmp	r3, #2
 80018d2:	ddf3      	ble.n	80018bc <buzzer_alarme+0xc>
    }
}
 80018d4:	bf00      	nop
 80018d6:	bf00      	nop
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
	...

080018e0 <pompe_activer>:

void pompe_activer(void) {
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(POMPE_GPIO_Port, POMPE_Pin, GPIO_PIN_SET);
 80018e4:	2201      	movs	r2, #1
 80018e6:	2110      	movs	r1, #16
 80018e8:	4804      	ldr	r0, [pc, #16]	@ (80018fc <pompe_activer+0x1c>)
 80018ea:	f002 f9c3 	bl	8003c74 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_JAUNE_Pin, GPIO_PIN_SET);
 80018ee:	2201      	movs	r2, #1
 80018f0:	2108      	movs	r1, #8
 80018f2:	4802      	ldr	r0, [pc, #8]	@ (80018fc <pompe_activer+0x1c>)
 80018f4:	f002 f9be 	bl	8003c74 <HAL_GPIO_WritePin>
}
 80018f8:	bf00      	nop
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	40020400 	.word	0x40020400

08001900 <pompe_desactiver>:

void pompe_desactiver(void) {
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(POMPE_GPIO_Port, POMPE_Pin, GPIO_PIN_RESET);
 8001904:	2200      	movs	r2, #0
 8001906:	2110      	movs	r1, #16
 8001908:	4804      	ldr	r0, [pc, #16]	@ (800191c <pompe_desactiver+0x1c>)
 800190a:	f002 f9b3 	bl	8003c74 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_JAUNE_Pin, GPIO_PIN_RESET);
 800190e:	2200      	movs	r2, #0
 8001910:	2108      	movs	r1, #8
 8001912:	4802      	ldr	r0, [pc, #8]	@ (800191c <pompe_desactiver+0x1c>)
 8001914:	f002 f9ae 	bl	8003c74 <HAL_GPIO_WritePin>
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40020400 	.word	0x40020400

08001920 <ventilateur_activer>:

void ventilateur_activer(void) {
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(VENTILATEUR_GPIO_Port, VENTILATEUR_Pin, GPIO_PIN_SET);
 8001924:	2201      	movs	r2, #1
 8001926:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800192a:	4805      	ldr	r0, [pc, #20]	@ (8001940 <ventilateur_activer+0x20>)
 800192c:	f002 f9a2 	bl	8003c74 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_BLEUE_Pin, GPIO_PIN_SET);
 8001930:	2201      	movs	r2, #1
 8001932:	2104      	movs	r1, #4
 8001934:	4802      	ldr	r0, [pc, #8]	@ (8001940 <ventilateur_activer+0x20>)
 8001936:	f002 f99d 	bl	8003c74 <HAL_GPIO_WritePin>
}
 800193a:	bf00      	nop
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40020400 	.word	0x40020400

08001944 <ventilateur_desactiver>:

void ventilateur_desactiver(void) {
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(VENTILATEUR_GPIO_Port, VENTILATEUR_Pin, GPIO_PIN_RESET);
 8001948:	2200      	movs	r2, #0
 800194a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800194e:	4805      	ldr	r0, [pc, #20]	@ (8001964 <ventilateur_desactiver+0x20>)
 8001950:	f002 f990 	bl	8003c74 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_BLEUE_Pin, GPIO_PIN_RESET);
 8001954:	2200      	movs	r2, #0
 8001956:	2104      	movs	r1, #4
 8001958:	4802      	ldr	r0, [pc, #8]	@ (8001964 <ventilateur_desactiver+0x20>)
 800195a:	f002 f98b 	bl	8003c74 <HAL_GPIO_WritePin>
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40020400 	.word	0x40020400

08001968 <read_adc_simple>:

// ==============================================
// LECTURE ADC SIMPLIFIE (comme l'ancien code)
// ==============================================

uint32_t read_adc_simple(uint32_t channel) {
 8001968:	b580      	push	{r7, lr}
 800196a:	b088      	sub	sp, #32
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
    uint32_t adc_value;

    // Arrt de l'ADC
    HAL_ADC_Stop(&hadc2);
 8001970:	4819      	ldr	r0, [pc, #100]	@ (80019d8 <read_adc_simple+0x70>)
 8001972:	f001 f8fd 	bl	8002b70 <HAL_ADC_Stop>
    HAL_Delay(2);
 8001976:	2002      	movs	r0, #2
 8001978:	f000 ffc0 	bl	80028fc <HAL_Delay>

    // Configuration du canal
    ADC_ChannelConfTypeDef sConfig;
    sConfig.Channel = channel;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 8001980:	2301      	movs	r3, #1
 8001982:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001984:	2304      	movs	r3, #4
 8001986:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 8001988:	f107 030c 	add.w	r3, r7, #12
 800198c:	4619      	mov	r1, r3
 800198e:	4812      	ldr	r0, [pc, #72]	@ (80019d8 <read_adc_simple+0x70>)
 8001990:	f001 f9ba 	bl	8002d08 <HAL_ADC_ConfigChannel>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d002      	beq.n	80019a0 <read_adc_simple+0x38>
        return 0xFFFFFFFF;
 800199a:	f04f 33ff 	mov.w	r3, #4294967295
 800199e:	e017      	b.n	80019d0 <read_adc_simple+0x68>
    }

    // Dmarrage et lecture
    HAL_ADC_Start(&hadc2);
 80019a0:	480d      	ldr	r0, [pc, #52]	@ (80019d8 <read_adc_simple+0x70>)
 80019a2:	f001 f813 	bl	80029cc <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc2, 100) != HAL_OK) {
 80019a6:	2164      	movs	r1, #100	@ 0x64
 80019a8:	480b      	ldr	r0, [pc, #44]	@ (80019d8 <read_adc_simple+0x70>)
 80019aa:	f001 f914 	bl	8002bd6 <HAL_ADC_PollForConversion>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d005      	beq.n	80019c0 <read_adc_simple+0x58>
        HAL_ADC_Stop(&hadc2);
 80019b4:	4808      	ldr	r0, [pc, #32]	@ (80019d8 <read_adc_simple+0x70>)
 80019b6:	f001 f8db 	bl	8002b70 <HAL_ADC_Stop>
        return 0xFFFFFFFF;
 80019ba:	f04f 33ff 	mov.w	r3, #4294967295
 80019be:	e007      	b.n	80019d0 <read_adc_simple+0x68>
    }

    adc_value = HAL_ADC_GetValue(&hadc2);
 80019c0:	4805      	ldr	r0, [pc, #20]	@ (80019d8 <read_adc_simple+0x70>)
 80019c2:	f001 f993 	bl	8002cec <HAL_ADC_GetValue>
 80019c6:	61f8      	str	r0, [r7, #28]
    HAL_ADC_Stop(&hadc2);
 80019c8:	4803      	ldr	r0, [pc, #12]	@ (80019d8 <read_adc_simple+0x70>)
 80019ca:	f001 f8d1 	bl	8002b70 <HAL_ADC_Stop>

    return adc_value;
 80019ce:	69fb      	ldr	r3, [r7, #28]
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3720      	adds	r7, #32
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	20000208 	.word	0x20000208

080019dc <read_temperature_simple>:

// ==============================================
// CAPTEURS - FONCTIONS SIMPLIFIES
// ==============================================

float read_temperature_simple(void) {
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
    uint32_t adc_value = read_adc_simple(ADC_CHANNEL_5);  // PA5
 80019e2:	2005      	movs	r0, #5
 80019e4:	f7ff ffc0 	bl	8001968 <read_adc_simple>
 80019e8:	60f8      	str	r0, [r7, #12]
    if (adc_value == 0xFFFFFFFF || adc_value > 4095) {
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019f0:	d003      	beq.n	80019fa <read_temperature_simple+0x1e>
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80019f8:	d301      	bcc.n	80019fe <read_temperature_simple+0x22>
        return -999.0f;
 80019fa:	4b1c      	ldr	r3, [pc, #112]	@ (8001a6c <read_temperature_simple+0x90>)
 80019fc:	e02e      	b.n	8001a5c <read_temperature_simple+0x80>
    }

    // Conversion simple comme dans l'ancien code
    float voltage = (adc_value * 3.3f) / 4095.0f;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	ee07 3a90 	vmov	s15, r3
 8001a04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a08:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001a70 <read_temperature_simple+0x94>
 8001a0c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a10:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8001a74 <read_temperature_simple+0x98>
 8001a14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a18:	edc7 7a02 	vstr	s15, [r7, #8]
    float temp = voltage * 100.0f;  // Pour capteur type LM35
 8001a1c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a20:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001a78 <read_temperature_simple+0x9c>
 8001a24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a28:	edc7 7a01 	vstr	s15, [r7, #4]

    // Plages plus larges pour viter les erreurs
    if (temp < -10.0f || temp > 80.0f) {
 8001a2c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a30:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 8001a34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a3c:	d408      	bmi.n	8001a50 <read_temperature_simple+0x74>
 8001a3e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a42:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001a7c <read_temperature_simple+0xa0>
 8001a46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a4e:	dd01      	ble.n	8001a54 <read_temperature_simple+0x78>
        return -999.0f;
 8001a50:	4b06      	ldr	r3, [pc, #24]	@ (8001a6c <read_temperature_simple+0x90>)
 8001a52:	e003      	b.n	8001a5c <read_temperature_simple+0x80>
    }

    current_temperature = temp;
 8001a54:	4a0a      	ldr	r2, [pc, #40]	@ (8001a80 <read_temperature_simple+0xa4>)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6013      	str	r3, [r2, #0]
    return temp;
 8001a5a:	687b      	ldr	r3, [r7, #4]
}
 8001a5c:	ee07 3a90 	vmov	s15, r3
 8001a60:	eeb0 0a67 	vmov.f32	s0, s15
 8001a64:	3710      	adds	r7, #16
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	c479c000 	.word	0xc479c000
 8001a70:	40533333 	.word	0x40533333
 8001a74:	457ff000 	.word	0x457ff000
 8001a78:	42c80000 	.word	0x42c80000
 8001a7c:	42a00000 	.word	0x42a00000
 8001a80:	200003e0 	.word	0x200003e0

08001a84 <read_water_level_simple>:

int read_water_level_simple(void) {
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
    uint32_t adc_value = read_adc_simple(ADC_CHANNEL_2);  // PA2
 8001a8a:	2002      	movs	r0, #2
 8001a8c:	f7ff ff6c 	bl	8001968 <read_adc_simple>
 8001a90:	6078      	str	r0, [r7, #4]
    if (adc_value == 0xFFFFFFFF || adc_value > 4095) {
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a98:	d003      	beq.n	8001aa2 <read_water_level_simple+0x1e>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001aa0:	d301      	bcc.n	8001aa6 <read_water_level_simple+0x22>
        return -999;
 8001aa2:	4b05      	ldr	r3, [pc, #20]	@ (8001ab8 <read_water_level_simple+0x34>)
 8001aa4:	e003      	b.n	8001aae <read_water_level_simple+0x2a>
    }

    // Pas d'inversion - utilisation directe comme dans l'ancien code
    current_water_level = (int)adc_value;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a04      	ldr	r2, [pc, #16]	@ (8001abc <read_water_level_simple+0x38>)
 8001aaa:	6013      	str	r3, [r2, #0]
    return (int)adc_value;
 8001aac:	687b      	ldr	r3, [r7, #4]
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	fffffc19 	.word	0xfffffc19
 8001abc:	200003e4 	.word	0x200003e4

08001ac0 <read_soil_moisture_simple>:

int read_soil_moisture_simple(void) {
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
    uint32_t adc_value = read_adc_simple(ADC_CHANNEL_4);  // PA4
 8001ac6:	2004      	movs	r0, #4
 8001ac8:	f7ff ff4e 	bl	8001968 <read_adc_simple>
 8001acc:	6078      	str	r0, [r7, #4]
    if (adc_value == 0xFFFFFFFF || adc_value > 4095) {
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad4:	d003      	beq.n	8001ade <read_soil_moisture_simple+0x1e>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001adc:	d301      	bcc.n	8001ae2 <read_soil_moisture_simple+0x22>
        return -999;
 8001ade:	4b05      	ldr	r3, [pc, #20]	@ (8001af4 <read_soil_moisture_simple+0x34>)
 8001ae0:	e003      	b.n	8001aea <read_soil_moisture_simple+0x2a>
    }

    current_soil_moisture = (int)adc_value;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4a04      	ldr	r2, [pc, #16]	@ (8001af8 <read_soil_moisture_simple+0x38>)
 8001ae6:	6013      	str	r3, [r2, #0]
    return (int)adc_value;
 8001ae8:	687b      	ldr	r3, [r7, #4]
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	fffffc19 	.word	0xfffffc19
 8001af8:	200003e8 	.word	0x200003e8

08001afc <gerer_actions_automatiques>:

// ==============================================
// FONCTIONNALITES PRINCIPALES
// ==============================================

void gerer_actions_automatiques(float temp, int water_level, int soil_moisture) {
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	ed87 0a03 	vstr	s0, [r7, #12]
 8001b06:	60b8      	str	r0, [r7, #8]
 8001b08:	6079      	str	r1, [r7, #4]
    // Ventilateur si temprature leve
    if (temp > TEMP_SEUIL_ALARME && temp != -999.0f) {
 8001b0a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b0e:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001b12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b1a:	dd0b      	ble.n	8001b34 <gerer_actions_automatiques+0x38>
 8001b1c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b20:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001b6c <gerer_actions_automatiques+0x70>
 8001b24:	eef4 7a47 	vcmp.f32	s15, s14
 8001b28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b2c:	d002      	beq.n	8001b34 <gerer_actions_automatiques+0x38>
        ventilateur_activer();
 8001b2e:	f7ff fef7 	bl	8001920 <ventilateur_activer>
 8001b32:	e001      	b.n	8001b38 <gerer_actions_automatiques+0x3c>
    } else {
        ventilateur_desactiver();
 8001b34:	f7ff ff06 	bl	8001944 <ventilateur_desactiver>
    }

    // Pompe si niveau d'eau bas ET sol sec
    if (water_level < WATER_SEUIL_BAS && water_level != -999 &&
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b3e:	da0e      	bge.n	8001b5e <gerer_actions_automatiques+0x62>
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	4a0b      	ldr	r2, [pc, #44]	@ (8001b70 <gerer_actions_automatiques+0x74>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d00a      	beq.n	8001b5e <gerer_actions_automatiques+0x62>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001b4e:	dd06      	ble.n	8001b5e <gerer_actions_automatiques+0x62>
        soil_moisture > HUMIDITE_SOL_SEUIL_BAS && soil_moisture != -999) {
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	4a07      	ldr	r2, [pc, #28]	@ (8001b70 <gerer_actions_automatiques+0x74>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d002      	beq.n	8001b5e <gerer_actions_automatiques+0x62>
        pompe_activer();
 8001b58:	f7ff fec2 	bl	80018e0 <pompe_activer>
 8001b5c:	e002      	b.n	8001b64 <gerer_actions_automatiques+0x68>
    } else {
        pompe_desactiver();
 8001b5e:	f7ff fecf 	bl	8001900 <pompe_desactiver>
    }
}
 8001b62:	bf00      	nop
 8001b64:	bf00      	nop
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	c479c000 	.word	0xc479c000
 8001b70:	fffffc19 	.word	0xfffffc19

08001b74 <afficher_normal_mode>:

void afficher_normal_mode(void) {
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b088      	sub	sp, #32
 8001b78:	af00      	add	r7, sp, #0
    static uint32_t last_time = 0;
    static uint8_t display_state = 0;
    char msg[17];

    if (HAL_GetTick() - last_time > 3000) {
 8001b7a:	f000 feb3 	bl	80028e4 <HAL_GetTick>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	4b61      	ldr	r3, [pc, #388]	@ (8001d08 <afficher_normal_mode+0x194>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	f240 80b8 	bls.w	8001d00 <afficher_normal_mode+0x18c>
        last_time = HAL_GetTick();
 8001b90:	f000 fea8 	bl	80028e4 <HAL_GetTick>
 8001b94:	4603      	mov	r3, r0
 8001b96:	4a5c      	ldr	r2, [pc, #368]	@ (8001d08 <afficher_normal_mode+0x194>)
 8001b98:	6013      	str	r3, [r2, #0]

        // Lecture des capteurs
        float temp = read_temperature_simple();
 8001b9a:	f7ff ff1f 	bl	80019dc <read_temperature_simple>
 8001b9e:	ed87 0a07 	vstr	s0, [r7, #28]
        int water = read_water_level_simple();
 8001ba2:	f7ff ff6f 	bl	8001a84 <read_water_level_simple>
 8001ba6:	61b8      	str	r0, [r7, #24]
        int soil = read_soil_moisture_simple();
 8001ba8:	f7ff ff8a 	bl	8001ac0 <read_soil_moisture_simple>
 8001bac:	6178      	str	r0, [r7, #20]

        // Actions automatiques
        gerer_actions_automatiques(temp, water, soil);
 8001bae:	6979      	ldr	r1, [r7, #20]
 8001bb0:	69b8      	ldr	r0, [r7, #24]
 8001bb2:	ed97 0a07 	vldr	s0, [r7, #28]
 8001bb6:	f7ff ffa1 	bl	8001afc <gerer_actions_automatiques>

        // Affichage
        switch(display_state) {
 8001bba:	4b54      	ldr	r3, [pc, #336]	@ (8001d0c <afficher_normal_mode+0x198>)
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d05f      	beq.n	8001c82 <afficher_normal_mode+0x10e>
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	f300 808d 	bgt.w	8001ce2 <afficher_normal_mode+0x16e>
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d002      	beq.n	8001bd2 <afficher_normal_mode+0x5e>
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d029      	beq.n	8001c24 <afficher_normal_mode+0xb0>
 8001bd0:	e087      	b.n	8001ce2 <afficher_normal_mode+0x16e>
            case 0:
                if (temp == -999.0f) {
 8001bd2:	edd7 7a07 	vldr	s15, [r7, #28]
 8001bd6:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8001d10 <afficher_normal_mode+0x19c>
 8001bda:	eef4 7a47 	vcmp.f32	s15, s14
 8001bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be2:	d10a      	bne.n	8001bfa <afficher_normal_mode+0x86>
                    sprintf(msg, "Temp: ERREUR");
 8001be4:	463b      	mov	r3, r7
 8001be6:	494b      	ldr	r1, [pc, #300]	@ (8001d14 <afficher_normal_mode+0x1a0>)
 8001be8:	4618      	mov	r0, r3
 8001bea:	f004 fbd7 	bl	800639c <siprintf>
                    HAL_GPIO_WritePin(LED_GPIO_Port, LED_ROUGE_Pin, GPIO_PIN_SET);
 8001bee:	2201      	movs	r2, #1
 8001bf0:	2102      	movs	r1, #2
 8001bf2:	4849      	ldr	r0, [pc, #292]	@ (8001d18 <afficher_normal_mode+0x1a4>)
 8001bf4:	f002 f83e 	bl	8003c74 <HAL_GPIO_WritePin>
 8001bf8:	e00d      	b.n	8001c16 <afficher_normal_mode+0xa2>
                } else {
                    sprintf(msg, "Temp: %.1fC", temp);
 8001bfa:	69f8      	ldr	r0, [r7, #28]
 8001bfc:	f7fe fca4 	bl	8000548 <__aeabi_f2d>
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	4638      	mov	r0, r7
 8001c06:	4945      	ldr	r1, [pc, #276]	@ (8001d1c <afficher_normal_mode+0x1a8>)
 8001c08:	f004 fbc8 	bl	800639c <siprintf>
                    HAL_GPIO_WritePin(LED_GPIO_Port, LED_ROUGE_Pin, GPIO_PIN_RESET);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	2102      	movs	r1, #2
 8001c10:	4841      	ldr	r0, [pc, #260]	@ (8001d18 <afficher_normal_mode+0x1a4>)
 8001c12:	f002 f82f 	bl	8003c74 <HAL_GPIO_WritePin>
                }
                HD44780_Clear();
 8001c16:	f7ff f9e1 	bl	8000fdc <HD44780_Clear>
                HD44780_PrintStr(msg);
 8001c1a:	463b      	mov	r3, r7
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7ff fa65 	bl	80010ec <HD44780_PrintStr>
                break;
 8001c22:	e05e      	b.n	8001ce2 <afficher_normal_mode+0x16e>

            case 1:
                if (water == -999) {
 8001c24:	69bb      	ldr	r3, [r7, #24]
 8001c26:	4a3e      	ldr	r2, [pc, #248]	@ (8001d20 <afficher_normal_mode+0x1ac>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d105      	bne.n	8001c38 <afficher_normal_mode+0xc4>
                    sprintf(msg, "Eau: ERREUR");
 8001c2c:	463b      	mov	r3, r7
 8001c2e:	493d      	ldr	r1, [pc, #244]	@ (8001d24 <afficher_normal_mode+0x1b0>)
 8001c30:	4618      	mov	r0, r3
 8001c32:	f004 fbb3 	bl	800639c <siprintf>
 8001c36:	e005      	b.n	8001c44 <afficher_normal_mode+0xd0>
                } else {
                    sprintf(msg, "Eau: %d", water);
 8001c38:	463b      	mov	r3, r7
 8001c3a:	69ba      	ldr	r2, [r7, #24]
 8001c3c:	493a      	ldr	r1, [pc, #232]	@ (8001d28 <afficher_normal_mode+0x1b4>)
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f004 fbac 	bl	800639c <siprintf>
                }
                HD44780_Clear();
 8001c44:	f7ff f9ca 	bl	8000fdc <HD44780_Clear>
                HD44780_PrintStr(msg);
 8001c48:	463b      	mov	r3, r7
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff fa4e 	bl	80010ec <HD44780_PrintStr>
                HD44780_SetCursor(0,1);
 8001c50:	2101      	movs	r1, #1
 8001c52:	2000      	movs	r0, #0
 8001c54:	f7ff f9d8 	bl	8001008 <HD44780_SetCursor>
                if (water < 1000) HD44780_PrintStr("Niveau: BAS");
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c5e:	da03      	bge.n	8001c68 <afficher_normal_mode+0xf4>
 8001c60:	4832      	ldr	r0, [pc, #200]	@ (8001d2c <afficher_normal_mode+0x1b8>)
 8001c62:	f7ff fa43 	bl	80010ec <HD44780_PrintStr>
                else if (water < 2500) HD44780_PrintStr("Niveau: MOYEN");
                else HD44780_PrintStr("Niveau: HAUT");
                break;
 8001c66:	e03c      	b.n	8001ce2 <afficher_normal_mode+0x16e>
                else if (water < 2500) HD44780_PrintStr("Niveau: MOYEN");
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	dc03      	bgt.n	8001c7a <afficher_normal_mode+0x106>
 8001c72:	482f      	ldr	r0, [pc, #188]	@ (8001d30 <afficher_normal_mode+0x1bc>)
 8001c74:	f7ff fa3a 	bl	80010ec <HD44780_PrintStr>
                break;
 8001c78:	e033      	b.n	8001ce2 <afficher_normal_mode+0x16e>
                else HD44780_PrintStr("Niveau: HAUT");
 8001c7a:	482e      	ldr	r0, [pc, #184]	@ (8001d34 <afficher_normal_mode+0x1c0>)
 8001c7c:	f7ff fa36 	bl	80010ec <HD44780_PrintStr>
                break;
 8001c80:	e02f      	b.n	8001ce2 <afficher_normal_mode+0x16e>

            case 2:
                if (soil == -999) {
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	4a26      	ldr	r2, [pc, #152]	@ (8001d20 <afficher_normal_mode+0x1ac>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d105      	bne.n	8001c96 <afficher_normal_mode+0x122>
                    sprintf(msg, "Sol: ERREUR");
 8001c8a:	463b      	mov	r3, r7
 8001c8c:	492a      	ldr	r1, [pc, #168]	@ (8001d38 <afficher_normal_mode+0x1c4>)
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f004 fb84 	bl	800639c <siprintf>
 8001c94:	e005      	b.n	8001ca2 <afficher_normal_mode+0x12e>
                } else {
                    sprintf(msg, "Sol: %d", soil);
 8001c96:	463b      	mov	r3, r7
 8001c98:	697a      	ldr	r2, [r7, #20]
 8001c9a:	4928      	ldr	r1, [pc, #160]	@ (8001d3c <afficher_normal_mode+0x1c8>)
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f004 fb7d 	bl	800639c <siprintf>
                }
                HD44780_Clear();
 8001ca2:	f7ff f99b 	bl	8000fdc <HD44780_Clear>
                HD44780_PrintStr(msg);
 8001ca6:	463b      	mov	r3, r7
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff fa1f 	bl	80010ec <HD44780_PrintStr>
                HD44780_SetCursor(0,1);
 8001cae:	2101      	movs	r1, #1
 8001cb0:	2000      	movs	r0, #0
 8001cb2:	f7ff f9a9 	bl	8001008 <HD44780_SetCursor>
                if (soil > 3000) HD44780_PrintStr("Etat: SEC");
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	dd03      	ble.n	8001cc8 <afficher_normal_mode+0x154>
 8001cc0:	481f      	ldr	r0, [pc, #124]	@ (8001d40 <afficher_normal_mode+0x1cc>)
 8001cc2:	f7ff fa13 	bl	80010ec <HD44780_PrintStr>
                else if (soil > 1500) HD44780_PrintStr("Etat: HUMIDE");
                else HD44780_PrintStr("Etat: TREMPE");
                break;
 8001cc6:	e00b      	b.n	8001ce0 <afficher_normal_mode+0x16c>
                else if (soil > 1500) HD44780_PrintStr("Etat: HUMIDE");
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	dd03      	ble.n	8001cda <afficher_normal_mode+0x166>
 8001cd2:	481c      	ldr	r0, [pc, #112]	@ (8001d44 <afficher_normal_mode+0x1d0>)
 8001cd4:	f7ff fa0a 	bl	80010ec <HD44780_PrintStr>
                break;
 8001cd8:	e002      	b.n	8001ce0 <afficher_normal_mode+0x16c>
                else HD44780_PrintStr("Etat: TREMPE");
 8001cda:	481b      	ldr	r0, [pc, #108]	@ (8001d48 <afficher_normal_mode+0x1d4>)
 8001cdc:	f7ff fa06 	bl	80010ec <HD44780_PrintStr>
                break;
 8001ce0:	bf00      	nop
        }

        display_state = (display_state + 1) % 3;
 8001ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8001d0c <afficher_normal_mode+0x198>)
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	1c5a      	adds	r2, r3, #1
 8001ce8:	4b18      	ldr	r3, [pc, #96]	@ (8001d4c <afficher_normal_mode+0x1d8>)
 8001cea:	fb83 3102 	smull	r3, r1, r3, r2
 8001cee:	17d3      	asrs	r3, r2, #31
 8001cf0:	1ac9      	subs	r1, r1, r3
 8001cf2:	460b      	mov	r3, r1
 8001cf4:	005b      	lsls	r3, r3, #1
 8001cf6:	440b      	add	r3, r1
 8001cf8:	1ad1      	subs	r1, r2, r3
 8001cfa:	b2ca      	uxtb	r2, r1
 8001cfc:	4b03      	ldr	r3, [pc, #12]	@ (8001d0c <afficher_normal_mode+0x198>)
 8001cfe:	701a      	strb	r2, [r3, #0]
    }
}
 8001d00:	bf00      	nop
 8001d02:	3720      	adds	r7, #32
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	200003ec 	.word	0x200003ec
 8001d0c:	200003f0 	.word	0x200003f0
 8001d10:	c479c000 	.word	0xc479c000
 8001d14:	0800864c 	.word	0x0800864c
 8001d18:	40020400 	.word	0x40020400
 8001d1c:	0800865c 	.word	0x0800865c
 8001d20:	fffffc19 	.word	0xfffffc19
 8001d24:	08008668 	.word	0x08008668
 8001d28:	08008674 	.word	0x08008674
 8001d2c:	0800867c 	.word	0x0800867c
 8001d30:	08008688 	.word	0x08008688
 8001d34:	08008698 	.word	0x08008698
 8001d38:	080086a8 	.word	0x080086a8
 8001d3c:	080086b4 	.word	0x080086b4
 8001d40:	080086bc 	.word	0x080086bc
 8001d44:	080086c8 	.word	0x080086c8
 8001d48:	080086d8 	.word	0x080086d8
 8001d4c:	55555556 	.word	0x55555556

08001d50 <diagnostic_complet>:

// DIAGNOSTIC COMPLET
void diagnostic_complet(void) {
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b08a      	sub	sp, #40	@ 0x28
 8001d54:	af00      	add	r7, sp, #0
    char msg[17];
    uint8_t errors = 0;
 8001d56:	2300      	movs	r3, #0
 8001d58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint8_t alertes = 0;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    leds_all_off();
 8001d62:	f7ff fd73 	bl	800184c <leds_all_off>

    // TAPE 1: Test des capteurs
    HD44780_Clear();
 8001d66:	f7ff f939 	bl	8000fdc <HD44780_Clear>
    HD44780_PrintStr("Test CAPTEURS...");
 8001d6a:	489b      	ldr	r0, [pc, #620]	@ (8001fd8 <diagnostic_complet+0x288>)
 8001d6c:	f7ff f9be 	bl	80010ec <HD44780_PrintStr>
    HAL_Delay(1500);
 8001d70:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001d74:	f000 fdc2 	bl	80028fc <HAL_Delay>

    float temp = read_temperature_simple();
 8001d78:	f7ff fe30 	bl	80019dc <read_temperature_simple>
 8001d7c:	ed87 0a08 	vstr	s0, [r7, #32]
    int water = read_water_level_simple();
 8001d80:	f7ff fe80 	bl	8001a84 <read_water_level_simple>
 8001d84:	61f8      	str	r0, [r7, #28]
    int soil = read_soil_moisture_simple();
 8001d86:	f7ff fe9b 	bl	8001ac0 <read_soil_moisture_simple>
 8001d8a:	61b8      	str	r0, [r7, #24]

    // Affichage rsultats capteurs
    HD44780_Clear();
 8001d8c:	f7ff f926 	bl	8000fdc <HD44780_Clear>
    if (temp == -999.0f) {
 8001d90:	edd7 7a08 	vldr	s15, [r7, #32]
 8001d94:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 8001fdc <diagnostic_complet+0x28c>
 8001d98:	eef4 7a47 	vcmp.f32	s15, s14
 8001d9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da0:	d108      	bne.n	8001db4 <diagnostic_complet+0x64>
        HD44780_PrintStr("T:ERREUR ");
 8001da2:	488f      	ldr	r0, [pc, #572]	@ (8001fe0 <diagnostic_complet+0x290>)
 8001da4:	f7ff f9a2 	bl	80010ec <HD44780_PrintStr>
        errors++;
 8001da8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001dac:	3301      	adds	r3, #1
 8001dae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001db2:	e00c      	b.n	8001dce <diagnostic_complet+0x7e>
    } else {
        sprintf(msg, "T:%.1fC ", temp);
 8001db4:	6a38      	ldr	r0, [r7, #32]
 8001db6:	f7fe fbc7 	bl	8000548 <__aeabi_f2d>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	1d38      	adds	r0, r7, #4
 8001dc0:	4988      	ldr	r1, [pc, #544]	@ (8001fe4 <diagnostic_complet+0x294>)
 8001dc2:	f004 faeb 	bl	800639c <siprintf>
        HD44780_PrintStr(msg);
 8001dc6:	1d3b      	adds	r3, r7, #4
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff f98f 	bl	80010ec <HD44780_PrintStr>
    }

    if (water == -999) {
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	4a85      	ldr	r2, [pc, #532]	@ (8001fe8 <diagnostic_complet+0x298>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d108      	bne.n	8001de8 <diagnostic_complet+0x98>
        HD44780_PrintStr("E:ERREUR");
 8001dd6:	4885      	ldr	r0, [pc, #532]	@ (8001fec <diagnostic_complet+0x29c>)
 8001dd8:	f7ff f988 	bl	80010ec <HD44780_PrintStr>
        errors++;
 8001ddc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001de0:	3301      	adds	r3, #1
 8001de2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001de6:	e009      	b.n	8001dfc <diagnostic_complet+0xac>
    } else {
        sprintf(msg, "E:%d", water);
 8001de8:	1d3b      	adds	r3, r7, #4
 8001dea:	69fa      	ldr	r2, [r7, #28]
 8001dec:	4980      	ldr	r1, [pc, #512]	@ (8001ff0 <diagnostic_complet+0x2a0>)
 8001dee:	4618      	mov	r0, r3
 8001df0:	f004 fad4 	bl	800639c <siprintf>
        HD44780_PrintStr(msg);
 8001df4:	1d3b      	adds	r3, r7, #4
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7ff f978 	bl	80010ec <HD44780_PrintStr>
    }

    HD44780_SetCursor(0,1);
 8001dfc:	2101      	movs	r1, #1
 8001dfe:	2000      	movs	r0, #0
 8001e00:	f7ff f902 	bl	8001008 <HD44780_SetCursor>
    if (soil == -999) {
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	4a78      	ldr	r2, [pc, #480]	@ (8001fe8 <diagnostic_complet+0x298>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d108      	bne.n	8001e1e <diagnostic_complet+0xce>
        HD44780_PrintStr("S:ERREUR ");
 8001e0c:	4879      	ldr	r0, [pc, #484]	@ (8001ff4 <diagnostic_complet+0x2a4>)
 8001e0e:	f7ff f96d 	bl	80010ec <HD44780_PrintStr>
        errors++;
 8001e12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e16:	3301      	adds	r3, #1
 8001e18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001e1c:	e009      	b.n	8001e32 <diagnostic_complet+0xe2>
    } else {
        sprintf(msg, "S:%d ", soil);
 8001e1e:	1d3b      	adds	r3, r7, #4
 8001e20:	69ba      	ldr	r2, [r7, #24]
 8001e22:	4975      	ldr	r1, [pc, #468]	@ (8001ff8 <diagnostic_complet+0x2a8>)
 8001e24:	4618      	mov	r0, r3
 8001e26:	f004 fab9 	bl	800639c <siprintf>
        HD44780_PrintStr(msg);
 8001e2a:	1d3b      	adds	r3, r7, #4
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f7ff f95d 	bl	80010ec <HD44780_PrintStr>
    }

    // Vrification alertes
    if (temp > TEMP_SEUIL_ALARME && temp != -999.0f) alertes++;
 8001e32:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e36:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001e3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e42:	dd0d      	ble.n	8001e60 <diagnostic_complet+0x110>
 8001e44:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e48:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8001fdc <diagnostic_complet+0x28c>
 8001e4c:	eef4 7a47 	vcmp.f32	s15, s14
 8001e50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e54:	d004      	beq.n	8001e60 <diagnostic_complet+0x110>
 8001e56:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (water < WATER_SEUIL_BAS && water != -999) alertes++;
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001e66:	da08      	bge.n	8001e7a <diagnostic_complet+0x12a>
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	4a5f      	ldr	r2, [pc, #380]	@ (8001fe8 <diagnostic_complet+0x298>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d004      	beq.n	8001e7a <diagnostic_complet+0x12a>
 8001e70:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001e74:	3301      	adds	r3, #1
 8001e76:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (errors > 0) HD44780_PrintStr("ERR");
 8001e7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d003      	beq.n	8001e8a <diagnostic_complet+0x13a>
 8001e82:	485e      	ldr	r0, [pc, #376]	@ (8001ffc <diagnostic_complet+0x2ac>)
 8001e84:	f7ff f932 	bl	80010ec <HD44780_PrintStr>
 8001e88:	e00a      	b.n	8001ea0 <diagnostic_complet+0x150>
    else if (alertes > 0) HD44780_PrintStr("ALRT");
 8001e8a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d003      	beq.n	8001e9a <diagnostic_complet+0x14a>
 8001e92:	485b      	ldr	r0, [pc, #364]	@ (8002000 <diagnostic_complet+0x2b0>)
 8001e94:	f7ff f92a 	bl	80010ec <HD44780_PrintStr>
 8001e98:	e002      	b.n	8001ea0 <diagnostic_complet+0x150>
    else HD44780_PrintStr("OK");
 8001e9a:	485a      	ldr	r0, [pc, #360]	@ (8002004 <diagnostic_complet+0x2b4>)
 8001e9c:	f7ff f926 	bl	80010ec <HD44780_PrintStr>

    HAL_Delay(2000);
 8001ea0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001ea4:	f000 fd2a 	bl	80028fc <HAL_Delay>

    // TAPE 2: Test des actionneurs
    HD44780_Clear();
 8001ea8:	f7ff f898 	bl	8000fdc <HD44780_Clear>
    HD44780_PrintStr("Test ACTIONNEURS");
 8001eac:	4856      	ldr	r0, [pc, #344]	@ (8002008 <diagnostic_complet+0x2b8>)
 8001eae:	f7ff f91d 	bl	80010ec <HD44780_PrintStr>
    HAL_Delay(1500);
 8001eb2:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001eb6:	f000 fd21 	bl	80028fc <HAL_Delay>

    // Test squentiel
    HD44780_Clear();
 8001eba:	f7ff f88f 	bl	8000fdc <HD44780_Clear>
    HD44780_PrintStr("LEDs + Buzzer...");
 8001ebe:	4853      	ldr	r0, [pc, #332]	@ (800200c <diagnostic_complet+0x2bc>)
 8001ec0:	f7ff f914 	bl	80010ec <HD44780_PrintStr>
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_VERTE_Pin, GPIO_PIN_SET);
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	2120      	movs	r1, #32
 8001ec8:	4851      	ldr	r0, [pc, #324]	@ (8002010 <diagnostic_complet+0x2c0>)
 8001eca:	f001 fed3 	bl	8003c74 <HAL_GPIO_WritePin>
    buzzer_beep_short();
 8001ece:	f7ff fcdb 	bl	8001888 <buzzer_beep_short>
    HAL_Delay(500);
 8001ed2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001ed6:	f000 fd11 	bl	80028fc <HAL_Delay>

    HAL_GPIO_WritePin(LED_GPIO_Port, LED_ROUGE_Pin, GPIO_PIN_SET);
 8001eda:	2201      	movs	r2, #1
 8001edc:	2102      	movs	r1, #2
 8001ede:	484c      	ldr	r0, [pc, #304]	@ (8002010 <diagnostic_complet+0x2c0>)
 8001ee0:	f001 fec8 	bl	8003c74 <HAL_GPIO_WritePin>
    buzzer_beep_short();
 8001ee4:	f7ff fcd0 	bl	8001888 <buzzer_beep_short>
    HAL_Delay(500);
 8001ee8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001eec:	f000 fd06 	bl	80028fc <HAL_Delay>

    HAL_GPIO_WritePin(LED_GPIO_Port, LED_BLEUE_Pin, GPIO_PIN_SET);
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	2104      	movs	r1, #4
 8001ef4:	4846      	ldr	r0, [pc, #280]	@ (8002010 <diagnostic_complet+0x2c0>)
 8001ef6:	f001 febd 	bl	8003c74 <HAL_GPIO_WritePin>
    buzzer_beep_short();
 8001efa:	f7ff fcc5 	bl	8001888 <buzzer_beep_short>
    HAL_Delay(500);
 8001efe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f02:	f000 fcfb 	bl	80028fc <HAL_Delay>

    HAL_GPIO_WritePin(LED_GPIO_Port, LED_JAUNE_Pin, GPIO_PIN_SET);
 8001f06:	2201      	movs	r2, #1
 8001f08:	2108      	movs	r1, #8
 8001f0a:	4841      	ldr	r0, [pc, #260]	@ (8002010 <diagnostic_complet+0x2c0>)
 8001f0c:	f001 feb2 	bl	8003c74 <HAL_GPIO_WritePin>
    buzzer_beep_short();
 8001f10:	f7ff fcba 	bl	8001888 <buzzer_beep_short>
    HAL_Delay(500);
 8001f14:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f18:	f000 fcf0 	bl	80028fc <HAL_Delay>

    HD44780_Clear();
 8001f1c:	f7ff f85e 	bl	8000fdc <HD44780_Clear>
    HD44780_PrintStr("Test POMPE...");
 8001f20:	483c      	ldr	r0, [pc, #240]	@ (8002014 <diagnostic_complet+0x2c4>)
 8001f22:	f7ff f8e3 	bl	80010ec <HD44780_PrintStr>
    pompe_activer();
 8001f26:	f7ff fcdb 	bl	80018e0 <pompe_activer>
    buzzer_beep_short();
 8001f2a:	f7ff fcad 	bl	8001888 <buzzer_beep_short>
    HAL_Delay(1000);
 8001f2e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001f32:	f000 fce3 	bl	80028fc <HAL_Delay>
    pompe_desactiver();
 8001f36:	f7ff fce3 	bl	8001900 <pompe_desactiver>

    HD44780_Clear();
 8001f3a:	f7ff f84f 	bl	8000fdc <HD44780_Clear>
    HD44780_PrintStr("Test VENTIL...");
 8001f3e:	4836      	ldr	r0, [pc, #216]	@ (8002018 <diagnostic_complet+0x2c8>)
 8001f40:	f7ff f8d4 	bl	80010ec <HD44780_PrintStr>
    ventilateur_activer();
 8001f44:	f7ff fcec 	bl	8001920 <ventilateur_activer>
    buzzer_beep_short();
 8001f48:	f7ff fc9e 	bl	8001888 <buzzer_beep_short>
    HAL_Delay(1000);
 8001f4c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001f50:	f000 fcd4 	bl	80028fc <HAL_Delay>
    ventilateur_desactiver();
 8001f54:	f7ff fcf6 	bl	8001944 <ventilateur_desactiver>

    leds_all_off();
 8001f58:	f7ff fc78 	bl	800184c <leds_all_off>

    // RSULTAT FINAL
    HD44780_Clear();
 8001f5c:	f7ff f83e 	bl	8000fdc <HD44780_Clear>
    if (errors == 0) {
 8001f60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d10f      	bne.n	8001f88 <diagnostic_complet+0x238>
        HD44780_PrintStr("DIAGNOSTIC OK");
 8001f68:	482c      	ldr	r0, [pc, #176]	@ (800201c <diagnostic_complet+0x2cc>)
 8001f6a:	f7ff f8bf 	bl	80010ec <HD44780_PrintStr>
        HD44780_SetCursor(0,1);
 8001f6e:	2101      	movs	r1, #1
 8001f70:	2000      	movs	r0, #0
 8001f72:	f7ff f849 	bl	8001008 <HD44780_SetCursor>
        HD44780_PrintStr("Systeme pret!");
 8001f76:	482a      	ldr	r0, [pc, #168]	@ (8002020 <diagnostic_complet+0x2d0>)
 8001f78:	f7ff f8b8 	bl	80010ec <HD44780_PrintStr>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_VERTE_Pin, GPIO_PIN_SET);
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	2120      	movs	r1, #32
 8001f80:	4823      	ldr	r0, [pc, #140]	@ (8002010 <diagnostic_complet+0x2c0>)
 8001f82:	f001 fe77 	bl	8003c74 <HAL_GPIO_WritePin>
 8001f86:	e018      	b.n	8001fba <diagnostic_complet+0x26a>
    } else {
        HD44780_PrintStr("DIAG: ERREURS");
 8001f88:	4826      	ldr	r0, [pc, #152]	@ (8002024 <diagnostic_complet+0x2d4>)
 8001f8a:	f7ff f8af 	bl	80010ec <HD44780_PrintStr>
        HD44780_SetCursor(0,1);
 8001f8e:	2101      	movs	r1, #1
 8001f90:	2000      	movs	r0, #0
 8001f92:	f7ff f839 	bl	8001008 <HD44780_SetCursor>
        sprintf(msg, "Capteurs: %d", errors);
 8001f96:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001f9a:	1d3b      	adds	r3, r7, #4
 8001f9c:	4922      	ldr	r1, [pc, #136]	@ (8002028 <diagnostic_complet+0x2d8>)
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f004 f9fc 	bl	800639c <siprintf>
        HD44780_PrintStr(msg);
 8001fa4:	1d3b      	adds	r3, r7, #4
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff f8a0 	bl	80010ec <HD44780_PrintStr>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_ROUGE_Pin, GPIO_PIN_SET);
 8001fac:	2201      	movs	r2, #1
 8001fae:	2102      	movs	r1, #2
 8001fb0:	4817      	ldr	r0, [pc, #92]	@ (8002010 <diagnostic_complet+0x2c0>)
 8001fb2:	f001 fe5f 	bl	8003c74 <HAL_GPIO_WritePin>
        buzzer_alarme();
 8001fb6:	f7ff fc7b 	bl	80018b0 <buzzer_alarme>
    }
    HAL_Delay(3000);
 8001fba:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001fbe:	f000 fc9d 	bl	80028fc <HAL_Delay>

    leds_all_off();
 8001fc2:	f7ff fc43 	bl	800184c <leds_all_off>
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_VERTE_Pin, GPIO_PIN_SET);
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	2120      	movs	r1, #32
 8001fca:	4811      	ldr	r0, [pc, #68]	@ (8002010 <diagnostic_complet+0x2c0>)
 8001fcc:	f001 fe52 	bl	8003c74 <HAL_GPIO_WritePin>
}
 8001fd0:	bf00      	nop
 8001fd2:	3728      	adds	r7, #40	@ 0x28
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	080086e8 	.word	0x080086e8
 8001fdc:	c479c000 	.word	0xc479c000
 8001fe0:	080086fc 	.word	0x080086fc
 8001fe4:	08008708 	.word	0x08008708
 8001fe8:	fffffc19 	.word	0xfffffc19
 8001fec:	08008714 	.word	0x08008714
 8001ff0:	08008720 	.word	0x08008720
 8001ff4:	08008728 	.word	0x08008728
 8001ff8:	08008734 	.word	0x08008734
 8001ffc:	0800873c 	.word	0x0800873c
 8002000:	08008740 	.word	0x08008740
 8002004:	08008748 	.word	0x08008748
 8002008:	0800874c 	.word	0x0800874c
 800200c:	08008760 	.word	0x08008760
 8002010:	40020400 	.word	0x40020400
 8002014:	08008774 	.word	0x08008774
 8002018:	08008784 	.word	0x08008784
 800201c:	08008794 	.word	0x08008794
 8002020:	080087a4 	.word	0x080087a4
 8002024:	080087b4 	.word	0x080087b4
 8002028:	080087c4 	.word	0x080087c4

0800202c <bouton_urgence_handler>:

void bouton_urgence_handler(void) {
 800202c:	b580      	push	{r7, lr}
 800202e:	b08a      	sub	sp, #40	@ 0x28
 8002030:	af02      	add	r7, sp, #8
    int water_level = read_water_level_simple();
 8002032:	f7ff fd27 	bl	8001a84 <read_water_level_simple>
 8002036:	61f8      	str	r0, [r7, #28]
    float temp = read_temperature_simple();
 8002038:	f7ff fcd0 	bl	80019dc <read_temperature_simple>
 800203c:	ed87 0a06 	vstr	s0, [r7, #24]
    char msg[17];

    HD44780_Clear();
 8002040:	f7fe ffcc 	bl	8000fdc <HD44780_Clear>
    HD44780_PrintStr("URGENCE!");
 8002044:	484c      	ldr	r0, [pc, #304]	@ (8002178 <bouton_urgence_handler+0x14c>)
 8002046:	f7ff f851 	bl	80010ec <HD44780_PrintStr>
    HAL_Delay(500);
 800204a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800204e:	f000 fc55 	bl	80028fc <HAL_Delay>

    // Action prioritaire: pompe si niveau d'eau bas
    if (water_level < WATER_SEUIL_BAS && water_level != -999) {
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002058:	da24      	bge.n	80020a4 <bouton_urgence_handler+0x78>
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	4a47      	ldr	r2, [pc, #284]	@ (800217c <bouton_urgence_handler+0x150>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d020      	beq.n	80020a4 <bouton_urgence_handler+0x78>
        HD44780_Clear();
 8002062:	f7fe ffbb 	bl	8000fdc <HD44780_Clear>
        HD44780_PrintStr("NIVEAU BAS");
 8002066:	4846      	ldr	r0, [pc, #280]	@ (8002180 <bouton_urgence_handler+0x154>)
 8002068:	f7ff f840 	bl	80010ec <HD44780_PrintStr>
        HD44780_SetCursor(0,1);
 800206c:	2101      	movs	r1, #1
 800206e:	2000      	movs	r0, #0
 8002070:	f7fe ffca 	bl	8001008 <HD44780_SetCursor>
        HD44780_PrintStr("POMPE ACTIVE");
 8002074:	4843      	ldr	r0, [pc, #268]	@ (8002184 <bouton_urgence_handler+0x158>)
 8002076:	f7ff f839 	bl	80010ec <HD44780_PrintStr>

        pompe_activer();
 800207a:	f7ff fc31 	bl	80018e0 <pompe_activer>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_ROUGE_Pin, GPIO_PIN_SET);
 800207e:	2201      	movs	r2, #1
 8002080:	2102      	movs	r1, #2
 8002082:	4841      	ldr	r0, [pc, #260]	@ (8002188 <bouton_urgence_handler+0x15c>)
 8002084:	f001 fdf6 	bl	8003c74 <HAL_GPIO_WritePin>
        buzzer_alarme();
 8002088:	f7ff fc12 	bl	80018b0 <buzzer_alarme>

        HAL_Delay(3000);
 800208c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002090:	f000 fc34 	bl	80028fc <HAL_Delay>

        pompe_desactiver();
 8002094:	f7ff fc34 	bl	8001900 <pompe_desactiver>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_ROUGE_Pin, GPIO_PIN_RESET);
 8002098:	2200      	movs	r2, #0
 800209a:	2102      	movs	r1, #2
 800209c:	483a      	ldr	r0, [pc, #232]	@ (8002188 <bouton_urgence_handler+0x15c>)
 800209e:	f001 fde9 	bl	8003c74 <HAL_GPIO_WritePin>
 80020a2:	e065      	b.n	8002170 <bouton_urgence_handler+0x144>
    }
    // Action secondaire: ventilateur si temprature leve
    else if (temp > TEMP_SEUIL_ALARME && temp != -999.0f) {
 80020a4:	edd7 7a06 	vldr	s15, [r7, #24]
 80020a8:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80020ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020b4:	dd29      	ble.n	800210a <bouton_urgence_handler+0xde>
 80020b6:	edd7 7a06 	vldr	s15, [r7, #24]
 80020ba:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800218c <bouton_urgence_handler+0x160>
 80020be:	eef4 7a47 	vcmp.f32	s15, s14
 80020c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020c6:	d020      	beq.n	800210a <bouton_urgence_handler+0xde>
        HD44780_Clear();
 80020c8:	f7fe ff88 	bl	8000fdc <HD44780_Clear>
        HD44780_PrintStr("TEMP ELEVEE");
 80020cc:	4830      	ldr	r0, [pc, #192]	@ (8002190 <bouton_urgence_handler+0x164>)
 80020ce:	f7ff f80d 	bl	80010ec <HD44780_PrintStr>
        HD44780_SetCursor(0,1);
 80020d2:	2101      	movs	r1, #1
 80020d4:	2000      	movs	r0, #0
 80020d6:	f7fe ff97 	bl	8001008 <HD44780_SetCursor>
        HD44780_PrintStr("VENTIL ACTIF");
 80020da:	482e      	ldr	r0, [pc, #184]	@ (8002194 <bouton_urgence_handler+0x168>)
 80020dc:	f7ff f806 	bl	80010ec <HD44780_PrintStr>

        ventilateur_activer();
 80020e0:	f7ff fc1e 	bl	8001920 <ventilateur_activer>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_ROUGE_Pin, GPIO_PIN_SET);
 80020e4:	2201      	movs	r2, #1
 80020e6:	2102      	movs	r1, #2
 80020e8:	4827      	ldr	r0, [pc, #156]	@ (8002188 <bouton_urgence_handler+0x15c>)
 80020ea:	f001 fdc3 	bl	8003c74 <HAL_GPIO_WritePin>
        buzzer_alarme();
 80020ee:	f7ff fbdf 	bl	80018b0 <buzzer_alarme>

        HAL_Delay(3000);
 80020f2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80020f6:	f000 fc01 	bl	80028fc <HAL_Delay>

        ventilateur_desactiver();
 80020fa:	f7ff fc23 	bl	8001944 <ventilateur_desactiver>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_ROUGE_Pin, GPIO_PIN_RESET);
 80020fe:	2200      	movs	r2, #0
 8002100:	2102      	movs	r1, #2
 8002102:	4821      	ldr	r0, [pc, #132]	@ (8002188 <bouton_urgence_handler+0x15c>)
 8002104:	f001 fdb6 	bl	8003c74 <HAL_GPIO_WritePin>
 8002108:	e032      	b.n	8002170 <bouton_urgence_handler+0x144>
    }
    else {
        HD44780_Clear();
 800210a:	f7fe ff67 	bl	8000fdc <HD44780_Clear>
        HD44780_PrintStr("NIVEAU NORMAL");
 800210e:	4822      	ldr	r0, [pc, #136]	@ (8002198 <bouton_urgence_handler+0x16c>)
 8002110:	f7fe ffec 	bl	80010ec <HD44780_PrintStr>
        HD44780_SetCursor(0,1);
 8002114:	2101      	movs	r1, #1
 8002116:	2000      	movs	r0, #0
 8002118:	f7fe ff76 	bl	8001008 <HD44780_SetCursor>
        if (water_level != -999 && temp != -999.0f) {
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	4a17      	ldr	r2, [pc, #92]	@ (800217c <bouton_urgence_handler+0x150>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d015      	beq.n	8002150 <bouton_urgence_handler+0x124>
 8002124:	edd7 7a06 	vldr	s15, [r7, #24]
 8002128:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800218c <bouton_urgence_handler+0x160>
 800212c:	eef4 7a47 	vcmp.f32	s15, s14
 8002130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002134:	d00c      	beq.n	8002150 <bouton_urgence_handler+0x124>
            sprintf(msg, "Eau: %d T:%.1fC", water_level, temp);
 8002136:	69b8      	ldr	r0, [r7, #24]
 8002138:	f7fe fa06 	bl	8000548 <__aeabi_f2d>
 800213c:	4602      	mov	r2, r0
 800213e:	460b      	mov	r3, r1
 8002140:	1d38      	adds	r0, r7, #4
 8002142:	e9cd 2300 	strd	r2, r3, [sp]
 8002146:	69fa      	ldr	r2, [r7, #28]
 8002148:	4914      	ldr	r1, [pc, #80]	@ (800219c <bouton_urgence_handler+0x170>)
 800214a:	f004 f927 	bl	800639c <siprintf>
 800214e:	e004      	b.n	800215a <bouton_urgence_handler+0x12e>
        } else {
            sprintf(msg, "Capteurs OK");
 8002150:	1d3b      	adds	r3, r7, #4
 8002152:	4913      	ldr	r1, [pc, #76]	@ (80021a0 <bouton_urgence_handler+0x174>)
 8002154:	4618      	mov	r0, r3
 8002156:	f004 f921 	bl	800639c <siprintf>
        }
        HD44780_PrintStr(msg);
 800215a:	1d3b      	adds	r3, r7, #4
 800215c:	4618      	mov	r0, r3
 800215e:	f7fe ffc5 	bl	80010ec <HD44780_PrintStr>

        buzzer_beep_short();
 8002162:	f7ff fb91 	bl	8001888 <buzzer_beep_short>
        HAL_Delay(2000);
 8002166:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800216a:	f000 fbc7 	bl	80028fc <HAL_Delay>
    }
}
 800216e:	bf00      	nop
 8002170:	bf00      	nop
 8002172:	3720      	adds	r7, #32
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	080087d4 	.word	0x080087d4
 800217c:	fffffc19 	.word	0xfffffc19
 8002180:	080087e0 	.word	0x080087e0
 8002184:	080087ec 	.word	0x080087ec
 8002188:	40020400 	.word	0x40020400
 800218c:	c479c000 	.word	0xc479c000
 8002190:	080087fc 	.word	0x080087fc
 8002194:	08008808 	.word	0x08008808
 8002198:	08008818 	.word	0x08008818
 800219c:	08008828 	.word	0x08008828
 80021a0:	08008838 	.word	0x08008838

080021a4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	80fb      	strh	r3, [r7, #6]
    static uint32_t last_time = 0;
    uint32_t now = HAL_GetTick();
 80021ae:	f000 fb99 	bl	80028e4 <HAL_GetTick>
 80021b2:	60f8      	str	r0, [r7, #12]

    if (now - last_time > 300) {
 80021b4:	4b0d      	ldr	r3, [pc, #52]	@ (80021ec <HAL_GPIO_EXTI_Callback+0x48>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	68fa      	ldr	r2, [r7, #12]
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80021c0:	d90f      	bls.n	80021e2 <HAL_GPIO_EXTI_Callback+0x3e>
        last_time = now;
 80021c2:	4a0a      	ldr	r2, [pc, #40]	@ (80021ec <HAL_GPIO_EXTI_Callback+0x48>)
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	6013      	str	r3, [r2, #0]

        if (GPIO_Pin == GPIO_PIN_0) {
 80021c8:	88fb      	ldrh	r3, [r7, #6]
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d103      	bne.n	80021d6 <HAL_GPIO_EXTI_Callback+0x32>
            diagnostic_requested = 1;
 80021ce:	4b08      	ldr	r3, [pc, #32]	@ (80021f0 <HAL_GPIO_EXTI_Callback+0x4c>)
 80021d0:	2201      	movs	r2, #1
 80021d2:	701a      	strb	r2, [r3, #0]
        }
        else if (GPIO_Pin == GPIO_PIN_1) {
            bouton_urgence_appuye = 1;
        }
    }
}
 80021d4:	e005      	b.n	80021e2 <HAL_GPIO_EXTI_Callback+0x3e>
        else if (GPIO_Pin == GPIO_PIN_1) {
 80021d6:	88fb      	ldrh	r3, [r7, #6]
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d102      	bne.n	80021e2 <HAL_GPIO_EXTI_Callback+0x3e>
            bouton_urgence_appuye = 1;
 80021dc:	4b05      	ldr	r3, [pc, #20]	@ (80021f4 <HAL_GPIO_EXTI_Callback+0x50>)
 80021de:	2201      	movs	r2, #1
 80021e0:	701a      	strb	r2, [r3, #0]
}
 80021e2:	bf00      	nop
 80021e4:	3710      	adds	r7, #16
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	200003f4 	.word	0x200003f4
 80021f0:	200003dd 	.word	0x200003dd
 80021f4:	200003de 	.word	0x200003de

080021f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021fc:	b672      	cpsid	i
}
 80021fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002200:	bf00      	nop
 8002202:	e7fd      	b.n	8002200 <Error_Handler+0x8>

08002204 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800220a:	2300      	movs	r3, #0
 800220c:	607b      	str	r3, [r7, #4]
 800220e:	4b10      	ldr	r3, [pc, #64]	@ (8002250 <HAL_MspInit+0x4c>)
 8002210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002212:	4a0f      	ldr	r2, [pc, #60]	@ (8002250 <HAL_MspInit+0x4c>)
 8002214:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002218:	6453      	str	r3, [r2, #68]	@ 0x44
 800221a:	4b0d      	ldr	r3, [pc, #52]	@ (8002250 <HAL_MspInit+0x4c>)
 800221c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800221e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002222:	607b      	str	r3, [r7, #4]
 8002224:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002226:	2300      	movs	r3, #0
 8002228:	603b      	str	r3, [r7, #0]
 800222a:	4b09      	ldr	r3, [pc, #36]	@ (8002250 <HAL_MspInit+0x4c>)
 800222c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222e:	4a08      	ldr	r2, [pc, #32]	@ (8002250 <HAL_MspInit+0x4c>)
 8002230:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002234:	6413      	str	r3, [r2, #64]	@ 0x40
 8002236:	4b06      	ldr	r3, [pc, #24]	@ (8002250 <HAL_MspInit+0x4c>)
 8002238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800223e:	603b      	str	r3, [r7, #0]
 8002240:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	40023800 	.word	0x40023800

08002254 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b08a      	sub	sp, #40	@ 0x28
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800225c:	f107 0314 	add.w	r3, r7, #20
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
 8002264:	605a      	str	r2, [r3, #4]
 8002266:	609a      	str	r2, [r3, #8]
 8002268:	60da      	str	r2, [r3, #12]
 800226a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a2f      	ldr	r2, [pc, #188]	@ (8002330 <HAL_ADC_MspInit+0xdc>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d158      	bne.n	8002328 <HAL_ADC_MspInit+0xd4>
  {
    /* USER CODE BEGIN ADC2_MspInit 0 */

    /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	613b      	str	r3, [r7, #16]
 800227a:	4b2e      	ldr	r3, [pc, #184]	@ (8002334 <HAL_ADC_MspInit+0xe0>)
 800227c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800227e:	4a2d      	ldr	r2, [pc, #180]	@ (8002334 <HAL_ADC_MspInit+0xe0>)
 8002280:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002284:	6453      	str	r3, [r2, #68]	@ 0x44
 8002286:	4b2b      	ldr	r3, [pc, #172]	@ (8002334 <HAL_ADC_MspInit+0xe0>)
 8002288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800228a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800228e:	613b      	str	r3, [r7, #16]
 8002290:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002292:	2300      	movs	r3, #0
 8002294:	60fb      	str	r3, [r7, #12]
 8002296:	4b27      	ldr	r3, [pc, #156]	@ (8002334 <HAL_ADC_MspInit+0xe0>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229a:	4a26      	ldr	r2, [pc, #152]	@ (8002334 <HAL_ADC_MspInit+0xe0>)
 800229c:	f043 0301 	orr.w	r3, r3, #1
 80022a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022a2:	4b24      	ldr	r3, [pc, #144]	@ (8002334 <HAL_ADC_MspInit+0xe0>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a6:	f003 0301 	and.w	r3, r3, #1
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC2_IN2
    PA3     ------> ADC2_IN3
    PA5     ------> ADC2_IN5
    PA6     ------> ADC2_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 80022ae:	236c      	movs	r3, #108	@ 0x6c
 80022b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022b2:	2303      	movs	r3, #3
 80022b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b6:	2300      	movs	r3, #0
 80022b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ba:	f107 0314 	add.w	r3, r7, #20
 80022be:	4619      	mov	r1, r3
 80022c0:	481d      	ldr	r0, [pc, #116]	@ (8002338 <HAL_ADC_MspInit+0xe4>)
 80022c2:	f001 fb3b 	bl	800393c <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 80022c6:	4b1d      	ldr	r3, [pc, #116]	@ (800233c <HAL_ADC_MspInit+0xe8>)
 80022c8:	4a1d      	ldr	r2, [pc, #116]	@ (8002340 <HAL_ADC_MspInit+0xec>)
 80022ca:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80022cc:	4b1b      	ldr	r3, [pc, #108]	@ (800233c <HAL_ADC_MspInit+0xe8>)
 80022ce:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80022d2:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022d4:	4b19      	ldr	r3, [pc, #100]	@ (800233c <HAL_ADC_MspInit+0xe8>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80022da:	4b18      	ldr	r3, [pc, #96]	@ (800233c <HAL_ADC_MspInit+0xe8>)
 80022dc:	2200      	movs	r2, #0
 80022de:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80022e0:	4b16      	ldr	r3, [pc, #88]	@ (800233c <HAL_ADC_MspInit+0xe8>)
 80022e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022e6:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80022e8:	4b14      	ldr	r3, [pc, #80]	@ (800233c <HAL_ADC_MspInit+0xe8>)
 80022ea:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80022ee:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80022f0:	4b12      	ldr	r3, [pc, #72]	@ (800233c <HAL_ADC_MspInit+0xe8>)
 80022f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80022f6:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80022f8:	4b10      	ldr	r3, [pc, #64]	@ (800233c <HAL_ADC_MspInit+0xe8>)
 80022fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80022fe:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8002300:	4b0e      	ldr	r3, [pc, #56]	@ (800233c <HAL_ADC_MspInit+0xe8>)
 8002302:	2200      	movs	r2, #0
 8002304:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002306:	4b0d      	ldr	r3, [pc, #52]	@ (800233c <HAL_ADC_MspInit+0xe8>)
 8002308:	2200      	movs	r2, #0
 800230a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800230c:	480b      	ldr	r0, [pc, #44]	@ (800233c <HAL_ADC_MspInit+0xe8>)
 800230e:	f001 f82b 	bl	8003368 <HAL_DMA_Init>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8002318:	f7ff ff6e 	bl	80021f8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4a07      	ldr	r2, [pc, #28]	@ (800233c <HAL_ADC_MspInit+0xe8>)
 8002320:	639a      	str	r2, [r3, #56]	@ 0x38
 8002322:	4a06      	ldr	r2, [pc, #24]	@ (800233c <HAL_ADC_MspInit+0xe8>)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC2_MspInit 1 */

  }

}
 8002328:	bf00      	nop
 800232a:	3728      	adds	r7, #40	@ 0x28
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	40012100 	.word	0x40012100
 8002334:	40023800 	.word	0x40023800
 8002338:	40020000 	.word	0x40020000
 800233c:	20000250 	.word	0x20000250
 8002340:	40026440 	.word	0x40026440

08002344 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b08a      	sub	sp, #40	@ 0x28
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800234c:	f107 0314 	add.w	r3, r7, #20
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	605a      	str	r2, [r3, #4]
 8002356:	609a      	str	r2, [r3, #8]
 8002358:	60da      	str	r2, [r3, #12]
 800235a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a19      	ldr	r2, [pc, #100]	@ (80023c8 <HAL_I2C_MspInit+0x84>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d12b      	bne.n	80023be <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002366:	2300      	movs	r3, #0
 8002368:	613b      	str	r3, [r7, #16]
 800236a:	4b18      	ldr	r3, [pc, #96]	@ (80023cc <HAL_I2C_MspInit+0x88>)
 800236c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236e:	4a17      	ldr	r2, [pc, #92]	@ (80023cc <HAL_I2C_MspInit+0x88>)
 8002370:	f043 0302 	orr.w	r3, r3, #2
 8002374:	6313      	str	r3, [r2, #48]	@ 0x30
 8002376:	4b15      	ldr	r3, [pc, #84]	@ (80023cc <HAL_I2C_MspInit+0x88>)
 8002378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237a:	f003 0302 	and.w	r3, r3, #2
 800237e:	613b      	str	r3, [r7, #16]
 8002380:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002382:	23c0      	movs	r3, #192	@ 0xc0
 8002384:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002386:	2312      	movs	r3, #18
 8002388:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238a:	2300      	movs	r3, #0
 800238c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800238e:	2303      	movs	r3, #3
 8002390:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002392:	2304      	movs	r3, #4
 8002394:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002396:	f107 0314 	add.w	r3, r7, #20
 800239a:	4619      	mov	r1, r3
 800239c:	480c      	ldr	r0, [pc, #48]	@ (80023d0 <HAL_I2C_MspInit+0x8c>)
 800239e:	f001 facd 	bl	800393c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023a2:	2300      	movs	r3, #0
 80023a4:	60fb      	str	r3, [r7, #12]
 80023a6:	4b09      	ldr	r3, [pc, #36]	@ (80023cc <HAL_I2C_MspInit+0x88>)
 80023a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023aa:	4a08      	ldr	r2, [pc, #32]	@ (80023cc <HAL_I2C_MspInit+0x88>)
 80023ac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80023b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80023b2:	4b06      	ldr	r3, [pc, #24]	@ (80023cc <HAL_I2C_MspInit+0x88>)
 80023b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023ba:	60fb      	str	r3, [r7, #12]
 80023bc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80023be:	bf00      	nop
 80023c0:	3728      	adds	r7, #40	@ 0x28
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	40005400 	.word	0x40005400
 80023cc:	40023800 	.word	0x40023800
 80023d0:	40020400 	.word	0x40020400

080023d4 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a0b      	ldr	r2, [pc, #44]	@ (8002410 <HAL_TIM_PWM_MspInit+0x3c>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d10d      	bne.n	8002402 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80023e6:	2300      	movs	r3, #0
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002414 <HAL_TIM_PWM_MspInit+0x40>)
 80023ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ee:	4a09      	ldr	r2, [pc, #36]	@ (8002414 <HAL_TIM_PWM_MspInit+0x40>)
 80023f0:	f043 0304 	orr.w	r3, r3, #4
 80023f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80023f6:	4b07      	ldr	r3, [pc, #28]	@ (8002414 <HAL_TIM_PWM_MspInit+0x40>)
 80023f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fa:	f003 0304 	and.w	r3, r3, #4
 80023fe:	60fb      	str	r3, [r7, #12]
 8002400:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8002402:	bf00      	nop
 8002404:	3714      	adds	r7, #20
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	40000800 	.word	0x40000800
 8002414:	40023800 	.word	0x40023800

08002418 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a1c      	ldr	r2, [pc, #112]	@ (8002498 <HAL_TIM_Base_MspInit+0x80>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d116      	bne.n	8002458 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800242a:	2300      	movs	r3, #0
 800242c:	60fb      	str	r3, [r7, #12]
 800242e:	4b1b      	ldr	r3, [pc, #108]	@ (800249c <HAL_TIM_Base_MspInit+0x84>)
 8002430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002432:	4a1a      	ldr	r2, [pc, #104]	@ (800249c <HAL_TIM_Base_MspInit+0x84>)
 8002434:	f043 0310 	orr.w	r3, r3, #16
 8002438:	6413      	str	r3, [r2, #64]	@ 0x40
 800243a:	4b18      	ldr	r3, [pc, #96]	@ (800249c <HAL_TIM_Base_MspInit+0x84>)
 800243c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243e:	f003 0310 	and.w	r3, r3, #16
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002446:	2200      	movs	r2, #0
 8002448:	2100      	movs	r1, #0
 800244a:	2036      	movs	r0, #54	@ 0x36
 800244c:	f000 ff55 	bl	80032fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002450:	2036      	movs	r0, #54	@ 0x36
 8002452:	f000 ff6e 	bl	8003332 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM7_MspInit 1 */

    /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002456:	e01a      	b.n	800248e <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM7)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a10      	ldr	r2, [pc, #64]	@ (80024a0 <HAL_TIM_Base_MspInit+0x88>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d115      	bne.n	800248e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002462:	2300      	movs	r3, #0
 8002464:	60bb      	str	r3, [r7, #8]
 8002466:	4b0d      	ldr	r3, [pc, #52]	@ (800249c <HAL_TIM_Base_MspInit+0x84>)
 8002468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246a:	4a0c      	ldr	r2, [pc, #48]	@ (800249c <HAL_TIM_Base_MspInit+0x84>)
 800246c:	f043 0320 	orr.w	r3, r3, #32
 8002470:	6413      	str	r3, [r2, #64]	@ 0x40
 8002472:	4b0a      	ldr	r3, [pc, #40]	@ (800249c <HAL_TIM_Base_MspInit+0x84>)
 8002474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002476:	f003 0320 	and.w	r3, r3, #32
 800247a:	60bb      	str	r3, [r7, #8]
 800247c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800247e:	2200      	movs	r2, #0
 8002480:	2100      	movs	r1, #0
 8002482:	2037      	movs	r0, #55	@ 0x37
 8002484:	f000 ff39 	bl	80032fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002488:	2037      	movs	r0, #55	@ 0x37
 800248a:	f000 ff52 	bl	8003332 <HAL_NVIC_EnableIRQ>
}
 800248e:	bf00      	nop
 8002490:	3710      	adds	r7, #16
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40001000 	.word	0x40001000
 800249c:	40023800 	.word	0x40023800
 80024a0:	40001400 	.word	0x40001400

080024a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b08a      	sub	sp, #40	@ 0x28
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ac:	f107 0314 	add.w	r3, r7, #20
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	605a      	str	r2, [r3, #4]
 80024b6:	609a      	str	r2, [r3, #8]
 80024b8:	60da      	str	r2, [r3, #12]
 80024ba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a22      	ldr	r2, [pc, #136]	@ (800254c <HAL_TIM_MspPostInit+0xa8>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d13d      	bne.n	8002542 <HAL_TIM_MspPostInit+0x9e>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80024c6:	2300      	movs	r3, #0
 80024c8:	613b      	str	r3, [r7, #16]
 80024ca:	4b21      	ldr	r3, [pc, #132]	@ (8002550 <HAL_TIM_MspPostInit+0xac>)
 80024cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ce:	4a20      	ldr	r2, [pc, #128]	@ (8002550 <HAL_TIM_MspPostInit+0xac>)
 80024d0:	f043 0308 	orr.w	r3, r3, #8
 80024d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024d6:	4b1e      	ldr	r3, [pc, #120]	@ (8002550 <HAL_TIM_MspPostInit+0xac>)
 80024d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024da:	f003 0308 	and.w	r3, r3, #8
 80024de:	613b      	str	r3, [r7, #16]
 80024e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024e2:	2300      	movs	r3, #0
 80024e4:	60fb      	str	r3, [r7, #12]
 80024e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002550 <HAL_TIM_MspPostInit+0xac>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ea:	4a19      	ldr	r2, [pc, #100]	@ (8002550 <HAL_TIM_MspPostInit+0xac>)
 80024ec:	f043 0302 	orr.w	r3, r3, #2
 80024f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024f2:	4b17      	ldr	r3, [pc, #92]	@ (8002550 <HAL_TIM_MspPostInit+0xac>)
 80024f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f6:	f003 0302 	and.w	r3, r3, #2
 80024fa:	60fb      	str	r3, [r7, #12]
 80024fc:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD13     ------> TIM4_CH2
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80024fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002502:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002504:	2302      	movs	r3, #2
 8002506:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002508:	2300      	movs	r3, #0
 800250a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800250c:	2300      	movs	r3, #0
 800250e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002510:	2302      	movs	r3, #2
 8002512:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002514:	f107 0314 	add.w	r3, r7, #20
 8002518:	4619      	mov	r1, r3
 800251a:	480e      	ldr	r0, [pc, #56]	@ (8002554 <HAL_TIM_MspPostInit+0xb0>)
 800251c:	f001 fa0e 	bl	800393c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002520:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002524:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002526:	2302      	movs	r3, #2
 8002528:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252a:	2300      	movs	r3, #0
 800252c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800252e:	2300      	movs	r3, #0
 8002530:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002532:	2302      	movs	r3, #2
 8002534:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002536:	f107 0314 	add.w	r3, r7, #20
 800253a:	4619      	mov	r1, r3
 800253c:	4806      	ldr	r0, [pc, #24]	@ (8002558 <HAL_TIM_MspPostInit+0xb4>)
 800253e:	f001 f9fd 	bl	800393c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002542:	bf00      	nop
 8002544:	3728      	adds	r7, #40	@ 0x28
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	40000800 	.word	0x40000800
 8002550:	40023800 	.word	0x40023800
 8002554:	40020c00 	.word	0x40020c00
 8002558:	40020400 	.word	0x40020400

0800255c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002560:	bf00      	nop
 8002562:	e7fd      	b.n	8002560 <NMI_Handler+0x4>

08002564 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002568:	bf00      	nop
 800256a:	e7fd      	b.n	8002568 <HardFault_Handler+0x4>

0800256c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002570:	bf00      	nop
 8002572:	e7fd      	b.n	8002570 <MemManage_Handler+0x4>

08002574 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002578:	bf00      	nop
 800257a:	e7fd      	b.n	8002578 <BusFault_Handler+0x4>

0800257c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002580:	bf00      	nop
 8002582:	e7fd      	b.n	8002580 <UsageFault_Handler+0x4>

08002584 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002588:	bf00      	nop
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr

08002592 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002592:	b480      	push	{r7}
 8002594:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002596:	bf00      	nop
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025a4:	bf00      	nop
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr

080025ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025b2:	f000 f983 	bl	80028bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025b6:	bf00      	nop
 80025b8:	bd80      	pop	{r7, pc}

080025ba <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80025ba:	b580      	push	{r7, lr}
 80025bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80025be:	2001      	movs	r0, #1
 80025c0:	f001 fb72 	bl	8003ca8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80025c4:	bf00      	nop
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80025cc:	2002      	movs	r0, #2
 80025ce:	f001 fb6b 	bl	8003ca8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80025d2:	bf00      	nop
 80025d4:	bd80      	pop	{r7, pc}
	...

080025d8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80025dc:	4802      	ldr	r0, [pc, #8]	@ (80025e8 <TIM6_DAC_IRQHandler+0x10>)
 80025de:	f002 fcfb 	bl	8004fd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80025e2:	bf00      	nop
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	2000034c 	.word	0x2000034c

080025ec <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80025f0:	4802      	ldr	r0, [pc, #8]	@ (80025fc <TIM7_IRQHandler+0x10>)
 80025f2:	f002 fcf1 	bl	8004fd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80025f6:	bf00      	nop
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	20000394 	.word	0x20000394

08002600 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002604:	4802      	ldr	r0, [pc, #8]	@ (8002610 <DMA2_Stream2_IRQHandler+0x10>)
 8002606:	f000 ff5d 	bl	80034c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800260a:	bf00      	nop
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	20000250 	.word	0x20000250

08002614 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  return 1;
 8002618:	2301      	movs	r3, #1
}
 800261a:	4618      	mov	r0, r3
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <_kill>:

int _kill(int pid, int sig)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800262e:	f003 ff6d 	bl	800650c <__errno>
 8002632:	4603      	mov	r3, r0
 8002634:	2216      	movs	r2, #22
 8002636:	601a      	str	r2, [r3, #0]
  return -1;
 8002638:	f04f 33ff 	mov.w	r3, #4294967295
}
 800263c:	4618      	mov	r0, r3
 800263e:	3708      	adds	r7, #8
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}

08002644 <_exit>:

void _exit (int status)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800264c:	f04f 31ff 	mov.w	r1, #4294967295
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f7ff ffe7 	bl	8002624 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002656:	bf00      	nop
 8002658:	e7fd      	b.n	8002656 <_exit+0x12>

0800265a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800265a:	b580      	push	{r7, lr}
 800265c:	b086      	sub	sp, #24
 800265e:	af00      	add	r7, sp, #0
 8002660:	60f8      	str	r0, [r7, #12]
 8002662:	60b9      	str	r1, [r7, #8]
 8002664:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002666:	2300      	movs	r3, #0
 8002668:	617b      	str	r3, [r7, #20]
 800266a:	e00a      	b.n	8002682 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800266c:	f3af 8000 	nop.w
 8002670:	4601      	mov	r1, r0
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	1c5a      	adds	r2, r3, #1
 8002676:	60ba      	str	r2, [r7, #8]
 8002678:	b2ca      	uxtb	r2, r1
 800267a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	3301      	adds	r3, #1
 8002680:	617b      	str	r3, [r7, #20]
 8002682:	697a      	ldr	r2, [r7, #20]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	429a      	cmp	r2, r3
 8002688:	dbf0      	blt.n	800266c <_read+0x12>
  }

  return len;
 800268a:	687b      	ldr	r3, [r7, #4]
}
 800268c:	4618      	mov	r0, r3
 800268e:	3718      	adds	r7, #24
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}

08002694 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b086      	sub	sp, #24
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	60b9      	str	r1, [r7, #8]
 800269e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026a0:	2300      	movs	r3, #0
 80026a2:	617b      	str	r3, [r7, #20]
 80026a4:	e009      	b.n	80026ba <_write+0x26>
  {
    __io_putchar(*ptr++);
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	1c5a      	adds	r2, r3, #1
 80026aa:	60ba      	str	r2, [r7, #8]
 80026ac:	781b      	ldrb	r3, [r3, #0]
 80026ae:	4618      	mov	r0, r3
 80026b0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	3301      	adds	r3, #1
 80026b8:	617b      	str	r3, [r7, #20]
 80026ba:	697a      	ldr	r2, [r7, #20]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	429a      	cmp	r2, r3
 80026c0:	dbf1      	blt.n	80026a6 <_write+0x12>
  }
  return len;
 80026c2:	687b      	ldr	r3, [r7, #4]
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3718      	adds	r7, #24
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}

080026cc <_close>:

int _close(int file)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026d8:	4618      	mov	r0, r3
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr

080026e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026f4:	605a      	str	r2, [r3, #4]
  return 0;
 80026f6:	2300      	movs	r3, #0
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	370c      	adds	r7, #12
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr

08002704 <_isatty>:

int _isatty(int file)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800270c:	2301      	movs	r3, #1
}
 800270e:	4618      	mov	r0, r3
 8002710:	370c      	adds	r7, #12
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr

0800271a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800271a:	b480      	push	{r7}
 800271c:	b085      	sub	sp, #20
 800271e:	af00      	add	r7, sp, #0
 8002720:	60f8      	str	r0, [r7, #12]
 8002722:	60b9      	str	r1, [r7, #8]
 8002724:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002726:	2300      	movs	r3, #0
}
 8002728:	4618      	mov	r0, r3
 800272a:	3714      	adds	r7, #20
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b086      	sub	sp, #24
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800273c:	4a14      	ldr	r2, [pc, #80]	@ (8002790 <_sbrk+0x5c>)
 800273e:	4b15      	ldr	r3, [pc, #84]	@ (8002794 <_sbrk+0x60>)
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002748:	4b13      	ldr	r3, [pc, #76]	@ (8002798 <_sbrk+0x64>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d102      	bne.n	8002756 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002750:	4b11      	ldr	r3, [pc, #68]	@ (8002798 <_sbrk+0x64>)
 8002752:	4a12      	ldr	r2, [pc, #72]	@ (800279c <_sbrk+0x68>)
 8002754:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002756:	4b10      	ldr	r3, [pc, #64]	@ (8002798 <_sbrk+0x64>)
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4413      	add	r3, r2
 800275e:	693a      	ldr	r2, [r7, #16]
 8002760:	429a      	cmp	r2, r3
 8002762:	d207      	bcs.n	8002774 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002764:	f003 fed2 	bl	800650c <__errno>
 8002768:	4603      	mov	r3, r0
 800276a:	220c      	movs	r2, #12
 800276c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800276e:	f04f 33ff 	mov.w	r3, #4294967295
 8002772:	e009      	b.n	8002788 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002774:	4b08      	ldr	r3, [pc, #32]	@ (8002798 <_sbrk+0x64>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800277a:	4b07      	ldr	r3, [pc, #28]	@ (8002798 <_sbrk+0x64>)
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4413      	add	r3, r2
 8002782:	4a05      	ldr	r2, [pc, #20]	@ (8002798 <_sbrk+0x64>)
 8002784:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002786:	68fb      	ldr	r3, [r7, #12]
}
 8002788:	4618      	mov	r0, r3
 800278a:	3718      	adds	r7, #24
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	20020000 	.word	0x20020000
 8002794:	00000400 	.word	0x00000400
 8002798:	200003f8 	.word	0x200003f8
 800279c:	20000550 	.word	0x20000550

080027a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027a4:	4b06      	ldr	r3, [pc, #24]	@ (80027c0 <SystemInit+0x20>)
 80027a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027aa:	4a05      	ldr	r2, [pc, #20]	@ (80027c0 <SystemInit+0x20>)
 80027ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027b4:	bf00      	nop
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	e000ed00 	.word	0xe000ed00

080027c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80027c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027fc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80027c8:	f7ff ffea 	bl	80027a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027cc:	480c      	ldr	r0, [pc, #48]	@ (8002800 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80027ce:	490d      	ldr	r1, [pc, #52]	@ (8002804 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80027d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002808 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80027d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027d4:	e002      	b.n	80027dc <LoopCopyDataInit>

080027d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027da:	3304      	adds	r3, #4

080027dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027e0:	d3f9      	bcc.n	80027d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027e2:	4a0a      	ldr	r2, [pc, #40]	@ (800280c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80027e4:	4c0a      	ldr	r4, [pc, #40]	@ (8002810 <LoopFillZerobss+0x22>)
  movs r3, #0
 80027e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027e8:	e001      	b.n	80027ee <LoopFillZerobss>

080027ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027ec:	3204      	adds	r2, #4

080027ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027f0:	d3fb      	bcc.n	80027ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027f2:	f003 fe91 	bl	8006518 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027f6:	f7fe fd69 	bl	80012cc <main>
  bx  lr    
 80027fa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80027fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002800:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002804:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002808:	08008bec 	.word	0x08008bec
  ldr r2, =_sbss
 800280c:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002810:	2000054c 	.word	0x2000054c

08002814 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002814:	e7fe      	b.n	8002814 <ADC_IRQHandler>
	...

08002818 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800281c:	4b0e      	ldr	r3, [pc, #56]	@ (8002858 <HAL_Init+0x40>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a0d      	ldr	r2, [pc, #52]	@ (8002858 <HAL_Init+0x40>)
 8002822:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002826:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002828:	4b0b      	ldr	r3, [pc, #44]	@ (8002858 <HAL_Init+0x40>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a0a      	ldr	r2, [pc, #40]	@ (8002858 <HAL_Init+0x40>)
 800282e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002832:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002834:	4b08      	ldr	r3, [pc, #32]	@ (8002858 <HAL_Init+0x40>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a07      	ldr	r2, [pc, #28]	@ (8002858 <HAL_Init+0x40>)
 800283a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800283e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002840:	2003      	movs	r0, #3
 8002842:	f000 fd4f 	bl	80032e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002846:	200f      	movs	r0, #15
 8002848:	f000 f808 	bl	800285c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800284c:	f7ff fcda 	bl	8002204 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	40023c00 	.word	0x40023c00

0800285c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002864:	4b12      	ldr	r3, [pc, #72]	@ (80028b0 <HAL_InitTick+0x54>)
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	4b12      	ldr	r3, [pc, #72]	@ (80028b4 <HAL_InitTick+0x58>)
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	4619      	mov	r1, r3
 800286e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002872:	fbb3 f3f1 	udiv	r3, r3, r1
 8002876:	fbb2 f3f3 	udiv	r3, r2, r3
 800287a:	4618      	mov	r0, r3
 800287c:	f000 fd67 	bl	800334e <HAL_SYSTICK_Config>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e00e      	b.n	80028a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2b0f      	cmp	r3, #15
 800288e:	d80a      	bhi.n	80028a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002890:	2200      	movs	r2, #0
 8002892:	6879      	ldr	r1, [r7, #4]
 8002894:	f04f 30ff 	mov.w	r0, #4294967295
 8002898:	f000 fd2f 	bl	80032fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800289c:	4a06      	ldr	r2, [pc, #24]	@ (80028b8 <HAL_InitTick+0x5c>)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028a2:	2300      	movs	r3, #0
 80028a4:	e000      	b.n	80028a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3708      	adds	r7, #8
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	20000010 	.word	0x20000010
 80028b4:	20000018 	.word	0x20000018
 80028b8:	20000014 	.word	0x20000014

080028bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028bc:	b480      	push	{r7}
 80028be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028c0:	4b06      	ldr	r3, [pc, #24]	@ (80028dc <HAL_IncTick+0x20>)
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	461a      	mov	r2, r3
 80028c6:	4b06      	ldr	r3, [pc, #24]	@ (80028e0 <HAL_IncTick+0x24>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4413      	add	r3, r2
 80028cc:	4a04      	ldr	r2, [pc, #16]	@ (80028e0 <HAL_IncTick+0x24>)
 80028ce:	6013      	str	r3, [r2, #0]
}
 80028d0:	bf00      	nop
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	20000018 	.word	0x20000018
 80028e0:	200003fc 	.word	0x200003fc

080028e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  return uwTick;
 80028e8:	4b03      	ldr	r3, [pc, #12]	@ (80028f8 <HAL_GetTick+0x14>)
 80028ea:	681b      	ldr	r3, [r3, #0]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	200003fc 	.word	0x200003fc

080028fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002904:	f7ff ffee 	bl	80028e4 <HAL_GetTick>
 8002908:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002914:	d005      	beq.n	8002922 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002916:	4b0a      	ldr	r3, [pc, #40]	@ (8002940 <HAL_Delay+0x44>)
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	461a      	mov	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	4413      	add	r3, r2
 8002920:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002922:	bf00      	nop
 8002924:	f7ff ffde 	bl	80028e4 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	68fa      	ldr	r2, [r7, #12]
 8002930:	429a      	cmp	r2, r3
 8002932:	d8f7      	bhi.n	8002924 <HAL_Delay+0x28>
  {
  }
}
 8002934:	bf00      	nop
 8002936:	bf00      	nop
 8002938:	3710      	adds	r7, #16
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	20000018 	.word	0x20000018

08002944 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800294c:	2300      	movs	r3, #0
 800294e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d101      	bne.n	800295a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e033      	b.n	80029c2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295e:	2b00      	cmp	r3, #0
 8002960:	d109      	bne.n	8002976 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f7ff fc76 	bl	8002254 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2200      	movs	r2, #0
 800296c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297a:	f003 0310 	and.w	r3, r3, #16
 800297e:	2b00      	cmp	r3, #0
 8002980:	d118      	bne.n	80029b4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002986:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800298a:	f023 0302 	bic.w	r3, r3, #2
 800298e:	f043 0202 	orr.w	r2, r3, #2
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f000 fad8 	bl	8002f4c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2200      	movs	r2, #0
 80029a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a6:	f023 0303 	bic.w	r3, r3, #3
 80029aa:	f043 0201 	orr.w	r2, r3, #1
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	641a      	str	r2, [r3, #64]	@ 0x40
 80029b2:	e001      	b.n	80029b8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80029c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3710      	adds	r7, #16
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
	...

080029cc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80029d4:	2300      	movs	r3, #0
 80029d6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d101      	bne.n	80029e6 <HAL_ADC_Start+0x1a>
 80029e2:	2302      	movs	r3, #2
 80029e4:	e0b2      	b.n	8002b4c <HAL_ADC_Start+0x180>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2201      	movs	r2, #1
 80029ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	f003 0301 	and.w	r3, r3, #1
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d018      	beq.n	8002a2e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	689a      	ldr	r2, [r3, #8]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f042 0201 	orr.w	r2, r2, #1
 8002a0a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a0c:	4b52      	ldr	r3, [pc, #328]	@ (8002b58 <HAL_ADC_Start+0x18c>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a52      	ldr	r2, [pc, #328]	@ (8002b5c <HAL_ADC_Start+0x190>)
 8002a12:	fba2 2303 	umull	r2, r3, r2, r3
 8002a16:	0c9a      	lsrs	r2, r3, #18
 8002a18:	4613      	mov	r3, r2
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	4413      	add	r3, r2
 8002a1e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002a20:	e002      	b.n	8002a28 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	3b01      	subs	r3, #1
 8002a26:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d1f9      	bne.n	8002a22 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	f003 0301 	and.w	r3, r3, #1
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d17a      	bne.n	8002b32 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a40:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002a44:	f023 0301 	bic.w	r3, r3, #1
 8002a48:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d007      	beq.n	8002a6e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a62:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a66:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a7a:	d106      	bne.n	8002a8a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a80:	f023 0206 	bic.w	r2, r3, #6
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	645a      	str	r2, [r3, #68]	@ 0x44
 8002a88:	e002      	b.n	8002a90 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a98:	4b31      	ldr	r3, [pc, #196]	@ (8002b60 <HAL_ADC_Start+0x194>)
 8002a9a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002aa4:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f003 031f 	and.w	r3, r3, #31
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d12a      	bne.n	8002b08 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a2b      	ldr	r2, [pc, #172]	@ (8002b64 <HAL_ADC_Start+0x198>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d015      	beq.n	8002ae8 <HAL_ADC_Start+0x11c>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a29      	ldr	r2, [pc, #164]	@ (8002b68 <HAL_ADC_Start+0x19c>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d105      	bne.n	8002ad2 <HAL_ADC_Start+0x106>
 8002ac6:	4b26      	ldr	r3, [pc, #152]	@ (8002b60 <HAL_ADC_Start+0x194>)
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f003 031f 	and.w	r3, r3, #31
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d00a      	beq.n	8002ae8 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a25      	ldr	r2, [pc, #148]	@ (8002b6c <HAL_ADC_Start+0x1a0>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d136      	bne.n	8002b4a <HAL_ADC_Start+0x17e>
 8002adc:	4b20      	ldr	r3, [pc, #128]	@ (8002b60 <HAL_ADC_Start+0x194>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f003 0310 	and.w	r3, r3, #16
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d130      	bne.n	8002b4a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d129      	bne.n	8002b4a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	689a      	ldr	r2, [r3, #8]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002b04:	609a      	str	r2, [r3, #8]
 8002b06:	e020      	b.n	8002b4a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a15      	ldr	r2, [pc, #84]	@ (8002b64 <HAL_ADC_Start+0x198>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d11b      	bne.n	8002b4a <HAL_ADC_Start+0x17e>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d114      	bne.n	8002b4a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	689a      	ldr	r2, [r3, #8]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002b2e:	609a      	str	r2, [r3, #8]
 8002b30:	e00b      	b.n	8002b4a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b36:	f043 0210 	orr.w	r2, r3, #16
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b42:	f043 0201 	orr.w	r2, r3, #1
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3714      	adds	r7, #20
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr
 8002b58:	20000010 	.word	0x20000010
 8002b5c:	431bde83 	.word	0x431bde83
 8002b60:	40012300 	.word	0x40012300
 8002b64:	40012000 	.word	0x40012000
 8002b68:	40012100 	.word	0x40012100
 8002b6c:	40012200 	.word	0x40012200

08002b70 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d101      	bne.n	8002b86 <HAL_ADC_Stop+0x16>
 8002b82:	2302      	movs	r3, #2
 8002b84:	e021      	b.n	8002bca <HAL_ADC_Stop+0x5a>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2201      	movs	r2, #1
 8002b8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	689a      	ldr	r2, [r3, #8]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f022 0201 	bic.w	r2, r2, #1
 8002b9c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	f003 0301 	and.w	r3, r3, #1
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d109      	bne.n	8002bc0 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002bb4:	f023 0301 	bic.w	r3, r3, #1
 8002bb8:	f043 0201 	orr.w	r2, r3, #1
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002bc8:	2300      	movs	r3, #0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr

08002bd6 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	b084      	sub	sp, #16
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	6078      	str	r0, [r7, #4]
 8002bde:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002be0:	2300      	movs	r3, #0
 8002be2:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bf2:	d113      	bne.n	8002c1c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002bfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c02:	d10b      	bne.n	8002c1c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c08:	f043 0220 	orr.w	r2, r3, #32
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e063      	b.n	8002ce4 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c1c:	f7ff fe62 	bl	80028e4 <HAL_GetTick>
 8002c20:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002c22:	e021      	b.n	8002c68 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c2a:	d01d      	beq.n	8002c68 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d007      	beq.n	8002c42 <HAL_ADC_PollForConversion+0x6c>
 8002c32:	f7ff fe57 	bl	80028e4 <HAL_GetTick>
 8002c36:	4602      	mov	r2, r0
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	683a      	ldr	r2, [r7, #0]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d212      	bcs.n	8002c68 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0302 	and.w	r3, r3, #2
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d00b      	beq.n	8002c68 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c54:	f043 0204 	orr.w	r2, r3, #4
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002c64:	2303      	movs	r3, #3
 8002c66:	e03d      	b.n	8002ce4 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0302 	and.w	r3, r3, #2
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d1d6      	bne.n	8002c24 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f06f 0212 	mvn.w	r2, #18
 8002c7e:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c84:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d123      	bne.n	8002ce2 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d11f      	bne.n	8002ce2 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca8:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d006      	beq.n	8002cbe <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d111      	bne.n	8002ce2 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d105      	bne.n	8002ce2 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cda:	f043 0201 	orr.w	r2, r3, #1
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002ce2:	2300      	movs	r3, #0
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3710      	adds	r7, #16
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	370c      	adds	r7, #12
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
	...

08002d08 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002d12:	2300      	movs	r3, #0
 8002d14:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d101      	bne.n	8002d24 <HAL_ADC_ConfigChannel+0x1c>
 8002d20:	2302      	movs	r3, #2
 8002d22:	e105      	b.n	8002f30 <HAL_ADC_ConfigChannel+0x228>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2201      	movs	r2, #1
 8002d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2b09      	cmp	r3, #9
 8002d32:	d925      	bls.n	8002d80 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	68d9      	ldr	r1, [r3, #12]
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	461a      	mov	r2, r3
 8002d42:	4613      	mov	r3, r2
 8002d44:	005b      	lsls	r3, r3, #1
 8002d46:	4413      	add	r3, r2
 8002d48:	3b1e      	subs	r3, #30
 8002d4a:	2207      	movs	r2, #7
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	43da      	mvns	r2, r3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	400a      	ands	r2, r1
 8002d58:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	68d9      	ldr	r1, [r3, #12]
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	4403      	add	r3, r0
 8002d72:	3b1e      	subs	r3, #30
 8002d74:	409a      	lsls	r2, r3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	430a      	orrs	r2, r1
 8002d7c:	60da      	str	r2, [r3, #12]
 8002d7e:	e022      	b.n	8002dc6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	6919      	ldr	r1, [r3, #16]
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	4613      	mov	r3, r2
 8002d90:	005b      	lsls	r3, r3, #1
 8002d92:	4413      	add	r3, r2
 8002d94:	2207      	movs	r2, #7
 8002d96:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9a:	43da      	mvns	r2, r3
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	400a      	ands	r2, r1
 8002da2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	6919      	ldr	r1, [r3, #16]
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	689a      	ldr	r2, [r3, #8]
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	4618      	mov	r0, r3
 8002db6:	4603      	mov	r3, r0
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	4403      	add	r3, r0
 8002dbc:	409a      	lsls	r2, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	430a      	orrs	r2, r1
 8002dc4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	2b06      	cmp	r3, #6
 8002dcc:	d824      	bhi.n	8002e18 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685a      	ldr	r2, [r3, #4]
 8002dd8:	4613      	mov	r3, r2
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	4413      	add	r3, r2
 8002dde:	3b05      	subs	r3, #5
 8002de0:	221f      	movs	r2, #31
 8002de2:	fa02 f303 	lsl.w	r3, r2, r3
 8002de6:	43da      	mvns	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	400a      	ands	r2, r1
 8002dee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	685a      	ldr	r2, [r3, #4]
 8002e02:	4613      	mov	r3, r2
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	4413      	add	r3, r2
 8002e08:	3b05      	subs	r3, #5
 8002e0a:	fa00 f203 	lsl.w	r2, r0, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	430a      	orrs	r2, r1
 8002e14:	635a      	str	r2, [r3, #52]	@ 0x34
 8002e16:	e04c      	b.n	8002eb2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	2b0c      	cmp	r3, #12
 8002e1e:	d824      	bhi.n	8002e6a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	685a      	ldr	r2, [r3, #4]
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	4413      	add	r3, r2
 8002e30:	3b23      	subs	r3, #35	@ 0x23
 8002e32:	221f      	movs	r2, #31
 8002e34:	fa02 f303 	lsl.w	r3, r2, r3
 8002e38:	43da      	mvns	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	400a      	ands	r2, r1
 8002e40:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	4618      	mov	r0, r3
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	685a      	ldr	r2, [r3, #4]
 8002e54:	4613      	mov	r3, r2
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	4413      	add	r3, r2
 8002e5a:	3b23      	subs	r3, #35	@ 0x23
 8002e5c:	fa00 f203 	lsl.w	r2, r0, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	430a      	orrs	r2, r1
 8002e66:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e68:	e023      	b.n	8002eb2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685a      	ldr	r2, [r3, #4]
 8002e74:	4613      	mov	r3, r2
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	4413      	add	r3, r2
 8002e7a:	3b41      	subs	r3, #65	@ 0x41
 8002e7c:	221f      	movs	r2, #31
 8002e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e82:	43da      	mvns	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	400a      	ands	r2, r1
 8002e8a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	b29b      	uxth	r3, r3
 8002e98:	4618      	mov	r0, r3
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	685a      	ldr	r2, [r3, #4]
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	4413      	add	r3, r2
 8002ea4:	3b41      	subs	r3, #65	@ 0x41
 8002ea6:	fa00 f203 	lsl.w	r2, r0, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002eb2:	4b22      	ldr	r3, [pc, #136]	@ (8002f3c <HAL_ADC_ConfigChannel+0x234>)
 8002eb4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a21      	ldr	r2, [pc, #132]	@ (8002f40 <HAL_ADC_ConfigChannel+0x238>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d109      	bne.n	8002ed4 <HAL_ADC_ConfigChannel+0x1cc>
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2b12      	cmp	r3, #18
 8002ec6:	d105      	bne.n	8002ed4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a19      	ldr	r2, [pc, #100]	@ (8002f40 <HAL_ADC_ConfigChannel+0x238>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d123      	bne.n	8002f26 <HAL_ADC_ConfigChannel+0x21e>
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	2b10      	cmp	r3, #16
 8002ee4:	d003      	beq.n	8002eee <HAL_ADC_ConfigChannel+0x1e6>
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2b11      	cmp	r3, #17
 8002eec:	d11b      	bne.n	8002f26 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	2b10      	cmp	r3, #16
 8002f00:	d111      	bne.n	8002f26 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f02:	4b10      	ldr	r3, [pc, #64]	@ (8002f44 <HAL_ADC_ConfigChannel+0x23c>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a10      	ldr	r2, [pc, #64]	@ (8002f48 <HAL_ADC_ConfigChannel+0x240>)
 8002f08:	fba2 2303 	umull	r2, r3, r2, r3
 8002f0c:	0c9a      	lsrs	r2, r3, #18
 8002f0e:	4613      	mov	r3, r2
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	4413      	add	r3, r2
 8002f14:	005b      	lsls	r3, r3, #1
 8002f16:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002f18:	e002      	b.n	8002f20 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	3b01      	subs	r3, #1
 8002f1e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d1f9      	bne.n	8002f1a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002f2e:	2300      	movs	r3, #0
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3714      	adds	r7, #20
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr
 8002f3c:	40012300 	.word	0x40012300
 8002f40:	40012000 	.word	0x40012000
 8002f44:	20000010 	.word	0x20000010
 8002f48:	431bde83 	.word	0x431bde83

08002f4c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b085      	sub	sp, #20
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f54:	4b79      	ldr	r3, [pc, #484]	@ (800313c <ADC_Init+0x1f0>)
 8002f56:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	685a      	ldr	r2, [r3, #4]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	431a      	orrs	r2, r3
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	685a      	ldr	r2, [r3, #4]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	6859      	ldr	r1, [r3, #4]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	691b      	ldr	r3, [r3, #16]
 8002f8c:	021a      	lsls	r2, r3, #8
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	430a      	orrs	r2, r1
 8002f94:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	685a      	ldr	r2, [r3, #4]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002fa4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	6859      	ldr	r1, [r3, #4]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689a      	ldr	r2, [r3, #8]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	689a      	ldr	r2, [r3, #8]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fc6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	6899      	ldr	r1, [r3, #8]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	68da      	ldr	r2, [r3, #12]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fde:	4a58      	ldr	r2, [pc, #352]	@ (8003140 <ADC_Init+0x1f4>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d022      	beq.n	800302a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	689a      	ldr	r2, [r3, #8]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002ff2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6899      	ldr	r1, [r3, #8]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	430a      	orrs	r2, r1
 8003004:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003014:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	6899      	ldr	r1, [r3, #8]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	430a      	orrs	r2, r1
 8003026:	609a      	str	r2, [r3, #8]
 8003028:	e00f      	b.n	800304a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	689a      	ldr	r2, [r3, #8]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003038:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	689a      	ldr	r2, [r3, #8]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003048:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	689a      	ldr	r2, [r3, #8]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f022 0202 	bic.w	r2, r2, #2
 8003058:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6899      	ldr	r1, [r3, #8]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	7e1b      	ldrb	r3, [r3, #24]
 8003064:	005a      	lsls	r2, r3, #1
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	430a      	orrs	r2, r1
 800306c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d01b      	beq.n	80030b0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	685a      	ldr	r2, [r3, #4]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003086:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	685a      	ldr	r2, [r3, #4]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003096:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	6859      	ldr	r1, [r3, #4]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a2:	3b01      	subs	r3, #1
 80030a4:	035a      	lsls	r2, r3, #13
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	430a      	orrs	r2, r1
 80030ac:	605a      	str	r2, [r3, #4]
 80030ae:	e007      	b.n	80030c0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	685a      	ldr	r2, [r3, #4]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030be:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80030ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	69db      	ldr	r3, [r3, #28]
 80030da:	3b01      	subs	r3, #1
 80030dc:	051a      	lsls	r2, r3, #20
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	430a      	orrs	r2, r1
 80030e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	689a      	ldr	r2, [r3, #8]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80030f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	6899      	ldr	r1, [r3, #8]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003102:	025a      	lsls	r2, r3, #9
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	430a      	orrs	r2, r1
 800310a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	689a      	ldr	r2, [r3, #8]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800311a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6899      	ldr	r1, [r3, #8]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	695b      	ldr	r3, [r3, #20]
 8003126:	029a      	lsls	r2, r3, #10
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	430a      	orrs	r2, r1
 800312e:	609a      	str	r2, [r3, #8]
}
 8003130:	bf00      	nop
 8003132:	3714      	adds	r7, #20
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr
 800313c:	40012300 	.word	0x40012300
 8003140:	0f000001 	.word	0x0f000001

08003144 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003144:	b480      	push	{r7}
 8003146:	b085      	sub	sp, #20
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f003 0307 	and.w	r3, r3, #7
 8003152:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003154:	4b0c      	ldr	r3, [pc, #48]	@ (8003188 <__NVIC_SetPriorityGrouping+0x44>)
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800315a:	68ba      	ldr	r2, [r7, #8]
 800315c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003160:	4013      	ands	r3, r2
 8003162:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800316c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003170:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003174:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003176:	4a04      	ldr	r2, [pc, #16]	@ (8003188 <__NVIC_SetPriorityGrouping+0x44>)
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	60d3      	str	r3, [r2, #12]
}
 800317c:	bf00      	nop
 800317e:	3714      	adds	r7, #20
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr
 8003188:	e000ed00 	.word	0xe000ed00

0800318c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003190:	4b04      	ldr	r3, [pc, #16]	@ (80031a4 <__NVIC_GetPriorityGrouping+0x18>)
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	0a1b      	lsrs	r3, r3, #8
 8003196:	f003 0307 	and.w	r3, r3, #7
}
 800319a:	4618      	mov	r0, r3
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr
 80031a4:	e000ed00 	.word	0xe000ed00

080031a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	4603      	mov	r3, r0
 80031b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	db0b      	blt.n	80031d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031ba:	79fb      	ldrb	r3, [r7, #7]
 80031bc:	f003 021f 	and.w	r2, r3, #31
 80031c0:	4907      	ldr	r1, [pc, #28]	@ (80031e0 <__NVIC_EnableIRQ+0x38>)
 80031c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031c6:	095b      	lsrs	r3, r3, #5
 80031c8:	2001      	movs	r0, #1
 80031ca:	fa00 f202 	lsl.w	r2, r0, r2
 80031ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80031d2:	bf00      	nop
 80031d4:	370c      	adds	r7, #12
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	e000e100 	.word	0xe000e100

080031e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	4603      	mov	r3, r0
 80031ec:	6039      	str	r1, [r7, #0]
 80031ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	db0a      	blt.n	800320e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	b2da      	uxtb	r2, r3
 80031fc:	490c      	ldr	r1, [pc, #48]	@ (8003230 <__NVIC_SetPriority+0x4c>)
 80031fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003202:	0112      	lsls	r2, r2, #4
 8003204:	b2d2      	uxtb	r2, r2
 8003206:	440b      	add	r3, r1
 8003208:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800320c:	e00a      	b.n	8003224 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	b2da      	uxtb	r2, r3
 8003212:	4908      	ldr	r1, [pc, #32]	@ (8003234 <__NVIC_SetPriority+0x50>)
 8003214:	79fb      	ldrb	r3, [r7, #7]
 8003216:	f003 030f 	and.w	r3, r3, #15
 800321a:	3b04      	subs	r3, #4
 800321c:	0112      	lsls	r2, r2, #4
 800321e:	b2d2      	uxtb	r2, r2
 8003220:	440b      	add	r3, r1
 8003222:	761a      	strb	r2, [r3, #24]
}
 8003224:	bf00      	nop
 8003226:	370c      	adds	r7, #12
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr
 8003230:	e000e100 	.word	0xe000e100
 8003234:	e000ed00 	.word	0xe000ed00

08003238 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003238:	b480      	push	{r7}
 800323a:	b089      	sub	sp, #36	@ 0x24
 800323c:	af00      	add	r7, sp, #0
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	60b9      	str	r1, [r7, #8]
 8003242:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f003 0307 	and.w	r3, r3, #7
 800324a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	f1c3 0307 	rsb	r3, r3, #7
 8003252:	2b04      	cmp	r3, #4
 8003254:	bf28      	it	cs
 8003256:	2304      	movcs	r3, #4
 8003258:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	3304      	adds	r3, #4
 800325e:	2b06      	cmp	r3, #6
 8003260:	d902      	bls.n	8003268 <NVIC_EncodePriority+0x30>
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	3b03      	subs	r3, #3
 8003266:	e000      	b.n	800326a <NVIC_EncodePriority+0x32>
 8003268:	2300      	movs	r3, #0
 800326a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800326c:	f04f 32ff 	mov.w	r2, #4294967295
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	fa02 f303 	lsl.w	r3, r2, r3
 8003276:	43da      	mvns	r2, r3
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	401a      	ands	r2, r3
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003280:	f04f 31ff 	mov.w	r1, #4294967295
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	fa01 f303 	lsl.w	r3, r1, r3
 800328a:	43d9      	mvns	r1, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003290:	4313      	orrs	r3, r2
         );
}
 8003292:	4618      	mov	r0, r3
 8003294:	3724      	adds	r7, #36	@ 0x24
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr
	...

080032a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	3b01      	subs	r3, #1
 80032ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032b0:	d301      	bcc.n	80032b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032b2:	2301      	movs	r3, #1
 80032b4:	e00f      	b.n	80032d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032b6:	4a0a      	ldr	r2, [pc, #40]	@ (80032e0 <SysTick_Config+0x40>)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	3b01      	subs	r3, #1
 80032bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032be:	210f      	movs	r1, #15
 80032c0:	f04f 30ff 	mov.w	r0, #4294967295
 80032c4:	f7ff ff8e 	bl	80031e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032c8:	4b05      	ldr	r3, [pc, #20]	@ (80032e0 <SysTick_Config+0x40>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032ce:	4b04      	ldr	r3, [pc, #16]	@ (80032e0 <SysTick_Config+0x40>)
 80032d0:	2207      	movs	r2, #7
 80032d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3708      	adds	r7, #8
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	e000e010 	.word	0xe000e010

080032e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032ec:	6878      	ldr	r0, [r7, #4]
 80032ee:	f7ff ff29 	bl	8003144 <__NVIC_SetPriorityGrouping>
}
 80032f2:	bf00      	nop
 80032f4:	3708      	adds	r7, #8
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}

080032fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032fa:	b580      	push	{r7, lr}
 80032fc:	b086      	sub	sp, #24
 80032fe:	af00      	add	r7, sp, #0
 8003300:	4603      	mov	r3, r0
 8003302:	60b9      	str	r1, [r7, #8]
 8003304:	607a      	str	r2, [r7, #4]
 8003306:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003308:	2300      	movs	r3, #0
 800330a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800330c:	f7ff ff3e 	bl	800318c <__NVIC_GetPriorityGrouping>
 8003310:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003312:	687a      	ldr	r2, [r7, #4]
 8003314:	68b9      	ldr	r1, [r7, #8]
 8003316:	6978      	ldr	r0, [r7, #20]
 8003318:	f7ff ff8e 	bl	8003238 <NVIC_EncodePriority>
 800331c:	4602      	mov	r2, r0
 800331e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003322:	4611      	mov	r1, r2
 8003324:	4618      	mov	r0, r3
 8003326:	f7ff ff5d 	bl	80031e4 <__NVIC_SetPriority>
}
 800332a:	bf00      	nop
 800332c:	3718      	adds	r7, #24
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}

08003332 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003332:	b580      	push	{r7, lr}
 8003334:	b082      	sub	sp, #8
 8003336:	af00      	add	r7, sp, #0
 8003338:	4603      	mov	r3, r0
 800333a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800333c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003340:	4618      	mov	r0, r3
 8003342:	f7ff ff31 	bl	80031a8 <__NVIC_EnableIRQ>
}
 8003346:	bf00      	nop
 8003348:	3708      	adds	r7, #8
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}

0800334e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800334e:	b580      	push	{r7, lr}
 8003350:	b082      	sub	sp, #8
 8003352:	af00      	add	r7, sp, #0
 8003354:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f7ff ffa2 	bl	80032a0 <SysTick_Config>
 800335c:	4603      	mov	r3, r0
}
 800335e:	4618      	mov	r0, r3
 8003360:	3708      	adds	r7, #8
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
	...

08003368 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b086      	sub	sp, #24
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003370:	2300      	movs	r3, #0
 8003372:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003374:	f7ff fab6 	bl	80028e4 <HAL_GetTick>
 8003378:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d101      	bne.n	8003384 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e099      	b.n	80034b8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2202      	movs	r2, #2
 8003388:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f022 0201 	bic.w	r2, r2, #1
 80033a2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033a4:	e00f      	b.n	80033c6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033a6:	f7ff fa9d 	bl	80028e4 <HAL_GetTick>
 80033aa:	4602      	mov	r2, r0
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	2b05      	cmp	r3, #5
 80033b2:	d908      	bls.n	80033c6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2220      	movs	r2, #32
 80033b8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2203      	movs	r2, #3
 80033be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e078      	b.n	80034b8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0301 	and.w	r3, r3, #1
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d1e8      	bne.n	80033a6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80033dc:	697a      	ldr	r2, [r7, #20]
 80033de:	4b38      	ldr	r3, [pc, #224]	@ (80034c0 <HAL_DMA_Init+0x158>)
 80033e0:	4013      	ands	r3, r2
 80033e2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685a      	ldr	r2, [r3, #4]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	699b      	ldr	r3, [r3, #24]
 8003404:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800340a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6a1b      	ldr	r3, [r3, #32]
 8003410:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003412:	697a      	ldr	r2, [r7, #20]
 8003414:	4313      	orrs	r3, r2
 8003416:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341c:	2b04      	cmp	r3, #4
 800341e:	d107      	bne.n	8003430 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003428:	4313      	orrs	r3, r2
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	4313      	orrs	r3, r2
 800342e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	697a      	ldr	r2, [r7, #20]
 8003436:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	695b      	ldr	r3, [r3, #20]
 800343e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	f023 0307 	bic.w	r3, r3, #7
 8003446:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344c:	697a      	ldr	r2, [r7, #20]
 800344e:	4313      	orrs	r3, r2
 8003450:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003456:	2b04      	cmp	r3, #4
 8003458:	d117      	bne.n	800348a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800345e:	697a      	ldr	r2, [r7, #20]
 8003460:	4313      	orrs	r3, r2
 8003462:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003468:	2b00      	cmp	r3, #0
 800346a:	d00e      	beq.n	800348a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800346c:	6878      	ldr	r0, [r7, #4]
 800346e:	f000 f9e9 	bl	8003844 <DMA_CheckFifoParam>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d008      	beq.n	800348a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2240      	movs	r2, #64	@ 0x40
 800347c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2201      	movs	r2, #1
 8003482:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003486:	2301      	movs	r3, #1
 8003488:	e016      	b.n	80034b8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	697a      	ldr	r2, [r7, #20]
 8003490:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f000 f9a0 	bl	80037d8 <DMA_CalcBaseAndBitshift>
 8003498:	4603      	mov	r3, r0
 800349a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034a0:	223f      	movs	r2, #63	@ 0x3f
 80034a2:	409a      	lsls	r2, r3
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2200      	movs	r2, #0
 80034ac:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2201      	movs	r2, #1
 80034b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80034b6:	2300      	movs	r3, #0
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3718      	adds	r7, #24
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	f010803f 	.word	0xf010803f

080034c4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b086      	sub	sp, #24
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80034cc:	2300      	movs	r3, #0
 80034ce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80034d0:	4b8e      	ldr	r3, [pc, #568]	@ (800370c <HAL_DMA_IRQHandler+0x248>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a8e      	ldr	r2, [pc, #568]	@ (8003710 <HAL_DMA_IRQHandler+0x24c>)
 80034d6:	fba2 2303 	umull	r2, r3, r2, r3
 80034da:	0a9b      	lsrs	r3, r3, #10
 80034dc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034e2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ee:	2208      	movs	r2, #8
 80034f0:	409a      	lsls	r2, r3
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	4013      	ands	r3, r2
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d01a      	beq.n	8003530 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0304 	and.w	r3, r3, #4
 8003504:	2b00      	cmp	r3, #0
 8003506:	d013      	beq.n	8003530 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 0204 	bic.w	r2, r2, #4
 8003516:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800351c:	2208      	movs	r2, #8
 800351e:	409a      	lsls	r2, r3
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003528:	f043 0201 	orr.w	r2, r3, #1
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003534:	2201      	movs	r2, #1
 8003536:	409a      	lsls	r2, r3
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	4013      	ands	r3, r2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d012      	beq.n	8003566 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	695b      	ldr	r3, [r3, #20]
 8003546:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800354a:	2b00      	cmp	r3, #0
 800354c:	d00b      	beq.n	8003566 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003552:	2201      	movs	r2, #1
 8003554:	409a      	lsls	r2, r3
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800355e:	f043 0202 	orr.w	r2, r3, #2
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800356a:	2204      	movs	r2, #4
 800356c:	409a      	lsls	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	4013      	ands	r3, r2
 8003572:	2b00      	cmp	r3, #0
 8003574:	d012      	beq.n	800359c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0302 	and.w	r3, r3, #2
 8003580:	2b00      	cmp	r3, #0
 8003582:	d00b      	beq.n	800359c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003588:	2204      	movs	r2, #4
 800358a:	409a      	lsls	r2, r3
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003594:	f043 0204 	orr.w	r2, r3, #4
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a0:	2210      	movs	r2, #16
 80035a2:	409a      	lsls	r2, r3
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	4013      	ands	r3, r2
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d043      	beq.n	8003634 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0308 	and.w	r3, r3, #8
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d03c      	beq.n	8003634 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035be:	2210      	movs	r2, #16
 80035c0:	409a      	lsls	r2, r3
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d018      	beq.n	8003606 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d108      	bne.n	80035f4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d024      	beq.n	8003634 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	4798      	blx	r3
 80035f2:	e01f      	b.n	8003634 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d01b      	beq.n	8003634 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	4798      	blx	r3
 8003604:	e016      	b.n	8003634 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003610:	2b00      	cmp	r3, #0
 8003612:	d107      	bne.n	8003624 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f022 0208 	bic.w	r2, r2, #8
 8003622:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003628:	2b00      	cmp	r3, #0
 800362a:	d003      	beq.n	8003634 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003638:	2220      	movs	r2, #32
 800363a:	409a      	lsls	r2, r3
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	4013      	ands	r3, r2
 8003640:	2b00      	cmp	r3, #0
 8003642:	f000 808f 	beq.w	8003764 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0310 	and.w	r3, r3, #16
 8003650:	2b00      	cmp	r3, #0
 8003652:	f000 8087 	beq.w	8003764 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800365a:	2220      	movs	r2, #32
 800365c:	409a      	lsls	r2, r3
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b05      	cmp	r3, #5
 800366c:	d136      	bne.n	80036dc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f022 0216 	bic.w	r2, r2, #22
 800367c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	695a      	ldr	r2, [r3, #20]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800368c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003692:	2b00      	cmp	r3, #0
 8003694:	d103      	bne.n	800369e <HAL_DMA_IRQHandler+0x1da>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800369a:	2b00      	cmp	r3, #0
 800369c:	d007      	beq.n	80036ae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f022 0208 	bic.w	r2, r2, #8
 80036ac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036b2:	223f      	movs	r2, #63	@ 0x3f
 80036b4:	409a      	lsls	r2, r3
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2201      	movs	r2, #1
 80036be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d07e      	beq.n	80037d0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	4798      	blx	r3
        }
        return;
 80036da:	e079      	b.n	80037d0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d01d      	beq.n	8003726 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d10d      	bne.n	8003714 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d031      	beq.n	8003764 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	4798      	blx	r3
 8003708:	e02c      	b.n	8003764 <HAL_DMA_IRQHandler+0x2a0>
 800370a:	bf00      	nop
 800370c:	20000010 	.word	0x20000010
 8003710:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003718:	2b00      	cmp	r3, #0
 800371a:	d023      	beq.n	8003764 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	4798      	blx	r3
 8003724:	e01e      	b.n	8003764 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003730:	2b00      	cmp	r3, #0
 8003732:	d10f      	bne.n	8003754 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f022 0210 	bic.w	r2, r2, #16
 8003742:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003758:	2b00      	cmp	r3, #0
 800375a:	d003      	beq.n	8003764 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003768:	2b00      	cmp	r3, #0
 800376a:	d032      	beq.n	80037d2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003770:	f003 0301 	and.w	r3, r3, #1
 8003774:	2b00      	cmp	r3, #0
 8003776:	d022      	beq.n	80037be <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2205      	movs	r2, #5
 800377c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f022 0201 	bic.w	r2, r2, #1
 800378e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	3301      	adds	r3, #1
 8003794:	60bb      	str	r3, [r7, #8]
 8003796:	697a      	ldr	r2, [r7, #20]
 8003798:	429a      	cmp	r2, r3
 800379a:	d307      	bcc.n	80037ac <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1f2      	bne.n	8003790 <HAL_DMA_IRQHandler+0x2cc>
 80037aa:	e000      	b.n	80037ae <HAL_DMA_IRQHandler+0x2ea>
          break;
 80037ac:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2201      	movs	r2, #1
 80037b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2200      	movs	r2, #0
 80037ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d005      	beq.n	80037d2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	4798      	blx	r3
 80037ce:	e000      	b.n	80037d2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80037d0:	bf00      	nop
    }
  }
}
 80037d2:	3718      	adds	r7, #24
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80037d8:	b480      	push	{r7}
 80037da:	b085      	sub	sp, #20
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	3b10      	subs	r3, #16
 80037e8:	4a14      	ldr	r2, [pc, #80]	@ (800383c <DMA_CalcBaseAndBitshift+0x64>)
 80037ea:	fba2 2303 	umull	r2, r3, r2, r3
 80037ee:	091b      	lsrs	r3, r3, #4
 80037f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80037f2:	4a13      	ldr	r2, [pc, #76]	@ (8003840 <DMA_CalcBaseAndBitshift+0x68>)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	4413      	add	r3, r2
 80037f8:	781b      	ldrb	r3, [r3, #0]
 80037fa:	461a      	mov	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2b03      	cmp	r3, #3
 8003804:	d909      	bls.n	800381a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800380e:	f023 0303 	bic.w	r3, r3, #3
 8003812:	1d1a      	adds	r2, r3, #4
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	659a      	str	r2, [r3, #88]	@ 0x58
 8003818:	e007      	b.n	800382a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003822:	f023 0303 	bic.w	r3, r3, #3
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800382e:	4618      	mov	r0, r3
 8003830:	3714      	adds	r7, #20
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	aaaaaaab 	.word	0xaaaaaaab
 8003840:	0800885c 	.word	0x0800885c

08003844 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003844:	b480      	push	{r7}
 8003846:	b085      	sub	sp, #20
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800384c:	2300      	movs	r3, #0
 800384e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003854:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	699b      	ldr	r3, [r3, #24]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d11f      	bne.n	800389e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	2b03      	cmp	r3, #3
 8003862:	d856      	bhi.n	8003912 <DMA_CheckFifoParam+0xce>
 8003864:	a201      	add	r2, pc, #4	@ (adr r2, 800386c <DMA_CheckFifoParam+0x28>)
 8003866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800386a:	bf00      	nop
 800386c:	0800387d 	.word	0x0800387d
 8003870:	0800388f 	.word	0x0800388f
 8003874:	0800387d 	.word	0x0800387d
 8003878:	08003913 	.word	0x08003913
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003880:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d046      	beq.n	8003916 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800388c:	e043      	b.n	8003916 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003892:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003896:	d140      	bne.n	800391a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800389c:	e03d      	b.n	800391a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038a6:	d121      	bne.n	80038ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	2b03      	cmp	r3, #3
 80038ac:	d837      	bhi.n	800391e <DMA_CheckFifoParam+0xda>
 80038ae:	a201      	add	r2, pc, #4	@ (adr r2, 80038b4 <DMA_CheckFifoParam+0x70>)
 80038b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038b4:	080038c5 	.word	0x080038c5
 80038b8:	080038cb 	.word	0x080038cb
 80038bc:	080038c5 	.word	0x080038c5
 80038c0:	080038dd 	.word	0x080038dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	73fb      	strb	r3, [r7, #15]
      break;
 80038c8:	e030      	b.n	800392c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d025      	beq.n	8003922 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038da:	e022      	b.n	8003922 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038e0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80038e4:	d11f      	bne.n	8003926 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80038ea:	e01c      	b.n	8003926 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d903      	bls.n	80038fa <DMA_CheckFifoParam+0xb6>
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	2b03      	cmp	r3, #3
 80038f6:	d003      	beq.n	8003900 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80038f8:	e018      	b.n	800392c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	73fb      	strb	r3, [r7, #15]
      break;
 80038fe:	e015      	b.n	800392c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003904:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d00e      	beq.n	800392a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	73fb      	strb	r3, [r7, #15]
      break;
 8003910:	e00b      	b.n	800392a <DMA_CheckFifoParam+0xe6>
      break;
 8003912:	bf00      	nop
 8003914:	e00a      	b.n	800392c <DMA_CheckFifoParam+0xe8>
      break;
 8003916:	bf00      	nop
 8003918:	e008      	b.n	800392c <DMA_CheckFifoParam+0xe8>
      break;
 800391a:	bf00      	nop
 800391c:	e006      	b.n	800392c <DMA_CheckFifoParam+0xe8>
      break;
 800391e:	bf00      	nop
 8003920:	e004      	b.n	800392c <DMA_CheckFifoParam+0xe8>
      break;
 8003922:	bf00      	nop
 8003924:	e002      	b.n	800392c <DMA_CheckFifoParam+0xe8>
      break;   
 8003926:	bf00      	nop
 8003928:	e000      	b.n	800392c <DMA_CheckFifoParam+0xe8>
      break;
 800392a:	bf00      	nop
    }
  } 
  
  return status; 
 800392c:	7bfb      	ldrb	r3, [r7, #15]
}
 800392e:	4618      	mov	r0, r3
 8003930:	3714      	adds	r7, #20
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr
 800393a:	bf00      	nop

0800393c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800393c:	b480      	push	{r7}
 800393e:	b089      	sub	sp, #36	@ 0x24
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003946:	2300      	movs	r3, #0
 8003948:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800394a:	2300      	movs	r3, #0
 800394c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800394e:	2300      	movs	r3, #0
 8003950:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003952:	2300      	movs	r3, #0
 8003954:	61fb      	str	r3, [r7, #28]
 8003956:	e16b      	b.n	8003c30 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003958:	2201      	movs	r2, #1
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	fa02 f303 	lsl.w	r3, r2, r3
 8003960:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	4013      	ands	r3, r2
 800396a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800396c:	693a      	ldr	r2, [r7, #16]
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	429a      	cmp	r2, r3
 8003972:	f040 815a 	bne.w	8003c2a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f003 0303 	and.w	r3, r3, #3
 800397e:	2b01      	cmp	r3, #1
 8003980:	d005      	beq.n	800398e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800398a:	2b02      	cmp	r3, #2
 800398c:	d130      	bne.n	80039f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	005b      	lsls	r3, r3, #1
 8003998:	2203      	movs	r2, #3
 800399a:	fa02 f303 	lsl.w	r3, r2, r3
 800399e:	43db      	mvns	r3, r3
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	4013      	ands	r3, r2
 80039a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	68da      	ldr	r2, [r3, #12]
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	005b      	lsls	r3, r3, #1
 80039ae:	fa02 f303 	lsl.w	r3, r2, r3
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	69ba      	ldr	r2, [r7, #24]
 80039bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039c4:	2201      	movs	r2, #1
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	43db      	mvns	r3, r3
 80039ce:	69ba      	ldr	r2, [r7, #24]
 80039d0:	4013      	ands	r3, r2
 80039d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	091b      	lsrs	r3, r3, #4
 80039da:	f003 0201 	and.w	r2, r3, #1
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	fa02 f303 	lsl.w	r3, r2, r3
 80039e4:	69ba      	ldr	r2, [r7, #24]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	69ba      	ldr	r2, [r7, #24]
 80039ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f003 0303 	and.w	r3, r3, #3
 80039f8:	2b03      	cmp	r3, #3
 80039fa:	d017      	beq.n	8003a2c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	005b      	lsls	r3, r3, #1
 8003a06:	2203      	movs	r2, #3
 8003a08:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0c:	43db      	mvns	r3, r3
 8003a0e:	69ba      	ldr	r2, [r7, #24]
 8003a10:	4013      	ands	r3, r2
 8003a12:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	689a      	ldr	r2, [r3, #8]
 8003a18:	69fb      	ldr	r3, [r7, #28]
 8003a1a:	005b      	lsls	r3, r3, #1
 8003a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	69ba      	ldr	r2, [r7, #24]
 8003a2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f003 0303 	and.w	r3, r3, #3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d123      	bne.n	8003a80 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	08da      	lsrs	r2, r3, #3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	3208      	adds	r2, #8
 8003a40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a46:	69fb      	ldr	r3, [r7, #28]
 8003a48:	f003 0307 	and.w	r3, r3, #7
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	220f      	movs	r2, #15
 8003a50:	fa02 f303 	lsl.w	r3, r2, r3
 8003a54:	43db      	mvns	r3, r3
 8003a56:	69ba      	ldr	r2, [r7, #24]
 8003a58:	4013      	ands	r3, r2
 8003a5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	691a      	ldr	r2, [r3, #16]
 8003a60:	69fb      	ldr	r3, [r7, #28]
 8003a62:	f003 0307 	and.w	r3, r3, #7
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6c:	69ba      	ldr	r2, [r7, #24]
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	08da      	lsrs	r2, r3, #3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	3208      	adds	r2, #8
 8003a7a:	69b9      	ldr	r1, [r7, #24]
 8003a7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	2203      	movs	r2, #3
 8003a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a90:	43db      	mvns	r3, r3
 8003a92:	69ba      	ldr	r2, [r7, #24]
 8003a94:	4013      	ands	r3, r2
 8003a96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f003 0203 	and.w	r2, r3, #3
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	005b      	lsls	r3, r3, #1
 8003aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa8:	69ba      	ldr	r2, [r7, #24]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	69ba      	ldr	r2, [r7, #24]
 8003ab2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	f000 80b4 	beq.w	8003c2a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	60fb      	str	r3, [r7, #12]
 8003ac6:	4b60      	ldr	r3, [pc, #384]	@ (8003c48 <HAL_GPIO_Init+0x30c>)
 8003ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aca:	4a5f      	ldr	r2, [pc, #380]	@ (8003c48 <HAL_GPIO_Init+0x30c>)
 8003acc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ad0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ad2:	4b5d      	ldr	r3, [pc, #372]	@ (8003c48 <HAL_GPIO_Init+0x30c>)
 8003ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ad6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ada:	60fb      	str	r3, [r7, #12]
 8003adc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ade:	4a5b      	ldr	r2, [pc, #364]	@ (8003c4c <HAL_GPIO_Init+0x310>)
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	089b      	lsrs	r3, r3, #2
 8003ae4:	3302      	adds	r3, #2
 8003ae6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003aec:	69fb      	ldr	r3, [r7, #28]
 8003aee:	f003 0303 	and.w	r3, r3, #3
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	220f      	movs	r2, #15
 8003af6:	fa02 f303 	lsl.w	r3, r2, r3
 8003afa:	43db      	mvns	r3, r3
 8003afc:	69ba      	ldr	r2, [r7, #24]
 8003afe:	4013      	ands	r3, r2
 8003b00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a52      	ldr	r2, [pc, #328]	@ (8003c50 <HAL_GPIO_Init+0x314>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d02b      	beq.n	8003b62 <HAL_GPIO_Init+0x226>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a51      	ldr	r2, [pc, #324]	@ (8003c54 <HAL_GPIO_Init+0x318>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d025      	beq.n	8003b5e <HAL_GPIO_Init+0x222>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a50      	ldr	r2, [pc, #320]	@ (8003c58 <HAL_GPIO_Init+0x31c>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d01f      	beq.n	8003b5a <HAL_GPIO_Init+0x21e>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4a4f      	ldr	r2, [pc, #316]	@ (8003c5c <HAL_GPIO_Init+0x320>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d019      	beq.n	8003b56 <HAL_GPIO_Init+0x21a>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	4a4e      	ldr	r2, [pc, #312]	@ (8003c60 <HAL_GPIO_Init+0x324>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d013      	beq.n	8003b52 <HAL_GPIO_Init+0x216>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a4d      	ldr	r2, [pc, #308]	@ (8003c64 <HAL_GPIO_Init+0x328>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d00d      	beq.n	8003b4e <HAL_GPIO_Init+0x212>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a4c      	ldr	r2, [pc, #304]	@ (8003c68 <HAL_GPIO_Init+0x32c>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d007      	beq.n	8003b4a <HAL_GPIO_Init+0x20e>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a4b      	ldr	r2, [pc, #300]	@ (8003c6c <HAL_GPIO_Init+0x330>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d101      	bne.n	8003b46 <HAL_GPIO_Init+0x20a>
 8003b42:	2307      	movs	r3, #7
 8003b44:	e00e      	b.n	8003b64 <HAL_GPIO_Init+0x228>
 8003b46:	2308      	movs	r3, #8
 8003b48:	e00c      	b.n	8003b64 <HAL_GPIO_Init+0x228>
 8003b4a:	2306      	movs	r3, #6
 8003b4c:	e00a      	b.n	8003b64 <HAL_GPIO_Init+0x228>
 8003b4e:	2305      	movs	r3, #5
 8003b50:	e008      	b.n	8003b64 <HAL_GPIO_Init+0x228>
 8003b52:	2304      	movs	r3, #4
 8003b54:	e006      	b.n	8003b64 <HAL_GPIO_Init+0x228>
 8003b56:	2303      	movs	r3, #3
 8003b58:	e004      	b.n	8003b64 <HAL_GPIO_Init+0x228>
 8003b5a:	2302      	movs	r3, #2
 8003b5c:	e002      	b.n	8003b64 <HAL_GPIO_Init+0x228>
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e000      	b.n	8003b64 <HAL_GPIO_Init+0x228>
 8003b62:	2300      	movs	r3, #0
 8003b64:	69fa      	ldr	r2, [r7, #28]
 8003b66:	f002 0203 	and.w	r2, r2, #3
 8003b6a:	0092      	lsls	r2, r2, #2
 8003b6c:	4093      	lsls	r3, r2
 8003b6e:	69ba      	ldr	r2, [r7, #24]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b74:	4935      	ldr	r1, [pc, #212]	@ (8003c4c <HAL_GPIO_Init+0x310>)
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	089b      	lsrs	r3, r3, #2
 8003b7a:	3302      	adds	r3, #2
 8003b7c:	69ba      	ldr	r2, [r7, #24]
 8003b7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b82:	4b3b      	ldr	r3, [pc, #236]	@ (8003c70 <HAL_GPIO_Init+0x334>)
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	43db      	mvns	r3, r3
 8003b8c:	69ba      	ldr	r2, [r7, #24]
 8003b8e:	4013      	ands	r3, r2
 8003b90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d003      	beq.n	8003ba6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003b9e:	69ba      	ldr	r2, [r7, #24]
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ba6:	4a32      	ldr	r2, [pc, #200]	@ (8003c70 <HAL_GPIO_Init+0x334>)
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003bac:	4b30      	ldr	r3, [pc, #192]	@ (8003c70 <HAL_GPIO_Init+0x334>)
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	43db      	mvns	r3, r3
 8003bb6:	69ba      	ldr	r2, [r7, #24]
 8003bb8:	4013      	ands	r3, r2
 8003bba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d003      	beq.n	8003bd0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003bc8:	69ba      	ldr	r2, [r7, #24]
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003bd0:	4a27      	ldr	r2, [pc, #156]	@ (8003c70 <HAL_GPIO_Init+0x334>)
 8003bd2:	69bb      	ldr	r3, [r7, #24]
 8003bd4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003bd6:	4b26      	ldr	r3, [pc, #152]	@ (8003c70 <HAL_GPIO_Init+0x334>)
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	43db      	mvns	r3, r3
 8003be0:	69ba      	ldr	r2, [r7, #24]
 8003be2:	4013      	ands	r3, r2
 8003be4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d003      	beq.n	8003bfa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003bf2:	69ba      	ldr	r2, [r7, #24]
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003bfa:	4a1d      	ldr	r2, [pc, #116]	@ (8003c70 <HAL_GPIO_Init+0x334>)
 8003bfc:	69bb      	ldr	r3, [r7, #24]
 8003bfe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c00:	4b1b      	ldr	r3, [pc, #108]	@ (8003c70 <HAL_GPIO_Init+0x334>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	43db      	mvns	r3, r3
 8003c0a:	69ba      	ldr	r2, [r7, #24]
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d003      	beq.n	8003c24 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003c1c:	69ba      	ldr	r2, [r7, #24]
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c24:	4a12      	ldr	r2, [pc, #72]	@ (8003c70 <HAL_GPIO_Init+0x334>)
 8003c26:	69bb      	ldr	r3, [r7, #24]
 8003c28:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	3301      	adds	r3, #1
 8003c2e:	61fb      	str	r3, [r7, #28]
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	2b0f      	cmp	r3, #15
 8003c34:	f67f ae90 	bls.w	8003958 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c38:	bf00      	nop
 8003c3a:	bf00      	nop
 8003c3c:	3724      	adds	r7, #36	@ 0x24
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
 8003c46:	bf00      	nop
 8003c48:	40023800 	.word	0x40023800
 8003c4c:	40013800 	.word	0x40013800
 8003c50:	40020000 	.word	0x40020000
 8003c54:	40020400 	.word	0x40020400
 8003c58:	40020800 	.word	0x40020800
 8003c5c:	40020c00 	.word	0x40020c00
 8003c60:	40021000 	.word	0x40021000
 8003c64:	40021400 	.word	0x40021400
 8003c68:	40021800 	.word	0x40021800
 8003c6c:	40021c00 	.word	0x40021c00
 8003c70:	40013c00 	.word	0x40013c00

08003c74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	807b      	strh	r3, [r7, #2]
 8003c80:	4613      	mov	r3, r2
 8003c82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c84:	787b      	ldrb	r3, [r7, #1]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d003      	beq.n	8003c92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c8a:	887a      	ldrh	r2, [r7, #2]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c90:	e003      	b.n	8003c9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c92:	887b      	ldrh	r3, [r7, #2]
 8003c94:	041a      	lsls	r2, r3, #16
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	619a      	str	r2, [r3, #24]
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
	...

08003ca8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b082      	sub	sp, #8
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	4603      	mov	r3, r0
 8003cb0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003cb2:	4b08      	ldr	r3, [pc, #32]	@ (8003cd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cb4:	695a      	ldr	r2, [r3, #20]
 8003cb6:	88fb      	ldrh	r3, [r7, #6]
 8003cb8:	4013      	ands	r3, r2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d006      	beq.n	8003ccc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003cbe:	4a05      	ldr	r2, [pc, #20]	@ (8003cd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cc0:	88fb      	ldrh	r3, [r7, #6]
 8003cc2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003cc4:	88fb      	ldrh	r3, [r7, #6]
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7fe fa6c 	bl	80021a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ccc:	bf00      	nop
 8003cce:	3708      	adds	r7, #8
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	40013c00 	.word	0x40013c00

08003cd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d101      	bne.n	8003cea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e12b      	b.n	8003f42 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d106      	bne.n	8003d04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f7fe fb20 	bl	8002344 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2224      	movs	r2, #36	@ 0x24
 8003d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f022 0201 	bic.w	r2, r2, #1
 8003d1a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003d3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003d3c:	f001 f89a 	bl	8004e74 <HAL_RCC_GetPCLK1Freq>
 8003d40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	4a81      	ldr	r2, [pc, #516]	@ (8003f4c <HAL_I2C_Init+0x274>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d807      	bhi.n	8003d5c <HAL_I2C_Init+0x84>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	4a80      	ldr	r2, [pc, #512]	@ (8003f50 <HAL_I2C_Init+0x278>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	bf94      	ite	ls
 8003d54:	2301      	movls	r3, #1
 8003d56:	2300      	movhi	r3, #0
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	e006      	b.n	8003d6a <HAL_I2C_Init+0x92>
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	4a7d      	ldr	r2, [pc, #500]	@ (8003f54 <HAL_I2C_Init+0x27c>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	bf94      	ite	ls
 8003d64:	2301      	movls	r3, #1
 8003d66:	2300      	movhi	r3, #0
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d001      	beq.n	8003d72 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e0e7      	b.n	8003f42 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	4a78      	ldr	r2, [pc, #480]	@ (8003f58 <HAL_I2C_Init+0x280>)
 8003d76:	fba2 2303 	umull	r2, r3, r2, r3
 8003d7a:	0c9b      	lsrs	r3, r3, #18
 8003d7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68ba      	ldr	r2, [r7, #8]
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	6a1b      	ldr	r3, [r3, #32]
 8003d98:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	4a6a      	ldr	r2, [pc, #424]	@ (8003f4c <HAL_I2C_Init+0x274>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d802      	bhi.n	8003dac <HAL_I2C_Init+0xd4>
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	3301      	adds	r3, #1
 8003daa:	e009      	b.n	8003dc0 <HAL_I2C_Init+0xe8>
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003db2:	fb02 f303 	mul.w	r3, r2, r3
 8003db6:	4a69      	ldr	r2, [pc, #420]	@ (8003f5c <HAL_I2C_Init+0x284>)
 8003db8:	fba2 2303 	umull	r2, r3, r2, r3
 8003dbc:	099b      	lsrs	r3, r3, #6
 8003dbe:	3301      	adds	r3, #1
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	6812      	ldr	r2, [r2, #0]
 8003dc4:	430b      	orrs	r3, r1
 8003dc6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	69db      	ldr	r3, [r3, #28]
 8003dce:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003dd2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	495c      	ldr	r1, [pc, #368]	@ (8003f4c <HAL_I2C_Init+0x274>)
 8003ddc:	428b      	cmp	r3, r1
 8003dde:	d819      	bhi.n	8003e14 <HAL_I2C_Init+0x13c>
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	1e59      	subs	r1, r3, #1
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	fbb1 f3f3 	udiv	r3, r1, r3
 8003dee:	1c59      	adds	r1, r3, #1
 8003df0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003df4:	400b      	ands	r3, r1
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00a      	beq.n	8003e10 <HAL_I2C_Init+0x138>
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	1e59      	subs	r1, r3, #1
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	005b      	lsls	r3, r3, #1
 8003e04:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e08:	3301      	adds	r3, #1
 8003e0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e0e:	e051      	b.n	8003eb4 <HAL_I2C_Init+0x1dc>
 8003e10:	2304      	movs	r3, #4
 8003e12:	e04f      	b.n	8003eb4 <HAL_I2C_Init+0x1dc>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d111      	bne.n	8003e40 <HAL_I2C_Init+0x168>
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	1e58      	subs	r0, r3, #1
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6859      	ldr	r1, [r3, #4]
 8003e24:	460b      	mov	r3, r1
 8003e26:	005b      	lsls	r3, r3, #1
 8003e28:	440b      	add	r3, r1
 8003e2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e2e:	3301      	adds	r3, #1
 8003e30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	bf0c      	ite	eq
 8003e38:	2301      	moveq	r3, #1
 8003e3a:	2300      	movne	r3, #0
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	e012      	b.n	8003e66 <HAL_I2C_Init+0x18e>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	1e58      	subs	r0, r3, #1
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6859      	ldr	r1, [r3, #4]
 8003e48:	460b      	mov	r3, r1
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	440b      	add	r3, r1
 8003e4e:	0099      	lsls	r1, r3, #2
 8003e50:	440b      	add	r3, r1
 8003e52:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e56:	3301      	adds	r3, #1
 8003e58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	bf0c      	ite	eq
 8003e60:	2301      	moveq	r3, #1
 8003e62:	2300      	movne	r3, #0
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d001      	beq.n	8003e6e <HAL_I2C_Init+0x196>
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e022      	b.n	8003eb4 <HAL_I2C_Init+0x1dc>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d10e      	bne.n	8003e94 <HAL_I2C_Init+0x1bc>
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	1e58      	subs	r0, r3, #1
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6859      	ldr	r1, [r3, #4]
 8003e7e:	460b      	mov	r3, r1
 8003e80:	005b      	lsls	r3, r3, #1
 8003e82:	440b      	add	r3, r1
 8003e84:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e88:	3301      	adds	r3, #1
 8003e8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e92:	e00f      	b.n	8003eb4 <HAL_I2C_Init+0x1dc>
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	1e58      	subs	r0, r3, #1
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6859      	ldr	r1, [r3, #4]
 8003e9c:	460b      	mov	r3, r1
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	440b      	add	r3, r1
 8003ea2:	0099      	lsls	r1, r3, #2
 8003ea4:	440b      	add	r3, r1
 8003ea6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003eaa:	3301      	adds	r3, #1
 8003eac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eb0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003eb4:	6879      	ldr	r1, [r7, #4]
 8003eb6:	6809      	ldr	r1, [r1, #0]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	69da      	ldr	r2, [r3, #28]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6a1b      	ldr	r3, [r3, #32]
 8003ece:	431a      	orrs	r2, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	430a      	orrs	r2, r1
 8003ed6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003ee2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	6911      	ldr	r1, [r2, #16]
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	68d2      	ldr	r2, [r2, #12]
 8003eee:	4311      	orrs	r1, r2
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	6812      	ldr	r2, [r2, #0]
 8003ef4:	430b      	orrs	r3, r1
 8003ef6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	695a      	ldr	r2, [r3, #20]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	699b      	ldr	r3, [r3, #24]
 8003f0a:	431a      	orrs	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	430a      	orrs	r2, r1
 8003f12:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f042 0201 	orr.w	r2, r2, #1
 8003f22:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2220      	movs	r2, #32
 8003f2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3710      	adds	r7, #16
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	000186a0 	.word	0x000186a0
 8003f50:	001e847f 	.word	0x001e847f
 8003f54:	003d08ff 	.word	0x003d08ff
 8003f58:	431bde83 	.word	0x431bde83
 8003f5c:	10624dd3 	.word	0x10624dd3

08003f60 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b088      	sub	sp, #32
 8003f64:	af02      	add	r7, sp, #8
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	607a      	str	r2, [r7, #4]
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	460b      	mov	r3, r1
 8003f6e:	817b      	strh	r3, [r7, #10]
 8003f70:	4613      	mov	r3, r2
 8003f72:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f74:	f7fe fcb6 	bl	80028e4 <HAL_GetTick>
 8003f78:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	2b20      	cmp	r3, #32
 8003f84:	f040 80e0 	bne.w	8004148 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	9300      	str	r3, [sp, #0]
 8003f8c:	2319      	movs	r3, #25
 8003f8e:	2201      	movs	r2, #1
 8003f90:	4970      	ldr	r1, [pc, #448]	@ (8004154 <HAL_I2C_Master_Transmit+0x1f4>)
 8003f92:	68f8      	ldr	r0, [r7, #12]
 8003f94:	f000 f964 	bl	8004260 <I2C_WaitOnFlagUntilTimeout>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d001      	beq.n	8003fa2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003f9e:	2302      	movs	r3, #2
 8003fa0:	e0d3      	b.n	800414a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d101      	bne.n	8003fb0 <HAL_I2C_Master_Transmit+0x50>
 8003fac:	2302      	movs	r3, #2
 8003fae:	e0cc      	b.n	800414a <HAL_I2C_Master_Transmit+0x1ea>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0301 	and.w	r3, r3, #1
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d007      	beq.n	8003fd6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f042 0201 	orr.w	r2, r2, #1
 8003fd4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003fe4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2221      	movs	r2, #33	@ 0x21
 8003fea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2210      	movs	r2, #16
 8003ff2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	893a      	ldrh	r2, [r7, #8]
 8004006:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800400c:	b29a      	uxth	r2, r3
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	4a50      	ldr	r2, [pc, #320]	@ (8004158 <HAL_I2C_Master_Transmit+0x1f8>)
 8004016:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004018:	8979      	ldrh	r1, [r7, #10]
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	6a3a      	ldr	r2, [r7, #32]
 800401e:	68f8      	ldr	r0, [r7, #12]
 8004020:	f000 f89c 	bl	800415c <I2C_MasterRequestWrite>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d001      	beq.n	800402e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e08d      	b.n	800414a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800402e:	2300      	movs	r3, #0
 8004030:	613b      	str	r3, [r7, #16]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	695b      	ldr	r3, [r3, #20]
 8004038:	613b      	str	r3, [r7, #16]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	699b      	ldr	r3, [r3, #24]
 8004040:	613b      	str	r3, [r7, #16]
 8004042:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004044:	e066      	b.n	8004114 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004046:	697a      	ldr	r2, [r7, #20]
 8004048:	6a39      	ldr	r1, [r7, #32]
 800404a:	68f8      	ldr	r0, [r7, #12]
 800404c:	f000 fa22 	bl	8004494 <I2C_WaitOnTXEFlagUntilTimeout>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00d      	beq.n	8004072 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405a:	2b04      	cmp	r3, #4
 800405c:	d107      	bne.n	800406e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800406c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e06b      	b.n	800414a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004076:	781a      	ldrb	r2, [r3, #0]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004082:	1c5a      	adds	r2, r3, #1
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800408c:	b29b      	uxth	r3, r3
 800408e:	3b01      	subs	r3, #1
 8004090:	b29a      	uxth	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800409a:	3b01      	subs	r3, #1
 800409c:	b29a      	uxth	r2, r3
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	695b      	ldr	r3, [r3, #20]
 80040a8:	f003 0304 	and.w	r3, r3, #4
 80040ac:	2b04      	cmp	r3, #4
 80040ae:	d11b      	bne.n	80040e8 <HAL_I2C_Master_Transmit+0x188>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d017      	beq.n	80040e8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040bc:	781a      	ldrb	r2, [r3, #0]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c8:	1c5a      	adds	r2, r3, #1
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	3b01      	subs	r3, #1
 80040d6:	b29a      	uxth	r2, r3
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040e0:	3b01      	subs	r3, #1
 80040e2:	b29a      	uxth	r2, r3
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040e8:	697a      	ldr	r2, [r7, #20]
 80040ea:	6a39      	ldr	r1, [r7, #32]
 80040ec:	68f8      	ldr	r0, [r7, #12]
 80040ee:	f000 fa19 	bl	8004524 <I2C_WaitOnBTFFlagUntilTimeout>
 80040f2:	4603      	mov	r3, r0
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d00d      	beq.n	8004114 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fc:	2b04      	cmp	r3, #4
 80040fe:	d107      	bne.n	8004110 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800410e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	e01a      	b.n	800414a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004118:	2b00      	cmp	r3, #0
 800411a:	d194      	bne.n	8004046 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800412a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2220      	movs	r2, #32
 8004130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2200      	movs	r2, #0
 8004138:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004144:	2300      	movs	r3, #0
 8004146:	e000      	b.n	800414a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004148:	2302      	movs	r3, #2
  }
}
 800414a:	4618      	mov	r0, r3
 800414c:	3718      	adds	r7, #24
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	00100002 	.word	0x00100002
 8004158:	ffff0000 	.word	0xffff0000

0800415c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b088      	sub	sp, #32
 8004160:	af02      	add	r7, sp, #8
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	607a      	str	r2, [r7, #4]
 8004166:	603b      	str	r3, [r7, #0]
 8004168:	460b      	mov	r3, r1
 800416a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004170:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	2b08      	cmp	r3, #8
 8004176:	d006      	beq.n	8004186 <I2C_MasterRequestWrite+0x2a>
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d003      	beq.n	8004186 <I2C_MasterRequestWrite+0x2a>
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004184:	d108      	bne.n	8004198 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004194:	601a      	str	r2, [r3, #0]
 8004196:	e00b      	b.n	80041b0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800419c:	2b12      	cmp	r3, #18
 800419e:	d107      	bne.n	80041b0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041ae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	9300      	str	r3, [sp, #0]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80041bc:	68f8      	ldr	r0, [r7, #12]
 80041be:	f000 f84f 	bl	8004260 <I2C_WaitOnFlagUntilTimeout>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d00d      	beq.n	80041e4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041d6:	d103      	bne.n	80041e0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041de:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e035      	b.n	8004250 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	691b      	ldr	r3, [r3, #16]
 80041e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041ec:	d108      	bne.n	8004200 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80041ee:	897b      	ldrh	r3, [r7, #10]
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	461a      	mov	r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80041fc:	611a      	str	r2, [r3, #16]
 80041fe:	e01b      	b.n	8004238 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004200:	897b      	ldrh	r3, [r7, #10]
 8004202:	11db      	asrs	r3, r3, #7
 8004204:	b2db      	uxtb	r3, r3
 8004206:	f003 0306 	and.w	r3, r3, #6
 800420a:	b2db      	uxtb	r3, r3
 800420c:	f063 030f 	orn	r3, r3, #15
 8004210:	b2da      	uxtb	r2, r3
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	490e      	ldr	r1, [pc, #56]	@ (8004258 <I2C_MasterRequestWrite+0xfc>)
 800421e:	68f8      	ldr	r0, [r7, #12]
 8004220:	f000 f898 	bl	8004354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d001      	beq.n	800422e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e010      	b.n	8004250 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800422e:	897b      	ldrh	r3, [r7, #10]
 8004230:	b2da      	uxtb	r2, r3
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	4907      	ldr	r1, [pc, #28]	@ (800425c <I2C_MasterRequestWrite+0x100>)
 800423e:	68f8      	ldr	r0, [r7, #12]
 8004240:	f000 f888 	bl	8004354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004244:	4603      	mov	r3, r0
 8004246:	2b00      	cmp	r3, #0
 8004248:	d001      	beq.n	800424e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e000      	b.n	8004250 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800424e:	2300      	movs	r3, #0
}
 8004250:	4618      	mov	r0, r3
 8004252:	3718      	adds	r7, #24
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}
 8004258:	00010008 	.word	0x00010008
 800425c:	00010002 	.word	0x00010002

08004260 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	60f8      	str	r0, [r7, #12]
 8004268:	60b9      	str	r1, [r7, #8]
 800426a:	603b      	str	r3, [r7, #0]
 800426c:	4613      	mov	r3, r2
 800426e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004270:	e048      	b.n	8004304 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004278:	d044      	beq.n	8004304 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800427a:	f7fe fb33 	bl	80028e4 <HAL_GetTick>
 800427e:	4602      	mov	r2, r0
 8004280:	69bb      	ldr	r3, [r7, #24]
 8004282:	1ad3      	subs	r3, r2, r3
 8004284:	683a      	ldr	r2, [r7, #0]
 8004286:	429a      	cmp	r2, r3
 8004288:	d302      	bcc.n	8004290 <I2C_WaitOnFlagUntilTimeout+0x30>
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d139      	bne.n	8004304 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	0c1b      	lsrs	r3, r3, #16
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b01      	cmp	r3, #1
 8004298:	d10d      	bne.n	80042b6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	695b      	ldr	r3, [r3, #20]
 80042a0:	43da      	mvns	r2, r3
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	4013      	ands	r3, r2
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	bf0c      	ite	eq
 80042ac:	2301      	moveq	r3, #1
 80042ae:	2300      	movne	r3, #0
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	461a      	mov	r2, r3
 80042b4:	e00c      	b.n	80042d0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	699b      	ldr	r3, [r3, #24]
 80042bc:	43da      	mvns	r2, r3
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	4013      	ands	r3, r2
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	bf0c      	ite	eq
 80042c8:	2301      	moveq	r3, #1
 80042ca:	2300      	movne	r3, #0
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	461a      	mov	r2, r3
 80042d0:	79fb      	ldrb	r3, [r7, #7]
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d116      	bne.n	8004304 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2200      	movs	r2, #0
 80042da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2220      	movs	r2, #32
 80042e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f0:	f043 0220 	orr.w	r2, r3, #32
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2200      	movs	r2, #0
 80042fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	e023      	b.n	800434c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	0c1b      	lsrs	r3, r3, #16
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b01      	cmp	r3, #1
 800430c:	d10d      	bne.n	800432a <I2C_WaitOnFlagUntilTimeout+0xca>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	695b      	ldr	r3, [r3, #20]
 8004314:	43da      	mvns	r2, r3
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	4013      	ands	r3, r2
 800431a:	b29b      	uxth	r3, r3
 800431c:	2b00      	cmp	r3, #0
 800431e:	bf0c      	ite	eq
 8004320:	2301      	moveq	r3, #1
 8004322:	2300      	movne	r3, #0
 8004324:	b2db      	uxtb	r3, r3
 8004326:	461a      	mov	r2, r3
 8004328:	e00c      	b.n	8004344 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	699b      	ldr	r3, [r3, #24]
 8004330:	43da      	mvns	r2, r3
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	4013      	ands	r3, r2
 8004336:	b29b      	uxth	r3, r3
 8004338:	2b00      	cmp	r3, #0
 800433a:	bf0c      	ite	eq
 800433c:	2301      	moveq	r3, #1
 800433e:	2300      	movne	r3, #0
 8004340:	b2db      	uxtb	r3, r3
 8004342:	461a      	mov	r2, r3
 8004344:	79fb      	ldrb	r3, [r7, #7]
 8004346:	429a      	cmp	r2, r3
 8004348:	d093      	beq.n	8004272 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800434a:	2300      	movs	r3, #0
}
 800434c:	4618      	mov	r0, r3
 800434e:	3710      	adds	r7, #16
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}

08004354 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b084      	sub	sp, #16
 8004358:	af00      	add	r7, sp, #0
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	60b9      	str	r1, [r7, #8]
 800435e:	607a      	str	r2, [r7, #4]
 8004360:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004362:	e071      	b.n	8004448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	695b      	ldr	r3, [r3, #20]
 800436a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800436e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004372:	d123      	bne.n	80043bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004382:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800438c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2200      	movs	r2, #0
 8004392:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2220      	movs	r2, #32
 8004398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2200      	movs	r2, #0
 80043a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a8:	f043 0204 	orr.w	r2, r3, #4
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e067      	b.n	800448c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c2:	d041      	beq.n	8004448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043c4:	f7fe fa8e 	bl	80028e4 <HAL_GetTick>
 80043c8:	4602      	mov	r2, r0
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d302      	bcc.n	80043da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d136      	bne.n	8004448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	0c1b      	lsrs	r3, r3, #16
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d10c      	bne.n	80043fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	43da      	mvns	r2, r3
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	4013      	ands	r3, r2
 80043f0:	b29b      	uxth	r3, r3
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	bf14      	ite	ne
 80043f6:	2301      	movne	r3, #1
 80043f8:	2300      	moveq	r3, #0
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	e00b      	b.n	8004416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	699b      	ldr	r3, [r3, #24]
 8004404:	43da      	mvns	r2, r3
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	4013      	ands	r3, r2
 800440a:	b29b      	uxth	r3, r3
 800440c:	2b00      	cmp	r3, #0
 800440e:	bf14      	ite	ne
 8004410:	2301      	movne	r3, #1
 8004412:	2300      	moveq	r3, #0
 8004414:	b2db      	uxtb	r3, r3
 8004416:	2b00      	cmp	r3, #0
 8004418:	d016      	beq.n	8004448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2200      	movs	r2, #0
 800441e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2220      	movs	r2, #32
 8004424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004434:	f043 0220 	orr.w	r2, r3, #32
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2200      	movs	r2, #0
 8004440:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e021      	b.n	800448c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	0c1b      	lsrs	r3, r3, #16
 800444c:	b2db      	uxtb	r3, r3
 800444e:	2b01      	cmp	r3, #1
 8004450:	d10c      	bne.n	800446c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	695b      	ldr	r3, [r3, #20]
 8004458:	43da      	mvns	r2, r3
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	4013      	ands	r3, r2
 800445e:	b29b      	uxth	r3, r3
 8004460:	2b00      	cmp	r3, #0
 8004462:	bf14      	ite	ne
 8004464:	2301      	movne	r3, #1
 8004466:	2300      	moveq	r3, #0
 8004468:	b2db      	uxtb	r3, r3
 800446a:	e00b      	b.n	8004484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	43da      	mvns	r2, r3
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	4013      	ands	r3, r2
 8004478:	b29b      	uxth	r3, r3
 800447a:	2b00      	cmp	r3, #0
 800447c:	bf14      	ite	ne
 800447e:	2301      	movne	r3, #1
 8004480:	2300      	moveq	r3, #0
 8004482:	b2db      	uxtb	r3, r3
 8004484:	2b00      	cmp	r3, #0
 8004486:	f47f af6d 	bne.w	8004364 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800448a:	2300      	movs	r3, #0
}
 800448c:	4618      	mov	r0, r3
 800448e:	3710      	adds	r7, #16
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}

08004494 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b084      	sub	sp, #16
 8004498:	af00      	add	r7, sp, #0
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80044a0:	e034      	b.n	800450c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80044a2:	68f8      	ldr	r0, [r7, #12]
 80044a4:	f000 f886 	bl	80045b4 <I2C_IsAcknowledgeFailed>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d001      	beq.n	80044b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e034      	b.n	800451c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044b8:	d028      	beq.n	800450c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044ba:	f7fe fa13 	bl	80028e4 <HAL_GetTick>
 80044be:	4602      	mov	r2, r0
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	1ad3      	subs	r3, r2, r3
 80044c4:	68ba      	ldr	r2, [r7, #8]
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d302      	bcc.n	80044d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d11d      	bne.n	800450c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044da:	2b80      	cmp	r3, #128	@ 0x80
 80044dc:	d016      	beq.n	800450c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2200      	movs	r2, #0
 80044e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2220      	movs	r2, #32
 80044e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f8:	f043 0220 	orr.w	r2, r3, #32
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2200      	movs	r2, #0
 8004504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e007      	b.n	800451c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	695b      	ldr	r3, [r3, #20]
 8004512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004516:	2b80      	cmp	r3, #128	@ 0x80
 8004518:	d1c3      	bne.n	80044a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800451a:	2300      	movs	r3, #0
}
 800451c:	4618      	mov	r0, r3
 800451e:	3710      	adds	r7, #16
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}

08004524 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b084      	sub	sp, #16
 8004528:	af00      	add	r7, sp, #0
 800452a:	60f8      	str	r0, [r7, #12]
 800452c:	60b9      	str	r1, [r7, #8]
 800452e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004530:	e034      	b.n	800459c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004532:	68f8      	ldr	r0, [r7, #12]
 8004534:	f000 f83e 	bl	80045b4 <I2C_IsAcknowledgeFailed>
 8004538:	4603      	mov	r3, r0
 800453a:	2b00      	cmp	r3, #0
 800453c:	d001      	beq.n	8004542 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e034      	b.n	80045ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004548:	d028      	beq.n	800459c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800454a:	f7fe f9cb 	bl	80028e4 <HAL_GetTick>
 800454e:	4602      	mov	r2, r0
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	68ba      	ldr	r2, [r7, #8]
 8004556:	429a      	cmp	r2, r3
 8004558:	d302      	bcc.n	8004560 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d11d      	bne.n	800459c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	695b      	ldr	r3, [r3, #20]
 8004566:	f003 0304 	and.w	r3, r3, #4
 800456a:	2b04      	cmp	r3, #4
 800456c:	d016      	beq.n	800459c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2200      	movs	r2, #0
 8004572:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2220      	movs	r2, #32
 8004578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2200      	movs	r2, #0
 8004580:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004588:	f043 0220 	orr.w	r2, r3, #32
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2200      	movs	r2, #0
 8004594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	e007      	b.n	80045ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	695b      	ldr	r3, [r3, #20]
 80045a2:	f003 0304 	and.w	r3, r3, #4
 80045a6:	2b04      	cmp	r3, #4
 80045a8:	d1c3      	bne.n	8004532 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3710      	adds	r7, #16
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}

080045b4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	695b      	ldr	r3, [r3, #20]
 80045c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045ca:	d11b      	bne.n	8004604 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80045d4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2220      	movs	r2, #32
 80045e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f0:	f043 0204 	orr.w	r2, r3, #4
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e000      	b.n	8004606 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004604:	2300      	movs	r3, #0
}
 8004606:	4618      	mov	r0, r3
 8004608:	370c      	adds	r7, #12
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr
	...

08004614 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b086      	sub	sp, #24
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d101      	bne.n	8004626 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e267      	b.n	8004af6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f003 0301 	and.w	r3, r3, #1
 800462e:	2b00      	cmp	r3, #0
 8004630:	d075      	beq.n	800471e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004632:	4b88      	ldr	r3, [pc, #544]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	f003 030c 	and.w	r3, r3, #12
 800463a:	2b04      	cmp	r3, #4
 800463c:	d00c      	beq.n	8004658 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800463e:	4b85      	ldr	r3, [pc, #532]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004646:	2b08      	cmp	r3, #8
 8004648:	d112      	bne.n	8004670 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800464a:	4b82      	ldr	r3, [pc, #520]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004652:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004656:	d10b      	bne.n	8004670 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004658:	4b7e      	ldr	r3, [pc, #504]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d05b      	beq.n	800471c <HAL_RCC_OscConfig+0x108>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d157      	bne.n	800471c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e242      	b.n	8004af6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004678:	d106      	bne.n	8004688 <HAL_RCC_OscConfig+0x74>
 800467a:	4b76      	ldr	r3, [pc, #472]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a75      	ldr	r2, [pc, #468]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 8004680:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004684:	6013      	str	r3, [r2, #0]
 8004686:	e01d      	b.n	80046c4 <HAL_RCC_OscConfig+0xb0>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004690:	d10c      	bne.n	80046ac <HAL_RCC_OscConfig+0x98>
 8004692:	4b70      	ldr	r3, [pc, #448]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a6f      	ldr	r2, [pc, #444]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 8004698:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800469c:	6013      	str	r3, [r2, #0]
 800469e:	4b6d      	ldr	r3, [pc, #436]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a6c      	ldr	r2, [pc, #432]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 80046a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046a8:	6013      	str	r3, [r2, #0]
 80046aa:	e00b      	b.n	80046c4 <HAL_RCC_OscConfig+0xb0>
 80046ac:	4b69      	ldr	r3, [pc, #420]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a68      	ldr	r2, [pc, #416]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 80046b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046b6:	6013      	str	r3, [r2, #0]
 80046b8:	4b66      	ldr	r3, [pc, #408]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a65      	ldr	r2, [pc, #404]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 80046be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80046c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d013      	beq.n	80046f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046cc:	f7fe f90a 	bl	80028e4 <HAL_GetTick>
 80046d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046d2:	e008      	b.n	80046e6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046d4:	f7fe f906 	bl	80028e4 <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	2b64      	cmp	r3, #100	@ 0x64
 80046e0:	d901      	bls.n	80046e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	e207      	b.n	8004af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046e6:	4b5b      	ldr	r3, [pc, #364]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d0f0      	beq.n	80046d4 <HAL_RCC_OscConfig+0xc0>
 80046f2:	e014      	b.n	800471e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046f4:	f7fe f8f6 	bl	80028e4 <HAL_GetTick>
 80046f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046fa:	e008      	b.n	800470e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046fc:	f7fe f8f2 	bl	80028e4 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2b64      	cmp	r3, #100	@ 0x64
 8004708:	d901      	bls.n	800470e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e1f3      	b.n	8004af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800470e:	4b51      	ldr	r3, [pc, #324]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004716:	2b00      	cmp	r3, #0
 8004718:	d1f0      	bne.n	80046fc <HAL_RCC_OscConfig+0xe8>
 800471a:	e000      	b.n	800471e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800471c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	2b00      	cmp	r3, #0
 8004728:	d063      	beq.n	80047f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800472a:	4b4a      	ldr	r3, [pc, #296]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f003 030c 	and.w	r3, r3, #12
 8004732:	2b00      	cmp	r3, #0
 8004734:	d00b      	beq.n	800474e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004736:	4b47      	ldr	r3, [pc, #284]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800473e:	2b08      	cmp	r3, #8
 8004740:	d11c      	bne.n	800477c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004742:	4b44      	ldr	r3, [pc, #272]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d116      	bne.n	800477c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800474e:	4b41      	ldr	r3, [pc, #260]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0302 	and.w	r3, r3, #2
 8004756:	2b00      	cmp	r3, #0
 8004758:	d005      	beq.n	8004766 <HAL_RCC_OscConfig+0x152>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	2b01      	cmp	r3, #1
 8004760:	d001      	beq.n	8004766 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e1c7      	b.n	8004af6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004766:	4b3b      	ldr	r3, [pc, #236]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	691b      	ldr	r3, [r3, #16]
 8004772:	00db      	lsls	r3, r3, #3
 8004774:	4937      	ldr	r1, [pc, #220]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 8004776:	4313      	orrs	r3, r2
 8004778:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800477a:	e03a      	b.n	80047f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	68db      	ldr	r3, [r3, #12]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d020      	beq.n	80047c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004784:	4b34      	ldr	r3, [pc, #208]	@ (8004858 <HAL_RCC_OscConfig+0x244>)
 8004786:	2201      	movs	r2, #1
 8004788:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800478a:	f7fe f8ab 	bl	80028e4 <HAL_GetTick>
 800478e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004790:	e008      	b.n	80047a4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004792:	f7fe f8a7 	bl	80028e4 <HAL_GetTick>
 8004796:	4602      	mov	r2, r0
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	2b02      	cmp	r3, #2
 800479e:	d901      	bls.n	80047a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	e1a8      	b.n	8004af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047a4:	4b2b      	ldr	r3, [pc, #172]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0302 	and.w	r3, r3, #2
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d0f0      	beq.n	8004792 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047b0:	4b28      	ldr	r3, [pc, #160]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	691b      	ldr	r3, [r3, #16]
 80047bc:	00db      	lsls	r3, r3, #3
 80047be:	4925      	ldr	r1, [pc, #148]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 80047c0:	4313      	orrs	r3, r2
 80047c2:	600b      	str	r3, [r1, #0]
 80047c4:	e015      	b.n	80047f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047c6:	4b24      	ldr	r3, [pc, #144]	@ (8004858 <HAL_RCC_OscConfig+0x244>)
 80047c8:	2200      	movs	r2, #0
 80047ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047cc:	f7fe f88a 	bl	80028e4 <HAL_GetTick>
 80047d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047d2:	e008      	b.n	80047e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047d4:	f7fe f886 	bl	80028e4 <HAL_GetTick>
 80047d8:	4602      	mov	r2, r0
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	2b02      	cmp	r3, #2
 80047e0:	d901      	bls.n	80047e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80047e2:	2303      	movs	r3, #3
 80047e4:	e187      	b.n	8004af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047e6:	4b1b      	ldr	r3, [pc, #108]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0302 	and.w	r3, r3, #2
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d1f0      	bne.n	80047d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 0308 	and.w	r3, r3, #8
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d036      	beq.n	800486c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	695b      	ldr	r3, [r3, #20]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d016      	beq.n	8004834 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004806:	4b15      	ldr	r3, [pc, #84]	@ (800485c <HAL_RCC_OscConfig+0x248>)
 8004808:	2201      	movs	r2, #1
 800480a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800480c:	f7fe f86a 	bl	80028e4 <HAL_GetTick>
 8004810:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004812:	e008      	b.n	8004826 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004814:	f7fe f866 	bl	80028e4 <HAL_GetTick>
 8004818:	4602      	mov	r2, r0
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e167      	b.n	8004af6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004826:	4b0b      	ldr	r3, [pc, #44]	@ (8004854 <HAL_RCC_OscConfig+0x240>)
 8004828:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800482a:	f003 0302 	and.w	r3, r3, #2
 800482e:	2b00      	cmp	r3, #0
 8004830:	d0f0      	beq.n	8004814 <HAL_RCC_OscConfig+0x200>
 8004832:	e01b      	b.n	800486c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004834:	4b09      	ldr	r3, [pc, #36]	@ (800485c <HAL_RCC_OscConfig+0x248>)
 8004836:	2200      	movs	r2, #0
 8004838:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800483a:	f7fe f853 	bl	80028e4 <HAL_GetTick>
 800483e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004840:	e00e      	b.n	8004860 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004842:	f7fe f84f 	bl	80028e4 <HAL_GetTick>
 8004846:	4602      	mov	r2, r0
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	1ad3      	subs	r3, r2, r3
 800484c:	2b02      	cmp	r3, #2
 800484e:	d907      	bls.n	8004860 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004850:	2303      	movs	r3, #3
 8004852:	e150      	b.n	8004af6 <HAL_RCC_OscConfig+0x4e2>
 8004854:	40023800 	.word	0x40023800
 8004858:	42470000 	.word	0x42470000
 800485c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004860:	4b88      	ldr	r3, [pc, #544]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 8004862:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004864:	f003 0302 	and.w	r3, r3, #2
 8004868:	2b00      	cmp	r3, #0
 800486a:	d1ea      	bne.n	8004842 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 0304 	and.w	r3, r3, #4
 8004874:	2b00      	cmp	r3, #0
 8004876:	f000 8097 	beq.w	80049a8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800487a:	2300      	movs	r3, #0
 800487c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800487e:	4b81      	ldr	r3, [pc, #516]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 8004880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004882:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d10f      	bne.n	80048aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800488a:	2300      	movs	r3, #0
 800488c:	60bb      	str	r3, [r7, #8]
 800488e:	4b7d      	ldr	r3, [pc, #500]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 8004890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004892:	4a7c      	ldr	r2, [pc, #496]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 8004894:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004898:	6413      	str	r3, [r2, #64]	@ 0x40
 800489a:	4b7a      	ldr	r3, [pc, #488]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 800489c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800489e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048a2:	60bb      	str	r3, [r7, #8]
 80048a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048a6:	2301      	movs	r3, #1
 80048a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048aa:	4b77      	ldr	r3, [pc, #476]	@ (8004a88 <HAL_RCC_OscConfig+0x474>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d118      	bne.n	80048e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048b6:	4b74      	ldr	r3, [pc, #464]	@ (8004a88 <HAL_RCC_OscConfig+0x474>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a73      	ldr	r2, [pc, #460]	@ (8004a88 <HAL_RCC_OscConfig+0x474>)
 80048bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048c2:	f7fe f80f 	bl	80028e4 <HAL_GetTick>
 80048c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048c8:	e008      	b.n	80048dc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048ca:	f7fe f80b 	bl	80028e4 <HAL_GetTick>
 80048ce:	4602      	mov	r2, r0
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	1ad3      	subs	r3, r2, r3
 80048d4:	2b02      	cmp	r3, #2
 80048d6:	d901      	bls.n	80048dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80048d8:	2303      	movs	r3, #3
 80048da:	e10c      	b.n	8004af6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048dc:	4b6a      	ldr	r3, [pc, #424]	@ (8004a88 <HAL_RCC_OscConfig+0x474>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d0f0      	beq.n	80048ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d106      	bne.n	80048fe <HAL_RCC_OscConfig+0x2ea>
 80048f0:	4b64      	ldr	r3, [pc, #400]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 80048f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048f4:	4a63      	ldr	r2, [pc, #396]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 80048f6:	f043 0301 	orr.w	r3, r3, #1
 80048fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80048fc:	e01c      	b.n	8004938 <HAL_RCC_OscConfig+0x324>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	2b05      	cmp	r3, #5
 8004904:	d10c      	bne.n	8004920 <HAL_RCC_OscConfig+0x30c>
 8004906:	4b5f      	ldr	r3, [pc, #380]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 8004908:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800490a:	4a5e      	ldr	r2, [pc, #376]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 800490c:	f043 0304 	orr.w	r3, r3, #4
 8004910:	6713      	str	r3, [r2, #112]	@ 0x70
 8004912:	4b5c      	ldr	r3, [pc, #368]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 8004914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004916:	4a5b      	ldr	r2, [pc, #364]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 8004918:	f043 0301 	orr.w	r3, r3, #1
 800491c:	6713      	str	r3, [r2, #112]	@ 0x70
 800491e:	e00b      	b.n	8004938 <HAL_RCC_OscConfig+0x324>
 8004920:	4b58      	ldr	r3, [pc, #352]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 8004922:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004924:	4a57      	ldr	r2, [pc, #348]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 8004926:	f023 0301 	bic.w	r3, r3, #1
 800492a:	6713      	str	r3, [r2, #112]	@ 0x70
 800492c:	4b55      	ldr	r3, [pc, #340]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 800492e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004930:	4a54      	ldr	r2, [pc, #336]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 8004932:	f023 0304 	bic.w	r3, r3, #4
 8004936:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d015      	beq.n	800496c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004940:	f7fd ffd0 	bl	80028e4 <HAL_GetTick>
 8004944:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004946:	e00a      	b.n	800495e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004948:	f7fd ffcc 	bl	80028e4 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004956:	4293      	cmp	r3, r2
 8004958:	d901      	bls.n	800495e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e0cb      	b.n	8004af6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800495e:	4b49      	ldr	r3, [pc, #292]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 8004960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004962:	f003 0302 	and.w	r3, r3, #2
 8004966:	2b00      	cmp	r3, #0
 8004968:	d0ee      	beq.n	8004948 <HAL_RCC_OscConfig+0x334>
 800496a:	e014      	b.n	8004996 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800496c:	f7fd ffba 	bl	80028e4 <HAL_GetTick>
 8004970:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004972:	e00a      	b.n	800498a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004974:	f7fd ffb6 	bl	80028e4 <HAL_GetTick>
 8004978:	4602      	mov	r2, r0
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004982:	4293      	cmp	r3, r2
 8004984:	d901      	bls.n	800498a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	e0b5      	b.n	8004af6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800498a:	4b3e      	ldr	r3, [pc, #248]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 800498c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800498e:	f003 0302 	and.w	r3, r3, #2
 8004992:	2b00      	cmp	r3, #0
 8004994:	d1ee      	bne.n	8004974 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004996:	7dfb      	ldrb	r3, [r7, #23]
 8004998:	2b01      	cmp	r3, #1
 800499a:	d105      	bne.n	80049a8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800499c:	4b39      	ldr	r3, [pc, #228]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 800499e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a0:	4a38      	ldr	r2, [pc, #224]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 80049a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049a6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	699b      	ldr	r3, [r3, #24]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	f000 80a1 	beq.w	8004af4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80049b2:	4b34      	ldr	r3, [pc, #208]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	f003 030c 	and.w	r3, r3, #12
 80049ba:	2b08      	cmp	r3, #8
 80049bc:	d05c      	beq.n	8004a78 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	699b      	ldr	r3, [r3, #24]
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d141      	bne.n	8004a4a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049c6:	4b31      	ldr	r3, [pc, #196]	@ (8004a8c <HAL_RCC_OscConfig+0x478>)
 80049c8:	2200      	movs	r2, #0
 80049ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049cc:	f7fd ff8a 	bl	80028e4 <HAL_GetTick>
 80049d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049d2:	e008      	b.n	80049e6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049d4:	f7fd ff86 	bl	80028e4 <HAL_GetTick>
 80049d8:	4602      	mov	r2, r0
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	1ad3      	subs	r3, r2, r3
 80049de:	2b02      	cmp	r3, #2
 80049e0:	d901      	bls.n	80049e6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80049e2:	2303      	movs	r3, #3
 80049e4:	e087      	b.n	8004af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049e6:	4b27      	ldr	r3, [pc, #156]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d1f0      	bne.n	80049d4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	69da      	ldr	r2, [r3, #28]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	431a      	orrs	r2, r3
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a00:	019b      	lsls	r3, r3, #6
 8004a02:	431a      	orrs	r2, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a08:	085b      	lsrs	r3, r3, #1
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	041b      	lsls	r3, r3, #16
 8004a0e:	431a      	orrs	r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a14:	061b      	lsls	r3, r3, #24
 8004a16:	491b      	ldr	r1, [pc, #108]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a1c:	4b1b      	ldr	r3, [pc, #108]	@ (8004a8c <HAL_RCC_OscConfig+0x478>)
 8004a1e:	2201      	movs	r2, #1
 8004a20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a22:	f7fd ff5f 	bl	80028e4 <HAL_GetTick>
 8004a26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a28:	e008      	b.n	8004a3c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a2a:	f7fd ff5b 	bl	80028e4 <HAL_GetTick>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	2b02      	cmp	r3, #2
 8004a36:	d901      	bls.n	8004a3c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e05c      	b.n	8004af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a3c:	4b11      	ldr	r3, [pc, #68]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d0f0      	beq.n	8004a2a <HAL_RCC_OscConfig+0x416>
 8004a48:	e054      	b.n	8004af4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a4a:	4b10      	ldr	r3, [pc, #64]	@ (8004a8c <HAL_RCC_OscConfig+0x478>)
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a50:	f7fd ff48 	bl	80028e4 <HAL_GetTick>
 8004a54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a56:	e008      	b.n	8004a6a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a58:	f7fd ff44 	bl	80028e4 <HAL_GetTick>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	2b02      	cmp	r3, #2
 8004a64:	d901      	bls.n	8004a6a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004a66:	2303      	movs	r3, #3
 8004a68:	e045      	b.n	8004af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a6a:	4b06      	ldr	r3, [pc, #24]	@ (8004a84 <HAL_RCC_OscConfig+0x470>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d1f0      	bne.n	8004a58 <HAL_RCC_OscConfig+0x444>
 8004a76:	e03d      	b.n	8004af4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d107      	bne.n	8004a90 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e038      	b.n	8004af6 <HAL_RCC_OscConfig+0x4e2>
 8004a84:	40023800 	.word	0x40023800
 8004a88:	40007000 	.word	0x40007000
 8004a8c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004a90:	4b1b      	ldr	r3, [pc, #108]	@ (8004b00 <HAL_RCC_OscConfig+0x4ec>)
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	699b      	ldr	r3, [r3, #24]
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d028      	beq.n	8004af0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d121      	bne.n	8004af0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d11a      	bne.n	8004af0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004aba:	68fa      	ldr	r2, [r7, #12]
 8004abc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004ac6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d111      	bne.n	8004af0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ad6:	085b      	lsrs	r3, r3, #1
 8004ad8:	3b01      	subs	r3, #1
 8004ada:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d107      	bne.n	8004af0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d001      	beq.n	8004af4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e000      	b.n	8004af6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004af4:	2300      	movs	r3, #0
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3718      	adds	r7, #24
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	bf00      	nop
 8004b00:	40023800 	.word	0x40023800

08004b04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d101      	bne.n	8004b18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	e0cc      	b.n	8004cb2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b18:	4b68      	ldr	r3, [pc, #416]	@ (8004cbc <HAL_RCC_ClockConfig+0x1b8>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f003 0307 	and.w	r3, r3, #7
 8004b20:	683a      	ldr	r2, [r7, #0]
 8004b22:	429a      	cmp	r2, r3
 8004b24:	d90c      	bls.n	8004b40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b26:	4b65      	ldr	r3, [pc, #404]	@ (8004cbc <HAL_RCC_ClockConfig+0x1b8>)
 8004b28:	683a      	ldr	r2, [r7, #0]
 8004b2a:	b2d2      	uxtb	r2, r2
 8004b2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b2e:	4b63      	ldr	r3, [pc, #396]	@ (8004cbc <HAL_RCC_ClockConfig+0x1b8>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 0307 	and.w	r3, r3, #7
 8004b36:	683a      	ldr	r2, [r7, #0]
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d001      	beq.n	8004b40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e0b8      	b.n	8004cb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 0302 	and.w	r3, r3, #2
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d020      	beq.n	8004b8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 0304 	and.w	r3, r3, #4
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d005      	beq.n	8004b64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b58:	4b59      	ldr	r3, [pc, #356]	@ (8004cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	4a58      	ldr	r2, [pc, #352]	@ (8004cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b5e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004b62:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 0308 	and.w	r3, r3, #8
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d005      	beq.n	8004b7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b70:	4b53      	ldr	r3, [pc, #332]	@ (8004cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	4a52      	ldr	r2, [pc, #328]	@ (8004cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b76:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004b7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b7c:	4b50      	ldr	r3, [pc, #320]	@ (8004cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	494d      	ldr	r1, [pc, #308]	@ (8004cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0301 	and.w	r3, r3, #1
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d044      	beq.n	8004c24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	d107      	bne.n	8004bb2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ba2:	4b47      	ldr	r3, [pc, #284]	@ (8004cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d119      	bne.n	8004be2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e07f      	b.n	8004cb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d003      	beq.n	8004bc2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bbe:	2b03      	cmp	r3, #3
 8004bc0:	d107      	bne.n	8004bd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bc2:	4b3f      	ldr	r3, [pc, #252]	@ (8004cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d109      	bne.n	8004be2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e06f      	b.n	8004cb2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bd2:	4b3b      	ldr	r3, [pc, #236]	@ (8004cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0302 	and.w	r3, r3, #2
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d101      	bne.n	8004be2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e067      	b.n	8004cb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004be2:	4b37      	ldr	r3, [pc, #220]	@ (8004cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	f023 0203 	bic.w	r2, r3, #3
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	4934      	ldr	r1, [pc, #208]	@ (8004cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004bf4:	f7fd fe76 	bl	80028e4 <HAL_GetTick>
 8004bf8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bfa:	e00a      	b.n	8004c12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bfc:	f7fd fe72 	bl	80028e4 <HAL_GetTick>
 8004c00:	4602      	mov	r2, r0
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	1ad3      	subs	r3, r2, r3
 8004c06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d901      	bls.n	8004c12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	e04f      	b.n	8004cb2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c12:	4b2b      	ldr	r3, [pc, #172]	@ (8004cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	f003 020c 	and.w	r2, r3, #12
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d1eb      	bne.n	8004bfc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c24:	4b25      	ldr	r3, [pc, #148]	@ (8004cbc <HAL_RCC_ClockConfig+0x1b8>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0307 	and.w	r3, r3, #7
 8004c2c:	683a      	ldr	r2, [r7, #0]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d20c      	bcs.n	8004c4c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c32:	4b22      	ldr	r3, [pc, #136]	@ (8004cbc <HAL_RCC_ClockConfig+0x1b8>)
 8004c34:	683a      	ldr	r2, [r7, #0]
 8004c36:	b2d2      	uxtb	r2, r2
 8004c38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c3a:	4b20      	ldr	r3, [pc, #128]	@ (8004cbc <HAL_RCC_ClockConfig+0x1b8>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0307 	and.w	r3, r3, #7
 8004c42:	683a      	ldr	r2, [r7, #0]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d001      	beq.n	8004c4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e032      	b.n	8004cb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0304 	and.w	r3, r3, #4
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d008      	beq.n	8004c6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c58:	4b19      	ldr	r3, [pc, #100]	@ (8004cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	4916      	ldr	r1, [pc, #88]	@ (8004cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c66:	4313      	orrs	r3, r2
 8004c68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0308 	and.w	r3, r3, #8
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d009      	beq.n	8004c8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c76:	4b12      	ldr	r3, [pc, #72]	@ (8004cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	00db      	lsls	r3, r3, #3
 8004c84:	490e      	ldr	r1, [pc, #56]	@ (8004cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c86:	4313      	orrs	r3, r2
 8004c88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c8a:	f000 f821 	bl	8004cd0 <HAL_RCC_GetSysClockFreq>
 8004c8e:	4602      	mov	r2, r0
 8004c90:	4b0b      	ldr	r3, [pc, #44]	@ (8004cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	091b      	lsrs	r3, r3, #4
 8004c96:	f003 030f 	and.w	r3, r3, #15
 8004c9a:	490a      	ldr	r1, [pc, #40]	@ (8004cc4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c9c:	5ccb      	ldrb	r3, [r1, r3]
 8004c9e:	fa22 f303 	lsr.w	r3, r2, r3
 8004ca2:	4a09      	ldr	r2, [pc, #36]	@ (8004cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004ca4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004ca6:	4b09      	ldr	r3, [pc, #36]	@ (8004ccc <HAL_RCC_ClockConfig+0x1c8>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4618      	mov	r0, r3
 8004cac:	f7fd fdd6 	bl	800285c <HAL_InitTick>

  return HAL_OK;
 8004cb0:	2300      	movs	r3, #0
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3710      	adds	r7, #16
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	40023c00 	.word	0x40023c00
 8004cc0:	40023800 	.word	0x40023800
 8004cc4:	08008844 	.word	0x08008844
 8004cc8:	20000010 	.word	0x20000010
 8004ccc:	20000014 	.word	0x20000014

08004cd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004cd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004cd4:	b090      	sub	sp, #64	@ 0x40
 8004cd6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ce8:	4b59      	ldr	r3, [pc, #356]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x180>)
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	f003 030c 	and.w	r3, r3, #12
 8004cf0:	2b08      	cmp	r3, #8
 8004cf2:	d00d      	beq.n	8004d10 <HAL_RCC_GetSysClockFreq+0x40>
 8004cf4:	2b08      	cmp	r3, #8
 8004cf6:	f200 80a1 	bhi.w	8004e3c <HAL_RCC_GetSysClockFreq+0x16c>
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d002      	beq.n	8004d04 <HAL_RCC_GetSysClockFreq+0x34>
 8004cfe:	2b04      	cmp	r3, #4
 8004d00:	d003      	beq.n	8004d0a <HAL_RCC_GetSysClockFreq+0x3a>
 8004d02:	e09b      	b.n	8004e3c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d04:	4b53      	ldr	r3, [pc, #332]	@ (8004e54 <HAL_RCC_GetSysClockFreq+0x184>)
 8004d06:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004d08:	e09b      	b.n	8004e42 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d0a:	4b53      	ldr	r3, [pc, #332]	@ (8004e58 <HAL_RCC_GetSysClockFreq+0x188>)
 8004d0c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004d0e:	e098      	b.n	8004e42 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d10:	4b4f      	ldr	r3, [pc, #316]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d18:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d1a:	4b4d      	ldr	r3, [pc, #308]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d028      	beq.n	8004d78 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d26:	4b4a      	ldr	r3, [pc, #296]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	099b      	lsrs	r3, r3, #6
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	623b      	str	r3, [r7, #32]
 8004d30:	627a      	str	r2, [r7, #36]	@ 0x24
 8004d32:	6a3b      	ldr	r3, [r7, #32]
 8004d34:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004d38:	2100      	movs	r1, #0
 8004d3a:	4b47      	ldr	r3, [pc, #284]	@ (8004e58 <HAL_RCC_GetSysClockFreq+0x188>)
 8004d3c:	fb03 f201 	mul.w	r2, r3, r1
 8004d40:	2300      	movs	r3, #0
 8004d42:	fb00 f303 	mul.w	r3, r0, r3
 8004d46:	4413      	add	r3, r2
 8004d48:	4a43      	ldr	r2, [pc, #268]	@ (8004e58 <HAL_RCC_GetSysClockFreq+0x188>)
 8004d4a:	fba0 1202 	umull	r1, r2, r0, r2
 8004d4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d50:	460a      	mov	r2, r1
 8004d52:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004d54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d56:	4413      	add	r3, r2
 8004d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	61bb      	str	r3, [r7, #24]
 8004d60:	61fa      	str	r2, [r7, #28]
 8004d62:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d66:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004d6a:	f7fb ff1d 	bl	8000ba8 <__aeabi_uldivmod>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	460b      	mov	r3, r1
 8004d72:	4613      	mov	r3, r2
 8004d74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d76:	e053      	b.n	8004e20 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d78:	4b35      	ldr	r3, [pc, #212]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	099b      	lsrs	r3, r3, #6
 8004d7e:	2200      	movs	r2, #0
 8004d80:	613b      	str	r3, [r7, #16]
 8004d82:	617a      	str	r2, [r7, #20]
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004d8a:	f04f 0b00 	mov.w	fp, #0
 8004d8e:	4652      	mov	r2, sl
 8004d90:	465b      	mov	r3, fp
 8004d92:	f04f 0000 	mov.w	r0, #0
 8004d96:	f04f 0100 	mov.w	r1, #0
 8004d9a:	0159      	lsls	r1, r3, #5
 8004d9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004da0:	0150      	lsls	r0, r2, #5
 8004da2:	4602      	mov	r2, r0
 8004da4:	460b      	mov	r3, r1
 8004da6:	ebb2 080a 	subs.w	r8, r2, sl
 8004daa:	eb63 090b 	sbc.w	r9, r3, fp
 8004dae:	f04f 0200 	mov.w	r2, #0
 8004db2:	f04f 0300 	mov.w	r3, #0
 8004db6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004dba:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004dbe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004dc2:	ebb2 0408 	subs.w	r4, r2, r8
 8004dc6:	eb63 0509 	sbc.w	r5, r3, r9
 8004dca:	f04f 0200 	mov.w	r2, #0
 8004dce:	f04f 0300 	mov.w	r3, #0
 8004dd2:	00eb      	lsls	r3, r5, #3
 8004dd4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004dd8:	00e2      	lsls	r2, r4, #3
 8004dda:	4614      	mov	r4, r2
 8004ddc:	461d      	mov	r5, r3
 8004dde:	eb14 030a 	adds.w	r3, r4, sl
 8004de2:	603b      	str	r3, [r7, #0]
 8004de4:	eb45 030b 	adc.w	r3, r5, fp
 8004de8:	607b      	str	r3, [r7, #4]
 8004dea:	f04f 0200 	mov.w	r2, #0
 8004dee:	f04f 0300 	mov.w	r3, #0
 8004df2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004df6:	4629      	mov	r1, r5
 8004df8:	028b      	lsls	r3, r1, #10
 8004dfa:	4621      	mov	r1, r4
 8004dfc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e00:	4621      	mov	r1, r4
 8004e02:	028a      	lsls	r2, r1, #10
 8004e04:	4610      	mov	r0, r2
 8004e06:	4619      	mov	r1, r3
 8004e08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	60bb      	str	r3, [r7, #8]
 8004e0e:	60fa      	str	r2, [r7, #12]
 8004e10:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e14:	f7fb fec8 	bl	8000ba8 <__aeabi_uldivmod>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	460b      	mov	r3, r1
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004e20:	4b0b      	ldr	r3, [pc, #44]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x180>)
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	0c1b      	lsrs	r3, r3, #16
 8004e26:	f003 0303 	and.w	r3, r3, #3
 8004e2a:	3301      	adds	r3, #1
 8004e2c:	005b      	lsls	r3, r3, #1
 8004e2e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004e30:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e38:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004e3a:	e002      	b.n	8004e42 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e3c:	4b05      	ldr	r3, [pc, #20]	@ (8004e54 <HAL_RCC_GetSysClockFreq+0x184>)
 8004e3e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004e40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3740      	adds	r7, #64	@ 0x40
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e4e:	bf00      	nop
 8004e50:	40023800 	.word	0x40023800
 8004e54:	00f42400 	.word	0x00f42400
 8004e58:	017d7840 	.word	0x017d7840

08004e5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e60:	4b03      	ldr	r3, [pc, #12]	@ (8004e70 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e62:	681b      	ldr	r3, [r3, #0]
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr
 8004e6e:	bf00      	nop
 8004e70:	20000010 	.word	0x20000010

08004e74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e78:	f7ff fff0 	bl	8004e5c <HAL_RCC_GetHCLKFreq>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	4b05      	ldr	r3, [pc, #20]	@ (8004e94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	0a9b      	lsrs	r3, r3, #10
 8004e84:	f003 0307 	and.w	r3, r3, #7
 8004e88:	4903      	ldr	r1, [pc, #12]	@ (8004e98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e8a:	5ccb      	ldrb	r3, [r1, r3]
 8004e8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	bd80      	pop	{r7, pc}
 8004e94:	40023800 	.word	0x40023800
 8004e98:	08008854 	.word	0x08008854

08004e9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b082      	sub	sp, #8
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d101      	bne.n	8004eae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e041      	b.n	8004f32 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d106      	bne.n	8004ec8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f7fd faa8 	bl	8002418 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2202      	movs	r2, #2
 8004ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	3304      	adds	r3, #4
 8004ed8:	4619      	mov	r1, r3
 8004eda:	4610      	mov	r0, r2
 8004edc:	f000 fa60 	bl	80053a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f30:	2300      	movs	r3, #0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3708      	adds	r7, #8
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}

08004f3a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f3a:	b580      	push	{r7, lr}
 8004f3c:	b082      	sub	sp, #8
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d101      	bne.n	8004f4c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e041      	b.n	8004fd0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d106      	bne.n	8004f66 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f7fd fa37 	bl	80023d4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2202      	movs	r2, #2
 8004f6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681a      	ldr	r2, [r3, #0]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	3304      	adds	r3, #4
 8004f76:	4619      	mov	r1, r3
 8004f78:	4610      	mov	r0, r2
 8004f7a:	f000 fa11 	bl	80053a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2201      	movs	r2, #1
 8004f82:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2201      	movs	r2, #1
 8004f8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2201      	movs	r2, #1
 8004f92:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2201      	movs	r2, #1
 8004f9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2201      	movs	r2, #1
 8004fa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2201      	movs	r2, #1
 8004faa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2201      	movs	r2, #1
 8004fca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004fce:	2300      	movs	r3, #0
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3708      	adds	r7, #8
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	691b      	ldr	r3, [r3, #16]
 8004fee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	f003 0302 	and.w	r3, r3, #2
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d020      	beq.n	800503c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	f003 0302 	and.w	r3, r3, #2
 8005000:	2b00      	cmp	r3, #0
 8005002:	d01b      	beq.n	800503c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f06f 0202 	mvn.w	r2, #2
 800500c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2201      	movs	r2, #1
 8005012:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	699b      	ldr	r3, [r3, #24]
 800501a:	f003 0303 	and.w	r3, r3, #3
 800501e:	2b00      	cmp	r3, #0
 8005020:	d003      	beq.n	800502a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 f99e 	bl	8005364 <HAL_TIM_IC_CaptureCallback>
 8005028:	e005      	b.n	8005036 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 f990 	bl	8005350 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f000 f9a1 	bl	8005378 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2200      	movs	r2, #0
 800503a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	f003 0304 	and.w	r3, r3, #4
 8005042:	2b00      	cmp	r3, #0
 8005044:	d020      	beq.n	8005088 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	f003 0304 	and.w	r3, r3, #4
 800504c:	2b00      	cmp	r3, #0
 800504e:	d01b      	beq.n	8005088 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f06f 0204 	mvn.w	r2, #4
 8005058:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2202      	movs	r2, #2
 800505e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	699b      	ldr	r3, [r3, #24]
 8005066:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800506a:	2b00      	cmp	r3, #0
 800506c:	d003      	beq.n	8005076 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 f978 	bl	8005364 <HAL_TIM_IC_CaptureCallback>
 8005074:	e005      	b.n	8005082 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 f96a 	bl	8005350 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800507c:	6878      	ldr	r0, [r7, #4]
 800507e:	f000 f97b 	bl	8005378 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2200      	movs	r2, #0
 8005086:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	f003 0308 	and.w	r3, r3, #8
 800508e:	2b00      	cmp	r3, #0
 8005090:	d020      	beq.n	80050d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f003 0308 	and.w	r3, r3, #8
 8005098:	2b00      	cmp	r3, #0
 800509a:	d01b      	beq.n	80050d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f06f 0208 	mvn.w	r2, #8
 80050a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2204      	movs	r2, #4
 80050aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	69db      	ldr	r3, [r3, #28]
 80050b2:	f003 0303 	and.w	r3, r3, #3
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d003      	beq.n	80050c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f000 f952 	bl	8005364 <HAL_TIM_IC_CaptureCallback>
 80050c0:	e005      	b.n	80050ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f000 f944 	bl	8005350 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	f000 f955 	bl	8005378 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2200      	movs	r2, #0
 80050d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	f003 0310 	and.w	r3, r3, #16
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d020      	beq.n	8005120 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	f003 0310 	and.w	r3, r3, #16
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d01b      	beq.n	8005120 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f06f 0210 	mvn.w	r2, #16
 80050f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2208      	movs	r2, #8
 80050f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	69db      	ldr	r3, [r3, #28]
 80050fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005102:	2b00      	cmp	r3, #0
 8005104:	d003      	beq.n	800510e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f000 f92c 	bl	8005364 <HAL_TIM_IC_CaptureCallback>
 800510c:	e005      	b.n	800511a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f000 f91e 	bl	8005350 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f000 f92f 	bl	8005378 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	f003 0301 	and.w	r3, r3, #1
 8005126:	2b00      	cmp	r3, #0
 8005128:	d00c      	beq.n	8005144 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f003 0301 	and.w	r3, r3, #1
 8005130:	2b00      	cmp	r3, #0
 8005132:	d007      	beq.n	8005144 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f06f 0201 	mvn.w	r2, #1
 800513c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 f8fc 	bl	800533c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800514a:	2b00      	cmp	r3, #0
 800514c:	d00c      	beq.n	8005168 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005154:	2b00      	cmp	r3, #0
 8005156:	d007      	beq.n	8005168 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005160:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f000 fbf8 	bl	8005958 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800516e:	2b00      	cmp	r3, #0
 8005170:	d00c      	beq.n	800518c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005178:	2b00      	cmp	r3, #0
 800517a:	d007      	beq.n	800518c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005184:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 f900 	bl	800538c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	f003 0320 	and.w	r3, r3, #32
 8005192:	2b00      	cmp	r3, #0
 8005194:	d00c      	beq.n	80051b0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	f003 0320 	and.w	r3, r3, #32
 800519c:	2b00      	cmp	r3, #0
 800519e:	d007      	beq.n	80051b0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f06f 0220 	mvn.w	r2, #32
 80051a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 fbca 	bl	8005944 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051b0:	bf00      	nop
 80051b2:	3710      	adds	r7, #16
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}

080051b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b086      	sub	sp, #24
 80051bc:	af00      	add	r7, sp, #0
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	60b9      	str	r1, [r7, #8]
 80051c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051c4:	2300      	movs	r3, #0
 80051c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	d101      	bne.n	80051d6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80051d2:	2302      	movs	r3, #2
 80051d4:	e0ae      	b.n	8005334 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2201      	movs	r2, #1
 80051da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2b0c      	cmp	r3, #12
 80051e2:	f200 809f 	bhi.w	8005324 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80051e6:	a201      	add	r2, pc, #4	@ (adr r2, 80051ec <HAL_TIM_PWM_ConfigChannel+0x34>)
 80051e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ec:	08005221 	.word	0x08005221
 80051f0:	08005325 	.word	0x08005325
 80051f4:	08005325 	.word	0x08005325
 80051f8:	08005325 	.word	0x08005325
 80051fc:	08005261 	.word	0x08005261
 8005200:	08005325 	.word	0x08005325
 8005204:	08005325 	.word	0x08005325
 8005208:	08005325 	.word	0x08005325
 800520c:	080052a3 	.word	0x080052a3
 8005210:	08005325 	.word	0x08005325
 8005214:	08005325 	.word	0x08005325
 8005218:	08005325 	.word	0x08005325
 800521c:	080052e3 	.word	0x080052e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68b9      	ldr	r1, [r7, #8]
 8005226:	4618      	mov	r0, r3
 8005228:	f000 f960 	bl	80054ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	699a      	ldr	r2, [r3, #24]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f042 0208 	orr.w	r2, r2, #8
 800523a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	699a      	ldr	r2, [r3, #24]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f022 0204 	bic.w	r2, r2, #4
 800524a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	6999      	ldr	r1, [r3, #24]
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	691a      	ldr	r2, [r3, #16]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	430a      	orrs	r2, r1
 800525c:	619a      	str	r2, [r3, #24]
      break;
 800525e:	e064      	b.n	800532a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	68b9      	ldr	r1, [r7, #8]
 8005266:	4618      	mov	r0, r3
 8005268:	f000 f9b0 	bl	80055cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	699a      	ldr	r2, [r3, #24]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800527a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	699a      	ldr	r2, [r3, #24]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800528a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	6999      	ldr	r1, [r3, #24]
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	021a      	lsls	r2, r3, #8
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	430a      	orrs	r2, r1
 800529e:	619a      	str	r2, [r3, #24]
      break;
 80052a0:	e043      	b.n	800532a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	68b9      	ldr	r1, [r7, #8]
 80052a8:	4618      	mov	r0, r3
 80052aa:	f000 fa05 	bl	80056b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	69da      	ldr	r2, [r3, #28]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f042 0208 	orr.w	r2, r2, #8
 80052bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	69da      	ldr	r2, [r3, #28]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f022 0204 	bic.w	r2, r2, #4
 80052cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	69d9      	ldr	r1, [r3, #28]
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	691a      	ldr	r2, [r3, #16]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	430a      	orrs	r2, r1
 80052de:	61da      	str	r2, [r3, #28]
      break;
 80052e0:	e023      	b.n	800532a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68b9      	ldr	r1, [r7, #8]
 80052e8:	4618      	mov	r0, r3
 80052ea:	f000 fa59 	bl	80057a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	69da      	ldr	r2, [r3, #28]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	69da      	ldr	r2, [r3, #28]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800530c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	69d9      	ldr	r1, [r3, #28]
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	691b      	ldr	r3, [r3, #16]
 8005318:	021a      	lsls	r2, r3, #8
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	430a      	orrs	r2, r1
 8005320:	61da      	str	r2, [r3, #28]
      break;
 8005322:	e002      	b.n	800532a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	75fb      	strb	r3, [r7, #23]
      break;
 8005328:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2200      	movs	r2, #0
 800532e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005332:	7dfb      	ldrb	r3, [r7, #23]
}
 8005334:	4618      	mov	r0, r3
 8005336:	3718      	adds	r7, #24
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}

0800533c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800533c:	b480      	push	{r7}
 800533e:	b083      	sub	sp, #12
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005344:	bf00      	nop
 8005346:	370c      	adds	r7, #12
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr

08005350 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005358:	bf00      	nop
 800535a:	370c      	adds	r7, #12
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr

08005364 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005364:	b480      	push	{r7}
 8005366:	b083      	sub	sp, #12
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800536c:	bf00      	nop
 800536e:	370c      	adds	r7, #12
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr

08005378 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005378:	b480      	push	{r7}
 800537a:	b083      	sub	sp, #12
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005380:	bf00      	nop
 8005382:	370c      	adds	r7, #12
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr

0800538c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800538c:	b480      	push	{r7}
 800538e:	b083      	sub	sp, #12
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005394:	bf00      	nop
 8005396:	370c      	adds	r7, #12
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	4a43      	ldr	r2, [pc, #268]	@ (80054c0 <TIM_Base_SetConfig+0x120>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d013      	beq.n	80053e0 <TIM_Base_SetConfig+0x40>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053be:	d00f      	beq.n	80053e0 <TIM_Base_SetConfig+0x40>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	4a40      	ldr	r2, [pc, #256]	@ (80054c4 <TIM_Base_SetConfig+0x124>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d00b      	beq.n	80053e0 <TIM_Base_SetConfig+0x40>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	4a3f      	ldr	r2, [pc, #252]	@ (80054c8 <TIM_Base_SetConfig+0x128>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d007      	beq.n	80053e0 <TIM_Base_SetConfig+0x40>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	4a3e      	ldr	r2, [pc, #248]	@ (80054cc <TIM_Base_SetConfig+0x12c>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d003      	beq.n	80053e0 <TIM_Base_SetConfig+0x40>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	4a3d      	ldr	r2, [pc, #244]	@ (80054d0 <TIM_Base_SetConfig+0x130>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d108      	bne.n	80053f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	68fa      	ldr	r2, [r7, #12]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a32      	ldr	r2, [pc, #200]	@ (80054c0 <TIM_Base_SetConfig+0x120>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d02b      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005400:	d027      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	4a2f      	ldr	r2, [pc, #188]	@ (80054c4 <TIM_Base_SetConfig+0x124>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d023      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a2e      	ldr	r2, [pc, #184]	@ (80054c8 <TIM_Base_SetConfig+0x128>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d01f      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a2d      	ldr	r2, [pc, #180]	@ (80054cc <TIM_Base_SetConfig+0x12c>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d01b      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4a2c      	ldr	r2, [pc, #176]	@ (80054d0 <TIM_Base_SetConfig+0x130>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d017      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a2b      	ldr	r2, [pc, #172]	@ (80054d4 <TIM_Base_SetConfig+0x134>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d013      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	4a2a      	ldr	r2, [pc, #168]	@ (80054d8 <TIM_Base_SetConfig+0x138>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d00f      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4a29      	ldr	r2, [pc, #164]	@ (80054dc <TIM_Base_SetConfig+0x13c>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d00b      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4a28      	ldr	r2, [pc, #160]	@ (80054e0 <TIM_Base_SetConfig+0x140>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d007      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	4a27      	ldr	r2, [pc, #156]	@ (80054e4 <TIM_Base_SetConfig+0x144>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d003      	beq.n	8005452 <TIM_Base_SetConfig+0xb2>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	4a26      	ldr	r2, [pc, #152]	@ (80054e8 <TIM_Base_SetConfig+0x148>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d108      	bne.n	8005464 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005458:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	68db      	ldr	r3, [r3, #12]
 800545e:	68fa      	ldr	r2, [r7, #12]
 8005460:	4313      	orrs	r3, r2
 8005462:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	695b      	ldr	r3, [r3, #20]
 800546e:	4313      	orrs	r3, r2
 8005470:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	689a      	ldr	r2, [r3, #8]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	4a0e      	ldr	r2, [pc, #56]	@ (80054c0 <TIM_Base_SetConfig+0x120>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d003      	beq.n	8005492 <TIM_Base_SetConfig+0xf2>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	4a10      	ldr	r2, [pc, #64]	@ (80054d0 <TIM_Base_SetConfig+0x130>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d103      	bne.n	800549a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	691a      	ldr	r2, [r3, #16]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f043 0204 	orr.w	r2, r3, #4
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2201      	movs	r2, #1
 80054aa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	68fa      	ldr	r2, [r7, #12]
 80054b0:	601a      	str	r2, [r3, #0]
}
 80054b2:	bf00      	nop
 80054b4:	3714      	adds	r7, #20
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	40010000 	.word	0x40010000
 80054c4:	40000400 	.word	0x40000400
 80054c8:	40000800 	.word	0x40000800
 80054cc:	40000c00 	.word	0x40000c00
 80054d0:	40010400 	.word	0x40010400
 80054d4:	40014000 	.word	0x40014000
 80054d8:	40014400 	.word	0x40014400
 80054dc:	40014800 	.word	0x40014800
 80054e0:	40001800 	.word	0x40001800
 80054e4:	40001c00 	.word	0x40001c00
 80054e8:	40002000 	.word	0x40002000

080054ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b087      	sub	sp, #28
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6a1b      	ldr	r3, [r3, #32]
 80054fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a1b      	ldr	r3, [r3, #32]
 8005500:	f023 0201 	bic.w	r2, r3, #1
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	699b      	ldr	r3, [r3, #24]
 8005512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800551a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f023 0303 	bic.w	r3, r3, #3
 8005522:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	4313      	orrs	r3, r2
 800552c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	f023 0302 	bic.w	r3, r3, #2
 8005534:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	697a      	ldr	r2, [r7, #20]
 800553c:	4313      	orrs	r3, r2
 800553e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a20      	ldr	r2, [pc, #128]	@ (80055c4 <TIM_OC1_SetConfig+0xd8>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d003      	beq.n	8005550 <TIM_OC1_SetConfig+0x64>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	4a1f      	ldr	r2, [pc, #124]	@ (80055c8 <TIM_OC1_SetConfig+0xdc>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d10c      	bne.n	800556a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	f023 0308 	bic.w	r3, r3, #8
 8005556:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	697a      	ldr	r2, [r7, #20]
 800555e:	4313      	orrs	r3, r2
 8005560:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	f023 0304 	bic.w	r3, r3, #4
 8005568:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a15      	ldr	r2, [pc, #84]	@ (80055c4 <TIM_OC1_SetConfig+0xd8>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d003      	beq.n	800557a <TIM_OC1_SetConfig+0x8e>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a14      	ldr	r2, [pc, #80]	@ (80055c8 <TIM_OC1_SetConfig+0xdc>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d111      	bne.n	800559e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005580:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005588:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	695b      	ldr	r3, [r3, #20]
 800558e:	693a      	ldr	r2, [r7, #16]
 8005590:	4313      	orrs	r3, r2
 8005592:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	699b      	ldr	r3, [r3, #24]
 8005598:	693a      	ldr	r2, [r7, #16]
 800559a:	4313      	orrs	r3, r2
 800559c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	693a      	ldr	r2, [r7, #16]
 80055a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	68fa      	ldr	r2, [r7, #12]
 80055a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	685a      	ldr	r2, [r3, #4]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	697a      	ldr	r2, [r7, #20]
 80055b6:	621a      	str	r2, [r3, #32]
}
 80055b8:	bf00      	nop
 80055ba:	371c      	adds	r7, #28
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr
 80055c4:	40010000 	.word	0x40010000
 80055c8:	40010400 	.word	0x40010400

080055cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b087      	sub	sp, #28
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a1b      	ldr	r3, [r3, #32]
 80055da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6a1b      	ldr	r3, [r3, #32]
 80055e0:	f023 0210 	bic.w	r2, r3, #16
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	699b      	ldr	r3, [r3, #24]
 80055f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005602:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	021b      	lsls	r3, r3, #8
 800560a:	68fa      	ldr	r2, [r7, #12]
 800560c:	4313      	orrs	r3, r2
 800560e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	f023 0320 	bic.w	r3, r3, #32
 8005616:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	011b      	lsls	r3, r3, #4
 800561e:	697a      	ldr	r2, [r7, #20]
 8005620:	4313      	orrs	r3, r2
 8005622:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	4a22      	ldr	r2, [pc, #136]	@ (80056b0 <TIM_OC2_SetConfig+0xe4>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d003      	beq.n	8005634 <TIM_OC2_SetConfig+0x68>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	4a21      	ldr	r2, [pc, #132]	@ (80056b4 <TIM_OC2_SetConfig+0xe8>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d10d      	bne.n	8005650 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800563a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	68db      	ldr	r3, [r3, #12]
 8005640:	011b      	lsls	r3, r3, #4
 8005642:	697a      	ldr	r2, [r7, #20]
 8005644:	4313      	orrs	r3, r2
 8005646:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800564e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	4a17      	ldr	r2, [pc, #92]	@ (80056b0 <TIM_OC2_SetConfig+0xe4>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d003      	beq.n	8005660 <TIM_OC2_SetConfig+0x94>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	4a16      	ldr	r2, [pc, #88]	@ (80056b4 <TIM_OC2_SetConfig+0xe8>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d113      	bne.n	8005688 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005666:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800566e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	695b      	ldr	r3, [r3, #20]
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	693a      	ldr	r2, [r7, #16]
 8005678:	4313      	orrs	r3, r2
 800567a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	699b      	ldr	r3, [r3, #24]
 8005680:	009b      	lsls	r3, r3, #2
 8005682:	693a      	ldr	r2, [r7, #16]
 8005684:	4313      	orrs	r3, r2
 8005686:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	693a      	ldr	r2, [r7, #16]
 800568c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	68fa      	ldr	r2, [r7, #12]
 8005692:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	685a      	ldr	r2, [r3, #4]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	697a      	ldr	r2, [r7, #20]
 80056a0:	621a      	str	r2, [r3, #32]
}
 80056a2:	bf00      	nop
 80056a4:	371c      	adds	r7, #28
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
 80056ae:	bf00      	nop
 80056b0:	40010000 	.word	0x40010000
 80056b4:	40010400 	.word	0x40010400

080056b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b087      	sub	sp, #28
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6a1b      	ldr	r3, [r3, #32]
 80056c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6a1b      	ldr	r3, [r3, #32]
 80056cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	69db      	ldr	r3, [r3, #28]
 80056de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f023 0303 	bic.w	r3, r3, #3
 80056ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	68fa      	ldr	r2, [r7, #12]
 80056f6:	4313      	orrs	r3, r2
 80056f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005700:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	021b      	lsls	r3, r3, #8
 8005708:	697a      	ldr	r2, [r7, #20]
 800570a:	4313      	orrs	r3, r2
 800570c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a21      	ldr	r2, [pc, #132]	@ (8005798 <TIM_OC3_SetConfig+0xe0>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d003      	beq.n	800571e <TIM_OC3_SetConfig+0x66>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a20      	ldr	r2, [pc, #128]	@ (800579c <TIM_OC3_SetConfig+0xe4>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d10d      	bne.n	800573a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005724:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	021b      	lsls	r3, r3, #8
 800572c:	697a      	ldr	r2, [r7, #20]
 800572e:	4313      	orrs	r3, r2
 8005730:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005738:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	4a16      	ldr	r2, [pc, #88]	@ (8005798 <TIM_OC3_SetConfig+0xe0>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d003      	beq.n	800574a <TIM_OC3_SetConfig+0x92>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	4a15      	ldr	r2, [pc, #84]	@ (800579c <TIM_OC3_SetConfig+0xe4>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d113      	bne.n	8005772 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005750:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005758:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	695b      	ldr	r3, [r3, #20]
 800575e:	011b      	lsls	r3, r3, #4
 8005760:	693a      	ldr	r2, [r7, #16]
 8005762:	4313      	orrs	r3, r2
 8005764:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	699b      	ldr	r3, [r3, #24]
 800576a:	011b      	lsls	r3, r3, #4
 800576c:	693a      	ldr	r2, [r7, #16]
 800576e:	4313      	orrs	r3, r2
 8005770:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	693a      	ldr	r2, [r7, #16]
 8005776:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	68fa      	ldr	r2, [r7, #12]
 800577c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	685a      	ldr	r2, [r3, #4]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	697a      	ldr	r2, [r7, #20]
 800578a:	621a      	str	r2, [r3, #32]
}
 800578c:	bf00      	nop
 800578e:	371c      	adds	r7, #28
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr
 8005798:	40010000 	.word	0x40010000
 800579c:	40010400 	.word	0x40010400

080057a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b087      	sub	sp, #28
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6a1b      	ldr	r3, [r3, #32]
 80057ae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6a1b      	ldr	r3, [r3, #32]
 80057b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	69db      	ldr	r3, [r3, #28]
 80057c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	021b      	lsls	r3, r3, #8
 80057de:	68fa      	ldr	r2, [r7, #12]
 80057e0:	4313      	orrs	r3, r2
 80057e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80057ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	031b      	lsls	r3, r3, #12
 80057f2:	693a      	ldr	r2, [r7, #16]
 80057f4:	4313      	orrs	r3, r2
 80057f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	4a12      	ldr	r2, [pc, #72]	@ (8005844 <TIM_OC4_SetConfig+0xa4>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d003      	beq.n	8005808 <TIM_OC4_SetConfig+0x68>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	4a11      	ldr	r2, [pc, #68]	@ (8005848 <TIM_OC4_SetConfig+0xa8>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d109      	bne.n	800581c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800580e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	695b      	ldr	r3, [r3, #20]
 8005814:	019b      	lsls	r3, r3, #6
 8005816:	697a      	ldr	r2, [r7, #20]
 8005818:	4313      	orrs	r3, r2
 800581a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	697a      	ldr	r2, [r7, #20]
 8005820:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	68fa      	ldr	r2, [r7, #12]
 8005826:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	685a      	ldr	r2, [r3, #4]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	693a      	ldr	r2, [r7, #16]
 8005834:	621a      	str	r2, [r3, #32]
}
 8005836:	bf00      	nop
 8005838:	371c      	adds	r7, #28
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr
 8005842:	bf00      	nop
 8005844:	40010000 	.word	0x40010000
 8005848:	40010400 	.word	0x40010400

0800584c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800584c:	b480      	push	{r7}
 800584e:	b085      	sub	sp, #20
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
 8005854:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800585c:	2b01      	cmp	r3, #1
 800585e:	d101      	bne.n	8005864 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005860:	2302      	movs	r3, #2
 8005862:	e05a      	b.n	800591a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2202      	movs	r2, #2
 8005870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800588a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	68fa      	ldr	r2, [r7, #12]
 8005892:	4313      	orrs	r3, r2
 8005894:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	68fa      	ldr	r2, [r7, #12]
 800589c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a21      	ldr	r2, [pc, #132]	@ (8005928 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d022      	beq.n	80058ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058b0:	d01d      	beq.n	80058ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a1d      	ldr	r2, [pc, #116]	@ (800592c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d018      	beq.n	80058ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a1b      	ldr	r2, [pc, #108]	@ (8005930 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d013      	beq.n	80058ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a1a      	ldr	r2, [pc, #104]	@ (8005934 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d00e      	beq.n	80058ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a18      	ldr	r2, [pc, #96]	@ (8005938 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d009      	beq.n	80058ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a17      	ldr	r2, [pc, #92]	@ (800593c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d004      	beq.n	80058ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a15      	ldr	r2, [pc, #84]	@ (8005940 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d10c      	bne.n	8005908 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	68ba      	ldr	r2, [r7, #8]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	68ba      	ldr	r2, [r7, #8]
 8005906:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005918:	2300      	movs	r3, #0
}
 800591a:	4618      	mov	r0, r3
 800591c:	3714      	adds	r7, #20
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop
 8005928:	40010000 	.word	0x40010000
 800592c:	40000400 	.word	0x40000400
 8005930:	40000800 	.word	0x40000800
 8005934:	40000c00 	.word	0x40000c00
 8005938:	40010400 	.word	0x40010400
 800593c:	40014000 	.word	0x40014000
 8005940:	40001800 	.word	0x40001800

08005944 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005944:	b480      	push	{r7}
 8005946:	b083      	sub	sp, #12
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800594c:	bf00      	nop
 800594e:	370c      	adds	r7, #12
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr

08005958 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005958:	b480      	push	{r7}
 800595a:	b083      	sub	sp, #12
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005960:	bf00      	nop
 8005962:	370c      	adds	r7, #12
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr

0800596c <__cvt>:
 800596c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005970:	ec57 6b10 	vmov	r6, r7, d0
 8005974:	2f00      	cmp	r7, #0
 8005976:	460c      	mov	r4, r1
 8005978:	4619      	mov	r1, r3
 800597a:	463b      	mov	r3, r7
 800597c:	bfbb      	ittet	lt
 800597e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005982:	461f      	movlt	r7, r3
 8005984:	2300      	movge	r3, #0
 8005986:	232d      	movlt	r3, #45	@ 0x2d
 8005988:	700b      	strb	r3, [r1, #0]
 800598a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800598c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005990:	4691      	mov	r9, r2
 8005992:	f023 0820 	bic.w	r8, r3, #32
 8005996:	bfbc      	itt	lt
 8005998:	4632      	movlt	r2, r6
 800599a:	4616      	movlt	r6, r2
 800599c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80059a0:	d005      	beq.n	80059ae <__cvt+0x42>
 80059a2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80059a6:	d100      	bne.n	80059aa <__cvt+0x3e>
 80059a8:	3401      	adds	r4, #1
 80059aa:	2102      	movs	r1, #2
 80059ac:	e000      	b.n	80059b0 <__cvt+0x44>
 80059ae:	2103      	movs	r1, #3
 80059b0:	ab03      	add	r3, sp, #12
 80059b2:	9301      	str	r3, [sp, #4]
 80059b4:	ab02      	add	r3, sp, #8
 80059b6:	9300      	str	r3, [sp, #0]
 80059b8:	ec47 6b10 	vmov	d0, r6, r7
 80059bc:	4653      	mov	r3, sl
 80059be:	4622      	mov	r2, r4
 80059c0:	f000 fe5a 	bl	8006678 <_dtoa_r>
 80059c4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80059c8:	4605      	mov	r5, r0
 80059ca:	d119      	bne.n	8005a00 <__cvt+0x94>
 80059cc:	f019 0f01 	tst.w	r9, #1
 80059d0:	d00e      	beq.n	80059f0 <__cvt+0x84>
 80059d2:	eb00 0904 	add.w	r9, r0, r4
 80059d6:	2200      	movs	r2, #0
 80059d8:	2300      	movs	r3, #0
 80059da:	4630      	mov	r0, r6
 80059dc:	4639      	mov	r1, r7
 80059de:	f7fb f873 	bl	8000ac8 <__aeabi_dcmpeq>
 80059e2:	b108      	cbz	r0, 80059e8 <__cvt+0x7c>
 80059e4:	f8cd 900c 	str.w	r9, [sp, #12]
 80059e8:	2230      	movs	r2, #48	@ 0x30
 80059ea:	9b03      	ldr	r3, [sp, #12]
 80059ec:	454b      	cmp	r3, r9
 80059ee:	d31e      	bcc.n	8005a2e <__cvt+0xc2>
 80059f0:	9b03      	ldr	r3, [sp, #12]
 80059f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80059f4:	1b5b      	subs	r3, r3, r5
 80059f6:	4628      	mov	r0, r5
 80059f8:	6013      	str	r3, [r2, #0]
 80059fa:	b004      	add	sp, #16
 80059fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a00:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a04:	eb00 0904 	add.w	r9, r0, r4
 8005a08:	d1e5      	bne.n	80059d6 <__cvt+0x6a>
 8005a0a:	7803      	ldrb	r3, [r0, #0]
 8005a0c:	2b30      	cmp	r3, #48	@ 0x30
 8005a0e:	d10a      	bne.n	8005a26 <__cvt+0xba>
 8005a10:	2200      	movs	r2, #0
 8005a12:	2300      	movs	r3, #0
 8005a14:	4630      	mov	r0, r6
 8005a16:	4639      	mov	r1, r7
 8005a18:	f7fb f856 	bl	8000ac8 <__aeabi_dcmpeq>
 8005a1c:	b918      	cbnz	r0, 8005a26 <__cvt+0xba>
 8005a1e:	f1c4 0401 	rsb	r4, r4, #1
 8005a22:	f8ca 4000 	str.w	r4, [sl]
 8005a26:	f8da 3000 	ldr.w	r3, [sl]
 8005a2a:	4499      	add	r9, r3
 8005a2c:	e7d3      	b.n	80059d6 <__cvt+0x6a>
 8005a2e:	1c59      	adds	r1, r3, #1
 8005a30:	9103      	str	r1, [sp, #12]
 8005a32:	701a      	strb	r2, [r3, #0]
 8005a34:	e7d9      	b.n	80059ea <__cvt+0x7e>

08005a36 <__exponent>:
 8005a36:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a38:	2900      	cmp	r1, #0
 8005a3a:	bfba      	itte	lt
 8005a3c:	4249      	neglt	r1, r1
 8005a3e:	232d      	movlt	r3, #45	@ 0x2d
 8005a40:	232b      	movge	r3, #43	@ 0x2b
 8005a42:	2909      	cmp	r1, #9
 8005a44:	7002      	strb	r2, [r0, #0]
 8005a46:	7043      	strb	r3, [r0, #1]
 8005a48:	dd29      	ble.n	8005a9e <__exponent+0x68>
 8005a4a:	f10d 0307 	add.w	r3, sp, #7
 8005a4e:	461d      	mov	r5, r3
 8005a50:	270a      	movs	r7, #10
 8005a52:	461a      	mov	r2, r3
 8005a54:	fbb1 f6f7 	udiv	r6, r1, r7
 8005a58:	fb07 1416 	mls	r4, r7, r6, r1
 8005a5c:	3430      	adds	r4, #48	@ 0x30
 8005a5e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005a62:	460c      	mov	r4, r1
 8005a64:	2c63      	cmp	r4, #99	@ 0x63
 8005a66:	f103 33ff 	add.w	r3, r3, #4294967295
 8005a6a:	4631      	mov	r1, r6
 8005a6c:	dcf1      	bgt.n	8005a52 <__exponent+0x1c>
 8005a6e:	3130      	adds	r1, #48	@ 0x30
 8005a70:	1e94      	subs	r4, r2, #2
 8005a72:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005a76:	1c41      	adds	r1, r0, #1
 8005a78:	4623      	mov	r3, r4
 8005a7a:	42ab      	cmp	r3, r5
 8005a7c:	d30a      	bcc.n	8005a94 <__exponent+0x5e>
 8005a7e:	f10d 0309 	add.w	r3, sp, #9
 8005a82:	1a9b      	subs	r3, r3, r2
 8005a84:	42ac      	cmp	r4, r5
 8005a86:	bf88      	it	hi
 8005a88:	2300      	movhi	r3, #0
 8005a8a:	3302      	adds	r3, #2
 8005a8c:	4403      	add	r3, r0
 8005a8e:	1a18      	subs	r0, r3, r0
 8005a90:	b003      	add	sp, #12
 8005a92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a94:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005a98:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005a9c:	e7ed      	b.n	8005a7a <__exponent+0x44>
 8005a9e:	2330      	movs	r3, #48	@ 0x30
 8005aa0:	3130      	adds	r1, #48	@ 0x30
 8005aa2:	7083      	strb	r3, [r0, #2]
 8005aa4:	70c1      	strb	r1, [r0, #3]
 8005aa6:	1d03      	adds	r3, r0, #4
 8005aa8:	e7f1      	b.n	8005a8e <__exponent+0x58>
	...

08005aac <_printf_float>:
 8005aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ab0:	b08d      	sub	sp, #52	@ 0x34
 8005ab2:	460c      	mov	r4, r1
 8005ab4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005ab8:	4616      	mov	r6, r2
 8005aba:	461f      	mov	r7, r3
 8005abc:	4605      	mov	r5, r0
 8005abe:	f000 fcdb 	bl	8006478 <_localeconv_r>
 8005ac2:	6803      	ldr	r3, [r0, #0]
 8005ac4:	9304      	str	r3, [sp, #16]
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f7fa fbd2 	bl	8000270 <strlen>
 8005acc:	2300      	movs	r3, #0
 8005ace:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ad0:	f8d8 3000 	ldr.w	r3, [r8]
 8005ad4:	9005      	str	r0, [sp, #20]
 8005ad6:	3307      	adds	r3, #7
 8005ad8:	f023 0307 	bic.w	r3, r3, #7
 8005adc:	f103 0208 	add.w	r2, r3, #8
 8005ae0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005ae4:	f8d4 b000 	ldr.w	fp, [r4]
 8005ae8:	f8c8 2000 	str.w	r2, [r8]
 8005aec:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005af0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005af4:	9307      	str	r3, [sp, #28]
 8005af6:	f8cd 8018 	str.w	r8, [sp, #24]
 8005afa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005afe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b02:	4b9c      	ldr	r3, [pc, #624]	@ (8005d74 <_printf_float+0x2c8>)
 8005b04:	f04f 32ff 	mov.w	r2, #4294967295
 8005b08:	f7fb f810 	bl	8000b2c <__aeabi_dcmpun>
 8005b0c:	bb70      	cbnz	r0, 8005b6c <_printf_float+0xc0>
 8005b0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b12:	4b98      	ldr	r3, [pc, #608]	@ (8005d74 <_printf_float+0x2c8>)
 8005b14:	f04f 32ff 	mov.w	r2, #4294967295
 8005b18:	f7fa ffea 	bl	8000af0 <__aeabi_dcmple>
 8005b1c:	bb30      	cbnz	r0, 8005b6c <_printf_float+0xc0>
 8005b1e:	2200      	movs	r2, #0
 8005b20:	2300      	movs	r3, #0
 8005b22:	4640      	mov	r0, r8
 8005b24:	4649      	mov	r1, r9
 8005b26:	f7fa ffd9 	bl	8000adc <__aeabi_dcmplt>
 8005b2a:	b110      	cbz	r0, 8005b32 <_printf_float+0x86>
 8005b2c:	232d      	movs	r3, #45	@ 0x2d
 8005b2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b32:	4a91      	ldr	r2, [pc, #580]	@ (8005d78 <_printf_float+0x2cc>)
 8005b34:	4b91      	ldr	r3, [pc, #580]	@ (8005d7c <_printf_float+0x2d0>)
 8005b36:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005b3a:	bf8c      	ite	hi
 8005b3c:	4690      	movhi	r8, r2
 8005b3e:	4698      	movls	r8, r3
 8005b40:	2303      	movs	r3, #3
 8005b42:	6123      	str	r3, [r4, #16]
 8005b44:	f02b 0304 	bic.w	r3, fp, #4
 8005b48:	6023      	str	r3, [r4, #0]
 8005b4a:	f04f 0900 	mov.w	r9, #0
 8005b4e:	9700      	str	r7, [sp, #0]
 8005b50:	4633      	mov	r3, r6
 8005b52:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005b54:	4621      	mov	r1, r4
 8005b56:	4628      	mov	r0, r5
 8005b58:	f000 f9d2 	bl	8005f00 <_printf_common>
 8005b5c:	3001      	adds	r0, #1
 8005b5e:	f040 808d 	bne.w	8005c7c <_printf_float+0x1d0>
 8005b62:	f04f 30ff 	mov.w	r0, #4294967295
 8005b66:	b00d      	add	sp, #52	@ 0x34
 8005b68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b6c:	4642      	mov	r2, r8
 8005b6e:	464b      	mov	r3, r9
 8005b70:	4640      	mov	r0, r8
 8005b72:	4649      	mov	r1, r9
 8005b74:	f7fa ffda 	bl	8000b2c <__aeabi_dcmpun>
 8005b78:	b140      	cbz	r0, 8005b8c <_printf_float+0xe0>
 8005b7a:	464b      	mov	r3, r9
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	bfbc      	itt	lt
 8005b80:	232d      	movlt	r3, #45	@ 0x2d
 8005b82:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005b86:	4a7e      	ldr	r2, [pc, #504]	@ (8005d80 <_printf_float+0x2d4>)
 8005b88:	4b7e      	ldr	r3, [pc, #504]	@ (8005d84 <_printf_float+0x2d8>)
 8005b8a:	e7d4      	b.n	8005b36 <_printf_float+0x8a>
 8005b8c:	6863      	ldr	r3, [r4, #4]
 8005b8e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005b92:	9206      	str	r2, [sp, #24]
 8005b94:	1c5a      	adds	r2, r3, #1
 8005b96:	d13b      	bne.n	8005c10 <_printf_float+0x164>
 8005b98:	2306      	movs	r3, #6
 8005b9a:	6063      	str	r3, [r4, #4]
 8005b9c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	6022      	str	r2, [r4, #0]
 8005ba4:	9303      	str	r3, [sp, #12]
 8005ba6:	ab0a      	add	r3, sp, #40	@ 0x28
 8005ba8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005bac:	ab09      	add	r3, sp, #36	@ 0x24
 8005bae:	9300      	str	r3, [sp, #0]
 8005bb0:	6861      	ldr	r1, [r4, #4]
 8005bb2:	ec49 8b10 	vmov	d0, r8, r9
 8005bb6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005bba:	4628      	mov	r0, r5
 8005bbc:	f7ff fed6 	bl	800596c <__cvt>
 8005bc0:	9b06      	ldr	r3, [sp, #24]
 8005bc2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005bc4:	2b47      	cmp	r3, #71	@ 0x47
 8005bc6:	4680      	mov	r8, r0
 8005bc8:	d129      	bne.n	8005c1e <_printf_float+0x172>
 8005bca:	1cc8      	adds	r0, r1, #3
 8005bcc:	db02      	blt.n	8005bd4 <_printf_float+0x128>
 8005bce:	6863      	ldr	r3, [r4, #4]
 8005bd0:	4299      	cmp	r1, r3
 8005bd2:	dd41      	ble.n	8005c58 <_printf_float+0x1ac>
 8005bd4:	f1aa 0a02 	sub.w	sl, sl, #2
 8005bd8:	fa5f fa8a 	uxtb.w	sl, sl
 8005bdc:	3901      	subs	r1, #1
 8005bde:	4652      	mov	r2, sl
 8005be0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005be4:	9109      	str	r1, [sp, #36]	@ 0x24
 8005be6:	f7ff ff26 	bl	8005a36 <__exponent>
 8005bea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005bec:	1813      	adds	r3, r2, r0
 8005bee:	2a01      	cmp	r2, #1
 8005bf0:	4681      	mov	r9, r0
 8005bf2:	6123      	str	r3, [r4, #16]
 8005bf4:	dc02      	bgt.n	8005bfc <_printf_float+0x150>
 8005bf6:	6822      	ldr	r2, [r4, #0]
 8005bf8:	07d2      	lsls	r2, r2, #31
 8005bfa:	d501      	bpl.n	8005c00 <_printf_float+0x154>
 8005bfc:	3301      	adds	r3, #1
 8005bfe:	6123      	str	r3, [r4, #16]
 8005c00:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d0a2      	beq.n	8005b4e <_printf_float+0xa2>
 8005c08:	232d      	movs	r3, #45	@ 0x2d
 8005c0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c0e:	e79e      	b.n	8005b4e <_printf_float+0xa2>
 8005c10:	9a06      	ldr	r2, [sp, #24]
 8005c12:	2a47      	cmp	r2, #71	@ 0x47
 8005c14:	d1c2      	bne.n	8005b9c <_printf_float+0xf0>
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d1c0      	bne.n	8005b9c <_printf_float+0xf0>
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e7bd      	b.n	8005b9a <_printf_float+0xee>
 8005c1e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c22:	d9db      	bls.n	8005bdc <_printf_float+0x130>
 8005c24:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005c28:	d118      	bne.n	8005c5c <_printf_float+0x1b0>
 8005c2a:	2900      	cmp	r1, #0
 8005c2c:	6863      	ldr	r3, [r4, #4]
 8005c2e:	dd0b      	ble.n	8005c48 <_printf_float+0x19c>
 8005c30:	6121      	str	r1, [r4, #16]
 8005c32:	b913      	cbnz	r3, 8005c3a <_printf_float+0x18e>
 8005c34:	6822      	ldr	r2, [r4, #0]
 8005c36:	07d0      	lsls	r0, r2, #31
 8005c38:	d502      	bpl.n	8005c40 <_printf_float+0x194>
 8005c3a:	3301      	adds	r3, #1
 8005c3c:	440b      	add	r3, r1
 8005c3e:	6123      	str	r3, [r4, #16]
 8005c40:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005c42:	f04f 0900 	mov.w	r9, #0
 8005c46:	e7db      	b.n	8005c00 <_printf_float+0x154>
 8005c48:	b913      	cbnz	r3, 8005c50 <_printf_float+0x1a4>
 8005c4a:	6822      	ldr	r2, [r4, #0]
 8005c4c:	07d2      	lsls	r2, r2, #31
 8005c4e:	d501      	bpl.n	8005c54 <_printf_float+0x1a8>
 8005c50:	3302      	adds	r3, #2
 8005c52:	e7f4      	b.n	8005c3e <_printf_float+0x192>
 8005c54:	2301      	movs	r3, #1
 8005c56:	e7f2      	b.n	8005c3e <_printf_float+0x192>
 8005c58:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005c5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c5e:	4299      	cmp	r1, r3
 8005c60:	db05      	blt.n	8005c6e <_printf_float+0x1c2>
 8005c62:	6823      	ldr	r3, [r4, #0]
 8005c64:	6121      	str	r1, [r4, #16]
 8005c66:	07d8      	lsls	r0, r3, #31
 8005c68:	d5ea      	bpl.n	8005c40 <_printf_float+0x194>
 8005c6a:	1c4b      	adds	r3, r1, #1
 8005c6c:	e7e7      	b.n	8005c3e <_printf_float+0x192>
 8005c6e:	2900      	cmp	r1, #0
 8005c70:	bfd4      	ite	le
 8005c72:	f1c1 0202 	rsble	r2, r1, #2
 8005c76:	2201      	movgt	r2, #1
 8005c78:	4413      	add	r3, r2
 8005c7a:	e7e0      	b.n	8005c3e <_printf_float+0x192>
 8005c7c:	6823      	ldr	r3, [r4, #0]
 8005c7e:	055a      	lsls	r2, r3, #21
 8005c80:	d407      	bmi.n	8005c92 <_printf_float+0x1e6>
 8005c82:	6923      	ldr	r3, [r4, #16]
 8005c84:	4642      	mov	r2, r8
 8005c86:	4631      	mov	r1, r6
 8005c88:	4628      	mov	r0, r5
 8005c8a:	47b8      	blx	r7
 8005c8c:	3001      	adds	r0, #1
 8005c8e:	d12b      	bne.n	8005ce8 <_printf_float+0x23c>
 8005c90:	e767      	b.n	8005b62 <_printf_float+0xb6>
 8005c92:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c96:	f240 80dd 	bls.w	8005e54 <_printf_float+0x3a8>
 8005c9a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	f7fa ff11 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ca6:	2800      	cmp	r0, #0
 8005ca8:	d033      	beq.n	8005d12 <_printf_float+0x266>
 8005caa:	4a37      	ldr	r2, [pc, #220]	@ (8005d88 <_printf_float+0x2dc>)
 8005cac:	2301      	movs	r3, #1
 8005cae:	4631      	mov	r1, r6
 8005cb0:	4628      	mov	r0, r5
 8005cb2:	47b8      	blx	r7
 8005cb4:	3001      	adds	r0, #1
 8005cb6:	f43f af54 	beq.w	8005b62 <_printf_float+0xb6>
 8005cba:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005cbe:	4543      	cmp	r3, r8
 8005cc0:	db02      	blt.n	8005cc8 <_printf_float+0x21c>
 8005cc2:	6823      	ldr	r3, [r4, #0]
 8005cc4:	07d8      	lsls	r0, r3, #31
 8005cc6:	d50f      	bpl.n	8005ce8 <_printf_float+0x23c>
 8005cc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ccc:	4631      	mov	r1, r6
 8005cce:	4628      	mov	r0, r5
 8005cd0:	47b8      	blx	r7
 8005cd2:	3001      	adds	r0, #1
 8005cd4:	f43f af45 	beq.w	8005b62 <_printf_float+0xb6>
 8005cd8:	f04f 0900 	mov.w	r9, #0
 8005cdc:	f108 38ff 	add.w	r8, r8, #4294967295
 8005ce0:	f104 0a1a 	add.w	sl, r4, #26
 8005ce4:	45c8      	cmp	r8, r9
 8005ce6:	dc09      	bgt.n	8005cfc <_printf_float+0x250>
 8005ce8:	6823      	ldr	r3, [r4, #0]
 8005cea:	079b      	lsls	r3, r3, #30
 8005cec:	f100 8103 	bmi.w	8005ef6 <_printf_float+0x44a>
 8005cf0:	68e0      	ldr	r0, [r4, #12]
 8005cf2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005cf4:	4298      	cmp	r0, r3
 8005cf6:	bfb8      	it	lt
 8005cf8:	4618      	movlt	r0, r3
 8005cfa:	e734      	b.n	8005b66 <_printf_float+0xba>
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	4652      	mov	r2, sl
 8005d00:	4631      	mov	r1, r6
 8005d02:	4628      	mov	r0, r5
 8005d04:	47b8      	blx	r7
 8005d06:	3001      	adds	r0, #1
 8005d08:	f43f af2b 	beq.w	8005b62 <_printf_float+0xb6>
 8005d0c:	f109 0901 	add.w	r9, r9, #1
 8005d10:	e7e8      	b.n	8005ce4 <_printf_float+0x238>
 8005d12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	dc39      	bgt.n	8005d8c <_printf_float+0x2e0>
 8005d18:	4a1b      	ldr	r2, [pc, #108]	@ (8005d88 <_printf_float+0x2dc>)
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	4631      	mov	r1, r6
 8005d1e:	4628      	mov	r0, r5
 8005d20:	47b8      	blx	r7
 8005d22:	3001      	adds	r0, #1
 8005d24:	f43f af1d 	beq.w	8005b62 <_printf_float+0xb6>
 8005d28:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005d2c:	ea59 0303 	orrs.w	r3, r9, r3
 8005d30:	d102      	bne.n	8005d38 <_printf_float+0x28c>
 8005d32:	6823      	ldr	r3, [r4, #0]
 8005d34:	07d9      	lsls	r1, r3, #31
 8005d36:	d5d7      	bpl.n	8005ce8 <_printf_float+0x23c>
 8005d38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d3c:	4631      	mov	r1, r6
 8005d3e:	4628      	mov	r0, r5
 8005d40:	47b8      	blx	r7
 8005d42:	3001      	adds	r0, #1
 8005d44:	f43f af0d 	beq.w	8005b62 <_printf_float+0xb6>
 8005d48:	f04f 0a00 	mov.w	sl, #0
 8005d4c:	f104 0b1a 	add.w	fp, r4, #26
 8005d50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d52:	425b      	negs	r3, r3
 8005d54:	4553      	cmp	r3, sl
 8005d56:	dc01      	bgt.n	8005d5c <_printf_float+0x2b0>
 8005d58:	464b      	mov	r3, r9
 8005d5a:	e793      	b.n	8005c84 <_printf_float+0x1d8>
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	465a      	mov	r2, fp
 8005d60:	4631      	mov	r1, r6
 8005d62:	4628      	mov	r0, r5
 8005d64:	47b8      	blx	r7
 8005d66:	3001      	adds	r0, #1
 8005d68:	f43f aefb 	beq.w	8005b62 <_printf_float+0xb6>
 8005d6c:	f10a 0a01 	add.w	sl, sl, #1
 8005d70:	e7ee      	b.n	8005d50 <_printf_float+0x2a4>
 8005d72:	bf00      	nop
 8005d74:	7fefffff 	.word	0x7fefffff
 8005d78:	08008868 	.word	0x08008868
 8005d7c:	08008864 	.word	0x08008864
 8005d80:	08008870 	.word	0x08008870
 8005d84:	0800886c 	.word	0x0800886c
 8005d88:	08008874 	.word	0x08008874
 8005d8c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005d8e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005d92:	4553      	cmp	r3, sl
 8005d94:	bfa8      	it	ge
 8005d96:	4653      	movge	r3, sl
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	4699      	mov	r9, r3
 8005d9c:	dc36      	bgt.n	8005e0c <_printf_float+0x360>
 8005d9e:	f04f 0b00 	mov.w	fp, #0
 8005da2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005da6:	f104 021a 	add.w	r2, r4, #26
 8005daa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005dac:	9306      	str	r3, [sp, #24]
 8005dae:	eba3 0309 	sub.w	r3, r3, r9
 8005db2:	455b      	cmp	r3, fp
 8005db4:	dc31      	bgt.n	8005e1a <_printf_float+0x36e>
 8005db6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005db8:	459a      	cmp	sl, r3
 8005dba:	dc3a      	bgt.n	8005e32 <_printf_float+0x386>
 8005dbc:	6823      	ldr	r3, [r4, #0]
 8005dbe:	07da      	lsls	r2, r3, #31
 8005dc0:	d437      	bmi.n	8005e32 <_printf_float+0x386>
 8005dc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dc4:	ebaa 0903 	sub.w	r9, sl, r3
 8005dc8:	9b06      	ldr	r3, [sp, #24]
 8005dca:	ebaa 0303 	sub.w	r3, sl, r3
 8005dce:	4599      	cmp	r9, r3
 8005dd0:	bfa8      	it	ge
 8005dd2:	4699      	movge	r9, r3
 8005dd4:	f1b9 0f00 	cmp.w	r9, #0
 8005dd8:	dc33      	bgt.n	8005e42 <_printf_float+0x396>
 8005dda:	f04f 0800 	mov.w	r8, #0
 8005dde:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005de2:	f104 0b1a 	add.w	fp, r4, #26
 8005de6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005de8:	ebaa 0303 	sub.w	r3, sl, r3
 8005dec:	eba3 0309 	sub.w	r3, r3, r9
 8005df0:	4543      	cmp	r3, r8
 8005df2:	f77f af79 	ble.w	8005ce8 <_printf_float+0x23c>
 8005df6:	2301      	movs	r3, #1
 8005df8:	465a      	mov	r2, fp
 8005dfa:	4631      	mov	r1, r6
 8005dfc:	4628      	mov	r0, r5
 8005dfe:	47b8      	blx	r7
 8005e00:	3001      	adds	r0, #1
 8005e02:	f43f aeae 	beq.w	8005b62 <_printf_float+0xb6>
 8005e06:	f108 0801 	add.w	r8, r8, #1
 8005e0a:	e7ec      	b.n	8005de6 <_printf_float+0x33a>
 8005e0c:	4642      	mov	r2, r8
 8005e0e:	4631      	mov	r1, r6
 8005e10:	4628      	mov	r0, r5
 8005e12:	47b8      	blx	r7
 8005e14:	3001      	adds	r0, #1
 8005e16:	d1c2      	bne.n	8005d9e <_printf_float+0x2f2>
 8005e18:	e6a3      	b.n	8005b62 <_printf_float+0xb6>
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	4631      	mov	r1, r6
 8005e1e:	4628      	mov	r0, r5
 8005e20:	9206      	str	r2, [sp, #24]
 8005e22:	47b8      	blx	r7
 8005e24:	3001      	adds	r0, #1
 8005e26:	f43f ae9c 	beq.w	8005b62 <_printf_float+0xb6>
 8005e2a:	9a06      	ldr	r2, [sp, #24]
 8005e2c:	f10b 0b01 	add.w	fp, fp, #1
 8005e30:	e7bb      	b.n	8005daa <_printf_float+0x2fe>
 8005e32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e36:	4631      	mov	r1, r6
 8005e38:	4628      	mov	r0, r5
 8005e3a:	47b8      	blx	r7
 8005e3c:	3001      	adds	r0, #1
 8005e3e:	d1c0      	bne.n	8005dc2 <_printf_float+0x316>
 8005e40:	e68f      	b.n	8005b62 <_printf_float+0xb6>
 8005e42:	9a06      	ldr	r2, [sp, #24]
 8005e44:	464b      	mov	r3, r9
 8005e46:	4442      	add	r2, r8
 8005e48:	4631      	mov	r1, r6
 8005e4a:	4628      	mov	r0, r5
 8005e4c:	47b8      	blx	r7
 8005e4e:	3001      	adds	r0, #1
 8005e50:	d1c3      	bne.n	8005dda <_printf_float+0x32e>
 8005e52:	e686      	b.n	8005b62 <_printf_float+0xb6>
 8005e54:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005e58:	f1ba 0f01 	cmp.w	sl, #1
 8005e5c:	dc01      	bgt.n	8005e62 <_printf_float+0x3b6>
 8005e5e:	07db      	lsls	r3, r3, #31
 8005e60:	d536      	bpl.n	8005ed0 <_printf_float+0x424>
 8005e62:	2301      	movs	r3, #1
 8005e64:	4642      	mov	r2, r8
 8005e66:	4631      	mov	r1, r6
 8005e68:	4628      	mov	r0, r5
 8005e6a:	47b8      	blx	r7
 8005e6c:	3001      	adds	r0, #1
 8005e6e:	f43f ae78 	beq.w	8005b62 <_printf_float+0xb6>
 8005e72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e76:	4631      	mov	r1, r6
 8005e78:	4628      	mov	r0, r5
 8005e7a:	47b8      	blx	r7
 8005e7c:	3001      	adds	r0, #1
 8005e7e:	f43f ae70 	beq.w	8005b62 <_printf_float+0xb6>
 8005e82:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e86:	2200      	movs	r2, #0
 8005e88:	2300      	movs	r3, #0
 8005e8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e8e:	f7fa fe1b 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e92:	b9c0      	cbnz	r0, 8005ec6 <_printf_float+0x41a>
 8005e94:	4653      	mov	r3, sl
 8005e96:	f108 0201 	add.w	r2, r8, #1
 8005e9a:	4631      	mov	r1, r6
 8005e9c:	4628      	mov	r0, r5
 8005e9e:	47b8      	blx	r7
 8005ea0:	3001      	adds	r0, #1
 8005ea2:	d10c      	bne.n	8005ebe <_printf_float+0x412>
 8005ea4:	e65d      	b.n	8005b62 <_printf_float+0xb6>
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	465a      	mov	r2, fp
 8005eaa:	4631      	mov	r1, r6
 8005eac:	4628      	mov	r0, r5
 8005eae:	47b8      	blx	r7
 8005eb0:	3001      	adds	r0, #1
 8005eb2:	f43f ae56 	beq.w	8005b62 <_printf_float+0xb6>
 8005eb6:	f108 0801 	add.w	r8, r8, #1
 8005eba:	45d0      	cmp	r8, sl
 8005ebc:	dbf3      	blt.n	8005ea6 <_printf_float+0x3fa>
 8005ebe:	464b      	mov	r3, r9
 8005ec0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005ec4:	e6df      	b.n	8005c86 <_printf_float+0x1da>
 8005ec6:	f04f 0800 	mov.w	r8, #0
 8005eca:	f104 0b1a 	add.w	fp, r4, #26
 8005ece:	e7f4      	b.n	8005eba <_printf_float+0x40e>
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	4642      	mov	r2, r8
 8005ed4:	e7e1      	b.n	8005e9a <_printf_float+0x3ee>
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	464a      	mov	r2, r9
 8005eda:	4631      	mov	r1, r6
 8005edc:	4628      	mov	r0, r5
 8005ede:	47b8      	blx	r7
 8005ee0:	3001      	adds	r0, #1
 8005ee2:	f43f ae3e 	beq.w	8005b62 <_printf_float+0xb6>
 8005ee6:	f108 0801 	add.w	r8, r8, #1
 8005eea:	68e3      	ldr	r3, [r4, #12]
 8005eec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005eee:	1a5b      	subs	r3, r3, r1
 8005ef0:	4543      	cmp	r3, r8
 8005ef2:	dcf0      	bgt.n	8005ed6 <_printf_float+0x42a>
 8005ef4:	e6fc      	b.n	8005cf0 <_printf_float+0x244>
 8005ef6:	f04f 0800 	mov.w	r8, #0
 8005efa:	f104 0919 	add.w	r9, r4, #25
 8005efe:	e7f4      	b.n	8005eea <_printf_float+0x43e>

08005f00 <_printf_common>:
 8005f00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f04:	4616      	mov	r6, r2
 8005f06:	4698      	mov	r8, r3
 8005f08:	688a      	ldr	r2, [r1, #8]
 8005f0a:	690b      	ldr	r3, [r1, #16]
 8005f0c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f10:	4293      	cmp	r3, r2
 8005f12:	bfb8      	it	lt
 8005f14:	4613      	movlt	r3, r2
 8005f16:	6033      	str	r3, [r6, #0]
 8005f18:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005f1c:	4607      	mov	r7, r0
 8005f1e:	460c      	mov	r4, r1
 8005f20:	b10a      	cbz	r2, 8005f26 <_printf_common+0x26>
 8005f22:	3301      	adds	r3, #1
 8005f24:	6033      	str	r3, [r6, #0]
 8005f26:	6823      	ldr	r3, [r4, #0]
 8005f28:	0699      	lsls	r1, r3, #26
 8005f2a:	bf42      	ittt	mi
 8005f2c:	6833      	ldrmi	r3, [r6, #0]
 8005f2e:	3302      	addmi	r3, #2
 8005f30:	6033      	strmi	r3, [r6, #0]
 8005f32:	6825      	ldr	r5, [r4, #0]
 8005f34:	f015 0506 	ands.w	r5, r5, #6
 8005f38:	d106      	bne.n	8005f48 <_printf_common+0x48>
 8005f3a:	f104 0a19 	add.w	sl, r4, #25
 8005f3e:	68e3      	ldr	r3, [r4, #12]
 8005f40:	6832      	ldr	r2, [r6, #0]
 8005f42:	1a9b      	subs	r3, r3, r2
 8005f44:	42ab      	cmp	r3, r5
 8005f46:	dc26      	bgt.n	8005f96 <_printf_common+0x96>
 8005f48:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005f4c:	6822      	ldr	r2, [r4, #0]
 8005f4e:	3b00      	subs	r3, #0
 8005f50:	bf18      	it	ne
 8005f52:	2301      	movne	r3, #1
 8005f54:	0692      	lsls	r2, r2, #26
 8005f56:	d42b      	bmi.n	8005fb0 <_printf_common+0xb0>
 8005f58:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005f5c:	4641      	mov	r1, r8
 8005f5e:	4638      	mov	r0, r7
 8005f60:	47c8      	blx	r9
 8005f62:	3001      	adds	r0, #1
 8005f64:	d01e      	beq.n	8005fa4 <_printf_common+0xa4>
 8005f66:	6823      	ldr	r3, [r4, #0]
 8005f68:	6922      	ldr	r2, [r4, #16]
 8005f6a:	f003 0306 	and.w	r3, r3, #6
 8005f6e:	2b04      	cmp	r3, #4
 8005f70:	bf02      	ittt	eq
 8005f72:	68e5      	ldreq	r5, [r4, #12]
 8005f74:	6833      	ldreq	r3, [r6, #0]
 8005f76:	1aed      	subeq	r5, r5, r3
 8005f78:	68a3      	ldr	r3, [r4, #8]
 8005f7a:	bf0c      	ite	eq
 8005f7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f80:	2500      	movne	r5, #0
 8005f82:	4293      	cmp	r3, r2
 8005f84:	bfc4      	itt	gt
 8005f86:	1a9b      	subgt	r3, r3, r2
 8005f88:	18ed      	addgt	r5, r5, r3
 8005f8a:	2600      	movs	r6, #0
 8005f8c:	341a      	adds	r4, #26
 8005f8e:	42b5      	cmp	r5, r6
 8005f90:	d11a      	bne.n	8005fc8 <_printf_common+0xc8>
 8005f92:	2000      	movs	r0, #0
 8005f94:	e008      	b.n	8005fa8 <_printf_common+0xa8>
 8005f96:	2301      	movs	r3, #1
 8005f98:	4652      	mov	r2, sl
 8005f9a:	4641      	mov	r1, r8
 8005f9c:	4638      	mov	r0, r7
 8005f9e:	47c8      	blx	r9
 8005fa0:	3001      	adds	r0, #1
 8005fa2:	d103      	bne.n	8005fac <_printf_common+0xac>
 8005fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8005fa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fac:	3501      	adds	r5, #1
 8005fae:	e7c6      	b.n	8005f3e <_printf_common+0x3e>
 8005fb0:	18e1      	adds	r1, r4, r3
 8005fb2:	1c5a      	adds	r2, r3, #1
 8005fb4:	2030      	movs	r0, #48	@ 0x30
 8005fb6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005fba:	4422      	add	r2, r4
 8005fbc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005fc0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005fc4:	3302      	adds	r3, #2
 8005fc6:	e7c7      	b.n	8005f58 <_printf_common+0x58>
 8005fc8:	2301      	movs	r3, #1
 8005fca:	4622      	mov	r2, r4
 8005fcc:	4641      	mov	r1, r8
 8005fce:	4638      	mov	r0, r7
 8005fd0:	47c8      	blx	r9
 8005fd2:	3001      	adds	r0, #1
 8005fd4:	d0e6      	beq.n	8005fa4 <_printf_common+0xa4>
 8005fd6:	3601      	adds	r6, #1
 8005fd8:	e7d9      	b.n	8005f8e <_printf_common+0x8e>
	...

08005fdc <_printf_i>:
 8005fdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fe0:	7e0f      	ldrb	r7, [r1, #24]
 8005fe2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005fe4:	2f78      	cmp	r7, #120	@ 0x78
 8005fe6:	4691      	mov	r9, r2
 8005fe8:	4680      	mov	r8, r0
 8005fea:	460c      	mov	r4, r1
 8005fec:	469a      	mov	sl, r3
 8005fee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005ff2:	d807      	bhi.n	8006004 <_printf_i+0x28>
 8005ff4:	2f62      	cmp	r7, #98	@ 0x62
 8005ff6:	d80a      	bhi.n	800600e <_printf_i+0x32>
 8005ff8:	2f00      	cmp	r7, #0
 8005ffa:	f000 80d1 	beq.w	80061a0 <_printf_i+0x1c4>
 8005ffe:	2f58      	cmp	r7, #88	@ 0x58
 8006000:	f000 80b8 	beq.w	8006174 <_printf_i+0x198>
 8006004:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006008:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800600c:	e03a      	b.n	8006084 <_printf_i+0xa8>
 800600e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006012:	2b15      	cmp	r3, #21
 8006014:	d8f6      	bhi.n	8006004 <_printf_i+0x28>
 8006016:	a101      	add	r1, pc, #4	@ (adr r1, 800601c <_printf_i+0x40>)
 8006018:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800601c:	08006075 	.word	0x08006075
 8006020:	08006089 	.word	0x08006089
 8006024:	08006005 	.word	0x08006005
 8006028:	08006005 	.word	0x08006005
 800602c:	08006005 	.word	0x08006005
 8006030:	08006005 	.word	0x08006005
 8006034:	08006089 	.word	0x08006089
 8006038:	08006005 	.word	0x08006005
 800603c:	08006005 	.word	0x08006005
 8006040:	08006005 	.word	0x08006005
 8006044:	08006005 	.word	0x08006005
 8006048:	08006187 	.word	0x08006187
 800604c:	080060b3 	.word	0x080060b3
 8006050:	08006141 	.word	0x08006141
 8006054:	08006005 	.word	0x08006005
 8006058:	08006005 	.word	0x08006005
 800605c:	080061a9 	.word	0x080061a9
 8006060:	08006005 	.word	0x08006005
 8006064:	080060b3 	.word	0x080060b3
 8006068:	08006005 	.word	0x08006005
 800606c:	08006005 	.word	0x08006005
 8006070:	08006149 	.word	0x08006149
 8006074:	6833      	ldr	r3, [r6, #0]
 8006076:	1d1a      	adds	r2, r3, #4
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	6032      	str	r2, [r6, #0]
 800607c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006080:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006084:	2301      	movs	r3, #1
 8006086:	e09c      	b.n	80061c2 <_printf_i+0x1e6>
 8006088:	6833      	ldr	r3, [r6, #0]
 800608a:	6820      	ldr	r0, [r4, #0]
 800608c:	1d19      	adds	r1, r3, #4
 800608e:	6031      	str	r1, [r6, #0]
 8006090:	0606      	lsls	r6, r0, #24
 8006092:	d501      	bpl.n	8006098 <_printf_i+0xbc>
 8006094:	681d      	ldr	r5, [r3, #0]
 8006096:	e003      	b.n	80060a0 <_printf_i+0xc4>
 8006098:	0645      	lsls	r5, r0, #25
 800609a:	d5fb      	bpl.n	8006094 <_printf_i+0xb8>
 800609c:	f9b3 5000 	ldrsh.w	r5, [r3]
 80060a0:	2d00      	cmp	r5, #0
 80060a2:	da03      	bge.n	80060ac <_printf_i+0xd0>
 80060a4:	232d      	movs	r3, #45	@ 0x2d
 80060a6:	426d      	negs	r5, r5
 80060a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060ac:	4858      	ldr	r0, [pc, #352]	@ (8006210 <_printf_i+0x234>)
 80060ae:	230a      	movs	r3, #10
 80060b0:	e011      	b.n	80060d6 <_printf_i+0xfa>
 80060b2:	6821      	ldr	r1, [r4, #0]
 80060b4:	6833      	ldr	r3, [r6, #0]
 80060b6:	0608      	lsls	r0, r1, #24
 80060b8:	f853 5b04 	ldr.w	r5, [r3], #4
 80060bc:	d402      	bmi.n	80060c4 <_printf_i+0xe8>
 80060be:	0649      	lsls	r1, r1, #25
 80060c0:	bf48      	it	mi
 80060c2:	b2ad      	uxthmi	r5, r5
 80060c4:	2f6f      	cmp	r7, #111	@ 0x6f
 80060c6:	4852      	ldr	r0, [pc, #328]	@ (8006210 <_printf_i+0x234>)
 80060c8:	6033      	str	r3, [r6, #0]
 80060ca:	bf14      	ite	ne
 80060cc:	230a      	movne	r3, #10
 80060ce:	2308      	moveq	r3, #8
 80060d0:	2100      	movs	r1, #0
 80060d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80060d6:	6866      	ldr	r6, [r4, #4]
 80060d8:	60a6      	str	r6, [r4, #8]
 80060da:	2e00      	cmp	r6, #0
 80060dc:	db05      	blt.n	80060ea <_printf_i+0x10e>
 80060de:	6821      	ldr	r1, [r4, #0]
 80060e0:	432e      	orrs	r6, r5
 80060e2:	f021 0104 	bic.w	r1, r1, #4
 80060e6:	6021      	str	r1, [r4, #0]
 80060e8:	d04b      	beq.n	8006182 <_printf_i+0x1a6>
 80060ea:	4616      	mov	r6, r2
 80060ec:	fbb5 f1f3 	udiv	r1, r5, r3
 80060f0:	fb03 5711 	mls	r7, r3, r1, r5
 80060f4:	5dc7      	ldrb	r7, [r0, r7]
 80060f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80060fa:	462f      	mov	r7, r5
 80060fc:	42bb      	cmp	r3, r7
 80060fe:	460d      	mov	r5, r1
 8006100:	d9f4      	bls.n	80060ec <_printf_i+0x110>
 8006102:	2b08      	cmp	r3, #8
 8006104:	d10b      	bne.n	800611e <_printf_i+0x142>
 8006106:	6823      	ldr	r3, [r4, #0]
 8006108:	07df      	lsls	r7, r3, #31
 800610a:	d508      	bpl.n	800611e <_printf_i+0x142>
 800610c:	6923      	ldr	r3, [r4, #16]
 800610e:	6861      	ldr	r1, [r4, #4]
 8006110:	4299      	cmp	r1, r3
 8006112:	bfde      	ittt	le
 8006114:	2330      	movle	r3, #48	@ 0x30
 8006116:	f806 3c01 	strble.w	r3, [r6, #-1]
 800611a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800611e:	1b92      	subs	r2, r2, r6
 8006120:	6122      	str	r2, [r4, #16]
 8006122:	f8cd a000 	str.w	sl, [sp]
 8006126:	464b      	mov	r3, r9
 8006128:	aa03      	add	r2, sp, #12
 800612a:	4621      	mov	r1, r4
 800612c:	4640      	mov	r0, r8
 800612e:	f7ff fee7 	bl	8005f00 <_printf_common>
 8006132:	3001      	adds	r0, #1
 8006134:	d14a      	bne.n	80061cc <_printf_i+0x1f0>
 8006136:	f04f 30ff 	mov.w	r0, #4294967295
 800613a:	b004      	add	sp, #16
 800613c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006140:	6823      	ldr	r3, [r4, #0]
 8006142:	f043 0320 	orr.w	r3, r3, #32
 8006146:	6023      	str	r3, [r4, #0]
 8006148:	4832      	ldr	r0, [pc, #200]	@ (8006214 <_printf_i+0x238>)
 800614a:	2778      	movs	r7, #120	@ 0x78
 800614c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006150:	6823      	ldr	r3, [r4, #0]
 8006152:	6831      	ldr	r1, [r6, #0]
 8006154:	061f      	lsls	r7, r3, #24
 8006156:	f851 5b04 	ldr.w	r5, [r1], #4
 800615a:	d402      	bmi.n	8006162 <_printf_i+0x186>
 800615c:	065f      	lsls	r7, r3, #25
 800615e:	bf48      	it	mi
 8006160:	b2ad      	uxthmi	r5, r5
 8006162:	6031      	str	r1, [r6, #0]
 8006164:	07d9      	lsls	r1, r3, #31
 8006166:	bf44      	itt	mi
 8006168:	f043 0320 	orrmi.w	r3, r3, #32
 800616c:	6023      	strmi	r3, [r4, #0]
 800616e:	b11d      	cbz	r5, 8006178 <_printf_i+0x19c>
 8006170:	2310      	movs	r3, #16
 8006172:	e7ad      	b.n	80060d0 <_printf_i+0xf4>
 8006174:	4826      	ldr	r0, [pc, #152]	@ (8006210 <_printf_i+0x234>)
 8006176:	e7e9      	b.n	800614c <_printf_i+0x170>
 8006178:	6823      	ldr	r3, [r4, #0]
 800617a:	f023 0320 	bic.w	r3, r3, #32
 800617e:	6023      	str	r3, [r4, #0]
 8006180:	e7f6      	b.n	8006170 <_printf_i+0x194>
 8006182:	4616      	mov	r6, r2
 8006184:	e7bd      	b.n	8006102 <_printf_i+0x126>
 8006186:	6833      	ldr	r3, [r6, #0]
 8006188:	6825      	ldr	r5, [r4, #0]
 800618a:	6961      	ldr	r1, [r4, #20]
 800618c:	1d18      	adds	r0, r3, #4
 800618e:	6030      	str	r0, [r6, #0]
 8006190:	062e      	lsls	r6, r5, #24
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	d501      	bpl.n	800619a <_printf_i+0x1be>
 8006196:	6019      	str	r1, [r3, #0]
 8006198:	e002      	b.n	80061a0 <_printf_i+0x1c4>
 800619a:	0668      	lsls	r0, r5, #25
 800619c:	d5fb      	bpl.n	8006196 <_printf_i+0x1ba>
 800619e:	8019      	strh	r1, [r3, #0]
 80061a0:	2300      	movs	r3, #0
 80061a2:	6123      	str	r3, [r4, #16]
 80061a4:	4616      	mov	r6, r2
 80061a6:	e7bc      	b.n	8006122 <_printf_i+0x146>
 80061a8:	6833      	ldr	r3, [r6, #0]
 80061aa:	1d1a      	adds	r2, r3, #4
 80061ac:	6032      	str	r2, [r6, #0]
 80061ae:	681e      	ldr	r6, [r3, #0]
 80061b0:	6862      	ldr	r2, [r4, #4]
 80061b2:	2100      	movs	r1, #0
 80061b4:	4630      	mov	r0, r6
 80061b6:	f7fa f80b 	bl	80001d0 <memchr>
 80061ba:	b108      	cbz	r0, 80061c0 <_printf_i+0x1e4>
 80061bc:	1b80      	subs	r0, r0, r6
 80061be:	6060      	str	r0, [r4, #4]
 80061c0:	6863      	ldr	r3, [r4, #4]
 80061c2:	6123      	str	r3, [r4, #16]
 80061c4:	2300      	movs	r3, #0
 80061c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061ca:	e7aa      	b.n	8006122 <_printf_i+0x146>
 80061cc:	6923      	ldr	r3, [r4, #16]
 80061ce:	4632      	mov	r2, r6
 80061d0:	4649      	mov	r1, r9
 80061d2:	4640      	mov	r0, r8
 80061d4:	47d0      	blx	sl
 80061d6:	3001      	adds	r0, #1
 80061d8:	d0ad      	beq.n	8006136 <_printf_i+0x15a>
 80061da:	6823      	ldr	r3, [r4, #0]
 80061dc:	079b      	lsls	r3, r3, #30
 80061de:	d413      	bmi.n	8006208 <_printf_i+0x22c>
 80061e0:	68e0      	ldr	r0, [r4, #12]
 80061e2:	9b03      	ldr	r3, [sp, #12]
 80061e4:	4298      	cmp	r0, r3
 80061e6:	bfb8      	it	lt
 80061e8:	4618      	movlt	r0, r3
 80061ea:	e7a6      	b.n	800613a <_printf_i+0x15e>
 80061ec:	2301      	movs	r3, #1
 80061ee:	4632      	mov	r2, r6
 80061f0:	4649      	mov	r1, r9
 80061f2:	4640      	mov	r0, r8
 80061f4:	47d0      	blx	sl
 80061f6:	3001      	adds	r0, #1
 80061f8:	d09d      	beq.n	8006136 <_printf_i+0x15a>
 80061fa:	3501      	adds	r5, #1
 80061fc:	68e3      	ldr	r3, [r4, #12]
 80061fe:	9903      	ldr	r1, [sp, #12]
 8006200:	1a5b      	subs	r3, r3, r1
 8006202:	42ab      	cmp	r3, r5
 8006204:	dcf2      	bgt.n	80061ec <_printf_i+0x210>
 8006206:	e7eb      	b.n	80061e0 <_printf_i+0x204>
 8006208:	2500      	movs	r5, #0
 800620a:	f104 0619 	add.w	r6, r4, #25
 800620e:	e7f5      	b.n	80061fc <_printf_i+0x220>
 8006210:	08008876 	.word	0x08008876
 8006214:	08008887 	.word	0x08008887

08006218 <std>:
 8006218:	2300      	movs	r3, #0
 800621a:	b510      	push	{r4, lr}
 800621c:	4604      	mov	r4, r0
 800621e:	e9c0 3300 	strd	r3, r3, [r0]
 8006222:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006226:	6083      	str	r3, [r0, #8]
 8006228:	8181      	strh	r1, [r0, #12]
 800622a:	6643      	str	r3, [r0, #100]	@ 0x64
 800622c:	81c2      	strh	r2, [r0, #14]
 800622e:	6183      	str	r3, [r0, #24]
 8006230:	4619      	mov	r1, r3
 8006232:	2208      	movs	r2, #8
 8006234:	305c      	adds	r0, #92	@ 0x5c
 8006236:	f000 f916 	bl	8006466 <memset>
 800623a:	4b0d      	ldr	r3, [pc, #52]	@ (8006270 <std+0x58>)
 800623c:	6263      	str	r3, [r4, #36]	@ 0x24
 800623e:	4b0d      	ldr	r3, [pc, #52]	@ (8006274 <std+0x5c>)
 8006240:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006242:	4b0d      	ldr	r3, [pc, #52]	@ (8006278 <std+0x60>)
 8006244:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006246:	4b0d      	ldr	r3, [pc, #52]	@ (800627c <std+0x64>)
 8006248:	6323      	str	r3, [r4, #48]	@ 0x30
 800624a:	4b0d      	ldr	r3, [pc, #52]	@ (8006280 <std+0x68>)
 800624c:	6224      	str	r4, [r4, #32]
 800624e:	429c      	cmp	r4, r3
 8006250:	d006      	beq.n	8006260 <std+0x48>
 8006252:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006256:	4294      	cmp	r4, r2
 8006258:	d002      	beq.n	8006260 <std+0x48>
 800625a:	33d0      	adds	r3, #208	@ 0xd0
 800625c:	429c      	cmp	r4, r3
 800625e:	d105      	bne.n	800626c <std+0x54>
 8006260:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006264:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006268:	f000 b97a 	b.w	8006560 <__retarget_lock_init_recursive>
 800626c:	bd10      	pop	{r4, pc}
 800626e:	bf00      	nop
 8006270:	080063e1 	.word	0x080063e1
 8006274:	08006403 	.word	0x08006403
 8006278:	0800643b 	.word	0x0800643b
 800627c:	0800645f 	.word	0x0800645f
 8006280:	20000400 	.word	0x20000400

08006284 <stdio_exit_handler>:
 8006284:	4a02      	ldr	r2, [pc, #8]	@ (8006290 <stdio_exit_handler+0xc>)
 8006286:	4903      	ldr	r1, [pc, #12]	@ (8006294 <stdio_exit_handler+0x10>)
 8006288:	4803      	ldr	r0, [pc, #12]	@ (8006298 <stdio_exit_handler+0x14>)
 800628a:	f000 b869 	b.w	8006360 <_fwalk_sglue>
 800628e:	bf00      	nop
 8006290:	2000001c 	.word	0x2000001c
 8006294:	08007ec5 	.word	0x08007ec5
 8006298:	2000002c 	.word	0x2000002c

0800629c <cleanup_stdio>:
 800629c:	6841      	ldr	r1, [r0, #4]
 800629e:	4b0c      	ldr	r3, [pc, #48]	@ (80062d0 <cleanup_stdio+0x34>)
 80062a0:	4299      	cmp	r1, r3
 80062a2:	b510      	push	{r4, lr}
 80062a4:	4604      	mov	r4, r0
 80062a6:	d001      	beq.n	80062ac <cleanup_stdio+0x10>
 80062a8:	f001 fe0c 	bl	8007ec4 <_fflush_r>
 80062ac:	68a1      	ldr	r1, [r4, #8]
 80062ae:	4b09      	ldr	r3, [pc, #36]	@ (80062d4 <cleanup_stdio+0x38>)
 80062b0:	4299      	cmp	r1, r3
 80062b2:	d002      	beq.n	80062ba <cleanup_stdio+0x1e>
 80062b4:	4620      	mov	r0, r4
 80062b6:	f001 fe05 	bl	8007ec4 <_fflush_r>
 80062ba:	68e1      	ldr	r1, [r4, #12]
 80062bc:	4b06      	ldr	r3, [pc, #24]	@ (80062d8 <cleanup_stdio+0x3c>)
 80062be:	4299      	cmp	r1, r3
 80062c0:	d004      	beq.n	80062cc <cleanup_stdio+0x30>
 80062c2:	4620      	mov	r0, r4
 80062c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062c8:	f001 bdfc 	b.w	8007ec4 <_fflush_r>
 80062cc:	bd10      	pop	{r4, pc}
 80062ce:	bf00      	nop
 80062d0:	20000400 	.word	0x20000400
 80062d4:	20000468 	.word	0x20000468
 80062d8:	200004d0 	.word	0x200004d0

080062dc <global_stdio_init.part.0>:
 80062dc:	b510      	push	{r4, lr}
 80062de:	4b0b      	ldr	r3, [pc, #44]	@ (800630c <global_stdio_init.part.0+0x30>)
 80062e0:	4c0b      	ldr	r4, [pc, #44]	@ (8006310 <global_stdio_init.part.0+0x34>)
 80062e2:	4a0c      	ldr	r2, [pc, #48]	@ (8006314 <global_stdio_init.part.0+0x38>)
 80062e4:	601a      	str	r2, [r3, #0]
 80062e6:	4620      	mov	r0, r4
 80062e8:	2200      	movs	r2, #0
 80062ea:	2104      	movs	r1, #4
 80062ec:	f7ff ff94 	bl	8006218 <std>
 80062f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80062f4:	2201      	movs	r2, #1
 80062f6:	2109      	movs	r1, #9
 80062f8:	f7ff ff8e 	bl	8006218 <std>
 80062fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006300:	2202      	movs	r2, #2
 8006302:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006306:	2112      	movs	r1, #18
 8006308:	f7ff bf86 	b.w	8006218 <std>
 800630c:	20000538 	.word	0x20000538
 8006310:	20000400 	.word	0x20000400
 8006314:	08006285 	.word	0x08006285

08006318 <__sfp_lock_acquire>:
 8006318:	4801      	ldr	r0, [pc, #4]	@ (8006320 <__sfp_lock_acquire+0x8>)
 800631a:	f000 b922 	b.w	8006562 <__retarget_lock_acquire_recursive>
 800631e:	bf00      	nop
 8006320:	20000541 	.word	0x20000541

08006324 <__sfp_lock_release>:
 8006324:	4801      	ldr	r0, [pc, #4]	@ (800632c <__sfp_lock_release+0x8>)
 8006326:	f000 b91d 	b.w	8006564 <__retarget_lock_release_recursive>
 800632a:	bf00      	nop
 800632c:	20000541 	.word	0x20000541

08006330 <__sinit>:
 8006330:	b510      	push	{r4, lr}
 8006332:	4604      	mov	r4, r0
 8006334:	f7ff fff0 	bl	8006318 <__sfp_lock_acquire>
 8006338:	6a23      	ldr	r3, [r4, #32]
 800633a:	b11b      	cbz	r3, 8006344 <__sinit+0x14>
 800633c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006340:	f7ff bff0 	b.w	8006324 <__sfp_lock_release>
 8006344:	4b04      	ldr	r3, [pc, #16]	@ (8006358 <__sinit+0x28>)
 8006346:	6223      	str	r3, [r4, #32]
 8006348:	4b04      	ldr	r3, [pc, #16]	@ (800635c <__sinit+0x2c>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d1f5      	bne.n	800633c <__sinit+0xc>
 8006350:	f7ff ffc4 	bl	80062dc <global_stdio_init.part.0>
 8006354:	e7f2      	b.n	800633c <__sinit+0xc>
 8006356:	bf00      	nop
 8006358:	0800629d 	.word	0x0800629d
 800635c:	20000538 	.word	0x20000538

08006360 <_fwalk_sglue>:
 8006360:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006364:	4607      	mov	r7, r0
 8006366:	4688      	mov	r8, r1
 8006368:	4614      	mov	r4, r2
 800636a:	2600      	movs	r6, #0
 800636c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006370:	f1b9 0901 	subs.w	r9, r9, #1
 8006374:	d505      	bpl.n	8006382 <_fwalk_sglue+0x22>
 8006376:	6824      	ldr	r4, [r4, #0]
 8006378:	2c00      	cmp	r4, #0
 800637a:	d1f7      	bne.n	800636c <_fwalk_sglue+0xc>
 800637c:	4630      	mov	r0, r6
 800637e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006382:	89ab      	ldrh	r3, [r5, #12]
 8006384:	2b01      	cmp	r3, #1
 8006386:	d907      	bls.n	8006398 <_fwalk_sglue+0x38>
 8006388:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800638c:	3301      	adds	r3, #1
 800638e:	d003      	beq.n	8006398 <_fwalk_sglue+0x38>
 8006390:	4629      	mov	r1, r5
 8006392:	4638      	mov	r0, r7
 8006394:	47c0      	blx	r8
 8006396:	4306      	orrs	r6, r0
 8006398:	3568      	adds	r5, #104	@ 0x68
 800639a:	e7e9      	b.n	8006370 <_fwalk_sglue+0x10>

0800639c <siprintf>:
 800639c:	b40e      	push	{r1, r2, r3}
 800639e:	b510      	push	{r4, lr}
 80063a0:	b09d      	sub	sp, #116	@ 0x74
 80063a2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80063a4:	9002      	str	r0, [sp, #8]
 80063a6:	9006      	str	r0, [sp, #24]
 80063a8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80063ac:	480a      	ldr	r0, [pc, #40]	@ (80063d8 <siprintf+0x3c>)
 80063ae:	9107      	str	r1, [sp, #28]
 80063b0:	9104      	str	r1, [sp, #16]
 80063b2:	490a      	ldr	r1, [pc, #40]	@ (80063dc <siprintf+0x40>)
 80063b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80063b8:	9105      	str	r1, [sp, #20]
 80063ba:	2400      	movs	r4, #0
 80063bc:	a902      	add	r1, sp, #8
 80063be:	6800      	ldr	r0, [r0, #0]
 80063c0:	9301      	str	r3, [sp, #4]
 80063c2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80063c4:	f001 fbfe 	bl	8007bc4 <_svfiprintf_r>
 80063c8:	9b02      	ldr	r3, [sp, #8]
 80063ca:	701c      	strb	r4, [r3, #0]
 80063cc:	b01d      	add	sp, #116	@ 0x74
 80063ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063d2:	b003      	add	sp, #12
 80063d4:	4770      	bx	lr
 80063d6:	bf00      	nop
 80063d8:	20000028 	.word	0x20000028
 80063dc:	ffff0208 	.word	0xffff0208

080063e0 <__sread>:
 80063e0:	b510      	push	{r4, lr}
 80063e2:	460c      	mov	r4, r1
 80063e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063e8:	f000 f86c 	bl	80064c4 <_read_r>
 80063ec:	2800      	cmp	r0, #0
 80063ee:	bfab      	itete	ge
 80063f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80063f2:	89a3      	ldrhlt	r3, [r4, #12]
 80063f4:	181b      	addge	r3, r3, r0
 80063f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80063fa:	bfac      	ite	ge
 80063fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80063fe:	81a3      	strhlt	r3, [r4, #12]
 8006400:	bd10      	pop	{r4, pc}

08006402 <__swrite>:
 8006402:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006406:	461f      	mov	r7, r3
 8006408:	898b      	ldrh	r3, [r1, #12]
 800640a:	05db      	lsls	r3, r3, #23
 800640c:	4605      	mov	r5, r0
 800640e:	460c      	mov	r4, r1
 8006410:	4616      	mov	r6, r2
 8006412:	d505      	bpl.n	8006420 <__swrite+0x1e>
 8006414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006418:	2302      	movs	r3, #2
 800641a:	2200      	movs	r2, #0
 800641c:	f000 f840 	bl	80064a0 <_lseek_r>
 8006420:	89a3      	ldrh	r3, [r4, #12]
 8006422:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006426:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800642a:	81a3      	strh	r3, [r4, #12]
 800642c:	4632      	mov	r2, r6
 800642e:	463b      	mov	r3, r7
 8006430:	4628      	mov	r0, r5
 8006432:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006436:	f000 b857 	b.w	80064e8 <_write_r>

0800643a <__sseek>:
 800643a:	b510      	push	{r4, lr}
 800643c:	460c      	mov	r4, r1
 800643e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006442:	f000 f82d 	bl	80064a0 <_lseek_r>
 8006446:	1c43      	adds	r3, r0, #1
 8006448:	89a3      	ldrh	r3, [r4, #12]
 800644a:	bf15      	itete	ne
 800644c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800644e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006452:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006456:	81a3      	strheq	r3, [r4, #12]
 8006458:	bf18      	it	ne
 800645a:	81a3      	strhne	r3, [r4, #12]
 800645c:	bd10      	pop	{r4, pc}

0800645e <__sclose>:
 800645e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006462:	f000 b80d 	b.w	8006480 <_close_r>

08006466 <memset>:
 8006466:	4402      	add	r2, r0
 8006468:	4603      	mov	r3, r0
 800646a:	4293      	cmp	r3, r2
 800646c:	d100      	bne.n	8006470 <memset+0xa>
 800646e:	4770      	bx	lr
 8006470:	f803 1b01 	strb.w	r1, [r3], #1
 8006474:	e7f9      	b.n	800646a <memset+0x4>
	...

08006478 <_localeconv_r>:
 8006478:	4800      	ldr	r0, [pc, #0]	@ (800647c <_localeconv_r+0x4>)
 800647a:	4770      	bx	lr
 800647c:	20000168 	.word	0x20000168

08006480 <_close_r>:
 8006480:	b538      	push	{r3, r4, r5, lr}
 8006482:	4d06      	ldr	r5, [pc, #24]	@ (800649c <_close_r+0x1c>)
 8006484:	2300      	movs	r3, #0
 8006486:	4604      	mov	r4, r0
 8006488:	4608      	mov	r0, r1
 800648a:	602b      	str	r3, [r5, #0]
 800648c:	f7fc f91e 	bl	80026cc <_close>
 8006490:	1c43      	adds	r3, r0, #1
 8006492:	d102      	bne.n	800649a <_close_r+0x1a>
 8006494:	682b      	ldr	r3, [r5, #0]
 8006496:	b103      	cbz	r3, 800649a <_close_r+0x1a>
 8006498:	6023      	str	r3, [r4, #0]
 800649a:	bd38      	pop	{r3, r4, r5, pc}
 800649c:	2000053c 	.word	0x2000053c

080064a0 <_lseek_r>:
 80064a0:	b538      	push	{r3, r4, r5, lr}
 80064a2:	4d07      	ldr	r5, [pc, #28]	@ (80064c0 <_lseek_r+0x20>)
 80064a4:	4604      	mov	r4, r0
 80064a6:	4608      	mov	r0, r1
 80064a8:	4611      	mov	r1, r2
 80064aa:	2200      	movs	r2, #0
 80064ac:	602a      	str	r2, [r5, #0]
 80064ae:	461a      	mov	r2, r3
 80064b0:	f7fc f933 	bl	800271a <_lseek>
 80064b4:	1c43      	adds	r3, r0, #1
 80064b6:	d102      	bne.n	80064be <_lseek_r+0x1e>
 80064b8:	682b      	ldr	r3, [r5, #0]
 80064ba:	b103      	cbz	r3, 80064be <_lseek_r+0x1e>
 80064bc:	6023      	str	r3, [r4, #0]
 80064be:	bd38      	pop	{r3, r4, r5, pc}
 80064c0:	2000053c 	.word	0x2000053c

080064c4 <_read_r>:
 80064c4:	b538      	push	{r3, r4, r5, lr}
 80064c6:	4d07      	ldr	r5, [pc, #28]	@ (80064e4 <_read_r+0x20>)
 80064c8:	4604      	mov	r4, r0
 80064ca:	4608      	mov	r0, r1
 80064cc:	4611      	mov	r1, r2
 80064ce:	2200      	movs	r2, #0
 80064d0:	602a      	str	r2, [r5, #0]
 80064d2:	461a      	mov	r2, r3
 80064d4:	f7fc f8c1 	bl	800265a <_read>
 80064d8:	1c43      	adds	r3, r0, #1
 80064da:	d102      	bne.n	80064e2 <_read_r+0x1e>
 80064dc:	682b      	ldr	r3, [r5, #0]
 80064de:	b103      	cbz	r3, 80064e2 <_read_r+0x1e>
 80064e0:	6023      	str	r3, [r4, #0]
 80064e2:	bd38      	pop	{r3, r4, r5, pc}
 80064e4:	2000053c 	.word	0x2000053c

080064e8 <_write_r>:
 80064e8:	b538      	push	{r3, r4, r5, lr}
 80064ea:	4d07      	ldr	r5, [pc, #28]	@ (8006508 <_write_r+0x20>)
 80064ec:	4604      	mov	r4, r0
 80064ee:	4608      	mov	r0, r1
 80064f0:	4611      	mov	r1, r2
 80064f2:	2200      	movs	r2, #0
 80064f4:	602a      	str	r2, [r5, #0]
 80064f6:	461a      	mov	r2, r3
 80064f8:	f7fc f8cc 	bl	8002694 <_write>
 80064fc:	1c43      	adds	r3, r0, #1
 80064fe:	d102      	bne.n	8006506 <_write_r+0x1e>
 8006500:	682b      	ldr	r3, [r5, #0]
 8006502:	b103      	cbz	r3, 8006506 <_write_r+0x1e>
 8006504:	6023      	str	r3, [r4, #0]
 8006506:	bd38      	pop	{r3, r4, r5, pc}
 8006508:	2000053c 	.word	0x2000053c

0800650c <__errno>:
 800650c:	4b01      	ldr	r3, [pc, #4]	@ (8006514 <__errno+0x8>)
 800650e:	6818      	ldr	r0, [r3, #0]
 8006510:	4770      	bx	lr
 8006512:	bf00      	nop
 8006514:	20000028 	.word	0x20000028

08006518 <__libc_init_array>:
 8006518:	b570      	push	{r4, r5, r6, lr}
 800651a:	4d0d      	ldr	r5, [pc, #52]	@ (8006550 <__libc_init_array+0x38>)
 800651c:	4c0d      	ldr	r4, [pc, #52]	@ (8006554 <__libc_init_array+0x3c>)
 800651e:	1b64      	subs	r4, r4, r5
 8006520:	10a4      	asrs	r4, r4, #2
 8006522:	2600      	movs	r6, #0
 8006524:	42a6      	cmp	r6, r4
 8006526:	d109      	bne.n	800653c <__libc_init_array+0x24>
 8006528:	4d0b      	ldr	r5, [pc, #44]	@ (8006558 <__libc_init_array+0x40>)
 800652a:	4c0c      	ldr	r4, [pc, #48]	@ (800655c <__libc_init_array+0x44>)
 800652c:	f002 f868 	bl	8008600 <_init>
 8006530:	1b64      	subs	r4, r4, r5
 8006532:	10a4      	asrs	r4, r4, #2
 8006534:	2600      	movs	r6, #0
 8006536:	42a6      	cmp	r6, r4
 8006538:	d105      	bne.n	8006546 <__libc_init_array+0x2e>
 800653a:	bd70      	pop	{r4, r5, r6, pc}
 800653c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006540:	4798      	blx	r3
 8006542:	3601      	adds	r6, #1
 8006544:	e7ee      	b.n	8006524 <__libc_init_array+0xc>
 8006546:	f855 3b04 	ldr.w	r3, [r5], #4
 800654a:	4798      	blx	r3
 800654c:	3601      	adds	r6, #1
 800654e:	e7f2      	b.n	8006536 <__libc_init_array+0x1e>
 8006550:	08008be4 	.word	0x08008be4
 8006554:	08008be4 	.word	0x08008be4
 8006558:	08008be4 	.word	0x08008be4
 800655c:	08008be8 	.word	0x08008be8

08006560 <__retarget_lock_init_recursive>:
 8006560:	4770      	bx	lr

08006562 <__retarget_lock_acquire_recursive>:
 8006562:	4770      	bx	lr

08006564 <__retarget_lock_release_recursive>:
 8006564:	4770      	bx	lr

08006566 <quorem>:
 8006566:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800656a:	6903      	ldr	r3, [r0, #16]
 800656c:	690c      	ldr	r4, [r1, #16]
 800656e:	42a3      	cmp	r3, r4
 8006570:	4607      	mov	r7, r0
 8006572:	db7e      	blt.n	8006672 <quorem+0x10c>
 8006574:	3c01      	subs	r4, #1
 8006576:	f101 0814 	add.w	r8, r1, #20
 800657a:	00a3      	lsls	r3, r4, #2
 800657c:	f100 0514 	add.w	r5, r0, #20
 8006580:	9300      	str	r3, [sp, #0]
 8006582:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006586:	9301      	str	r3, [sp, #4]
 8006588:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800658c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006590:	3301      	adds	r3, #1
 8006592:	429a      	cmp	r2, r3
 8006594:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006598:	fbb2 f6f3 	udiv	r6, r2, r3
 800659c:	d32e      	bcc.n	80065fc <quorem+0x96>
 800659e:	f04f 0a00 	mov.w	sl, #0
 80065a2:	46c4      	mov	ip, r8
 80065a4:	46ae      	mov	lr, r5
 80065a6:	46d3      	mov	fp, sl
 80065a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80065ac:	b298      	uxth	r0, r3
 80065ae:	fb06 a000 	mla	r0, r6, r0, sl
 80065b2:	0c02      	lsrs	r2, r0, #16
 80065b4:	0c1b      	lsrs	r3, r3, #16
 80065b6:	fb06 2303 	mla	r3, r6, r3, r2
 80065ba:	f8de 2000 	ldr.w	r2, [lr]
 80065be:	b280      	uxth	r0, r0
 80065c0:	b292      	uxth	r2, r2
 80065c2:	1a12      	subs	r2, r2, r0
 80065c4:	445a      	add	r2, fp
 80065c6:	f8de 0000 	ldr.w	r0, [lr]
 80065ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80065ce:	b29b      	uxth	r3, r3
 80065d0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80065d4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80065d8:	b292      	uxth	r2, r2
 80065da:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80065de:	45e1      	cmp	r9, ip
 80065e0:	f84e 2b04 	str.w	r2, [lr], #4
 80065e4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80065e8:	d2de      	bcs.n	80065a8 <quorem+0x42>
 80065ea:	9b00      	ldr	r3, [sp, #0]
 80065ec:	58eb      	ldr	r3, [r5, r3]
 80065ee:	b92b      	cbnz	r3, 80065fc <quorem+0x96>
 80065f0:	9b01      	ldr	r3, [sp, #4]
 80065f2:	3b04      	subs	r3, #4
 80065f4:	429d      	cmp	r5, r3
 80065f6:	461a      	mov	r2, r3
 80065f8:	d32f      	bcc.n	800665a <quorem+0xf4>
 80065fa:	613c      	str	r4, [r7, #16]
 80065fc:	4638      	mov	r0, r7
 80065fe:	f001 f97d 	bl	80078fc <__mcmp>
 8006602:	2800      	cmp	r0, #0
 8006604:	db25      	blt.n	8006652 <quorem+0xec>
 8006606:	4629      	mov	r1, r5
 8006608:	2000      	movs	r0, #0
 800660a:	f858 2b04 	ldr.w	r2, [r8], #4
 800660e:	f8d1 c000 	ldr.w	ip, [r1]
 8006612:	fa1f fe82 	uxth.w	lr, r2
 8006616:	fa1f f38c 	uxth.w	r3, ip
 800661a:	eba3 030e 	sub.w	r3, r3, lr
 800661e:	4403      	add	r3, r0
 8006620:	0c12      	lsrs	r2, r2, #16
 8006622:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006626:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800662a:	b29b      	uxth	r3, r3
 800662c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006630:	45c1      	cmp	r9, r8
 8006632:	f841 3b04 	str.w	r3, [r1], #4
 8006636:	ea4f 4022 	mov.w	r0, r2, asr #16
 800663a:	d2e6      	bcs.n	800660a <quorem+0xa4>
 800663c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006640:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006644:	b922      	cbnz	r2, 8006650 <quorem+0xea>
 8006646:	3b04      	subs	r3, #4
 8006648:	429d      	cmp	r5, r3
 800664a:	461a      	mov	r2, r3
 800664c:	d30b      	bcc.n	8006666 <quorem+0x100>
 800664e:	613c      	str	r4, [r7, #16]
 8006650:	3601      	adds	r6, #1
 8006652:	4630      	mov	r0, r6
 8006654:	b003      	add	sp, #12
 8006656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800665a:	6812      	ldr	r2, [r2, #0]
 800665c:	3b04      	subs	r3, #4
 800665e:	2a00      	cmp	r2, #0
 8006660:	d1cb      	bne.n	80065fa <quorem+0x94>
 8006662:	3c01      	subs	r4, #1
 8006664:	e7c6      	b.n	80065f4 <quorem+0x8e>
 8006666:	6812      	ldr	r2, [r2, #0]
 8006668:	3b04      	subs	r3, #4
 800666a:	2a00      	cmp	r2, #0
 800666c:	d1ef      	bne.n	800664e <quorem+0xe8>
 800666e:	3c01      	subs	r4, #1
 8006670:	e7ea      	b.n	8006648 <quorem+0xe2>
 8006672:	2000      	movs	r0, #0
 8006674:	e7ee      	b.n	8006654 <quorem+0xee>
	...

08006678 <_dtoa_r>:
 8006678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800667c:	69c7      	ldr	r7, [r0, #28]
 800667e:	b097      	sub	sp, #92	@ 0x5c
 8006680:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006684:	ec55 4b10 	vmov	r4, r5, d0
 8006688:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800668a:	9107      	str	r1, [sp, #28]
 800668c:	4681      	mov	r9, r0
 800668e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006690:	9311      	str	r3, [sp, #68]	@ 0x44
 8006692:	b97f      	cbnz	r7, 80066b4 <_dtoa_r+0x3c>
 8006694:	2010      	movs	r0, #16
 8006696:	f000 fe09 	bl	80072ac <malloc>
 800669a:	4602      	mov	r2, r0
 800669c:	f8c9 001c 	str.w	r0, [r9, #28]
 80066a0:	b920      	cbnz	r0, 80066ac <_dtoa_r+0x34>
 80066a2:	4ba9      	ldr	r3, [pc, #676]	@ (8006948 <_dtoa_r+0x2d0>)
 80066a4:	21ef      	movs	r1, #239	@ 0xef
 80066a6:	48a9      	ldr	r0, [pc, #676]	@ (800694c <_dtoa_r+0x2d4>)
 80066a8:	f001 fc6c 	bl	8007f84 <__assert_func>
 80066ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80066b0:	6007      	str	r7, [r0, #0]
 80066b2:	60c7      	str	r7, [r0, #12]
 80066b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80066b8:	6819      	ldr	r1, [r3, #0]
 80066ba:	b159      	cbz	r1, 80066d4 <_dtoa_r+0x5c>
 80066bc:	685a      	ldr	r2, [r3, #4]
 80066be:	604a      	str	r2, [r1, #4]
 80066c0:	2301      	movs	r3, #1
 80066c2:	4093      	lsls	r3, r2
 80066c4:	608b      	str	r3, [r1, #8]
 80066c6:	4648      	mov	r0, r9
 80066c8:	f000 fee6 	bl	8007498 <_Bfree>
 80066cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80066d0:	2200      	movs	r2, #0
 80066d2:	601a      	str	r2, [r3, #0]
 80066d4:	1e2b      	subs	r3, r5, #0
 80066d6:	bfb9      	ittee	lt
 80066d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80066dc:	9305      	strlt	r3, [sp, #20]
 80066de:	2300      	movge	r3, #0
 80066e0:	6033      	strge	r3, [r6, #0]
 80066e2:	9f05      	ldr	r7, [sp, #20]
 80066e4:	4b9a      	ldr	r3, [pc, #616]	@ (8006950 <_dtoa_r+0x2d8>)
 80066e6:	bfbc      	itt	lt
 80066e8:	2201      	movlt	r2, #1
 80066ea:	6032      	strlt	r2, [r6, #0]
 80066ec:	43bb      	bics	r3, r7
 80066ee:	d112      	bne.n	8006716 <_dtoa_r+0x9e>
 80066f0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80066f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80066f6:	6013      	str	r3, [r2, #0]
 80066f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80066fc:	4323      	orrs	r3, r4
 80066fe:	f000 855a 	beq.w	80071b6 <_dtoa_r+0xb3e>
 8006702:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006704:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006964 <_dtoa_r+0x2ec>
 8006708:	2b00      	cmp	r3, #0
 800670a:	f000 855c 	beq.w	80071c6 <_dtoa_r+0xb4e>
 800670e:	f10a 0303 	add.w	r3, sl, #3
 8006712:	f000 bd56 	b.w	80071c2 <_dtoa_r+0xb4a>
 8006716:	ed9d 7b04 	vldr	d7, [sp, #16]
 800671a:	2200      	movs	r2, #0
 800671c:	ec51 0b17 	vmov	r0, r1, d7
 8006720:	2300      	movs	r3, #0
 8006722:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006726:	f7fa f9cf 	bl	8000ac8 <__aeabi_dcmpeq>
 800672a:	4680      	mov	r8, r0
 800672c:	b158      	cbz	r0, 8006746 <_dtoa_r+0xce>
 800672e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006730:	2301      	movs	r3, #1
 8006732:	6013      	str	r3, [r2, #0]
 8006734:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006736:	b113      	cbz	r3, 800673e <_dtoa_r+0xc6>
 8006738:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800673a:	4b86      	ldr	r3, [pc, #536]	@ (8006954 <_dtoa_r+0x2dc>)
 800673c:	6013      	str	r3, [r2, #0]
 800673e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006968 <_dtoa_r+0x2f0>
 8006742:	f000 bd40 	b.w	80071c6 <_dtoa_r+0xb4e>
 8006746:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800674a:	aa14      	add	r2, sp, #80	@ 0x50
 800674c:	a915      	add	r1, sp, #84	@ 0x54
 800674e:	4648      	mov	r0, r9
 8006750:	f001 f984 	bl	8007a5c <__d2b>
 8006754:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006758:	9002      	str	r0, [sp, #8]
 800675a:	2e00      	cmp	r6, #0
 800675c:	d078      	beq.n	8006850 <_dtoa_r+0x1d8>
 800675e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006760:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006764:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006768:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800676c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006770:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006774:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006778:	4619      	mov	r1, r3
 800677a:	2200      	movs	r2, #0
 800677c:	4b76      	ldr	r3, [pc, #472]	@ (8006958 <_dtoa_r+0x2e0>)
 800677e:	f7f9 fd83 	bl	8000288 <__aeabi_dsub>
 8006782:	a36b      	add	r3, pc, #428	@ (adr r3, 8006930 <_dtoa_r+0x2b8>)
 8006784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006788:	f7f9 ff36 	bl	80005f8 <__aeabi_dmul>
 800678c:	a36a      	add	r3, pc, #424	@ (adr r3, 8006938 <_dtoa_r+0x2c0>)
 800678e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006792:	f7f9 fd7b 	bl	800028c <__adddf3>
 8006796:	4604      	mov	r4, r0
 8006798:	4630      	mov	r0, r6
 800679a:	460d      	mov	r5, r1
 800679c:	f7f9 fec2 	bl	8000524 <__aeabi_i2d>
 80067a0:	a367      	add	r3, pc, #412	@ (adr r3, 8006940 <_dtoa_r+0x2c8>)
 80067a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067a6:	f7f9 ff27 	bl	80005f8 <__aeabi_dmul>
 80067aa:	4602      	mov	r2, r0
 80067ac:	460b      	mov	r3, r1
 80067ae:	4620      	mov	r0, r4
 80067b0:	4629      	mov	r1, r5
 80067b2:	f7f9 fd6b 	bl	800028c <__adddf3>
 80067b6:	4604      	mov	r4, r0
 80067b8:	460d      	mov	r5, r1
 80067ba:	f7fa f9cd 	bl	8000b58 <__aeabi_d2iz>
 80067be:	2200      	movs	r2, #0
 80067c0:	4607      	mov	r7, r0
 80067c2:	2300      	movs	r3, #0
 80067c4:	4620      	mov	r0, r4
 80067c6:	4629      	mov	r1, r5
 80067c8:	f7fa f988 	bl	8000adc <__aeabi_dcmplt>
 80067cc:	b140      	cbz	r0, 80067e0 <_dtoa_r+0x168>
 80067ce:	4638      	mov	r0, r7
 80067d0:	f7f9 fea8 	bl	8000524 <__aeabi_i2d>
 80067d4:	4622      	mov	r2, r4
 80067d6:	462b      	mov	r3, r5
 80067d8:	f7fa f976 	bl	8000ac8 <__aeabi_dcmpeq>
 80067dc:	b900      	cbnz	r0, 80067e0 <_dtoa_r+0x168>
 80067de:	3f01      	subs	r7, #1
 80067e0:	2f16      	cmp	r7, #22
 80067e2:	d852      	bhi.n	800688a <_dtoa_r+0x212>
 80067e4:	4b5d      	ldr	r3, [pc, #372]	@ (800695c <_dtoa_r+0x2e4>)
 80067e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80067ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80067f2:	f7fa f973 	bl	8000adc <__aeabi_dcmplt>
 80067f6:	2800      	cmp	r0, #0
 80067f8:	d049      	beq.n	800688e <_dtoa_r+0x216>
 80067fa:	3f01      	subs	r7, #1
 80067fc:	2300      	movs	r3, #0
 80067fe:	9310      	str	r3, [sp, #64]	@ 0x40
 8006800:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006802:	1b9b      	subs	r3, r3, r6
 8006804:	1e5a      	subs	r2, r3, #1
 8006806:	bf45      	ittet	mi
 8006808:	f1c3 0301 	rsbmi	r3, r3, #1
 800680c:	9300      	strmi	r3, [sp, #0]
 800680e:	2300      	movpl	r3, #0
 8006810:	2300      	movmi	r3, #0
 8006812:	9206      	str	r2, [sp, #24]
 8006814:	bf54      	ite	pl
 8006816:	9300      	strpl	r3, [sp, #0]
 8006818:	9306      	strmi	r3, [sp, #24]
 800681a:	2f00      	cmp	r7, #0
 800681c:	db39      	blt.n	8006892 <_dtoa_r+0x21a>
 800681e:	9b06      	ldr	r3, [sp, #24]
 8006820:	970d      	str	r7, [sp, #52]	@ 0x34
 8006822:	443b      	add	r3, r7
 8006824:	9306      	str	r3, [sp, #24]
 8006826:	2300      	movs	r3, #0
 8006828:	9308      	str	r3, [sp, #32]
 800682a:	9b07      	ldr	r3, [sp, #28]
 800682c:	2b09      	cmp	r3, #9
 800682e:	d863      	bhi.n	80068f8 <_dtoa_r+0x280>
 8006830:	2b05      	cmp	r3, #5
 8006832:	bfc4      	itt	gt
 8006834:	3b04      	subgt	r3, #4
 8006836:	9307      	strgt	r3, [sp, #28]
 8006838:	9b07      	ldr	r3, [sp, #28]
 800683a:	f1a3 0302 	sub.w	r3, r3, #2
 800683e:	bfcc      	ite	gt
 8006840:	2400      	movgt	r4, #0
 8006842:	2401      	movle	r4, #1
 8006844:	2b03      	cmp	r3, #3
 8006846:	d863      	bhi.n	8006910 <_dtoa_r+0x298>
 8006848:	e8df f003 	tbb	[pc, r3]
 800684c:	2b375452 	.word	0x2b375452
 8006850:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006854:	441e      	add	r6, r3
 8006856:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800685a:	2b20      	cmp	r3, #32
 800685c:	bfc1      	itttt	gt
 800685e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006862:	409f      	lslgt	r7, r3
 8006864:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006868:	fa24 f303 	lsrgt.w	r3, r4, r3
 800686c:	bfd6      	itet	le
 800686e:	f1c3 0320 	rsble	r3, r3, #32
 8006872:	ea47 0003 	orrgt.w	r0, r7, r3
 8006876:	fa04 f003 	lslle.w	r0, r4, r3
 800687a:	f7f9 fe43 	bl	8000504 <__aeabi_ui2d>
 800687e:	2201      	movs	r2, #1
 8006880:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006884:	3e01      	subs	r6, #1
 8006886:	9212      	str	r2, [sp, #72]	@ 0x48
 8006888:	e776      	b.n	8006778 <_dtoa_r+0x100>
 800688a:	2301      	movs	r3, #1
 800688c:	e7b7      	b.n	80067fe <_dtoa_r+0x186>
 800688e:	9010      	str	r0, [sp, #64]	@ 0x40
 8006890:	e7b6      	b.n	8006800 <_dtoa_r+0x188>
 8006892:	9b00      	ldr	r3, [sp, #0]
 8006894:	1bdb      	subs	r3, r3, r7
 8006896:	9300      	str	r3, [sp, #0]
 8006898:	427b      	negs	r3, r7
 800689a:	9308      	str	r3, [sp, #32]
 800689c:	2300      	movs	r3, #0
 800689e:	930d      	str	r3, [sp, #52]	@ 0x34
 80068a0:	e7c3      	b.n	800682a <_dtoa_r+0x1b2>
 80068a2:	2301      	movs	r3, #1
 80068a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80068a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068a8:	eb07 0b03 	add.w	fp, r7, r3
 80068ac:	f10b 0301 	add.w	r3, fp, #1
 80068b0:	2b01      	cmp	r3, #1
 80068b2:	9303      	str	r3, [sp, #12]
 80068b4:	bfb8      	it	lt
 80068b6:	2301      	movlt	r3, #1
 80068b8:	e006      	b.n	80068c8 <_dtoa_r+0x250>
 80068ba:	2301      	movs	r3, #1
 80068bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80068be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	dd28      	ble.n	8006916 <_dtoa_r+0x29e>
 80068c4:	469b      	mov	fp, r3
 80068c6:	9303      	str	r3, [sp, #12]
 80068c8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80068cc:	2100      	movs	r1, #0
 80068ce:	2204      	movs	r2, #4
 80068d0:	f102 0514 	add.w	r5, r2, #20
 80068d4:	429d      	cmp	r5, r3
 80068d6:	d926      	bls.n	8006926 <_dtoa_r+0x2ae>
 80068d8:	6041      	str	r1, [r0, #4]
 80068da:	4648      	mov	r0, r9
 80068dc:	f000 fd9c 	bl	8007418 <_Balloc>
 80068e0:	4682      	mov	sl, r0
 80068e2:	2800      	cmp	r0, #0
 80068e4:	d142      	bne.n	800696c <_dtoa_r+0x2f4>
 80068e6:	4b1e      	ldr	r3, [pc, #120]	@ (8006960 <_dtoa_r+0x2e8>)
 80068e8:	4602      	mov	r2, r0
 80068ea:	f240 11af 	movw	r1, #431	@ 0x1af
 80068ee:	e6da      	b.n	80066a6 <_dtoa_r+0x2e>
 80068f0:	2300      	movs	r3, #0
 80068f2:	e7e3      	b.n	80068bc <_dtoa_r+0x244>
 80068f4:	2300      	movs	r3, #0
 80068f6:	e7d5      	b.n	80068a4 <_dtoa_r+0x22c>
 80068f8:	2401      	movs	r4, #1
 80068fa:	2300      	movs	r3, #0
 80068fc:	9307      	str	r3, [sp, #28]
 80068fe:	9409      	str	r4, [sp, #36]	@ 0x24
 8006900:	f04f 3bff 	mov.w	fp, #4294967295
 8006904:	2200      	movs	r2, #0
 8006906:	f8cd b00c 	str.w	fp, [sp, #12]
 800690a:	2312      	movs	r3, #18
 800690c:	920c      	str	r2, [sp, #48]	@ 0x30
 800690e:	e7db      	b.n	80068c8 <_dtoa_r+0x250>
 8006910:	2301      	movs	r3, #1
 8006912:	9309      	str	r3, [sp, #36]	@ 0x24
 8006914:	e7f4      	b.n	8006900 <_dtoa_r+0x288>
 8006916:	f04f 0b01 	mov.w	fp, #1
 800691a:	f8cd b00c 	str.w	fp, [sp, #12]
 800691e:	465b      	mov	r3, fp
 8006920:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006924:	e7d0      	b.n	80068c8 <_dtoa_r+0x250>
 8006926:	3101      	adds	r1, #1
 8006928:	0052      	lsls	r2, r2, #1
 800692a:	e7d1      	b.n	80068d0 <_dtoa_r+0x258>
 800692c:	f3af 8000 	nop.w
 8006930:	636f4361 	.word	0x636f4361
 8006934:	3fd287a7 	.word	0x3fd287a7
 8006938:	8b60c8b3 	.word	0x8b60c8b3
 800693c:	3fc68a28 	.word	0x3fc68a28
 8006940:	509f79fb 	.word	0x509f79fb
 8006944:	3fd34413 	.word	0x3fd34413
 8006948:	080088a5 	.word	0x080088a5
 800694c:	080088bc 	.word	0x080088bc
 8006950:	7ff00000 	.word	0x7ff00000
 8006954:	08008875 	.word	0x08008875
 8006958:	3ff80000 	.word	0x3ff80000
 800695c:	08008a10 	.word	0x08008a10
 8006960:	08008914 	.word	0x08008914
 8006964:	080088a1 	.word	0x080088a1
 8006968:	08008874 	.word	0x08008874
 800696c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006970:	6018      	str	r0, [r3, #0]
 8006972:	9b03      	ldr	r3, [sp, #12]
 8006974:	2b0e      	cmp	r3, #14
 8006976:	f200 80a1 	bhi.w	8006abc <_dtoa_r+0x444>
 800697a:	2c00      	cmp	r4, #0
 800697c:	f000 809e 	beq.w	8006abc <_dtoa_r+0x444>
 8006980:	2f00      	cmp	r7, #0
 8006982:	dd33      	ble.n	80069ec <_dtoa_r+0x374>
 8006984:	4b9c      	ldr	r3, [pc, #624]	@ (8006bf8 <_dtoa_r+0x580>)
 8006986:	f007 020f 	and.w	r2, r7, #15
 800698a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800698e:	ed93 7b00 	vldr	d7, [r3]
 8006992:	05f8      	lsls	r0, r7, #23
 8006994:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006998:	ea4f 1427 	mov.w	r4, r7, asr #4
 800699c:	d516      	bpl.n	80069cc <_dtoa_r+0x354>
 800699e:	4b97      	ldr	r3, [pc, #604]	@ (8006bfc <_dtoa_r+0x584>)
 80069a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80069a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80069a8:	f7f9 ff50 	bl	800084c <__aeabi_ddiv>
 80069ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069b0:	f004 040f 	and.w	r4, r4, #15
 80069b4:	2603      	movs	r6, #3
 80069b6:	4d91      	ldr	r5, [pc, #580]	@ (8006bfc <_dtoa_r+0x584>)
 80069b8:	b954      	cbnz	r4, 80069d0 <_dtoa_r+0x358>
 80069ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80069be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069c2:	f7f9 ff43 	bl	800084c <__aeabi_ddiv>
 80069c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069ca:	e028      	b.n	8006a1e <_dtoa_r+0x3a6>
 80069cc:	2602      	movs	r6, #2
 80069ce:	e7f2      	b.n	80069b6 <_dtoa_r+0x33e>
 80069d0:	07e1      	lsls	r1, r4, #31
 80069d2:	d508      	bpl.n	80069e6 <_dtoa_r+0x36e>
 80069d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80069d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80069dc:	f7f9 fe0c 	bl	80005f8 <__aeabi_dmul>
 80069e0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80069e4:	3601      	adds	r6, #1
 80069e6:	1064      	asrs	r4, r4, #1
 80069e8:	3508      	adds	r5, #8
 80069ea:	e7e5      	b.n	80069b8 <_dtoa_r+0x340>
 80069ec:	f000 80af 	beq.w	8006b4e <_dtoa_r+0x4d6>
 80069f0:	427c      	negs	r4, r7
 80069f2:	4b81      	ldr	r3, [pc, #516]	@ (8006bf8 <_dtoa_r+0x580>)
 80069f4:	4d81      	ldr	r5, [pc, #516]	@ (8006bfc <_dtoa_r+0x584>)
 80069f6:	f004 020f 	and.w	r2, r4, #15
 80069fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80069fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a02:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006a06:	f7f9 fdf7 	bl	80005f8 <__aeabi_dmul>
 8006a0a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a0e:	1124      	asrs	r4, r4, #4
 8006a10:	2300      	movs	r3, #0
 8006a12:	2602      	movs	r6, #2
 8006a14:	2c00      	cmp	r4, #0
 8006a16:	f040 808f 	bne.w	8006b38 <_dtoa_r+0x4c0>
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d1d3      	bne.n	80069c6 <_dtoa_r+0x34e>
 8006a1e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006a20:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	f000 8094 	beq.w	8006b52 <_dtoa_r+0x4da>
 8006a2a:	4b75      	ldr	r3, [pc, #468]	@ (8006c00 <_dtoa_r+0x588>)
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	4620      	mov	r0, r4
 8006a30:	4629      	mov	r1, r5
 8006a32:	f7fa f853 	bl	8000adc <__aeabi_dcmplt>
 8006a36:	2800      	cmp	r0, #0
 8006a38:	f000 808b 	beq.w	8006b52 <_dtoa_r+0x4da>
 8006a3c:	9b03      	ldr	r3, [sp, #12]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	f000 8087 	beq.w	8006b52 <_dtoa_r+0x4da>
 8006a44:	f1bb 0f00 	cmp.w	fp, #0
 8006a48:	dd34      	ble.n	8006ab4 <_dtoa_r+0x43c>
 8006a4a:	4620      	mov	r0, r4
 8006a4c:	4b6d      	ldr	r3, [pc, #436]	@ (8006c04 <_dtoa_r+0x58c>)
 8006a4e:	2200      	movs	r2, #0
 8006a50:	4629      	mov	r1, r5
 8006a52:	f7f9 fdd1 	bl	80005f8 <__aeabi_dmul>
 8006a56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a5a:	f107 38ff 	add.w	r8, r7, #4294967295
 8006a5e:	3601      	adds	r6, #1
 8006a60:	465c      	mov	r4, fp
 8006a62:	4630      	mov	r0, r6
 8006a64:	f7f9 fd5e 	bl	8000524 <__aeabi_i2d>
 8006a68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a6c:	f7f9 fdc4 	bl	80005f8 <__aeabi_dmul>
 8006a70:	4b65      	ldr	r3, [pc, #404]	@ (8006c08 <_dtoa_r+0x590>)
 8006a72:	2200      	movs	r2, #0
 8006a74:	f7f9 fc0a 	bl	800028c <__adddf3>
 8006a78:	4605      	mov	r5, r0
 8006a7a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006a7e:	2c00      	cmp	r4, #0
 8006a80:	d16a      	bne.n	8006b58 <_dtoa_r+0x4e0>
 8006a82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a86:	4b61      	ldr	r3, [pc, #388]	@ (8006c0c <_dtoa_r+0x594>)
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f7f9 fbfd 	bl	8000288 <__aeabi_dsub>
 8006a8e:	4602      	mov	r2, r0
 8006a90:	460b      	mov	r3, r1
 8006a92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006a96:	462a      	mov	r2, r5
 8006a98:	4633      	mov	r3, r6
 8006a9a:	f7fa f83d 	bl	8000b18 <__aeabi_dcmpgt>
 8006a9e:	2800      	cmp	r0, #0
 8006aa0:	f040 8298 	bne.w	8006fd4 <_dtoa_r+0x95c>
 8006aa4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006aa8:	462a      	mov	r2, r5
 8006aaa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006aae:	f7fa f815 	bl	8000adc <__aeabi_dcmplt>
 8006ab2:	bb38      	cbnz	r0, 8006b04 <_dtoa_r+0x48c>
 8006ab4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006ab8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006abc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	f2c0 8157 	blt.w	8006d72 <_dtoa_r+0x6fa>
 8006ac4:	2f0e      	cmp	r7, #14
 8006ac6:	f300 8154 	bgt.w	8006d72 <_dtoa_r+0x6fa>
 8006aca:	4b4b      	ldr	r3, [pc, #300]	@ (8006bf8 <_dtoa_r+0x580>)
 8006acc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006ad0:	ed93 7b00 	vldr	d7, [r3]
 8006ad4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	ed8d 7b00 	vstr	d7, [sp]
 8006adc:	f280 80e5 	bge.w	8006caa <_dtoa_r+0x632>
 8006ae0:	9b03      	ldr	r3, [sp, #12]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	f300 80e1 	bgt.w	8006caa <_dtoa_r+0x632>
 8006ae8:	d10c      	bne.n	8006b04 <_dtoa_r+0x48c>
 8006aea:	4b48      	ldr	r3, [pc, #288]	@ (8006c0c <_dtoa_r+0x594>)
 8006aec:	2200      	movs	r2, #0
 8006aee:	ec51 0b17 	vmov	r0, r1, d7
 8006af2:	f7f9 fd81 	bl	80005f8 <__aeabi_dmul>
 8006af6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006afa:	f7fa f803 	bl	8000b04 <__aeabi_dcmpge>
 8006afe:	2800      	cmp	r0, #0
 8006b00:	f000 8266 	beq.w	8006fd0 <_dtoa_r+0x958>
 8006b04:	2400      	movs	r4, #0
 8006b06:	4625      	mov	r5, r4
 8006b08:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006b0a:	4656      	mov	r6, sl
 8006b0c:	ea6f 0803 	mvn.w	r8, r3
 8006b10:	2700      	movs	r7, #0
 8006b12:	4621      	mov	r1, r4
 8006b14:	4648      	mov	r0, r9
 8006b16:	f000 fcbf 	bl	8007498 <_Bfree>
 8006b1a:	2d00      	cmp	r5, #0
 8006b1c:	f000 80bd 	beq.w	8006c9a <_dtoa_r+0x622>
 8006b20:	b12f      	cbz	r7, 8006b2e <_dtoa_r+0x4b6>
 8006b22:	42af      	cmp	r7, r5
 8006b24:	d003      	beq.n	8006b2e <_dtoa_r+0x4b6>
 8006b26:	4639      	mov	r1, r7
 8006b28:	4648      	mov	r0, r9
 8006b2a:	f000 fcb5 	bl	8007498 <_Bfree>
 8006b2e:	4629      	mov	r1, r5
 8006b30:	4648      	mov	r0, r9
 8006b32:	f000 fcb1 	bl	8007498 <_Bfree>
 8006b36:	e0b0      	b.n	8006c9a <_dtoa_r+0x622>
 8006b38:	07e2      	lsls	r2, r4, #31
 8006b3a:	d505      	bpl.n	8006b48 <_dtoa_r+0x4d0>
 8006b3c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006b40:	f7f9 fd5a 	bl	80005f8 <__aeabi_dmul>
 8006b44:	3601      	adds	r6, #1
 8006b46:	2301      	movs	r3, #1
 8006b48:	1064      	asrs	r4, r4, #1
 8006b4a:	3508      	adds	r5, #8
 8006b4c:	e762      	b.n	8006a14 <_dtoa_r+0x39c>
 8006b4e:	2602      	movs	r6, #2
 8006b50:	e765      	b.n	8006a1e <_dtoa_r+0x3a6>
 8006b52:	9c03      	ldr	r4, [sp, #12]
 8006b54:	46b8      	mov	r8, r7
 8006b56:	e784      	b.n	8006a62 <_dtoa_r+0x3ea>
 8006b58:	4b27      	ldr	r3, [pc, #156]	@ (8006bf8 <_dtoa_r+0x580>)
 8006b5a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006b5c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006b60:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006b64:	4454      	add	r4, sl
 8006b66:	2900      	cmp	r1, #0
 8006b68:	d054      	beq.n	8006c14 <_dtoa_r+0x59c>
 8006b6a:	4929      	ldr	r1, [pc, #164]	@ (8006c10 <_dtoa_r+0x598>)
 8006b6c:	2000      	movs	r0, #0
 8006b6e:	f7f9 fe6d 	bl	800084c <__aeabi_ddiv>
 8006b72:	4633      	mov	r3, r6
 8006b74:	462a      	mov	r2, r5
 8006b76:	f7f9 fb87 	bl	8000288 <__aeabi_dsub>
 8006b7a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006b7e:	4656      	mov	r6, sl
 8006b80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b84:	f7f9 ffe8 	bl	8000b58 <__aeabi_d2iz>
 8006b88:	4605      	mov	r5, r0
 8006b8a:	f7f9 fccb 	bl	8000524 <__aeabi_i2d>
 8006b8e:	4602      	mov	r2, r0
 8006b90:	460b      	mov	r3, r1
 8006b92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b96:	f7f9 fb77 	bl	8000288 <__aeabi_dsub>
 8006b9a:	3530      	adds	r5, #48	@ 0x30
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	460b      	mov	r3, r1
 8006ba0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006ba4:	f806 5b01 	strb.w	r5, [r6], #1
 8006ba8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006bac:	f7f9 ff96 	bl	8000adc <__aeabi_dcmplt>
 8006bb0:	2800      	cmp	r0, #0
 8006bb2:	d172      	bne.n	8006c9a <_dtoa_r+0x622>
 8006bb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bb8:	4911      	ldr	r1, [pc, #68]	@ (8006c00 <_dtoa_r+0x588>)
 8006bba:	2000      	movs	r0, #0
 8006bbc:	f7f9 fb64 	bl	8000288 <__aeabi_dsub>
 8006bc0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006bc4:	f7f9 ff8a 	bl	8000adc <__aeabi_dcmplt>
 8006bc8:	2800      	cmp	r0, #0
 8006bca:	f040 80b4 	bne.w	8006d36 <_dtoa_r+0x6be>
 8006bce:	42a6      	cmp	r6, r4
 8006bd0:	f43f af70 	beq.w	8006ab4 <_dtoa_r+0x43c>
 8006bd4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8006c04 <_dtoa_r+0x58c>)
 8006bda:	2200      	movs	r2, #0
 8006bdc:	f7f9 fd0c 	bl	80005f8 <__aeabi_dmul>
 8006be0:	4b08      	ldr	r3, [pc, #32]	@ (8006c04 <_dtoa_r+0x58c>)
 8006be2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006be6:	2200      	movs	r2, #0
 8006be8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006bec:	f7f9 fd04 	bl	80005f8 <__aeabi_dmul>
 8006bf0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006bf4:	e7c4      	b.n	8006b80 <_dtoa_r+0x508>
 8006bf6:	bf00      	nop
 8006bf8:	08008a10 	.word	0x08008a10
 8006bfc:	080089e8 	.word	0x080089e8
 8006c00:	3ff00000 	.word	0x3ff00000
 8006c04:	40240000 	.word	0x40240000
 8006c08:	401c0000 	.word	0x401c0000
 8006c0c:	40140000 	.word	0x40140000
 8006c10:	3fe00000 	.word	0x3fe00000
 8006c14:	4631      	mov	r1, r6
 8006c16:	4628      	mov	r0, r5
 8006c18:	f7f9 fcee 	bl	80005f8 <__aeabi_dmul>
 8006c1c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006c20:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006c22:	4656      	mov	r6, sl
 8006c24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c28:	f7f9 ff96 	bl	8000b58 <__aeabi_d2iz>
 8006c2c:	4605      	mov	r5, r0
 8006c2e:	f7f9 fc79 	bl	8000524 <__aeabi_i2d>
 8006c32:	4602      	mov	r2, r0
 8006c34:	460b      	mov	r3, r1
 8006c36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c3a:	f7f9 fb25 	bl	8000288 <__aeabi_dsub>
 8006c3e:	3530      	adds	r5, #48	@ 0x30
 8006c40:	f806 5b01 	strb.w	r5, [r6], #1
 8006c44:	4602      	mov	r2, r0
 8006c46:	460b      	mov	r3, r1
 8006c48:	42a6      	cmp	r6, r4
 8006c4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006c4e:	f04f 0200 	mov.w	r2, #0
 8006c52:	d124      	bne.n	8006c9e <_dtoa_r+0x626>
 8006c54:	4baf      	ldr	r3, [pc, #700]	@ (8006f14 <_dtoa_r+0x89c>)
 8006c56:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006c5a:	f7f9 fb17 	bl	800028c <__adddf3>
 8006c5e:	4602      	mov	r2, r0
 8006c60:	460b      	mov	r3, r1
 8006c62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c66:	f7f9 ff57 	bl	8000b18 <__aeabi_dcmpgt>
 8006c6a:	2800      	cmp	r0, #0
 8006c6c:	d163      	bne.n	8006d36 <_dtoa_r+0x6be>
 8006c6e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006c72:	49a8      	ldr	r1, [pc, #672]	@ (8006f14 <_dtoa_r+0x89c>)
 8006c74:	2000      	movs	r0, #0
 8006c76:	f7f9 fb07 	bl	8000288 <__aeabi_dsub>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	460b      	mov	r3, r1
 8006c7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c82:	f7f9 ff2b 	bl	8000adc <__aeabi_dcmplt>
 8006c86:	2800      	cmp	r0, #0
 8006c88:	f43f af14 	beq.w	8006ab4 <_dtoa_r+0x43c>
 8006c8c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006c8e:	1e73      	subs	r3, r6, #1
 8006c90:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006c92:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006c96:	2b30      	cmp	r3, #48	@ 0x30
 8006c98:	d0f8      	beq.n	8006c8c <_dtoa_r+0x614>
 8006c9a:	4647      	mov	r7, r8
 8006c9c:	e03b      	b.n	8006d16 <_dtoa_r+0x69e>
 8006c9e:	4b9e      	ldr	r3, [pc, #632]	@ (8006f18 <_dtoa_r+0x8a0>)
 8006ca0:	f7f9 fcaa 	bl	80005f8 <__aeabi_dmul>
 8006ca4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ca8:	e7bc      	b.n	8006c24 <_dtoa_r+0x5ac>
 8006caa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006cae:	4656      	mov	r6, sl
 8006cb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006cb4:	4620      	mov	r0, r4
 8006cb6:	4629      	mov	r1, r5
 8006cb8:	f7f9 fdc8 	bl	800084c <__aeabi_ddiv>
 8006cbc:	f7f9 ff4c 	bl	8000b58 <__aeabi_d2iz>
 8006cc0:	4680      	mov	r8, r0
 8006cc2:	f7f9 fc2f 	bl	8000524 <__aeabi_i2d>
 8006cc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006cca:	f7f9 fc95 	bl	80005f8 <__aeabi_dmul>
 8006cce:	4602      	mov	r2, r0
 8006cd0:	460b      	mov	r3, r1
 8006cd2:	4620      	mov	r0, r4
 8006cd4:	4629      	mov	r1, r5
 8006cd6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006cda:	f7f9 fad5 	bl	8000288 <__aeabi_dsub>
 8006cde:	f806 4b01 	strb.w	r4, [r6], #1
 8006ce2:	9d03      	ldr	r5, [sp, #12]
 8006ce4:	eba6 040a 	sub.w	r4, r6, sl
 8006ce8:	42a5      	cmp	r5, r4
 8006cea:	4602      	mov	r2, r0
 8006cec:	460b      	mov	r3, r1
 8006cee:	d133      	bne.n	8006d58 <_dtoa_r+0x6e0>
 8006cf0:	f7f9 facc 	bl	800028c <__adddf3>
 8006cf4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006cf8:	4604      	mov	r4, r0
 8006cfa:	460d      	mov	r5, r1
 8006cfc:	f7f9 ff0c 	bl	8000b18 <__aeabi_dcmpgt>
 8006d00:	b9c0      	cbnz	r0, 8006d34 <_dtoa_r+0x6bc>
 8006d02:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d06:	4620      	mov	r0, r4
 8006d08:	4629      	mov	r1, r5
 8006d0a:	f7f9 fedd 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d0e:	b110      	cbz	r0, 8006d16 <_dtoa_r+0x69e>
 8006d10:	f018 0f01 	tst.w	r8, #1
 8006d14:	d10e      	bne.n	8006d34 <_dtoa_r+0x6bc>
 8006d16:	9902      	ldr	r1, [sp, #8]
 8006d18:	4648      	mov	r0, r9
 8006d1a:	f000 fbbd 	bl	8007498 <_Bfree>
 8006d1e:	2300      	movs	r3, #0
 8006d20:	7033      	strb	r3, [r6, #0]
 8006d22:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006d24:	3701      	adds	r7, #1
 8006d26:	601f      	str	r7, [r3, #0]
 8006d28:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	f000 824b 	beq.w	80071c6 <_dtoa_r+0xb4e>
 8006d30:	601e      	str	r6, [r3, #0]
 8006d32:	e248      	b.n	80071c6 <_dtoa_r+0xb4e>
 8006d34:	46b8      	mov	r8, r7
 8006d36:	4633      	mov	r3, r6
 8006d38:	461e      	mov	r6, r3
 8006d3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d3e:	2a39      	cmp	r2, #57	@ 0x39
 8006d40:	d106      	bne.n	8006d50 <_dtoa_r+0x6d8>
 8006d42:	459a      	cmp	sl, r3
 8006d44:	d1f8      	bne.n	8006d38 <_dtoa_r+0x6c0>
 8006d46:	2230      	movs	r2, #48	@ 0x30
 8006d48:	f108 0801 	add.w	r8, r8, #1
 8006d4c:	f88a 2000 	strb.w	r2, [sl]
 8006d50:	781a      	ldrb	r2, [r3, #0]
 8006d52:	3201      	adds	r2, #1
 8006d54:	701a      	strb	r2, [r3, #0]
 8006d56:	e7a0      	b.n	8006c9a <_dtoa_r+0x622>
 8006d58:	4b6f      	ldr	r3, [pc, #444]	@ (8006f18 <_dtoa_r+0x8a0>)
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f7f9 fc4c 	bl	80005f8 <__aeabi_dmul>
 8006d60:	2200      	movs	r2, #0
 8006d62:	2300      	movs	r3, #0
 8006d64:	4604      	mov	r4, r0
 8006d66:	460d      	mov	r5, r1
 8006d68:	f7f9 feae 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d6c:	2800      	cmp	r0, #0
 8006d6e:	d09f      	beq.n	8006cb0 <_dtoa_r+0x638>
 8006d70:	e7d1      	b.n	8006d16 <_dtoa_r+0x69e>
 8006d72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d74:	2a00      	cmp	r2, #0
 8006d76:	f000 80ea 	beq.w	8006f4e <_dtoa_r+0x8d6>
 8006d7a:	9a07      	ldr	r2, [sp, #28]
 8006d7c:	2a01      	cmp	r2, #1
 8006d7e:	f300 80cd 	bgt.w	8006f1c <_dtoa_r+0x8a4>
 8006d82:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006d84:	2a00      	cmp	r2, #0
 8006d86:	f000 80c1 	beq.w	8006f0c <_dtoa_r+0x894>
 8006d8a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006d8e:	9c08      	ldr	r4, [sp, #32]
 8006d90:	9e00      	ldr	r6, [sp, #0]
 8006d92:	9a00      	ldr	r2, [sp, #0]
 8006d94:	441a      	add	r2, r3
 8006d96:	9200      	str	r2, [sp, #0]
 8006d98:	9a06      	ldr	r2, [sp, #24]
 8006d9a:	2101      	movs	r1, #1
 8006d9c:	441a      	add	r2, r3
 8006d9e:	4648      	mov	r0, r9
 8006da0:	9206      	str	r2, [sp, #24]
 8006da2:	f000 fc2d 	bl	8007600 <__i2b>
 8006da6:	4605      	mov	r5, r0
 8006da8:	b166      	cbz	r6, 8006dc4 <_dtoa_r+0x74c>
 8006daa:	9b06      	ldr	r3, [sp, #24]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	dd09      	ble.n	8006dc4 <_dtoa_r+0x74c>
 8006db0:	42b3      	cmp	r3, r6
 8006db2:	9a00      	ldr	r2, [sp, #0]
 8006db4:	bfa8      	it	ge
 8006db6:	4633      	movge	r3, r6
 8006db8:	1ad2      	subs	r2, r2, r3
 8006dba:	9200      	str	r2, [sp, #0]
 8006dbc:	9a06      	ldr	r2, [sp, #24]
 8006dbe:	1af6      	subs	r6, r6, r3
 8006dc0:	1ad3      	subs	r3, r2, r3
 8006dc2:	9306      	str	r3, [sp, #24]
 8006dc4:	9b08      	ldr	r3, [sp, #32]
 8006dc6:	b30b      	cbz	r3, 8006e0c <_dtoa_r+0x794>
 8006dc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	f000 80c6 	beq.w	8006f5c <_dtoa_r+0x8e4>
 8006dd0:	2c00      	cmp	r4, #0
 8006dd2:	f000 80c0 	beq.w	8006f56 <_dtoa_r+0x8de>
 8006dd6:	4629      	mov	r1, r5
 8006dd8:	4622      	mov	r2, r4
 8006dda:	4648      	mov	r0, r9
 8006ddc:	f000 fcc8 	bl	8007770 <__pow5mult>
 8006de0:	9a02      	ldr	r2, [sp, #8]
 8006de2:	4601      	mov	r1, r0
 8006de4:	4605      	mov	r5, r0
 8006de6:	4648      	mov	r0, r9
 8006de8:	f000 fc20 	bl	800762c <__multiply>
 8006dec:	9902      	ldr	r1, [sp, #8]
 8006dee:	4680      	mov	r8, r0
 8006df0:	4648      	mov	r0, r9
 8006df2:	f000 fb51 	bl	8007498 <_Bfree>
 8006df6:	9b08      	ldr	r3, [sp, #32]
 8006df8:	1b1b      	subs	r3, r3, r4
 8006dfa:	9308      	str	r3, [sp, #32]
 8006dfc:	f000 80b1 	beq.w	8006f62 <_dtoa_r+0x8ea>
 8006e00:	9a08      	ldr	r2, [sp, #32]
 8006e02:	4641      	mov	r1, r8
 8006e04:	4648      	mov	r0, r9
 8006e06:	f000 fcb3 	bl	8007770 <__pow5mult>
 8006e0a:	9002      	str	r0, [sp, #8]
 8006e0c:	2101      	movs	r1, #1
 8006e0e:	4648      	mov	r0, r9
 8006e10:	f000 fbf6 	bl	8007600 <__i2b>
 8006e14:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e16:	4604      	mov	r4, r0
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	f000 81d8 	beq.w	80071ce <_dtoa_r+0xb56>
 8006e1e:	461a      	mov	r2, r3
 8006e20:	4601      	mov	r1, r0
 8006e22:	4648      	mov	r0, r9
 8006e24:	f000 fca4 	bl	8007770 <__pow5mult>
 8006e28:	9b07      	ldr	r3, [sp, #28]
 8006e2a:	2b01      	cmp	r3, #1
 8006e2c:	4604      	mov	r4, r0
 8006e2e:	f300 809f 	bgt.w	8006f70 <_dtoa_r+0x8f8>
 8006e32:	9b04      	ldr	r3, [sp, #16]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	f040 8097 	bne.w	8006f68 <_dtoa_r+0x8f0>
 8006e3a:	9b05      	ldr	r3, [sp, #20]
 8006e3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	f040 8093 	bne.w	8006f6c <_dtoa_r+0x8f4>
 8006e46:	9b05      	ldr	r3, [sp, #20]
 8006e48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006e4c:	0d1b      	lsrs	r3, r3, #20
 8006e4e:	051b      	lsls	r3, r3, #20
 8006e50:	b133      	cbz	r3, 8006e60 <_dtoa_r+0x7e8>
 8006e52:	9b00      	ldr	r3, [sp, #0]
 8006e54:	3301      	adds	r3, #1
 8006e56:	9300      	str	r3, [sp, #0]
 8006e58:	9b06      	ldr	r3, [sp, #24]
 8006e5a:	3301      	adds	r3, #1
 8006e5c:	9306      	str	r3, [sp, #24]
 8006e5e:	2301      	movs	r3, #1
 8006e60:	9308      	str	r3, [sp, #32]
 8006e62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	f000 81b8 	beq.w	80071da <_dtoa_r+0xb62>
 8006e6a:	6923      	ldr	r3, [r4, #16]
 8006e6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006e70:	6918      	ldr	r0, [r3, #16]
 8006e72:	f000 fb79 	bl	8007568 <__hi0bits>
 8006e76:	f1c0 0020 	rsb	r0, r0, #32
 8006e7a:	9b06      	ldr	r3, [sp, #24]
 8006e7c:	4418      	add	r0, r3
 8006e7e:	f010 001f 	ands.w	r0, r0, #31
 8006e82:	f000 8082 	beq.w	8006f8a <_dtoa_r+0x912>
 8006e86:	f1c0 0320 	rsb	r3, r0, #32
 8006e8a:	2b04      	cmp	r3, #4
 8006e8c:	dd73      	ble.n	8006f76 <_dtoa_r+0x8fe>
 8006e8e:	9b00      	ldr	r3, [sp, #0]
 8006e90:	f1c0 001c 	rsb	r0, r0, #28
 8006e94:	4403      	add	r3, r0
 8006e96:	9300      	str	r3, [sp, #0]
 8006e98:	9b06      	ldr	r3, [sp, #24]
 8006e9a:	4403      	add	r3, r0
 8006e9c:	4406      	add	r6, r0
 8006e9e:	9306      	str	r3, [sp, #24]
 8006ea0:	9b00      	ldr	r3, [sp, #0]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	dd05      	ble.n	8006eb2 <_dtoa_r+0x83a>
 8006ea6:	9902      	ldr	r1, [sp, #8]
 8006ea8:	461a      	mov	r2, r3
 8006eaa:	4648      	mov	r0, r9
 8006eac:	f000 fcba 	bl	8007824 <__lshift>
 8006eb0:	9002      	str	r0, [sp, #8]
 8006eb2:	9b06      	ldr	r3, [sp, #24]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	dd05      	ble.n	8006ec4 <_dtoa_r+0x84c>
 8006eb8:	4621      	mov	r1, r4
 8006eba:	461a      	mov	r2, r3
 8006ebc:	4648      	mov	r0, r9
 8006ebe:	f000 fcb1 	bl	8007824 <__lshift>
 8006ec2:	4604      	mov	r4, r0
 8006ec4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d061      	beq.n	8006f8e <_dtoa_r+0x916>
 8006eca:	9802      	ldr	r0, [sp, #8]
 8006ecc:	4621      	mov	r1, r4
 8006ece:	f000 fd15 	bl	80078fc <__mcmp>
 8006ed2:	2800      	cmp	r0, #0
 8006ed4:	da5b      	bge.n	8006f8e <_dtoa_r+0x916>
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	9902      	ldr	r1, [sp, #8]
 8006eda:	220a      	movs	r2, #10
 8006edc:	4648      	mov	r0, r9
 8006ede:	f000 fafd 	bl	80074dc <__multadd>
 8006ee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ee4:	9002      	str	r0, [sp, #8]
 8006ee6:	f107 38ff 	add.w	r8, r7, #4294967295
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	f000 8177 	beq.w	80071de <_dtoa_r+0xb66>
 8006ef0:	4629      	mov	r1, r5
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	220a      	movs	r2, #10
 8006ef6:	4648      	mov	r0, r9
 8006ef8:	f000 faf0 	bl	80074dc <__multadd>
 8006efc:	f1bb 0f00 	cmp.w	fp, #0
 8006f00:	4605      	mov	r5, r0
 8006f02:	dc6f      	bgt.n	8006fe4 <_dtoa_r+0x96c>
 8006f04:	9b07      	ldr	r3, [sp, #28]
 8006f06:	2b02      	cmp	r3, #2
 8006f08:	dc49      	bgt.n	8006f9e <_dtoa_r+0x926>
 8006f0a:	e06b      	b.n	8006fe4 <_dtoa_r+0x96c>
 8006f0c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006f0e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006f12:	e73c      	b.n	8006d8e <_dtoa_r+0x716>
 8006f14:	3fe00000 	.word	0x3fe00000
 8006f18:	40240000 	.word	0x40240000
 8006f1c:	9b03      	ldr	r3, [sp, #12]
 8006f1e:	1e5c      	subs	r4, r3, #1
 8006f20:	9b08      	ldr	r3, [sp, #32]
 8006f22:	42a3      	cmp	r3, r4
 8006f24:	db09      	blt.n	8006f3a <_dtoa_r+0x8c2>
 8006f26:	1b1c      	subs	r4, r3, r4
 8006f28:	9b03      	ldr	r3, [sp, #12]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	f6bf af30 	bge.w	8006d90 <_dtoa_r+0x718>
 8006f30:	9b00      	ldr	r3, [sp, #0]
 8006f32:	9a03      	ldr	r2, [sp, #12]
 8006f34:	1a9e      	subs	r6, r3, r2
 8006f36:	2300      	movs	r3, #0
 8006f38:	e72b      	b.n	8006d92 <_dtoa_r+0x71a>
 8006f3a:	9b08      	ldr	r3, [sp, #32]
 8006f3c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006f3e:	9408      	str	r4, [sp, #32]
 8006f40:	1ae3      	subs	r3, r4, r3
 8006f42:	441a      	add	r2, r3
 8006f44:	9e00      	ldr	r6, [sp, #0]
 8006f46:	9b03      	ldr	r3, [sp, #12]
 8006f48:	920d      	str	r2, [sp, #52]	@ 0x34
 8006f4a:	2400      	movs	r4, #0
 8006f4c:	e721      	b.n	8006d92 <_dtoa_r+0x71a>
 8006f4e:	9c08      	ldr	r4, [sp, #32]
 8006f50:	9e00      	ldr	r6, [sp, #0]
 8006f52:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006f54:	e728      	b.n	8006da8 <_dtoa_r+0x730>
 8006f56:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006f5a:	e751      	b.n	8006e00 <_dtoa_r+0x788>
 8006f5c:	9a08      	ldr	r2, [sp, #32]
 8006f5e:	9902      	ldr	r1, [sp, #8]
 8006f60:	e750      	b.n	8006e04 <_dtoa_r+0x78c>
 8006f62:	f8cd 8008 	str.w	r8, [sp, #8]
 8006f66:	e751      	b.n	8006e0c <_dtoa_r+0x794>
 8006f68:	2300      	movs	r3, #0
 8006f6a:	e779      	b.n	8006e60 <_dtoa_r+0x7e8>
 8006f6c:	9b04      	ldr	r3, [sp, #16]
 8006f6e:	e777      	b.n	8006e60 <_dtoa_r+0x7e8>
 8006f70:	2300      	movs	r3, #0
 8006f72:	9308      	str	r3, [sp, #32]
 8006f74:	e779      	b.n	8006e6a <_dtoa_r+0x7f2>
 8006f76:	d093      	beq.n	8006ea0 <_dtoa_r+0x828>
 8006f78:	9a00      	ldr	r2, [sp, #0]
 8006f7a:	331c      	adds	r3, #28
 8006f7c:	441a      	add	r2, r3
 8006f7e:	9200      	str	r2, [sp, #0]
 8006f80:	9a06      	ldr	r2, [sp, #24]
 8006f82:	441a      	add	r2, r3
 8006f84:	441e      	add	r6, r3
 8006f86:	9206      	str	r2, [sp, #24]
 8006f88:	e78a      	b.n	8006ea0 <_dtoa_r+0x828>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	e7f4      	b.n	8006f78 <_dtoa_r+0x900>
 8006f8e:	9b03      	ldr	r3, [sp, #12]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	46b8      	mov	r8, r7
 8006f94:	dc20      	bgt.n	8006fd8 <_dtoa_r+0x960>
 8006f96:	469b      	mov	fp, r3
 8006f98:	9b07      	ldr	r3, [sp, #28]
 8006f9a:	2b02      	cmp	r3, #2
 8006f9c:	dd1e      	ble.n	8006fdc <_dtoa_r+0x964>
 8006f9e:	f1bb 0f00 	cmp.w	fp, #0
 8006fa2:	f47f adb1 	bne.w	8006b08 <_dtoa_r+0x490>
 8006fa6:	4621      	mov	r1, r4
 8006fa8:	465b      	mov	r3, fp
 8006faa:	2205      	movs	r2, #5
 8006fac:	4648      	mov	r0, r9
 8006fae:	f000 fa95 	bl	80074dc <__multadd>
 8006fb2:	4601      	mov	r1, r0
 8006fb4:	4604      	mov	r4, r0
 8006fb6:	9802      	ldr	r0, [sp, #8]
 8006fb8:	f000 fca0 	bl	80078fc <__mcmp>
 8006fbc:	2800      	cmp	r0, #0
 8006fbe:	f77f ada3 	ble.w	8006b08 <_dtoa_r+0x490>
 8006fc2:	4656      	mov	r6, sl
 8006fc4:	2331      	movs	r3, #49	@ 0x31
 8006fc6:	f806 3b01 	strb.w	r3, [r6], #1
 8006fca:	f108 0801 	add.w	r8, r8, #1
 8006fce:	e59f      	b.n	8006b10 <_dtoa_r+0x498>
 8006fd0:	9c03      	ldr	r4, [sp, #12]
 8006fd2:	46b8      	mov	r8, r7
 8006fd4:	4625      	mov	r5, r4
 8006fd6:	e7f4      	b.n	8006fc2 <_dtoa_r+0x94a>
 8006fd8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006fdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	f000 8101 	beq.w	80071e6 <_dtoa_r+0xb6e>
 8006fe4:	2e00      	cmp	r6, #0
 8006fe6:	dd05      	ble.n	8006ff4 <_dtoa_r+0x97c>
 8006fe8:	4629      	mov	r1, r5
 8006fea:	4632      	mov	r2, r6
 8006fec:	4648      	mov	r0, r9
 8006fee:	f000 fc19 	bl	8007824 <__lshift>
 8006ff2:	4605      	mov	r5, r0
 8006ff4:	9b08      	ldr	r3, [sp, #32]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d05c      	beq.n	80070b4 <_dtoa_r+0xa3c>
 8006ffa:	6869      	ldr	r1, [r5, #4]
 8006ffc:	4648      	mov	r0, r9
 8006ffe:	f000 fa0b 	bl	8007418 <_Balloc>
 8007002:	4606      	mov	r6, r0
 8007004:	b928      	cbnz	r0, 8007012 <_dtoa_r+0x99a>
 8007006:	4b82      	ldr	r3, [pc, #520]	@ (8007210 <_dtoa_r+0xb98>)
 8007008:	4602      	mov	r2, r0
 800700a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800700e:	f7ff bb4a 	b.w	80066a6 <_dtoa_r+0x2e>
 8007012:	692a      	ldr	r2, [r5, #16]
 8007014:	3202      	adds	r2, #2
 8007016:	0092      	lsls	r2, r2, #2
 8007018:	f105 010c 	add.w	r1, r5, #12
 800701c:	300c      	adds	r0, #12
 800701e:	f000 ffa3 	bl	8007f68 <memcpy>
 8007022:	2201      	movs	r2, #1
 8007024:	4631      	mov	r1, r6
 8007026:	4648      	mov	r0, r9
 8007028:	f000 fbfc 	bl	8007824 <__lshift>
 800702c:	f10a 0301 	add.w	r3, sl, #1
 8007030:	9300      	str	r3, [sp, #0]
 8007032:	eb0a 030b 	add.w	r3, sl, fp
 8007036:	9308      	str	r3, [sp, #32]
 8007038:	9b04      	ldr	r3, [sp, #16]
 800703a:	f003 0301 	and.w	r3, r3, #1
 800703e:	462f      	mov	r7, r5
 8007040:	9306      	str	r3, [sp, #24]
 8007042:	4605      	mov	r5, r0
 8007044:	9b00      	ldr	r3, [sp, #0]
 8007046:	9802      	ldr	r0, [sp, #8]
 8007048:	4621      	mov	r1, r4
 800704a:	f103 3bff 	add.w	fp, r3, #4294967295
 800704e:	f7ff fa8a 	bl	8006566 <quorem>
 8007052:	4603      	mov	r3, r0
 8007054:	3330      	adds	r3, #48	@ 0x30
 8007056:	9003      	str	r0, [sp, #12]
 8007058:	4639      	mov	r1, r7
 800705a:	9802      	ldr	r0, [sp, #8]
 800705c:	9309      	str	r3, [sp, #36]	@ 0x24
 800705e:	f000 fc4d 	bl	80078fc <__mcmp>
 8007062:	462a      	mov	r2, r5
 8007064:	9004      	str	r0, [sp, #16]
 8007066:	4621      	mov	r1, r4
 8007068:	4648      	mov	r0, r9
 800706a:	f000 fc63 	bl	8007934 <__mdiff>
 800706e:	68c2      	ldr	r2, [r0, #12]
 8007070:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007072:	4606      	mov	r6, r0
 8007074:	bb02      	cbnz	r2, 80070b8 <_dtoa_r+0xa40>
 8007076:	4601      	mov	r1, r0
 8007078:	9802      	ldr	r0, [sp, #8]
 800707a:	f000 fc3f 	bl	80078fc <__mcmp>
 800707e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007080:	4602      	mov	r2, r0
 8007082:	4631      	mov	r1, r6
 8007084:	4648      	mov	r0, r9
 8007086:	920c      	str	r2, [sp, #48]	@ 0x30
 8007088:	9309      	str	r3, [sp, #36]	@ 0x24
 800708a:	f000 fa05 	bl	8007498 <_Bfree>
 800708e:	9b07      	ldr	r3, [sp, #28]
 8007090:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007092:	9e00      	ldr	r6, [sp, #0]
 8007094:	ea42 0103 	orr.w	r1, r2, r3
 8007098:	9b06      	ldr	r3, [sp, #24]
 800709a:	4319      	orrs	r1, r3
 800709c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800709e:	d10d      	bne.n	80070bc <_dtoa_r+0xa44>
 80070a0:	2b39      	cmp	r3, #57	@ 0x39
 80070a2:	d027      	beq.n	80070f4 <_dtoa_r+0xa7c>
 80070a4:	9a04      	ldr	r2, [sp, #16]
 80070a6:	2a00      	cmp	r2, #0
 80070a8:	dd01      	ble.n	80070ae <_dtoa_r+0xa36>
 80070aa:	9b03      	ldr	r3, [sp, #12]
 80070ac:	3331      	adds	r3, #49	@ 0x31
 80070ae:	f88b 3000 	strb.w	r3, [fp]
 80070b2:	e52e      	b.n	8006b12 <_dtoa_r+0x49a>
 80070b4:	4628      	mov	r0, r5
 80070b6:	e7b9      	b.n	800702c <_dtoa_r+0x9b4>
 80070b8:	2201      	movs	r2, #1
 80070ba:	e7e2      	b.n	8007082 <_dtoa_r+0xa0a>
 80070bc:	9904      	ldr	r1, [sp, #16]
 80070be:	2900      	cmp	r1, #0
 80070c0:	db04      	blt.n	80070cc <_dtoa_r+0xa54>
 80070c2:	9807      	ldr	r0, [sp, #28]
 80070c4:	4301      	orrs	r1, r0
 80070c6:	9806      	ldr	r0, [sp, #24]
 80070c8:	4301      	orrs	r1, r0
 80070ca:	d120      	bne.n	800710e <_dtoa_r+0xa96>
 80070cc:	2a00      	cmp	r2, #0
 80070ce:	ddee      	ble.n	80070ae <_dtoa_r+0xa36>
 80070d0:	9902      	ldr	r1, [sp, #8]
 80070d2:	9300      	str	r3, [sp, #0]
 80070d4:	2201      	movs	r2, #1
 80070d6:	4648      	mov	r0, r9
 80070d8:	f000 fba4 	bl	8007824 <__lshift>
 80070dc:	4621      	mov	r1, r4
 80070de:	9002      	str	r0, [sp, #8]
 80070e0:	f000 fc0c 	bl	80078fc <__mcmp>
 80070e4:	2800      	cmp	r0, #0
 80070e6:	9b00      	ldr	r3, [sp, #0]
 80070e8:	dc02      	bgt.n	80070f0 <_dtoa_r+0xa78>
 80070ea:	d1e0      	bne.n	80070ae <_dtoa_r+0xa36>
 80070ec:	07da      	lsls	r2, r3, #31
 80070ee:	d5de      	bpl.n	80070ae <_dtoa_r+0xa36>
 80070f0:	2b39      	cmp	r3, #57	@ 0x39
 80070f2:	d1da      	bne.n	80070aa <_dtoa_r+0xa32>
 80070f4:	2339      	movs	r3, #57	@ 0x39
 80070f6:	f88b 3000 	strb.w	r3, [fp]
 80070fa:	4633      	mov	r3, r6
 80070fc:	461e      	mov	r6, r3
 80070fe:	3b01      	subs	r3, #1
 8007100:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007104:	2a39      	cmp	r2, #57	@ 0x39
 8007106:	d04e      	beq.n	80071a6 <_dtoa_r+0xb2e>
 8007108:	3201      	adds	r2, #1
 800710a:	701a      	strb	r2, [r3, #0]
 800710c:	e501      	b.n	8006b12 <_dtoa_r+0x49a>
 800710e:	2a00      	cmp	r2, #0
 8007110:	dd03      	ble.n	800711a <_dtoa_r+0xaa2>
 8007112:	2b39      	cmp	r3, #57	@ 0x39
 8007114:	d0ee      	beq.n	80070f4 <_dtoa_r+0xa7c>
 8007116:	3301      	adds	r3, #1
 8007118:	e7c9      	b.n	80070ae <_dtoa_r+0xa36>
 800711a:	9a00      	ldr	r2, [sp, #0]
 800711c:	9908      	ldr	r1, [sp, #32]
 800711e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007122:	428a      	cmp	r2, r1
 8007124:	d028      	beq.n	8007178 <_dtoa_r+0xb00>
 8007126:	9902      	ldr	r1, [sp, #8]
 8007128:	2300      	movs	r3, #0
 800712a:	220a      	movs	r2, #10
 800712c:	4648      	mov	r0, r9
 800712e:	f000 f9d5 	bl	80074dc <__multadd>
 8007132:	42af      	cmp	r7, r5
 8007134:	9002      	str	r0, [sp, #8]
 8007136:	f04f 0300 	mov.w	r3, #0
 800713a:	f04f 020a 	mov.w	r2, #10
 800713e:	4639      	mov	r1, r7
 8007140:	4648      	mov	r0, r9
 8007142:	d107      	bne.n	8007154 <_dtoa_r+0xadc>
 8007144:	f000 f9ca 	bl	80074dc <__multadd>
 8007148:	4607      	mov	r7, r0
 800714a:	4605      	mov	r5, r0
 800714c:	9b00      	ldr	r3, [sp, #0]
 800714e:	3301      	adds	r3, #1
 8007150:	9300      	str	r3, [sp, #0]
 8007152:	e777      	b.n	8007044 <_dtoa_r+0x9cc>
 8007154:	f000 f9c2 	bl	80074dc <__multadd>
 8007158:	4629      	mov	r1, r5
 800715a:	4607      	mov	r7, r0
 800715c:	2300      	movs	r3, #0
 800715e:	220a      	movs	r2, #10
 8007160:	4648      	mov	r0, r9
 8007162:	f000 f9bb 	bl	80074dc <__multadd>
 8007166:	4605      	mov	r5, r0
 8007168:	e7f0      	b.n	800714c <_dtoa_r+0xad4>
 800716a:	f1bb 0f00 	cmp.w	fp, #0
 800716e:	bfcc      	ite	gt
 8007170:	465e      	movgt	r6, fp
 8007172:	2601      	movle	r6, #1
 8007174:	4456      	add	r6, sl
 8007176:	2700      	movs	r7, #0
 8007178:	9902      	ldr	r1, [sp, #8]
 800717a:	9300      	str	r3, [sp, #0]
 800717c:	2201      	movs	r2, #1
 800717e:	4648      	mov	r0, r9
 8007180:	f000 fb50 	bl	8007824 <__lshift>
 8007184:	4621      	mov	r1, r4
 8007186:	9002      	str	r0, [sp, #8]
 8007188:	f000 fbb8 	bl	80078fc <__mcmp>
 800718c:	2800      	cmp	r0, #0
 800718e:	dcb4      	bgt.n	80070fa <_dtoa_r+0xa82>
 8007190:	d102      	bne.n	8007198 <_dtoa_r+0xb20>
 8007192:	9b00      	ldr	r3, [sp, #0]
 8007194:	07db      	lsls	r3, r3, #31
 8007196:	d4b0      	bmi.n	80070fa <_dtoa_r+0xa82>
 8007198:	4633      	mov	r3, r6
 800719a:	461e      	mov	r6, r3
 800719c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80071a0:	2a30      	cmp	r2, #48	@ 0x30
 80071a2:	d0fa      	beq.n	800719a <_dtoa_r+0xb22>
 80071a4:	e4b5      	b.n	8006b12 <_dtoa_r+0x49a>
 80071a6:	459a      	cmp	sl, r3
 80071a8:	d1a8      	bne.n	80070fc <_dtoa_r+0xa84>
 80071aa:	2331      	movs	r3, #49	@ 0x31
 80071ac:	f108 0801 	add.w	r8, r8, #1
 80071b0:	f88a 3000 	strb.w	r3, [sl]
 80071b4:	e4ad      	b.n	8006b12 <_dtoa_r+0x49a>
 80071b6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80071b8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007214 <_dtoa_r+0xb9c>
 80071bc:	b11b      	cbz	r3, 80071c6 <_dtoa_r+0xb4e>
 80071be:	f10a 0308 	add.w	r3, sl, #8
 80071c2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80071c4:	6013      	str	r3, [r2, #0]
 80071c6:	4650      	mov	r0, sl
 80071c8:	b017      	add	sp, #92	@ 0x5c
 80071ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071ce:	9b07      	ldr	r3, [sp, #28]
 80071d0:	2b01      	cmp	r3, #1
 80071d2:	f77f ae2e 	ble.w	8006e32 <_dtoa_r+0x7ba>
 80071d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80071d8:	9308      	str	r3, [sp, #32]
 80071da:	2001      	movs	r0, #1
 80071dc:	e64d      	b.n	8006e7a <_dtoa_r+0x802>
 80071de:	f1bb 0f00 	cmp.w	fp, #0
 80071e2:	f77f aed9 	ble.w	8006f98 <_dtoa_r+0x920>
 80071e6:	4656      	mov	r6, sl
 80071e8:	9802      	ldr	r0, [sp, #8]
 80071ea:	4621      	mov	r1, r4
 80071ec:	f7ff f9bb 	bl	8006566 <quorem>
 80071f0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80071f4:	f806 3b01 	strb.w	r3, [r6], #1
 80071f8:	eba6 020a 	sub.w	r2, r6, sl
 80071fc:	4593      	cmp	fp, r2
 80071fe:	ddb4      	ble.n	800716a <_dtoa_r+0xaf2>
 8007200:	9902      	ldr	r1, [sp, #8]
 8007202:	2300      	movs	r3, #0
 8007204:	220a      	movs	r2, #10
 8007206:	4648      	mov	r0, r9
 8007208:	f000 f968 	bl	80074dc <__multadd>
 800720c:	9002      	str	r0, [sp, #8]
 800720e:	e7eb      	b.n	80071e8 <_dtoa_r+0xb70>
 8007210:	08008914 	.word	0x08008914
 8007214:	08008898 	.word	0x08008898

08007218 <_free_r>:
 8007218:	b538      	push	{r3, r4, r5, lr}
 800721a:	4605      	mov	r5, r0
 800721c:	2900      	cmp	r1, #0
 800721e:	d041      	beq.n	80072a4 <_free_r+0x8c>
 8007220:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007224:	1f0c      	subs	r4, r1, #4
 8007226:	2b00      	cmp	r3, #0
 8007228:	bfb8      	it	lt
 800722a:	18e4      	addlt	r4, r4, r3
 800722c:	f000 f8e8 	bl	8007400 <__malloc_lock>
 8007230:	4a1d      	ldr	r2, [pc, #116]	@ (80072a8 <_free_r+0x90>)
 8007232:	6813      	ldr	r3, [r2, #0]
 8007234:	b933      	cbnz	r3, 8007244 <_free_r+0x2c>
 8007236:	6063      	str	r3, [r4, #4]
 8007238:	6014      	str	r4, [r2, #0]
 800723a:	4628      	mov	r0, r5
 800723c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007240:	f000 b8e4 	b.w	800740c <__malloc_unlock>
 8007244:	42a3      	cmp	r3, r4
 8007246:	d908      	bls.n	800725a <_free_r+0x42>
 8007248:	6820      	ldr	r0, [r4, #0]
 800724a:	1821      	adds	r1, r4, r0
 800724c:	428b      	cmp	r3, r1
 800724e:	bf01      	itttt	eq
 8007250:	6819      	ldreq	r1, [r3, #0]
 8007252:	685b      	ldreq	r3, [r3, #4]
 8007254:	1809      	addeq	r1, r1, r0
 8007256:	6021      	streq	r1, [r4, #0]
 8007258:	e7ed      	b.n	8007236 <_free_r+0x1e>
 800725a:	461a      	mov	r2, r3
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	b10b      	cbz	r3, 8007264 <_free_r+0x4c>
 8007260:	42a3      	cmp	r3, r4
 8007262:	d9fa      	bls.n	800725a <_free_r+0x42>
 8007264:	6811      	ldr	r1, [r2, #0]
 8007266:	1850      	adds	r0, r2, r1
 8007268:	42a0      	cmp	r0, r4
 800726a:	d10b      	bne.n	8007284 <_free_r+0x6c>
 800726c:	6820      	ldr	r0, [r4, #0]
 800726e:	4401      	add	r1, r0
 8007270:	1850      	adds	r0, r2, r1
 8007272:	4283      	cmp	r3, r0
 8007274:	6011      	str	r1, [r2, #0]
 8007276:	d1e0      	bne.n	800723a <_free_r+0x22>
 8007278:	6818      	ldr	r0, [r3, #0]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	6053      	str	r3, [r2, #4]
 800727e:	4408      	add	r0, r1
 8007280:	6010      	str	r0, [r2, #0]
 8007282:	e7da      	b.n	800723a <_free_r+0x22>
 8007284:	d902      	bls.n	800728c <_free_r+0x74>
 8007286:	230c      	movs	r3, #12
 8007288:	602b      	str	r3, [r5, #0]
 800728a:	e7d6      	b.n	800723a <_free_r+0x22>
 800728c:	6820      	ldr	r0, [r4, #0]
 800728e:	1821      	adds	r1, r4, r0
 8007290:	428b      	cmp	r3, r1
 8007292:	bf04      	itt	eq
 8007294:	6819      	ldreq	r1, [r3, #0]
 8007296:	685b      	ldreq	r3, [r3, #4]
 8007298:	6063      	str	r3, [r4, #4]
 800729a:	bf04      	itt	eq
 800729c:	1809      	addeq	r1, r1, r0
 800729e:	6021      	streq	r1, [r4, #0]
 80072a0:	6054      	str	r4, [r2, #4]
 80072a2:	e7ca      	b.n	800723a <_free_r+0x22>
 80072a4:	bd38      	pop	{r3, r4, r5, pc}
 80072a6:	bf00      	nop
 80072a8:	20000548 	.word	0x20000548

080072ac <malloc>:
 80072ac:	4b02      	ldr	r3, [pc, #8]	@ (80072b8 <malloc+0xc>)
 80072ae:	4601      	mov	r1, r0
 80072b0:	6818      	ldr	r0, [r3, #0]
 80072b2:	f000 b825 	b.w	8007300 <_malloc_r>
 80072b6:	bf00      	nop
 80072b8:	20000028 	.word	0x20000028

080072bc <sbrk_aligned>:
 80072bc:	b570      	push	{r4, r5, r6, lr}
 80072be:	4e0f      	ldr	r6, [pc, #60]	@ (80072fc <sbrk_aligned+0x40>)
 80072c0:	460c      	mov	r4, r1
 80072c2:	6831      	ldr	r1, [r6, #0]
 80072c4:	4605      	mov	r5, r0
 80072c6:	b911      	cbnz	r1, 80072ce <sbrk_aligned+0x12>
 80072c8:	f000 fe3e 	bl	8007f48 <_sbrk_r>
 80072cc:	6030      	str	r0, [r6, #0]
 80072ce:	4621      	mov	r1, r4
 80072d0:	4628      	mov	r0, r5
 80072d2:	f000 fe39 	bl	8007f48 <_sbrk_r>
 80072d6:	1c43      	adds	r3, r0, #1
 80072d8:	d103      	bne.n	80072e2 <sbrk_aligned+0x26>
 80072da:	f04f 34ff 	mov.w	r4, #4294967295
 80072de:	4620      	mov	r0, r4
 80072e0:	bd70      	pop	{r4, r5, r6, pc}
 80072e2:	1cc4      	adds	r4, r0, #3
 80072e4:	f024 0403 	bic.w	r4, r4, #3
 80072e8:	42a0      	cmp	r0, r4
 80072ea:	d0f8      	beq.n	80072de <sbrk_aligned+0x22>
 80072ec:	1a21      	subs	r1, r4, r0
 80072ee:	4628      	mov	r0, r5
 80072f0:	f000 fe2a 	bl	8007f48 <_sbrk_r>
 80072f4:	3001      	adds	r0, #1
 80072f6:	d1f2      	bne.n	80072de <sbrk_aligned+0x22>
 80072f8:	e7ef      	b.n	80072da <sbrk_aligned+0x1e>
 80072fa:	bf00      	nop
 80072fc:	20000544 	.word	0x20000544

08007300 <_malloc_r>:
 8007300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007304:	1ccd      	adds	r5, r1, #3
 8007306:	f025 0503 	bic.w	r5, r5, #3
 800730a:	3508      	adds	r5, #8
 800730c:	2d0c      	cmp	r5, #12
 800730e:	bf38      	it	cc
 8007310:	250c      	movcc	r5, #12
 8007312:	2d00      	cmp	r5, #0
 8007314:	4606      	mov	r6, r0
 8007316:	db01      	blt.n	800731c <_malloc_r+0x1c>
 8007318:	42a9      	cmp	r1, r5
 800731a:	d904      	bls.n	8007326 <_malloc_r+0x26>
 800731c:	230c      	movs	r3, #12
 800731e:	6033      	str	r3, [r6, #0]
 8007320:	2000      	movs	r0, #0
 8007322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007326:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80073fc <_malloc_r+0xfc>
 800732a:	f000 f869 	bl	8007400 <__malloc_lock>
 800732e:	f8d8 3000 	ldr.w	r3, [r8]
 8007332:	461c      	mov	r4, r3
 8007334:	bb44      	cbnz	r4, 8007388 <_malloc_r+0x88>
 8007336:	4629      	mov	r1, r5
 8007338:	4630      	mov	r0, r6
 800733a:	f7ff ffbf 	bl	80072bc <sbrk_aligned>
 800733e:	1c43      	adds	r3, r0, #1
 8007340:	4604      	mov	r4, r0
 8007342:	d158      	bne.n	80073f6 <_malloc_r+0xf6>
 8007344:	f8d8 4000 	ldr.w	r4, [r8]
 8007348:	4627      	mov	r7, r4
 800734a:	2f00      	cmp	r7, #0
 800734c:	d143      	bne.n	80073d6 <_malloc_r+0xd6>
 800734e:	2c00      	cmp	r4, #0
 8007350:	d04b      	beq.n	80073ea <_malloc_r+0xea>
 8007352:	6823      	ldr	r3, [r4, #0]
 8007354:	4639      	mov	r1, r7
 8007356:	4630      	mov	r0, r6
 8007358:	eb04 0903 	add.w	r9, r4, r3
 800735c:	f000 fdf4 	bl	8007f48 <_sbrk_r>
 8007360:	4581      	cmp	r9, r0
 8007362:	d142      	bne.n	80073ea <_malloc_r+0xea>
 8007364:	6821      	ldr	r1, [r4, #0]
 8007366:	1a6d      	subs	r5, r5, r1
 8007368:	4629      	mov	r1, r5
 800736a:	4630      	mov	r0, r6
 800736c:	f7ff ffa6 	bl	80072bc <sbrk_aligned>
 8007370:	3001      	adds	r0, #1
 8007372:	d03a      	beq.n	80073ea <_malloc_r+0xea>
 8007374:	6823      	ldr	r3, [r4, #0]
 8007376:	442b      	add	r3, r5
 8007378:	6023      	str	r3, [r4, #0]
 800737a:	f8d8 3000 	ldr.w	r3, [r8]
 800737e:	685a      	ldr	r2, [r3, #4]
 8007380:	bb62      	cbnz	r2, 80073dc <_malloc_r+0xdc>
 8007382:	f8c8 7000 	str.w	r7, [r8]
 8007386:	e00f      	b.n	80073a8 <_malloc_r+0xa8>
 8007388:	6822      	ldr	r2, [r4, #0]
 800738a:	1b52      	subs	r2, r2, r5
 800738c:	d420      	bmi.n	80073d0 <_malloc_r+0xd0>
 800738e:	2a0b      	cmp	r2, #11
 8007390:	d917      	bls.n	80073c2 <_malloc_r+0xc2>
 8007392:	1961      	adds	r1, r4, r5
 8007394:	42a3      	cmp	r3, r4
 8007396:	6025      	str	r5, [r4, #0]
 8007398:	bf18      	it	ne
 800739a:	6059      	strne	r1, [r3, #4]
 800739c:	6863      	ldr	r3, [r4, #4]
 800739e:	bf08      	it	eq
 80073a0:	f8c8 1000 	streq.w	r1, [r8]
 80073a4:	5162      	str	r2, [r4, r5]
 80073a6:	604b      	str	r3, [r1, #4]
 80073a8:	4630      	mov	r0, r6
 80073aa:	f000 f82f 	bl	800740c <__malloc_unlock>
 80073ae:	f104 000b 	add.w	r0, r4, #11
 80073b2:	1d23      	adds	r3, r4, #4
 80073b4:	f020 0007 	bic.w	r0, r0, #7
 80073b8:	1ac2      	subs	r2, r0, r3
 80073ba:	bf1c      	itt	ne
 80073bc:	1a1b      	subne	r3, r3, r0
 80073be:	50a3      	strne	r3, [r4, r2]
 80073c0:	e7af      	b.n	8007322 <_malloc_r+0x22>
 80073c2:	6862      	ldr	r2, [r4, #4]
 80073c4:	42a3      	cmp	r3, r4
 80073c6:	bf0c      	ite	eq
 80073c8:	f8c8 2000 	streq.w	r2, [r8]
 80073cc:	605a      	strne	r2, [r3, #4]
 80073ce:	e7eb      	b.n	80073a8 <_malloc_r+0xa8>
 80073d0:	4623      	mov	r3, r4
 80073d2:	6864      	ldr	r4, [r4, #4]
 80073d4:	e7ae      	b.n	8007334 <_malloc_r+0x34>
 80073d6:	463c      	mov	r4, r7
 80073d8:	687f      	ldr	r7, [r7, #4]
 80073da:	e7b6      	b.n	800734a <_malloc_r+0x4a>
 80073dc:	461a      	mov	r2, r3
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	42a3      	cmp	r3, r4
 80073e2:	d1fb      	bne.n	80073dc <_malloc_r+0xdc>
 80073e4:	2300      	movs	r3, #0
 80073e6:	6053      	str	r3, [r2, #4]
 80073e8:	e7de      	b.n	80073a8 <_malloc_r+0xa8>
 80073ea:	230c      	movs	r3, #12
 80073ec:	6033      	str	r3, [r6, #0]
 80073ee:	4630      	mov	r0, r6
 80073f0:	f000 f80c 	bl	800740c <__malloc_unlock>
 80073f4:	e794      	b.n	8007320 <_malloc_r+0x20>
 80073f6:	6005      	str	r5, [r0, #0]
 80073f8:	e7d6      	b.n	80073a8 <_malloc_r+0xa8>
 80073fa:	bf00      	nop
 80073fc:	20000548 	.word	0x20000548

08007400 <__malloc_lock>:
 8007400:	4801      	ldr	r0, [pc, #4]	@ (8007408 <__malloc_lock+0x8>)
 8007402:	f7ff b8ae 	b.w	8006562 <__retarget_lock_acquire_recursive>
 8007406:	bf00      	nop
 8007408:	20000540 	.word	0x20000540

0800740c <__malloc_unlock>:
 800740c:	4801      	ldr	r0, [pc, #4]	@ (8007414 <__malloc_unlock+0x8>)
 800740e:	f7ff b8a9 	b.w	8006564 <__retarget_lock_release_recursive>
 8007412:	bf00      	nop
 8007414:	20000540 	.word	0x20000540

08007418 <_Balloc>:
 8007418:	b570      	push	{r4, r5, r6, lr}
 800741a:	69c6      	ldr	r6, [r0, #28]
 800741c:	4604      	mov	r4, r0
 800741e:	460d      	mov	r5, r1
 8007420:	b976      	cbnz	r6, 8007440 <_Balloc+0x28>
 8007422:	2010      	movs	r0, #16
 8007424:	f7ff ff42 	bl	80072ac <malloc>
 8007428:	4602      	mov	r2, r0
 800742a:	61e0      	str	r0, [r4, #28]
 800742c:	b920      	cbnz	r0, 8007438 <_Balloc+0x20>
 800742e:	4b18      	ldr	r3, [pc, #96]	@ (8007490 <_Balloc+0x78>)
 8007430:	4818      	ldr	r0, [pc, #96]	@ (8007494 <_Balloc+0x7c>)
 8007432:	216b      	movs	r1, #107	@ 0x6b
 8007434:	f000 fda6 	bl	8007f84 <__assert_func>
 8007438:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800743c:	6006      	str	r6, [r0, #0]
 800743e:	60c6      	str	r6, [r0, #12]
 8007440:	69e6      	ldr	r6, [r4, #28]
 8007442:	68f3      	ldr	r3, [r6, #12]
 8007444:	b183      	cbz	r3, 8007468 <_Balloc+0x50>
 8007446:	69e3      	ldr	r3, [r4, #28]
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800744e:	b9b8      	cbnz	r0, 8007480 <_Balloc+0x68>
 8007450:	2101      	movs	r1, #1
 8007452:	fa01 f605 	lsl.w	r6, r1, r5
 8007456:	1d72      	adds	r2, r6, #5
 8007458:	0092      	lsls	r2, r2, #2
 800745a:	4620      	mov	r0, r4
 800745c:	f000 fdb0 	bl	8007fc0 <_calloc_r>
 8007460:	b160      	cbz	r0, 800747c <_Balloc+0x64>
 8007462:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007466:	e00e      	b.n	8007486 <_Balloc+0x6e>
 8007468:	2221      	movs	r2, #33	@ 0x21
 800746a:	2104      	movs	r1, #4
 800746c:	4620      	mov	r0, r4
 800746e:	f000 fda7 	bl	8007fc0 <_calloc_r>
 8007472:	69e3      	ldr	r3, [r4, #28]
 8007474:	60f0      	str	r0, [r6, #12]
 8007476:	68db      	ldr	r3, [r3, #12]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d1e4      	bne.n	8007446 <_Balloc+0x2e>
 800747c:	2000      	movs	r0, #0
 800747e:	bd70      	pop	{r4, r5, r6, pc}
 8007480:	6802      	ldr	r2, [r0, #0]
 8007482:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007486:	2300      	movs	r3, #0
 8007488:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800748c:	e7f7      	b.n	800747e <_Balloc+0x66>
 800748e:	bf00      	nop
 8007490:	080088a5 	.word	0x080088a5
 8007494:	08008925 	.word	0x08008925

08007498 <_Bfree>:
 8007498:	b570      	push	{r4, r5, r6, lr}
 800749a:	69c6      	ldr	r6, [r0, #28]
 800749c:	4605      	mov	r5, r0
 800749e:	460c      	mov	r4, r1
 80074a0:	b976      	cbnz	r6, 80074c0 <_Bfree+0x28>
 80074a2:	2010      	movs	r0, #16
 80074a4:	f7ff ff02 	bl	80072ac <malloc>
 80074a8:	4602      	mov	r2, r0
 80074aa:	61e8      	str	r0, [r5, #28]
 80074ac:	b920      	cbnz	r0, 80074b8 <_Bfree+0x20>
 80074ae:	4b09      	ldr	r3, [pc, #36]	@ (80074d4 <_Bfree+0x3c>)
 80074b0:	4809      	ldr	r0, [pc, #36]	@ (80074d8 <_Bfree+0x40>)
 80074b2:	218f      	movs	r1, #143	@ 0x8f
 80074b4:	f000 fd66 	bl	8007f84 <__assert_func>
 80074b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80074bc:	6006      	str	r6, [r0, #0]
 80074be:	60c6      	str	r6, [r0, #12]
 80074c0:	b13c      	cbz	r4, 80074d2 <_Bfree+0x3a>
 80074c2:	69eb      	ldr	r3, [r5, #28]
 80074c4:	6862      	ldr	r2, [r4, #4]
 80074c6:	68db      	ldr	r3, [r3, #12]
 80074c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80074cc:	6021      	str	r1, [r4, #0]
 80074ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80074d2:	bd70      	pop	{r4, r5, r6, pc}
 80074d4:	080088a5 	.word	0x080088a5
 80074d8:	08008925 	.word	0x08008925

080074dc <__multadd>:
 80074dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074e0:	690d      	ldr	r5, [r1, #16]
 80074e2:	4607      	mov	r7, r0
 80074e4:	460c      	mov	r4, r1
 80074e6:	461e      	mov	r6, r3
 80074e8:	f101 0c14 	add.w	ip, r1, #20
 80074ec:	2000      	movs	r0, #0
 80074ee:	f8dc 3000 	ldr.w	r3, [ip]
 80074f2:	b299      	uxth	r1, r3
 80074f4:	fb02 6101 	mla	r1, r2, r1, r6
 80074f8:	0c1e      	lsrs	r6, r3, #16
 80074fa:	0c0b      	lsrs	r3, r1, #16
 80074fc:	fb02 3306 	mla	r3, r2, r6, r3
 8007500:	b289      	uxth	r1, r1
 8007502:	3001      	adds	r0, #1
 8007504:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007508:	4285      	cmp	r5, r0
 800750a:	f84c 1b04 	str.w	r1, [ip], #4
 800750e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007512:	dcec      	bgt.n	80074ee <__multadd+0x12>
 8007514:	b30e      	cbz	r6, 800755a <__multadd+0x7e>
 8007516:	68a3      	ldr	r3, [r4, #8]
 8007518:	42ab      	cmp	r3, r5
 800751a:	dc19      	bgt.n	8007550 <__multadd+0x74>
 800751c:	6861      	ldr	r1, [r4, #4]
 800751e:	4638      	mov	r0, r7
 8007520:	3101      	adds	r1, #1
 8007522:	f7ff ff79 	bl	8007418 <_Balloc>
 8007526:	4680      	mov	r8, r0
 8007528:	b928      	cbnz	r0, 8007536 <__multadd+0x5a>
 800752a:	4602      	mov	r2, r0
 800752c:	4b0c      	ldr	r3, [pc, #48]	@ (8007560 <__multadd+0x84>)
 800752e:	480d      	ldr	r0, [pc, #52]	@ (8007564 <__multadd+0x88>)
 8007530:	21ba      	movs	r1, #186	@ 0xba
 8007532:	f000 fd27 	bl	8007f84 <__assert_func>
 8007536:	6922      	ldr	r2, [r4, #16]
 8007538:	3202      	adds	r2, #2
 800753a:	f104 010c 	add.w	r1, r4, #12
 800753e:	0092      	lsls	r2, r2, #2
 8007540:	300c      	adds	r0, #12
 8007542:	f000 fd11 	bl	8007f68 <memcpy>
 8007546:	4621      	mov	r1, r4
 8007548:	4638      	mov	r0, r7
 800754a:	f7ff ffa5 	bl	8007498 <_Bfree>
 800754e:	4644      	mov	r4, r8
 8007550:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007554:	3501      	adds	r5, #1
 8007556:	615e      	str	r6, [r3, #20]
 8007558:	6125      	str	r5, [r4, #16]
 800755a:	4620      	mov	r0, r4
 800755c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007560:	08008914 	.word	0x08008914
 8007564:	08008925 	.word	0x08008925

08007568 <__hi0bits>:
 8007568:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800756c:	4603      	mov	r3, r0
 800756e:	bf36      	itet	cc
 8007570:	0403      	lslcc	r3, r0, #16
 8007572:	2000      	movcs	r0, #0
 8007574:	2010      	movcc	r0, #16
 8007576:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800757a:	bf3c      	itt	cc
 800757c:	021b      	lslcc	r3, r3, #8
 800757e:	3008      	addcc	r0, #8
 8007580:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007584:	bf3c      	itt	cc
 8007586:	011b      	lslcc	r3, r3, #4
 8007588:	3004      	addcc	r0, #4
 800758a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800758e:	bf3c      	itt	cc
 8007590:	009b      	lslcc	r3, r3, #2
 8007592:	3002      	addcc	r0, #2
 8007594:	2b00      	cmp	r3, #0
 8007596:	db05      	blt.n	80075a4 <__hi0bits+0x3c>
 8007598:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800759c:	f100 0001 	add.w	r0, r0, #1
 80075a0:	bf08      	it	eq
 80075a2:	2020      	moveq	r0, #32
 80075a4:	4770      	bx	lr

080075a6 <__lo0bits>:
 80075a6:	6803      	ldr	r3, [r0, #0]
 80075a8:	4602      	mov	r2, r0
 80075aa:	f013 0007 	ands.w	r0, r3, #7
 80075ae:	d00b      	beq.n	80075c8 <__lo0bits+0x22>
 80075b0:	07d9      	lsls	r1, r3, #31
 80075b2:	d421      	bmi.n	80075f8 <__lo0bits+0x52>
 80075b4:	0798      	lsls	r0, r3, #30
 80075b6:	bf49      	itett	mi
 80075b8:	085b      	lsrmi	r3, r3, #1
 80075ba:	089b      	lsrpl	r3, r3, #2
 80075bc:	2001      	movmi	r0, #1
 80075be:	6013      	strmi	r3, [r2, #0]
 80075c0:	bf5c      	itt	pl
 80075c2:	6013      	strpl	r3, [r2, #0]
 80075c4:	2002      	movpl	r0, #2
 80075c6:	4770      	bx	lr
 80075c8:	b299      	uxth	r1, r3
 80075ca:	b909      	cbnz	r1, 80075d0 <__lo0bits+0x2a>
 80075cc:	0c1b      	lsrs	r3, r3, #16
 80075ce:	2010      	movs	r0, #16
 80075d0:	b2d9      	uxtb	r1, r3
 80075d2:	b909      	cbnz	r1, 80075d8 <__lo0bits+0x32>
 80075d4:	3008      	adds	r0, #8
 80075d6:	0a1b      	lsrs	r3, r3, #8
 80075d8:	0719      	lsls	r1, r3, #28
 80075da:	bf04      	itt	eq
 80075dc:	091b      	lsreq	r3, r3, #4
 80075de:	3004      	addeq	r0, #4
 80075e0:	0799      	lsls	r1, r3, #30
 80075e2:	bf04      	itt	eq
 80075e4:	089b      	lsreq	r3, r3, #2
 80075e6:	3002      	addeq	r0, #2
 80075e8:	07d9      	lsls	r1, r3, #31
 80075ea:	d403      	bmi.n	80075f4 <__lo0bits+0x4e>
 80075ec:	085b      	lsrs	r3, r3, #1
 80075ee:	f100 0001 	add.w	r0, r0, #1
 80075f2:	d003      	beq.n	80075fc <__lo0bits+0x56>
 80075f4:	6013      	str	r3, [r2, #0]
 80075f6:	4770      	bx	lr
 80075f8:	2000      	movs	r0, #0
 80075fa:	4770      	bx	lr
 80075fc:	2020      	movs	r0, #32
 80075fe:	4770      	bx	lr

08007600 <__i2b>:
 8007600:	b510      	push	{r4, lr}
 8007602:	460c      	mov	r4, r1
 8007604:	2101      	movs	r1, #1
 8007606:	f7ff ff07 	bl	8007418 <_Balloc>
 800760a:	4602      	mov	r2, r0
 800760c:	b928      	cbnz	r0, 800761a <__i2b+0x1a>
 800760e:	4b05      	ldr	r3, [pc, #20]	@ (8007624 <__i2b+0x24>)
 8007610:	4805      	ldr	r0, [pc, #20]	@ (8007628 <__i2b+0x28>)
 8007612:	f240 1145 	movw	r1, #325	@ 0x145
 8007616:	f000 fcb5 	bl	8007f84 <__assert_func>
 800761a:	2301      	movs	r3, #1
 800761c:	6144      	str	r4, [r0, #20]
 800761e:	6103      	str	r3, [r0, #16]
 8007620:	bd10      	pop	{r4, pc}
 8007622:	bf00      	nop
 8007624:	08008914 	.word	0x08008914
 8007628:	08008925 	.word	0x08008925

0800762c <__multiply>:
 800762c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007630:	4617      	mov	r7, r2
 8007632:	690a      	ldr	r2, [r1, #16]
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	429a      	cmp	r2, r3
 8007638:	bfa8      	it	ge
 800763a:	463b      	movge	r3, r7
 800763c:	4689      	mov	r9, r1
 800763e:	bfa4      	itt	ge
 8007640:	460f      	movge	r7, r1
 8007642:	4699      	movge	r9, r3
 8007644:	693d      	ldr	r5, [r7, #16]
 8007646:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	6879      	ldr	r1, [r7, #4]
 800764e:	eb05 060a 	add.w	r6, r5, sl
 8007652:	42b3      	cmp	r3, r6
 8007654:	b085      	sub	sp, #20
 8007656:	bfb8      	it	lt
 8007658:	3101      	addlt	r1, #1
 800765a:	f7ff fedd 	bl	8007418 <_Balloc>
 800765e:	b930      	cbnz	r0, 800766e <__multiply+0x42>
 8007660:	4602      	mov	r2, r0
 8007662:	4b41      	ldr	r3, [pc, #260]	@ (8007768 <__multiply+0x13c>)
 8007664:	4841      	ldr	r0, [pc, #260]	@ (800776c <__multiply+0x140>)
 8007666:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800766a:	f000 fc8b 	bl	8007f84 <__assert_func>
 800766e:	f100 0414 	add.w	r4, r0, #20
 8007672:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007676:	4623      	mov	r3, r4
 8007678:	2200      	movs	r2, #0
 800767a:	4573      	cmp	r3, lr
 800767c:	d320      	bcc.n	80076c0 <__multiply+0x94>
 800767e:	f107 0814 	add.w	r8, r7, #20
 8007682:	f109 0114 	add.w	r1, r9, #20
 8007686:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800768a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800768e:	9302      	str	r3, [sp, #8]
 8007690:	1beb      	subs	r3, r5, r7
 8007692:	3b15      	subs	r3, #21
 8007694:	f023 0303 	bic.w	r3, r3, #3
 8007698:	3304      	adds	r3, #4
 800769a:	3715      	adds	r7, #21
 800769c:	42bd      	cmp	r5, r7
 800769e:	bf38      	it	cc
 80076a0:	2304      	movcc	r3, #4
 80076a2:	9301      	str	r3, [sp, #4]
 80076a4:	9b02      	ldr	r3, [sp, #8]
 80076a6:	9103      	str	r1, [sp, #12]
 80076a8:	428b      	cmp	r3, r1
 80076aa:	d80c      	bhi.n	80076c6 <__multiply+0x9a>
 80076ac:	2e00      	cmp	r6, #0
 80076ae:	dd03      	ble.n	80076b8 <__multiply+0x8c>
 80076b0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d055      	beq.n	8007764 <__multiply+0x138>
 80076b8:	6106      	str	r6, [r0, #16]
 80076ba:	b005      	add	sp, #20
 80076bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076c0:	f843 2b04 	str.w	r2, [r3], #4
 80076c4:	e7d9      	b.n	800767a <__multiply+0x4e>
 80076c6:	f8b1 a000 	ldrh.w	sl, [r1]
 80076ca:	f1ba 0f00 	cmp.w	sl, #0
 80076ce:	d01f      	beq.n	8007710 <__multiply+0xe4>
 80076d0:	46c4      	mov	ip, r8
 80076d2:	46a1      	mov	r9, r4
 80076d4:	2700      	movs	r7, #0
 80076d6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80076da:	f8d9 3000 	ldr.w	r3, [r9]
 80076de:	fa1f fb82 	uxth.w	fp, r2
 80076e2:	b29b      	uxth	r3, r3
 80076e4:	fb0a 330b 	mla	r3, sl, fp, r3
 80076e8:	443b      	add	r3, r7
 80076ea:	f8d9 7000 	ldr.w	r7, [r9]
 80076ee:	0c12      	lsrs	r2, r2, #16
 80076f0:	0c3f      	lsrs	r7, r7, #16
 80076f2:	fb0a 7202 	mla	r2, sl, r2, r7
 80076f6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80076fa:	b29b      	uxth	r3, r3
 80076fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007700:	4565      	cmp	r5, ip
 8007702:	f849 3b04 	str.w	r3, [r9], #4
 8007706:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800770a:	d8e4      	bhi.n	80076d6 <__multiply+0xaa>
 800770c:	9b01      	ldr	r3, [sp, #4]
 800770e:	50e7      	str	r7, [r4, r3]
 8007710:	9b03      	ldr	r3, [sp, #12]
 8007712:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007716:	3104      	adds	r1, #4
 8007718:	f1b9 0f00 	cmp.w	r9, #0
 800771c:	d020      	beq.n	8007760 <__multiply+0x134>
 800771e:	6823      	ldr	r3, [r4, #0]
 8007720:	4647      	mov	r7, r8
 8007722:	46a4      	mov	ip, r4
 8007724:	f04f 0a00 	mov.w	sl, #0
 8007728:	f8b7 b000 	ldrh.w	fp, [r7]
 800772c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007730:	fb09 220b 	mla	r2, r9, fp, r2
 8007734:	4452      	add	r2, sl
 8007736:	b29b      	uxth	r3, r3
 8007738:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800773c:	f84c 3b04 	str.w	r3, [ip], #4
 8007740:	f857 3b04 	ldr.w	r3, [r7], #4
 8007744:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007748:	f8bc 3000 	ldrh.w	r3, [ip]
 800774c:	fb09 330a 	mla	r3, r9, sl, r3
 8007750:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007754:	42bd      	cmp	r5, r7
 8007756:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800775a:	d8e5      	bhi.n	8007728 <__multiply+0xfc>
 800775c:	9a01      	ldr	r2, [sp, #4]
 800775e:	50a3      	str	r3, [r4, r2]
 8007760:	3404      	adds	r4, #4
 8007762:	e79f      	b.n	80076a4 <__multiply+0x78>
 8007764:	3e01      	subs	r6, #1
 8007766:	e7a1      	b.n	80076ac <__multiply+0x80>
 8007768:	08008914 	.word	0x08008914
 800776c:	08008925 	.word	0x08008925

08007770 <__pow5mult>:
 8007770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007774:	4615      	mov	r5, r2
 8007776:	f012 0203 	ands.w	r2, r2, #3
 800777a:	4607      	mov	r7, r0
 800777c:	460e      	mov	r6, r1
 800777e:	d007      	beq.n	8007790 <__pow5mult+0x20>
 8007780:	4c25      	ldr	r4, [pc, #148]	@ (8007818 <__pow5mult+0xa8>)
 8007782:	3a01      	subs	r2, #1
 8007784:	2300      	movs	r3, #0
 8007786:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800778a:	f7ff fea7 	bl	80074dc <__multadd>
 800778e:	4606      	mov	r6, r0
 8007790:	10ad      	asrs	r5, r5, #2
 8007792:	d03d      	beq.n	8007810 <__pow5mult+0xa0>
 8007794:	69fc      	ldr	r4, [r7, #28]
 8007796:	b97c      	cbnz	r4, 80077b8 <__pow5mult+0x48>
 8007798:	2010      	movs	r0, #16
 800779a:	f7ff fd87 	bl	80072ac <malloc>
 800779e:	4602      	mov	r2, r0
 80077a0:	61f8      	str	r0, [r7, #28]
 80077a2:	b928      	cbnz	r0, 80077b0 <__pow5mult+0x40>
 80077a4:	4b1d      	ldr	r3, [pc, #116]	@ (800781c <__pow5mult+0xac>)
 80077a6:	481e      	ldr	r0, [pc, #120]	@ (8007820 <__pow5mult+0xb0>)
 80077a8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80077ac:	f000 fbea 	bl	8007f84 <__assert_func>
 80077b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80077b4:	6004      	str	r4, [r0, #0]
 80077b6:	60c4      	str	r4, [r0, #12]
 80077b8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80077bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80077c0:	b94c      	cbnz	r4, 80077d6 <__pow5mult+0x66>
 80077c2:	f240 2171 	movw	r1, #625	@ 0x271
 80077c6:	4638      	mov	r0, r7
 80077c8:	f7ff ff1a 	bl	8007600 <__i2b>
 80077cc:	2300      	movs	r3, #0
 80077ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80077d2:	4604      	mov	r4, r0
 80077d4:	6003      	str	r3, [r0, #0]
 80077d6:	f04f 0900 	mov.w	r9, #0
 80077da:	07eb      	lsls	r3, r5, #31
 80077dc:	d50a      	bpl.n	80077f4 <__pow5mult+0x84>
 80077de:	4631      	mov	r1, r6
 80077e0:	4622      	mov	r2, r4
 80077e2:	4638      	mov	r0, r7
 80077e4:	f7ff ff22 	bl	800762c <__multiply>
 80077e8:	4631      	mov	r1, r6
 80077ea:	4680      	mov	r8, r0
 80077ec:	4638      	mov	r0, r7
 80077ee:	f7ff fe53 	bl	8007498 <_Bfree>
 80077f2:	4646      	mov	r6, r8
 80077f4:	106d      	asrs	r5, r5, #1
 80077f6:	d00b      	beq.n	8007810 <__pow5mult+0xa0>
 80077f8:	6820      	ldr	r0, [r4, #0]
 80077fa:	b938      	cbnz	r0, 800780c <__pow5mult+0x9c>
 80077fc:	4622      	mov	r2, r4
 80077fe:	4621      	mov	r1, r4
 8007800:	4638      	mov	r0, r7
 8007802:	f7ff ff13 	bl	800762c <__multiply>
 8007806:	6020      	str	r0, [r4, #0]
 8007808:	f8c0 9000 	str.w	r9, [r0]
 800780c:	4604      	mov	r4, r0
 800780e:	e7e4      	b.n	80077da <__pow5mult+0x6a>
 8007810:	4630      	mov	r0, r6
 8007812:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007816:	bf00      	nop
 8007818:	080089d8 	.word	0x080089d8
 800781c:	080088a5 	.word	0x080088a5
 8007820:	08008925 	.word	0x08008925

08007824 <__lshift>:
 8007824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007828:	460c      	mov	r4, r1
 800782a:	6849      	ldr	r1, [r1, #4]
 800782c:	6923      	ldr	r3, [r4, #16]
 800782e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007832:	68a3      	ldr	r3, [r4, #8]
 8007834:	4607      	mov	r7, r0
 8007836:	4691      	mov	r9, r2
 8007838:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800783c:	f108 0601 	add.w	r6, r8, #1
 8007840:	42b3      	cmp	r3, r6
 8007842:	db0b      	blt.n	800785c <__lshift+0x38>
 8007844:	4638      	mov	r0, r7
 8007846:	f7ff fde7 	bl	8007418 <_Balloc>
 800784a:	4605      	mov	r5, r0
 800784c:	b948      	cbnz	r0, 8007862 <__lshift+0x3e>
 800784e:	4602      	mov	r2, r0
 8007850:	4b28      	ldr	r3, [pc, #160]	@ (80078f4 <__lshift+0xd0>)
 8007852:	4829      	ldr	r0, [pc, #164]	@ (80078f8 <__lshift+0xd4>)
 8007854:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007858:	f000 fb94 	bl	8007f84 <__assert_func>
 800785c:	3101      	adds	r1, #1
 800785e:	005b      	lsls	r3, r3, #1
 8007860:	e7ee      	b.n	8007840 <__lshift+0x1c>
 8007862:	2300      	movs	r3, #0
 8007864:	f100 0114 	add.w	r1, r0, #20
 8007868:	f100 0210 	add.w	r2, r0, #16
 800786c:	4618      	mov	r0, r3
 800786e:	4553      	cmp	r3, sl
 8007870:	db33      	blt.n	80078da <__lshift+0xb6>
 8007872:	6920      	ldr	r0, [r4, #16]
 8007874:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007878:	f104 0314 	add.w	r3, r4, #20
 800787c:	f019 091f 	ands.w	r9, r9, #31
 8007880:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007884:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007888:	d02b      	beq.n	80078e2 <__lshift+0xbe>
 800788a:	f1c9 0e20 	rsb	lr, r9, #32
 800788e:	468a      	mov	sl, r1
 8007890:	2200      	movs	r2, #0
 8007892:	6818      	ldr	r0, [r3, #0]
 8007894:	fa00 f009 	lsl.w	r0, r0, r9
 8007898:	4310      	orrs	r0, r2
 800789a:	f84a 0b04 	str.w	r0, [sl], #4
 800789e:	f853 2b04 	ldr.w	r2, [r3], #4
 80078a2:	459c      	cmp	ip, r3
 80078a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80078a8:	d8f3      	bhi.n	8007892 <__lshift+0x6e>
 80078aa:	ebac 0304 	sub.w	r3, ip, r4
 80078ae:	3b15      	subs	r3, #21
 80078b0:	f023 0303 	bic.w	r3, r3, #3
 80078b4:	3304      	adds	r3, #4
 80078b6:	f104 0015 	add.w	r0, r4, #21
 80078ba:	4560      	cmp	r0, ip
 80078bc:	bf88      	it	hi
 80078be:	2304      	movhi	r3, #4
 80078c0:	50ca      	str	r2, [r1, r3]
 80078c2:	b10a      	cbz	r2, 80078c8 <__lshift+0xa4>
 80078c4:	f108 0602 	add.w	r6, r8, #2
 80078c8:	3e01      	subs	r6, #1
 80078ca:	4638      	mov	r0, r7
 80078cc:	612e      	str	r6, [r5, #16]
 80078ce:	4621      	mov	r1, r4
 80078d0:	f7ff fde2 	bl	8007498 <_Bfree>
 80078d4:	4628      	mov	r0, r5
 80078d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078da:	f842 0f04 	str.w	r0, [r2, #4]!
 80078de:	3301      	adds	r3, #1
 80078e0:	e7c5      	b.n	800786e <__lshift+0x4a>
 80078e2:	3904      	subs	r1, #4
 80078e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80078e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80078ec:	459c      	cmp	ip, r3
 80078ee:	d8f9      	bhi.n	80078e4 <__lshift+0xc0>
 80078f0:	e7ea      	b.n	80078c8 <__lshift+0xa4>
 80078f2:	bf00      	nop
 80078f4:	08008914 	.word	0x08008914
 80078f8:	08008925 	.word	0x08008925

080078fc <__mcmp>:
 80078fc:	690a      	ldr	r2, [r1, #16]
 80078fe:	4603      	mov	r3, r0
 8007900:	6900      	ldr	r0, [r0, #16]
 8007902:	1a80      	subs	r0, r0, r2
 8007904:	b530      	push	{r4, r5, lr}
 8007906:	d10e      	bne.n	8007926 <__mcmp+0x2a>
 8007908:	3314      	adds	r3, #20
 800790a:	3114      	adds	r1, #20
 800790c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007910:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007914:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007918:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800791c:	4295      	cmp	r5, r2
 800791e:	d003      	beq.n	8007928 <__mcmp+0x2c>
 8007920:	d205      	bcs.n	800792e <__mcmp+0x32>
 8007922:	f04f 30ff 	mov.w	r0, #4294967295
 8007926:	bd30      	pop	{r4, r5, pc}
 8007928:	42a3      	cmp	r3, r4
 800792a:	d3f3      	bcc.n	8007914 <__mcmp+0x18>
 800792c:	e7fb      	b.n	8007926 <__mcmp+0x2a>
 800792e:	2001      	movs	r0, #1
 8007930:	e7f9      	b.n	8007926 <__mcmp+0x2a>
	...

08007934 <__mdiff>:
 8007934:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007938:	4689      	mov	r9, r1
 800793a:	4606      	mov	r6, r0
 800793c:	4611      	mov	r1, r2
 800793e:	4648      	mov	r0, r9
 8007940:	4614      	mov	r4, r2
 8007942:	f7ff ffdb 	bl	80078fc <__mcmp>
 8007946:	1e05      	subs	r5, r0, #0
 8007948:	d112      	bne.n	8007970 <__mdiff+0x3c>
 800794a:	4629      	mov	r1, r5
 800794c:	4630      	mov	r0, r6
 800794e:	f7ff fd63 	bl	8007418 <_Balloc>
 8007952:	4602      	mov	r2, r0
 8007954:	b928      	cbnz	r0, 8007962 <__mdiff+0x2e>
 8007956:	4b3f      	ldr	r3, [pc, #252]	@ (8007a54 <__mdiff+0x120>)
 8007958:	f240 2137 	movw	r1, #567	@ 0x237
 800795c:	483e      	ldr	r0, [pc, #248]	@ (8007a58 <__mdiff+0x124>)
 800795e:	f000 fb11 	bl	8007f84 <__assert_func>
 8007962:	2301      	movs	r3, #1
 8007964:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007968:	4610      	mov	r0, r2
 800796a:	b003      	add	sp, #12
 800796c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007970:	bfbc      	itt	lt
 8007972:	464b      	movlt	r3, r9
 8007974:	46a1      	movlt	r9, r4
 8007976:	4630      	mov	r0, r6
 8007978:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800797c:	bfba      	itte	lt
 800797e:	461c      	movlt	r4, r3
 8007980:	2501      	movlt	r5, #1
 8007982:	2500      	movge	r5, #0
 8007984:	f7ff fd48 	bl	8007418 <_Balloc>
 8007988:	4602      	mov	r2, r0
 800798a:	b918      	cbnz	r0, 8007994 <__mdiff+0x60>
 800798c:	4b31      	ldr	r3, [pc, #196]	@ (8007a54 <__mdiff+0x120>)
 800798e:	f240 2145 	movw	r1, #581	@ 0x245
 8007992:	e7e3      	b.n	800795c <__mdiff+0x28>
 8007994:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007998:	6926      	ldr	r6, [r4, #16]
 800799a:	60c5      	str	r5, [r0, #12]
 800799c:	f109 0310 	add.w	r3, r9, #16
 80079a0:	f109 0514 	add.w	r5, r9, #20
 80079a4:	f104 0e14 	add.w	lr, r4, #20
 80079a8:	f100 0b14 	add.w	fp, r0, #20
 80079ac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80079b0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80079b4:	9301      	str	r3, [sp, #4]
 80079b6:	46d9      	mov	r9, fp
 80079b8:	f04f 0c00 	mov.w	ip, #0
 80079bc:	9b01      	ldr	r3, [sp, #4]
 80079be:	f85e 0b04 	ldr.w	r0, [lr], #4
 80079c2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80079c6:	9301      	str	r3, [sp, #4]
 80079c8:	fa1f f38a 	uxth.w	r3, sl
 80079cc:	4619      	mov	r1, r3
 80079ce:	b283      	uxth	r3, r0
 80079d0:	1acb      	subs	r3, r1, r3
 80079d2:	0c00      	lsrs	r0, r0, #16
 80079d4:	4463      	add	r3, ip
 80079d6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80079da:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80079de:	b29b      	uxth	r3, r3
 80079e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80079e4:	4576      	cmp	r6, lr
 80079e6:	f849 3b04 	str.w	r3, [r9], #4
 80079ea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80079ee:	d8e5      	bhi.n	80079bc <__mdiff+0x88>
 80079f0:	1b33      	subs	r3, r6, r4
 80079f2:	3b15      	subs	r3, #21
 80079f4:	f023 0303 	bic.w	r3, r3, #3
 80079f8:	3415      	adds	r4, #21
 80079fa:	3304      	adds	r3, #4
 80079fc:	42a6      	cmp	r6, r4
 80079fe:	bf38      	it	cc
 8007a00:	2304      	movcc	r3, #4
 8007a02:	441d      	add	r5, r3
 8007a04:	445b      	add	r3, fp
 8007a06:	461e      	mov	r6, r3
 8007a08:	462c      	mov	r4, r5
 8007a0a:	4544      	cmp	r4, r8
 8007a0c:	d30e      	bcc.n	8007a2c <__mdiff+0xf8>
 8007a0e:	f108 0103 	add.w	r1, r8, #3
 8007a12:	1b49      	subs	r1, r1, r5
 8007a14:	f021 0103 	bic.w	r1, r1, #3
 8007a18:	3d03      	subs	r5, #3
 8007a1a:	45a8      	cmp	r8, r5
 8007a1c:	bf38      	it	cc
 8007a1e:	2100      	movcc	r1, #0
 8007a20:	440b      	add	r3, r1
 8007a22:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007a26:	b191      	cbz	r1, 8007a4e <__mdiff+0x11a>
 8007a28:	6117      	str	r7, [r2, #16]
 8007a2a:	e79d      	b.n	8007968 <__mdiff+0x34>
 8007a2c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007a30:	46e6      	mov	lr, ip
 8007a32:	0c08      	lsrs	r0, r1, #16
 8007a34:	fa1c fc81 	uxtah	ip, ip, r1
 8007a38:	4471      	add	r1, lr
 8007a3a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007a3e:	b289      	uxth	r1, r1
 8007a40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007a44:	f846 1b04 	str.w	r1, [r6], #4
 8007a48:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007a4c:	e7dd      	b.n	8007a0a <__mdiff+0xd6>
 8007a4e:	3f01      	subs	r7, #1
 8007a50:	e7e7      	b.n	8007a22 <__mdiff+0xee>
 8007a52:	bf00      	nop
 8007a54:	08008914 	.word	0x08008914
 8007a58:	08008925 	.word	0x08008925

08007a5c <__d2b>:
 8007a5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007a60:	460f      	mov	r7, r1
 8007a62:	2101      	movs	r1, #1
 8007a64:	ec59 8b10 	vmov	r8, r9, d0
 8007a68:	4616      	mov	r6, r2
 8007a6a:	f7ff fcd5 	bl	8007418 <_Balloc>
 8007a6e:	4604      	mov	r4, r0
 8007a70:	b930      	cbnz	r0, 8007a80 <__d2b+0x24>
 8007a72:	4602      	mov	r2, r0
 8007a74:	4b23      	ldr	r3, [pc, #140]	@ (8007b04 <__d2b+0xa8>)
 8007a76:	4824      	ldr	r0, [pc, #144]	@ (8007b08 <__d2b+0xac>)
 8007a78:	f240 310f 	movw	r1, #783	@ 0x30f
 8007a7c:	f000 fa82 	bl	8007f84 <__assert_func>
 8007a80:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007a84:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007a88:	b10d      	cbz	r5, 8007a8e <__d2b+0x32>
 8007a8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a8e:	9301      	str	r3, [sp, #4]
 8007a90:	f1b8 0300 	subs.w	r3, r8, #0
 8007a94:	d023      	beq.n	8007ade <__d2b+0x82>
 8007a96:	4668      	mov	r0, sp
 8007a98:	9300      	str	r3, [sp, #0]
 8007a9a:	f7ff fd84 	bl	80075a6 <__lo0bits>
 8007a9e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007aa2:	b1d0      	cbz	r0, 8007ada <__d2b+0x7e>
 8007aa4:	f1c0 0320 	rsb	r3, r0, #32
 8007aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8007aac:	430b      	orrs	r3, r1
 8007aae:	40c2      	lsrs	r2, r0
 8007ab0:	6163      	str	r3, [r4, #20]
 8007ab2:	9201      	str	r2, [sp, #4]
 8007ab4:	9b01      	ldr	r3, [sp, #4]
 8007ab6:	61a3      	str	r3, [r4, #24]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	bf0c      	ite	eq
 8007abc:	2201      	moveq	r2, #1
 8007abe:	2202      	movne	r2, #2
 8007ac0:	6122      	str	r2, [r4, #16]
 8007ac2:	b1a5      	cbz	r5, 8007aee <__d2b+0x92>
 8007ac4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007ac8:	4405      	add	r5, r0
 8007aca:	603d      	str	r5, [r7, #0]
 8007acc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007ad0:	6030      	str	r0, [r6, #0]
 8007ad2:	4620      	mov	r0, r4
 8007ad4:	b003      	add	sp, #12
 8007ad6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ada:	6161      	str	r1, [r4, #20]
 8007adc:	e7ea      	b.n	8007ab4 <__d2b+0x58>
 8007ade:	a801      	add	r0, sp, #4
 8007ae0:	f7ff fd61 	bl	80075a6 <__lo0bits>
 8007ae4:	9b01      	ldr	r3, [sp, #4]
 8007ae6:	6163      	str	r3, [r4, #20]
 8007ae8:	3020      	adds	r0, #32
 8007aea:	2201      	movs	r2, #1
 8007aec:	e7e8      	b.n	8007ac0 <__d2b+0x64>
 8007aee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007af2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007af6:	6038      	str	r0, [r7, #0]
 8007af8:	6918      	ldr	r0, [r3, #16]
 8007afa:	f7ff fd35 	bl	8007568 <__hi0bits>
 8007afe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007b02:	e7e5      	b.n	8007ad0 <__d2b+0x74>
 8007b04:	08008914 	.word	0x08008914
 8007b08:	08008925 	.word	0x08008925

08007b0c <__ssputs_r>:
 8007b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b10:	688e      	ldr	r6, [r1, #8]
 8007b12:	461f      	mov	r7, r3
 8007b14:	42be      	cmp	r6, r7
 8007b16:	680b      	ldr	r3, [r1, #0]
 8007b18:	4682      	mov	sl, r0
 8007b1a:	460c      	mov	r4, r1
 8007b1c:	4690      	mov	r8, r2
 8007b1e:	d82d      	bhi.n	8007b7c <__ssputs_r+0x70>
 8007b20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007b28:	d026      	beq.n	8007b78 <__ssputs_r+0x6c>
 8007b2a:	6965      	ldr	r5, [r4, #20]
 8007b2c:	6909      	ldr	r1, [r1, #16]
 8007b2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b32:	eba3 0901 	sub.w	r9, r3, r1
 8007b36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007b3a:	1c7b      	adds	r3, r7, #1
 8007b3c:	444b      	add	r3, r9
 8007b3e:	106d      	asrs	r5, r5, #1
 8007b40:	429d      	cmp	r5, r3
 8007b42:	bf38      	it	cc
 8007b44:	461d      	movcc	r5, r3
 8007b46:	0553      	lsls	r3, r2, #21
 8007b48:	d527      	bpl.n	8007b9a <__ssputs_r+0x8e>
 8007b4a:	4629      	mov	r1, r5
 8007b4c:	f7ff fbd8 	bl	8007300 <_malloc_r>
 8007b50:	4606      	mov	r6, r0
 8007b52:	b360      	cbz	r0, 8007bae <__ssputs_r+0xa2>
 8007b54:	6921      	ldr	r1, [r4, #16]
 8007b56:	464a      	mov	r2, r9
 8007b58:	f000 fa06 	bl	8007f68 <memcpy>
 8007b5c:	89a3      	ldrh	r3, [r4, #12]
 8007b5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007b62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b66:	81a3      	strh	r3, [r4, #12]
 8007b68:	6126      	str	r6, [r4, #16]
 8007b6a:	6165      	str	r5, [r4, #20]
 8007b6c:	444e      	add	r6, r9
 8007b6e:	eba5 0509 	sub.w	r5, r5, r9
 8007b72:	6026      	str	r6, [r4, #0]
 8007b74:	60a5      	str	r5, [r4, #8]
 8007b76:	463e      	mov	r6, r7
 8007b78:	42be      	cmp	r6, r7
 8007b7a:	d900      	bls.n	8007b7e <__ssputs_r+0x72>
 8007b7c:	463e      	mov	r6, r7
 8007b7e:	6820      	ldr	r0, [r4, #0]
 8007b80:	4632      	mov	r2, r6
 8007b82:	4641      	mov	r1, r8
 8007b84:	f000 f9c6 	bl	8007f14 <memmove>
 8007b88:	68a3      	ldr	r3, [r4, #8]
 8007b8a:	1b9b      	subs	r3, r3, r6
 8007b8c:	60a3      	str	r3, [r4, #8]
 8007b8e:	6823      	ldr	r3, [r4, #0]
 8007b90:	4433      	add	r3, r6
 8007b92:	6023      	str	r3, [r4, #0]
 8007b94:	2000      	movs	r0, #0
 8007b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b9a:	462a      	mov	r2, r5
 8007b9c:	f000 fa36 	bl	800800c <_realloc_r>
 8007ba0:	4606      	mov	r6, r0
 8007ba2:	2800      	cmp	r0, #0
 8007ba4:	d1e0      	bne.n	8007b68 <__ssputs_r+0x5c>
 8007ba6:	6921      	ldr	r1, [r4, #16]
 8007ba8:	4650      	mov	r0, sl
 8007baa:	f7ff fb35 	bl	8007218 <_free_r>
 8007bae:	230c      	movs	r3, #12
 8007bb0:	f8ca 3000 	str.w	r3, [sl]
 8007bb4:	89a3      	ldrh	r3, [r4, #12]
 8007bb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bba:	81a3      	strh	r3, [r4, #12]
 8007bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8007bc0:	e7e9      	b.n	8007b96 <__ssputs_r+0x8a>
	...

08007bc4 <_svfiprintf_r>:
 8007bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bc8:	4698      	mov	r8, r3
 8007bca:	898b      	ldrh	r3, [r1, #12]
 8007bcc:	061b      	lsls	r3, r3, #24
 8007bce:	b09d      	sub	sp, #116	@ 0x74
 8007bd0:	4607      	mov	r7, r0
 8007bd2:	460d      	mov	r5, r1
 8007bd4:	4614      	mov	r4, r2
 8007bd6:	d510      	bpl.n	8007bfa <_svfiprintf_r+0x36>
 8007bd8:	690b      	ldr	r3, [r1, #16]
 8007bda:	b973      	cbnz	r3, 8007bfa <_svfiprintf_r+0x36>
 8007bdc:	2140      	movs	r1, #64	@ 0x40
 8007bde:	f7ff fb8f 	bl	8007300 <_malloc_r>
 8007be2:	6028      	str	r0, [r5, #0]
 8007be4:	6128      	str	r0, [r5, #16]
 8007be6:	b930      	cbnz	r0, 8007bf6 <_svfiprintf_r+0x32>
 8007be8:	230c      	movs	r3, #12
 8007bea:	603b      	str	r3, [r7, #0]
 8007bec:	f04f 30ff 	mov.w	r0, #4294967295
 8007bf0:	b01d      	add	sp, #116	@ 0x74
 8007bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bf6:	2340      	movs	r3, #64	@ 0x40
 8007bf8:	616b      	str	r3, [r5, #20]
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bfe:	2320      	movs	r3, #32
 8007c00:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007c04:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c08:	2330      	movs	r3, #48	@ 0x30
 8007c0a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007da8 <_svfiprintf_r+0x1e4>
 8007c0e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007c12:	f04f 0901 	mov.w	r9, #1
 8007c16:	4623      	mov	r3, r4
 8007c18:	469a      	mov	sl, r3
 8007c1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c1e:	b10a      	cbz	r2, 8007c24 <_svfiprintf_r+0x60>
 8007c20:	2a25      	cmp	r2, #37	@ 0x25
 8007c22:	d1f9      	bne.n	8007c18 <_svfiprintf_r+0x54>
 8007c24:	ebba 0b04 	subs.w	fp, sl, r4
 8007c28:	d00b      	beq.n	8007c42 <_svfiprintf_r+0x7e>
 8007c2a:	465b      	mov	r3, fp
 8007c2c:	4622      	mov	r2, r4
 8007c2e:	4629      	mov	r1, r5
 8007c30:	4638      	mov	r0, r7
 8007c32:	f7ff ff6b 	bl	8007b0c <__ssputs_r>
 8007c36:	3001      	adds	r0, #1
 8007c38:	f000 80a7 	beq.w	8007d8a <_svfiprintf_r+0x1c6>
 8007c3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c3e:	445a      	add	r2, fp
 8007c40:	9209      	str	r2, [sp, #36]	@ 0x24
 8007c42:	f89a 3000 	ldrb.w	r3, [sl]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	f000 809f 	beq.w	8007d8a <_svfiprintf_r+0x1c6>
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	f04f 32ff 	mov.w	r2, #4294967295
 8007c52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c56:	f10a 0a01 	add.w	sl, sl, #1
 8007c5a:	9304      	str	r3, [sp, #16]
 8007c5c:	9307      	str	r3, [sp, #28]
 8007c5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007c62:	931a      	str	r3, [sp, #104]	@ 0x68
 8007c64:	4654      	mov	r4, sl
 8007c66:	2205      	movs	r2, #5
 8007c68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c6c:	484e      	ldr	r0, [pc, #312]	@ (8007da8 <_svfiprintf_r+0x1e4>)
 8007c6e:	f7f8 faaf 	bl	80001d0 <memchr>
 8007c72:	9a04      	ldr	r2, [sp, #16]
 8007c74:	b9d8      	cbnz	r0, 8007cae <_svfiprintf_r+0xea>
 8007c76:	06d0      	lsls	r0, r2, #27
 8007c78:	bf44      	itt	mi
 8007c7a:	2320      	movmi	r3, #32
 8007c7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c80:	0711      	lsls	r1, r2, #28
 8007c82:	bf44      	itt	mi
 8007c84:	232b      	movmi	r3, #43	@ 0x2b
 8007c86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c8a:	f89a 3000 	ldrb.w	r3, [sl]
 8007c8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c90:	d015      	beq.n	8007cbe <_svfiprintf_r+0xfa>
 8007c92:	9a07      	ldr	r2, [sp, #28]
 8007c94:	4654      	mov	r4, sl
 8007c96:	2000      	movs	r0, #0
 8007c98:	f04f 0c0a 	mov.w	ip, #10
 8007c9c:	4621      	mov	r1, r4
 8007c9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ca2:	3b30      	subs	r3, #48	@ 0x30
 8007ca4:	2b09      	cmp	r3, #9
 8007ca6:	d94b      	bls.n	8007d40 <_svfiprintf_r+0x17c>
 8007ca8:	b1b0      	cbz	r0, 8007cd8 <_svfiprintf_r+0x114>
 8007caa:	9207      	str	r2, [sp, #28]
 8007cac:	e014      	b.n	8007cd8 <_svfiprintf_r+0x114>
 8007cae:	eba0 0308 	sub.w	r3, r0, r8
 8007cb2:	fa09 f303 	lsl.w	r3, r9, r3
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	9304      	str	r3, [sp, #16]
 8007cba:	46a2      	mov	sl, r4
 8007cbc:	e7d2      	b.n	8007c64 <_svfiprintf_r+0xa0>
 8007cbe:	9b03      	ldr	r3, [sp, #12]
 8007cc0:	1d19      	adds	r1, r3, #4
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	9103      	str	r1, [sp, #12]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	bfbb      	ittet	lt
 8007cca:	425b      	neglt	r3, r3
 8007ccc:	f042 0202 	orrlt.w	r2, r2, #2
 8007cd0:	9307      	strge	r3, [sp, #28]
 8007cd2:	9307      	strlt	r3, [sp, #28]
 8007cd4:	bfb8      	it	lt
 8007cd6:	9204      	strlt	r2, [sp, #16]
 8007cd8:	7823      	ldrb	r3, [r4, #0]
 8007cda:	2b2e      	cmp	r3, #46	@ 0x2e
 8007cdc:	d10a      	bne.n	8007cf4 <_svfiprintf_r+0x130>
 8007cde:	7863      	ldrb	r3, [r4, #1]
 8007ce0:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ce2:	d132      	bne.n	8007d4a <_svfiprintf_r+0x186>
 8007ce4:	9b03      	ldr	r3, [sp, #12]
 8007ce6:	1d1a      	adds	r2, r3, #4
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	9203      	str	r2, [sp, #12]
 8007cec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007cf0:	3402      	adds	r4, #2
 8007cf2:	9305      	str	r3, [sp, #20]
 8007cf4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007db8 <_svfiprintf_r+0x1f4>
 8007cf8:	7821      	ldrb	r1, [r4, #0]
 8007cfa:	2203      	movs	r2, #3
 8007cfc:	4650      	mov	r0, sl
 8007cfe:	f7f8 fa67 	bl	80001d0 <memchr>
 8007d02:	b138      	cbz	r0, 8007d14 <_svfiprintf_r+0x150>
 8007d04:	9b04      	ldr	r3, [sp, #16]
 8007d06:	eba0 000a 	sub.w	r0, r0, sl
 8007d0a:	2240      	movs	r2, #64	@ 0x40
 8007d0c:	4082      	lsls	r2, r0
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	3401      	adds	r4, #1
 8007d12:	9304      	str	r3, [sp, #16]
 8007d14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d18:	4824      	ldr	r0, [pc, #144]	@ (8007dac <_svfiprintf_r+0x1e8>)
 8007d1a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007d1e:	2206      	movs	r2, #6
 8007d20:	f7f8 fa56 	bl	80001d0 <memchr>
 8007d24:	2800      	cmp	r0, #0
 8007d26:	d036      	beq.n	8007d96 <_svfiprintf_r+0x1d2>
 8007d28:	4b21      	ldr	r3, [pc, #132]	@ (8007db0 <_svfiprintf_r+0x1ec>)
 8007d2a:	bb1b      	cbnz	r3, 8007d74 <_svfiprintf_r+0x1b0>
 8007d2c:	9b03      	ldr	r3, [sp, #12]
 8007d2e:	3307      	adds	r3, #7
 8007d30:	f023 0307 	bic.w	r3, r3, #7
 8007d34:	3308      	adds	r3, #8
 8007d36:	9303      	str	r3, [sp, #12]
 8007d38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d3a:	4433      	add	r3, r6
 8007d3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d3e:	e76a      	b.n	8007c16 <_svfiprintf_r+0x52>
 8007d40:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d44:	460c      	mov	r4, r1
 8007d46:	2001      	movs	r0, #1
 8007d48:	e7a8      	b.n	8007c9c <_svfiprintf_r+0xd8>
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	3401      	adds	r4, #1
 8007d4e:	9305      	str	r3, [sp, #20]
 8007d50:	4619      	mov	r1, r3
 8007d52:	f04f 0c0a 	mov.w	ip, #10
 8007d56:	4620      	mov	r0, r4
 8007d58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d5c:	3a30      	subs	r2, #48	@ 0x30
 8007d5e:	2a09      	cmp	r2, #9
 8007d60:	d903      	bls.n	8007d6a <_svfiprintf_r+0x1a6>
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d0c6      	beq.n	8007cf4 <_svfiprintf_r+0x130>
 8007d66:	9105      	str	r1, [sp, #20]
 8007d68:	e7c4      	b.n	8007cf4 <_svfiprintf_r+0x130>
 8007d6a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d6e:	4604      	mov	r4, r0
 8007d70:	2301      	movs	r3, #1
 8007d72:	e7f0      	b.n	8007d56 <_svfiprintf_r+0x192>
 8007d74:	ab03      	add	r3, sp, #12
 8007d76:	9300      	str	r3, [sp, #0]
 8007d78:	462a      	mov	r2, r5
 8007d7a:	4b0e      	ldr	r3, [pc, #56]	@ (8007db4 <_svfiprintf_r+0x1f0>)
 8007d7c:	a904      	add	r1, sp, #16
 8007d7e:	4638      	mov	r0, r7
 8007d80:	f7fd fe94 	bl	8005aac <_printf_float>
 8007d84:	1c42      	adds	r2, r0, #1
 8007d86:	4606      	mov	r6, r0
 8007d88:	d1d6      	bne.n	8007d38 <_svfiprintf_r+0x174>
 8007d8a:	89ab      	ldrh	r3, [r5, #12]
 8007d8c:	065b      	lsls	r3, r3, #25
 8007d8e:	f53f af2d 	bmi.w	8007bec <_svfiprintf_r+0x28>
 8007d92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007d94:	e72c      	b.n	8007bf0 <_svfiprintf_r+0x2c>
 8007d96:	ab03      	add	r3, sp, #12
 8007d98:	9300      	str	r3, [sp, #0]
 8007d9a:	462a      	mov	r2, r5
 8007d9c:	4b05      	ldr	r3, [pc, #20]	@ (8007db4 <_svfiprintf_r+0x1f0>)
 8007d9e:	a904      	add	r1, sp, #16
 8007da0:	4638      	mov	r0, r7
 8007da2:	f7fe f91b 	bl	8005fdc <_printf_i>
 8007da6:	e7ed      	b.n	8007d84 <_svfiprintf_r+0x1c0>
 8007da8:	0800897e 	.word	0x0800897e
 8007dac:	08008988 	.word	0x08008988
 8007db0:	08005aad 	.word	0x08005aad
 8007db4:	08007b0d 	.word	0x08007b0d
 8007db8:	08008984 	.word	0x08008984

08007dbc <__sflush_r>:
 8007dbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dc4:	0716      	lsls	r6, r2, #28
 8007dc6:	4605      	mov	r5, r0
 8007dc8:	460c      	mov	r4, r1
 8007dca:	d454      	bmi.n	8007e76 <__sflush_r+0xba>
 8007dcc:	684b      	ldr	r3, [r1, #4]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	dc02      	bgt.n	8007dd8 <__sflush_r+0x1c>
 8007dd2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	dd48      	ble.n	8007e6a <__sflush_r+0xae>
 8007dd8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007dda:	2e00      	cmp	r6, #0
 8007ddc:	d045      	beq.n	8007e6a <__sflush_r+0xae>
 8007dde:	2300      	movs	r3, #0
 8007de0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007de4:	682f      	ldr	r7, [r5, #0]
 8007de6:	6a21      	ldr	r1, [r4, #32]
 8007de8:	602b      	str	r3, [r5, #0]
 8007dea:	d030      	beq.n	8007e4e <__sflush_r+0x92>
 8007dec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007dee:	89a3      	ldrh	r3, [r4, #12]
 8007df0:	0759      	lsls	r1, r3, #29
 8007df2:	d505      	bpl.n	8007e00 <__sflush_r+0x44>
 8007df4:	6863      	ldr	r3, [r4, #4]
 8007df6:	1ad2      	subs	r2, r2, r3
 8007df8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007dfa:	b10b      	cbz	r3, 8007e00 <__sflush_r+0x44>
 8007dfc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007dfe:	1ad2      	subs	r2, r2, r3
 8007e00:	2300      	movs	r3, #0
 8007e02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e04:	6a21      	ldr	r1, [r4, #32]
 8007e06:	4628      	mov	r0, r5
 8007e08:	47b0      	blx	r6
 8007e0a:	1c43      	adds	r3, r0, #1
 8007e0c:	89a3      	ldrh	r3, [r4, #12]
 8007e0e:	d106      	bne.n	8007e1e <__sflush_r+0x62>
 8007e10:	6829      	ldr	r1, [r5, #0]
 8007e12:	291d      	cmp	r1, #29
 8007e14:	d82b      	bhi.n	8007e6e <__sflush_r+0xb2>
 8007e16:	4a2a      	ldr	r2, [pc, #168]	@ (8007ec0 <__sflush_r+0x104>)
 8007e18:	40ca      	lsrs	r2, r1
 8007e1a:	07d6      	lsls	r6, r2, #31
 8007e1c:	d527      	bpl.n	8007e6e <__sflush_r+0xb2>
 8007e1e:	2200      	movs	r2, #0
 8007e20:	6062      	str	r2, [r4, #4]
 8007e22:	04d9      	lsls	r1, r3, #19
 8007e24:	6922      	ldr	r2, [r4, #16]
 8007e26:	6022      	str	r2, [r4, #0]
 8007e28:	d504      	bpl.n	8007e34 <__sflush_r+0x78>
 8007e2a:	1c42      	adds	r2, r0, #1
 8007e2c:	d101      	bne.n	8007e32 <__sflush_r+0x76>
 8007e2e:	682b      	ldr	r3, [r5, #0]
 8007e30:	b903      	cbnz	r3, 8007e34 <__sflush_r+0x78>
 8007e32:	6560      	str	r0, [r4, #84]	@ 0x54
 8007e34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e36:	602f      	str	r7, [r5, #0]
 8007e38:	b1b9      	cbz	r1, 8007e6a <__sflush_r+0xae>
 8007e3a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e3e:	4299      	cmp	r1, r3
 8007e40:	d002      	beq.n	8007e48 <__sflush_r+0x8c>
 8007e42:	4628      	mov	r0, r5
 8007e44:	f7ff f9e8 	bl	8007218 <_free_r>
 8007e48:	2300      	movs	r3, #0
 8007e4a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e4c:	e00d      	b.n	8007e6a <__sflush_r+0xae>
 8007e4e:	2301      	movs	r3, #1
 8007e50:	4628      	mov	r0, r5
 8007e52:	47b0      	blx	r6
 8007e54:	4602      	mov	r2, r0
 8007e56:	1c50      	adds	r0, r2, #1
 8007e58:	d1c9      	bne.n	8007dee <__sflush_r+0x32>
 8007e5a:	682b      	ldr	r3, [r5, #0]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d0c6      	beq.n	8007dee <__sflush_r+0x32>
 8007e60:	2b1d      	cmp	r3, #29
 8007e62:	d001      	beq.n	8007e68 <__sflush_r+0xac>
 8007e64:	2b16      	cmp	r3, #22
 8007e66:	d11e      	bne.n	8007ea6 <__sflush_r+0xea>
 8007e68:	602f      	str	r7, [r5, #0]
 8007e6a:	2000      	movs	r0, #0
 8007e6c:	e022      	b.n	8007eb4 <__sflush_r+0xf8>
 8007e6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e72:	b21b      	sxth	r3, r3
 8007e74:	e01b      	b.n	8007eae <__sflush_r+0xf2>
 8007e76:	690f      	ldr	r7, [r1, #16]
 8007e78:	2f00      	cmp	r7, #0
 8007e7a:	d0f6      	beq.n	8007e6a <__sflush_r+0xae>
 8007e7c:	0793      	lsls	r3, r2, #30
 8007e7e:	680e      	ldr	r6, [r1, #0]
 8007e80:	bf08      	it	eq
 8007e82:	694b      	ldreq	r3, [r1, #20]
 8007e84:	600f      	str	r7, [r1, #0]
 8007e86:	bf18      	it	ne
 8007e88:	2300      	movne	r3, #0
 8007e8a:	eba6 0807 	sub.w	r8, r6, r7
 8007e8e:	608b      	str	r3, [r1, #8]
 8007e90:	f1b8 0f00 	cmp.w	r8, #0
 8007e94:	dde9      	ble.n	8007e6a <__sflush_r+0xae>
 8007e96:	6a21      	ldr	r1, [r4, #32]
 8007e98:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007e9a:	4643      	mov	r3, r8
 8007e9c:	463a      	mov	r2, r7
 8007e9e:	4628      	mov	r0, r5
 8007ea0:	47b0      	blx	r6
 8007ea2:	2800      	cmp	r0, #0
 8007ea4:	dc08      	bgt.n	8007eb8 <__sflush_r+0xfc>
 8007ea6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007eaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007eae:	81a3      	strh	r3, [r4, #12]
 8007eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8007eb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007eb8:	4407      	add	r7, r0
 8007eba:	eba8 0800 	sub.w	r8, r8, r0
 8007ebe:	e7e7      	b.n	8007e90 <__sflush_r+0xd4>
 8007ec0:	20400001 	.word	0x20400001

08007ec4 <_fflush_r>:
 8007ec4:	b538      	push	{r3, r4, r5, lr}
 8007ec6:	690b      	ldr	r3, [r1, #16]
 8007ec8:	4605      	mov	r5, r0
 8007eca:	460c      	mov	r4, r1
 8007ecc:	b913      	cbnz	r3, 8007ed4 <_fflush_r+0x10>
 8007ece:	2500      	movs	r5, #0
 8007ed0:	4628      	mov	r0, r5
 8007ed2:	bd38      	pop	{r3, r4, r5, pc}
 8007ed4:	b118      	cbz	r0, 8007ede <_fflush_r+0x1a>
 8007ed6:	6a03      	ldr	r3, [r0, #32]
 8007ed8:	b90b      	cbnz	r3, 8007ede <_fflush_r+0x1a>
 8007eda:	f7fe fa29 	bl	8006330 <__sinit>
 8007ede:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d0f3      	beq.n	8007ece <_fflush_r+0xa>
 8007ee6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007ee8:	07d0      	lsls	r0, r2, #31
 8007eea:	d404      	bmi.n	8007ef6 <_fflush_r+0x32>
 8007eec:	0599      	lsls	r1, r3, #22
 8007eee:	d402      	bmi.n	8007ef6 <_fflush_r+0x32>
 8007ef0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ef2:	f7fe fb36 	bl	8006562 <__retarget_lock_acquire_recursive>
 8007ef6:	4628      	mov	r0, r5
 8007ef8:	4621      	mov	r1, r4
 8007efa:	f7ff ff5f 	bl	8007dbc <__sflush_r>
 8007efe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f00:	07da      	lsls	r2, r3, #31
 8007f02:	4605      	mov	r5, r0
 8007f04:	d4e4      	bmi.n	8007ed0 <_fflush_r+0xc>
 8007f06:	89a3      	ldrh	r3, [r4, #12]
 8007f08:	059b      	lsls	r3, r3, #22
 8007f0a:	d4e1      	bmi.n	8007ed0 <_fflush_r+0xc>
 8007f0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f0e:	f7fe fb29 	bl	8006564 <__retarget_lock_release_recursive>
 8007f12:	e7dd      	b.n	8007ed0 <_fflush_r+0xc>

08007f14 <memmove>:
 8007f14:	4288      	cmp	r0, r1
 8007f16:	b510      	push	{r4, lr}
 8007f18:	eb01 0402 	add.w	r4, r1, r2
 8007f1c:	d902      	bls.n	8007f24 <memmove+0x10>
 8007f1e:	4284      	cmp	r4, r0
 8007f20:	4623      	mov	r3, r4
 8007f22:	d807      	bhi.n	8007f34 <memmove+0x20>
 8007f24:	1e43      	subs	r3, r0, #1
 8007f26:	42a1      	cmp	r1, r4
 8007f28:	d008      	beq.n	8007f3c <memmove+0x28>
 8007f2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007f32:	e7f8      	b.n	8007f26 <memmove+0x12>
 8007f34:	4402      	add	r2, r0
 8007f36:	4601      	mov	r1, r0
 8007f38:	428a      	cmp	r2, r1
 8007f3a:	d100      	bne.n	8007f3e <memmove+0x2a>
 8007f3c:	bd10      	pop	{r4, pc}
 8007f3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007f42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007f46:	e7f7      	b.n	8007f38 <memmove+0x24>

08007f48 <_sbrk_r>:
 8007f48:	b538      	push	{r3, r4, r5, lr}
 8007f4a:	4d06      	ldr	r5, [pc, #24]	@ (8007f64 <_sbrk_r+0x1c>)
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	4604      	mov	r4, r0
 8007f50:	4608      	mov	r0, r1
 8007f52:	602b      	str	r3, [r5, #0]
 8007f54:	f7fa fbee 	bl	8002734 <_sbrk>
 8007f58:	1c43      	adds	r3, r0, #1
 8007f5a:	d102      	bne.n	8007f62 <_sbrk_r+0x1a>
 8007f5c:	682b      	ldr	r3, [r5, #0]
 8007f5e:	b103      	cbz	r3, 8007f62 <_sbrk_r+0x1a>
 8007f60:	6023      	str	r3, [r4, #0]
 8007f62:	bd38      	pop	{r3, r4, r5, pc}
 8007f64:	2000053c 	.word	0x2000053c

08007f68 <memcpy>:
 8007f68:	440a      	add	r2, r1
 8007f6a:	4291      	cmp	r1, r2
 8007f6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f70:	d100      	bne.n	8007f74 <memcpy+0xc>
 8007f72:	4770      	bx	lr
 8007f74:	b510      	push	{r4, lr}
 8007f76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f7e:	4291      	cmp	r1, r2
 8007f80:	d1f9      	bne.n	8007f76 <memcpy+0xe>
 8007f82:	bd10      	pop	{r4, pc}

08007f84 <__assert_func>:
 8007f84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f86:	4614      	mov	r4, r2
 8007f88:	461a      	mov	r2, r3
 8007f8a:	4b09      	ldr	r3, [pc, #36]	@ (8007fb0 <__assert_func+0x2c>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	4605      	mov	r5, r0
 8007f90:	68d8      	ldr	r0, [r3, #12]
 8007f92:	b14c      	cbz	r4, 8007fa8 <__assert_func+0x24>
 8007f94:	4b07      	ldr	r3, [pc, #28]	@ (8007fb4 <__assert_func+0x30>)
 8007f96:	9100      	str	r1, [sp, #0]
 8007f98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007f9c:	4906      	ldr	r1, [pc, #24]	@ (8007fb8 <__assert_func+0x34>)
 8007f9e:	462b      	mov	r3, r5
 8007fa0:	f000 f870 	bl	8008084 <fiprintf>
 8007fa4:	f000 f880 	bl	80080a8 <abort>
 8007fa8:	4b04      	ldr	r3, [pc, #16]	@ (8007fbc <__assert_func+0x38>)
 8007faa:	461c      	mov	r4, r3
 8007fac:	e7f3      	b.n	8007f96 <__assert_func+0x12>
 8007fae:	bf00      	nop
 8007fb0:	20000028 	.word	0x20000028
 8007fb4:	08008999 	.word	0x08008999
 8007fb8:	080089a6 	.word	0x080089a6
 8007fbc:	080089d4 	.word	0x080089d4

08007fc0 <_calloc_r>:
 8007fc0:	b570      	push	{r4, r5, r6, lr}
 8007fc2:	fba1 5402 	umull	r5, r4, r1, r2
 8007fc6:	b934      	cbnz	r4, 8007fd6 <_calloc_r+0x16>
 8007fc8:	4629      	mov	r1, r5
 8007fca:	f7ff f999 	bl	8007300 <_malloc_r>
 8007fce:	4606      	mov	r6, r0
 8007fd0:	b928      	cbnz	r0, 8007fde <_calloc_r+0x1e>
 8007fd2:	4630      	mov	r0, r6
 8007fd4:	bd70      	pop	{r4, r5, r6, pc}
 8007fd6:	220c      	movs	r2, #12
 8007fd8:	6002      	str	r2, [r0, #0]
 8007fda:	2600      	movs	r6, #0
 8007fdc:	e7f9      	b.n	8007fd2 <_calloc_r+0x12>
 8007fde:	462a      	mov	r2, r5
 8007fe0:	4621      	mov	r1, r4
 8007fe2:	f7fe fa40 	bl	8006466 <memset>
 8007fe6:	e7f4      	b.n	8007fd2 <_calloc_r+0x12>

08007fe8 <__ascii_mbtowc>:
 8007fe8:	b082      	sub	sp, #8
 8007fea:	b901      	cbnz	r1, 8007fee <__ascii_mbtowc+0x6>
 8007fec:	a901      	add	r1, sp, #4
 8007fee:	b142      	cbz	r2, 8008002 <__ascii_mbtowc+0x1a>
 8007ff0:	b14b      	cbz	r3, 8008006 <__ascii_mbtowc+0x1e>
 8007ff2:	7813      	ldrb	r3, [r2, #0]
 8007ff4:	600b      	str	r3, [r1, #0]
 8007ff6:	7812      	ldrb	r2, [r2, #0]
 8007ff8:	1e10      	subs	r0, r2, #0
 8007ffa:	bf18      	it	ne
 8007ffc:	2001      	movne	r0, #1
 8007ffe:	b002      	add	sp, #8
 8008000:	4770      	bx	lr
 8008002:	4610      	mov	r0, r2
 8008004:	e7fb      	b.n	8007ffe <__ascii_mbtowc+0x16>
 8008006:	f06f 0001 	mvn.w	r0, #1
 800800a:	e7f8      	b.n	8007ffe <__ascii_mbtowc+0x16>

0800800c <_realloc_r>:
 800800c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008010:	4607      	mov	r7, r0
 8008012:	4614      	mov	r4, r2
 8008014:	460d      	mov	r5, r1
 8008016:	b921      	cbnz	r1, 8008022 <_realloc_r+0x16>
 8008018:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800801c:	4611      	mov	r1, r2
 800801e:	f7ff b96f 	b.w	8007300 <_malloc_r>
 8008022:	b92a      	cbnz	r2, 8008030 <_realloc_r+0x24>
 8008024:	f7ff f8f8 	bl	8007218 <_free_r>
 8008028:	4625      	mov	r5, r4
 800802a:	4628      	mov	r0, r5
 800802c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008030:	f000 f841 	bl	80080b6 <_malloc_usable_size_r>
 8008034:	4284      	cmp	r4, r0
 8008036:	4606      	mov	r6, r0
 8008038:	d802      	bhi.n	8008040 <_realloc_r+0x34>
 800803a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800803e:	d8f4      	bhi.n	800802a <_realloc_r+0x1e>
 8008040:	4621      	mov	r1, r4
 8008042:	4638      	mov	r0, r7
 8008044:	f7ff f95c 	bl	8007300 <_malloc_r>
 8008048:	4680      	mov	r8, r0
 800804a:	b908      	cbnz	r0, 8008050 <_realloc_r+0x44>
 800804c:	4645      	mov	r5, r8
 800804e:	e7ec      	b.n	800802a <_realloc_r+0x1e>
 8008050:	42b4      	cmp	r4, r6
 8008052:	4622      	mov	r2, r4
 8008054:	4629      	mov	r1, r5
 8008056:	bf28      	it	cs
 8008058:	4632      	movcs	r2, r6
 800805a:	f7ff ff85 	bl	8007f68 <memcpy>
 800805e:	4629      	mov	r1, r5
 8008060:	4638      	mov	r0, r7
 8008062:	f7ff f8d9 	bl	8007218 <_free_r>
 8008066:	e7f1      	b.n	800804c <_realloc_r+0x40>

08008068 <__ascii_wctomb>:
 8008068:	4603      	mov	r3, r0
 800806a:	4608      	mov	r0, r1
 800806c:	b141      	cbz	r1, 8008080 <__ascii_wctomb+0x18>
 800806e:	2aff      	cmp	r2, #255	@ 0xff
 8008070:	d904      	bls.n	800807c <__ascii_wctomb+0x14>
 8008072:	228a      	movs	r2, #138	@ 0x8a
 8008074:	601a      	str	r2, [r3, #0]
 8008076:	f04f 30ff 	mov.w	r0, #4294967295
 800807a:	4770      	bx	lr
 800807c:	700a      	strb	r2, [r1, #0]
 800807e:	2001      	movs	r0, #1
 8008080:	4770      	bx	lr
	...

08008084 <fiprintf>:
 8008084:	b40e      	push	{r1, r2, r3}
 8008086:	b503      	push	{r0, r1, lr}
 8008088:	4601      	mov	r1, r0
 800808a:	ab03      	add	r3, sp, #12
 800808c:	4805      	ldr	r0, [pc, #20]	@ (80080a4 <fiprintf+0x20>)
 800808e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008092:	6800      	ldr	r0, [r0, #0]
 8008094:	9301      	str	r3, [sp, #4]
 8008096:	f000 f83f 	bl	8008118 <_vfiprintf_r>
 800809a:	b002      	add	sp, #8
 800809c:	f85d eb04 	ldr.w	lr, [sp], #4
 80080a0:	b003      	add	sp, #12
 80080a2:	4770      	bx	lr
 80080a4:	20000028 	.word	0x20000028

080080a8 <abort>:
 80080a8:	b508      	push	{r3, lr}
 80080aa:	2006      	movs	r0, #6
 80080ac:	f000 fa08 	bl	80084c0 <raise>
 80080b0:	2001      	movs	r0, #1
 80080b2:	f7fa fac7 	bl	8002644 <_exit>

080080b6 <_malloc_usable_size_r>:
 80080b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080ba:	1f18      	subs	r0, r3, #4
 80080bc:	2b00      	cmp	r3, #0
 80080be:	bfbc      	itt	lt
 80080c0:	580b      	ldrlt	r3, [r1, r0]
 80080c2:	18c0      	addlt	r0, r0, r3
 80080c4:	4770      	bx	lr

080080c6 <__sfputc_r>:
 80080c6:	6893      	ldr	r3, [r2, #8]
 80080c8:	3b01      	subs	r3, #1
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	b410      	push	{r4}
 80080ce:	6093      	str	r3, [r2, #8]
 80080d0:	da08      	bge.n	80080e4 <__sfputc_r+0x1e>
 80080d2:	6994      	ldr	r4, [r2, #24]
 80080d4:	42a3      	cmp	r3, r4
 80080d6:	db01      	blt.n	80080dc <__sfputc_r+0x16>
 80080d8:	290a      	cmp	r1, #10
 80080da:	d103      	bne.n	80080e4 <__sfputc_r+0x1e>
 80080dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080e0:	f000 b932 	b.w	8008348 <__swbuf_r>
 80080e4:	6813      	ldr	r3, [r2, #0]
 80080e6:	1c58      	adds	r0, r3, #1
 80080e8:	6010      	str	r0, [r2, #0]
 80080ea:	7019      	strb	r1, [r3, #0]
 80080ec:	4608      	mov	r0, r1
 80080ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080f2:	4770      	bx	lr

080080f4 <__sfputs_r>:
 80080f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080f6:	4606      	mov	r6, r0
 80080f8:	460f      	mov	r7, r1
 80080fa:	4614      	mov	r4, r2
 80080fc:	18d5      	adds	r5, r2, r3
 80080fe:	42ac      	cmp	r4, r5
 8008100:	d101      	bne.n	8008106 <__sfputs_r+0x12>
 8008102:	2000      	movs	r0, #0
 8008104:	e007      	b.n	8008116 <__sfputs_r+0x22>
 8008106:	f814 1b01 	ldrb.w	r1, [r4], #1
 800810a:	463a      	mov	r2, r7
 800810c:	4630      	mov	r0, r6
 800810e:	f7ff ffda 	bl	80080c6 <__sfputc_r>
 8008112:	1c43      	adds	r3, r0, #1
 8008114:	d1f3      	bne.n	80080fe <__sfputs_r+0xa>
 8008116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008118 <_vfiprintf_r>:
 8008118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800811c:	460d      	mov	r5, r1
 800811e:	b09d      	sub	sp, #116	@ 0x74
 8008120:	4614      	mov	r4, r2
 8008122:	4698      	mov	r8, r3
 8008124:	4606      	mov	r6, r0
 8008126:	b118      	cbz	r0, 8008130 <_vfiprintf_r+0x18>
 8008128:	6a03      	ldr	r3, [r0, #32]
 800812a:	b90b      	cbnz	r3, 8008130 <_vfiprintf_r+0x18>
 800812c:	f7fe f900 	bl	8006330 <__sinit>
 8008130:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008132:	07d9      	lsls	r1, r3, #31
 8008134:	d405      	bmi.n	8008142 <_vfiprintf_r+0x2a>
 8008136:	89ab      	ldrh	r3, [r5, #12]
 8008138:	059a      	lsls	r2, r3, #22
 800813a:	d402      	bmi.n	8008142 <_vfiprintf_r+0x2a>
 800813c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800813e:	f7fe fa10 	bl	8006562 <__retarget_lock_acquire_recursive>
 8008142:	89ab      	ldrh	r3, [r5, #12]
 8008144:	071b      	lsls	r3, r3, #28
 8008146:	d501      	bpl.n	800814c <_vfiprintf_r+0x34>
 8008148:	692b      	ldr	r3, [r5, #16]
 800814a:	b99b      	cbnz	r3, 8008174 <_vfiprintf_r+0x5c>
 800814c:	4629      	mov	r1, r5
 800814e:	4630      	mov	r0, r6
 8008150:	f000 f938 	bl	80083c4 <__swsetup_r>
 8008154:	b170      	cbz	r0, 8008174 <_vfiprintf_r+0x5c>
 8008156:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008158:	07dc      	lsls	r4, r3, #31
 800815a:	d504      	bpl.n	8008166 <_vfiprintf_r+0x4e>
 800815c:	f04f 30ff 	mov.w	r0, #4294967295
 8008160:	b01d      	add	sp, #116	@ 0x74
 8008162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008166:	89ab      	ldrh	r3, [r5, #12]
 8008168:	0598      	lsls	r0, r3, #22
 800816a:	d4f7      	bmi.n	800815c <_vfiprintf_r+0x44>
 800816c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800816e:	f7fe f9f9 	bl	8006564 <__retarget_lock_release_recursive>
 8008172:	e7f3      	b.n	800815c <_vfiprintf_r+0x44>
 8008174:	2300      	movs	r3, #0
 8008176:	9309      	str	r3, [sp, #36]	@ 0x24
 8008178:	2320      	movs	r3, #32
 800817a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800817e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008182:	2330      	movs	r3, #48	@ 0x30
 8008184:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008334 <_vfiprintf_r+0x21c>
 8008188:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800818c:	f04f 0901 	mov.w	r9, #1
 8008190:	4623      	mov	r3, r4
 8008192:	469a      	mov	sl, r3
 8008194:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008198:	b10a      	cbz	r2, 800819e <_vfiprintf_r+0x86>
 800819a:	2a25      	cmp	r2, #37	@ 0x25
 800819c:	d1f9      	bne.n	8008192 <_vfiprintf_r+0x7a>
 800819e:	ebba 0b04 	subs.w	fp, sl, r4
 80081a2:	d00b      	beq.n	80081bc <_vfiprintf_r+0xa4>
 80081a4:	465b      	mov	r3, fp
 80081a6:	4622      	mov	r2, r4
 80081a8:	4629      	mov	r1, r5
 80081aa:	4630      	mov	r0, r6
 80081ac:	f7ff ffa2 	bl	80080f4 <__sfputs_r>
 80081b0:	3001      	adds	r0, #1
 80081b2:	f000 80a7 	beq.w	8008304 <_vfiprintf_r+0x1ec>
 80081b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081b8:	445a      	add	r2, fp
 80081ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80081bc:	f89a 3000 	ldrb.w	r3, [sl]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	f000 809f 	beq.w	8008304 <_vfiprintf_r+0x1ec>
 80081c6:	2300      	movs	r3, #0
 80081c8:	f04f 32ff 	mov.w	r2, #4294967295
 80081cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081d0:	f10a 0a01 	add.w	sl, sl, #1
 80081d4:	9304      	str	r3, [sp, #16]
 80081d6:	9307      	str	r3, [sp, #28]
 80081d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80081dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80081de:	4654      	mov	r4, sl
 80081e0:	2205      	movs	r2, #5
 80081e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081e6:	4853      	ldr	r0, [pc, #332]	@ (8008334 <_vfiprintf_r+0x21c>)
 80081e8:	f7f7 fff2 	bl	80001d0 <memchr>
 80081ec:	9a04      	ldr	r2, [sp, #16]
 80081ee:	b9d8      	cbnz	r0, 8008228 <_vfiprintf_r+0x110>
 80081f0:	06d1      	lsls	r1, r2, #27
 80081f2:	bf44      	itt	mi
 80081f4:	2320      	movmi	r3, #32
 80081f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081fa:	0713      	lsls	r3, r2, #28
 80081fc:	bf44      	itt	mi
 80081fe:	232b      	movmi	r3, #43	@ 0x2b
 8008200:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008204:	f89a 3000 	ldrb.w	r3, [sl]
 8008208:	2b2a      	cmp	r3, #42	@ 0x2a
 800820a:	d015      	beq.n	8008238 <_vfiprintf_r+0x120>
 800820c:	9a07      	ldr	r2, [sp, #28]
 800820e:	4654      	mov	r4, sl
 8008210:	2000      	movs	r0, #0
 8008212:	f04f 0c0a 	mov.w	ip, #10
 8008216:	4621      	mov	r1, r4
 8008218:	f811 3b01 	ldrb.w	r3, [r1], #1
 800821c:	3b30      	subs	r3, #48	@ 0x30
 800821e:	2b09      	cmp	r3, #9
 8008220:	d94b      	bls.n	80082ba <_vfiprintf_r+0x1a2>
 8008222:	b1b0      	cbz	r0, 8008252 <_vfiprintf_r+0x13a>
 8008224:	9207      	str	r2, [sp, #28]
 8008226:	e014      	b.n	8008252 <_vfiprintf_r+0x13a>
 8008228:	eba0 0308 	sub.w	r3, r0, r8
 800822c:	fa09 f303 	lsl.w	r3, r9, r3
 8008230:	4313      	orrs	r3, r2
 8008232:	9304      	str	r3, [sp, #16]
 8008234:	46a2      	mov	sl, r4
 8008236:	e7d2      	b.n	80081de <_vfiprintf_r+0xc6>
 8008238:	9b03      	ldr	r3, [sp, #12]
 800823a:	1d19      	adds	r1, r3, #4
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	9103      	str	r1, [sp, #12]
 8008240:	2b00      	cmp	r3, #0
 8008242:	bfbb      	ittet	lt
 8008244:	425b      	neglt	r3, r3
 8008246:	f042 0202 	orrlt.w	r2, r2, #2
 800824a:	9307      	strge	r3, [sp, #28]
 800824c:	9307      	strlt	r3, [sp, #28]
 800824e:	bfb8      	it	lt
 8008250:	9204      	strlt	r2, [sp, #16]
 8008252:	7823      	ldrb	r3, [r4, #0]
 8008254:	2b2e      	cmp	r3, #46	@ 0x2e
 8008256:	d10a      	bne.n	800826e <_vfiprintf_r+0x156>
 8008258:	7863      	ldrb	r3, [r4, #1]
 800825a:	2b2a      	cmp	r3, #42	@ 0x2a
 800825c:	d132      	bne.n	80082c4 <_vfiprintf_r+0x1ac>
 800825e:	9b03      	ldr	r3, [sp, #12]
 8008260:	1d1a      	adds	r2, r3, #4
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	9203      	str	r2, [sp, #12]
 8008266:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800826a:	3402      	adds	r4, #2
 800826c:	9305      	str	r3, [sp, #20]
 800826e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008344 <_vfiprintf_r+0x22c>
 8008272:	7821      	ldrb	r1, [r4, #0]
 8008274:	2203      	movs	r2, #3
 8008276:	4650      	mov	r0, sl
 8008278:	f7f7 ffaa 	bl	80001d0 <memchr>
 800827c:	b138      	cbz	r0, 800828e <_vfiprintf_r+0x176>
 800827e:	9b04      	ldr	r3, [sp, #16]
 8008280:	eba0 000a 	sub.w	r0, r0, sl
 8008284:	2240      	movs	r2, #64	@ 0x40
 8008286:	4082      	lsls	r2, r0
 8008288:	4313      	orrs	r3, r2
 800828a:	3401      	adds	r4, #1
 800828c:	9304      	str	r3, [sp, #16]
 800828e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008292:	4829      	ldr	r0, [pc, #164]	@ (8008338 <_vfiprintf_r+0x220>)
 8008294:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008298:	2206      	movs	r2, #6
 800829a:	f7f7 ff99 	bl	80001d0 <memchr>
 800829e:	2800      	cmp	r0, #0
 80082a0:	d03f      	beq.n	8008322 <_vfiprintf_r+0x20a>
 80082a2:	4b26      	ldr	r3, [pc, #152]	@ (800833c <_vfiprintf_r+0x224>)
 80082a4:	bb1b      	cbnz	r3, 80082ee <_vfiprintf_r+0x1d6>
 80082a6:	9b03      	ldr	r3, [sp, #12]
 80082a8:	3307      	adds	r3, #7
 80082aa:	f023 0307 	bic.w	r3, r3, #7
 80082ae:	3308      	adds	r3, #8
 80082b0:	9303      	str	r3, [sp, #12]
 80082b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082b4:	443b      	add	r3, r7
 80082b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80082b8:	e76a      	b.n	8008190 <_vfiprintf_r+0x78>
 80082ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80082be:	460c      	mov	r4, r1
 80082c0:	2001      	movs	r0, #1
 80082c2:	e7a8      	b.n	8008216 <_vfiprintf_r+0xfe>
 80082c4:	2300      	movs	r3, #0
 80082c6:	3401      	adds	r4, #1
 80082c8:	9305      	str	r3, [sp, #20]
 80082ca:	4619      	mov	r1, r3
 80082cc:	f04f 0c0a 	mov.w	ip, #10
 80082d0:	4620      	mov	r0, r4
 80082d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082d6:	3a30      	subs	r2, #48	@ 0x30
 80082d8:	2a09      	cmp	r2, #9
 80082da:	d903      	bls.n	80082e4 <_vfiprintf_r+0x1cc>
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d0c6      	beq.n	800826e <_vfiprintf_r+0x156>
 80082e0:	9105      	str	r1, [sp, #20]
 80082e2:	e7c4      	b.n	800826e <_vfiprintf_r+0x156>
 80082e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80082e8:	4604      	mov	r4, r0
 80082ea:	2301      	movs	r3, #1
 80082ec:	e7f0      	b.n	80082d0 <_vfiprintf_r+0x1b8>
 80082ee:	ab03      	add	r3, sp, #12
 80082f0:	9300      	str	r3, [sp, #0]
 80082f2:	462a      	mov	r2, r5
 80082f4:	4b12      	ldr	r3, [pc, #72]	@ (8008340 <_vfiprintf_r+0x228>)
 80082f6:	a904      	add	r1, sp, #16
 80082f8:	4630      	mov	r0, r6
 80082fa:	f7fd fbd7 	bl	8005aac <_printf_float>
 80082fe:	4607      	mov	r7, r0
 8008300:	1c78      	adds	r0, r7, #1
 8008302:	d1d6      	bne.n	80082b2 <_vfiprintf_r+0x19a>
 8008304:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008306:	07d9      	lsls	r1, r3, #31
 8008308:	d405      	bmi.n	8008316 <_vfiprintf_r+0x1fe>
 800830a:	89ab      	ldrh	r3, [r5, #12]
 800830c:	059a      	lsls	r2, r3, #22
 800830e:	d402      	bmi.n	8008316 <_vfiprintf_r+0x1fe>
 8008310:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008312:	f7fe f927 	bl	8006564 <__retarget_lock_release_recursive>
 8008316:	89ab      	ldrh	r3, [r5, #12]
 8008318:	065b      	lsls	r3, r3, #25
 800831a:	f53f af1f 	bmi.w	800815c <_vfiprintf_r+0x44>
 800831e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008320:	e71e      	b.n	8008160 <_vfiprintf_r+0x48>
 8008322:	ab03      	add	r3, sp, #12
 8008324:	9300      	str	r3, [sp, #0]
 8008326:	462a      	mov	r2, r5
 8008328:	4b05      	ldr	r3, [pc, #20]	@ (8008340 <_vfiprintf_r+0x228>)
 800832a:	a904      	add	r1, sp, #16
 800832c:	4630      	mov	r0, r6
 800832e:	f7fd fe55 	bl	8005fdc <_printf_i>
 8008332:	e7e4      	b.n	80082fe <_vfiprintf_r+0x1e6>
 8008334:	0800897e 	.word	0x0800897e
 8008338:	08008988 	.word	0x08008988
 800833c:	08005aad 	.word	0x08005aad
 8008340:	080080f5 	.word	0x080080f5
 8008344:	08008984 	.word	0x08008984

08008348 <__swbuf_r>:
 8008348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800834a:	460e      	mov	r6, r1
 800834c:	4614      	mov	r4, r2
 800834e:	4605      	mov	r5, r0
 8008350:	b118      	cbz	r0, 800835a <__swbuf_r+0x12>
 8008352:	6a03      	ldr	r3, [r0, #32]
 8008354:	b90b      	cbnz	r3, 800835a <__swbuf_r+0x12>
 8008356:	f7fd ffeb 	bl	8006330 <__sinit>
 800835a:	69a3      	ldr	r3, [r4, #24]
 800835c:	60a3      	str	r3, [r4, #8]
 800835e:	89a3      	ldrh	r3, [r4, #12]
 8008360:	071a      	lsls	r2, r3, #28
 8008362:	d501      	bpl.n	8008368 <__swbuf_r+0x20>
 8008364:	6923      	ldr	r3, [r4, #16]
 8008366:	b943      	cbnz	r3, 800837a <__swbuf_r+0x32>
 8008368:	4621      	mov	r1, r4
 800836a:	4628      	mov	r0, r5
 800836c:	f000 f82a 	bl	80083c4 <__swsetup_r>
 8008370:	b118      	cbz	r0, 800837a <__swbuf_r+0x32>
 8008372:	f04f 37ff 	mov.w	r7, #4294967295
 8008376:	4638      	mov	r0, r7
 8008378:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800837a:	6823      	ldr	r3, [r4, #0]
 800837c:	6922      	ldr	r2, [r4, #16]
 800837e:	1a98      	subs	r0, r3, r2
 8008380:	6963      	ldr	r3, [r4, #20]
 8008382:	b2f6      	uxtb	r6, r6
 8008384:	4283      	cmp	r3, r0
 8008386:	4637      	mov	r7, r6
 8008388:	dc05      	bgt.n	8008396 <__swbuf_r+0x4e>
 800838a:	4621      	mov	r1, r4
 800838c:	4628      	mov	r0, r5
 800838e:	f7ff fd99 	bl	8007ec4 <_fflush_r>
 8008392:	2800      	cmp	r0, #0
 8008394:	d1ed      	bne.n	8008372 <__swbuf_r+0x2a>
 8008396:	68a3      	ldr	r3, [r4, #8]
 8008398:	3b01      	subs	r3, #1
 800839a:	60a3      	str	r3, [r4, #8]
 800839c:	6823      	ldr	r3, [r4, #0]
 800839e:	1c5a      	adds	r2, r3, #1
 80083a0:	6022      	str	r2, [r4, #0]
 80083a2:	701e      	strb	r6, [r3, #0]
 80083a4:	6962      	ldr	r2, [r4, #20]
 80083a6:	1c43      	adds	r3, r0, #1
 80083a8:	429a      	cmp	r2, r3
 80083aa:	d004      	beq.n	80083b6 <__swbuf_r+0x6e>
 80083ac:	89a3      	ldrh	r3, [r4, #12]
 80083ae:	07db      	lsls	r3, r3, #31
 80083b0:	d5e1      	bpl.n	8008376 <__swbuf_r+0x2e>
 80083b2:	2e0a      	cmp	r6, #10
 80083b4:	d1df      	bne.n	8008376 <__swbuf_r+0x2e>
 80083b6:	4621      	mov	r1, r4
 80083b8:	4628      	mov	r0, r5
 80083ba:	f7ff fd83 	bl	8007ec4 <_fflush_r>
 80083be:	2800      	cmp	r0, #0
 80083c0:	d0d9      	beq.n	8008376 <__swbuf_r+0x2e>
 80083c2:	e7d6      	b.n	8008372 <__swbuf_r+0x2a>

080083c4 <__swsetup_r>:
 80083c4:	b538      	push	{r3, r4, r5, lr}
 80083c6:	4b29      	ldr	r3, [pc, #164]	@ (800846c <__swsetup_r+0xa8>)
 80083c8:	4605      	mov	r5, r0
 80083ca:	6818      	ldr	r0, [r3, #0]
 80083cc:	460c      	mov	r4, r1
 80083ce:	b118      	cbz	r0, 80083d8 <__swsetup_r+0x14>
 80083d0:	6a03      	ldr	r3, [r0, #32]
 80083d2:	b90b      	cbnz	r3, 80083d8 <__swsetup_r+0x14>
 80083d4:	f7fd ffac 	bl	8006330 <__sinit>
 80083d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083dc:	0719      	lsls	r1, r3, #28
 80083de:	d422      	bmi.n	8008426 <__swsetup_r+0x62>
 80083e0:	06da      	lsls	r2, r3, #27
 80083e2:	d407      	bmi.n	80083f4 <__swsetup_r+0x30>
 80083e4:	2209      	movs	r2, #9
 80083e6:	602a      	str	r2, [r5, #0]
 80083e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083ec:	81a3      	strh	r3, [r4, #12]
 80083ee:	f04f 30ff 	mov.w	r0, #4294967295
 80083f2:	e033      	b.n	800845c <__swsetup_r+0x98>
 80083f4:	0758      	lsls	r0, r3, #29
 80083f6:	d512      	bpl.n	800841e <__swsetup_r+0x5a>
 80083f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80083fa:	b141      	cbz	r1, 800840e <__swsetup_r+0x4a>
 80083fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008400:	4299      	cmp	r1, r3
 8008402:	d002      	beq.n	800840a <__swsetup_r+0x46>
 8008404:	4628      	mov	r0, r5
 8008406:	f7fe ff07 	bl	8007218 <_free_r>
 800840a:	2300      	movs	r3, #0
 800840c:	6363      	str	r3, [r4, #52]	@ 0x34
 800840e:	89a3      	ldrh	r3, [r4, #12]
 8008410:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008414:	81a3      	strh	r3, [r4, #12]
 8008416:	2300      	movs	r3, #0
 8008418:	6063      	str	r3, [r4, #4]
 800841a:	6923      	ldr	r3, [r4, #16]
 800841c:	6023      	str	r3, [r4, #0]
 800841e:	89a3      	ldrh	r3, [r4, #12]
 8008420:	f043 0308 	orr.w	r3, r3, #8
 8008424:	81a3      	strh	r3, [r4, #12]
 8008426:	6923      	ldr	r3, [r4, #16]
 8008428:	b94b      	cbnz	r3, 800843e <__swsetup_r+0x7a>
 800842a:	89a3      	ldrh	r3, [r4, #12]
 800842c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008430:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008434:	d003      	beq.n	800843e <__swsetup_r+0x7a>
 8008436:	4621      	mov	r1, r4
 8008438:	4628      	mov	r0, r5
 800843a:	f000 f883 	bl	8008544 <__smakebuf_r>
 800843e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008442:	f013 0201 	ands.w	r2, r3, #1
 8008446:	d00a      	beq.n	800845e <__swsetup_r+0x9a>
 8008448:	2200      	movs	r2, #0
 800844a:	60a2      	str	r2, [r4, #8]
 800844c:	6962      	ldr	r2, [r4, #20]
 800844e:	4252      	negs	r2, r2
 8008450:	61a2      	str	r2, [r4, #24]
 8008452:	6922      	ldr	r2, [r4, #16]
 8008454:	b942      	cbnz	r2, 8008468 <__swsetup_r+0xa4>
 8008456:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800845a:	d1c5      	bne.n	80083e8 <__swsetup_r+0x24>
 800845c:	bd38      	pop	{r3, r4, r5, pc}
 800845e:	0799      	lsls	r1, r3, #30
 8008460:	bf58      	it	pl
 8008462:	6962      	ldrpl	r2, [r4, #20]
 8008464:	60a2      	str	r2, [r4, #8]
 8008466:	e7f4      	b.n	8008452 <__swsetup_r+0x8e>
 8008468:	2000      	movs	r0, #0
 800846a:	e7f7      	b.n	800845c <__swsetup_r+0x98>
 800846c:	20000028 	.word	0x20000028

08008470 <_raise_r>:
 8008470:	291f      	cmp	r1, #31
 8008472:	b538      	push	{r3, r4, r5, lr}
 8008474:	4605      	mov	r5, r0
 8008476:	460c      	mov	r4, r1
 8008478:	d904      	bls.n	8008484 <_raise_r+0x14>
 800847a:	2316      	movs	r3, #22
 800847c:	6003      	str	r3, [r0, #0]
 800847e:	f04f 30ff 	mov.w	r0, #4294967295
 8008482:	bd38      	pop	{r3, r4, r5, pc}
 8008484:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008486:	b112      	cbz	r2, 800848e <_raise_r+0x1e>
 8008488:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800848c:	b94b      	cbnz	r3, 80084a2 <_raise_r+0x32>
 800848e:	4628      	mov	r0, r5
 8008490:	f000 f830 	bl	80084f4 <_getpid_r>
 8008494:	4622      	mov	r2, r4
 8008496:	4601      	mov	r1, r0
 8008498:	4628      	mov	r0, r5
 800849a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800849e:	f000 b817 	b.w	80084d0 <_kill_r>
 80084a2:	2b01      	cmp	r3, #1
 80084a4:	d00a      	beq.n	80084bc <_raise_r+0x4c>
 80084a6:	1c59      	adds	r1, r3, #1
 80084a8:	d103      	bne.n	80084b2 <_raise_r+0x42>
 80084aa:	2316      	movs	r3, #22
 80084ac:	6003      	str	r3, [r0, #0]
 80084ae:	2001      	movs	r0, #1
 80084b0:	e7e7      	b.n	8008482 <_raise_r+0x12>
 80084b2:	2100      	movs	r1, #0
 80084b4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80084b8:	4620      	mov	r0, r4
 80084ba:	4798      	blx	r3
 80084bc:	2000      	movs	r0, #0
 80084be:	e7e0      	b.n	8008482 <_raise_r+0x12>

080084c0 <raise>:
 80084c0:	4b02      	ldr	r3, [pc, #8]	@ (80084cc <raise+0xc>)
 80084c2:	4601      	mov	r1, r0
 80084c4:	6818      	ldr	r0, [r3, #0]
 80084c6:	f7ff bfd3 	b.w	8008470 <_raise_r>
 80084ca:	bf00      	nop
 80084cc:	20000028 	.word	0x20000028

080084d0 <_kill_r>:
 80084d0:	b538      	push	{r3, r4, r5, lr}
 80084d2:	4d07      	ldr	r5, [pc, #28]	@ (80084f0 <_kill_r+0x20>)
 80084d4:	2300      	movs	r3, #0
 80084d6:	4604      	mov	r4, r0
 80084d8:	4608      	mov	r0, r1
 80084da:	4611      	mov	r1, r2
 80084dc:	602b      	str	r3, [r5, #0]
 80084de:	f7fa f8a1 	bl	8002624 <_kill>
 80084e2:	1c43      	adds	r3, r0, #1
 80084e4:	d102      	bne.n	80084ec <_kill_r+0x1c>
 80084e6:	682b      	ldr	r3, [r5, #0]
 80084e8:	b103      	cbz	r3, 80084ec <_kill_r+0x1c>
 80084ea:	6023      	str	r3, [r4, #0]
 80084ec:	bd38      	pop	{r3, r4, r5, pc}
 80084ee:	bf00      	nop
 80084f0:	2000053c 	.word	0x2000053c

080084f4 <_getpid_r>:
 80084f4:	f7fa b88e 	b.w	8002614 <_getpid>

080084f8 <__swhatbuf_r>:
 80084f8:	b570      	push	{r4, r5, r6, lr}
 80084fa:	460c      	mov	r4, r1
 80084fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008500:	2900      	cmp	r1, #0
 8008502:	b096      	sub	sp, #88	@ 0x58
 8008504:	4615      	mov	r5, r2
 8008506:	461e      	mov	r6, r3
 8008508:	da0d      	bge.n	8008526 <__swhatbuf_r+0x2e>
 800850a:	89a3      	ldrh	r3, [r4, #12]
 800850c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008510:	f04f 0100 	mov.w	r1, #0
 8008514:	bf14      	ite	ne
 8008516:	2340      	movne	r3, #64	@ 0x40
 8008518:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800851c:	2000      	movs	r0, #0
 800851e:	6031      	str	r1, [r6, #0]
 8008520:	602b      	str	r3, [r5, #0]
 8008522:	b016      	add	sp, #88	@ 0x58
 8008524:	bd70      	pop	{r4, r5, r6, pc}
 8008526:	466a      	mov	r2, sp
 8008528:	f000 f848 	bl	80085bc <_fstat_r>
 800852c:	2800      	cmp	r0, #0
 800852e:	dbec      	blt.n	800850a <__swhatbuf_r+0x12>
 8008530:	9901      	ldr	r1, [sp, #4]
 8008532:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008536:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800853a:	4259      	negs	r1, r3
 800853c:	4159      	adcs	r1, r3
 800853e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008542:	e7eb      	b.n	800851c <__swhatbuf_r+0x24>

08008544 <__smakebuf_r>:
 8008544:	898b      	ldrh	r3, [r1, #12]
 8008546:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008548:	079d      	lsls	r5, r3, #30
 800854a:	4606      	mov	r6, r0
 800854c:	460c      	mov	r4, r1
 800854e:	d507      	bpl.n	8008560 <__smakebuf_r+0x1c>
 8008550:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008554:	6023      	str	r3, [r4, #0]
 8008556:	6123      	str	r3, [r4, #16]
 8008558:	2301      	movs	r3, #1
 800855a:	6163      	str	r3, [r4, #20]
 800855c:	b003      	add	sp, #12
 800855e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008560:	ab01      	add	r3, sp, #4
 8008562:	466a      	mov	r2, sp
 8008564:	f7ff ffc8 	bl	80084f8 <__swhatbuf_r>
 8008568:	9f00      	ldr	r7, [sp, #0]
 800856a:	4605      	mov	r5, r0
 800856c:	4639      	mov	r1, r7
 800856e:	4630      	mov	r0, r6
 8008570:	f7fe fec6 	bl	8007300 <_malloc_r>
 8008574:	b948      	cbnz	r0, 800858a <__smakebuf_r+0x46>
 8008576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800857a:	059a      	lsls	r2, r3, #22
 800857c:	d4ee      	bmi.n	800855c <__smakebuf_r+0x18>
 800857e:	f023 0303 	bic.w	r3, r3, #3
 8008582:	f043 0302 	orr.w	r3, r3, #2
 8008586:	81a3      	strh	r3, [r4, #12]
 8008588:	e7e2      	b.n	8008550 <__smakebuf_r+0xc>
 800858a:	89a3      	ldrh	r3, [r4, #12]
 800858c:	6020      	str	r0, [r4, #0]
 800858e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008592:	81a3      	strh	r3, [r4, #12]
 8008594:	9b01      	ldr	r3, [sp, #4]
 8008596:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800859a:	b15b      	cbz	r3, 80085b4 <__smakebuf_r+0x70>
 800859c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085a0:	4630      	mov	r0, r6
 80085a2:	f000 f81d 	bl	80085e0 <_isatty_r>
 80085a6:	b128      	cbz	r0, 80085b4 <__smakebuf_r+0x70>
 80085a8:	89a3      	ldrh	r3, [r4, #12]
 80085aa:	f023 0303 	bic.w	r3, r3, #3
 80085ae:	f043 0301 	orr.w	r3, r3, #1
 80085b2:	81a3      	strh	r3, [r4, #12]
 80085b4:	89a3      	ldrh	r3, [r4, #12]
 80085b6:	431d      	orrs	r5, r3
 80085b8:	81a5      	strh	r5, [r4, #12]
 80085ba:	e7cf      	b.n	800855c <__smakebuf_r+0x18>

080085bc <_fstat_r>:
 80085bc:	b538      	push	{r3, r4, r5, lr}
 80085be:	4d07      	ldr	r5, [pc, #28]	@ (80085dc <_fstat_r+0x20>)
 80085c0:	2300      	movs	r3, #0
 80085c2:	4604      	mov	r4, r0
 80085c4:	4608      	mov	r0, r1
 80085c6:	4611      	mov	r1, r2
 80085c8:	602b      	str	r3, [r5, #0]
 80085ca:	f7fa f88b 	bl	80026e4 <_fstat>
 80085ce:	1c43      	adds	r3, r0, #1
 80085d0:	d102      	bne.n	80085d8 <_fstat_r+0x1c>
 80085d2:	682b      	ldr	r3, [r5, #0]
 80085d4:	b103      	cbz	r3, 80085d8 <_fstat_r+0x1c>
 80085d6:	6023      	str	r3, [r4, #0]
 80085d8:	bd38      	pop	{r3, r4, r5, pc}
 80085da:	bf00      	nop
 80085dc:	2000053c 	.word	0x2000053c

080085e0 <_isatty_r>:
 80085e0:	b538      	push	{r3, r4, r5, lr}
 80085e2:	4d06      	ldr	r5, [pc, #24]	@ (80085fc <_isatty_r+0x1c>)
 80085e4:	2300      	movs	r3, #0
 80085e6:	4604      	mov	r4, r0
 80085e8:	4608      	mov	r0, r1
 80085ea:	602b      	str	r3, [r5, #0]
 80085ec:	f7fa f88a 	bl	8002704 <_isatty>
 80085f0:	1c43      	adds	r3, r0, #1
 80085f2:	d102      	bne.n	80085fa <_isatty_r+0x1a>
 80085f4:	682b      	ldr	r3, [r5, #0]
 80085f6:	b103      	cbz	r3, 80085fa <_isatty_r+0x1a>
 80085f8:	6023      	str	r3, [r4, #0]
 80085fa:	bd38      	pop	{r3, r4, r5, pc}
 80085fc:	2000053c 	.word	0x2000053c

08008600 <_init>:
 8008600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008602:	bf00      	nop
 8008604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008606:	bc08      	pop	{r3}
 8008608:	469e      	mov	lr, r3
 800860a:	4770      	bx	lr

0800860c <_fini>:
 800860c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800860e:	bf00      	nop
 8008610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008612:	bc08      	pop	{r3}
 8008614:	469e      	mov	lr, r3
 8008616:	4770      	bx	lr
