// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Sat Apr 25 13:28:52 2020
// Host        : DESKTOP-L3OMJC1 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_CORTEXM1_AXI_0_0_sim_netlist.v
// Design      : design_1_CORTEXM1_AXI_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7s50csga324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_CORTEXM1_AXI_0_0,CortexM1DbgAXI,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "CortexM1DbgAXI,Vivado 2018.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (SYSRESETREQ,
    LOCKUP,
    HWDATA,
    HCLK,
    SYSRESETn,
    IRQ,
    NMI,
    CFGITCMEN,
    HRDATA,
    AWADDR,
    AWLEN,
    AWSIZE,
    AWBURST,
    AWLOCK,
    AWCACHE,
    AWPROT,
    AWUSER,
    AWVALID,
    AWREADY,
    WSTRB,
    WLAST,
    WVALID,
    WREADY,
    BRESP,
    BVALID,
    BREADY,
    ARADDR,
    ARLEN,
    ARSIZE,
    ARBURST,
    ARLOCK,
    ARCACHE,
    ARPROT,
    ARUSER,
    ARVALID,
    ARREADY,
    RRESP,
    RLAST,
    RVALID,
    RREADY);
  output SYSRESETREQ;
  output LOCKUP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 WDATA" *) output [31:0]HWDATA;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 HCLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME HCLK, ASSOCIATED_BUSIF CM1_AXI3, ASSOCIATED_RESET SYSRESETn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1" *) input HCLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 SYSRESETn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SYSRESETn, POLARITY ACTIVE_LOW" *) input SYSRESETn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 IRQ INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME IRQ, PortWidth 1" *) input [0:0]IRQ;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 NMI INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME NMI, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) input NMI;
  input [1:0]CFGITCMEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 RDATA" *) input [31:0]HRDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWADDR" *) output [31:0]AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWLEN" *) output [3:0]AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWSIZE" *) output [2:0]AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWBURST" *) output [1:0]AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWLOCK" *) output [1:0]AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWCACHE" *) output [3:0]AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWPROT" *) output [2:0]AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWUSER" *) output [0:0]AWUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWVALID" *) output AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWREADY" *) input AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 WSTRB" *) output [3:0]WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 WLAST" *) output WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 WVALID" *) output WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 WREADY" *) input WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 BRESP" *) input [1:0]BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 BVALID" *) input BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 BREADY" *) output BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARADDR" *) output [31:0]ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARLEN" *) output [3:0]ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARSIZE" *) output [2:0]ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARBURST" *) output [1:0]ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARLOCK" *) output [1:0]ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARCACHE" *) output [3:0]ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARPROT" *) output [2:0]ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARUSER" *) output [0:0]ARUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARVALID" *) output ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARREADY" *) input ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 RRESP" *) input [1:0]RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 RLAST" *) input RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 RVALID" *) input RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CM1_AXI3 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CM1_AXI3, PROTOCOL AXI3, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output RREADY;

  wire [31:0]ARADDR;
  wire [1:0]ARBURST;
  wire [3:0]ARCACHE;
  wire [3:0]ARLEN;
  wire [1:0]ARLOCK;
  wire [2:0]ARPROT;
  wire ARREADY;
  wire [2:0]ARSIZE;
  wire [0:0]ARUSER;
  wire ARVALID;
  wire [31:0]AWADDR;
  wire [1:0]AWBURST;
  wire [3:0]AWCACHE;
  wire [3:0]AWLEN;
  wire [1:0]AWLOCK;
  wire [2:0]AWPROT;
  wire AWREADY;
  wire [2:0]AWSIZE;
  wire [0:0]AWUSER;
  wire AWVALID;
  wire BREADY;
  wire [1:0]BRESP;
  wire BVALID;
  wire [1:0]CFGITCMEN;
  wire HCLK;
  wire [31:0]HRDATA;
  wire [31:0]HWDATA;
  wire [0:0]IRQ;
  wire LOCKUP;
  wire NMI;
  wire RLAST;
  wire RREADY;
  wire [1:0]RRESP;
  wire RVALID;
  wire SYSRESETREQ;
  wire SYSRESETn;
  wire WLAST;
  wire WREADY;
  wire [3:0]WSTRB;
  wire WVALID;
  wire NLW_inst_DBGRESTARTED_UNCONNECTED;
  wire NLW_inst_HALTED_UNCONNECTED;
  wire NLW_inst_JTAGNSW_UNCONNECTED;
  wire NLW_inst_JTAGTOP_UNCONNECTED;
  wire NLW_inst_SWDO_UNCONNECTED;
  wire NLW_inst_SWDOEN_UNCONNECTED;
  wire NLW_inst_TDO_UNCONNECTED;
  wire NLW_inst_nTDOEN_UNCONNECTED;

  (* AUSER_MAX = "0" *) 
  (* AUSER_WIDTH = "1" *) 
  (* BE8 = "1'b0" *) 
  (* DEBUG_SEL = "3" *) 
  (* DTCM_ADDR_WIDTH = "13" *) 
  (* DTCM_INIT_FILE = "" *) 
  (* DTCM_INIT_RAM = "1'b0" *) 
  (* DTCM_SIZE = "4'b0110" *) 
  (* ITCM_ADDR_WIDTH = "13" *) 
  (* ITCM_INIT_FILE = "" *) 
  (* ITCM_INIT_RAM = "1'b0" *) 
  (* ITCM_SIZE = "4'b0110" *) 
  (* JTAG = "0" *) 
  (* NUM_IRQ = "1" *) 
  (* OS = "1'b1" *) 
  (* SMALL_DEBUG = "1'b0" *) 
  (* SMALL_MUL = "1'b0" *) 
  (* STRB_MAX = "3" *) 
  (* STRB_WIDTH = "4" *) 
  (* SW = "0" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CortexM1DbgAXI inst
       (.ARADDR(ARADDR),
        .ARBURST(ARBURST),
        .ARCACHE(ARCACHE),
        .ARLEN(ARLEN),
        .ARLOCK(ARLOCK),
        .ARPROT(ARPROT),
        .ARREADY(ARREADY),
        .ARSIZE(ARSIZE),
        .ARUSER(ARUSER),
        .ARVALID(ARVALID),
        .AWADDR(AWADDR),
        .AWBURST(AWBURST),
        .AWCACHE(AWCACHE),
        .AWLEN(AWLEN),
        .AWLOCK(AWLOCK),
        .AWPROT(AWPROT),
        .AWREADY(AWREADY),
        .AWSIZE(AWSIZE),
        .AWUSER(AWUSER),
        .AWVALID(AWVALID),
        .BREADY(BREADY),
        .BRESP(BRESP),
        .BVALID(BVALID),
        .CFGITCMEN(CFGITCMEN),
        .DBGRESETn(1'b1),
        .DBGRESTART(1'b0),
        .DBGRESTARTED(NLW_inst_DBGRESTARTED_UNCONNECTED),
        .EDBGRQ(1'b0),
        .HALTED(NLW_inst_HALTED_UNCONNECTED),
        .HCLK(HCLK),
        .HRDATA(HRDATA),
        .HWDATA(HWDATA),
        .IRQ(IRQ),
        .JTAGNSW(NLW_inst_JTAGNSW_UNCONNECTED),
        .JTAGTOP(NLW_inst_JTAGTOP_UNCONNECTED),
        .LOCKUP(LOCKUP),
        .NMI(NMI),
        .RLAST(RLAST),
        .RREADY(RREADY),
        .RRESP(RRESP),
        .RVALID(RVALID),
        .SWCLKTCK(1'b0),
        .SWDITMS(1'b0),
        .SWDO(NLW_inst_SWDO_UNCONNECTED),
        .SWDOEN(NLW_inst_SWDOEN_UNCONNECTED),
        .SYSRESETREQ(SYSRESETREQ),
        .SYSRESETn(SYSRESETn),
        .TDI(1'b0),
        .TDO(NLW_inst_TDO_UNCONNECTED),
        .WLAST(WLAST),
        .WREADY(WREADY),
        .WSTRB(WSTRB),
        .WVALID(WVALID),
        .nTDOEN(NLW_inst_nTDOEN_UNCONNECTED),
        .nTRST(1'b1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_A11AhbLiteMToAxi
   (HReadyReg_reg_0,
    RREADY,
    ARBURST,
    \ADDR_reg[31]_0 ,
    WLAST,
    iRREADY_reg_0,
    AWVALID,
    ARVALID,
    ARADDR,
    ARSIZE,
    ARPROT,
    WSTRB,
    HCLK,
    SYSRESETn_0,
    NewAddr,
    AWriteNxt,
    SYSRESETn,
    WREADY,
    RVALID,
    RLAST,
    BVALID,
    AWREADY,
    ARREADY,
    RRESP,
    BRESP,
    HTRANS,
    ReadXfer0,
    D,
    HSIZE,
    asel_dside_reg,
    E,
    dap_ext_asel_reg,
    SYSRESETn_1);
  output HReadyReg_reg_0;
  output RREADY;
  output [0:0]ARBURST;
  output \ADDR_reg[31]_0 ;
  output WLAST;
  output iRREADY_reg_0;
  output AWVALID;
  output ARVALID;
  output [31:0]ARADDR;
  output [1:0]ARSIZE;
  output [1:0]ARPROT;
  output [3:0]WSTRB;
  input HCLK;
  input SYSRESETn_0;
  input NewAddr;
  input AWriteNxt;
  input SYSRESETn;
  input WREADY;
  input RVALID;
  input RLAST;
  input BVALID;
  input AWREADY;
  input ARREADY;
  input [0:0]RRESP;
  input [0:0]BRESP;
  input [0:0]HTRANS;
  input ReadXfer0;
  input [31:0]D;
  input [1:0]HSIZE;
  input [1:0]asel_dside_reg;
  input [0:0]E;
  input [3:0]dap_ext_asel_reg;
  input SYSRESETn_1;

  wire \ADDR_reg[31]_0 ;
  wire [31:0]ARADDR;
  wire [0:0]ARBURST;
  wire [1:0]ARPROT;
  wire ARREADY;
  wire [1:0]ARSIZE;
  wire ARVALID;
  wire AVALID;
  wire AVALID_i_1_n_0;
  wire AValidNxt;
  wire AWREADY;
  wire AWRITE;
  wire AWVALID;
  wire AWriteNxt;
  wire AhbDataValid;
  wire AhbDataValid_i_1_n_0;
  wire [0:0]BRESP;
  wire BRespWait;
  wire BRespWaitNxt;
  wire BVALID;
  wire [31:0]D;
  wire [0:0]E;
  wire HCLK;
  wire HReadyReg;
  wire HReadyReg_i_2_n_0;
  wire HReadyReg_i_3_n_0;
  wire HReadyReg_reg_0;
  wire [0:0]HRespReg;
  wire \HRespReg[0]_i_2_n_0 ;
  wire [1:0]HSIZE;
  wire [0:0]HTRANS;
  wire MissedAddr;
  wire MissedAddr_i_1_n_0;
  wire NewAddr;
  wire RLAST;
  wire RREADY;
  wire [0:0]RRESP;
  wire RVALID;
  wire ReadErrorMidBurst;
  wire ReadErrorMidBurstNxt;
  wire ReadTerminate;
  wire ReadTerminateNxt;
  wire ReadXfer;
  wire ReadXfer0;
  wire ReadXfer_i_1_n_0;
  wire SYSRESETn;
  wire SYSRESETn_0;
  wire SYSRESETn_1;
  wire WLAST;
  wire WREADY;
  wire [3:0]WSTRB;
  wire WValidNxt;
  wire [1:0]asel_dside_reg;
  wire [0:0]axi_hresp;
  wire [3:0]dap_ext_asel_reg;
  wire iRREADY_i_1_n_0;
  wire iRREADY_reg_0;

  FDCE \ABURST_reg[0] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(1'b1),
        .Q(ARBURST));
  FDCE \ADDR_reg[0] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[0]),
        .Q(ARADDR[0]));
  FDCE \ADDR_reg[10] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[10]),
        .Q(ARADDR[10]));
  FDCE \ADDR_reg[11] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[11]),
        .Q(ARADDR[11]));
  FDCE \ADDR_reg[12] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[12]),
        .Q(ARADDR[12]));
  FDCE \ADDR_reg[13] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[13]),
        .Q(ARADDR[13]));
  FDCE \ADDR_reg[14] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[14]),
        .Q(ARADDR[14]));
  FDCE \ADDR_reg[15] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[15]),
        .Q(ARADDR[15]));
  FDCE \ADDR_reg[16] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[16]),
        .Q(ARADDR[16]));
  FDCE \ADDR_reg[17] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[17]),
        .Q(ARADDR[17]));
  FDCE \ADDR_reg[18] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[18]),
        .Q(ARADDR[18]));
  FDCE \ADDR_reg[19] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[19]),
        .Q(ARADDR[19]));
  FDCE \ADDR_reg[1] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[1]),
        .Q(ARADDR[1]));
  FDCE \ADDR_reg[20] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[20]),
        .Q(ARADDR[20]));
  FDCE \ADDR_reg[21] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[21]),
        .Q(ARADDR[21]));
  FDCE \ADDR_reg[22] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[22]),
        .Q(ARADDR[22]));
  FDCE \ADDR_reg[23] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[23]),
        .Q(ARADDR[23]));
  FDCE \ADDR_reg[24] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[24]),
        .Q(ARADDR[24]));
  FDCE \ADDR_reg[25] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[25]),
        .Q(ARADDR[25]));
  FDCE \ADDR_reg[26] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[26]),
        .Q(ARADDR[26]));
  FDCE \ADDR_reg[27] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[27]),
        .Q(ARADDR[27]));
  FDCE \ADDR_reg[28] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[28]),
        .Q(ARADDR[28]));
  FDCE \ADDR_reg[29] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[29]),
        .Q(ARADDR[29]));
  FDCE \ADDR_reg[2] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[2]),
        .Q(ARADDR[2]));
  FDCE \ADDR_reg[30] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[30]),
        .Q(ARADDR[30]));
  FDCE \ADDR_reg[31] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[31]),
        .Q(ARADDR[31]));
  FDCE \ADDR_reg[3] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[3]),
        .Q(ARADDR[3]));
  FDCE \ADDR_reg[4] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[4]),
        .Q(ARADDR[4]));
  FDCE \ADDR_reg[5] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[5]),
        .Q(ARADDR[5]));
  FDCE \ADDR_reg[6] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[6]),
        .Q(ARADDR[6]));
  FDCE \ADDR_reg[7] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[7]),
        .Q(ARADDR[7]));
  FDCE \ADDR_reg[8] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[8]),
        .Q(ARADDR[8]));
  FDCE \ADDR_reg[9] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(D[9]),
        .Q(ARADDR[9]));
  FDCE \APROT_reg[0] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(asel_dside_reg[0]),
        .Q(ARPROT[0]));
  FDCE \APROT_reg[2] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(asel_dside_reg[1]),
        .Q(ARPROT[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ARVALID_INST_0
       (.I0(AVALID),
        .I1(AWRITE),
        .O(ARVALID));
  FDCE \ASIZE_reg[0] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(HSIZE[0]),
        .Q(ARSIZE[0]));
  FDCE \ASIZE_reg[1] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR_reg[31]_0 ),
        .D(HSIZE[1]),
        .Q(ARSIZE[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFF1DFF00)) 
    AVALID_i_1
       (.I0(ARREADY),
        .I1(AWRITE),
        .I2(AWREADY),
        .I3(AValidNxt),
        .I4(AVALID),
        .O(AVALID_i_1_n_0));
  LUT5 #(
    .INIT(32'hF4444444)) 
    AVALID_i_2
       (.I0(ReadTerminateNxt),
        .I1(NewAddr),
        .I2(RVALID),
        .I3(RLAST),
        .I4(MissedAddr),
        .O(AValidNxt));
  FDCE AVALID_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(AVALID_i_1_n_0),
        .Q(AVALID));
  FDCE AWRITE_reg
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(SYSRESETn_0),
        .D(AWriteNxt),
        .Q(AWRITE));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    AWVALID_INST_0
       (.I0(AWRITE),
        .I1(AVALID),
        .O(AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    AhbDataValid_i_1
       (.I0(HTRANS),
        .I1(HReadyReg_reg_0),
        .I2(AhbDataValid),
        .O(AhbDataValid_i_1_n_0));
  FDCE AhbDataValid_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(AhbDataValid_i_1_n_0),
        .Q(AhbDataValid));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    BRespWait_i_1
       (.I0(WLAST),
        .I1(BVALID),
        .I2(BRespWait),
        .O(BRespWaitNxt));
  FDCE BRespWait_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(BRespWaitNxt),
        .Q(BRespWait));
  LUT5 #(
    .INIT(32'h0B00FFFF)) 
    HReadyReg_i_1
       (.I0(HReadyReg_i_2_n_0),
        .I1(AVALID),
        .I2(HReadyReg_i_3_n_0),
        .I3(\HRespReg[0]_i_2_n_0 ),
        .I4(AhbDataValid),
        .O(HReadyReg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    HReadyReg_i_2
       (.I0(AWREADY),
        .I1(AWRITE),
        .I2(ARREADY),
        .O(HReadyReg_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    HReadyReg_i_3
       (.I0(BRespWait),
        .I1(BVALID),
        .I2(WLAST),
        .I3(ReadXfer),
        .I4(RVALID),
        .I5(ReadTerminate),
        .O(HReadyReg_i_3_n_0));
  FDPE HReadyReg_reg
       (.C(HCLK),
        .CE(1'b1),
        .D(HReadyReg_reg_0),
        .PRE(SYSRESETn_0),
        .Q(HReadyReg));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h11F1)) 
    \HRespReg[0]_i_1 
       (.I0(ReadTerminate),
        .I1(\HRespReg[0]_i_2_n_0 ),
        .I2(HRespReg),
        .I3(HReadyReg),
        .O(axi_hresp));
  LUT5 #(
    .INIT(32'h07777777)) 
    \HRespReg[0]_i_2 
       (.I0(BRESP),
        .I1(BVALID),
        .I2(RVALID),
        .I3(RREADY),
        .I4(RRESP),
        .O(\HRespReg[0]_i_2_n_0 ));
  FDCE \HRespReg_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(axi_hresp),
        .Q(HRespReg));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    MissedAddr_i_1
       (.I0(RVALID),
        .I1(RREADY),
        .I2(RLAST),
        .I3(ReadTerminateNxt),
        .I4(NewAddr),
        .I5(MissedAddr),
        .O(MissedAddr_i_1_n_0));
  FDCE MissedAddr_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(MissedAddr_i_1_n_0),
        .Q(MissedAddr));
  LUT5 #(
    .INIT(32'h00000080)) 
    ReadErrorMidBurst_i_1
       (.I0(RVALID),
        .I1(RREADY),
        .I2(RRESP),
        .I3(ReadTerminate),
        .I4(RLAST),
        .O(ReadErrorMidBurstNxt));
  FDCE ReadErrorMidBurst_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(ReadErrorMidBurstNxt),
        .Q(ReadErrorMidBurst));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    ReadTerminate_i_1
       (.I0(ReadErrorMidBurst),
        .I1(RLAST),
        .I2(RREADY),
        .I3(RVALID),
        .I4(ReadTerminate),
        .O(ReadTerminateNxt));
  FDCE ReadTerminate_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(ReadTerminateNxt),
        .Q(ReadTerminate));
  LUT5 #(
    .INIT(32'hFFBFAAAA)) 
    ReadXfer_i_1
       (.I0(ReadXfer0),
        .I1(RVALID),
        .I2(RREADY),
        .I3(ReadTerminate),
        .I4(ReadXfer),
        .O(ReadXfer_i_1_n_0));
  FDCE ReadXfer_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(ReadXfer_i_1_n_0),
        .Q(ReadXfer));
  LUT1 #(
    .INIT(2'h1)) 
    SYSRESETREQ_i_2
       (.I0(SYSRESETn),
        .O(\ADDR_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hE)) 
    iRREADY_i_1
       (.I0(HReadyReg_reg_0),
        .I1(iRREADY_reg_0),
        .O(iRREADY_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hBBB0)) 
    iRREADY_i_2
       (.I0(HReadyReg),
        .I1(HRespReg),
        .I2(\HRespReg[0]_i_2_n_0 ),
        .I3(ReadTerminate),
        .O(iRREADY_reg_0));
  FDCE iRREADY_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(iRREADY_i_1_n_0),
        .Q(RREADY));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    iWLAST_i_1
       (.I0(WREADY),
        .I1(WLAST),
        .I2(AWriteNxt),
        .O(WValidNxt));
  FDCE iWLAST_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(WValidNxt),
        .Q(WLAST));
  FDCE \iWSTRB_reg[0] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn_1),
        .D(dap_ext_asel_reg[0]),
        .Q(WSTRB[0]));
  FDCE \iWSTRB_reg[1] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn_1),
        .D(dap_ext_asel_reg[1]),
        .Q(WSTRB[1]));
  FDCE \iWSTRB_reg[2] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn_1),
        .D(dap_ext_asel_reg[2]),
        .Q(WSTRB[2]));
  FDCE \iWSTRB_reg[3] 
       (.C(HCLK),
        .CE(E),
        .CLR(\ADDR_reg[31]_0 ),
        .D(dap_ext_asel_reg[3]),
        .Q(WSTRB[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AhbSToAxi
   (HREADY,
    RREADY,
    ARBURST,
    \ADDR_reg[31] ,
    WLAST,
    iRREADY_reg,
    AWVALID,
    ARVALID,
    ARADDR,
    ARSIZE,
    ARPROT,
    WSTRB,
    HCLK,
    SYSRESETn_0,
    NewAddr,
    AWriteNxt,
    SYSRESETn,
    WREADY,
    RVALID,
    RLAST,
    BVALID,
    AWREADY,
    ARREADY,
    RRESP,
    BRESP,
    HTRANS,
    ReadXfer0,
    D,
    HSIZE,
    asel_dside_reg,
    E,
    dap_ext_asel_reg,
    SYSRESETn_1);
  output HREADY;
  output RREADY;
  output [0:0]ARBURST;
  output \ADDR_reg[31] ;
  output WLAST;
  output iRREADY_reg;
  output AWVALID;
  output ARVALID;
  output [31:0]ARADDR;
  output [1:0]ARSIZE;
  output [1:0]ARPROT;
  output [3:0]WSTRB;
  input HCLK;
  input SYSRESETn_0;
  input NewAddr;
  input AWriteNxt;
  input SYSRESETn;
  input WREADY;
  input RVALID;
  input RLAST;
  input BVALID;
  input AWREADY;
  input ARREADY;
  input [0:0]RRESP;
  input [0:0]BRESP;
  input [0:0]HTRANS;
  input ReadXfer0;
  input [31:0]D;
  input [1:0]HSIZE;
  input [1:0]asel_dside_reg;
  input [0:0]E;
  input [3:0]dap_ext_asel_reg;
  input SYSRESETn_1;

  wire \ADDR_reg[31] ;
  wire [31:0]ARADDR;
  wire [0:0]ARBURST;
  wire [1:0]ARPROT;
  wire ARREADY;
  wire [1:0]ARSIZE;
  wire ARVALID;
  wire AWREADY;
  wire AWVALID;
  wire AWriteNxt;
  wire [0:0]BRESP;
  wire BVALID;
  wire [31:0]D;
  wire [0:0]E;
  wire HCLK;
  wire HREADY;
  wire [1:0]HSIZE;
  wire [0:0]HTRANS;
  wire NewAddr;
  wire RLAST;
  wire RREADY;
  wire [0:0]RRESP;
  wire RVALID;
  wire ReadXfer0;
  wire SYSRESETn;
  wire SYSRESETn_0;
  wire SYSRESETn_1;
  wire WLAST;
  wire WREADY;
  wire [3:0]WSTRB;
  wire [1:0]asel_dside_reg;
  wire [3:0]dap_ext_asel_reg;
  wire iRREADY_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_A11AhbLiteMToAxi uA11AhbLiteMToAxi
       (.\ADDR_reg[31]_0 (\ADDR_reg[31] ),
        .ARADDR(ARADDR),
        .ARBURST(ARBURST),
        .ARPROT(ARPROT),
        .ARREADY(ARREADY),
        .ARSIZE(ARSIZE),
        .ARVALID(ARVALID),
        .AWREADY(AWREADY),
        .AWVALID(AWVALID),
        .AWriteNxt(AWriteNxt),
        .BRESP(BRESP),
        .BVALID(BVALID),
        .D(D),
        .E(E),
        .HCLK(HCLK),
        .HReadyReg_reg_0(HREADY),
        .HSIZE(HSIZE),
        .HTRANS(HTRANS),
        .NewAddr(NewAddr),
        .RLAST(RLAST),
        .RREADY(RREADY),
        .RRESP(RRESP),
        .RVALID(RVALID),
        .ReadXfer0(ReadXfer0),
        .SYSRESETn(SYSRESETn),
        .SYSRESETn_0(SYSRESETn_0),
        .SYSRESETn_1(SYSRESETn_1),
        .WLAST(WLAST),
        .WREADY(WREADY),
        .WSTRB(WSTRB),
        .asel_dside_reg(asel_dside_reg),
        .dap_ext_asel_reg(dap_ext_asel_reg),
        .iRREADY_reg_0(iRREADY_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CortexM1Dbg
   (\HWDATA_reg[0] ,
    r_amt4_ex2_reg,
    \pc_ex_reg[6] ,
    E,
    AWriteNxt,
    \iWSTRB_reg[3] ,
    D,
    HSIZE,
    NewAddr,
    ReadXfer0,
    \APROT_reg[2] ,
    LOCKUP,
    SYSRESETREQ,
    HTRANS,
    HWDATA,
    p_1_in2_in,
    ADDRARDADDR,
    ITCMBYTEWR,
    DTCMBYTEWR,
    HCLK,
    NMI,
    IRQ,
    SYSRESETn,
    WREADY,
    WLAST,
    HREADY,
    HReadyReg_reg,
    nxt_mult_out0_carry_i_7,
    CFGITCMEN,
    SYSRESETn_0,
    HRDATA,
    doutA,
    nxt_mult_out0_carry_i_8,
    \genblk3[1].ram_block_reg_3_1 );
  output \HWDATA_reg[0] ;
  output r_amt4_ex2_reg;
  output \pc_ex_reg[6] ;
  output [0:0]E;
  output AWriteNxt;
  output [3:0]\iWSTRB_reg[3] ;
  output [31:0]D;
  output [1:0]HSIZE;
  output NewAddr;
  output ReadXfer0;
  output [1:0]\APROT_reg[2] ;
  output LOCKUP;
  output SYSRESETREQ;
  output [0:0]HTRANS;
  output [31:0]HWDATA;
  output [31:0]p_1_in2_in;
  output [12:0]ADDRARDADDR;
  output [3:0]ITCMBYTEWR;
  output [3:0]DTCMBYTEWR;
  input HCLK;
  input NMI;
  input [0:0]IRQ;
  input SYSRESETn;
  input WREADY;
  input WLAST;
  input HREADY;
  input HReadyReg_reg;
  input nxt_mult_out0_carry_i_7;
  input [1:0]CFGITCMEN;
  input SYSRESETn_0;
  input [31:0]HRDATA;
  input [31:0]doutA;
  input nxt_mult_out0_carry_i_8;
  input [31:0]\genblk3[1].ram_block_reg_3_1 ;

  wire [12:0]ADDRARDADDR;
  wire [1:0]\APROT_reg[2] ;
  wire AWriteNxt;
  wire [1:0]CFGITCMEN;
  wire [31:0]D;
  wire [3:0]DTCMBYTEWR;
  wire [0:0]E;
  wire [31:0]HADDRcore;
  wire [19:2]HADDRsysppb;
  wire HCLK;
  wire [0:0]HPROTcore;
  wire [31:0]HRDATA;
  wire HREADY;
  wire HREADYdbgppb;
  wire HReadyReg_reg;
  wire [1:0]HSIZE;
  wire [1:0]HSIZEcore;
  wire [0:0]HTRANS;
  wire [1:1]HTRANScoreext;
  wire [31:0]HWDATA;
  wire \HWDATA_reg[0] ;
  wire [31:0]HWDATAcoreext;
  wire HWRITEcore;
  wire [0:0]IRQ;
  wire [3:0]ITCMBYTEWR;
  wire LOCKUP;
  wire NMI;
  wire NewAddr;
  wire ReadXfer0;
  wire SYSRESETREQ;
  wire SYSRESETn;
  wire SYSRESETn_0;
  wire WLAST;
  wire WREADY;
  wire ahb_rd_en;
  wire [31:0]biu_addr;
  wire biu_commit;
  wire biu_commit_reg;
  wire biu_drack;
  wire biu_dreq;
  wire biu_dsb;
  wire biu_irack;
  wire [31:0]biu_rdata;
  wire biu_rdy;
  wire biu_rfault;
  wire [1:1]biu_size;
  wire biu_wfault;
  wire biu_write;
  wire [1:0]cfgitcmen_sync2;
  wire \dbg_tcm/ahb_rd_data ;
  wire \dbg_tcm/ahb_rd_en ;
  wire \dbg_tcm/p_20_in ;
  wire [31:0]doutA;
  wire dreq_wr_ex;
  wire dsel_ppb;
  wire [1:1]en_itcm;
  wire [1:0]en_itcm_core;
  wire en_itcm_wr;
  wire fetch_internal;
  wire [31:0]\genblk3[1].ram_block_reg_3_1 ;
  wire [31:12]haddrcore_reg;
  wire hdf_actv;
  wire hi_pre_fetch_addr;
  wire hold_reg2_mask;
  wire hready_dap;
  wire [1:1]htrans_dap;
  wire [3:0]\iWSTRB_reg[3] ;
  wire i_ahb_wr_en_i_10_n_0;
  wire i_ahb_wr_en_i_11_n_0;
  wire i_ahb_wr_en_i_12_n_0;
  wire i_ahb_wr_en_i_13_n_0;
  wire i_ahb_wr_en_i_14_n_0;
  wire i_ahb_wr_en_i_4_n_0;
  wire i_ahb_wr_en_i_5_n_0;
  wire i_ahb_wr_en_i_7_n_0;
  wire i_ahb_wr_en_i_8_n_0;
  wire i_ahb_wr_en_i_9_n_0;
  wire [4:4]i_haddr_q;
  wire int_actv;
  wire [1:1]int_actv_lvl;
  wire [0:0]int_prev;
  wire [1:0]irq_lvl;
  wire irq_pri_lvl_wr_en;
  wire nmi_actv;
  wire [4:0]nvic_excpt_num;
  wire nvic_excpt_pend;
  wire [4:1]nvic_excpt_pend_num;
  wire nvic_excpt_ret_taken;
  wire nvic_excpt_svc_valid;
  wire nvic_excpt_taken;
  wire nvic_primask;
  wire nxt_ahb_rd_en;
  wire nxt_ahb_wr_en;
  wire [31:0]nxt_biu_rdata;
  wire [0:0]nxt_en_itcm_dbg;
  wire nxt_mult_out0_carry_i_7;
  wire nxt_mult_out0_carry_i_8;
  wire [5:2]nxt_o_hrdata;
  wire [3:0]nxt_pend_state;
  wire [15:0]p_1_in;
  wire [31:0]p_1_in2_in;
  wire \pc_ex_reg[6] ;
  wire pend_hdf;
  wire pend_nmi;
  wire [3:2]pend_sys;
  wire [1:1]psv_lvl_0;
  wire r_amt4_ex2_reg;
  wire [15:0]rdata_fe;
  wire reset_sync;
  wire rst_fptr_align_ex;
  wire [1:1]svc_lvl_0;
  wire [1:1]tck_lvl_0;
  wire u_ahb_n_1;
  wire u_ahb_n_151;
  wire u_ahb_n_30;
  wire u_ahb_n_31;
  wire u_ahb_n_32;
  wire u_ahb_n_33;
  wire u_ahb_n_35;
  wire u_ahb_n_36;
  wire u_ahb_n_45;
  wire u_ahb_n_46;
  wire u_ahb_n_48;
  wire u_ahb_n_49;
  wire u_ahb_n_50;
  wire u_ahb_n_84;
  wire u_core_n_2;
  wire u_core_n_23;
  wire u_core_n_25;
  wire u_core_n_26;
  wire u_core_n_27;
  wire u_core_n_28;
  wire u_core_n_29;
  wire u_core_n_30;
  wire u_core_n_37;
  wire u_core_n_38;
  wire u_core_n_44;
  wire u_core_n_46;
  wire u_core_n_47;
  wire u_core_n_48;
  wire u_core_n_6;
  wire \u_ctrl/adv_de_to_ex ;
  wire \u_ctrl/excpt_isb_de ;
  wire \u_ctrl/excpt_ret_de ;
  wire \u_ctrl/first32_ex ;
  wire \u_ctrl/instr_faulted ;
  wire \u_ctrl/last_phase_ex ;
  wire \u_ctrl/micro_code_de ;
  wire \u_ctrl/pf_fault_fe ;
  wire \u_ctrl/u_excpt/int_fault_ex ;
  wire \u_ctrl/u_excpt/mcode_req__3 ;
  wire \u_ctrl/u_excpt/nxt_instr_faulted ;
  wire u_dap_ahb_ap_n_2;
  wire u_dap_ahb_ap_n_3;
  wire \u_dp/non_tcm_xn_au ;
  wire \u_dp/u_alu_dec/biu_commit_au2__0 ;
  wire \u_dp/u_alu_dec/biu_commit_au35_in ;
  wire \u_dp/u_alu_dec/not_itcm_au0 ;
  wire \u_dp/u_mem_ctl/irack ;
  wire \u_dp/u_mem_ctl/nxt_dwack ;
  wire u_fault;
  wire \u_fetch/buf_wr_en ;
  wire \u_main/r_hdf_actv ;
  wire \u_main/r_nmi_actv ;
  wire \u_matrix_dbg/dap_start ;
  wire u_matrix_n_0;
  wire u_matrix_n_3;
  wire u_matrix_n_38;
  wire u_matrix_n_4;
  wire \u_matrix_sys/core_hold ;
  wire \u_matrix_sys/dap_ext_dsel ;
  wire u_nvic_n_12;
  wire u_nvic_n_14;
  wire u_nvic_n_23;
  wire u_nvic_n_24;
  wire u_nvic_n_58;
  wire u_nvic_n_61;
  wire u_nvic_n_62;
  wire u_nvic_n_64;
  wire u_nvic_n_65;
  wire u_nvic_n_68;
  wire u_nvic_n_69;
  wire u_nvic_n_72;

  LUT5 #(
    .INIT(32'h00053305)) 
    i_ahb_wr_en_i_10
       (.I0(HADDRcore[16]),
        .I1(haddrcore_reg[16]),
        .I2(HADDRcore[17]),
        .I3(\u_matrix_sys/core_hold ),
        .I4(haddrcore_reg[17]),
        .O(i_ahb_wr_en_i_10_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    i_ahb_wr_en_i_11
       (.I0(haddrcore_reg[27]),
        .I1(\u_matrix_sys/core_hold ),
        .I2(HADDRcore[27]),
        .I3(haddrcore_reg[26]),
        .I4(HADDRcore[26]),
        .I5(i_ahb_wr_en_i_13_n_0),
        .O(i_ahb_wr_en_i_11_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    i_ahb_wr_en_i_12
       (.I0(haddrcore_reg[21]),
        .I1(\u_matrix_sys/core_hold ),
        .I2(HADDRcore[21]),
        .I3(haddrcore_reg[20]),
        .I4(HADDRcore[20]),
        .I5(i_ahb_wr_en_i_14_n_0),
        .O(i_ahb_wr_en_i_12_n_0));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    i_ahb_wr_en_i_13
       (.I0(HADDRcore[29]),
        .I1(haddrcore_reg[29]),
        .I2(HADDRcore[28]),
        .I3(\u_matrix_sys/core_hold ),
        .I4(haddrcore_reg[28]),
        .O(i_ahb_wr_en_i_13_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    i_ahb_wr_en_i_14
       (.I0(HADDRcore[22]),
        .I1(haddrcore_reg[22]),
        .I2(HADDRcore[23]),
        .I3(\u_matrix_sys/core_hold ),
        .I4(haddrcore_reg[23]),
        .O(i_ahb_wr_en_i_14_n_0));
  LUT6 #(
    .INIT(64'h001D000000000000)) 
    i_ahb_wr_en_i_4
       (.I0(HADDRcore[18]),
        .I1(\u_matrix_sys/core_hold ),
        .I2(haddrcore_reg[18]),
        .I3(HADDRsysppb[19]),
        .I4(i_ahb_wr_en_i_7_n_0),
        .I5(i_ahb_wr_en_i_8_n_0),
        .O(i_ahb_wr_en_i_4_n_0));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    i_ahb_wr_en_i_5
       (.I0(haddrcore_reg[12]),
        .I1(\u_matrix_sys/core_hold ),
        .I2(HADDRcore[12]),
        .I3(haddrcore_reg[13]),
        .I4(HADDRcore[13]),
        .I5(i_ahb_wr_en_i_9_n_0),
        .O(i_ahb_wr_en_i_5_n_0));
  LUT6 #(
    .INIT(64'hB830880000000000)) 
    i_ahb_wr_en_i_7
       (.I0(haddrcore_reg[15]),
        .I1(\u_matrix_sys/core_hold ),
        .I2(HADDRcore[15]),
        .I3(haddrcore_reg[14]),
        .I4(HADDRcore[14]),
        .I5(i_ahb_wr_en_i_10_n_0),
        .O(i_ahb_wr_en_i_7_n_0));
  LUT6 #(
    .INIT(64'h8A800A0080800000)) 
    i_ahb_wr_en_i_8
       (.I0(i_ahb_wr_en_i_11_n_0),
        .I1(haddrcore_reg[31]),
        .I2(\u_matrix_sys/core_hold ),
        .I3(HADDRcore[31]),
        .I4(haddrcore_reg[30]),
        .I5(HADDRcore[30]),
        .O(i_ahb_wr_en_i_8_n_0));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    i_ahb_wr_en_i_9
       (.I0(i_ahb_wr_en_i_12_n_0),
        .I1(haddrcore_reg[25]),
        .I2(\u_matrix_sys/core_hold ),
        .I3(HADDRcore[25]),
        .I4(haddrcore_reg[24]),
        .I5(HADDRcore[24]),
        .O(i_ahb_wr_en_i_9_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_ahb u_ahb
       (.D({biu_addr[31:15],ADDRARDADDR,biu_addr[1:0]}),
        .E(u_ahb_n_45),
        .HCLK(HCLK),
        .HPROTcore(HPROTcore),
        .\HRDATA_reg[31] (nxt_biu_rdata),
        .HReadyReg_reg(HReadyReg_reg),
        .HTRANScoreext(HTRANScoreext),
        .HWDATA(HWDATA),
        .\HWDATA_reg[0]_0 (\HWDATA_reg[0] ),
        .HWRITEcore(HWRITEcore),
        .O({u_core_n_26,u_core_n_27,u_core_n_28}),
        .Q(cfgitcmen_sync2),
        .SYSRESETREQ(SYSRESETREQ),
        .SYSRESETREQ_reg(u_ahb_n_36),
        .SYSRESETn(SYSRESETn),
        .SYSRESETn_0(u_core_n_6),
        .SYSRESETn_1(u_matrix_n_0),
        .SYSRESETn_2(u_core_n_2),
        .adv_de_to_ex(\u_ctrl/adv_de_to_ex ),
        .\ahb_addr_state_10_reg[0]_0 (u_ahb_n_50),
        .ahb_rd_en(ahb_rd_en),
        .biu_commit(biu_commit),
        .biu_commit_au35_in(\u_dp/u_alu_dec/biu_commit_au35_in ),
        .biu_commit_reg(biu_commit_reg),
        .biu_drack(biu_drack),
        .biu_dreq(biu_dreq),
        .biu_dsb(biu_dsb),
        .biu_irack(biu_irack),
        .biu_rdy(biu_rdy),
        .biu_rfault(biu_rfault),
        .biu_wfault(biu_wfault),
        .biu_write(biu_write),
        .biu_write_reg(u_core_n_30),
        .biu_write_reg_0({biu_size,u_core_n_25}),
        .core_hold_reg(u_matrix_n_38),
        .dap_ext_dsel(\u_matrix_sys/dap_ext_dsel ),
        .doutA(doutA),
        .\dp_ipsr_7to2_reg[7] (u_core_n_46),
        .drack_reg(u_ahb_n_46),
        .dreq_wr_ex(dreq_wr_ex),
        .dsel_ppb(dsel_ppb),
        .en_itcm(en_itcm),
        .en_itcm_core(en_itcm_core),
        .\en_itcm_core_reg[0] (u_ahb_n_35),
        .\en_itcm_core_reg[1] (u_ahb_n_33),
        .\en_itcm_reg[0] (u_ahb_n_30),
        .\en_itcm_reg[1] (u_ahb_n_1),
        .en_itcm_wr(en_itcm_wr),
        .excpt_isb_de(\u_ctrl/excpt_isb_de ),
        .fetch_internal(fetch_internal),
        .first32_ex(\u_ctrl/first32_ex ),
        .\haddrcore_reg_reg[0] (u_ahb_n_84),
        .\haddrcore_reg_reg[31] (HADDRcore),
        .hi_pre_fetch_addr(hi_pre_fetch_addr),
        .\hold_reg1_reg[31] (u_ahb_n_48),
        .hold_reg2_mask(hold_reg2_mask),
        .\hsizecore_reg_reg[1] (HSIZEcore),
        .\htranscoreppb_reg_reg[1] (u_ahb_n_49),
        .i_dbg_wdata_sel_de_reg(u_ahb_n_151),
        .\i_haddr_q_reg[10] (u_nvic_n_14),
        .\i_haddr_q_reg[2] (u_nvic_n_61),
        .\i_haddr_q_reg[2]_0 (u_nvic_n_69),
        .\i_haddr_q_reg[5] (u_nvic_n_64),
        .\i_irq_lvl_reg[0] (u_ahb_n_32),
        .\i_irq_lvl_reg[1] (u_ahb_n_31),
        .\i_pend_state_reg[3] (nxt_pend_state[3]),
        .\i_pend_state_reg[3]_0 (pend_sys[3]),
        .\i_tck_lvl_reg[1] ({HWDATAcoreext[31:30],HWDATAcoreext[26:25],HWDATAcoreext[23:0]}),
        .\instr_de_reg[5] (u_core_n_23),
        .instr_faulted(\u_ctrl/instr_faulted ),
        .irack(\u_dp/u_mem_ctl/irack ),
        .irq_lvl(irq_lvl),
        .irq_pri_lvl_wr_en(irq_pri_lvl_wr_en),
        .last_phase_ex(\u_ctrl/last_phase_ex ),
        .non_tcm_xn_au(\u_dp/non_tcm_xn_au ),
        .nvic_excpt_taken(nvic_excpt_taken),
        .nxt_dwack(\u_dp/u_mem_ctl/nxt_dwack ),
        .nxt_en_itcm_dbg(nxt_en_itcm_dbg),
        .nxt_instr_faulted(\u_ctrl/u_excpt/nxt_instr_faulted ),
        .p_1_in2_in(p_1_in2_in),
        .pf_fault_fe(\u_ctrl/pf_fault_fe ),
        .rdata_fe(rdata_fe),
        .reset_sync(reset_sync),
        .rst_fptr_align_ex(rst_fptr_align_ex),
        .u_fault(u_fault),
        .\uhalf_instr_reg[0] (\u_fetch/buf_wr_en ),
        .\uhalf_instr_reg[15] (biu_rdata),
        .\uhalf_instr_reg[15]_0 (p_1_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_core u_core
       (.D({nxt_o_hrdata[5],nxt_o_hrdata[2]}),
        .DTCMBYTEWR(DTCMBYTEWR),
        .E(\u_fetch/buf_wr_en ),
        .HCLK(HCLK),
        .\HRDATA_reg[3] (u_core_n_48),
        .\HWDATA_reg[31] (HWDATAcoreext[31]),
        .ITCMBYTEWR(ITCMBYTEWR),
        .LOCKUP(LOCKUP),
        .NMI(NMI),
        .O({u_core_n_26,u_core_n_27,u_core_n_28,u_core_n_29}),
        .Q(tck_lvl_0),
        .SYSRESETn(SYSRESETn),
        .SYSRESETn_0(\HWDATA_reg[0] ),
        .SYSRESETn_1(u_matrix_n_0),
        .adv_de_to_ex(\u_ctrl/adv_de_to_ex ),
        .\biu_addr_31_29_reg_reg[31] ({biu_addr[31:15],ADDRARDADDR,biu_addr[1:0]}),
        .biu_commit(biu_commit),
        .biu_commit_au2__0(\u_dp/u_alu_dec/biu_commit_au2__0 ),
        .biu_commit_au35_in(\u_dp/u_alu_dec/biu_commit_au35_in ),
        .biu_commit_reg(biu_commit_reg),
        .biu_drack(biu_drack),
        .biu_dreq(biu_dreq),
        .biu_dsb(biu_dsb),
        .biu_irack(biu_irack),
        .\biu_rdata_reg[31] (biu_rdata),
        .\biu_rdata_reg[31]_0 (p_1_in),
        .biu_rdy(biu_rdy),
        .biu_rfault(biu_rfault),
        .biu_wfault(biu_wfault),
        .biu_write(biu_write),
        .\core_req_state_1x_reg[0] (u_core_n_30),
        .doutA(doutA),
        .dreq_wr_ex(dreq_wr_ex),
        .dreq_wr_ex_reg(u_ahb_n_46),
        .en_itcm_core(en_itcm_core),
        .\en_itcm_core_reg[0] (u_nvic_n_72),
        .\en_itcm_core_reg[1] (u_core_n_23),
        .excpt_isb_de(\u_ctrl/excpt_isb_de ),
        .excpt_ret_de(\u_ctrl/excpt_ret_de ),
        .fetch_internal(fetch_internal),
        .first32_ex(\u_ctrl/first32_ex ),
        .first32_ex_reg(u_ahb_n_45),
        .\genblk3[1].ram_block_reg_3_1 (\genblk3[1].ram_block_reg_3_1 ),
        .hdf_actv(hdf_actv),
        .hi_pre_fetch_addr(hi_pre_fetch_addr),
        .hold_reg2_mask(hold_reg2_mask),
        .\hsize_1_0_reg[1] ({biu_size,u_core_n_25}),
        .\i_haddr_q_reg[2] (u_nvic_n_12),
        .\i_haddr_q_reg[2]_0 (u_nvic_n_61),
        .\i_haddr_q_reg[2]_1 (u_nvic_n_65),
        .\i_haddr_q_reg[2]_2 (u_nvic_n_62),
        .\i_haddr_q_reg[4] (i_haddr_q),
        .\i_pend_state_reg[1] (u_core_n_44),
        .\i_pend_state_reg[2] (nxt_pend_state[2:0]),
        .\i_pend_state_reg[2]_0 ({pend_sys[2],pend_hdf,pend_nmi}),
        .\i_pend_state_reg[3] (u_core_n_46),
        .\i_pend_state_reg[5] (u_core_n_47),
        .\i_psv_lvl_reg[1] (psv_lvl_0),
        .\i_svc_lvl_reg[1] (u_nvic_n_24),
        .\imm_held_reg[0] (u_core_n_2),
        .instr_faulted(\u_ctrl/instr_faulted ),
        .int_actv(int_actv),
        .int_fault_ex(\u_ctrl/u_excpt/int_fault_ex ),
        .int_prev(int_prev),
        .irack(\u_dp/u_mem_ctl/irack ),
        .irq_lvl(irq_lvl[1]),
        .last_phase_ex(\u_ctrl/last_phase_ex ),
        .last_uncond_phase_ex_reg(u_ahb_n_151),
        .lockup_pend_reg(u_nvic_n_68),
        .mcode_req__3(\u_ctrl/u_excpt/mcode_req__3 ),
        .micro_code_de(\u_ctrl/micro_code_de ),
        .nmi_actv(nmi_actv),
        .non_tcm_xn_au(\u_dp/non_tcm_xn_au ),
        .not_itcm_au0(\u_dp/u_alu_dec/not_itcm_au0 ),
        .nvic_excpt_pend(nvic_excpt_pend),
        .nvic_excpt_ret_taken(nvic_excpt_ret_taken),
        .nvic_excpt_svc_valid(nvic_excpt_svc_valid),
        .nvic_excpt_taken(nvic_excpt_taken),
        .nvic_primask(nvic_primask),
        .nxt_dwack(\u_dp/u_mem_ctl/nxt_dwack ),
        .nxt_instr_faulted(\u_ctrl/u_excpt/nxt_instr_faulted ),
        .nxt_mult_out0_carry_i_7(nxt_mult_out0_carry_i_7),
        .nxt_mult_out0_carry_i_8(nxt_mult_out0_carry_i_8),
        .p_1_in2_in(p_1_in2_in),
        .\pc_ex_reg[6] (\pc_ex_reg[6] ),
        .\pend_lvl_num_reg[4] ({nvic_excpt_pend_num,u_nvic_n_23}),
        .pf_fault_fe(\u_ctrl/pf_fault_fe ),
        .r_amt4_ex2_reg(r_amt4_ex2_reg),
        .r_hdf_actv(\u_main/r_hdf_actv ),
        .\r_int_actv_lvl_reg[1] (int_actv_lvl),
        .\r_int_actv_lvl_reg[1]_0 (u_core_n_37),
        .\r_int_actv_lvl_reg[1]_1 (u_core_n_38),
        .r_int_actv_reg({nvic_excpt_num[4],nvic_excpt_num[1:0]}),
        .r_nmi_actv(\u_main/r_nmi_actv ),
        .rdata_fe(rdata_fe),
        .rst_fptr_align_ex(rst_fptr_align_ex),
        .rst_fptr_align_ex_reg(u_ahb_n_48),
        .svc_lvl_0(svc_lvl_0),
        .\tck_reload_reg[5] (u_nvic_n_58),
        .u_fault(u_fault),
        .use_dp_ipsr_reg(u_core_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DAPAHBAP u_dap_ahb_ap
       (.HCLK(HCLK),
        .SYSRESETn(u_matrix_n_0),
        .dap_start(\u_matrix_dbg/dap_start ),
        .\hprot_dap_reg_reg[1] (u_dap_ahb_ap_n_3),
        .\hprot_dap_reg_reg[1]_0 (u_matrix_n_3),
        .hready_dap(hready_dap),
        .\hsize_dap_reg_reg[1] (u_dap_ahb_ap_n_2),
        .\hsize_dap_reg_reg[1]_0 (u_matrix_n_4),
        .htrans_dap(htrans_dap));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_dbg_sys u_debug_sys
       (.HCLK(HCLK),
        .HREADYdbgppb(HREADYdbgppb),
        .SYSRESETn(u_matrix_n_0),
        .ahb_rd_en(\dbg_tcm/ahb_rd_en ),
        .nxt_ahb_rd_en(\dbg_tcm/p_20_in ),
        .p_0_in(\dbg_tcm/ahb_rd_data ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_dbg_mtx u_matrix
       (.\ADDR_reg[1] (D[1]),
        .\APROT_reg[0] (u_matrix_n_3),
        .\APROT_reg[2] (u_matrix_n_4),
        .\APROT_reg[2]_0 (\APROT_reg[2] ),
        .\ASIZE_reg[1] (HSIZE[1]),
        .AWRITE_reg(AWriteNxt),
        .D({D[31:2],D[0]}),
        .E(E),
        .\HADDR_reg[18] (i_ahb_wr_en_i_4_n_0),
        .\HADDR_reg[31] (HADDRcore),
        .HADDRsysppb({HADDRsysppb[19],HADDRsysppb[11:2]}),
        .HCLK(HCLK),
        .HPROTcore(HPROTcore),
        .HREADY(HREADY),
        .HREADYdbgppb(HREADYdbgppb),
        .HSIZE(HSIZE[0]),
        .\HSIZEM_reg[1] (u_dap_ahb_ap_n_3),
        .\HSIZEM_reg[1]_0 (u_dap_ahb_ap_n_2),
        .HTRANS(HTRANS),
        .HTRANScoreext(HTRANScoreext),
        .HWRITEcore(HWRITEcore),
        .NewAddr(NewAddr),
        .Q({haddrcore_reg[31:20],haddrcore_reg[18:12]}),
        .ReadXfer0(ReadXfer0),
        .SYSRESETn(SYSRESETn),
        .WLAST(WLAST),
        .WREADY(WREADY),
        .\ahb_addr_state_0x_reg[0] (u_matrix_n_38),
        .\ahb_addr_state_0x_reg[1] (u_ahb_n_84),
        .\ahb_addr_state_10_reg[1] (u_ahb_n_49),
        .ahb_rd_en(\dbg_tcm/ahb_rd_en ),
        .ahb_rd_en_1(ahb_rd_en),
        .\biu_addr_31_29_reg_reg[30] (u_ahb_n_50),
        .core_hold(\u_matrix_sys/core_hold ),
        .dap_ext_dsel(\u_matrix_sys/dap_ext_dsel ),
        .dap_start(\u_matrix_dbg/dap_start ),
        .\haddrcore_reg_reg[12] (i_ahb_wr_en_i_5_n_0),
        .hready_dap(hready_dap),
        .\hsize_1_0_reg[1] (HSIZEcore),
        .htrans_dap(htrans_dap),
        .\htranscoreppb_reg_reg[1] (u_matrix_n_0),
        .\iWSTRB_reg[3] (\iWSTRB_reg[3] ),
        .nxt_ahb_rd_en(\dbg_tcm/p_20_in ),
        .nxt_ahb_rd_en_0(nxt_ahb_rd_en),
        .nxt_ahb_wr_en(nxt_ahb_wr_en),
        .nxt_en_itcm_dbg(nxt_en_itcm_dbg),
        .p_0_in(\dbg_tcm/ahb_rd_data ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_nvic u_nvic
       (.CFGITCMEN(CFGITCMEN),
        .D({nxt_o_hrdata[5],nxt_o_hrdata[2]}),
        .HCLK(HCLK),
        .HRDATA(HRDATA),
        .\HRDATA_reg[1] (u_nvic_n_12),
        .\HRDATA_reg[23] (psv_lvl_0),
        .\HRDATA_reg[24] (u_nvic_n_14),
        .\HRDATA_reg[2] (u_nvic_n_65),
        .\HRDATA_reg[5] (u_nvic_n_58),
        .\HWDATA_reg[27] (nxt_pend_state),
        .\HWDATA_reg[31] ({HWDATAcoreext[31:30],HWDATAcoreext[26:25],HWDATAcoreext[23:0]}),
        .\HWDATA_reg[6] (u_ahb_n_32),
        .\HWDATA_reg[7] (u_ahb_n_31),
        .IRQ(IRQ),
        .NMI(NMI),
        .O({u_core_n_26,u_core_n_27,u_core_n_28,u_core_n_29}),
        .Q(i_haddr_q),
        .SYSRESETREQ(SYSRESETREQ),
        .SYSRESETREQ_reg(u_nvic_n_69),
        .SYSRESETREQ_reg_0(u_ahb_n_36),
        .SYSRESETn(u_core_n_6),
        .SYSRESETn_0(u_matrix_n_0),
        .SYSRESETn_1(\HWDATA_reg[0] ),
        .SYSRESETn_2(u_core_n_2),
        .SYSRESETn_3(r_amt4_ex2_reg),
        .SYSRESETn_4(SYSRESETn_0),
        .ahb_rd_en(ahb_rd_en),
        .biu_commit_au2__0(\u_dp/u_alu_dec/biu_commit_au2__0 ),
        .\biu_rdata_reg[31] (nxt_biu_rdata),
        .biu_wfault(biu_wfault),
        .\cfgitcmen_sync2_reg[0] (u_ahb_n_30),
        .\cfgitcmen_sync2_reg[1] (u_ahb_n_1),
        .\dp_ipsr_7to2_reg[4] (u_core_n_38),
        .\dp_ipsr_7to2_reg[4]_0 (u_core_n_37),
        .\dp_ipsr_7to2_reg[5] (u_core_n_48),
        .\dp_ipsr_7to2_reg[6] ({nvic_excpt_num[4],nvic_excpt_num[1:0]}),
        .\dp_ipsr_7to2_reg[7] (u_core_n_47),
        .\dp_ipsr_7to2_reg[7]_0 (u_core_n_46),
        .dsel_ppb(dsel_ppb),
        .en_itcm(en_itcm),
        .en_itcm_core(en_itcm_core),
        .\en_itcm_reg[0] (u_ahb_n_35),
        .\en_itcm_reg[1] (cfgitcmen_sync2),
        .\en_itcm_reg[1]_0 (u_ahb_n_33),
        .en_itcm_wr(en_itcm_wr),
        .excpt_ret_de(\u_ctrl/excpt_ret_de ),
        .\haddrcore_reg_reg[11] (HADDRsysppb[11:2]),
        .hdf_actv(hdf_actv),
        .i_nvic_excpt_svc_valid_reg(u_core_n_44),
        .\i_pend_state_reg[0] (int_prev),
        .\i_pend_state_reg[4] (u_nvic_n_61),
        .\i_pend_state_reg[4]_0 (u_nvic_n_62),
        .\i_svc_lvl_reg[0] (u_nvic_n_64),
        .\i_svc_lvl_reg[1] (svc_lvl_0),
        .\i_svc_lvl_reg[1]_0 (int_actv_lvl),
        .instr_faulted(\u_ctrl/instr_faulted ),
        .int_actv(int_actv),
        .int_fault_ex(\u_ctrl/u_excpt/int_fault_ex ),
        .irq_lvl(irq_lvl),
        .irq_pri_lvl_wr_en(irq_pri_lvl_wr_en),
        .itcm_sel_reg(u_nvic_n_72),
        .\latched_excpt_num_reg[4] ({nvic_excpt_pend_num,u_nvic_n_23}),
        .\latched_excpt_num_reg[4]_0 (u_nvic_n_68),
        .locked_up_reg(LOCKUP),
        .mcode_req__3(\u_ctrl/u_excpt/mcode_req__3 ),
        .micro_code_de(\u_ctrl/micro_code_de ),
        .nmi_actv(nmi_actv),
        .not_itcm_au0(\u_dp/u_alu_dec/not_itcm_au0 ),
        .nvic_excpt_pend(nvic_excpt_pend),
        .nvic_excpt_ret_taken(nvic_excpt_ret_taken),
        .nvic_excpt_svc_valid(nvic_excpt_svc_valid),
        .nvic_excpt_taken(nvic_excpt_taken),
        .nvic_primask(nvic_primask),
        .nxt_ahb_rd_en(nxt_ahb_rd_en),
        .nxt_ahb_wr_en(nxt_ahb_wr_en),
        .nxt_en_itcm_dbg(nxt_en_itcm_dbg),
        .pend_tree_reg({pend_sys,pend_hdf,pend_nmi}),
        .pend_tree_reg_0(u_nvic_n_24),
        .r_hdf_actv(\u_main/r_hdf_actv ),
        .\r_int_actv_lvl_reg[1] (tck_lvl_0),
        .r_nmi_actv(\u_main/r_nmi_actv ),
        .reset_sync(reset_sync));
endmodule

(* AUSER_MAX = "0" *) (* AUSER_WIDTH = "1" *) (* BE8 = "1'b0" *) 
(* DEBUG_SEL = "3" *) (* DTCM_ADDR_WIDTH = "13" *) (* DTCM_INIT_FILE = "" *) 
(* DTCM_INIT_RAM = "1'b0" *) (* DTCM_SIZE = "4'b0110" *) (* ITCM_ADDR_WIDTH = "13" *) 
(* ITCM_INIT_FILE = "" *) (* ITCM_INIT_RAM = "1'b0" *) (* ITCM_SIZE = "4'b0110" *) 
(* JTAG = "0" *) (* NUM_IRQ = "1" *) (* OS = "1'b1" *) 
(* SMALL_DEBUG = "1'b0" *) (* SMALL_MUL = "1'b0" *) (* STRB_MAX = "3" *) 
(* STRB_WIDTH = "4" *) (* SW = "0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CortexM1DbgAXI
   (DBGRESTARTED,
    JTAGNSW,
    JTAGTOP,
    TDO,
    nTDOEN,
    SWDO,
    SWDOEN,
    LOCKUP,
    HALTED,
    SYSRESETREQ,
    HWDATA,
    HCLK,
    SYSRESETn,
    IRQ,
    NMI,
    DBGRESETn,
    EDBGRQ,
    DBGRESTART,
    nTRST,
    SWCLKTCK,
    SWDITMS,
    TDI,
    HRDATA,
    CFGITCMEN,
    AWADDR,
    AWLEN,
    AWSIZE,
    AWBURST,
    AWLOCK,
    AWCACHE,
    AWPROT,
    AWUSER,
    AWVALID,
    AWREADY,
    WSTRB,
    WLAST,
    WVALID,
    WREADY,
    BRESP,
    BVALID,
    BREADY,
    ARADDR,
    ARLEN,
    ARSIZE,
    ARBURST,
    ARLOCK,
    ARCACHE,
    ARPROT,
    ARUSER,
    ARVALID,
    ARREADY,
    RRESP,
    RLAST,
    RVALID,
    RREADY);
  output DBGRESTARTED;
  output JTAGNSW;
  output JTAGTOP;
  output TDO;
  output nTDOEN;
  output SWDO;
  output SWDOEN;
  output LOCKUP;
  output HALTED;
  output SYSRESETREQ;
  output [31:0]HWDATA;
  input HCLK;
  input SYSRESETn;
  input [0:0]IRQ;
  input NMI;
  input DBGRESETn;
  input EDBGRQ;
  input DBGRESTART;
  input nTRST;
  input SWCLKTCK;
  input SWDITMS;
  input TDI;
  input [31:0]HRDATA;
  input [1:0]CFGITCMEN;
  output [31:0]AWADDR;
  output [3:0]AWLEN;
  output [2:0]AWSIZE;
  output [1:0]AWBURST;
  output [1:0]AWLOCK;
  output [3:0]AWCACHE;
  output [2:0]AWPROT;
  output [0:0]AWUSER;
  output AWVALID;
  input AWREADY;
  output [3:0]WSTRB;
  output WLAST;
  output WVALID;
  input WREADY;
  input [1:0]BRESP;
  input BVALID;
  output BREADY;
  output [31:0]ARADDR;
  output [3:0]ARLEN;
  output [2:0]ARSIZE;
  output [1:0]ARBURST;
  output [1:0]ARLOCK;
  output [3:0]ARCACHE;
  output [2:0]ARPROT;
  output [0:0]ARUSER;
  output ARVALID;
  input ARREADY;
  input [1:0]RRESP;
  input RLAST;
  input RVALID;
  output RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:2]AProtNxt;
  wire [31:0]ARADDR;
  wire [0:0]\^ARBURST ;
  wire [2:0]\^ARPROT ;
  wire ARREADY;
  wire [1:0]\^ARSIZE ;
  wire ARVALID;
  wire AWREADY;
  wire AWVALID;
  wire [1:0]BRESP;
  wire BVALID;
  wire [1:0]CFGITCMEN;
  wire [3:0]DTCMBYTEWR;
  wire [31:0]DTCMRDATA;
  wire [31:0]HADDR;
  wire HCLK;
  wire [1:1]HPROT;
  wire [31:0]HRDATA;
  wire HREADY;
  wire [1:0]HSIZE;
  wire [1:1]HTRANS;
  wire [31:0]HWDATA;
  wire [0:0]IRQ;
  wire [12:0]ITCMADDR;
  wire [3:0]ITCMBYTEWR;
  wire [31:0]ITCMRDATA;
  wire [31:0]ITCMWDATA;
  wire LOCKUP;
  wire NMI;
  wire RLAST;
  wire RREADY;
  wire [1:0]RRESP;
  wire RVALID;
  wire SYSRESETREQ;
  wire SYSRESETn;
  wire WLAST;
  wire WREADY;
  wire [3:0]WSTRB;
  wire nxt_mult_out0_carry_i_7_n_0;
  wire nxt_mult_out0_carry_i_8_n_0;
  wire \uA11AhbLiteMToAxi/AWriteNxt ;
  wire \uA11AhbLiteMToAxi/NewAddr ;
  wire \uA11AhbLiteMToAxi/ReadXfer0 ;
  wire [3:0]\uA11AhbLiteMToAxi/WStrbNxt ;
  wire u_AhbSToAxi_n_3;
  wire u_AhbSToAxi_n_5;
  wire u_cortexm1_n_0;
  wire u_cortexm1_n_1;
  wire u_cortexm1_n_2;
  wire u_cortexm1_n_3;

  assign ARBURST[1] = \<const0> ;
  assign ARBURST[0] = \^ARBURST [0];
  assign ARCACHE[3] = \<const0> ;
  assign ARCACHE[2] = \<const0> ;
  assign ARCACHE[1] = \<const0> ;
  assign ARCACHE[0] = \<const0> ;
  assign ARLEN[3] = \<const0> ;
  assign ARLEN[2] = \<const0> ;
  assign ARLEN[1] = \<const0> ;
  assign ARLEN[0] = \<const0> ;
  assign ARLOCK[1] = \<const0> ;
  assign ARLOCK[0] = \<const0> ;
  assign ARPROT[2] = \^ARPROT [2];
  assign ARPROT[1] = \<const0> ;
  assign ARPROT[0] = \^ARPROT [0];
  assign ARSIZE[2] = \<const0> ;
  assign ARSIZE[1:0] = \^ARSIZE [1:0];
  assign ARUSER[0] = \<const0> ;
  assign AWADDR[31:0] = ARADDR;
  assign AWBURST[1] = \<const0> ;
  assign AWBURST[0] = \^ARBURST [0];
  assign AWCACHE[3] = \<const0> ;
  assign AWCACHE[2] = \<const0> ;
  assign AWCACHE[1] = \<const0> ;
  assign AWCACHE[0] = \<const0> ;
  assign AWLEN[3] = \<const0> ;
  assign AWLEN[2] = \<const0> ;
  assign AWLEN[1] = \<const0> ;
  assign AWLEN[0] = \<const0> ;
  assign AWLOCK[1] = \<const0> ;
  assign AWLOCK[0] = \<const0> ;
  assign AWPROT[2] = \^ARPROT [2];
  assign AWPROT[1] = \<const0> ;
  assign AWPROT[0] = \^ARPROT [0];
  assign AWSIZE[2] = \<const0> ;
  assign AWSIZE[1:0] = \^ARSIZE [1:0];
  assign AWUSER[0] = \<const0> ;
  assign BREADY = \<const1> ;
  assign DBGRESTARTED = \<const1> ;
  assign HALTED = \<const0> ;
  assign JTAGNSW = \<const0> ;
  assign JTAGTOP = \<const0> ;
  assign SWDO = \<const0> ;
  assign SWDOEN = \<const0> ;
  assign TDO = \<const0> ;
  assign WVALID = WLAST;
  assign nTDOEN = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_X_TCMDBG \gb_DTCM.u_x_dtcm 
       (.ADDRARDADDR(ITCMADDR),
        .DTCMBYTEWR(DTCMBYTEWR),
        .HCLK(HCLK),
        .doutA(DTCMRDATA),
        .p_1_in2_in(ITCMWDATA));
  FDCE nxt_mult_out0_carry_i_7
       (.C(HCLK),
        .CE(1'b1),
        .CLR(u_cortexm1_n_1),
        .D(1'b1),
        .Q(nxt_mult_out0_carry_i_7_n_0));
  FDCE nxt_mult_out0_carry_i_8
       (.C(HCLK),
        .CE(1'b1),
        .CLR(u_cortexm1_n_1),
        .D(1'b1),
        .Q(nxt_mult_out0_carry_i_8_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AhbSToAxi u_AhbSToAxi
       (.\ADDR_reg[31] (u_AhbSToAxi_n_3),
        .ARADDR(ARADDR),
        .ARBURST(\^ARBURST ),
        .ARPROT({\^ARPROT [2],\^ARPROT [0]}),
        .ARREADY(ARREADY),
        .ARSIZE(\^ARSIZE ),
        .ARVALID(ARVALID),
        .AWREADY(AWREADY),
        .AWVALID(AWVALID),
        .AWriteNxt(\uA11AhbLiteMToAxi/AWriteNxt ),
        .BRESP(BRESP[1]),
        .BVALID(BVALID),
        .D(HADDR),
        .E(u_cortexm1_n_3),
        .HCLK(HCLK),
        .HREADY(HREADY),
        .HSIZE(HSIZE),
        .HTRANS(HTRANS),
        .NewAddr(\uA11AhbLiteMToAxi/NewAddr ),
        .RLAST(RLAST),
        .RREADY(RREADY),
        .RRESP(RRESP[1]),
        .RVALID(RVALID),
        .ReadXfer0(\uA11AhbLiteMToAxi/ReadXfer0 ),
        .SYSRESETn(SYSRESETn),
        .SYSRESETn_0(u_cortexm1_n_0),
        .SYSRESETn_1(u_cortexm1_n_2),
        .WLAST(WLAST),
        .WREADY(WREADY),
        .WSTRB(WSTRB),
        .asel_dside_reg({AProtNxt,HPROT}),
        .dap_ext_asel_reg(\uA11AhbLiteMToAxi/WStrbNxt ),
        .iRREADY_reg(u_AhbSToAxi_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CortexM1Dbg u_cortexm1
       (.ADDRARDADDR(ITCMADDR),
        .\APROT_reg[2] ({AProtNxt,HPROT}),
        .AWriteNxt(\uA11AhbLiteMToAxi/AWriteNxt ),
        .CFGITCMEN(CFGITCMEN),
        .D(HADDR),
        .DTCMBYTEWR(DTCMBYTEWR),
        .E(u_cortexm1_n_3),
        .HCLK(HCLK),
        .HRDATA(HRDATA),
        .HREADY(HREADY),
        .HReadyReg_reg(u_AhbSToAxi_n_5),
        .HSIZE(HSIZE),
        .HTRANS(HTRANS),
        .HWDATA(HWDATA),
        .\HWDATA_reg[0] (u_cortexm1_n_0),
        .IRQ(IRQ),
        .ITCMBYTEWR(ITCMBYTEWR),
        .LOCKUP(LOCKUP),
        .NMI(NMI),
        .NewAddr(\uA11AhbLiteMToAxi/NewAddr ),
        .ReadXfer0(\uA11AhbLiteMToAxi/ReadXfer0 ),
        .SYSRESETREQ(SYSRESETREQ),
        .SYSRESETn(SYSRESETn),
        .SYSRESETn_0(u_AhbSToAxi_n_3),
        .WLAST(WLAST),
        .WREADY(WREADY),
        .doutA(ITCMRDATA),
        .\genblk3[1].ram_block_reg_3_1 (DTCMRDATA),
        .\iWSTRB_reg[3] (\uA11AhbLiteMToAxi/WStrbNxt ),
        .nxt_mult_out0_carry_i_7(nxt_mult_out0_carry_i_7_n_0),
        .nxt_mult_out0_carry_i_8(nxt_mult_out0_carry_i_8_n_0),
        .p_1_in2_in(ITCMWDATA),
        .\pc_ex_reg[6] (u_cortexm1_n_2),
        .r_amt4_ex2_reg(u_cortexm1_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_X_TCMDBG_0 u_x_itcm
       (.ADDRARDADDR(ITCMADDR),
        .HCLK(HCLK),
        .ITCMBYTEWR(ITCMBYTEWR),
        .doutA(ITCMRDATA),
        .p_1_in2_in(ITCMWDATA));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DAPAHBAP
   (dap_start,
    htrans_dap,
    \hsize_dap_reg_reg[1] ,
    \hprot_dap_reg_reg[1] ,
    hready_dap,
    \hsize_dap_reg_reg[1]_0 ,
    \hprot_dap_reg_reg[1]_0 ,
    HCLK,
    SYSRESETn);
  output dap_start;
  output [0:0]htrans_dap;
  output \hsize_dap_reg_reg[1] ;
  output \hprot_dap_reg_reg[1] ;
  input hready_dap;
  input \hsize_dap_reg_reg[1]_0 ;
  input \hprot_dap_reg_reg[1]_0 ;
  input HCLK;
  input SYSRESETn;

  wire HCLK;
  wire SYSRESETn;
  wire dap_start;
  wire \hprot_dap_reg_reg[1] ;
  wire \hprot_dap_reg_reg[1]_0 ;
  wire hready_dap;
  wire \hsize_dap_reg_reg[1] ;
  wire \hsize_dap_reg_reg[1]_0 ;
  wire [0:0]htrans_dap;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DAPAhbApMst uDAPAhbApMst
       (.HCLK(HCLK),
        .SYSRESETn(SYSRESETn),
        .dap_start(dap_start),
        .\hprot_dap_reg_reg[1] (htrans_dap),
        .\hprot_dap_reg_reg[1]_0 (\hprot_dap_reg_reg[1] ),
        .\hprot_dap_reg_reg[1]_1 (\hprot_dap_reg_reg[1]_0 ),
        .hready_dap(hready_dap),
        .\hsize_dap_reg_reg[1] (\hsize_dap_reg_reg[1] ),
        .\hsize_dap_reg_reg[1]_0 (\hsize_dap_reg_reg[1]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DAPAhbApMst
   (dap_start,
    \hprot_dap_reg_reg[1] ,
    \hsize_dap_reg_reg[1] ,
    \hprot_dap_reg_reg[1]_0 ,
    hready_dap,
    \hsize_dap_reg_reg[1]_0 ,
    \hprot_dap_reg_reg[1]_1 ,
    HCLK,
    SYSRESETn);
  output dap_start;
  output \hprot_dap_reg_reg[1] ;
  output \hsize_dap_reg_reg[1] ;
  output \hprot_dap_reg_reg[1]_0 ;
  input hready_dap;
  input \hsize_dap_reg_reg[1]_0 ;
  input \hprot_dap_reg_reg[1]_1 ;
  input HCLK;
  input SYSRESETn;

  (* RTL_KEEP = "yes" *) wire [2:0]CurState;
  wire \FSM_sequential_CurState[1]_i_1_n_0 ;
  wire \FSM_sequential_CurState[2]_i_1_n_0 ;
  wire HCLK;
  wire \HSIZEM[1]_i_1_n_0 ;
  wire [1:1]\^NextHTrans ;
  wire [0:0]NextState__0;
  wire SYSRESETn;
  wire dap_start;
  wire \hprot_dap_reg_reg[1] ;
  wire \hprot_dap_reg_reg[1]_0 ;
  wire \hprot_dap_reg_reg[1]_1 ;
  wire hready_dap;
  wire \hsize_dap_reg_reg[1] ;
  wire \hsize_dap_reg_reg[1]_0 ;
  wire p_0_in;

  LUT4 #(
    .INIT(16'hBEEE)) 
    \FSM_sequential_CurState[0]_i_1 
       (.I0(CurState[2]),
        .I1(CurState[0]),
        .I2(CurState[1]),
        .I3(hready_dap),
        .O(NextState__0));
  LUT4 #(
    .INIT(16'h0070)) 
    \FSM_sequential_CurState[1]_i_1 
       (.I0(hready_dap),
        .I1(CurState[0]),
        .I2(CurState[1]),
        .I3(CurState[2]),
        .O(\FSM_sequential_CurState[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \FSM_sequential_CurState[2]_i_1 
       (.I0(CurState[0]),
        .I1(hready_dap),
        .I2(CurState[1]),
        .I3(CurState[2]),
        .O(\FSM_sequential_CurState[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:000,iSTATE0:010,iSTATE1:011,iSTATE2:001,iSTATE3:100" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_CurState_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(NextState__0),
        .Q(CurState[0]));
  (* FSM_ENCODED_STATES = "iSTATE:000,iSTATE0:010,iSTATE1:011,iSTATE2:001,iSTATE3:100" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_CurState_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\FSM_sequential_CurState[1]_i_1_n_0 ),
        .Q(CurState[1]));
  (* FSM_ENCODED_STATES = "iSTATE:000,iSTATE0:010,iSTATE1:011,iSTATE2:001,iSTATE3:100" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_CurState_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\FSM_sequential_CurState[2]_i_1_n_0 ),
        .Q(CurState[2]));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    \HSIZEM[1]_i_1 
       (.I0(CurState[0]),
        .I1(hready_dap),
        .I2(CurState[1]),
        .I3(CurState[2]),
        .I4(p_0_in),
        .O(\HSIZEM[1]_i_1_n_0 ));
  FDCE \HSIZEM_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\HSIZEM[1]_i_1_n_0 ),
        .Q(p_0_in));
  FDCE \HTRANSM_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\^NextHTrans ),
        .Q(\hprot_dap_reg_reg[1] ));
  LUT4 #(
    .INIT(16'h0010)) 
    NextHTrans
       (.I0(CurState[0]),
        .I1(hready_dap),
        .I2(CurState[1]),
        .I3(CurState[2]),
        .O(\^NextHTrans ));
  LUT2 #(
    .INIT(4'h8)) 
    dap_hold_i_2
       (.I0(\hprot_dap_reg_reg[1] ),
        .I1(hready_dap),
        .O(dap_start));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \hprot_dap_reg[1]_i_1 
       (.I0(p_0_in),
        .I1(\hprot_dap_reg_reg[1] ),
        .I2(hready_dap),
        .I3(\hprot_dap_reg_reg[1]_1 ),
        .O(\hprot_dap_reg_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \hsize_dap_reg[1]_i_1 
       (.I0(p_0_in),
        .I1(\hprot_dap_reg_reg[1] ),
        .I2(hready_dap),
        .I3(\hsize_dap_reg_reg[1]_0 ),
        .O(\hsize_dap_reg_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_X_TCMDBG
   (doutA,
    HCLK,
    ADDRARDADDR,
    p_1_in2_in,
    DTCMBYTEWR);
  output [31:0]doutA;
  input HCLK;
  input [12:0]ADDRARDADDR;
  input [31:0]p_1_in2_in;
  input [3:0]DTCMBYTEWR;

  wire [12:0]ADDRARDADDR;
  wire [3:0]DTCMBYTEWR;
  wire HCLK;
  wire [31:0]doutA;
  wire \genblk3[1].ram_block_reg_0_0_n_64 ;
  wire \genblk3[1].ram_block_reg_0_0_n_65 ;
  wire \genblk3[1].ram_block_reg_0_0_n_66 ;
  wire \genblk3[1].ram_block_reg_0_0_n_67 ;
  wire \genblk3[1].ram_block_reg_0_1_n_64 ;
  wire \genblk3[1].ram_block_reg_0_1_n_65 ;
  wire \genblk3[1].ram_block_reg_0_1_n_66 ;
  wire \genblk3[1].ram_block_reg_0_1_n_67 ;
  wire \genblk3[1].ram_block_reg_1_0_n_64 ;
  wire \genblk3[1].ram_block_reg_1_0_n_65 ;
  wire \genblk3[1].ram_block_reg_1_0_n_66 ;
  wire \genblk3[1].ram_block_reg_1_0_n_67 ;
  wire \genblk3[1].ram_block_reg_1_1_n_64 ;
  wire \genblk3[1].ram_block_reg_1_1_n_65 ;
  wire \genblk3[1].ram_block_reg_1_1_n_66 ;
  wire \genblk3[1].ram_block_reg_1_1_n_67 ;
  wire \genblk3[1].ram_block_reg_2_0_n_64 ;
  wire \genblk3[1].ram_block_reg_2_0_n_65 ;
  wire \genblk3[1].ram_block_reg_2_0_n_66 ;
  wire \genblk3[1].ram_block_reg_2_0_n_67 ;
  wire \genblk3[1].ram_block_reg_2_1_n_64 ;
  wire \genblk3[1].ram_block_reg_2_1_n_65 ;
  wire \genblk3[1].ram_block_reg_2_1_n_66 ;
  wire \genblk3[1].ram_block_reg_2_1_n_67 ;
  wire \genblk3[1].ram_block_reg_3_0_n_64 ;
  wire \genblk3[1].ram_block_reg_3_0_n_65 ;
  wire \genblk3[1].ram_block_reg_3_0_n_66 ;
  wire \genblk3[1].ram_block_reg_3_0_n_67 ;
  wire \genblk3[1].ram_block_reg_3_1_n_64 ;
  wire \genblk3[1].ram_block_reg_3_1_n_65 ;
  wire \genblk3[1].ram_block_reg_3_1_n_66 ;
  wire \genblk3[1].ram_block_reg_3_1_n_67 ;
  wire [31:0]p_1_in2_in;
  wire \NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_0_0_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_0_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_0_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_0_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_0_1_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_0_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_0_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_0_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_1_0_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_1_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_1_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_1_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_1_1_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_1_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_1_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_1_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_2_0_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_2_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_2_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_2_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_2_1_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_2_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_2_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_2_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_3_0_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_3_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_3_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_3_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_3_1_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_3_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_3_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_3_1_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_0_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_0_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_0_0_DOADO_UNCONNECTED [31:4],doutA[3:0]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_0_0_DOBDO_UNCONNECTED [31:4],\genblk3[1].ram_block_reg_0_0_n_64 ,\genblk3[1].ram_block_reg_0_0_n_65 ,\genblk3[1].ram_block_reg_0_0_n_66 ,\genblk3[1].ram_block_reg_0_0_n_67 }),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_0_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_0_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_0_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_0_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_0_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_0_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_0_0_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[0],DTCMBYTEWR[0],DTCMBYTEWR[0],DTCMBYTEWR[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_0_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_0_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[7:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_0_1_DOADO_UNCONNECTED [31:4],doutA[7:4]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_0_1_DOBDO_UNCONNECTED [31:4],\genblk3[1].ram_block_reg_0_1_n_64 ,\genblk3[1].ram_block_reg_0_1_n_65 ,\genblk3[1].ram_block_reg_0_1_n_66 ,\genblk3[1].ram_block_reg_0_1_n_67 }),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_0_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_0_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_0_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_0_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_0_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_0_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_0_1_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[0],DTCMBYTEWR[0],DTCMBYTEWR[0],DTCMBYTEWR[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_1_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_1_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[11:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_1_0_DOADO_UNCONNECTED [31:4],doutA[11:8]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_1_0_DOBDO_UNCONNECTED [31:4],\genblk3[1].ram_block_reg_1_0_n_64 ,\genblk3[1].ram_block_reg_1_0_n_65 ,\genblk3[1].ram_block_reg_1_0_n_66 ,\genblk3[1].ram_block_reg_1_0_n_67 }),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_1_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_1_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_1_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_1_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_1_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_1_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_1_0_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[1],DTCMBYTEWR[1],DTCMBYTEWR[1],DTCMBYTEWR[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_1_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_1_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[15:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_1_1_DOADO_UNCONNECTED [31:4],doutA[15:12]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_1_1_DOBDO_UNCONNECTED [31:4],\genblk3[1].ram_block_reg_1_1_n_64 ,\genblk3[1].ram_block_reg_1_1_n_65 ,\genblk3[1].ram_block_reg_1_1_n_66 ,\genblk3[1].ram_block_reg_1_1_n_67 }),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_1_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_1_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_1_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_1_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_1_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_1_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_1_1_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[1],DTCMBYTEWR[1],DTCMBYTEWR[1],DTCMBYTEWR[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_2_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_2_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[19:16]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_2_0_DOADO_UNCONNECTED [31:4],doutA[19:16]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_2_0_DOBDO_UNCONNECTED [31:4],\genblk3[1].ram_block_reg_2_0_n_64 ,\genblk3[1].ram_block_reg_2_0_n_65 ,\genblk3[1].ram_block_reg_2_0_n_66 ,\genblk3[1].ram_block_reg_2_0_n_67 }),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_2_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_2_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_2_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_2_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_2_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_2_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_2_0_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[2],DTCMBYTEWR[2],DTCMBYTEWR[2],DTCMBYTEWR[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_2_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_2_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[23:20]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_2_1_DOADO_UNCONNECTED [31:4],doutA[23:20]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_2_1_DOBDO_UNCONNECTED [31:4],\genblk3[1].ram_block_reg_2_1_n_64 ,\genblk3[1].ram_block_reg_2_1_n_65 ,\genblk3[1].ram_block_reg_2_1_n_66 ,\genblk3[1].ram_block_reg_2_1_n_67 }),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_2_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_2_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_2_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_2_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_2_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_2_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_2_1_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[2],DTCMBYTEWR[2],DTCMBYTEWR[2],DTCMBYTEWR[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_3_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_3_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[27:24]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_3_0_DOADO_UNCONNECTED [31:4],doutA[27:24]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_3_0_DOBDO_UNCONNECTED [31:4],\genblk3[1].ram_block_reg_3_0_n_64 ,\genblk3[1].ram_block_reg_3_0_n_65 ,\genblk3[1].ram_block_reg_3_0_n_66 ,\genblk3[1].ram_block_reg_3_0_n_67 }),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_3_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_3_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_3_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_3_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_3_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_3_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_3_0_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[3],DTCMBYTEWR[3],DTCMBYTEWR[3],DTCMBYTEWR[3]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_3_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_3_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[31:28]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_3_1_DOADO_UNCONNECTED [31:4],doutA[31:28]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_3_1_DOBDO_UNCONNECTED [31:4],\genblk3[1].ram_block_reg_3_1_n_64 ,\genblk3[1].ram_block_reg_3_1_n_65 ,\genblk3[1].ram_block_reg_3_1_n_66 ,\genblk3[1].ram_block_reg_3_1_n_67 }),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_3_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_3_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_3_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_3_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_3_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_3_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_3_1_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[3],DTCMBYTEWR[3],DTCMBYTEWR[3],DTCMBYTEWR[3]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "X_TCMDBG" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_X_TCMDBG_0
   (doutA,
    HCLK,
    ADDRARDADDR,
    p_1_in2_in,
    ITCMBYTEWR);
  output [31:0]doutA;
  input HCLK;
  input [12:0]ADDRARDADDR;
  input [31:0]p_1_in2_in;
  input [3:0]ITCMBYTEWR;

  wire [12:0]ADDRARDADDR;
  wire HCLK;
  wire [3:0]ITCMBYTEWR;
  wire [31:0]doutA;
  wire \genblk3[1].ram_block_reg_0_0_n_64 ;
  wire \genblk3[1].ram_block_reg_0_0_n_65 ;
  wire \genblk3[1].ram_block_reg_0_0_n_66 ;
  wire \genblk3[1].ram_block_reg_0_0_n_67 ;
  wire \genblk3[1].ram_block_reg_0_1_n_64 ;
  wire \genblk3[1].ram_block_reg_0_1_n_65 ;
  wire \genblk3[1].ram_block_reg_0_1_n_66 ;
  wire \genblk3[1].ram_block_reg_0_1_n_67 ;
  wire \genblk3[1].ram_block_reg_1_0_n_64 ;
  wire \genblk3[1].ram_block_reg_1_0_n_65 ;
  wire \genblk3[1].ram_block_reg_1_0_n_66 ;
  wire \genblk3[1].ram_block_reg_1_0_n_67 ;
  wire \genblk3[1].ram_block_reg_1_1_n_64 ;
  wire \genblk3[1].ram_block_reg_1_1_n_65 ;
  wire \genblk3[1].ram_block_reg_1_1_n_66 ;
  wire \genblk3[1].ram_block_reg_1_1_n_67 ;
  wire \genblk3[1].ram_block_reg_2_0_n_64 ;
  wire \genblk3[1].ram_block_reg_2_0_n_65 ;
  wire \genblk3[1].ram_block_reg_2_0_n_66 ;
  wire \genblk3[1].ram_block_reg_2_0_n_67 ;
  wire \genblk3[1].ram_block_reg_2_1_n_64 ;
  wire \genblk3[1].ram_block_reg_2_1_n_65 ;
  wire \genblk3[1].ram_block_reg_2_1_n_66 ;
  wire \genblk3[1].ram_block_reg_2_1_n_67 ;
  wire \genblk3[1].ram_block_reg_3_0_n_64 ;
  wire \genblk3[1].ram_block_reg_3_0_n_65 ;
  wire \genblk3[1].ram_block_reg_3_0_n_66 ;
  wire \genblk3[1].ram_block_reg_3_0_n_67 ;
  wire \genblk3[1].ram_block_reg_3_1_n_64 ;
  wire \genblk3[1].ram_block_reg_3_1_n_65 ;
  wire \genblk3[1].ram_block_reg_3_1_n_66 ;
  wire \genblk3[1].ram_block_reg_3_1_n_67 ;
  wire [31:0]p_1_in2_in;
  wire \NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_0_0_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_0_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_0_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_0_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_0_1_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_0_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_0_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_0_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_1_0_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_1_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_1_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_1_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_1_1_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_1_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_1_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_1_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_2_0_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_2_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_2_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_2_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_2_1_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_2_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_2_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_2_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_3_0_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_3_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_3_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_3_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_3_1_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_3_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_3_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_3_1_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_0_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_0_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_0_0_DOADO_UNCONNECTED [31:4],doutA[3:0]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_0_0_DOBDO_UNCONNECTED [31:4],\genblk3[1].ram_block_reg_0_0_n_64 ,\genblk3[1].ram_block_reg_0_0_n_65 ,\genblk3[1].ram_block_reg_0_0_n_66 ,\genblk3[1].ram_block_reg_0_0_n_67 }),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_0_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_0_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_0_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_0_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_0_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_0_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_0_0_SBITERR_UNCONNECTED ),
        .WEA({ITCMBYTEWR[0],ITCMBYTEWR[0],ITCMBYTEWR[0],ITCMBYTEWR[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_0_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_0_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[7:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_0_1_DOADO_UNCONNECTED [31:4],doutA[7:4]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_0_1_DOBDO_UNCONNECTED [31:4],\genblk3[1].ram_block_reg_0_1_n_64 ,\genblk3[1].ram_block_reg_0_1_n_65 ,\genblk3[1].ram_block_reg_0_1_n_66 ,\genblk3[1].ram_block_reg_0_1_n_67 }),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_0_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_0_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_0_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_0_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_0_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_0_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_0_1_SBITERR_UNCONNECTED ),
        .WEA({ITCMBYTEWR[0],ITCMBYTEWR[0],ITCMBYTEWR[0],ITCMBYTEWR[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_1_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_1_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[11:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_1_0_DOADO_UNCONNECTED [31:4],doutA[11:8]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_1_0_DOBDO_UNCONNECTED [31:4],\genblk3[1].ram_block_reg_1_0_n_64 ,\genblk3[1].ram_block_reg_1_0_n_65 ,\genblk3[1].ram_block_reg_1_0_n_66 ,\genblk3[1].ram_block_reg_1_0_n_67 }),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_1_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_1_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_1_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_1_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_1_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_1_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_1_0_SBITERR_UNCONNECTED ),
        .WEA({ITCMBYTEWR[1],ITCMBYTEWR[1],ITCMBYTEWR[1],ITCMBYTEWR[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_1_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_1_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[15:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_1_1_DOADO_UNCONNECTED [31:4],doutA[15:12]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_1_1_DOBDO_UNCONNECTED [31:4],\genblk3[1].ram_block_reg_1_1_n_64 ,\genblk3[1].ram_block_reg_1_1_n_65 ,\genblk3[1].ram_block_reg_1_1_n_66 ,\genblk3[1].ram_block_reg_1_1_n_67 }),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_1_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_1_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_1_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_1_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_1_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_1_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_1_1_SBITERR_UNCONNECTED ),
        .WEA({ITCMBYTEWR[1],ITCMBYTEWR[1],ITCMBYTEWR[1],ITCMBYTEWR[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_2_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_2_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[19:16]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_2_0_DOADO_UNCONNECTED [31:4],doutA[19:16]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_2_0_DOBDO_UNCONNECTED [31:4],\genblk3[1].ram_block_reg_2_0_n_64 ,\genblk3[1].ram_block_reg_2_0_n_65 ,\genblk3[1].ram_block_reg_2_0_n_66 ,\genblk3[1].ram_block_reg_2_0_n_67 }),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_2_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_2_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_2_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_2_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_2_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_2_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_2_0_SBITERR_UNCONNECTED ),
        .WEA({ITCMBYTEWR[2],ITCMBYTEWR[2],ITCMBYTEWR[2],ITCMBYTEWR[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_2_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_2_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[23:20]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_2_1_DOADO_UNCONNECTED [31:4],doutA[23:20]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_2_1_DOBDO_UNCONNECTED [31:4],\genblk3[1].ram_block_reg_2_1_n_64 ,\genblk3[1].ram_block_reg_2_1_n_65 ,\genblk3[1].ram_block_reg_2_1_n_66 ,\genblk3[1].ram_block_reg_2_1_n_67 }),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_2_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_2_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_2_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_2_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_2_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_2_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_2_1_SBITERR_UNCONNECTED ),
        .WEA({ITCMBYTEWR[2],ITCMBYTEWR[2],ITCMBYTEWR[2],ITCMBYTEWR[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_3_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_3_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[27:24]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_3_0_DOADO_UNCONNECTED [31:4],doutA[27:24]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_3_0_DOBDO_UNCONNECTED [31:4],\genblk3[1].ram_block_reg_3_0_n_64 ,\genblk3[1].ram_block_reg_3_0_n_65 ,\genblk3[1].ram_block_reg_3_0_n_66 ,\genblk3[1].ram_block_reg_3_0_n_67 }),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_3_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_3_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_3_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_3_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_3_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_3_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_3_0_SBITERR_UNCONNECTED ),
        .WEA({ITCMBYTEWR[3],ITCMBYTEWR[3],ITCMBYTEWR[3],ITCMBYTEWR[3]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_3_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_3_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[31:28]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_3_1_DOADO_UNCONNECTED [31:4],doutA[31:28]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_3_1_DOBDO_UNCONNECTED [31:4],\genblk3[1].ram_block_reg_3_1_n_64 ,\genblk3[1].ram_block_reg_3_1_n_65 ,\genblk3[1].ram_block_reg_3_1_n_66 ,\genblk3[1].ram_block_reg_3_1_n_67 }),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_3_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_3_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_3_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_3_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_3_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_3_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_3_1_SBITERR_UNCONNECTED ),
        .WEA({ITCMBYTEWR[3],ITCMBYTEWR[3],ITCMBYTEWR[3],ITCMBYTEWR[3]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_ahb
   (biu_commit_reg,
    \en_itcm_reg[1] ,
    \i_tck_lvl_reg[1] ,
    \en_itcm_reg[0] ,
    \i_irq_lvl_reg[1] ,
    \i_irq_lvl_reg[0] ,
    \en_itcm_core_reg[1] ,
    adv_de_to_ex,
    \en_itcm_core_reg[0] ,
    SYSRESETREQ_reg,
    HWRITEcore,
    biu_rfault,
    HPROTcore,
    biu_irack,
    biu_drack,
    biu_wfault,
    dsel_ppb,
    \HWDATA_reg[0]_0 ,
    E,
    drack_reg,
    biu_rdy,
    \hold_reg1_reg[31] ,
    \htranscoreppb_reg_reg[1] ,
    \ahb_addr_state_10_reg[0]_0 ,
    HWDATA,
    HTRANScoreext,
    \haddrcore_reg_reg[0] ,
    \i_pend_state_reg[3] ,
    \uhalf_instr_reg[0] ,
    rdata_fe,
    \uhalf_instr_reg[15] ,
    \uhalf_instr_reg[15]_0 ,
    i_dbg_wdata_sel_de_reg,
    nxt_instr_faulted,
    pf_fault_fe,
    nxt_dwack,
    biu_commit_au35_in,
    non_tcm_xn_au,
    \hsizecore_reg_reg[1] ,
    \haddrcore_reg_reg[31] ,
    biu_commit,
    HCLK,
    SYSRESETn_0,
    D,
    Q,
    reset_sync,
    en_itcm_wr,
    en_itcm,
    nxt_en_itcm_dbg,
    irq_pri_lvl_wr_en,
    irq_lvl,
    \instr_de_reg[5] ,
    excpt_isb_de,
    en_itcm_core,
    SYSRESETREQ,
    biu_write,
    SYSRESETn_1,
    biu_dreq,
    SYSRESETn_2,
    SYSRESETn,
    first32_ex,
    dreq_wr_ex,
    rst_fptr_align_ex,
    HReadyReg_reg,
    dap_ext_dsel,
    biu_dsb,
    ahb_rd_en,
    core_hold_reg,
    biu_write_reg,
    \i_pend_state_reg[3]_0 ,
    \dp_ipsr_7to2_reg[7] ,
    nvic_excpt_taken,
    \i_haddr_q_reg[2] ,
    \i_haddr_q_reg[10] ,
    \i_haddr_q_reg[5] ,
    \i_haddr_q_reg[2]_0 ,
    fetch_internal,
    irack,
    doutA,
    hi_pre_fetch_addr,
    hold_reg2_mask,
    instr_faulted,
    u_fault,
    last_phase_ex,
    O,
    p_1_in2_in,
    biu_write_reg_0,
    \HRDATA_reg[31] );
  output biu_commit_reg;
  output \en_itcm_reg[1] ;
  output [27:0]\i_tck_lvl_reg[1] ;
  output \en_itcm_reg[0] ;
  output \i_irq_lvl_reg[1] ;
  output \i_irq_lvl_reg[0] ;
  output \en_itcm_core_reg[1] ;
  output adv_de_to_ex;
  output \en_itcm_core_reg[0] ;
  output SYSRESETREQ_reg;
  output HWRITEcore;
  output biu_rfault;
  output [0:0]HPROTcore;
  output biu_irack;
  output biu_drack;
  output biu_wfault;
  output dsel_ppb;
  output \HWDATA_reg[0]_0 ;
  output [0:0]E;
  output drack_reg;
  output biu_rdy;
  output [0:0]\hold_reg1_reg[31] ;
  output \htranscoreppb_reg_reg[1] ;
  output \ahb_addr_state_10_reg[0]_0 ;
  output [31:0]HWDATA;
  output [0:0]HTRANScoreext;
  output \haddrcore_reg_reg[0] ;
  output [0:0]\i_pend_state_reg[3] ;
  output [0:0]\uhalf_instr_reg[0] ;
  output [15:0]rdata_fe;
  output [31:0]\uhalf_instr_reg[15] ;
  output [15:0]\uhalf_instr_reg[15]_0 ;
  output i_dbg_wdata_sel_de_reg;
  output nxt_instr_faulted;
  output pf_fault_fe;
  output nxt_dwack;
  output biu_commit_au35_in;
  output non_tcm_xn_au;
  output [1:0]\hsizecore_reg_reg[1] ;
  output [31:0]\haddrcore_reg_reg[31] ;
  input biu_commit;
  input HCLK;
  input SYSRESETn_0;
  input [31:0]D;
  input [1:0]Q;
  input reset_sync;
  input en_itcm_wr;
  input [0:0]en_itcm;
  input [0:0]nxt_en_itcm_dbg;
  input irq_pri_lvl_wr_en;
  input [1:0]irq_lvl;
  input \instr_de_reg[5] ;
  input excpt_isb_de;
  input [1:0]en_itcm_core;
  input SYSRESETREQ;
  input biu_write;
  input SYSRESETn_1;
  input biu_dreq;
  input SYSRESETn_2;
  input SYSRESETn;
  input first32_ex;
  input dreq_wr_ex;
  input rst_fptr_align_ex;
  input HReadyReg_reg;
  input dap_ext_dsel;
  input biu_dsb;
  input ahb_rd_en;
  input core_hold_reg;
  input biu_write_reg;
  input [0:0]\i_pend_state_reg[3]_0 ;
  input \dp_ipsr_7to2_reg[7] ;
  input nvic_excpt_taken;
  input \i_haddr_q_reg[2] ;
  input \i_haddr_q_reg[10] ;
  input \i_haddr_q_reg[5] ;
  input \i_haddr_q_reg[2]_0 ;
  input fetch_internal;
  input irack;
  input [31:0]doutA;
  input hi_pre_fetch_addr;
  input hold_reg2_mask;
  input instr_faulted;
  input u_fault;
  input last_phase_ex;
  input [2:0]O;
  input [31:0]p_1_in2_in;
  input [1:0]biu_write_reg_0;
  input [31:0]\HRDATA_reg[31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire HCLK;
  wire [0:0]HPROTcore;
  wire [31:0]\HRDATA_reg[31] ;
  wire HReadyReg_reg;
  wire [0:0]HTRANScoreext;
  wire [31:0]HWDATA;
  wire \HWDATA_reg[0]_0 ;
  wire [29:24]HWDATAcoreext;
  wire HWRITEcore;
  wire [2:0]O;
  wire [1:0]Q;
  wire SYSRESETREQ;
  wire SYSRESETREQ_i_3_n_0;
  wire SYSRESETREQ_i_4_n_0;
  wire SYSRESETREQ_i_5_n_0;
  wire SYSRESETREQ_i_6_n_0;
  wire SYSRESETREQ_reg;
  wire SYSRESETn;
  wire SYSRESETn_0;
  wire SYSRESETn_1;
  wire SYSRESETn_2;
  wire adv_de_to_ex;
  wire [1:0]ahb_addr_state_0x;
  wire \ahb_addr_state_0x[1]_i_2_n_0 ;
  wire \ahb_addr_state_0x[1]_i_3_n_0 ;
  wire [1:0]ahb_addr_state_10;
  wire \ahb_addr_state_10[0]_i_2_n_0 ;
  wire \ahb_addr_state_10[1]_i_2_n_0 ;
  wire \ahb_addr_state_10_reg[0]_0 ;
  wire [1:0]ahb_addr_state_11;
  wire \ahb_addr_state_11[0]_i_2_n_0 ;
  wire \ahb_data_state[0]_i_2_n_0 ;
  wire \ahb_data_state[0]_i_3_n_0 ;
  wire \ahb_data_state[0]_i_4_n_0 ;
  wire \ahb_data_state_reg_n_0_[0] ;
  wire ahb_rd_en;
  wire asel_ppb;
  wire asel_ppb_reg;
  wire asel_write_i_3_n_0;
  wire biu_ack;
  wire [31:29]biu_addr_31_29_reg;
  wire biu_commit;
  wire biu_commit_au35_in;
  wire biu_commit_reg;
  wire biu_drack;
  wire biu_dreq;
  wire biu_dsb;
  wire biu_irack;
  wire biu_rdy;
  wire biu_rfault;
  wire biu_wfault;
  wire biu_write;
  wire biu_write_reg;
  wire [1:0]biu_write_reg_0;
  wire core_hold_reg;
  wire core_req_state_0x;
  wire core_req_state_1x;
  wire \core_req_state_1x[0]_i_2_n_0 ;
  wire dap_ext_dsel;
  wire [31:0]doutA;
  wire \dp_ipsr_7to2_reg[7] ;
  wire drack_reg;
  wire dreq_wr_ex;
  wire dsel_dside;
  wire dsel_dside_i_1_n_0;
  wire dsel_ppb;
  wire dsel_ppb_i_1_n_0;
  wire dsel_write;
  wire dsel_write_i_1_n_0;
  wire [0:0]en_itcm;
  wire [1:0]en_itcm_core;
  wire \en_itcm_core_reg[0] ;
  wire \en_itcm_core_reg[1] ;
  wire \en_itcm_reg[0] ;
  wire \en_itcm_reg[1] ;
  wire en_itcm_wr;
  wire excpt_isb_de;
  wire fetch_internal;
  wire first32_ex;
  wire haddr_en;
  wire haddr_en_reg;
  wire \haddrcore_reg_reg[0] ;
  wire [31:0]\haddrcore_reg_reg[31] ;
  wire hi_pre_fetch_addr;
  wire [0:0]\hold_reg1_reg[31] ;
  wire hold_reg2_mask;
  wire [1:0]\hsizecore_reg_reg[1] ;
  wire \htranscoreext_reg[1]_i_5_n_0 ;
  wire \htranscoreppb_reg_reg[1] ;
  wire hwdata_en;
  wire i_biu_rfault_i_2_n_0;
  wire i_dbg_wdata_sel_de_reg;
  wire \i_haddr_q_reg[10] ;
  wire \i_haddr_q_reg[2] ;
  wire \i_haddr_q_reg[2]_0 ;
  wire \i_haddr_q_reg[5] ;
  wire \i_irq_lvl_reg[0] ;
  wire \i_irq_lvl_reg[1] ;
  wire [0:0]\i_pend_state_reg[3] ;
  wire [0:0]\i_pend_state_reg[3]_0 ;
  wire [27:0]\i_tck_lvl_reg[1] ;
  wire \instr_de_reg[5] ;
  wire instr_faulted;
  wire irack;
  wire [1:0]irq_lvl;
  wire irq_pri_lvl_wr_en;
  wire last_phase_ex;
  wire locked_up_i_4_n_0;
  wire locked_up_i_5_n_0;
  wire locked_up_i_6_n_0;
  wire locked_up_i_7_n_0;
  wire locked_up_i_9_n_0;
  wire non_tcm_xn_au;
  wire nvic_excpt_taken;
  wire [1:0]nxt_ahb_addr_state_0x;
  wire [1:0]nxt_ahb_addr_state_10;
  wire [1:0]nxt_ahb_addr_state_11;
  wire nxt_ahb_data_state;
  wire nxt_biu_ack;
  wire nxt_biu_drack;
  wire nxt_biu_irack;
  wire nxt_biu_rfault;
  wire nxt_biu_wfault;
  wire nxt_core_req_state_0x;
  wire nxt_core_req_state_1x;
  wire nxt_dwack;
  wire [0:0]nxt_en_itcm_dbg;
  wire nxt_instr_faulted;
  wire [31:0]p_1_in2_in;
  wire pf_fault_fe;
  wire [15:0]rdata_fe;
  wire reset_sync;
  wire rst_fptr_align_ex;
  wire u_fault;
  wire [0:0]\uhalf_instr_reg[0] ;
  wire [31:0]\uhalf_instr_reg[15] ;
  wire [15:0]\uhalf_instr_reg[15]_0 ;
  wire [31:0]wdata;

  FDCE \HADDR_reg[0] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_2),
        .D(D[0]),
        .Q(\haddrcore_reg_reg[31] [0]));
  FDCE \HADDR_reg[10] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_2),
        .D(D[10]),
        .Q(\haddrcore_reg_reg[31] [10]));
  FDCE \HADDR_reg[11] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_2),
        .D(D[11]),
        .Q(\haddrcore_reg_reg[31] [11]));
  FDCE \HADDR_reg[12] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_2),
        .D(D[12]),
        .Q(\haddrcore_reg_reg[31] [12]));
  FDCE \HADDR_reg[13] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_2),
        .D(D[13]),
        .Q(\haddrcore_reg_reg[31] [13]));
  FDCE \HADDR_reg[14] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(D[14]),
        .Q(\haddrcore_reg_reg[31] [14]));
  FDCE \HADDR_reg[15] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(D[15]),
        .Q(\haddrcore_reg_reg[31] [15]));
  FDCE \HADDR_reg[16] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(D[16]),
        .Q(\haddrcore_reg_reg[31] [16]));
  FDCE \HADDR_reg[17] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(D[17]),
        .Q(\haddrcore_reg_reg[31] [17]));
  FDCE \HADDR_reg[18] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(D[18]),
        .Q(\haddrcore_reg_reg[31] [18]));
  FDCE \HADDR_reg[19] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(D[19]),
        .Q(\haddrcore_reg_reg[31] [19]));
  FDCE \HADDR_reg[1] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_2),
        .D(D[1]),
        .Q(\haddrcore_reg_reg[31] [1]));
  FDCE \HADDR_reg[20] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(D[20]),
        .Q(\haddrcore_reg_reg[31] [20]));
  FDCE \HADDR_reg[21] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(D[21]),
        .Q(\haddrcore_reg_reg[31] [21]));
  FDCE \HADDR_reg[22] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(D[22]),
        .Q(\haddrcore_reg_reg[31] [22]));
  FDCE \HADDR_reg[23] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(D[23]),
        .Q(\haddrcore_reg_reg[31] [23]));
  FDCE \HADDR_reg[24] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(D[24]),
        .Q(\haddrcore_reg_reg[31] [24]));
  FDCE \HADDR_reg[25] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(D[25]),
        .Q(\haddrcore_reg_reg[31] [25]));
  FDCE \HADDR_reg[26] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(D[26]),
        .Q(\haddrcore_reg_reg[31] [26]));
  FDCE \HADDR_reg[27] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(D[27]),
        .Q(\haddrcore_reg_reg[31] [27]));
  FDCE \HADDR_reg[28] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(D[28]),
        .Q(\haddrcore_reg_reg[31] [28]));
  FDCE \HADDR_reg[29] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(D[29]),
        .Q(\haddrcore_reg_reg[31] [29]));
  FDCE \HADDR_reg[2] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_2),
        .D(D[2]),
        .Q(\haddrcore_reg_reg[31] [2]));
  FDCE \HADDR_reg[30] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(D[30]),
        .Q(\haddrcore_reg_reg[31] [30]));
  FDCE \HADDR_reg[31] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(D[31]),
        .Q(\haddrcore_reg_reg[31] [31]));
  FDCE \HADDR_reg[3] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_2),
        .D(D[3]),
        .Q(\haddrcore_reg_reg[31] [3]));
  FDCE \HADDR_reg[4] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_2),
        .D(D[4]),
        .Q(\haddrcore_reg_reg[31] [4]));
  FDCE \HADDR_reg[5] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_2),
        .D(D[5]),
        .Q(\haddrcore_reg_reg[31] [5]));
  FDCE \HADDR_reg[6] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_2),
        .D(D[6]),
        .Q(\haddrcore_reg_reg[31] [6]));
  FDCE \HADDR_reg[7] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_2),
        .D(D[7]),
        .Q(\haddrcore_reg_reg[31] [7]));
  FDCE \HADDR_reg[8] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_2),
        .D(D[8]),
        .Q(\haddrcore_reg_reg[31] [8]));
  FDCE \HADDR_reg[9] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_2),
        .D(D[9]),
        .Q(\haddrcore_reg_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[0]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [0]),
        .I1(dap_ext_dsel),
        .O(HWDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[10]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [10]),
        .I1(dap_ext_dsel),
        .O(HWDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[11]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [11]),
        .I1(dap_ext_dsel),
        .O(HWDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[12]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [12]),
        .I1(dap_ext_dsel),
        .O(HWDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[13]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [13]),
        .I1(dap_ext_dsel),
        .O(HWDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[14]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [14]),
        .I1(dap_ext_dsel),
        .O(HWDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[15]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [15]),
        .I1(dap_ext_dsel),
        .O(HWDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[16]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [16]),
        .I1(dap_ext_dsel),
        .O(HWDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[17]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [17]),
        .I1(dap_ext_dsel),
        .O(HWDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[18]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [18]),
        .I1(dap_ext_dsel),
        .O(HWDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[19]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [19]),
        .I1(dap_ext_dsel),
        .O(HWDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[1]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [1]),
        .I1(dap_ext_dsel),
        .O(HWDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[20]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [20]),
        .I1(dap_ext_dsel),
        .O(HWDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[21]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [21]),
        .I1(dap_ext_dsel),
        .O(HWDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[22]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [22]),
        .I1(dap_ext_dsel),
        .O(HWDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[23]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [23]),
        .I1(dap_ext_dsel),
        .O(HWDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[24]_INST_0 
       (.I0(HWDATAcoreext[24]),
        .I1(dap_ext_dsel),
        .O(HWDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[25]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [24]),
        .I1(dap_ext_dsel),
        .O(HWDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[26]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [25]),
        .I1(dap_ext_dsel),
        .O(HWDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[27]_INST_0 
       (.I0(HWDATAcoreext[27]),
        .I1(dap_ext_dsel),
        .O(HWDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[28]_INST_0 
       (.I0(HWDATAcoreext[28]),
        .I1(dap_ext_dsel),
        .O(HWDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[29]_INST_0 
       (.I0(HWDATAcoreext[29]),
        .I1(dap_ext_dsel),
        .O(HWDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[2]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [2]),
        .I1(dap_ext_dsel),
        .O(HWDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[30]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [26]),
        .I1(dap_ext_dsel),
        .O(HWDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[31]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [27]),
        .I1(dap_ext_dsel),
        .O(HWDATA[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[31]_i_1 
       (.I0(\ahb_data_state[0]_i_2_n_0 ),
        .I1(locked_up_i_5_n_0),
        .O(hwdata_en));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[3]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [3]),
        .I1(dap_ext_dsel),
        .O(HWDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[4]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [4]),
        .I1(dap_ext_dsel),
        .O(HWDATA[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[5]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [5]),
        .I1(dap_ext_dsel),
        .O(HWDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[6]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [6]),
        .I1(dap_ext_dsel),
        .O(HWDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[7]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [7]),
        .I1(dap_ext_dsel),
        .O(HWDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[8]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [8]),
        .I1(dap_ext_dsel),
        .O(HWDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[9]_INST_0 
       (.I0(\i_tck_lvl_reg[1] [9]),
        .I1(dap_ext_dsel),
        .O(HWDATA[9]));
  FDCE \HWDATA_reg[0] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[0]),
        .Q(\i_tck_lvl_reg[1] [0]));
  FDCE \HWDATA_reg[10] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[10]),
        .Q(\i_tck_lvl_reg[1] [10]));
  FDCE \HWDATA_reg[11] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[11]),
        .Q(\i_tck_lvl_reg[1] [11]));
  FDCE \HWDATA_reg[12] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[12]),
        .Q(\i_tck_lvl_reg[1] [12]));
  FDCE \HWDATA_reg[13] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[13]),
        .Q(\i_tck_lvl_reg[1] [13]));
  FDCE \HWDATA_reg[14] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[14]),
        .Q(\i_tck_lvl_reg[1] [14]));
  FDCE \HWDATA_reg[15] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[15]),
        .Q(\i_tck_lvl_reg[1] [15]));
  FDCE \HWDATA_reg[16] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[16]),
        .Q(\i_tck_lvl_reg[1] [16]));
  FDCE \HWDATA_reg[17] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[17]),
        .Q(\i_tck_lvl_reg[1] [17]));
  FDCE \HWDATA_reg[18] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[18]),
        .Q(\i_tck_lvl_reg[1] [18]));
  FDCE \HWDATA_reg[19] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[19]),
        .Q(\i_tck_lvl_reg[1] [19]));
  FDCE \HWDATA_reg[1] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[1]),
        .Q(\i_tck_lvl_reg[1] [1]));
  FDCE \HWDATA_reg[20] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[20]),
        .Q(\i_tck_lvl_reg[1] [20]));
  FDCE \HWDATA_reg[21] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[21]),
        .Q(\i_tck_lvl_reg[1] [21]));
  FDCE \HWDATA_reg[22] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[22]),
        .Q(\i_tck_lvl_reg[1] [22]));
  FDCE \HWDATA_reg[23] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[23]),
        .Q(\i_tck_lvl_reg[1] [23]));
  FDCE \HWDATA_reg[24] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[24]),
        .Q(HWDATAcoreext[24]));
  FDCE \HWDATA_reg[25] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[25]),
        .Q(\i_tck_lvl_reg[1] [24]));
  FDCE \HWDATA_reg[26] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[26]),
        .Q(\i_tck_lvl_reg[1] [25]));
  FDCE \HWDATA_reg[27] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[27]),
        .Q(HWDATAcoreext[27]));
  FDCE \HWDATA_reg[28] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[28]),
        .Q(HWDATAcoreext[28]));
  FDCE \HWDATA_reg[29] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[29]),
        .Q(HWDATAcoreext[29]));
  FDCE \HWDATA_reg[2] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[2]),
        .Q(\i_tck_lvl_reg[1] [2]));
  FDCE \HWDATA_reg[30] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[30]),
        .Q(\i_tck_lvl_reg[1] [26]));
  FDCE \HWDATA_reg[31] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(SYSRESETn_1),
        .D(wdata[31]),
        .Q(\i_tck_lvl_reg[1] [27]));
  FDCE \HWDATA_reg[3] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[3]),
        .Q(\i_tck_lvl_reg[1] [3]));
  FDCE \HWDATA_reg[4] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[4]),
        .Q(\i_tck_lvl_reg[1] [4]));
  FDCE \HWDATA_reg[5] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[5]),
        .Q(\i_tck_lvl_reg[1] [5]));
  FDCE \HWDATA_reg[6] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[6]),
        .Q(\i_tck_lvl_reg[1] [6]));
  FDCE \HWDATA_reg[7] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[7]),
        .Q(\i_tck_lvl_reg[1] [7]));
  FDCE \HWDATA_reg[8] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[8]),
        .Q(\i_tck_lvl_reg[1] [8]));
  FDCE \HWDATA_reg[9] 
       (.C(HCLK),
        .CE(hwdata_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(wdata[9]),
        .Q(\i_tck_lvl_reg[1] [9]));
  LUT4 #(
    .INIT(16'hFF04)) 
    SYSRESETREQ_i_1
       (.I0(SYSRESETREQ_i_3_n_0),
        .I1(SYSRESETREQ_i_4_n_0),
        .I2(SYSRESETREQ_i_5_n_0),
        .I3(SYSRESETREQ),
        .O(SYSRESETREQ_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    SYSRESETREQ_i_3
       (.I0(\i_haddr_q_reg[10] ),
        .I1(\i_tck_lvl_reg[1] [2]),
        .I2(\i_tck_lvl_reg[1] [24]),
        .I3(\i_tck_lvl_reg[1] [21]),
        .I4(\i_tck_lvl_reg[1] [16]),
        .I5(\i_haddr_q_reg[5] ),
        .O(SYSRESETREQ_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000004)) 
    SYSRESETREQ_i_4
       (.I0(\i_tck_lvl_reg[1] [27]),
        .I1(\i_tck_lvl_reg[1] [17]),
        .I2(HWDATAcoreext[28]),
        .I3(HWDATAcoreext[29]),
        .I4(SYSRESETREQ_i_6_n_0),
        .O(SYSRESETREQ_i_4_n_0));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    SYSRESETREQ_i_5
       (.I0(\i_tck_lvl_reg[1] [23]),
        .I1(\i_tck_lvl_reg[1] [20]),
        .I2(\i_tck_lvl_reg[1] [26]),
        .I3(HWDATAcoreext[24]),
        .I4(\i_tck_lvl_reg[1] [19]),
        .I5(\i_haddr_q_reg[2]_0 ),
        .O(SYSRESETREQ_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    SYSRESETREQ_i_6
       (.I0(\i_tck_lvl_reg[1] [22]),
        .I1(HWDATAcoreext[27]),
        .I2(\i_tck_lvl_reg[1] [25]),
        .I3(\i_tck_lvl_reg[1] [18]),
        .O(SYSRESETREQ_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000091800000)) 
    \ahb_addr_state_0x[0]_i_1 
       (.I0(dsel_ppb),
        .I1(\ahb_addr_state_10_reg[0]_0 ),
        .I2(ahb_rd_en),
        .I3(core_hold_reg),
        .I4(\ahb_data_state_reg_n_0_[0] ),
        .I5(\ahb_addr_state_10[0]_i_2_n_0 ),
        .O(nxt_ahb_addr_state_0x[0]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ahb_addr_state_0x[1]_i_1 
       (.I0(\ahb_addr_state_0x[1]_i_2_n_0 ),
        .I1(locked_up_i_5_n_0),
        .I2(\ahb_addr_state_0x[1]_i_3_n_0 ),
        .O(nxt_ahb_addr_state_0x[1]));
  LUT6 #(
    .INIT(64'h000000006E7FFFFF)) 
    \ahb_addr_state_0x[1]_i_2 
       (.I0(dsel_ppb),
        .I1(\ahb_addr_state_10_reg[0]_0 ),
        .I2(ahb_rd_en),
        .I3(core_hold_reg),
        .I4(\ahb_data_state_reg_n_0_[0] ),
        .I5(\ahb_addr_state_10[0]_i_2_n_0 ),
        .O(\ahb_addr_state_0x[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ahb_addr_state_0x[1]_i_3 
       (.I0(i_biu_rfault_i_2_n_0),
        .I1(\ahb_data_state[0]_i_3_n_0 ),
        .O(\ahb_addr_state_0x[1]_i_3_n_0 ));
  FDCE \ahb_addr_state_0x_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(nxt_ahb_addr_state_0x[0]),
        .Q(ahb_addr_state_0x[0]));
  FDCE \ahb_addr_state_0x_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(nxt_ahb_addr_state_0x[1]),
        .Q(ahb_addr_state_0x[1]));
  LUT6 #(
    .INIT(64'h4040444040F051F0)) 
    \ahb_addr_state_10[0]_i_1 
       (.I0(\ahb_data_state[0]_i_4_n_0 ),
        .I1(dsel_ppb),
        .I2(\core_req_state_1x[0]_i_2_n_0 ),
        .I3(locked_up_i_5_n_0),
        .I4(\ahb_addr_state_10[0]_i_2_n_0 ),
        .I5(\ahb_addr_state_10_reg[0]_0 ),
        .O(nxt_ahb_addr_state_10[0]));
  LUT6 #(
    .INIT(64'hABFBAAAAABFBFFFF)) 
    \ahb_addr_state_10[0]_i_2 
       (.I0(\ahb_data_state[0]_i_3_n_0 ),
        .I1(ahb_addr_state_11[0]),
        .I2(\htranscoreext_reg[1]_i_5_n_0 ),
        .I3(ahb_addr_state_10[0]),
        .I4(biu_commit_reg),
        .I5(ahb_addr_state_0x[0]),
        .O(\ahb_addr_state_10[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FCB8B8B8B8)) 
    \ahb_addr_state_10[1]_i_1 
       (.I0(\ahb_addr_state_0x[1]_i_2_n_0 ),
        .I1(locked_up_i_5_n_0),
        .I2(\ahb_addr_state_0x[1]_i_3_n_0 ),
        .I3(\ahb_addr_state_10[1]_i_2_n_0 ),
        .I4(\ahb_addr_state_10_reg[0]_0 ),
        .I5(\core_req_state_1x[0]_i_2_n_0 ),
        .O(nxt_ahb_addr_state_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ahb_addr_state_10[1]_i_2 
       (.I0(dsel_ppb),
        .I1(\ahb_data_state[0]_i_4_n_0 ),
        .O(\ahb_addr_state_10[1]_i_2_n_0 ));
  FDCE \ahb_addr_state_10_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(nxt_ahb_addr_state_10[0]),
        .Q(ahb_addr_state_10[0]));
  FDCE \ahb_addr_state_10_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(nxt_ahb_addr_state_10[1]),
        .Q(ahb_addr_state_10[1]));
  LUT5 #(
    .INIT(32'hFFC8C0C8)) 
    \ahb_addr_state_11[0]_i_1 
       (.I0(\ahb_addr_state_10_reg[0]_0 ),
        .I1(\core_req_state_1x[0]_i_2_n_0 ),
        .I2(\ahb_addr_state_11[0]_i_2_n_0 ),
        .I3(locked_up_i_5_n_0),
        .I4(nxt_ahb_addr_state_0x[0]),
        .O(nxt_ahb_addr_state_11[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ahb_addr_state_11[0]_i_2 
       (.I0(dsel_ppb),
        .I1(\ahb_data_state_reg_n_0_[0] ),
        .I2(\ahb_data_state[0]_i_2_n_0 ),
        .O(\ahb_addr_state_11[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8FCFFB8B8B8B8)) 
    \ahb_addr_state_11[1]_i_1 
       (.I0(\ahb_addr_state_0x[1]_i_2_n_0 ),
        .I1(locked_up_i_5_n_0),
        .I2(\ahb_addr_state_0x[1]_i_3_n_0 ),
        .I3(\ahb_addr_state_10_reg[0]_0 ),
        .I4(\ahb_addr_state_11[0]_i_2_n_0 ),
        .I5(\core_req_state_1x[0]_i_2_n_0 ),
        .O(nxt_ahb_addr_state_11[1]));
  FDCE \ahb_addr_state_11_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(nxt_ahb_addr_state_11[0]),
        .Q(ahb_addr_state_11[0]));
  FDCE \ahb_addr_state_11_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(nxt_ahb_addr_state_11[1]),
        .Q(ahb_addr_state_11[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h02FF)) 
    \ahb_data_state[0]_i_1 
       (.I0(\ahb_data_state[0]_i_2_n_0 ),
        .I1(locked_up_i_5_n_0),
        .I2(\ahb_data_state[0]_i_3_n_0 ),
        .I3(\ahb_data_state[0]_i_4_n_0 ),
        .O(nxt_ahb_data_state));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h1510D5DF)) 
    \ahb_data_state[0]_i_2 
       (.I0(core_hold_reg),
        .I1(dsel_ppb),
        .I2(\ahb_data_state_reg_n_0_[0] ),
        .I3(\ahb_addr_state_10_reg[0]_0 ),
        .I4(ahb_rd_en),
        .O(\ahb_data_state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \ahb_data_state[0]_i_3 
       (.I0(dsel_write),
        .I1(\ahb_data_state_reg_n_0_[0] ),
        .I2(dsel_ppb),
        .I3(HReadyReg_reg),
        .I4(dap_ext_dsel),
        .O(\ahb_data_state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h47FF)) 
    \ahb_data_state[0]_i_4 
       (.I0(ahb_rd_en),
        .I1(dsel_ppb),
        .I2(core_hold_reg),
        .I3(\ahb_data_state_reg_n_0_[0] ),
        .O(\ahb_data_state[0]_i_4_n_0 ));
  FDCE \ahb_data_state_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(nxt_ahb_data_state),
        .Q(\ahb_data_state_reg_n_0_[0] ));
  FDCE asel_dside_reg
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(biu_dreq),
        .Q(HPROTcore));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hE2222222)) 
    asel_ppb_reg_i_1
       (.I0(asel_ppb_reg),
        .I1(haddr_en_reg),
        .I2(biu_addr_31_29_reg[29]),
        .I3(biu_addr_31_29_reg[31]),
        .I4(biu_addr_31_29_reg[30]),
        .O(asel_ppb));
  FDCE asel_ppb_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(asel_ppb),
        .Q(asel_ppb_reg));
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    asel_write_i_1
       (.I0(locked_up_i_6_n_0),
        .I1(locked_up_i_5_n_0),
        .I2(core_hold_reg),
        .I3(asel_write_i_3_n_0),
        .I4(ahb_rd_en),
        .O(haddr_en));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h74)) 
    asel_write_i_3
       (.I0(dsel_ppb),
        .I1(\ahb_data_state_reg_n_0_[0] ),
        .I2(\ahb_addr_state_10_reg[0]_0 ),
        .O(asel_write_i_3_n_0));
  FDCE asel_write_reg
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(biu_write),
        .Q(HWRITEcore));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    biu_ack_i_1
       (.I0(dsel_ppb),
        .I1(dsel_write),
        .I2(\ahb_data_state_reg_n_0_[0] ),
        .I3(i_biu_rfault_i_2_n_0),
        .O(nxt_biu_ack));
  FDCE biu_ack_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(nxt_biu_ack),
        .Q(biu_ack));
  FDCE \biu_addr_31_29_reg_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(D[29]),
        .Q(biu_addr_31_29_reg[29]));
  FDCE \biu_addr_31_29_reg_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(D[30]),
        .Q(biu_addr_31_29_reg[30]));
  FDCE \biu_addr_31_29_reg_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(D[31]),
        .Q(biu_addr_31_29_reg[31]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    biu_commit_reg_i_8
       (.I0(O[2]),
        .I1(O[0]),
        .I2(O[1]),
        .O(non_tcm_xn_au));
  FDCE biu_commit_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(biu_commit),
        .Q(biu_commit_reg));
  FDCE \biu_rdata_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [0]),
        .Q(\uhalf_instr_reg[15] [0]));
  FDCE \biu_rdata_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [10]),
        .Q(\uhalf_instr_reg[15] [10]));
  FDCE \biu_rdata_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [11]),
        .Q(\uhalf_instr_reg[15] [11]));
  FDCE \biu_rdata_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [12]),
        .Q(\uhalf_instr_reg[15] [12]));
  FDCE \biu_rdata_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [13]),
        .Q(\uhalf_instr_reg[15] [13]));
  FDCE \biu_rdata_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [14]),
        .Q(\uhalf_instr_reg[15] [14]));
  FDCE \biu_rdata_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [15]),
        .Q(\uhalf_instr_reg[15] [15]));
  FDCE \biu_rdata_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [16]),
        .Q(\uhalf_instr_reg[15] [16]));
  FDCE \biu_rdata_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [17]),
        .Q(\uhalf_instr_reg[15] [17]));
  FDCE \biu_rdata_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [18]),
        .Q(\uhalf_instr_reg[15] [18]));
  FDCE \biu_rdata_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [19]),
        .Q(\uhalf_instr_reg[15] [19]));
  FDCE \biu_rdata_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [1]),
        .Q(\uhalf_instr_reg[15] [1]));
  FDCE \biu_rdata_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [20]),
        .Q(\uhalf_instr_reg[15] [20]));
  FDCE \biu_rdata_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [21]),
        .Q(\uhalf_instr_reg[15] [21]));
  FDCE \biu_rdata_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [22]),
        .Q(\uhalf_instr_reg[15] [22]));
  FDCE \biu_rdata_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [23]),
        .Q(\uhalf_instr_reg[15] [23]));
  FDCE \biu_rdata_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [24]),
        .Q(\uhalf_instr_reg[15] [24]));
  FDCE \biu_rdata_reg[25] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [25]),
        .Q(\uhalf_instr_reg[15] [25]));
  FDCE \biu_rdata_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [26]),
        .Q(\uhalf_instr_reg[15] [26]));
  FDCE \biu_rdata_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [27]),
        .Q(\uhalf_instr_reg[15] [27]));
  FDCE \biu_rdata_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [28]),
        .Q(\uhalf_instr_reg[15] [28]));
  FDCE \biu_rdata_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [29]),
        .Q(\uhalf_instr_reg[15] [29]));
  FDCE \biu_rdata_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [2]),
        .Q(\uhalf_instr_reg[15] [2]));
  FDCE \biu_rdata_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [30]),
        .Q(\uhalf_instr_reg[15] [30]));
  FDCE \biu_rdata_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [31]),
        .Q(\uhalf_instr_reg[15] [31]));
  FDCE \biu_rdata_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [3]),
        .Q(\uhalf_instr_reg[15] [3]));
  FDCE \biu_rdata_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [4]),
        .Q(\uhalf_instr_reg[15] [4]));
  FDCE \biu_rdata_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [5]),
        .Q(\uhalf_instr_reg[15] [5]));
  FDCE \biu_rdata_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [6]),
        .Q(\uhalf_instr_reg[15] [6]));
  FDCE \biu_rdata_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [7]),
        .Q(\uhalf_instr_reg[15] [7]));
  FDCE \biu_rdata_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [8]),
        .Q(\uhalf_instr_reg[15] [8]));
  FDCE \biu_rdata_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(\HRDATA_reg[31] [9]),
        .Q(\uhalf_instr_reg[15] [9]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00004540)) 
    \core_req_state_0x[0]_i_1 
       (.I0(biu_rdy),
        .I1(core_req_state_1x),
        .I2(biu_commit_reg),
        .I3(core_req_state_0x),
        .I4(\ahb_data_state[0]_i_3_n_0 ),
        .O(nxt_core_req_state_0x));
  FDCE \core_req_state_0x_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(nxt_core_req_state_0x),
        .Q(core_req_state_0x));
  LUT6 #(
    .INIT(64'h00000000FFFF5404)) 
    \core_req_state_1x[0]_i_1 
       (.I0(\ahb_data_state[0]_i_3_n_0 ),
        .I1(core_req_state_0x),
        .I2(biu_commit_reg),
        .I3(core_req_state_1x),
        .I4(\core_req_state_1x[0]_i_2_n_0 ),
        .I5(biu_rdy),
        .O(nxt_core_req_state_1x));
  LUT6 #(
    .INIT(64'h0000000002A20000)) 
    \core_req_state_1x[0]_i_2 
       (.I0(haddr_en),
        .I1(core_req_state_0x),
        .I2(biu_commit_reg),
        .I3(core_req_state_1x),
        .I4(biu_write_reg),
        .I5(\ahb_data_state[0]_i_3_n_0 ),
        .O(\core_req_state_1x[0]_i_2_n_0 ));
  FDCE \core_req_state_1x_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(nxt_core_req_state_1x),
        .Q(core_req_state_1x));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drack_i_1
       (.I0(biu_rdy),
        .I1(dreq_wr_ex),
        .O(drack_reg));
  LUT5 #(
    .INIT(32'hFFFD0020)) 
    dsel_dside_i_1
       (.I0(\ahb_data_state[0]_i_2_n_0 ),
        .I1(locked_up_i_5_n_0),
        .I2(HPROTcore),
        .I3(\ahb_data_state[0]_i_3_n_0 ),
        .I4(dsel_dside),
        .O(dsel_dside_i_1_n_0));
  FDCE dsel_dside_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(dsel_dside_i_1_n_0),
        .Q(dsel_dside));
  LUT5 #(
    .INIT(32'hFFDF0002)) 
    dsel_ppb_i_1
       (.I0(\ahb_data_state[0]_i_2_n_0 ),
        .I1(locked_up_i_5_n_0),
        .I2(\ahb_addr_state_10_reg[0]_0 ),
        .I3(\ahb_data_state[0]_i_3_n_0 ),
        .I4(dsel_ppb),
        .O(dsel_ppb_i_1_n_0));
  FDCE dsel_ppb_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(dsel_ppb_i_1_n_0),
        .Q(dsel_ppb));
  LUT5 #(
    .INIT(32'hFFFD0020)) 
    dsel_write_i_1
       (.I0(\ahb_data_state[0]_i_2_n_0 ),
        .I1(locked_up_i_5_n_0),
        .I2(HWRITEcore),
        .I3(\ahb_data_state[0]_i_3_n_0 ),
        .I4(dsel_write),
        .O(dsel_write_i_1_n_0));
  FDCE dsel_write_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(dsel_write_i_1_n_0),
        .Q(dsel_write));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dtcm_sel_i_3
       (.I0(O[1]),
        .I1(O[2]),
        .O(biu_commit_au35_in));
  LUT2 #(
    .INIT(4'h8)) 
    dwack_i_1
       (.I0(biu_rdy),
        .I1(dreq_wr_ex),
        .O(nxt_dwack));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \en_itcm[0]_i_1 
       (.I0(Q[0]),
        .I1(reset_sync),
        .I2(\i_tck_lvl_reg[1] [3]),
        .I3(en_itcm_wr),
        .I4(nxt_en_itcm_dbg),
        .O(\en_itcm_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \en_itcm[1]_i_1 
       (.I0(Q[1]),
        .I1(reset_sync),
        .I2(\i_tck_lvl_reg[1] [4]),
        .I3(en_itcm_wr),
        .I4(en_itcm),
        .O(\en_itcm_reg[1] ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \en_itcm_core[0]_i_1 
       (.I0(nxt_en_itcm_dbg),
        .I1(\instr_de_reg[5] ),
        .I2(excpt_isb_de),
        .I3(adv_de_to_ex),
        .I4(en_itcm_core[0]),
        .O(\en_itcm_core_reg[0] ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \en_itcm_core[1]_i_1 
       (.I0(en_itcm),
        .I1(\instr_de_reg[5] ),
        .I2(excpt_isb_de),
        .I3(adv_de_to_ex),
        .I4(en_itcm_core[1]),
        .O(\en_itcm_core_reg[1] ));
  FDCE haddr_en_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(haddr_en),
        .Q(haddr_en_reg));
  LUT6 #(
    .INIT(64'hFFFF00E000E000E0)) 
    held_fault0_i_1
       (.I0(biu_addr_31_29_reg[29]),
        .I1(biu_addr_31_29_reg[30]),
        .I2(irack),
        .I3(biu_commit_reg),
        .I4(biu_irack),
        .I5(biu_rfault),
        .O(pf_fault_fe));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[0]_i_2 
       (.I0(\uhalf_instr_reg[15] [16]),
        .I1(doutA[16]),
        .I2(hi_pre_fetch_addr),
        .I3(\uhalf_instr_reg[15] [0]),
        .I4(doutA[0]),
        .I5(biu_irack),
        .O(rdata_fe[0]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[10]_i_2 
       (.I0(\uhalf_instr_reg[15] [26]),
        .I1(doutA[26]),
        .I2(hi_pre_fetch_addr),
        .I3(\uhalf_instr_reg[15] [10]),
        .I4(doutA[10]),
        .I5(biu_irack),
        .O(rdata_fe[10]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[11]_i_2 
       (.I0(\uhalf_instr_reg[15] [27]),
        .I1(doutA[27]),
        .I2(hi_pre_fetch_addr),
        .I3(\uhalf_instr_reg[15] [11]),
        .I4(doutA[11]),
        .I5(biu_irack),
        .O(rdata_fe[11]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[12]_i_2 
       (.I0(\uhalf_instr_reg[15] [28]),
        .I1(doutA[28]),
        .I2(hi_pre_fetch_addr),
        .I3(\uhalf_instr_reg[15] [12]),
        .I4(doutA[12]),
        .I5(biu_irack),
        .O(rdata_fe[12]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[13]_i_2 
       (.I0(\uhalf_instr_reg[15] [29]),
        .I1(doutA[29]),
        .I2(hi_pre_fetch_addr),
        .I3(\uhalf_instr_reg[15] [13]),
        .I4(doutA[13]),
        .I5(biu_irack),
        .O(rdata_fe[13]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[14]_i_2 
       (.I0(\uhalf_instr_reg[15] [30]),
        .I1(doutA[30]),
        .I2(hi_pre_fetch_addr),
        .I3(\uhalf_instr_reg[15] [14]),
        .I4(doutA[14]),
        .I5(biu_irack),
        .O(rdata_fe[14]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[15]_i_3 
       (.I0(\uhalf_instr_reg[15] [31]),
        .I1(doutA[31]),
        .I2(hi_pre_fetch_addr),
        .I3(\uhalf_instr_reg[15] [15]),
        .I4(doutA[15]),
        .I5(biu_irack),
        .O(rdata_fe[15]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[1]_i_2 
       (.I0(\uhalf_instr_reg[15] [17]),
        .I1(doutA[17]),
        .I2(hi_pre_fetch_addr),
        .I3(\uhalf_instr_reg[15] [1]),
        .I4(doutA[1]),
        .I5(biu_irack),
        .O(rdata_fe[1]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[2]_i_2 
       (.I0(\uhalf_instr_reg[15] [18]),
        .I1(doutA[18]),
        .I2(hi_pre_fetch_addr),
        .I3(\uhalf_instr_reg[15] [2]),
        .I4(doutA[2]),
        .I5(biu_irack),
        .O(rdata_fe[2]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[3]_i_2 
       (.I0(\uhalf_instr_reg[15] [19]),
        .I1(doutA[19]),
        .I2(hi_pre_fetch_addr),
        .I3(\uhalf_instr_reg[15] [3]),
        .I4(doutA[3]),
        .I5(biu_irack),
        .O(rdata_fe[3]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[4]_i_2 
       (.I0(\uhalf_instr_reg[15] [20]),
        .I1(doutA[20]),
        .I2(hi_pre_fetch_addr),
        .I3(\uhalf_instr_reg[15] [4]),
        .I4(doutA[4]),
        .I5(biu_irack),
        .O(rdata_fe[4]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[5]_i_2 
       (.I0(\uhalf_instr_reg[15] [21]),
        .I1(doutA[21]),
        .I2(hi_pre_fetch_addr),
        .I3(\uhalf_instr_reg[15] [5]),
        .I4(doutA[5]),
        .I5(biu_irack),
        .O(rdata_fe[5]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[6]_i_2 
       (.I0(\uhalf_instr_reg[15] [22]),
        .I1(doutA[22]),
        .I2(hi_pre_fetch_addr),
        .I3(\uhalf_instr_reg[15] [6]),
        .I4(doutA[6]),
        .I5(biu_irack),
        .O(rdata_fe[6]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[7]_i_2 
       (.I0(\uhalf_instr_reg[15] [23]),
        .I1(doutA[23]),
        .I2(hi_pre_fetch_addr),
        .I3(\uhalf_instr_reg[15] [7]),
        .I4(doutA[7]),
        .I5(biu_irack),
        .O(rdata_fe[7]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[8]_i_2 
       (.I0(\uhalf_instr_reg[15] [24]),
        .I1(doutA[24]),
        .I2(hi_pre_fetch_addr),
        .I3(\uhalf_instr_reg[15] [8]),
        .I4(doutA[8]),
        .I5(biu_irack),
        .O(rdata_fe[8]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[9]_i_2 
       (.I0(\uhalf_instr_reg[15] [25]),
        .I1(doutA[25]),
        .I2(hi_pre_fetch_addr),
        .I3(\uhalf_instr_reg[15] [9]),
        .I4(doutA[9]),
        .I5(biu_irack),
        .O(rdata_fe[9]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \hold_reg1[31]_i_1 
       (.I0(biu_rdy),
        .I1(rst_fptr_align_ex),
        .O(\hold_reg1_reg[31] ));
  FDCE \hsize_1_0_reg[0] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(biu_write_reg_0[0]),
        .Q(\hsizecore_reg_reg[1] [0]));
  FDCE \hsize_1_0_reg[1] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(biu_write_reg_0[1]),
        .Q(\hsizecore_reg_reg[1] [1]));
  LUT6 #(
    .INIT(64'h8A8AAA0A8080A000)) 
    \htranscoreext_reg[1]_i_2 
       (.I0(\ahb_addr_state_10_reg[0]_0 ),
        .I1(ahb_addr_state_10[1]),
        .I2(biu_commit_reg),
        .I3(ahb_addr_state_11[1]),
        .I4(\htranscoreext_reg[1]_i_5_n_0 ),
        .I5(ahb_addr_state_0x[1]),
        .O(HTRANScoreext));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7F007FFF)) 
    \htranscoreext_reg[1]_i_3 
       (.I0(biu_addr_31_29_reg[30]),
        .I1(biu_addr_31_29_reg[31]),
        .I2(biu_addr_31_29_reg[29]),
        .I3(haddr_en_reg),
        .I4(asel_ppb_reg),
        .O(\ahb_addr_state_10_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h0355CF55)) 
    \htranscoreext_reg[1]_i_4 
       (.I0(ahb_addr_state_0x[1]),
        .I1(\htranscoreext_reg[1]_i_5_n_0 ),
        .I2(ahb_addr_state_11[1]),
        .I3(biu_commit_reg),
        .I4(ahb_addr_state_10[1]),
        .O(\haddrcore_reg_reg[0] ));
  LUT3 #(
    .INIT(8'h7F)) 
    \htranscoreext_reg[1]_i_5 
       (.I0(biu_addr_31_29_reg[30]),
        .I1(biu_addr_31_29_reg[31]),
        .I2(biu_addr_31_29_reg[29]),
        .O(\htranscoreext_reg[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4545550540405000)) 
    \htranscoreppb_reg[1]_i_1 
       (.I0(\ahb_addr_state_10_reg[0]_0 ),
        .I1(ahb_addr_state_10[1]),
        .I2(biu_commit_reg),
        .I3(ahb_addr_state_11[1]),
        .I4(\htranscoreext_reg[1]_i_5_n_0 ),
        .I5(ahb_addr_state_0x[1]),
        .O(\htranscoreppb_reg_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    iWLAST_i_2
       (.I0(SYSRESETn),
        .O(\HWDATA_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    i_biu_drack_i_1
       (.I0(dsel_dside),
        .I1(i_biu_rfault_i_2_n_0),
        .I2(\ahb_data_state_reg_n_0_[0] ),
        .I3(dsel_write),
        .O(nxt_biu_drack));
  FDCE i_biu_drack_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(nxt_biu_drack),
        .Q(biu_drack));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    i_biu_irack_i_1
       (.I0(dsel_dside),
        .I1(i_biu_rfault_i_2_n_0),
        .I2(\ahb_data_state_reg_n_0_[0] ),
        .I3(dsel_write),
        .O(nxt_biu_irack));
  FDCE i_biu_irack_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(nxt_biu_irack),
        .Q(biu_irack));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i_biu_rfault_i_1
       (.I0(\ahb_data_state[0]_i_3_n_0 ),
        .I1(i_biu_rfault_i_2_n_0),
        .O(nxt_biu_rfault));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hEAEF2A20)) 
    i_biu_rfault_i_2
       (.I0(core_hold_reg),
        .I1(dsel_ppb),
        .I2(\ahb_data_state_reg_n_0_[0] ),
        .I3(\ahb_addr_state_10_reg[0]_0 ),
        .I4(ahb_rd_en),
        .O(i_biu_rfault_i_2_n_0));
  FDCE i_biu_rfault_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(nxt_biu_rfault),
        .Q(biu_rfault));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    i_biu_wfault_i_1
       (.I0(i_biu_rfault_i_2_n_0),
        .I1(dsel_write),
        .I2(dap_ext_dsel),
        .I3(HReadyReg_reg),
        .I4(dsel_ppb),
        .I5(\ahb_data_state_reg_n_0_[0] ),
        .O(nxt_biu_wfault));
  FDCE i_biu_wfault_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(nxt_biu_wfault),
        .Q(biu_wfault));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_irq_lvl[0]_i_1 
       (.I0(\i_tck_lvl_reg[1] [6]),
        .I1(irq_pri_lvl_wr_en),
        .I2(irq_lvl[0]),
        .O(\i_irq_lvl_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_irq_lvl[1]_i_1 
       (.I0(\i_tck_lvl_reg[1] [7]),
        .I1(irq_pri_lvl_wr_en),
        .I2(irq_lvl[1]),
        .O(\i_irq_lvl_reg[1] ));
  LUT6 #(
    .INIT(64'h0CCCFFFF0CCC0444)) 
    \i_pend_state[3]_i_1 
       (.I0(HWDATAcoreext[27]),
        .I1(\i_pend_state_reg[3]_0 ),
        .I2(\dp_ipsr_7to2_reg[7] ),
        .I3(nvic_excpt_taken),
        .I4(\i_haddr_q_reg[2] ),
        .I5(HWDATAcoreext[28]),
        .O(\i_pend_state_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \imm_held[10]_i_1 
       (.I0(biu_rdy),
        .I1(last_phase_ex),
        .O(adv_de_to_ex));
  LUT5 #(
    .INIT(32'h0000FEEE)) 
    instr_faulted_i_1
       (.I0(instr_faulted),
        .I1(u_fault),
        .I2(biu_rfault),
        .I3(biu_drack),
        .I4(adv_de_to_ex),
        .O(nxt_instr_faulted));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    load_xpsr_de_i_1
       (.I0(biu_rdy),
        .I1(hold_reg2_mask),
        .O(i_dbg_wdata_sel_de_reg));
  LUT6 #(
    .INIT(64'h5554545444444444)) 
    locked_up_i_1
       (.I0(biu_rfault),
        .I1(biu_ack),
        .I2(locked_up_i_4_n_0),
        .I3(locked_up_i_5_n_0),
        .I4(locked_up_i_6_n_0),
        .I5(locked_up_i_7_n_0),
        .O(biu_rdy));
  LUT6 #(
    .INIT(64'hAAAABFAAAAAAAAAA)) 
    locked_up_i_4
       (.I0(locked_up_i_9_n_0),
        .I1(HPROTcore),
        .I2(biu_dsb),
        .I3(HWRITEcore),
        .I4(biu_write_reg),
        .I5(\ahb_addr_state_10_reg[0]_0 ),
        .O(locked_up_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h1D111DDD)) 
    locked_up_i_5
       (.I0(ahb_addr_state_0x[1]),
        .I1(biu_commit_reg),
        .I2(ahb_addr_state_10[1]),
        .I3(\htranscoreext_reg[1]_i_5_n_0 ),
        .I4(ahb_addr_state_11[1]),
        .O(locked_up_i_5_n_0));
  LUT5 #(
    .INIT(32'h1D111DDD)) 
    locked_up_i_6
       (.I0(ahb_addr_state_0x[0]),
        .I1(biu_commit_reg),
        .I2(ahb_addr_state_10[0]),
        .I3(\htranscoreext_reg[1]_i_5_n_0 ),
        .I4(ahb_addr_state_11[0]),
        .O(locked_up_i_6_n_0));
  LUT5 #(
    .INIT(32'h0070FFFF)) 
    locked_up_i_7
       (.I0(dsel_dside),
        .I1(biu_dsb),
        .I2(dsel_write),
        .I3(dsel_ppb),
        .I4(\ahb_data_state_reg_n_0_[0] ),
        .O(locked_up_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    locked_up_i_9
       (.I0(core_req_state_1x),
        .I1(biu_commit_reg),
        .I2(core_req_state_0x),
        .O(locked_up_i_9_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \pc_ex[31]_i_1 
       (.I0(adv_de_to_ex),
        .I1(first32_ex),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[0]_i_1 
       (.I0(\uhalf_instr_reg[15] [16]),
        .I1(doutA[16]),
        .I2(biu_irack),
        .O(\uhalf_instr_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[10]_i_1 
       (.I0(\uhalf_instr_reg[15] [26]),
        .I1(doutA[26]),
        .I2(biu_irack),
        .O(\uhalf_instr_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[11]_i_1 
       (.I0(\uhalf_instr_reg[15] [27]),
        .I1(doutA[27]),
        .I2(biu_irack),
        .O(\uhalf_instr_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[12]_i_1 
       (.I0(\uhalf_instr_reg[15] [28]),
        .I1(doutA[28]),
        .I2(biu_irack),
        .O(\uhalf_instr_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[13]_i_1 
       (.I0(\uhalf_instr_reg[15] [29]),
        .I1(doutA[29]),
        .I2(biu_irack),
        .O(\uhalf_instr_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[14]_i_1 
       (.I0(\uhalf_instr_reg[15] [30]),
        .I1(doutA[30]),
        .I2(biu_irack),
        .O(\uhalf_instr_reg[15]_0 [14]));
  LUT6 #(
    .INIT(64'h8888888888888A88)) 
    \uhalf_instr[15]_i_1 
       (.I0(fetch_internal),
        .I1(biu_irack),
        .I2(biu_commit_reg),
        .I3(irack),
        .I4(biu_addr_31_29_reg[30]),
        .I5(biu_addr_31_29_reg[29]),
        .O(\uhalf_instr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[15]_i_2 
       (.I0(\uhalf_instr_reg[15] [31]),
        .I1(doutA[31]),
        .I2(biu_irack),
        .O(\uhalf_instr_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[1]_i_1 
       (.I0(\uhalf_instr_reg[15] [17]),
        .I1(doutA[17]),
        .I2(biu_irack),
        .O(\uhalf_instr_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[2]_i_1 
       (.I0(\uhalf_instr_reg[15] [18]),
        .I1(doutA[18]),
        .I2(biu_irack),
        .O(\uhalf_instr_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[3]_i_1 
       (.I0(\uhalf_instr_reg[15] [19]),
        .I1(doutA[19]),
        .I2(biu_irack),
        .O(\uhalf_instr_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[4]_i_1 
       (.I0(\uhalf_instr_reg[15] [20]),
        .I1(doutA[20]),
        .I2(biu_irack),
        .O(\uhalf_instr_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[5]_i_1 
       (.I0(\uhalf_instr_reg[15] [21]),
        .I1(doutA[21]),
        .I2(biu_irack),
        .O(\uhalf_instr_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[6]_i_1 
       (.I0(\uhalf_instr_reg[15] [22]),
        .I1(doutA[22]),
        .I2(biu_irack),
        .O(\uhalf_instr_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[7]_i_1 
       (.I0(\uhalf_instr_reg[15] [23]),
        .I1(doutA[23]),
        .I2(biu_irack),
        .O(\uhalf_instr_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[8]_i_1 
       (.I0(\uhalf_instr_reg[15] [24]),
        .I1(doutA[24]),
        .I2(biu_irack),
        .O(\uhalf_instr_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[9]_i_1 
       (.I0(\uhalf_instr_reg[15] [25]),
        .I1(doutA[25]),
        .I2(biu_irack),
        .O(\uhalf_instr_reg[15]_0 [9]));
  FDCE \wdata_reg[0] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[0]),
        .Q(wdata[0]));
  FDCE \wdata_reg[10] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[10]),
        .Q(wdata[10]));
  FDCE \wdata_reg[11] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[11]),
        .Q(wdata[11]));
  FDCE \wdata_reg[12] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[12]),
        .Q(wdata[12]));
  FDCE \wdata_reg[13] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[13]),
        .Q(wdata[13]));
  FDCE \wdata_reg[14] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[14]),
        .Q(wdata[14]));
  FDCE \wdata_reg[15] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[15]),
        .Q(wdata[15]));
  FDCE \wdata_reg[16] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[16]),
        .Q(wdata[16]));
  FDCE \wdata_reg[17] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[17]),
        .Q(wdata[17]));
  FDCE \wdata_reg[18] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[18]),
        .Q(wdata[18]));
  FDCE \wdata_reg[19] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[19]),
        .Q(wdata[19]));
  FDCE \wdata_reg[1] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[1]),
        .Q(wdata[1]));
  FDCE \wdata_reg[20] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[20]),
        .Q(wdata[20]));
  FDCE \wdata_reg[21] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[21]),
        .Q(wdata[21]));
  FDCE \wdata_reg[22] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[22]),
        .Q(wdata[22]));
  FDCE \wdata_reg[23] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[23]),
        .Q(wdata[23]));
  FDCE \wdata_reg[24] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[24]),
        .Q(wdata[24]));
  FDCE \wdata_reg[25] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[25]),
        .Q(wdata[25]));
  FDCE \wdata_reg[26] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[26]),
        .Q(wdata[26]));
  FDCE \wdata_reg[27] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[27]),
        .Q(wdata[27]));
  FDCE \wdata_reg[28] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[28]),
        .Q(wdata[28]));
  FDCE \wdata_reg[29] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[29]),
        .Q(wdata[29]));
  FDCE \wdata_reg[2] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[2]),
        .Q(wdata[2]));
  FDCE \wdata_reg[30] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[30]),
        .Q(wdata[30]));
  FDCE \wdata_reg[31] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(SYSRESETn_1),
        .D(p_1_in2_in[31]),
        .Q(wdata[31]));
  FDCE \wdata_reg[3] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[3]),
        .Q(wdata[3]));
  FDCE \wdata_reg[4] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[4]),
        .Q(wdata[4]));
  FDCE \wdata_reg[5] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[5]),
        .Q(wdata[5]));
  FDCE \wdata_reg[6] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[6]),
        .Q(wdata[6]));
  FDCE \wdata_reg[7] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[7]),
        .Q(wdata[7]));
  FDCE \wdata_reg[8] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[8]),
        .Q(wdata[8]));
  FDCE \wdata_reg[9] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(\HWDATA_reg[0]_0 ),
        .D(p_1_in2_in[9]),
        .Q(wdata[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_core
   (fetch_internal,
    hi_pre_fetch_addr,
    \imm_held_reg[0] ,
    LOCKUP,
    micro_code_de,
    nvic_excpt_taken,
    use_dp_ipsr_reg,
    nvic_excpt_ret_taken,
    instr_faulted,
    int_fault_ex,
    nvic_excpt_svc_valid,
    excpt_isb_de,
    rst_fptr_align_ex,
    hold_reg2_mask,
    last_phase_ex,
    first32_ex,
    \pc_ex_reg[6] ,
    dreq_wr_ex,
    biu_write,
    biu_dsb,
    excpt_ret_de,
    r_amt4_ex2_reg,
    irack,
    \en_itcm_core_reg[1] ,
    \hsize_1_0_reg[1] ,
    O,
    \core_req_state_1x_reg[0] ,
    D,
    \i_pend_state_reg[2] ,
    \r_int_actv_lvl_reg[1] ,
    \r_int_actv_lvl_reg[1]_0 ,
    \r_int_actv_lvl_reg[1]_1 ,
    int_actv,
    r_int_actv_reg,
    nmi_actv,
    \i_pend_state_reg[1] ,
    hdf_actv,
    \i_pend_state_reg[3] ,
    \i_pend_state_reg[5] ,
    \HRDATA_reg[3] ,
    biu_dreq,
    p_1_in2_in,
    u_fault,
    not_itcm_au0,
    biu_commit,
    nvic_primask,
    \biu_addr_31_29_reg_reg[31] ,
    ITCMBYTEWR,
    DTCMBYTEWR,
    biu_rdy,
    HCLK,
    last_uncond_phase_ex_reg,
    adv_de_to_ex,
    SYSRESETn_0,
    nxt_instr_faulted,
    SYSRESETn_1,
    pf_fault_fe,
    dreq_wr_ex_reg,
    nxt_dwack,
    SYSRESETn,
    lockup_pend_reg,
    nxt_mult_out0_carry_i_7,
    \i_haddr_q_reg[2] ,
    \tck_reload_reg[5] ,
    \i_haddr_q_reg[2]_0 ,
    \HWDATA_reg[31] ,
    \i_haddr_q_reg[2]_1 ,
    svc_lvl_0,
    Q,
    \i_svc_lvl_reg[1] ,
    \i_pend_state_reg[2]_0 ,
    int_prev,
    NMI,
    r_hdf_actv,
    r_nmi_actv,
    \i_psv_lvl_reg[1] ,
    irq_lvl,
    \i_haddr_q_reg[2]_2 ,
    \i_haddr_q_reg[4] ,
    biu_wfault,
    rdata_fe,
    mcode_req__3,
    nvic_excpt_pend,
    biu_drack,
    biu_rfault,
    biu_commit_reg,
    biu_irack,
    biu_commit_au35_in,
    biu_commit_au2__0,
    non_tcm_xn_au,
    \en_itcm_core_reg[0] ,
    en_itcm_core,
    nxt_mult_out0_carry_i_8,
    \biu_rdata_reg[31] ,
    doutA,
    \genblk3[1].ram_block_reg_3_1 ,
    E,
    \biu_rdata_reg[31]_0 ,
    \pend_lvl_num_reg[4] ,
    first32_ex_reg,
    rst_fptr_align_ex_reg);
  output fetch_internal;
  output hi_pre_fetch_addr;
  output \imm_held_reg[0] ;
  output LOCKUP;
  output micro_code_de;
  output nvic_excpt_taken;
  output use_dp_ipsr_reg;
  output nvic_excpt_ret_taken;
  output instr_faulted;
  output int_fault_ex;
  output nvic_excpt_svc_valid;
  output excpt_isb_de;
  output rst_fptr_align_ex;
  output hold_reg2_mask;
  output last_phase_ex;
  output first32_ex;
  output \pc_ex_reg[6] ;
  output dreq_wr_ex;
  output biu_write;
  output biu_dsb;
  output excpt_ret_de;
  output r_amt4_ex2_reg;
  output irack;
  output \en_itcm_core_reg[1] ;
  output [1:0]\hsize_1_0_reg[1] ;
  output [3:0]O;
  output \core_req_state_1x_reg[0] ;
  output [1:0]D;
  output [2:0]\i_pend_state_reg[2] ;
  output [0:0]\r_int_actv_lvl_reg[1] ;
  output \r_int_actv_lvl_reg[1]_0 ;
  output \r_int_actv_lvl_reg[1]_1 ;
  output int_actv;
  output [2:0]r_int_actv_reg;
  output nmi_actv;
  output \i_pend_state_reg[1] ;
  output hdf_actv;
  output \i_pend_state_reg[3] ;
  output \i_pend_state_reg[5] ;
  output \HRDATA_reg[3] ;
  output biu_dreq;
  output [31:0]p_1_in2_in;
  output u_fault;
  output not_itcm_au0;
  output biu_commit;
  output nvic_primask;
  output [31:0]\biu_addr_31_29_reg_reg[31] ;
  output [3:0]ITCMBYTEWR;
  output [3:0]DTCMBYTEWR;
  input biu_rdy;
  input HCLK;
  input last_uncond_phase_ex_reg;
  input adv_de_to_ex;
  input SYSRESETn_0;
  input nxt_instr_faulted;
  input SYSRESETn_1;
  input pf_fault_fe;
  input dreq_wr_ex_reg;
  input nxt_dwack;
  input SYSRESETn;
  input lockup_pend_reg;
  input nxt_mult_out0_carry_i_7;
  input \i_haddr_q_reg[2] ;
  input \tck_reload_reg[5] ;
  input \i_haddr_q_reg[2]_0 ;
  input [0:0]\HWDATA_reg[31] ;
  input \i_haddr_q_reg[2]_1 ;
  input [0:0]svc_lvl_0;
  input [0:0]Q;
  input \i_svc_lvl_reg[1] ;
  input [2:0]\i_pend_state_reg[2]_0 ;
  input [0:0]int_prev;
  input NMI;
  input r_hdf_actv;
  input r_nmi_actv;
  input [0:0]\i_psv_lvl_reg[1] ;
  input [0:0]irq_lvl;
  input \i_haddr_q_reg[2]_2 ;
  input [0:0]\i_haddr_q_reg[4] ;
  input biu_wfault;
  input [15:0]rdata_fe;
  input mcode_req__3;
  input nvic_excpt_pend;
  input biu_drack;
  input biu_rfault;
  input biu_commit_reg;
  input biu_irack;
  input biu_commit_au35_in;
  input biu_commit_au2__0;
  input non_tcm_xn_au;
  input \en_itcm_core_reg[0] ;
  input [1:0]en_itcm_core;
  input nxt_mult_out0_carry_i_8;
  input [31:0]\biu_rdata_reg[31] ;
  input [31:0]doutA;
  input [31:0]\genblk3[1].ram_block_reg_3_1 ;
  input [0:0]E;
  input [15:0]\biu_rdata_reg[31]_0 ;
  input [4:0]\pend_lvl_num_reg[4] ;
  input [0:0]first32_ex_reg;
  input [0:0]rst_fptr_align_ex_reg;

  wire [1:0]D;
  wire [3:0]DTCMBYTEWR;
  wire [0:0]E;
  wire HCLK;
  wire \HRDATA_reg[3] ;
  wire [0:0]\HWDATA_reg[31] ;
  wire [3:0]ITCMBYTEWR;
  wire LOCKUP;
  wire NMI;
  wire [3:0]O;
  wire [0:0]Q;
  wire SYSRESETn;
  wire SYSRESETn_0;
  wire SYSRESETn_1;
  wire [31:0]a_reg_0;
  wire a_reg_mask0;
  wire adv_de_to_ex;
  wire au_a_use_pc_ex;
  wire [31:1]au_in_a;
  wire au_zero;
  wire [31:0]\biu_addr_31_29_reg_reg[31] ;
  wire [31:1]biu_addr_non_au;
  wire biu_commit;
  wire biu_commit_au2__0;
  wire biu_commit_au35_in;
  wire biu_commit_non_au;
  wire biu_commit_reg;
  wire biu_drack;
  wire biu_dreq;
  wire biu_dsb;
  wire biu_irack;
  wire [31:0]\biu_rdata_reg[31] ;
  wire [15:0]\biu_rdata_reg[31]_0 ;
  wire biu_rdy;
  wire biu_rfault;
  wire biu_wfault;
  wire biu_write;
  wire c_flag;
  wire c_flag_mux;
  wire c_flag_wf;
  wire carry_in_ex;
  wire \core_req_state_1x_reg[0] ;
  wire dbg_wdata_sel_ex;
  wire [31:0]doutA;
  wire [0:0]dp_sbit_ctl_ex;
  wire dreq_rd_ex;
  wire dreq_wr_ex;
  wire dreq_wr_ex_reg;
  wire [1:0]en_itcm_core;
  wire \en_itcm_core_reg[0] ;
  wire \en_itcm_core_reg[1] ;
  wire excpt_isb_de;
  wire excpt_ret_de;
  wire excpt_ret_fe1;
  wire fetch_internal;
  wire first32_ex;
  wire [0:0]first32_ex_reg;
  wire force_c_in_ex;
  wire fptr_align;
  wire fptr_wdata;
  wire [31:0]\genblk3[1].ram_block_reg_3_1 ;
  wire hdf_actv;
  wire hi_pre_fetch_addr;
  wire [31:0]hold_reg1;
  wire [31:0]hold_reg2;
  wire hold_reg20;
  wire hold_reg2_mask;
  wire [1:0]\hsize_1_0_reg[1] ;
  wire \i_haddr_q_reg[2] ;
  wire \i_haddr_q_reg[2]_0 ;
  wire \i_haddr_q_reg[2]_1 ;
  wire \i_haddr_q_reg[2]_2 ;
  wire [0:0]\i_haddr_q_reg[4] ;
  wire \i_pend_state_reg[1] ;
  wire [2:0]\i_pend_state_reg[2] ;
  wire [2:0]\i_pend_state_reg[2]_0 ;
  wire \i_pend_state_reg[3] ;
  wire \i_pend_state_reg[5] ;
  wire [0:0]\i_psv_lvl_reg[1] ;
  wire \i_svc_lvl_reg[1] ;
  wire [0:0]imm_ex;
  wire \imm_held_reg[0] ;
  wire instr_faulted;
  wire [15:0]instr_fe;
  wire int_actv;
  wire int_fault_ex;
  wire [0:0]int_prev;
  wire irack;
  wire ireq_ldpc;
  wire [0:0]irq_lvl;
  wire last_phase_ex;
  wire last_uncond_phase_ex_reg;
  wire load_fptr;
  wire load_xpsr_we;
  wire lockup_pend_reg;
  wire ls_byte_ex;
  wire ls_half_ex;
  wire mcode_req__3;
  wire [15:8]mem_r_data_s;
  wire mem_r_data_sign;
  wire [31:16]mem_r_data_u;
  wire [7:0]mem_r_data_u__0;
  wire [31:24]mem_w_data;
  wire micro_code_de;
  wire [31:16]mult_out;
  wire n_flag;
  wire nmi_actv;
  wire non_tcm_xn_au;
  wire not_itcm_au0;
  wire nvic_excpt_pend;
  wire nvic_excpt_ret_taken;
  wire nvic_excpt_svc_valid;
  wire nvic_excpt_taken;
  wire nvic_primask;
  wire nxt_dwack;
  wire nxt_fetch_internal;
  wire nxt_instr_faulted;
  wire nxt_int_rack;
  wire nxt_mult_out0_carry_i_7;
  wire nxt_mult_out0_carry_i_8;
  wire [3:0]nxt_rptr_a_ex;
  wire [3:0]nxt_rptr_b_ex;
  wire nxt_z_flag_mux;
  wire [31:2]p_0_in;
  wire [6:0]p_0_in1_in;
  wire [7:7]p_0_in__0;
  wire [7:7]p_1_in;
  wire [31:0]p_1_in2_in;
  wire [6:0]p_1_in__0;
  wire [0:0]p_1_out;
  wire [7:7]p_2_in;
  wire [6:0]p_2_in__0;
  wire \pc_ex_reg[6] ;
  wire pc_mask1_ex;
  wire [1:1]pc_read_ex;
  wire [4:0]\pend_lvl_num_reg[4] ;
  wire pf_fault_fe;
  wire pre_fetch_addr_1;
  wire r_amt4_ex2_reg;
  wire r_hdf_actv;
  wire [0:0]\r_int_actv_lvl_reg[1] ;
  wire \r_int_actv_lvl_reg[1]_0 ;
  wire \r_int_actv_lvl_reg[1]_1 ;
  wire [2:0]r_int_actv_reg;
  wire r_nmi_actv;
  wire rd_mux_a_ex;
  wire [15:0]rdata_fe;
  wire rst_fptr_align_ex;
  wire [0:0]rst_fptr_align_ex_reg;
  wire se_half_wb;
  wire sel_wf_c;
  wire sel_wf_v;
  wire [31:1]seq_fetch_addr;
  wire sh_c_flag;
  wire [31:0]shift_out;
  wire [0:0]svc_lvl_0;
  wire [1:0]swz_ctl0_ex;
  wire [1:0]swz_ctl_ex;
  wire \tck_reload_reg[5] ;
  wire [31:31]\u_alu_dec/au_in_b ;
  wire \u_alu_dec/z_27_20__6 ;
  wire u_ctrl_n_0;
  wire u_ctrl_n_119;
  wire u_ctrl_n_120;
  wire u_ctrl_n_121;
  wire u_ctrl_n_122;
  wire u_ctrl_n_123;
  wire u_ctrl_n_124;
  wire u_ctrl_n_125;
  wire u_ctrl_n_126;
  wire u_ctrl_n_127;
  wire u_ctrl_n_128;
  wire u_ctrl_n_129;
  wire u_ctrl_n_130;
  wire u_ctrl_n_136;
  wire u_ctrl_n_137;
  wire u_ctrl_n_138;
  wire u_ctrl_n_139;
  wire u_ctrl_n_213;
  wire u_ctrl_n_214;
  wire u_ctrl_n_215;
  wire u_ctrl_n_216;
  wire u_ctrl_n_217;
  wire u_ctrl_n_218;
  wire u_ctrl_n_219;
  wire u_ctrl_n_220;
  wire u_ctrl_n_221;
  wire u_ctrl_n_222;
  wire u_ctrl_n_223;
  wire u_ctrl_n_224;
  wire u_ctrl_n_225;
  wire u_ctrl_n_226;
  wire u_ctrl_n_227;
  wire u_ctrl_n_228;
  wire u_ctrl_n_229;
  wire u_ctrl_n_230;
  wire u_ctrl_n_231;
  wire u_ctrl_n_232;
  wire u_ctrl_n_233;
  wire u_ctrl_n_234;
  wire u_ctrl_n_235;
  wire u_ctrl_n_236;
  wire u_ctrl_n_237;
  wire u_ctrl_n_238;
  wire u_ctrl_n_239;
  wire u_ctrl_n_240;
  wire u_ctrl_n_241;
  wire u_ctrl_n_242;
  wire u_ctrl_n_243;
  wire u_ctrl_n_244;
  wire u_ctrl_n_245;
  wire u_ctrl_n_246;
  wire u_ctrl_n_247;
  wire u_ctrl_n_256;
  wire u_ctrl_n_257;
  wire u_ctrl_n_258;
  wire u_ctrl_n_259;
  wire u_ctrl_n_260;
  wire u_ctrl_n_261;
  wire u_ctrl_n_262;
  wire u_ctrl_n_263;
  wire u_ctrl_n_307;
  wire u_ctrl_n_314;
  wire u_ctrl_n_315;
  wire u_ctrl_n_316;
  wire u_ctrl_n_317;
  wire u_ctrl_n_318;
  wire u_ctrl_n_319;
  wire u_ctrl_n_320;
  wire u_ctrl_n_321;
  wire u_ctrl_n_322;
  wire u_ctrl_n_323;
  wire u_ctrl_n_324;
  wire u_ctrl_n_325;
  wire u_ctrl_n_327;
  wire u_ctrl_n_328;
  wire u_ctrl_n_329;
  wire u_ctrl_n_330;
  wire u_ctrl_n_331;
  wire u_ctrl_n_332;
  wire u_ctrl_n_333;
  wire u_ctrl_n_334;
  wire u_ctrl_n_37;
  wire u_ctrl_n_38;
  wire u_ctrl_n_39;
  wire u_ctrl_n_40;
  wire u_ctrl_n_41;
  wire u_ctrl_n_42;
  wire u_ctrl_n_43;
  wire u_ctrl_n_44;
  wire u_ctrl_n_45;
  wire u_ctrl_n_46;
  wire u_ctrl_n_47;
  wire u_ctrl_n_48;
  wire u_ctrl_n_49;
  wire u_ctrl_n_50;
  wire u_ctrl_n_51;
  wire u_ctrl_n_52;
  wire u_ctrl_n_53;
  wire u_ctrl_n_54;
  wire u_ctrl_n_55;
  wire u_ctrl_n_56;
  wire u_ctrl_n_57;
  wire u_ctrl_n_58;
  wire u_ctrl_n_59;
  wire u_ctrl_n_60;
  wire u_ctrl_n_61;
  wire u_ctrl_n_62;
  wire u_ctrl_n_63;
  wire u_ctrl_n_64;
  wire u_ctrl_n_65;
  wire u_ctrl_n_66;
  wire u_ctrl_n_67;
  wire u_ctrl_n_68;
  wire u_ctrl_n_69;
  wire u_ctrl_n_70;
  wire u_ctrl_n_71;
  wire u_ctrl_n_72;
  wire u_ctrl_n_75;
  wire u_ctrl_n_77;
  wire u_dp_n_1;
  wire u_dp_n_100;
  wire u_dp_n_101;
  wire u_dp_n_102;
  wire u_dp_n_103;
  wire u_dp_n_104;
  wire u_dp_n_105;
  wire u_dp_n_106;
  wire u_dp_n_107;
  wire u_dp_n_108;
  wire u_dp_n_109;
  wire u_dp_n_110;
  wire u_dp_n_111;
  wire u_dp_n_112;
  wire u_dp_n_265;
  wire u_dp_n_27;
  wire u_dp_n_28;
  wire u_dp_n_29;
  wire u_dp_n_30;
  wire u_dp_n_31;
  wire u_dp_n_312;
  wire u_dp_n_313;
  wire u_dp_n_315;
  wire u_dp_n_316;
  wire u_dp_n_317;
  wire u_dp_n_318;
  wire u_dp_n_32;
  wire u_dp_n_320;
  wire u_dp_n_323;
  wire u_dp_n_33;
  wire u_dp_n_34;
  wire u_dp_n_35;
  wire u_dp_n_356;
  wire u_dp_n_357;
  wire u_dp_n_358;
  wire u_dp_n_359;
  wire u_dp_n_36;
  wire u_dp_n_360;
  wire u_dp_n_361;
  wire u_dp_n_362;
  wire u_dp_n_363;
  wire u_dp_n_364;
  wire u_dp_n_365;
  wire u_dp_n_366;
  wire u_dp_n_367;
  wire u_dp_n_368;
  wire u_dp_n_369;
  wire u_dp_n_37;
  wire u_dp_n_370;
  wire u_dp_n_371;
  wire u_dp_n_372;
  wire u_dp_n_38;
  wire u_dp_n_384;
  wire u_dp_n_39;
  wire u_dp_n_4;
  wire u_dp_n_40;
  wire u_dp_n_41;
  wire u_dp_n_42;
  wire u_dp_n_43;
  wire u_dp_n_44;
  wire u_dp_n_45;
  wire u_dp_n_46;
  wire u_dp_n_47;
  wire u_dp_n_48;
  wire u_dp_n_49;
  wire u_dp_n_5;
  wire u_dp_n_50;
  wire u_dp_n_51;
  wire u_dp_n_52;
  wire u_dp_n_53;
  wire u_dp_n_54;
  wire u_dp_n_55;
  wire u_dp_n_56;
  wire u_dp_n_57;
  wire u_dp_n_58;
  wire u_dp_n_59;
  wire u_dp_n_60;
  wire u_dp_n_81;
  wire u_dp_n_82;
  wire u_dp_n_83;
  wire u_dp_n_84;
  wire u_dp_n_85;
  wire u_dp_n_86;
  wire u_dp_n_87;
  wire u_dp_n_88;
  wire u_dp_n_89;
  wire u_dp_n_90;
  wire u_dp_n_91;
  wire u_dp_n_92;
  wire u_dp_n_93;
  wire u_dp_n_94;
  wire u_dp_n_95;
  wire u_dp_n_96;
  wire u_dp_n_97;
  wire u_dp_n_98;
  wire u_dp_n_99;
  wire \u_excpt/load_xpsr_ex ;
  wire u_fault;
  wire \u_mem_ctl/nxt_dtcm_sel ;
  wire \u_mem_ctl/nxt_irack ;
  wire \u_mem_ctl/nxt_itcm_sel ;
  wire \u_mem_ctl/nxt_w_u_fault ;
  wire \u_mul_shft/u_shft/do_lsl__0 ;
  wire [4:0]\u_mul_shft/u_shft/m_amt ;
  wire \u_mul_shft/u_shft/m_ext ;
  wire \u_mul_shft/u_shft/m_invert ;
  wire \u_mul_shft/u_shft/propagate_c__1 ;
  wire \u_r_bank/reg_file_a ;
  wire update_fptr_align0;
  wire update_n_ex;
  wire update_pc;
  wire update_v_ex;
  wire use_c_flag_ex;
  wire use_dp_ipsr_reg;
  wire use_imm_ex;
  wire v_flag;
  wire v_flag_wf;
  wire w_enable_ex;
  wire [3:0]wptr_ex;
  wire write_buffer0;
  wire write_flags_ex;
  wire z_flag;
  wire [1:0]z_flag_mux_ctl_ex;
  wire ze_half_wb;
  wire zero_a_ex;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_ctl u_ctrl
       (.D({u_ctrl_n_41,u_ctrl_n_42,u_ctrl_n_43,u_ctrl_n_44,u_ctrl_n_45,u_ctrl_n_46,u_ctrl_n_47,u_ctrl_n_48,u_ctrl_n_49,u_ctrl_n_50,u_ctrl_n_51,u_ctrl_n_52,u_ctrl_n_53,u_ctrl_n_54,u_ctrl_n_55,u_ctrl_n_56,u_ctrl_n_57,u_ctrl_n_58,u_ctrl_n_59,u_ctrl_n_60,u_ctrl_n_61,u_ctrl_n_62,u_ctrl_n_63,u_ctrl_n_64,u_ctrl_n_65,u_ctrl_n_66,u_ctrl_n_67,u_ctrl_n_68,u_ctrl_n_69,u_ctrl_n_70,u_ctrl_n_71,u_ctrl_n_72}),
        .DI(carry_in_ex),
        .E(update_pc),
        .HCLK(HCLK),
        .\HRDATA_reg[3] (\HRDATA_reg[3] ),
        .\HRDATA_reg[5] (D),
        .\HWDATA_reg[31] (\HWDATA_reg[31] ),
        .LOCKUP(LOCKUP),
        .NMI(NMI),
        .O({u_ctrl_n_37,u_ctrl_n_38,u_ctrl_n_39,u_ctrl_n_40}),
        .Q(imm_ex),
        .SYSRESETn(SYSRESETn),
        .SYSRESETn_0(SYSRESETn_0),
        .SYSRESETn_1(u_dp_n_1),
        .SYSRESETn_2(SYSRESETn_1),
        .a_reg_0({a_reg_0[31:3],a_reg_0[1:0]}),
        .a_reg_mask0(a_reg_mask0),
        .adv_de_to_ex(adv_de_to_ex),
        .asel_write_reg(biu_write),
        .au_a_use_pc_ex(au_a_use_pc_ex),
        .au_zero(au_zero),
        .b_reg_0({u_dp_n_28,u_dp_n_29,u_dp_n_30,u_dp_n_31,u_dp_n_32,u_dp_n_33,u_dp_n_34,u_dp_n_35,u_dp_n_36,u_dp_n_37,u_dp_n_38,u_dp_n_39,u_dp_n_40,u_dp_n_41,u_dp_n_42,u_dp_n_43,u_dp_n_44,u_dp_n_45,u_dp_n_46,u_dp_n_47,u_dp_n_48,u_dp_n_49,u_dp_n_50,u_dp_n_51,u_dp_n_52,u_dp_n_53,u_dp_n_54,u_dp_n_55,u_dp_n_56,u_dp_n_57,u_dp_n_58,u_dp_n_59}),
        .\biu_addr_31_29_reg_reg[31] (\biu_addr_31_29_reg_reg[31] ),
        .biu_addr_non_au(biu_addr_non_au),
        .biu_commit(biu_commit),
        .biu_commit_au2__0(biu_commit_au2__0),
        .biu_commit_au35_in(biu_commit_au35_in),
        .biu_commit_non_au(biu_commit_non_au),
        .biu_dreq(biu_dreq),
        .biu_dsb(biu_dsb),
        .\biu_rdata_reg[0] (u_dp_n_265),
        .\biu_rdata_reg[15] (mem_r_data_u__0),
        .\biu_rdata_reg[1] (u_dp_n_312),
        .\biu_rdata_reg[2] (u_dp_n_313),
        .\biu_rdata_reg[3] (u_dp_n_315),
        .\biu_rdata_reg[4] (u_dp_n_316),
        .\biu_rdata_reg[5] (u_dp_n_317),
        .\biu_rdata_reg[6] (u_dp_n_318),
        .\biu_rdata_reg[7] (u_dp_n_320),
        .biu_rdy(biu_rdy),
        .biu_wfault(biu_wfault),
        .biu_write_reg_0(dreq_wr_ex),
        .c_flag(c_flag),
        .c_flag_mux(c_flag_mux),
        .c_flag_mux_reg(u_ctrl_n_75),
        .c_flag_mux_reg_0(u_ctrl_n_315),
        .c_flag_wf(c_flag_wf),
        .c_flag_wf_reg(u_ctrl_n_314),
        .\core_req_state_1x_reg[0] (\core_req_state_1x_reg[0] ),
        .dbg_wdata_sel_ex(dbg_wdata_sel_ex),
        .do_lsl__0(\u_mul_shft/u_shft/do_lsl__0 ),
        .dp_sbit_ctl_ex(dp_sbit_ctl_ex),
        .dreq_rd_ex(dreq_rd_ex),
        .\en_itcm_core_reg[0] (\en_itcm_core_reg[0] ),
        .\en_itcm_core_reg[1] (\en_itcm_core_reg[1] ),
        .excpt_isb_de(excpt_isb_de),
        .excpt_ret_fe1(excpt_ret_fe1),
        .fetch_internal_reg(fetch_internal),
        .first32_ex_reg_0(first32_ex),
        .first32_ex_reg_1(first32_ex_reg),
        .first_ex_phase_reg_0(last_phase_ex),
        .force_c_in_ex(force_c_in_ex),
        .fptr_align(fptr_align),
        .fptr_align_reg(u_dp_n_384),
        .fptr_wdata(fptr_wdata),
        .hdf_actv(hdf_actv),
        .\hold_reg1_reg[15] (mem_r_data_s),
        .\hold_reg1_reg[16] (u_ctrl_n_77),
        .\hold_reg1_reg[31] (hold_reg1),
        .\hold_reg1_reg[7] (swz_ctl_ex),
        .\hold_reg2_reg[31] ({u_ctrl_n_217,u_ctrl_n_218,u_ctrl_n_219,u_ctrl_n_220,u_ctrl_n_221,u_ctrl_n_222,u_ctrl_n_223,u_ctrl_n_224,u_ctrl_n_225,u_ctrl_n_226,u_ctrl_n_227,u_ctrl_n_228,u_ctrl_n_229,u_ctrl_n_230,u_ctrl_n_231,u_ctrl_n_232,u_ctrl_n_233,u_ctrl_n_234,u_ctrl_n_235,u_ctrl_n_236,u_ctrl_n_237,u_ctrl_n_238,u_ctrl_n_239,u_ctrl_n_240,u_ctrl_n_241,u_ctrl_n_242,u_ctrl_n_243,u_ctrl_n_244,u_ctrl_n_245,u_ctrl_n_246,u_ctrl_n_247,p_1_out}),
        .\hold_reg2_reg[31]_0 (hold_reg20),
        .\hold_reg2_reg[31]_1 (hold_reg2),
        .\hsize_1_0_reg[1] (\hsize_1_0_reg[1] ),
        .i_active_sp_reg(u_ctrl_n_307),
        .i_dbg_wdata_sel_ex_reg(u_ctrl_n_0),
        .\i_haddr_q_reg[2] (\i_haddr_q_reg[2] ),
        .\i_haddr_q_reg[2]_0 (\i_haddr_q_reg[2]_0 ),
        .\i_haddr_q_reg[2]_1 (\i_haddr_q_reg[2]_1 ),
        .\i_haddr_q_reg[2]_2 (\i_haddr_q_reg[2]_2 ),
        .\i_haddr_q_reg[4] (\i_haddr_q_reg[4] ),
        .\i_mcode_dec_reg[0] (excpt_ret_de),
        .\i_mult_out_reg[15]__1 ({u_dp_n_357,u_dp_n_358,u_dp_n_359,u_dp_n_360,u_dp_n_361,u_dp_n_362,u_dp_n_363,u_dp_n_364,u_dp_n_365,u_dp_n_366,u_dp_n_367,u_dp_n_368,u_dp_n_369,u_dp_n_370,u_dp_n_371,u_dp_n_372}),
        .\i_pend_state_reg[1] (\i_pend_state_reg[1] ),
        .\i_pend_state_reg[2] (nvic_excpt_taken),
        .\i_pend_state_reg[2]_0 (\i_pend_state_reg[2] ),
        .\i_pend_state_reg[2]_1 (\i_pend_state_reg[2]_0 ),
        .\i_pend_state_reg[3] (\i_pend_state_reg[3] ),
        .\i_pend_state_reg[5] (\i_pend_state_reg[5] ),
        .\i_psv_lvl_reg[1] (\i_psv_lvl_reg[1] ),
        .\i_svc_lvl_reg[1] (\i_svc_lvl_reg[1] ),
        .\i_tck_lvl_reg[1] (Q),
        .\imm_held_reg[0] (\imm_held_reg[0] ),
        .int_actv(int_actv),
        .int_fault_ex(int_fault_ex),
        .int_fault_ex_reg(micro_code_de),
        .int_prev(int_prev),
        .ireq_ldpc(ireq_ldpc),
        .irq_lvl(irq_lvl),
        .last_instr_faulted_reg(instr_faulted),
        .last_uncond_phase_ex_reg_0(last_uncond_phase_ex_reg),
        .load_fptr(load_fptr),
        .load_xpsr_ex(\u_excpt/load_xpsr_ex ),
        .load_xpsr_we(load_xpsr_we),
        .lockup_pend_reg(lockup_pend_reg),
        .ls_byte_ex(ls_byte_ex),
        .ls_half_ex(ls_half_ex),
        .\m_amt_ex2_reg[1] (u_ctrl_n_136),
        .\m_amt_ex2_reg[2] (u_ctrl_n_137),
        .\m_amt_ex2_reg[3] (u_ctrl_n_138),
        .\m_amt_ex2_reg[4] (\u_mul_shft/u_shft/m_amt ),
        .m_ext(\u_mul_shft/u_shft/m_ext ),
        .m_ext_ex2_reg(u_dp_n_356),
        .m_invert(\u_mul_shft/u_shft/m_invert ),
        .mcode_req__3(mcode_req__3),
        .\mem_held_addr_reg[0] (u_dp_n_4),
        .\mem_held_addr_reg[11] ({u_ctrl_n_123,u_ctrl_n_124,u_ctrl_n_125,u_ctrl_n_126}),
        .\mem_held_addr_reg[15] ({u_ctrl_n_119,u_ctrl_n_120,u_ctrl_n_121,u_ctrl_n_122}),
        .\mem_held_addr_reg[1] (u_dp_n_5),
        .\mem_held_addr_reg[27] ({u_ctrl_n_213,u_ctrl_n_214,u_ctrl_n_215,u_ctrl_n_216}),
        .\mem_held_addr_reg[31] ({O,u_ctrl_n_256,u_ctrl_n_257,u_ctrl_n_258,u_ctrl_n_259,u_ctrl_n_260,u_ctrl_n_261,u_ctrl_n_262,u_ctrl_n_263}),
        .\mem_held_addr_reg[7] ({u_ctrl_n_127,u_ctrl_n_128,u_ctrl_n_129,u_ctrl_n_130}),
        .mem_r_data_sign(mem_r_data_sign),
        .mem_r_data_u(mem_r_data_u),
        .mem_w_data(mem_w_data),
        .mult_out(mult_out),
        .n_flag(n_flag),
        .nmi_actv(nmi_actv),
        .non_tcm_xn_au(non_tcm_xn_au),
        .not_itcm_au0(not_itcm_au0),
        .nvic_excpt_pend(nvic_excpt_pend),
        .nvic_excpt_ret_taken(nvic_excpt_ret_taken),
        .nvic_excpt_svc_valid(nvic_excpt_svc_valid),
        .nvic_primask(nvic_primask),
        .nxt_dtcm_sel(\u_mem_ctl/nxt_dtcm_sel ),
        .nxt_fetch_internal(nxt_fetch_internal),
        .nxt_instr_faulted(nxt_instr_faulted),
        .nxt_int_rack(nxt_int_rack),
        .nxt_irack(\u_mem_ctl/nxt_irack ),
        .nxt_itcm_sel(\u_mem_ctl/nxt_itcm_sel ),
        .nxt_w_u_fault(\u_mem_ctl/nxt_w_u_fault ),
        .nxt_z_flag_mux(nxt_z_flag_mux),
        .p_0_in1_in(p_0_in1_in),
        .p_0_in__0(p_0_in__0),
        .p_1_in(p_1_in),
        .p_1_in2_in(p_1_in2_in),
        .p_1_in__0(p_1_in__0),
        .p_2_in(p_2_in),
        .p_2_in__0({p_2_in__0[6:2],p_2_in__0[0]}),
        .\pc_ex_reg[6]_0 (\pc_ex_reg[6] ),
        .pc_mask1_ex(pc_mask1_ex),
        .pc_read_ex(pc_read_ex),
        .\pc_reg[29] (u_dp_n_81),
        .\pc_reg[31] ({p_0_in,pre_fetch_addr_1}),
        .\pc_reg[31]_0 ({u_dp_n_82,u_dp_n_83,u_dp_n_84,u_dp_n_85,u_dp_n_86,u_dp_n_87,u_dp_n_88,u_dp_n_89,u_dp_n_90,u_dp_n_91,u_dp_n_92,u_dp_n_93,u_dp_n_94,u_dp_n_95,u_dp_n_96,u_dp_n_97,u_dp_n_98,u_dp_n_99,u_dp_n_100,u_dp_n_101,u_dp_n_102,u_dp_n_103,u_dp_n_104,u_dp_n_105,u_dp_n_106,u_dp_n_107,u_dp_n_108,u_dp_n_109,u_dp_n_110,u_dp_n_111,u_dp_n_112}),
        .\pc_reg[31]_1 (u_dp_n_60),
        .\pc_reg[31]_2 (au_in_a),
        .\pend_lvl_num_reg[4] (\pend_lvl_num_reg[4] ),
        .pf_fault_fe(pf_fault_fe),
        .propagate_c__1(\u_mul_shft/u_shft/propagate_c__1 ),
        .r_amt4_ex2_reg(u_ctrl_n_139),
        .r_hdf_actv(r_hdf_actv),
        .\r_int_actv_lvl_reg[1] (\r_int_actv_lvl_reg[1] ),
        .\r_int_actv_lvl_reg[1]_0 (\r_int_actv_lvl_reg[1]_0 ),
        .\r_int_actv_lvl_reg[1]_1 (\r_int_actv_lvl_reg[1]_1 ),
        .r_int_actv_reg(r_int_actv_reg[2]),
        .r_int_actv_reg_0(r_int_actv_reg[1]),
        .r_int_actv_reg_1(r_int_actv_reg[0]),
        .r_nmi_actv(r_nmi_actv),
        .rd_mux_a_ex(rd_mux_a_ex),
        .\reg_file_a_reg[0][0] (u_ctrl_n_334),
        .\reg_file_a_reg[10][0] (u_ctrl_n_329),
        .\reg_file_a_reg[11][0] (u_ctrl_n_324),
        .\reg_file_a_reg[12][0] (u_ctrl_n_328),
        .\reg_file_a_reg[13][0] (u_ctrl_n_325),
        .\reg_file_a_reg[14][0] (u_ctrl_n_327),
        .\reg_file_a_reg[15][0] (\u_r_bank/reg_file_a ),
        .\reg_file_a_reg[1][0] (u_ctrl_n_319),
        .\reg_file_a_reg[2][0] (u_ctrl_n_333),
        .\reg_file_a_reg[3][0] (u_ctrl_n_320),
        .\reg_file_a_reg[4][0] (u_ctrl_n_332),
        .\reg_file_a_reg[5][0] (u_ctrl_n_321),
        .\reg_file_a_reg[6][0] (u_ctrl_n_331),
        .\reg_file_a_reg[7][0] (u_ctrl_n_322),
        .\reg_file_a_reg[8][0] (u_ctrl_n_330),
        .\reg_file_a_reg[9][0] (u_ctrl_n_323),
        .\rf_mux_ctl_ex_reg[2]_0 (u_dp_n_323),
        .\rptr_a_ex_reg[3]_0 (nxt_rptr_a_ex),
        .\rptr_b_ex_reg[3]_0 (nxt_rptr_b_ex),
        .rst_fptr_align_ex(rst_fptr_align_ex),
        .se_half_wb(se_half_wb),
        .sel_wf_c(sel_wf_c),
        .sel_wf_c_reg(u_ctrl_n_316),
        .sel_wf_v(sel_wf_v),
        .sel_wf_v_reg(u_ctrl_n_318),
        .seq_fetch_addr(seq_fetch_addr),
        .sh_c_flag(sh_c_flag),
        .shift_out(shift_out),
        .svc_lvl_0(svc_lvl_0),
        .swz_ctl0_ex(swz_ctl0_ex),
        .\tck_reload_reg[5] (\tck_reload_reg[5] ),
        .u_fault(u_fault),
        .\uhalf_instr_reg[15] (instr_fe),
        .update_fptr_align0(update_fptr_align0),
        .update_n_ex(update_n_ex),
        .update_v_ex(update_v_ex),
        .use_c_flag_ex(use_c_flag_ex),
        .use_dp_ipsr_reg(use_dp_ipsr_reg),
        .use_imm_ex(use_imm_ex),
        .use_imm_ex_reg_0(u_dp_n_27),
        .v_flag(v_flag),
        .v_flag_au_reg(\u_alu_dec/au_in_b ),
        .v_flag_wf(v_flag_wf),
        .v_flag_wf_reg(u_ctrl_n_317),
        .w_enable_ex(w_enable_ex),
        .\wdata_mux_ctl_ex_reg[0]_0 (hold_reg2_mask),
        .wptr_ex(wptr_ex),
        .write_buffer0(write_buffer0),
        .write_flags_ex(write_flags_ex),
        .z_27_20__6(\u_alu_dec/z_27_20__6 ),
        .z_flag(z_flag),
        .z_flag_mux_ctl_ex(z_flag_mux_ctl_ex),
        .ze_half_wb(ze_half_wb),
        .zero_a_ex(zero_a_ex));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_dp u_dp
       (.D({O,u_ctrl_n_213,u_ctrl_n_214,u_ctrl_n_215,u_ctrl_n_216,u_ctrl_n_256,u_ctrl_n_257,u_ctrl_n_258,u_ctrl_n_259,u_ctrl_n_260,u_ctrl_n_261,u_ctrl_n_262,u_ctrl_n_263,u_ctrl_n_119,u_ctrl_n_120,u_ctrl_n_121,u_ctrl_n_122,u_ctrl_n_123,u_ctrl_n_124,u_ctrl_n_125,u_ctrl_n_126,u_ctrl_n_127,u_ctrl_n_128,u_ctrl_n_129,u_ctrl_n_130}),
        .DI(carry_in_ex),
        .DTCMBYTEWR(DTCMBYTEWR),
        .E(\u_r_bank/reg_file_a ),
        .HCLK(HCLK),
        .ITCMBYTEWR(ITCMBYTEWR),
        .O({u_ctrl_n_37,u_ctrl_n_38,u_ctrl_n_39,u_ctrl_n_40}),
        .Q({u_dp_n_82,u_dp_n_83,u_dp_n_84,u_dp_n_85,u_dp_n_86,u_dp_n_87,u_dp_n_88,u_dp_n_89,u_dp_n_90,u_dp_n_91,u_dp_n_92,u_dp_n_93,u_dp_n_94,u_dp_n_95,u_dp_n_96,u_dp_n_97,u_dp_n_98,u_dp_n_99,u_dp_n_100,u_dp_n_101,u_dp_n_102,u_dp_n_103,u_dp_n_104,u_dp_n_105,u_dp_n_106,u_dp_n_107,u_dp_n_108,u_dp_n_109,u_dp_n_110,u_dp_n_111,u_dp_n_112}),
        .SYSRESETn(SYSRESETn),
        .SYSRESETn_0(u_ctrl_n_0),
        .SYSRESETn_1(\imm_held_reg[0] ),
        .SYSRESETn_2(SYSRESETn_0),
        .SYSRESETn_3(SYSRESETn_1),
        .SYSRESETn_4(\pc_ex_reg[6] ),
        .a_reg_0({a_reg_0[31:3],a_reg_0[1:0]}),
        .a_reg_mask0(a_reg_mask0),
        .au_a_use_pc_ex(au_a_use_pc_ex),
        .au_zero(au_zero),
        .b_reg_0({u_dp_n_28,u_dp_n_29,u_dp_n_30,u_dp_n_31,u_dp_n_32,u_dp_n_33,u_dp_n_34,u_dp_n_35,u_dp_n_36,u_dp_n_37,u_dp_n_38,u_dp_n_39,u_dp_n_40,u_dp_n_41,u_dp_n_42,u_dp_n_43,u_dp_n_44,u_dp_n_45,u_dp_n_46,u_dp_n_47,u_dp_n_48,u_dp_n_49,u_dp_n_50,u_dp_n_51,u_dp_n_52,u_dp_n_53,u_dp_n_54,u_dp_n_55,u_dp_n_56,u_dp_n_57,u_dp_n_58,u_dp_n_59}),
        .\biu_addr_31_29_reg_reg[31] (hold_reg1),
        .biu_addr_non_au(biu_addr_non_au),
        .biu_commit_non_au(biu_commit_non_au),
        .biu_drack(biu_drack),
        .\biu_rdata_reg[31] (\biu_rdata_reg[31] ),
        .biu_rdy(biu_rdy),
        .biu_rfault(biu_rfault),
        .biu_write_reg(biu_write),
        .c_flag(c_flag),
        .c_flag_mux(c_flag_mux),
        .c_flag_mux_reg_0(u_ctrl_n_315),
        .c_flag_wf(c_flag_wf),
        .dbg_wdata_sel_ex(dbg_wdata_sel_ex),
        .do_lsl__0(\u_mul_shft/u_shft/do_lsl__0 ),
        .doutA(doutA),
        .dp_sbit_ctl_ex(dp_sbit_ctl_ex),
        .drack_reg(u_dp_n_1),
        .dreq_rd_ex(dreq_rd_ex),
        .dreq_wr_ex_reg(dreq_wr_ex_reg),
        .dtcm_sel_reg(u_dp_n_60),
        .en_itcm_core(en_itcm_core),
        .excpt_ret_de_reg(u_dp_n_81),
        .excpt_ret_fe1(excpt_ret_fe1),
        .first_ex_phase_reg({p_0_in,pre_fetch_addr_1}),
        .force_c_in_ex(force_c_in_ex),
        .fptr_align(fptr_align),
        .fptr_align_reg(u_dp_n_384),
        .fptr_wdata(fptr_wdata),
        .\genblk3[1].ram_block_reg_0_1 (u_dp_n_4),
        .\genblk3[1].ram_block_reg_0_1_0 (u_dp_n_5),
        .\genblk3[1].ram_block_reg_3_1 (\genblk3[1].ram_block_reg_3_1 ),
        .\hold_reg1_reg[0]_0 (u_dp_n_265),
        .\hold_reg1_reg[1]_0 (u_dp_n_312),
        .\hold_reg1_reg[2]_0 (u_dp_n_313),
        .\hold_reg1_reg[3]_0 (u_dp_n_315),
        .\hold_reg1_reg[4]_0 (u_dp_n_316),
        .\hold_reg1_reg[5]_0 (u_dp_n_317),
        .\hold_reg1_reg[6]_0 (u_dp_n_318),
        .\hold_reg1_reg[7]_0 (mem_r_data_u__0),
        .\hold_reg1_reg[7]_1 (u_dp_n_320),
        .i_active_sp_reg(u_dp_n_356),
        .\imm_ex_reg[0] (imm_ex),
        .\imm_ex_reg[1] (u_ctrl_n_137),
        .\imm_ex_reg[4] (u_ctrl_n_139),
        .invert_b_ex_reg(\u_alu_dec/au_in_b ),
        .irack(irack),
        .ireq_ldpc(ireq_ldpc),
        .last_uncond_phase_ex_reg(nxt_rptr_a_ex),
        .ldm_base_load_reg(hold_reg20),
        .load_fptr(load_fptr),
        .load_xpsr_ex(\u_excpt/load_xpsr_ex ),
        .load_xpsr_we(load_xpsr_we),
        .locked_up_reg(update_pc),
        .ls_byte_ex(ls_byte_ex),
        .ls_half_ex(ls_half_ex),
        .m_ext(\u_mul_shft/u_shft/m_ext ),
        .m_invert(\u_mul_shft/u_shft/m_invert ),
        .m_invert_ex2_reg(u_dp_n_27),
        .\mem_held_addr_reg[1]_0 (u_ctrl_n_77),
        .mem_r_data_sign(mem_r_data_sign),
        .mem_r_data_u(mem_r_data_u),
        .mem_w_data(mem_w_data),
        .mult_out(mult_out),
        .n_flag(n_flag),
        .not_itcm_au0(not_itcm_au0),
        .nxt_dtcm_sel(\u_mem_ctl/nxt_dtcm_sel ),
        .nxt_dwack(nxt_dwack),
        .nxt_irack(\u_mem_ctl/nxt_irack ),
        .nxt_itcm_sel(\u_mem_ctl/nxt_itcm_sel ),
        .nxt_mult_out0_carry_i_7(nxt_mult_out0_carry_i_7),
        .nxt_mult_out0_carry_i_8(nxt_mult_out0_carry_i_8),
        .nxt_rptr_b_ex(nxt_rptr_b_ex),
        .nxt_w_u_fault(\u_mem_ctl/nxt_w_u_fault ),
        .nxt_z_flag_mux(nxt_z_flag_mux),
        .p_0_in1_in(p_0_in1_in),
        .p_0_in__0(p_0_in__0),
        .p_1_in(p_1_in),
        .p_1_in__0(p_1_in__0),
        .p_2_in(p_2_in),
        .p_2_in__0({p_2_in__0[6:2],p_2_in__0[0]}),
        .pc_mask1_ex(pc_mask1_ex),
        .pc_read_ex(pc_read_ex),
        .\pc_reg[31]_0 ({u_ctrl_n_217,u_ctrl_n_218,u_ctrl_n_219,u_ctrl_n_220,u_ctrl_n_221,u_ctrl_n_222,u_ctrl_n_223,u_ctrl_n_224,u_ctrl_n_225,u_ctrl_n_226,u_ctrl_n_227,u_ctrl_n_228,u_ctrl_n_229,u_ctrl_n_230,u_ctrl_n_231,u_ctrl_n_232,u_ctrl_n_233,u_ctrl_n_234,u_ctrl_n_235,u_ctrl_n_236,u_ctrl_n_237,u_ctrl_n_238,u_ctrl_n_239,u_ctrl_n_240,u_ctrl_n_241,u_ctrl_n_242,u_ctrl_n_243,u_ctrl_n_244,u_ctrl_n_245,u_ctrl_n_246,u_ctrl_n_247,p_1_out}),
        .pre_update_c_ex_reg(u_ctrl_n_316),
        .pre_update_c_ex_reg_0(u_ctrl_n_314),
        .pre_update_v_ex_reg(u_ctrl_n_318),
        .pre_update_v_ex_reg_0(u_ctrl_n_317),
        .propagate_c__1(\u_mul_shft/u_shft/propagate_c__1 ),
        .r_amt4_ex2_reg(r_amt4_ex2_reg),
        .rd_mux_a_ex(rd_mux_a_ex),
        .\reg_file_a_reg[15][15] ({u_dp_n_357,u_dp_n_358,u_dp_n_359,u_dp_n_360,u_dp_n_361,u_dp_n_362,u_dp_n_363,u_dp_n_364,u_dp_n_365,u_dp_n_366,u_dp_n_367,u_dp_n_368,u_dp_n_369,u_dp_n_370,u_dp_n_371,u_dp_n_372}),
        .\rf0_mux_ctl_ex_reg[0] (u_ctrl_n_307),
        .rf_wdata({u_ctrl_n_41,u_ctrl_n_42,u_ctrl_n_43,u_ctrl_n_44,u_ctrl_n_45,u_ctrl_n_46,u_ctrl_n_47,u_ctrl_n_48,u_ctrl_n_49,u_ctrl_n_50,u_ctrl_n_51,u_ctrl_n_52,u_ctrl_n_53,u_ctrl_n_54,u_ctrl_n_55,u_ctrl_n_56,u_ctrl_n_57,u_ctrl_n_58,u_ctrl_n_59,u_ctrl_n_60,u_ctrl_n_61,u_ctrl_n_62,u_ctrl_n_63,u_ctrl_n_64,u_ctrl_n_65,u_ctrl_n_66,u_ctrl_n_67,u_ctrl_n_68,u_ctrl_n_69,u_ctrl_n_70,u_ctrl_n_71,u_ctrl_n_72}),
        .rst_fptr_align_ex_reg(rst_fptr_align_ex_reg),
        .se_byte_wb_reg(mem_r_data_s),
        .se_half_wb(se_half_wb),
        .sel_wf_c(sel_wf_c),
        .sel_wf_v(sel_wf_v),
        .seq_fetch_addr(seq_fetch_addr),
        .sh_c_flag(sh_c_flag),
        .\shift_op_reg[0] (\u_mul_shft/u_shft/m_amt ),
        .\shift_op_reg[1] (u_ctrl_n_138),
        .\shift_op_reg[1]_0 (u_ctrl_n_136),
        .shift_out(shift_out),
        .swz_ctl0_ex(swz_ctl0_ex),
        .\swz_ctl_ex_reg[1] (swz_ctl_ex),
        .update_fptr_align0(update_fptr_align0),
        .update_n_ex(update_n_ex),
        .update_v_ex(update_v_ex),
        .use_c_flag_ex(use_c_flag_ex),
        .use_imm_ex(use_imm_ex),
        .use_imm_ex_reg(u_ctrl_n_75),
        .v_flag(v_flag),
        .v_flag_au_reg_0(au_in_a),
        .v_flag_wf(v_flag_wf),
        .w_enable_ex(w_enable_ex),
        .\wdata_reg[31] (hold_reg2),
        .wptr_ex(wptr_ex),
        .\wptr_ex_reg[0] (u_ctrl_n_333),
        .\wptr_ex_reg[1] (u_ctrl_n_327),
        .\wptr_ex_reg[1]_0 (u_ctrl_n_324),
        .\wptr_ex_reg[1]_1 (u_ctrl_n_330),
        .\wptr_ex_reg[1]_2 (u_ctrl_n_322),
        .\wptr_ex_reg[1]_3 (u_ctrl_n_332),
        .\wptr_ex_reg[1]_4 (u_ctrl_n_320),
        .\wptr_ex_reg[1]_5 (u_ctrl_n_319),
        .\wptr_ex_reg[1]_6 (u_ctrl_n_334),
        .\wptr_ex_reg[2] (u_ctrl_n_328),
        .\wptr_ex_reg[2]_0 (u_ctrl_n_331),
        .\wptr_ex_reg[2]_1 (u_ctrl_n_321),
        .\wptr_ex_reg[3] (u_ctrl_n_325),
        .\wptr_ex_reg[3]_0 (u_ctrl_n_329),
        .\wptr_ex_reg[3]_1 (u_ctrl_n_323),
        .write_flags_ex(write_flags_ex),
        .z_27_20__6(\u_alu_dec/z_27_20__6 ),
        .z_flag(z_flag),
        .z_flag_mux_ctl_ex(z_flag_mux_ctl_ex),
        .z_flag_mux_reg_0(u_dp_n_323),
        .ze_half_wb(ze_half_wb),
        .zero_a_ex(zero_a_ex));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_fetch u_fetch
       (.E(E),
        .HCLK(HCLK),
        .SYSRESETn(u_ctrl_n_0),
        .SYSRESETn_0(\imm_held_reg[0] ),
        .biu_commit_reg(biu_commit_reg),
        .biu_irack(biu_irack),
        .\biu_rdata_reg[31] (\biu_rdata_reg[31]_0 ),
        .biu_rdy(biu_rdy),
        .fetch_internal(fetch_internal),
        .first_ex_phase_reg(pre_fetch_addr_1),
        .\held_instr0_reg[15] (instr_fe),
        .hi_pre_fetch_addr(hi_pre_fetch_addr),
        .irack(irack),
        .nxt_fetch_internal(nxt_fetch_internal),
        .nxt_int_rack(nxt_int_rack),
        .rdata_fe(rdata_fe),
        .write_buffer0(write_buffer0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_ctl
   (i_dbg_wdata_sel_ex_reg,
    load_xpsr_ex,
    \imm_held_reg[0] ,
    LOCKUP,
    int_fault_ex_reg,
    \i_pend_state_reg[2] ,
    use_dp_ipsr_reg,
    nvic_excpt_ret_taken,
    last_instr_faulted_reg,
    int_fault_ex,
    nvic_excpt_svc_valid,
    excpt_isb_de,
    rst_fptr_align_ex,
    dbg_wdata_sel_ex,
    \wdata_mux_ctl_ex_reg[0]_0 ,
    first_ex_phase_reg_0,
    first32_ex_reg_0,
    ireq_ldpc,
    use_imm_ex,
    \pc_ex_reg[6]_0 ,
    use_c_flag_ex,
    force_c_in_ex,
    au_a_use_pc_ex,
    zero_a_ex,
    pc_mask1_ex,
    dreq_rd_ex,
    biu_write_reg_0,
    se_half_wb,
    ze_half_wb,
    ls_byte_ex,
    ls_half_ex,
    asel_write_reg,
    rd_mux_a_ex,
    biu_dsb,
    \i_mcode_dec_reg[0] ,
    fptr_align,
    \en_itcm_core_reg[1] ,
    O,
    D,
    \hsize_1_0_reg[1] ,
    c_flag_mux_reg,
    Q,
    \hold_reg1_reg[16] ,
    \hold_reg1_reg[7] ,
    \rptr_a_ex_reg[3]_0 ,
    wptr_ex,
    \pc_reg[31] ,
    \mem_held_addr_reg[15] ,
    \mem_held_addr_reg[11] ,
    \mem_held_addr_reg[7] ,
    \m_amt_ex2_reg[4] ,
    \m_amt_ex2_reg[1] ,
    \m_amt_ex2_reg[2] ,
    \m_amt_ex2_reg[3] ,
    r_amt4_ex2_reg,
    \hold_reg1_reg[15] ,
    \core_req_state_1x_reg[0] ,
    \HRDATA_reg[5] ,
    \i_pend_state_reg[2]_0 ,
    \r_int_actv_lvl_reg[1] ,
    \r_int_actv_lvl_reg[1]_0 ,
    \r_int_actv_lvl_reg[1]_1 ,
    int_actv,
    r_int_actv_reg,
    r_int_actv_reg_0,
    r_int_actv_reg_1,
    nmi_actv,
    \i_pend_state_reg[1] ,
    hdf_actv,
    \i_pend_state_reg[3] ,
    \i_pend_state_reg[5] ,
    \HRDATA_reg[3] ,
    nxt_fetch_internal,
    nxt_int_rack,
    write_flags_ex,
    update_n_ex,
    update_v_ex,
    E,
    update_fptr_align0,
    \rptr_b_ex_reg[3]_0 ,
    w_enable_ex,
    biu_dreq,
    excpt_ret_fe1,
    p_1_in2_in,
    \mem_held_addr_reg[27] ,
    \hold_reg2_reg[31] ,
    \hold_reg2_reg[31]_0 ,
    nxt_dtcm_sel,
    u_fault,
    \mem_held_addr_reg[31] ,
    biu_commit,
    nxt_itcm_sel,
    nvic_primask,
    nxt_irack,
    \biu_addr_31_29_reg_reg[31] ,
    nxt_z_flag_mux,
    z_flag_mux_ctl_ex,
    v_flag_au_reg,
    m_ext,
    do_lsl__0,
    m_invert,
    i_active_sp_reg,
    swz_ctl0_ex,
    dp_sbit_ctl_ex,
    a_reg_mask0,
    nxt_w_u_fault,
    propagate_c__1,
    c_flag_wf_reg,
    c_flag_mux_reg_0,
    sel_wf_c_reg,
    v_flag_wf_reg,
    sel_wf_v_reg,
    \reg_file_a_reg[1][0] ,
    \reg_file_a_reg[3][0] ,
    \reg_file_a_reg[5][0] ,
    \reg_file_a_reg[7][0] ,
    \reg_file_a_reg[9][0] ,
    \reg_file_a_reg[11][0] ,
    \reg_file_a_reg[13][0] ,
    \reg_file_a_reg[15][0] ,
    \reg_file_a_reg[14][0] ,
    \reg_file_a_reg[12][0] ,
    \reg_file_a_reg[10][0] ,
    \reg_file_a_reg[8][0] ,
    \reg_file_a_reg[6][0] ,
    \reg_file_a_reg[4][0] ,
    \reg_file_a_reg[2][0] ,
    \reg_file_a_reg[0][0] ,
    last_uncond_phase_ex_reg_0,
    HCLK,
    biu_rdy,
    adv_de_to_ex,
    SYSRESETn_0,
    nxt_instr_faulted,
    SYSRESETn_1,
    SYSRESETn_2,
    pf_fault_fe,
    fptr_align_reg,
    SYSRESETn,
    lockup_pend_reg,
    fetch_internal_reg,
    b_reg_0,
    p_2_in__0,
    a_reg_0,
    load_fptr,
    fptr_wdata,
    p_2_in,
    \mem_held_addr_reg[1] ,
    biu_addr_non_au,
    seq_fetch_addr,
    mem_r_data_sign,
    \i_haddr_q_reg[2] ,
    \tck_reload_reg[5] ,
    \i_haddr_q_reg[2]_0 ,
    \HWDATA_reg[31] ,
    \i_haddr_q_reg[2]_1 ,
    svc_lvl_0,
    \i_tck_lvl_reg[1] ,
    \i_svc_lvl_reg[1] ,
    \i_pend_state_reg[2]_1 ,
    int_prev,
    NMI,
    r_hdf_actv,
    r_nmi_actv,
    \i_psv_lvl_reg[1] ,
    irq_lvl,
    \i_haddr_q_reg[2]_2 ,
    \i_haddr_q_reg[4] ,
    biu_wfault,
    mcode_req__3,
    nvic_excpt_pend,
    load_xpsr_we,
    \uhalf_instr_reg[15] ,
    write_buffer0,
    \pc_reg[29] ,
    v_flag,
    n_flag,
    z_flag,
    c_flag,
    mem_w_data,
    mem_r_data_u,
    mult_out,
    shift_out,
    \hold_reg1_reg[31] ,
    \hold_reg2_reg[31]_1 ,
    p_0_in__0,
    \pc_reg[31]_0 ,
    p_0_in1_in,
    p_1_in,
    p_1_in__0,
    \biu_rdata_reg[7] ,
    \biu_rdata_reg[6] ,
    \biu_rdata_reg[5] ,
    \biu_rdata_reg[4] ,
    \biu_rdata_reg[3] ,
    \biu_rdata_reg[2] ,
    \biu_rdata_reg[1] ,
    \biu_rdata_reg[0] ,
    biu_commit_au35_in,
    not_itcm_au0,
    \pc_reg[31]_1 ,
    biu_commit_non_au,
    biu_commit_au2__0,
    z_27_20__6,
    non_tcm_xn_au,
    \en_itcm_core_reg[0] ,
    \biu_rdata_reg[15] ,
    \i_mult_out_reg[15]__1 ,
    m_ext_ex2_reg,
    \mem_held_addr_reg[0] ,
    au_zero,
    \rf_mux_ctl_ex_reg[2]_0 ,
    \pc_reg[31]_2 ,
    use_imm_ex_reg_0,
    pc_read_ex,
    DI,
    c_flag_wf,
    sh_c_flag,
    c_flag_mux,
    sel_wf_c,
    v_flag_wf,
    sel_wf_v,
    \pend_lvl_num_reg[4] ,
    first32_ex_reg_1);
  output i_dbg_wdata_sel_ex_reg;
  output load_xpsr_ex;
  output \imm_held_reg[0] ;
  output LOCKUP;
  output int_fault_ex_reg;
  output \i_pend_state_reg[2] ;
  output use_dp_ipsr_reg;
  output nvic_excpt_ret_taken;
  output last_instr_faulted_reg;
  output int_fault_ex;
  output nvic_excpt_svc_valid;
  output excpt_isb_de;
  output rst_fptr_align_ex;
  output dbg_wdata_sel_ex;
  output \wdata_mux_ctl_ex_reg[0]_0 ;
  output first_ex_phase_reg_0;
  output first32_ex_reg_0;
  output ireq_ldpc;
  output use_imm_ex;
  output \pc_ex_reg[6]_0 ;
  output use_c_flag_ex;
  output force_c_in_ex;
  output au_a_use_pc_ex;
  output zero_a_ex;
  output pc_mask1_ex;
  output dreq_rd_ex;
  output biu_write_reg_0;
  output se_half_wb;
  output ze_half_wb;
  output ls_byte_ex;
  output ls_half_ex;
  output asel_write_reg;
  output rd_mux_a_ex;
  output biu_dsb;
  output \i_mcode_dec_reg[0] ;
  output fptr_align;
  output \en_itcm_core_reg[1] ;
  output [3:0]O;
  output [31:0]D;
  output [1:0]\hsize_1_0_reg[1] ;
  output c_flag_mux_reg;
  output [0:0]Q;
  output \hold_reg1_reg[16] ;
  output [1:0]\hold_reg1_reg[7] ;
  output [3:0]\rptr_a_ex_reg[3]_0 ;
  output [3:0]wptr_ex;
  output [30:0]\pc_reg[31] ;
  output [3:0]\mem_held_addr_reg[15] ;
  output [3:0]\mem_held_addr_reg[11] ;
  output [3:0]\mem_held_addr_reg[7] ;
  output [4:0]\m_amt_ex2_reg[4] ;
  output \m_amt_ex2_reg[1] ;
  output \m_amt_ex2_reg[2] ;
  output \m_amt_ex2_reg[3] ;
  output r_amt4_ex2_reg;
  output [7:0]\hold_reg1_reg[15] ;
  output \core_req_state_1x_reg[0] ;
  output [1:0]\HRDATA_reg[5] ;
  output [2:0]\i_pend_state_reg[2]_0 ;
  output [0:0]\r_int_actv_lvl_reg[1] ;
  output \r_int_actv_lvl_reg[1]_0 ;
  output \r_int_actv_lvl_reg[1]_1 ;
  output int_actv;
  output r_int_actv_reg;
  output r_int_actv_reg_0;
  output r_int_actv_reg_1;
  output nmi_actv;
  output \i_pend_state_reg[1] ;
  output hdf_actv;
  output \i_pend_state_reg[3] ;
  output \i_pend_state_reg[5] ;
  output \HRDATA_reg[3] ;
  output nxt_fetch_internal;
  output nxt_int_rack;
  output write_flags_ex;
  output update_n_ex;
  output update_v_ex;
  output [0:0]E;
  output update_fptr_align0;
  output [3:0]\rptr_b_ex_reg[3]_0 ;
  output w_enable_ex;
  output biu_dreq;
  output excpt_ret_fe1;
  output [31:0]p_1_in2_in;
  output [3:0]\mem_held_addr_reg[27] ;
  output [31:0]\hold_reg2_reg[31] ;
  output [0:0]\hold_reg2_reg[31]_0 ;
  output nxt_dtcm_sel;
  output u_fault;
  output [11:0]\mem_held_addr_reg[31] ;
  output biu_commit;
  output nxt_itcm_sel;
  output nvic_primask;
  output nxt_irack;
  output [31:0]\biu_addr_31_29_reg_reg[31] ;
  output nxt_z_flag_mux;
  output [1:0]z_flag_mux_ctl_ex;
  output [0:0]v_flag_au_reg;
  output m_ext;
  output do_lsl__0;
  output m_invert;
  output i_active_sp_reg;
  output [1:0]swz_ctl0_ex;
  output [0:0]dp_sbit_ctl_ex;
  output a_reg_mask0;
  output nxt_w_u_fault;
  output propagate_c__1;
  output c_flag_wf_reg;
  output c_flag_mux_reg_0;
  output sel_wf_c_reg;
  output v_flag_wf_reg;
  output sel_wf_v_reg;
  output [0:0]\reg_file_a_reg[1][0] ;
  output [0:0]\reg_file_a_reg[3][0] ;
  output [0:0]\reg_file_a_reg[5][0] ;
  output [0:0]\reg_file_a_reg[7][0] ;
  output [0:0]\reg_file_a_reg[9][0] ;
  output [0:0]\reg_file_a_reg[11][0] ;
  output [0:0]\reg_file_a_reg[13][0] ;
  output [0:0]\reg_file_a_reg[15][0] ;
  output [0:0]\reg_file_a_reg[14][0] ;
  output [0:0]\reg_file_a_reg[12][0] ;
  output [0:0]\reg_file_a_reg[10][0] ;
  output [0:0]\reg_file_a_reg[8][0] ;
  output [0:0]\reg_file_a_reg[6][0] ;
  output [0:0]\reg_file_a_reg[4][0] ;
  output [0:0]\reg_file_a_reg[2][0] ;
  output [0:0]\reg_file_a_reg[0][0] ;
  input last_uncond_phase_ex_reg_0;
  input HCLK;
  input biu_rdy;
  input adv_de_to_ex;
  input SYSRESETn_0;
  input nxt_instr_faulted;
  input SYSRESETn_1;
  input SYSRESETn_2;
  input pf_fault_fe;
  input fptr_align_reg;
  input SYSRESETn;
  input lockup_pend_reg;
  input fetch_internal_reg;
  input [31:0]b_reg_0;
  input [5:0]p_2_in__0;
  input [30:0]a_reg_0;
  input load_fptr;
  input fptr_wdata;
  input [0:0]p_2_in;
  input \mem_held_addr_reg[1] ;
  input [30:0]biu_addr_non_au;
  input [30:0]seq_fetch_addr;
  input mem_r_data_sign;
  input \i_haddr_q_reg[2] ;
  input \tck_reload_reg[5] ;
  input \i_haddr_q_reg[2]_0 ;
  input [0:0]\HWDATA_reg[31] ;
  input \i_haddr_q_reg[2]_1 ;
  input [0:0]svc_lvl_0;
  input [0:0]\i_tck_lvl_reg[1] ;
  input \i_svc_lvl_reg[1] ;
  input [2:0]\i_pend_state_reg[2]_1 ;
  input [0:0]int_prev;
  input NMI;
  input r_hdf_actv;
  input r_nmi_actv;
  input [0:0]\i_psv_lvl_reg[1] ;
  input [0:0]irq_lvl;
  input \i_haddr_q_reg[2]_2 ;
  input [0:0]\i_haddr_q_reg[4] ;
  input biu_wfault;
  input mcode_req__3;
  input nvic_excpt_pend;
  input load_xpsr_we;
  input [15:0]\uhalf_instr_reg[15] ;
  input write_buffer0;
  input \pc_reg[29] ;
  input v_flag;
  input n_flag;
  input z_flag;
  input c_flag;
  input [7:0]mem_w_data;
  input [15:0]mem_r_data_u;
  input [15:0]mult_out;
  input [31:0]shift_out;
  input [31:0]\hold_reg1_reg[31] ;
  input [31:0]\hold_reg2_reg[31]_1 ;
  input [0:0]p_0_in__0;
  input [30:0]\pc_reg[31]_0 ;
  input [6:0]p_0_in1_in;
  input [0:0]p_1_in;
  input [6:0]p_1_in__0;
  input \biu_rdata_reg[7] ;
  input \biu_rdata_reg[6] ;
  input \biu_rdata_reg[5] ;
  input \biu_rdata_reg[4] ;
  input \biu_rdata_reg[3] ;
  input \biu_rdata_reg[2] ;
  input \biu_rdata_reg[1] ;
  input \biu_rdata_reg[0] ;
  input biu_commit_au35_in;
  input not_itcm_au0;
  input \pc_reg[31]_1 ;
  input biu_commit_non_au;
  input biu_commit_au2__0;
  input z_27_20__6;
  input non_tcm_xn_au;
  input \en_itcm_core_reg[0] ;
  input [7:0]\biu_rdata_reg[15] ;
  input [15:0]\i_mult_out_reg[15]__1 ;
  input m_ext_ex2_reg;
  input \mem_held_addr_reg[0] ;
  input au_zero;
  input \rf_mux_ctl_ex_reg[2]_0 ;
  input [30:0]\pc_reg[31]_2 ;
  input use_imm_ex_reg_0;
  input [0:0]pc_read_ex;
  input [0:0]DI;
  input c_flag_wf;
  input sh_c_flag;
  input c_flag_mux;
  input sel_wf_c;
  input v_flag_wf;
  input sel_wf_v;
  input [4:0]\pend_lvl_num_reg[4] ;
  input [0:0]first32_ex_reg_1;

  wire [31:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire HCLK;
  wire \HRDATA_reg[3] ;
  wire [1:0]\HRDATA_reg[5] ;
  wire [0:0]\HWDATA_reg[31] ;
  wire LOCKUP;
  wire NMI;
  wire [3:0]O;
  wire [0:0]Q;
  wire SYSRESETn;
  wire SYSRESETn_0;
  wire SYSRESETn_1;
  wire SYSRESETn_2;
  wire [30:0]a_reg_0;
  wire a_reg_mask0;
  wire a_use_pc;
  wire active_sp;
  wire adv_de_to_ex;
  wire adv_fe_to_de;
  wire any_dsb_ex0;
  wire asel_write_reg;
  wire au_a_use_pc_ex;
  wire au_a_use_pc_ex_i_2_n_0;
  wire au_a_use_pc_ex_i_3_n_0;
  wire au_a_use_pc_ex_i_4_n_0;
  wire au_b_use_pc_ex;
  wire au_b_use_pc_ex_i_3_n_0;
  wire au_b_use_pc_ex_i_4_n_0;
  wire au_zero;
  wire [31:0]b_reg_0;
  wire b_use_pc;
  wire bcc_first_ex;
  wire bcc_first_ex_i_2_n_0;
  wire [31:0]\biu_addr_31_29_reg_reg[31] ;
  wire [30:0]biu_addr_non_au;
  wire biu_commit;
  wire biu_commit_au2__0;
  wire biu_commit_au35_in;
  wire biu_commit_non_au;
  wire biu_commit_reg_i_10_n_0;
  wire biu_dreq;
  wire biu_dsb;
  wire \biu_rdata_reg[0] ;
  wire [7:0]\biu_rdata_reg[15] ;
  wire \biu_rdata_reg[1] ;
  wire \biu_rdata_reg[2] ;
  wire \biu_rdata_reg[3] ;
  wire \biu_rdata_reg[4] ;
  wire \biu_rdata_reg[5] ;
  wire \biu_rdata_reg[6] ;
  wire \biu_rdata_reg[7] ;
  wire biu_rdy;
  wire biu_wfault;
  wire biu_write_reg_0;
  wire br_first_ex;
  wire br_lr_ex;
  wire br_lr_ex_i_2_n_0;
  wire br_lr_ex_i_3_n_0;
  wire branch_ex;
  wire branch_ex0;
  wire branch_ex_i_4_n_0;
  wire branching_ex;
  wire branching_ex2;
  wire branching_ex_i_1_n_0;
  wire c_flag;
  wire c_flag_mux;
  wire c_flag_mux_i_3_n_0;
  wire c_flag_mux_reg;
  wire c_flag_mux_reg_0;
  wire c_flag_wf;
  wire c_flag_wf_reg;
  wire cc_inv_z;
  wire \cond_ex_reg_n_0_[0] ;
  wire \core_req_state_1x_reg[0] ;
  wire [1:0]count;
  wire cps_data;
  wire cps_data_ex;
  wire cps_ex;
  wire [3:0]cycle_count_ex;
  wire \cycle_count_ex[0]_i_1_n_0 ;
  wire \cycle_count_ex[1]_i_1_n_0 ;
  wire \cycle_count_ex[2]_i_1_n_0 ;
  wire \cycle_count_ex[3]_i_1_n_0 ;
  wire dbg_wdata_sel_ex;
  wire do_lsl__0;
  wire [0:0]dp_sbit_ctl_ex;
  wire dreq_ex;
  wire dreq_rd_ex;
  wire \en_itcm_core_reg[0] ;
  wire \en_itcm_core_reg[1] ;
  wire excpt_isb_de;
  wire excpt_ret_fe;
  wire excpt_ret_fe1;
  wire fetch_internal_reg;
  wire fetch_phase;
  wire first32_ex_reg_0;
  wire [0:0]first32_ex_reg_1;
  wire first_ex_phase;
  wire first_ex_phase_reg_0;
  wire force_c_in_ex;
  wire force_c_in_ex_i_2_n_0;
  wire force_c_in_ex_i_3_n_0;
  wire fptr_align;
  wire fptr_align_reg;
  wire fptr_wdata;
  wire \genblk3[1].ram_block_reg_0_0_i_37_n_0 ;
  wire \genblk3[1].ram_block_reg_2_0_i_6_n_0 ;
  wire hdf_actv;
  wire held_fault0;
  wire held_fault1;
  wire [4:4]held_instr;
  wire [15:0]held_instr0;
  wire held_instr00;
  wire [15:0]held_instr1;
  wire held_instr10;
  wire [7:0]\hold_reg1_reg[15] ;
  wire \hold_reg1_reg[16] ;
  wire [31:0]\hold_reg1_reg[31] ;
  wire [1:0]\hold_reg1_reg[7] ;
  wire [31:0]\hold_reg2_reg[31] ;
  wire [0:0]\hold_reg2_reg[31]_0 ;
  wire [31:0]\hold_reg2_reg[31]_1 ;
  wire [1:0]\hsize_1_0_reg[1] ;
  wire i_active_sp_reg;
  wire i_dbg_wdata_sel_ex_reg;
  wire \i_haddr_q_reg[2] ;
  wire \i_haddr_q_reg[2]_0 ;
  wire \i_haddr_q_reg[2]_1 ;
  wire \i_haddr_q_reg[2]_2 ;
  wire [0:0]\i_haddr_q_reg[4] ;
  wire \i_mcode_dec_reg[0] ;
  wire [15:0]\i_mult_out_reg[15]__1 ;
  wire i_nxt_mul_last_phase_ex_i_1_n_0;
  wire i_nxt_mul_last_phase_ex_reg_n_0;
  wire \i_pend_state_reg[1] ;
  wire \i_pend_state_reg[2] ;
  wire [2:0]\i_pend_state_reg[2]_0 ;
  wire [2:0]\i_pend_state_reg[2]_1 ;
  wire \i_pend_state_reg[3] ;
  wire \i_pend_state_reg[5] ;
  wire [0:0]\i_psv_lvl_reg[1] ;
  wire \i_svc_lvl_reg[1] ;
  wire [0:0]\i_tck_lvl_reg[1] ;
  wire [10:7]imm;
  wire [29:1]imm_ex;
  wire \imm_ex[0]_i_2_n_0 ;
  wire \imm_ex[1]_i_2_n_0 ;
  wire \imm_ex[1]_i_3_n_0 ;
  wire \imm_ex[29]_i_1_n_0 ;
  wire \imm_ex[29]_i_3_n_0 ;
  wire \imm_ex[29]_i_5_n_0 ;
  wire \imm_ex[29]_i_6_n_0 ;
  wire \imm_ex[29]_i_7_n_0 ;
  wire \imm_ex[2]_i_2_n_0 ;
  wire \imm_ex[2]_i_5_n_0 ;
  wire \imm_ex[2]_i_6_n_0 ;
  wire \imm_ex[3]_i_2_n_0 ;
  wire \imm_ex[3]_i_4_n_0 ;
  wire \imm_ex[3]_i_6_n_0 ;
  wire \imm_ex[3]_i_7_n_0 ;
  wire \imm_ex[4]_i_2_n_0 ;
  wire \imm_ex[4]_i_4_n_0 ;
  wire \imm_ex[4]_i_6_n_0 ;
  wire \imm_ex[4]_i_7_n_0 ;
  wire \imm_ex[5]_i_2_n_0 ;
  wire \imm_ex[5]_i_4_n_0 ;
  wire \imm_ex[5]_i_5_n_0 ;
  wire \imm_ex[6]_i_2_n_0 ;
  wire \imm_ex[6]_i_3_n_0 ;
  wire \imm_ex[6]_i_4_n_0 ;
  wire \imm_ex[7]_i_3_n_0 ;
  wire \imm_ex[8]_i_2_n_0 ;
  wire \imm_ex[9]_i_2_n_0 ;
  wire \imm_ex_reg[2]_i_4_n_0 ;
  wire \imm_ex_reg[3]_i_5_n_0 ;
  wire \imm_ex_reg[4]_i_5_n_0 ;
  wire \imm_held_reg[0] ;
  wire \instr_de_reg_n_0_[10] ;
  wire \instr_de_reg_n_0_[11] ;
  wire \instr_de_reg_n_0_[12] ;
  wire \instr_de_reg_n_0_[13] ;
  wire \instr_de_reg_n_0_[14] ;
  wire \instr_de_reg_n_0_[15] ;
  wire \instr_de_reg_n_0_[3] ;
  wire \instr_de_reg_n_0_[5] ;
  wire \instr_de_reg_n_0_[6] ;
  wire \instr_de_reg_n_0_[7] ;
  wire \instr_de_reg_n_0_[9] ;
  wire int_actv;
  wire int_fault_ex;
  wire int_fault_ex_reg;
  wire [0:0]int_prev;
  wire invert_b_ex;
  wire invert_b_ex2;
  wire invert_b_ex2_i_2_n_0;
  wire invert_b_ex2_i_3_n_0;
  wire invert_b_ex2_i_4_n_0;
  wire invert_b_ex2_i_5_n_0;
  wire ireq_ldpc;
  wire [0:0]irq_lvl;
  wire kill_instr_de;
  wire last_instr_faulted_reg;
  wire last_phase_ex1;
  wire last_uncond_phase_ex_reg_0;
  wire ld_slow_ex;
  wire ld_slow_ex_i_1_n_0;
  wire ldm_base;
  wire ldm_base_load;
  wire ldm_base_load_i_2_n_0;
  wire ldm_base_loaded;
  wire ldm_d_done_ex;
  wire ldm_d_done_ex_i_1_n_0;
  wire ldm_pop_ex;
  wire ldm_pop_ex_i_2_n_0;
  wire load_ex;
  wire load_fptr;
  wire load_xpsr_ex;
  wire load_xpsr_we;
  wire lockup_pend_reg;
  wire ls_byte_ex;
  wire ls_byte_ex_i_1_n_0;
  wire ls_byte_ex_i_2_n_0;
  wire ls_half_ex;
  wire ls_half_ex_i_1_n_0;
  wire ls_half_ex_i_2_n_0;
  wire lsm_last_a_phase_ex;
  wire lsm_last_d_phase_ex;
  wire lsm_last_d_phase_ex_i_2_n_0;
  wire lsm_last_d_phase_ex_i_3_n_0;
  wire [0:0]lu_ctl;
  wire [1:0]lu_ctl_ex;
  wire \lu_ctl_ex[1]_i_1_n_0 ;
  wire \m_amt_ex2_reg[1] ;
  wire \m_amt_ex2_reg[2] ;
  wire \m_amt_ex2_reg[3] ;
  wire [4:0]\m_amt_ex2_reg[4] ;
  wire m_ext;
  wire m_ext_ex2_reg;
  wire m_invert;
  wire mcode_req__3;
  wire \mem_held_addr_reg[0] ;
  wire [3:0]\mem_held_addr_reg[11] ;
  wire [3:0]\mem_held_addr_reg[15] ;
  wire \mem_held_addr_reg[1] ;
  wire [3:0]\mem_held_addr_reg[27] ;
  wire [11:0]\mem_held_addr_reg[31] ;
  wire [3:0]\mem_held_addr_reg[7] ;
  wire mem_r_data_sign;
  wire [15:0]mem_r_data_u;
  wire [7:0]mem_w_data;
  wire msr_ex;
  wire mul_ex_i_2_n_0;
  wire mul_ex_i_3_n_0;
  wire mul_ex_reg_n_0;
  wire [15:0]mult_out;
  wire n_flag;
  wire nmi_actv;
  wire no_lo_r_list0;
  wire non_tcm_xn_au;
  wire not_itcm_au0;
  wire nvic_excpt_pend;
  wire nvic_excpt_ret_taken;
  wire nvic_excpt_svc_valid;
  wire nvic_primask;
  wire nxt_bcc_first_ex;
  wire nxt_br_last_ex;
  wire [1:0]nxt_cnt;
  wire nxt_cycle_count_ex2;
  wire nxt_dreq_rd_ex;
  wire nxt_dreq_wr_ex;
  wire nxt_dtcm_sel;
  wire nxt_fetch_internal;
  wire nxt_first_pop_pc_ex;
  wire nxt_force_c_in_ex;
  wire nxt_ifetch;
  wire nxt_ifetch3;
  wire [29:0]nxt_imm_int;
  wire [15:0]nxt_instr_de;
  wire nxt_instr_faulted;
  wire nxt_int_rack;
  wire nxt_invert_b_ex;
  wire nxt_invert_b_ex2;
  wire nxt_irack;
  wire nxt_itcm_sel;
  wire nxt_last_uncond_phase_ex;
  wire nxt_last_uncond_phase_ex2;
  wire nxt_ldm_base;
  wire nxt_ldm_base_load;
  wire nxt_ldm_base_loaded;
  wire [1:1]nxt_pc_mux_ctl_ex;
  wire nxt_pf_fault_de;
  wire nxt_r_list_first_1;
  wire nxt_r_list_first_2;
  wire nxt_r_list_first_3;
  wire nxt_r_list_first_5;
  wire nxt_r_list_first_6;
  wire nxt_r_list_first_7;
  wire nxt_r_list_first_8;
  wire [1:0]nxt_read_addr;
  wire [3:0]nxt_reg_sel;
  wire [1:0]nxt_rf1_mux_ctl_ex;
  wire nxt_w_phase_ex;
  wire nxt_w_u_fault;
  wire [1:0]nxt_wdata_mux_ctl_ex;
  wire [3:3]nxt_wptr_decoded;
  wire [1:0]nxt_write_addr;
  wire nxt_write_sp;
  wire nxt_z_flag_mux;
  wire p_0_in;
  wire p_0_in10_in;
  wire p_0_in11_in;
  wire p_0_in14_in;
  wire p_0_in18_in;
  wire [6:0]p_0_in1_in;
  wire p_0_in9_in;
  wire p_0_in_1;
  wire [0:0]p_0_in__0;
  wire p_10_in;
  wire [0:0]p_1_in;
  wire p_1_in12_in;
  wire p_1_in16_in;
  wire p_1_in18_in;
  wire [31:0]p_1_in2_in;
  wire p_1_in8_in;
  wire [6:0]p_1_in__0;
  wire p_25_in;
  wire [0:0]p_2_in;
  wire [1:1]p_2_in_0;
  wire [5:0]p_2_in__0;
  wire p_8_in;
  wire [31:0]pc_de;
  wire [0:0]pc_ex;
  wire \pc_ex_reg[6]_0 ;
  wire \pc_ex_reg_n_0_[10] ;
  wire \pc_ex_reg_n_0_[11] ;
  wire \pc_ex_reg_n_0_[12] ;
  wire \pc_ex_reg_n_0_[13] ;
  wire \pc_ex_reg_n_0_[14] ;
  wire \pc_ex_reg_n_0_[15] ;
  wire \pc_ex_reg_n_0_[16] ;
  wire \pc_ex_reg_n_0_[17] ;
  wire \pc_ex_reg_n_0_[18] ;
  wire \pc_ex_reg_n_0_[19] ;
  wire \pc_ex_reg_n_0_[1] ;
  wire \pc_ex_reg_n_0_[20] ;
  wire \pc_ex_reg_n_0_[21] ;
  wire \pc_ex_reg_n_0_[22] ;
  wire \pc_ex_reg_n_0_[23] ;
  wire \pc_ex_reg_n_0_[24] ;
  wire \pc_ex_reg_n_0_[25] ;
  wire \pc_ex_reg_n_0_[26] ;
  wire \pc_ex_reg_n_0_[27] ;
  wire \pc_ex_reg_n_0_[28] ;
  wire \pc_ex_reg_n_0_[29] ;
  wire \pc_ex_reg_n_0_[2] ;
  wire \pc_ex_reg_n_0_[30] ;
  wire \pc_ex_reg_n_0_[31] ;
  wire \pc_ex_reg_n_0_[3] ;
  wire \pc_ex_reg_n_0_[4] ;
  wire \pc_ex_reg_n_0_[5] ;
  wire \pc_ex_reg_n_0_[6] ;
  wire \pc_ex_reg_n_0_[7] ;
  wire \pc_ex_reg_n_0_[8] ;
  wire \pc_ex_reg_n_0_[9] ;
  wire pc_mask1_de;
  wire pc_mask1_ex;
  wire [1:1]pc_mux_ctl_ex;
  wire [0:0]pc_read_ex;
  wire \pc_reg[29] ;
  wire [30:0]\pc_reg[31] ;
  wire [30:0]\pc_reg[31]_0 ;
  wire \pc_reg[31]_1 ;
  wire [30:0]\pc_reg[31]_2 ;
  wire [4:0]\pend_lvl_num_reg[4] ;
  wire pf_fault_de;
  wire pf_fault_fe;
  wire pop_pc_ex;
  wire pop_pc_ex_i_2_n_0;
  wire [1:0]pre_pc_mux_ctl_ex;
  wire \pre_pc_mux_ctl_ex[0]_i_1_n_0 ;
  wire pre_update_c_ex;
  wire pre_update_n_ex_i_3_n_0;
  wire pre_update_n_ex_i_4_n_0;
  wire pre_update_n_ex_i_5_n_0;
  wire pre_update_n_ex_i_6_n_0;
  wire pre_update_n_ex_i_7_n_0;
  wire pre_update_v_ex;
  wire pre_update_z_ex;
  wire propagate_c__1;
  wire push_ex;
  wire push_ex_i_2_n_0;
  wire r_amt4_ex2_i_3_n_0;
  wire r_amt4_ex2_reg;
  wire r_hdf_actv;
  wire [0:0]\r_int_actv_lvl_reg[1] ;
  wire \r_int_actv_lvl_reg[1]_0 ;
  wire \r_int_actv_lvl_reg[1]_1 ;
  wire r_int_actv_reg;
  wire r_int_actv_reg_0;
  wire r_int_actv_reg_1;
  wire r_list_c_in;
  wire [8:1]r_list_ex;
  wire [8:1]r_list_first;
  wire \r_list_first[4]_i_1_n_0 ;
  wire \r_list_first[5]_i_3_n_0 ;
  wire \r_list_first[8]_i_2_n_0 ;
  wire [3:0]r_list_offset;
  wire [3:0]r_list_offset_ex;
  wire \r_list_offset_ex[1]_i_2_n_0 ;
  wire \r_list_offset_ex[1]_i_4_n_0 ;
  wire \r_list_offset_ex[3]_i_3_n_0 ;
  wire [2:1]r_list_offset_hi;
  wire [2:0]r_list_offset_lo;
  wire r_nmi_actv;
  wire [5:2]r_off_de;
  wire r_off_de126_out;
  wire rd_mux_a_ex;
  wire rd_mux_a_ex_i_1_n_0;
  wire rd_mux_a_ex_i_2_n_0;
  wire [0:0]read_addr;
  wire \read_addr_reg_n_0_[1] ;
  wire read_buffer1;
  wire \reg_file_a[15][10]_i_2_n_0 ;
  wire \reg_file_a[15][10]_i_4_n_0 ;
  wire \reg_file_a[15][11]_i_2_n_0 ;
  wire \reg_file_a[15][11]_i_4_n_0 ;
  wire \reg_file_a[15][12]_i_2_n_0 ;
  wire \reg_file_a[15][12]_i_4_n_0 ;
  wire \reg_file_a[15][13]_i_2_n_0 ;
  wire \reg_file_a[15][13]_i_4_n_0 ;
  wire \reg_file_a[15][14]_i_2_n_0 ;
  wire \reg_file_a[15][14]_i_4_n_0 ;
  wire \reg_file_a[15][15]_i_10_n_0 ;
  wire \reg_file_a[15][15]_i_2_n_0 ;
  wire \reg_file_a[15][15]_i_4_n_0 ;
  wire \reg_file_a[15][15]_i_5_n_0 ;
  wire \reg_file_a[15][15]_i_6_n_0 ;
  wire \reg_file_a[15][15]_i_9_n_0 ;
  wire \reg_file_a[15][8]_i_2_n_0 ;
  wire \reg_file_a[15][8]_i_4_n_0 ;
  wire \reg_file_a[15][9]_i_2_n_0 ;
  wire \reg_file_a[15][9]_i_4_n_0 ;
  wire [0:0]\reg_file_a_reg[0][0] ;
  wire [0:0]\reg_file_a_reg[10][0] ;
  wire [0:0]\reg_file_a_reg[11][0] ;
  wire [0:0]\reg_file_a_reg[12][0] ;
  wire [0:0]\reg_file_a_reg[13][0] ;
  wire [0:0]\reg_file_a_reg[14][0] ;
  wire [0:0]\reg_file_a_reg[15][0] ;
  wire [0:0]\reg_file_a_reg[1][0] ;
  wire [0:0]\reg_file_a_reg[2][0] ;
  wire [0:0]\reg_file_a_reg[3][0] ;
  wire [0:0]\reg_file_a_reg[4][0] ;
  wire [0:0]\reg_file_a_reg[5][0] ;
  wire [0:0]\reg_file_a_reg[6][0] ;
  wire [0:0]\reg_file_a_reg[7][0] ;
  wire [0:0]\reg_file_a_reg[8][0] ;
  wire [0:0]\reg_file_a_reg[9][0] ;
  wire [3:0]reg_sel;
  wire \reg_sel[1]_i_2_n_0 ;
  wire [1:0]rf0_mux_ctl_ex;
  wire \rf0_mux_ctl_ex[0]_i_4_n_0 ;
  wire \rf0_mux_ctl_ex[0]_i_5_n_0 ;
  wire \rf0_mux_ctl_ex[0]_i_6_n_0 ;
  wire \rf0_mux_ctl_ex[1]_i_4_n_0 ;
  wire [1:0]rf1_mux_ctl_ex;
  wire [2:2]rf_mux_ctl_ex;
  wire [2:0]rf_mux_ctl_ex2;
  wire rf_mux_ctl_ex23;
  wire \rf_mux_ctl_ex[2]_i_6_n_0 ;
  wire \rf_mux_ctl_ex[2]_i_7_n_0 ;
  wire \rf_mux_ctl_ex[2]_i_8_n_0 ;
  wire \rf_mux_ctl_ex_reg[2]_0 ;
  wire \rf_mux_ctl_ex_reg[2]_i_5_n_0 ;
  wire [3:0]rptr_a_de;
  wire [3:0]rptr_a_ex;
  wire [3:0]rptr_a_ex2;
  wire \rptr_a_ex2[0]_i_2_n_0 ;
  wire \rptr_a_ex2[0]_i_3_n_0 ;
  wire \rptr_a_ex2[2]_i_2_n_0 ;
  wire \rptr_a_ex2[2]_i_3_n_0 ;
  wire \rptr_a_ex2[3]_i_3_n_0 ;
  wire \rptr_a_ex2[3]_i_4_n_0 ;
  wire \rptr_a_ex[0]_i_1_n_0 ;
  wire \rptr_a_ex[2]_i_1_n_0 ;
  wire [3:0]\rptr_a_ex_reg[3]_0 ;
  wire [2:0]rptr_b2_de;
  wire [3:0]rptr_b_ex;
  wire [3:0]rptr_b_ex2;
  wire \rptr_b_ex2[0]_i_3_n_0 ;
  wire \rptr_b_ex2[0]_i_4_n_0 ;
  wire \rptr_b_ex2[2]_i_3_n_0 ;
  wire \rptr_b_ex2[2]_i_4_n_0 ;
  wire \rptr_b_ex2[3]_i_3_n_0 ;
  wire \rptr_b_ex2[3]_i_4_n_0 ;
  wire [3:0]\rptr_b_ex_reg[3]_0 ;
  wire rst_fptr_align_ex;
  wire [0:0]sbit_ctl_de;
  wire [0:0]sbit_ctl_ex;
  wire sbit_ex;
  wire sbit_ex_i_2_n_0;
  wire se_byte_wb;
  wire se_byte_wb_i_1_n_0;
  wire se_byte_wb_i_2_n_0;
  wire se_half_wb;
  wire se_half_wb_i_1_n_0;
  wire se_half_wb_i_2_n_0;
  wire se_half_wb_i_3_n_0;
  wire se_half_wb_i_4_n_0;
  wire second32_ex;
  wire second_ex_phase;
  wire second_ex_phase_i_1_n_0;
  wire sel_wf_c;
  wire sel_wf_c_reg;
  wire sel_wf_v;
  wire sel_wf_v_reg;
  wire [30:0]seq_fetch_addr;
  wire sh_c_flag;
  wire shift_ex;
  wire [1:0]shift_op;
  wire [1:0]shift_op_de;
  wire [31:0]shift_out;
  wire stm_push_ex;
  wire stm_push_ex_i_2_n_0;
  wire stm_push_ex_i_3_n_0;
  wire store_ex;
  wire [0:0]svc_lvl_0;
  wire [1:0]swz_ctl0_ex;
  wire \swz_ctl_ex[0]_i_1_n_0 ;
  wire \swz_ctl_ex[1]_i_1_n_0 ;
  wire tbit;
  wire tbit_ex;
  wire tbit_ex_i_2_n_0;
  wire \tck_reload_reg[5] ;
  wire three_phase_de;
  wire three_phase_ex;
  wire three_phase_ex_i_2_n_0;
  wire three_phase_ex_i_3_n_0;
  wire three_phase_ex_i_4_n_0;
  wire two_phase_de;
  wire two_phase_ex;
  wire two_phase_ex_i_10_n_0;
  wire two_phase_ex_i_11_n_0;
  wire two_phase_ex_i_12_n_0;
  wire two_phase_ex_i_13_n_0;
  wire two_phase_ex_i_14_n_0;
  wire two_phase_ex_i_2_n_0;
  wire two_phase_ex_i_3_n_0;
  wire two_phase_ex_i_4_n_0;
  wire two_phase_ex_i_5_n_0;
  wire two_phase_ex_i_7_n_0;
  wire two_phase_ex_i_8_n_0;
  wire two_phase_ex_i_9_n_0;
  wire \u_alu_dec/u_adder/mem_held_addr[11]_i_6_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[11]_i_7_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[11]_i_8_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[11]_i_9_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[15]_i_6_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[15]_i_7_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[15]_i_8_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[15]_i_9_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[19]_i_6_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[19]_i_7_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[19]_i_8_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[19]_i_9_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[23]_i_6_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[23]_i_7_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[23]_i_8_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[23]_i_9_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[27]_i_6_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[27]_i_7_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[27]_i_8_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[27]_i_9_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[31]_i_6_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[31]_i_7_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[31]_i_8_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[31]_i_9_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[3]_i_10_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[3]_i_7_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[3]_i_9_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[7]_i_6_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[7]_i_7_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[7]_i_8_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[7]_i_9_n_0 ;
  wire u_decode_n_11;
  wire u_decode_n_12;
  wire u_decode_n_13;
  wire u_decode_n_2;
  wire u_decode_n_3;
  wire u_decode_n_31;
  wire u_decode_n_37;
  wire u_decode_n_4;
  wire u_decode_n_43;
  wire u_decode_n_44;
  wire u_decode_n_45;
  wire u_decode_n_46;
  wire u_decode_n_48;
  wire u_decode_n_49;
  wire u_decode_n_5;
  wire u_decode_n_51;
  wire u_decode_n_6;
  wire u_decode_n_7;
  wire u_decode_n_8;
  wire u_decode_n_9;
  wire \u_dp/au_carry ;
  wire [0:0]\u_dp/au_in_a ;
  wire [31:1]\u_dp/lu_out ;
  wire \u_dp/pre_fetch_addr1 ;
  wire [30:0]\u_dp/u_alu_dec/au_in_b ;
  wire \u_dp/u_mul_shft/u_shft/do_ror__0 ;
  wire \u_dp/u_mul_shft/u_shft/mod32_ne_0__3 ;
  wire \u_dp/u_mul_shft/u_shft/p_2_in ;
  wire [4:0]\u_dp/u_mul_shft/u_shft/r_amt_right__4 ;
  wire u_excpt_n_114;
  wire u_excpt_n_118;
  wire u_excpt_n_119;
  wire u_excpt_n_14;
  wire u_excpt_n_15;
  wire u_excpt_n_151;
  wire u_excpt_n_16;
  wire u_excpt_n_168;
  wire u_excpt_n_169;
  wire u_excpt_n_173;
  wire u_excpt_n_174;
  wire u_excpt_n_175;
  wire u_excpt_n_18;
  wire u_excpt_n_186;
  wire u_excpt_n_187;
  wire u_excpt_n_188;
  wire u_excpt_n_189;
  wire u_excpt_n_19;
  wire u_excpt_n_190;
  wire u_excpt_n_20;
  wire u_excpt_n_21;
  wire u_excpt_n_22;
  wire u_excpt_n_23;
  wire u_excpt_n_24;
  wire u_excpt_n_25;
  wire u_excpt_n_26;
  wire u_excpt_n_27;
  wire u_excpt_n_28;
  wire u_excpt_n_29;
  wire u_fault;
  wire [15:0]\uhalf_instr_reg[15] ;
  wire undef;
  wire update_c_ex;
  wire update_fptr_align0;
  wire update_n_ex;
  wire update_v_ex;
  wire use_branch;
  wire use_c_flag_ex;
  wire use_c_flag_ex_i_1_n_0;
  wire use_c_flag_ex_i_2_n_0;
  wire use_c_flag_ex_i_3_n_0;
  wire use_control;
  wire use_control_ex;
  wire use_control_ex_i_2_n_0;
  wire use_dp_ipsr_reg;
  wire use_flags_ex;
  wire use_flags_ex_i_1_n_0;
  wire use_imm;
  wire use_imm_ex;
  wire use_imm_ex0;
  wire use_imm_ex_reg_0;
  wire use_mrs;
  wire use_primask;
  wire use_primask_ex;
  wire use_primask_ex_i_2_n_0;
  wire use_r_list_ex;
  wire use_r_list_ex_i_1_n_0;
  wire use_r_list_ex_i_2_n_0;
  wire v_flag;
  wire [0:0]v_flag_au_reg;
  wire v_flag_wf;
  wire v_flag_wf_reg;
  wire w_enable_ex;
  wire w_phase_ex;
  wire w_phase_ex_i_10_n_0;
  wire w_phase_ex_i_11_n_0;
  wire w_phase_ex_i_12_n_0;
  wire w_phase_ex_i_3_n_0;
  wire w_phase_ex_i_4_n_0;
  wire w_phase_ex_i_6_n_0;
  wire w_phase_ex_i_7_n_0;
  wire w_phase_ex_i_9_n_0;
  wire w_phase_ex_reg_i_8_n_0;
  wire [1:0]wdata_mux_ctl_ex;
  wire \wdata_mux_ctl_ex_reg[0]_0 ;
  wire [2:0]wptr_de;
  wire [3:0]wptr_decoded;
  wire \wptr_decoded[0]_i_2_n_0 ;
  wire \wptr_decoded[1]_i_4_n_0 ;
  wire \wptr_decoded[1]_i_6_n_0 ;
  wire \wptr_decoded[1]_i_7_n_0 ;
  wire \wptr_decoded[2]_i_2_n_0 ;
  wire \wptr_decoded[2]_i_3_n_0 ;
  wire \wptr_decoded[2]_i_4_n_0 ;
  wire \wptr_decoded[2]_i_5_n_0 ;
  wire [3:0]wptr_ex;
  wire [3:3]wptr_ex2;
  wire wptr_sel_ex1;
  wire \write_addr_reg_n_0_[0] ;
  wire \write_addr_reg_n_0_[1] ;
  wire write_buffer0;
  wire write_flags_ex;
  wire write_sp;
  wire [2:0]xpsr_m_ctl_ex;
  wire [1:1]xpsr_mask_ex;
  wire z_27_20__6;
  wire z_flag;
  wire [1:0]z_flag_mux_ctl_ex;
  wire z_flag_mux_i_10_n_0;
  wire z_flag_mux_i_11_n_0;
  wire z_flag_mux_i_12_n_0;
  wire z_flag_mux_i_13_n_0;
  wire z_flag_mux_i_14_n_0;
  wire z_flag_mux_i_15_n_0;
  wire z_flag_mux_i_4_n_0;
  wire z_flag_mux_i_5_n_0;
  wire z_flag_mux_i_8_n_0;
  wire z_flag_mux_i_9_n_0;
  wire ze_byte_wb;
  wire ze_byte_wb_i_1_n_0;
  wire ze_byte_wb_i_2_n_0;
  wire ze_byte_wb_i_3_n_0;
  wire ze_half_wb;
  wire ze_half_wb_i_1_n_0;
  wire ze_half_wb_i_2_n_0;
  wire ze_half_wb_i_3_n_0;
  wire ze_half_wb_i_4_n_0;
  wire zero_a_ex;
  wire zero_a_ex0;
  wire zero_a_ex_i_2_n_0;
  wire zero_a_ex_i_3_n_0;
  wire zero_a_ex_i_4_n_0;

  FDCE any_dsb_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(SYSRESETn_2),
        .D(any_dsb_ex0),
        .Q(biu_dsb));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hE)) 
    asel_dside_i_1
       (.I0(dreq_rd_ex),
        .I1(asel_write_reg),
        .O(biu_dreq));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    au_a_use_pc_ex_i_1
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(first32_ex_reg_0),
        .I2(au_a_use_pc_ex_i_2_n_0),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(au_a_use_pc_ex_i_3_n_0),
        .O(a_use_pc));
  LUT6 #(
    .INIT(64'h0000FFFFFFFF0200)) 
    au_a_use_pc_ex_i_2
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(p_25_in),
        .I3(au_a_use_pc_ex_i_4_n_0),
        .I4(\instr_de_reg_n_0_[13] ),
        .I5(\instr_de_reg_n_0_[11] ),
        .O(au_a_use_pc_ex_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h34300300)) 
    au_a_use_pc_ex_i_3
       (.I0(u_excpt_n_151),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[14] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .O(au_a_use_pc_ex_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    au_a_use_pc_ex_i_4
       (.I0(rptr_b2_de[1]),
        .I1(rptr_b2_de[0]),
        .I2(rptr_b2_de[2]),
        .I3(\instr_de_reg_n_0_[7] ),
        .O(au_a_use_pc_ex_i_4_n_0));
  FDCE au_a_use_pc_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(a_use_pc),
        .Q(au_a_use_pc_ex));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    au_b_use_pc_ex_i_3
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(au_b_use_pc_ex_i_4_n_0),
        .I2(\instr_de_reg_n_0_[6] ),
        .I3(\instr_de_reg_n_0_[5] ),
        .I4(\instr_de_reg_n_0_[3] ),
        .I5(cps_data),
        .O(au_b_use_pc_ex_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h7)) 
    au_b_use_pc_ex_i_4
       (.I0(p_25_in),
        .I1(\instr_de_reg_n_0_[9] ),
        .O(au_b_use_pc_ex_i_4_n_0));
  FDCE au_b_use_pc_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(b_use_pc),
        .Q(au_b_use_pc_ex));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    bcc_first_ex_i_2
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(u_excpt_n_151),
        .I3(\instr_de_reg_n_0_[13] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(first32_ex_reg_0),
        .O(bcc_first_ex_i_2_n_0));
  FDCE bcc_first_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(SYSRESETn_0),
        .D(nxt_bcc_first_ex),
        .Q(bcc_first_ex));
  LUT6 #(
    .INIT(64'h0000000000F20000)) 
    biu_commit_reg_i_10
       (.I0(O[1]),
        .I1(ls_half_ex),
        .I2(O[0]),
        .I3(ls_byte_ex),
        .I4(dreq_rd_ex),
        .I5(biu_write_reg_0),
        .O(biu_commit_reg_i_10_n_0));
  FDCE biu_write_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(\imm_held_reg[0] ),
        .D(biu_write_reg_0),
        .Q(asel_write_reg));
  FDCE br_first_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(p_8_in),
        .Q(br_first_ex));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    br_lr_ex_i_2
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(\instr_de_reg_n_0_[7] ),
        .I2(p_25_in),
        .I3(\instr_de_reg_n_0_[9] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\instr_de_reg_n_0_[11] ),
        .O(br_lr_ex_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h01)) 
    br_lr_ex_i_3
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .O(br_lr_ex_i_3_n_0));
  FDCE br_lr_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(SYSRESETn_1),
        .D(u_excpt_n_21),
        .Q(br_lr_ex));
  LUT6 #(
    .INIT(64'hAAAAAAAA45400000)) 
    branch_ex_i_4
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(p_25_in),
        .I3(au_a_use_pc_ex_i_4_n_0),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(\instr_de_reg_n_0_[15] ),
        .O(branch_ex_i_4_n_0));
  FDCE branch_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(SYSRESETn_1),
        .D(branch_ex0),
        .Q(branch_ex));
  LUT2 #(
    .INIT(4'h2)) 
    branching_ex_i_1
       (.I0(branching_ex2),
        .I1(first_ex_phase_reg_0),
        .O(branching_ex_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    branching_ex_i_2
       (.I0(branching_ex),
        .I1(branch_ex),
        .I2(last_phase_ex1),
        .I3(ireq_ldpc),
        .O(branching_ex2));
  FDCE branching_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(branching_ex_i_1_n_0),
        .Q(branching_ex));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    c_flag_mux_i_1
       (.I0(\u_dp/au_carry ),
        .I1(c_flag_mux_i_3_n_0),
        .I2(sh_c_flag),
        .I3(update_c_ex),
        .I4(c_flag_mux),
        .O(c_flag_mux_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h01)) 
    c_flag_mux_i_3
       (.I0(rf0_mux_ctl_ex[0]),
        .I1(rf_mux_ctl_ex),
        .I2(rf0_mux_ctl_ex[1]),
        .O(c_flag_mux_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    c_flag_mux_i_5
       (.I0(write_flags_ex),
        .I1(pre_update_c_ex),
        .I2(last_uncond_phase_ex_reg_0),
        .O(update_c_ex));
  LUT6 #(
    .INIT(64'h0000000055545550)) 
    c_flag_mux_i_6
       (.I0(use_imm_ex),
        .I1(b_reg_0[5]),
        .I2(b_reg_0[7]),
        .I3(b_reg_0[6]),
        .I4(\u_dp/u_mul_shft/u_shft/mod32_ne_0__3 ),
        .I5(\u_dp/u_mul_shft/u_shft/do_ror__0 ),
        .O(c_flag_mux_reg));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0007)) 
    c_flag_mux_i_7
       (.I0(shift_op[0]),
        .I1(use_imm_ex),
        .I2(use_imm_ex_reg_0),
        .I3(\u_dp/u_mul_shft/u_shft/mod32_ne_0__3 ),
        .O(propagate_c__1));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    c_flag_mux_i_9
       (.I0(shift_op[1]),
        .I1(shift_op[0]),
        .O(\u_dp/u_mul_shft/u_shft/do_ror__0 ));
  FDCE \cond_ex_reg[0] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(\imm_held_reg[0] ),
        .D(p_25_in),
        .Q(\cond_ex_reg_n_0_[0] ));
  FDCE \cond_ex_reg[1] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(\imm_held_reg[0] ),
        .D(\instr_de_reg_n_0_[9] ),
        .Q(p_0_in));
  FDCE \cond_ex_reg[2] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(\imm_held_reg[0] ),
        .D(\instr_de_reg_n_0_[10] ),
        .Q(p_1_in18_in));
  FDCE \cond_ex_reg[3] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(\imm_held_reg[0] ),
        .D(\instr_de_reg_n_0_[11] ),
        .Q(cc_inv_z));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h00FB)) 
    \count[0]_i_1 
       (.I0(count[1]),
        .I1(count[0]),
        .I2(ireq_ldpc),
        .I3(first_ex_phase_reg_0),
        .O(nxt_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    \count[1]_i_1 
       (.I0(ireq_ldpc),
        .I1(count[1]),
        .I2(count[0]),
        .I3(first_ex_phase_reg_0),
        .O(nxt_cnt[1]));
  (* syn_keep = "true" *) 
  FDCE \count_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(nxt_cnt[0]),
        .Q(count[0]));
  (* syn_keep = "true" *) 
  FDCE \count_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(nxt_cnt[1]),
        .Q(count[1]));
  FDCE cps_data_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(\imm_held_reg[0] ),
        .D(cps_data),
        .Q(cps_data_ex));
  FDCE cps_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(u_excpt_n_29),
        .Q(cps_ex));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h00A9)) 
    \cycle_count_ex[0]_i_1 
       (.I0(cycle_count_ex[0]),
        .I1(ldm_d_done_ex),
        .I2(lsm_last_d_phase_ex),
        .I3(\wdata_mux_ctl_ex_reg[0]_0 ),
        .O(\cycle_count_ex[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h0000AAA6)) 
    \cycle_count_ex[1]_i_1 
       (.I0(cycle_count_ex[1]),
        .I1(cycle_count_ex[0]),
        .I2(lsm_last_d_phase_ex),
        .I3(ldm_d_done_ex),
        .I4(\wdata_mux_ctl_ex_reg[0]_0 ),
        .O(\cycle_count_ex[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAA6A)) 
    \cycle_count_ex[2]_i_1 
       (.I0(cycle_count_ex[2]),
        .I1(cycle_count_ex[1]),
        .I2(cycle_count_ex[0]),
        .I3(lsm_last_d_phase_ex),
        .I4(ldm_d_done_ex),
        .I5(\wdata_mux_ctl_ex_reg[0]_0 ),
        .O(\cycle_count_ex[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA6AAA)) 
    \cycle_count_ex[3]_i_1 
       (.I0(cycle_count_ex[3]),
        .I1(cycle_count_ex[2]),
        .I2(cycle_count_ex[0]),
        .I3(cycle_count_ex[1]),
        .I4(nxt_cycle_count_ex2),
        .I5(\wdata_mux_ctl_ex_reg[0]_0 ),
        .O(\cycle_count_ex[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cycle_count_ex[3]_i_2 
       (.I0(ldm_d_done_ex),
        .I1(lsm_last_d_phase_ex),
        .O(nxt_cycle_count_ex2));
  FDCE \cycle_count_ex_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\cycle_count_ex[0]_i_1_n_0 ),
        .Q(cycle_count_ex[0]));
  FDCE \cycle_count_ex_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\cycle_count_ex[1]_i_1_n_0 ),
        .Q(cycle_count_ex[1]));
  FDCE \cycle_count_ex_reg[2] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\cycle_count_ex[2]_i_1_n_0 ),
        .Q(cycle_count_ex[2]));
  FDCE \cycle_count_ex_reg[3] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\cycle_count_ex[3]_i_1_n_0 ),
        .Q(cycle_count_ex[3]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \dp_ipsr_1to0[1]_i_6 
       (.I0(\pc_reg[31]_2 [0]),
        .I1(\u_dp/u_alu_dec/au_in_b [1]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [1]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \dp_ipsr_7to2[2]_i_5 
       (.I0(\pc_reg[31]_2 [1]),
        .I1(\u_dp/u_alu_dec/au_in_b [2]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [2]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \dp_ipsr_7to2[3]_i_4 
       (.I0(\pc_reg[31]_2 [2]),
        .I1(\u_dp/u_alu_dec/au_in_b [3]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [3]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \dp_ipsr_7to2[4]_i_4 
       (.I0(\pc_reg[31]_2 [3]),
        .I1(\u_dp/u_alu_dec/au_in_b [4]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [4]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \dp_ipsr_7to2[5]_i_4 
       (.I0(\pc_reg[31]_2 [4]),
        .I1(\u_dp/u_alu_dec/au_in_b [5]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [5]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \dp_ipsr_7to2[6]_i_4 
       (.I0(\pc_reg[31]_2 [5]),
        .I1(\u_dp/u_alu_dec/au_in_b [6]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [6]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \dp_ipsr_7to2[7]_i_4 
       (.I0(\pc_reg[31]_2 [6]),
        .I1(\u_dp/u_alu_dec/au_in_b [7]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [7]));
  FDCE dreq_rd_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_dreq_rd_ex),
        .Q(dreq_rd_ex));
  FDCE dreq_wr_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_dreq_wr_ex),
        .Q(biu_write_reg_0));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    dtcm_sel_i_1
       (.I0(dreq_ex),
        .I1(u_fault),
        .I2(biu_commit_au35_in),
        .I3(\mem_held_addr_reg[31] [9]),
        .I4(not_itcm_au0),
        .I5(\pc_reg[31]_1 ),
        .O(nxt_dtcm_sel));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dtcm_sel_i_2
       (.I0(biu_write_reg_0),
        .I1(dreq_rd_ex),
        .O(dreq_ex));
  FDCE excpt_ret_de_reg
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\imm_held_reg[0] ),
        .D(excpt_ret_fe),
        .Q(\i_mcode_dec_reg[0] ));
  FDCE first32_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(SYSRESETn_1),
        .D(u_excpt_n_14),
        .Q(first32_ex_reg_0));
  FDCE first_ex_phase_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(first_ex_phase_reg_0),
        .Q(first_ex_phase));
  FDCE first_pop_pc_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(nxt_first_pop_pc_ex),
        .Q(ireq_ldpc));
  LUT6 #(
    .INIT(64'h4540404000000000)) 
    force_c_in_ex_i_1
       (.I0(first32_ex_reg_0),
        .I1(invert_b_ex2_i_2_n_0),
        .I2(\instr_de_reg_n_0_[11] ),
        .I3(invert_b_ex2_i_3_n_0),
        .I4(force_c_in_ex_i_2_n_0),
        .I5(\wdata_mux_ctl_ex_reg[0]_0 ),
        .O(nxt_force_c_in_ex));
  LUT6 #(
    .INIT(64'h88888888B8B8B888)) 
    force_c_in_ex_i_2
       (.I0(force_c_in_ex_i_3_n_0),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\instr_de_reg_n_0_[10] ),
        .I4(\instr_de_reg_n_0_[7] ),
        .I5(\instr_de_reg_n_0_[9] ),
        .O(force_c_in_ex_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000020242420)) 
    force_c_in_ex_i_3
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(p_25_in),
        .I3(\instr_de_reg_n_0_[7] ),
        .I4(\instr_de_reg_n_0_[6] ),
        .I5(\instr_de_reg_n_0_[15] ),
        .O(force_c_in_ex_i_3_n_0));
  FDCE force_c_in_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(SYSRESETn_2),
        .D(nxt_force_c_in_ex),
        .Q(force_c_in_ex));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \genblk3[1].ram_block_reg_0_0_i_37 
       (.I0(wdata_mux_ctl_ex[1]),
        .I1(wdata_mux_ctl_ex[0]),
        .O(\genblk3[1].ram_block_reg_0_0_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \genblk3[1].ram_block_reg_2_0_i_6 
       (.I0(wdata_mux_ctl_ex[0]),
        .I1(wdata_mux_ctl_ex[1]),
        .O(\genblk3[1].ram_block_reg_2_0_i_6_n_0 ));
  FDCE held_fault0_reg
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(pf_fault_fe),
        .Q(held_fault0));
  FDCE held_fault1_reg
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(\imm_held_reg[0] ),
        .D(pf_fault_fe),
        .Q(held_fault1));
  FDCE \held_instr0_reg[0] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(\imm_held_reg[0] ),
        .D(\uhalf_instr_reg[15] [0]),
        .Q(held_instr0[0]));
  FDCE \held_instr0_reg[10] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(\imm_held_reg[0] ),
        .D(\uhalf_instr_reg[15] [10]),
        .Q(held_instr0[10]));
  FDCE \held_instr0_reg[11] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(\imm_held_reg[0] ),
        .D(\uhalf_instr_reg[15] [11]),
        .Q(held_instr0[11]));
  FDCE \held_instr0_reg[12] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(\imm_held_reg[0] ),
        .D(\uhalf_instr_reg[15] [12]),
        .Q(held_instr0[12]));
  FDCE \held_instr0_reg[13] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(\imm_held_reg[0] ),
        .D(\uhalf_instr_reg[15] [13]),
        .Q(held_instr0[13]));
  FDCE \held_instr0_reg[14] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(\imm_held_reg[0] ),
        .D(\uhalf_instr_reg[15] [14]),
        .Q(held_instr0[14]));
  FDCE \held_instr0_reg[15] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(\imm_held_reg[0] ),
        .D(\uhalf_instr_reg[15] [15]),
        .Q(held_instr0[15]));
  FDCE \held_instr0_reg[1] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(\imm_held_reg[0] ),
        .D(\uhalf_instr_reg[15] [1]),
        .Q(held_instr0[1]));
  FDCE \held_instr0_reg[2] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(\imm_held_reg[0] ),
        .D(\uhalf_instr_reg[15] [2]),
        .Q(held_instr0[2]));
  FDCE \held_instr0_reg[3] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(\imm_held_reg[0] ),
        .D(\uhalf_instr_reg[15] [3]),
        .Q(held_instr0[3]));
  FDCE \held_instr0_reg[4] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(\imm_held_reg[0] ),
        .D(\uhalf_instr_reg[15] [4]),
        .Q(held_instr0[4]));
  FDCE \held_instr0_reg[5] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(\imm_held_reg[0] ),
        .D(\uhalf_instr_reg[15] [5]),
        .Q(held_instr0[5]));
  FDCE \held_instr0_reg[6] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(\imm_held_reg[0] ),
        .D(\uhalf_instr_reg[15] [6]),
        .Q(held_instr0[6]));
  FDCE \held_instr0_reg[7] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(\imm_held_reg[0] ),
        .D(\uhalf_instr_reg[15] [7]),
        .Q(held_instr0[7]));
  FDCE \held_instr0_reg[8] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(\imm_held_reg[0] ),
        .D(\uhalf_instr_reg[15] [8]),
        .Q(held_instr0[8]));
  FDCE \held_instr0_reg[9] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(\imm_held_reg[0] ),
        .D(\uhalf_instr_reg[15] [9]),
        .Q(held_instr0[9]));
  FDCE \held_instr1_reg[0] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\uhalf_instr_reg[15] [0]),
        .Q(held_instr1[0]));
  FDCE \held_instr1_reg[10] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\uhalf_instr_reg[15] [10]),
        .Q(held_instr1[10]));
  FDCE \held_instr1_reg[11] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\uhalf_instr_reg[15] [11]),
        .Q(held_instr1[11]));
  FDCE \held_instr1_reg[12] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\uhalf_instr_reg[15] [12]),
        .Q(held_instr1[12]));
  FDCE \held_instr1_reg[13] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\uhalf_instr_reg[15] [13]),
        .Q(held_instr1[13]));
  FDCE \held_instr1_reg[14] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\uhalf_instr_reg[15] [14]),
        .Q(held_instr1[14]));
  FDCE \held_instr1_reg[15] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\uhalf_instr_reg[15] [15]),
        .Q(held_instr1[15]));
  FDCE \held_instr1_reg[1] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\uhalf_instr_reg[15] [1]),
        .Q(held_instr1[1]));
  FDCE \held_instr1_reg[2] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\uhalf_instr_reg[15] [2]),
        .Q(held_instr1[2]));
  FDCE \held_instr1_reg[3] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\uhalf_instr_reg[15] [3]),
        .Q(held_instr1[3]));
  FDCE \held_instr1_reg[4] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\uhalf_instr_reg[15] [4]),
        .Q(held_instr1[4]));
  FDCE \held_instr1_reg[5] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\uhalf_instr_reg[15] [5]),
        .Q(held_instr1[5]));
  FDCE \held_instr1_reg[6] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\uhalf_instr_reg[15] [6]),
        .Q(held_instr1[6]));
  FDCE \held_instr1_reg[7] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\uhalf_instr_reg[15] [7]),
        .Q(held_instr1[7]));
  FDCE \held_instr1_reg[8] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\uhalf_instr_reg[15] [8]),
        .Q(held_instr1[8]));
  FDCE \held_instr1_reg[9] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(\uhalf_instr_reg[15] [9]),
        .Q(held_instr1[9]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    hi_pre_fetch_addr_i_4
       (.I0(ireq_ldpc),
        .I1(last_phase_ex1),
        .I2(branch_ex),
        .I3(first_ex_phase),
        .O(\u_dp/pre_fetch_addr1 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[10]_i_1 
       (.I0(se_byte_wb),
        .I1(mem_r_data_sign),
        .I2(\reg_file_a[15][10]_i_2_n_0 ),
        .O(\hold_reg1_reg[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[11]_i_1 
       (.I0(se_byte_wb),
        .I1(mem_r_data_sign),
        .I2(\reg_file_a[15][11]_i_2_n_0 ),
        .O(\hold_reg1_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[12]_i_1 
       (.I0(se_byte_wb),
        .I1(mem_r_data_sign),
        .I2(\reg_file_a[15][12]_i_2_n_0 ),
        .O(\hold_reg1_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[13]_i_1 
       (.I0(se_byte_wb),
        .I1(mem_r_data_sign),
        .I2(\reg_file_a[15][13]_i_2_n_0 ),
        .O(\hold_reg1_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[14]_i_1 
       (.I0(se_byte_wb),
        .I1(mem_r_data_sign),
        .I2(\reg_file_a[15][14]_i_2_n_0 ),
        .O(\hold_reg1_reg[15] [6]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[15]_i_1 
       (.I0(se_byte_wb),
        .I1(mem_r_data_sign),
        .I2(\reg_file_a[15][15]_i_2_n_0 ),
        .O(\hold_reg1_reg[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \hold_reg1[31]_i_4 
       (.I0(\mem_held_addr_reg[1] ),
        .I1(ls_byte_ex),
        .I2(ls_half_ex),
        .O(\hold_reg1_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \hold_reg1[31]_i_5 
       (.I0(sbit_ctl_ex),
        .I1(ls_byte_ex),
        .I2(\mem_held_addr_reg[0] ),
        .I3(ls_half_ex),
        .O(dp_sbit_ctl_ex));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \hold_reg1[7]_i_5 
       (.I0(\hold_reg1_reg[7] [1]),
        .I1(ls_half_ex),
        .I2(ls_byte_ex),
        .I3(\mem_held_addr_reg[1] ),
        .O(swz_ctl0_ex[1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \hold_reg1[7]_i_6 
       (.I0(\hold_reg1_reg[7] [0]),
        .I1(\mem_held_addr_reg[0] ),
        .I2(ls_byte_ex),
        .O(swz_ctl0_ex[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[8]_i_1 
       (.I0(se_byte_wb),
        .I1(mem_r_data_sign),
        .I2(\reg_file_a[15][8]_i_2_n_0 ),
        .O(\hold_reg1_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[9]_i_1 
       (.I0(se_byte_wb),
        .I1(mem_r_data_sign),
        .I2(\reg_file_a[15][9]_i_2_n_0 ),
        .O(\hold_reg1_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \hold_reg2[31]_i_3 
       (.I0(first_ex_phase_reg_0),
        .I1(pre_pc_mux_ctl_ex[1]),
        .O(pc_mux_ctl_ex));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \hsize_1_0[0]_i_1 
       (.I0(ls_half_ex),
        .I1(ls_byte_ex),
        .I2(dreq_rd_ex),
        .I3(asel_write_reg),
        .O(\hsize_1_0_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h111F)) 
    \hsize_1_0[1]_i_1 
       (.I0(asel_write_reg),
        .I1(dreq_rd_ex),
        .I2(ls_byte_ex),
        .I3(ls_half_ex),
        .O(\hsize_1_0_reg[1] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \iWSTRB[2]_i_2 
       (.I0(SYSRESETn),
        .O(\pc_ex_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    i_nxt_mul_last_phase_ex_i_1
       (.I0(mul_ex_reg_n_0),
        .I1(first_ex_phase),
        .O(i_nxt_mul_last_phase_ex_i_1_n_0));
  FDCE i_nxt_mul_last_phase_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(i_nxt_mul_last_phase_ex_i_1_n_0),
        .Q(i_nxt_mul_last_phase_ex_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ifetch_i_2
       (.I0(stm_push_ex),
        .I1(store_ex),
        .O(nxt_ifetch3));
  FDCE ifetch_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_ifetch),
        .Q(fetch_phase));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \imm_ex[0]_i_1 
       (.I0(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I1(\imm_ex[0]_i_2_n_0 ),
        .I2(first32_ex_reg_0),
        .I3(use_imm),
        .O(nxt_imm_int[0]));
  LUT6 #(
    .INIT(64'h80008000DD508D00)) 
    \imm_ex[0]_i_2 
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[6] ),
        .I4(rptr_b2_de[0]),
        .I5(\instr_de_reg_n_0_[15] ),
        .O(\imm_ex[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \imm_ex[10]_i_1 
       (.I0(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I1(imm[10]),
        .I2(use_imm),
        .O(nxt_imm_int[10]));
  LUT6 #(
    .INIT(64'hFFFF000088800080)) 
    \imm_ex[10]_i_2 
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[7] ),
        .I3(\instr_de_reg_n_0_[13] ),
        .I4(\instr_de_reg_n_0_[9] ),
        .I5(first32_ex_reg_0),
        .O(imm[10]));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \imm_ex[11]_i_1 
       (.I0(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I1(first32_ex_reg_0),
        .I2(\instr_de_reg_n_0_[10] ),
        .I3(\imm_ex[29]_i_3_n_0 ),
        .I4(use_imm),
        .O(nxt_imm_int[11]));
  LUT5 #(
    .INIT(32'h88A00000)) 
    \imm_ex[1]_i_1 
       (.I0(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I1(rptr_b2_de[0]),
        .I2(\imm_ex[1]_i_2_n_0 ),
        .I3(first32_ex_reg_0),
        .I4(use_imm),
        .O(nxt_imm_int[1]));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \imm_ex[1]_i_2 
       (.I0(rptr_b2_de[0]),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[7] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\imm_ex[1]_i_3_n_0 ),
        .O(\imm_ex[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0030BBBB00308888)) 
    \imm_ex[1]_i_3 
       (.I0(rptr_b2_de[1]),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[6] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(\instr_de_reg_n_0_[7] ),
        .O(\imm_ex[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \imm_ex[29]_i_1 
       (.I0(biu_rdy),
        .I1(shift_ex),
        .I2(\wdata_mux_ctl_ex_reg[0]_0 ),
        .O(\imm_ex[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBABFFFFFFFFFFFFF)) 
    \imm_ex[29]_i_3 
       (.I0(first32_ex_reg_0),
        .I1(\instr_de_reg_n_0_[10] ),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[7] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\instr_de_reg_n_0_[15] ),
        .O(\imm_ex[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBBBB8)) 
    \imm_ex[29]_i_4 
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(first32_ex_reg_0),
        .I2(\imm_ex[29]_i_5_n_0 ),
        .I3(\imm_ex[29]_i_6_n_0 ),
        .I4(\imm_ex[29]_i_7_n_0 ),
        .O(use_imm));
  LUT6 #(
    .INIT(64'h000000000F0F0D5D)) 
    \imm_ex[29]_i_5 
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[9] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(\instr_de_reg_n_0_[14] ),
        .O(\imm_ex[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555555703030303)) 
    \imm_ex[29]_i_6 
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[11] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(\instr_de_reg_n_0_[10] ),
        .I4(\instr_de_reg_n_0_[9] ),
        .I5(\instr_de_reg_n_0_[13] ),
        .O(\imm_ex[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F700F0F0FF00F00)) 
    \imm_ex[29]_i_7 
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[13] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(\instr_de_reg_n_0_[11] ),
        .O(\imm_ex[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \imm_ex[2]_i_1 
       (.I0(rptr_b2_de[1]),
        .I1(\imm_ex[2]_i_2_n_0 ),
        .I2(first32_ex_reg_0),
        .I3(use_imm),
        .I4(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I5(r_off_de[2]),
        .O(nxt_imm_int[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \imm_ex[2]_i_2 
       (.I0(rptr_b2_de[1]),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(p_25_in),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\imm_ex_reg[2]_i_4_n_0 ),
        .O(\imm_ex[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888F88F88888888)) 
    \imm_ex[2]_i_3 
       (.I0(r_list_offset[0]),
        .I1(r_off_de126_out),
        .I2(cycle_count_ex[0]),
        .I3(nxt_cycle_count_ex2),
        .I4(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I5(use_r_list_ex),
        .O(r_off_de[2]));
  LUT6 #(
    .INIT(64'h5404FE545404AE04)) 
    \imm_ex[2]_i_5 
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(p_25_in),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(rptr_b2_de[0]),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(\instr_de_reg_n_0_[7] ),
        .O(\imm_ex[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0030BBBB00308888)) 
    \imm_ex[2]_i_6 
       (.I0(rptr_b2_de[0]),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[6] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(rptr_b2_de[2]),
        .O(\imm_ex[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F000000)) 
    \imm_ex[3]_i_1 
       (.I0(first32_ex_reg_0),
        .I1(rptr_b2_de[2]),
        .I2(\imm_ex[3]_i_2_n_0 ),
        .I3(use_imm),
        .I4(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I5(r_off_de[3]),
        .O(nxt_imm_int[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBFBBB)) 
    \imm_ex[3]_i_2 
       (.I0(first32_ex_reg_0),
        .I1(\imm_ex[3]_i_4_n_0 ),
        .I2(\instr_de_reg_n_0_[11] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(\instr_de_reg_n_0_[13] ),
        .O(\imm_ex[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \imm_ex[3]_i_3 
       (.I0(r_list_offset[1]),
        .I1(r_off_de126_out),
        .I2(\cycle_count_ex[1]_i_1_n_0 ),
        .I3(use_r_list_ex),
        .I4(\wdata_mux_ctl_ex_reg[0]_0 ),
        .O(r_off_de[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \imm_ex[3]_i_4 
       (.I0(rptr_b2_de[2]),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[9] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\imm_ex_reg[3]_i_5_n_0 ),
        .O(\imm_ex[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5404FE545404AE04)) 
    \imm_ex[3]_i_6 
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(rptr_b2_de[1]),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(p_25_in),
        .O(\imm_ex[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0030BBBB00308888)) 
    \imm_ex[3]_i_7 
       (.I0(rptr_b2_de[1]),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[7] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\instr_de_reg_n_0_[3] ),
        .O(\imm_ex[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F000000)) 
    \imm_ex[4]_i_1 
       (.I0(first32_ex_reg_0),
        .I1(\instr_de_reg_n_0_[3] ),
        .I2(\imm_ex[4]_i_2_n_0 ),
        .I3(use_imm),
        .I4(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I5(r_off_de[4]),
        .O(nxt_imm_int[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBFBBB)) 
    \imm_ex[4]_i_2 
       (.I0(first32_ex_reg_0),
        .I1(\imm_ex[4]_i_4_n_0 ),
        .I2(\instr_de_reg_n_0_[11] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(\instr_de_reg_n_0_[13] ),
        .O(\imm_ex[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \imm_ex[4]_i_3 
       (.I0(r_list_offset[2]),
        .I1(r_off_de126_out),
        .I2(\cycle_count_ex[2]_i_1_n_0 ),
        .I3(use_r_list_ex),
        .I4(\wdata_mux_ctl_ex_reg[0]_0 ),
        .O(r_off_de[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \imm_ex[4]_i_4 
       (.I0(\instr_de_reg_n_0_[3] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[10] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\imm_ex_reg[4]_i_5_n_0 ),
        .O(\imm_ex[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4D484D485D5D0808)) 
    \imm_ex[4]_i_6 
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(rptr_b2_de[2]),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[9] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(\instr_de_reg_n_0_[15] ),
        .O(\imm_ex[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0030BBBB00308888)) 
    \imm_ex[4]_i_7 
       (.I0(rptr_b2_de[2]),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(p_25_in),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(cps_data),
        .O(\imm_ex[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \imm_ex[5]_i_1 
       (.I0(cps_data),
        .I1(\imm_ex[5]_i_2_n_0 ),
        .I2(first32_ex_reg_0),
        .I3(use_imm),
        .I4(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I5(r_off_de[5]),
        .O(nxt_imm_int[5]));
  LUT6 #(
    .INIT(64'hFFFFFF808080FF80)) 
    \imm_ex[5]_i_2 
       (.I0(cps_data),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\imm_ex[5]_i_4_n_0 ),
        .I4(\instr_de_reg_n_0_[13] ),
        .I5(\imm_ex[5]_i_5_n_0 ),
        .O(\imm_ex[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \imm_ex[5]_i_3 
       (.I0(r_list_offset[3]),
        .I1(r_off_de126_out),
        .I2(\cycle_count_ex[3]_i_1_n_0 ),
        .I3(use_r_list_ex),
        .I4(\wdata_mux_ctl_ex_reg[0]_0 ),
        .O(r_off_de[5]));
  LUT5 #(
    .INIT(32'h2222B800)) 
    \imm_ex[5]_i_4 
       (.I0(\instr_de_reg_n_0_[3] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[10] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .O(\imm_ex[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0030BBBB00308888)) 
    \imm_ex[5]_i_5 
       (.I0(\instr_de_reg_n_0_[3] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\instr_de_reg_n_0_[5] ),
        .O(\imm_ex[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \imm_ex[5]_i_6 
       (.I0(use_r_list_ex_i_2_n_0),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(first32_ex_reg_0),
        .I3(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I4(push_ex_i_2_n_0),
        .O(r_off_de126_out));
  LUT5 #(
    .INIT(32'h88A00000)) 
    \imm_ex[6]_i_1 
       (.I0(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I1(\instr_de_reg_n_0_[5] ),
        .I2(\imm_ex[6]_i_2_n_0 ),
        .I3(first32_ex_reg_0),
        .I4(use_imm),
        .O(nxt_imm_int[6]));
  LUT6 #(
    .INIT(64'hFFFFFF808080FF80)) 
    \imm_ex[6]_i_2 
       (.I0(\instr_de_reg_n_0_[5] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\imm_ex[6]_i_3_n_0 ),
        .I4(\instr_de_reg_n_0_[13] ),
        .I5(\imm_ex[6]_i_4_n_0 ),
        .O(\imm_ex[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h0A80)) 
    \imm_ex[6]_i_3 
       (.I0(cps_data),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[14] ),
        .O(\imm_ex[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0030BBBB00308888)) 
    \imm_ex[6]_i_4 
       (.I0(cps_data),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[10] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\instr_de_reg_n_0_[6] ),
        .O(\imm_ex[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \imm_ex[7]_i_1 
       (.I0(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I1(imm[7]),
        .I2(use_imm),
        .O(nxt_imm_int[7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hAAAAFF80)) 
    \imm_ex[7]_i_2 
       (.I0(\instr_de_reg_n_0_[6] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\imm_ex[7]_i_3_n_0 ),
        .I4(first32_ex_reg_0),
        .O(imm[7]));
  LUT6 #(
    .INIT(64'h00003030F088C088)) 
    \imm_ex[7]_i_3 
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[5] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(\instr_de_reg_n_0_[14] ),
        .O(\imm_ex[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h88A00000)) 
    \imm_ex[8]_i_1 
       (.I0(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I1(\instr_de_reg_n_0_[7] ),
        .I2(\imm_ex[8]_i_2_n_0 ),
        .I3(first32_ex_reg_0),
        .I4(use_imm),
        .O(nxt_imm_int[8]));
  LUT6 #(
    .INIT(64'hBB008800BC0C8800)) 
    \imm_ex[8]_i_2 
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[6] ),
        .I5(\instr_de_reg_n_0_[13] ),
        .O(\imm_ex[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h88A00000)) 
    \imm_ex[9]_i_1 
       (.I0(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I1(p_25_in),
        .I2(\imm_ex[9]_i_2_n_0 ),
        .I3(first32_ex_reg_0),
        .I4(use_imm),
        .O(nxt_imm_int[9]));
  LUT6 #(
    .INIT(64'h80B0FCCC80800000)) 
    \imm_ex[9]_i_2 
       (.I0(p_25_in),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[13] ),
        .I5(\instr_de_reg_n_0_[7] ),
        .O(\imm_ex[9]_i_2_n_0 ));
  FDCE \imm_ex_reg[0] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[0]),
        .Q(Q));
  FDCE \imm_ex_reg[10] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[10]),
        .Q(imm_ex[10]));
  FDCE \imm_ex_reg[11] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[11]),
        .Q(imm_ex[11]));
  FDCE \imm_ex_reg[12] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[12]),
        .Q(imm_ex[12]));
  FDCE \imm_ex_reg[13] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[13]),
        .Q(imm_ex[13]));
  FDCE \imm_ex_reg[14] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[14]),
        .Q(imm_ex[14]));
  FDCE \imm_ex_reg[15] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[15]),
        .Q(imm_ex[15]));
  FDCE \imm_ex_reg[16] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[16]),
        .Q(imm_ex[16]));
  FDCE \imm_ex_reg[17] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[17]),
        .Q(imm_ex[17]));
  FDCE \imm_ex_reg[18] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[18]),
        .Q(imm_ex[18]));
  FDCE \imm_ex_reg[19] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[19]),
        .Q(imm_ex[19]));
  FDCE \imm_ex_reg[1] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[1]),
        .Q(imm_ex[1]));
  FDCE \imm_ex_reg[20] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[20]),
        .Q(imm_ex[20]));
  FDCE \imm_ex_reg[21] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[21]),
        .Q(imm_ex[21]));
  FDCE \imm_ex_reg[22] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[22]),
        .Q(imm_ex[22]));
  FDCE \imm_ex_reg[23] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[23]),
        .Q(imm_ex[23]));
  FDCE \imm_ex_reg[29] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[29]),
        .Q(imm_ex[29]));
  FDCE \imm_ex_reg[2] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[2]),
        .Q(imm_ex[2]));
  MUXF7 \imm_ex_reg[2]_i_4 
       (.I0(\imm_ex[2]_i_5_n_0 ),
        .I1(\imm_ex[2]_i_6_n_0 ),
        .O(\imm_ex_reg[2]_i_4_n_0 ),
        .S(\instr_de_reg_n_0_[13] ));
  FDCE \imm_ex_reg[3] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[3]),
        .Q(imm_ex[3]));
  MUXF7 \imm_ex_reg[3]_i_5 
       (.I0(\imm_ex[3]_i_6_n_0 ),
        .I1(\imm_ex[3]_i_7_n_0 ),
        .O(\imm_ex_reg[3]_i_5_n_0 ),
        .S(\instr_de_reg_n_0_[13] ));
  FDCE \imm_ex_reg[4] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[4]),
        .Q(imm_ex[4]));
  MUXF7 \imm_ex_reg[4]_i_5 
       (.I0(\imm_ex[4]_i_6_n_0 ),
        .I1(\imm_ex[4]_i_7_n_0 ),
        .O(\imm_ex_reg[4]_i_5_n_0 ),
        .S(\instr_de_reg_n_0_[13] ));
  FDCE \imm_ex_reg[5] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[5]),
        .Q(imm_ex[5]));
  FDCE \imm_ex_reg[6] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[6]),
        .Q(imm_ex[6]));
  FDCE \imm_ex_reg[7] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[7]),
        .Q(imm_ex[7]));
  FDCE \imm_ex_reg[8] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[8]),
        .Q(imm_ex[8]));
  FDCE \imm_ex_reg[9] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(nxt_imm_int[9]),
        .Q(imm_ex[9]));
  LUT3 #(
    .INIT(8'hE0)) 
    \instr_de[15]_i_1 
       (.I0(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I1(branching_ex),
        .I2(biu_rdy),
        .O(adv_fe_to_de));
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_de[4]_i_3 
       (.I0(held_instr1[4]),
        .I1(read_addr),
        .I2(held_instr0[4]),
        .O(held_instr));
  FDCE \instr_de_reg[0] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\imm_held_reg[0] ),
        .D(nxt_instr_de[0]),
        .Q(rptr_b2_de[0]));
  FDPE \instr_de_reg[10] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .D(nxt_instr_de[10]),
        .PRE(SYSRESETn_1),
        .Q(\instr_de_reg_n_0_[10] ));
  FDCE \instr_de_reg[11] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(SYSRESETn_1),
        .D(nxt_instr_de[11]),
        .Q(\instr_de_reg_n_0_[11] ));
  FDCE \instr_de_reg[12] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(SYSRESETn_1),
        .D(nxt_instr_de[12]),
        .Q(\instr_de_reg_n_0_[12] ));
  FDPE \instr_de_reg[13] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .D(nxt_instr_de[13]),
        .PRE(SYSRESETn_1),
        .Q(\instr_de_reg_n_0_[13] ));
  FDCE \instr_de_reg[14] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(SYSRESETn_1),
        .D(nxt_instr_de[14]),
        .Q(\instr_de_reg_n_0_[14] ));
  FDCE \instr_de_reg[15] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(SYSRESETn_1),
        .D(nxt_instr_de[15]),
        .Q(\instr_de_reg_n_0_[15] ));
  FDCE \instr_de_reg[1] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\imm_held_reg[0] ),
        .D(nxt_instr_de[1]),
        .Q(rptr_b2_de[1]));
  FDCE \instr_de_reg[2] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\imm_held_reg[0] ),
        .D(nxt_instr_de[2]),
        .Q(rptr_b2_de[2]));
  FDCE \instr_de_reg[3] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\imm_held_reg[0] ),
        .D(nxt_instr_de[3]),
        .Q(\instr_de_reg_n_0_[3] ));
  FDCE \instr_de_reg[4] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\imm_held_reg[0] ),
        .D(nxt_instr_de[4]),
        .Q(cps_data));
  FDCE \instr_de_reg[5] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\imm_held_reg[0] ),
        .D(nxt_instr_de[5]),
        .Q(\instr_de_reg_n_0_[5] ));
  FDCE \instr_de_reg[6] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(SYSRESETn_1),
        .D(nxt_instr_de[6]),
        .Q(\instr_de_reg_n_0_[6] ));
  FDCE \instr_de_reg[7] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(SYSRESETn_1),
        .D(nxt_instr_de[7]),
        .Q(\instr_de_reg_n_0_[7] ));
  FDPE \instr_de_reg[8] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .D(nxt_instr_de[8]),
        .PRE(SYSRESETn_1),
        .Q(p_25_in));
  FDPE \instr_de_reg[9] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .D(nxt_instr_de[9]),
        .PRE(SYSRESETn_1),
        .Q(\instr_de_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0E000E0E0E000E00)) 
    instr_faulted_i_2
       (.I0(dreq_rd_ex),
        .I1(biu_write_reg_0),
        .I2(ls_byte_ex),
        .I3(O[0]),
        .I4(ls_half_ex),
        .I5(O[1]),
        .O(u_fault));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    invert_b_ex2_i_2
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .O(invert_b_ex2_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h24)) 
    invert_b_ex2_i_3
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[13] ),
        .O(invert_b_ex2_i_3_n_0));
  LUT6 #(
    .INIT(64'h888888B888888888)) 
    invert_b_ex2_i_4
       (.I0(invert_b_ex2_i_5_n_0),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\instr_de_reg_n_0_[10] ),
        .I4(\instr_de_reg_n_0_[9] ),
        .I5(\instr_de_reg_n_0_[7] ),
        .O(invert_b_ex2_i_4_n_0));
  LUT6 #(
    .INIT(64'h000000000C0C90A8)) 
    invert_b_ex2_i_5
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(p_25_in),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\instr_de_reg_n_0_[6] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(\instr_de_reg_n_0_[15] ),
        .O(invert_b_ex2_i_5_n_0));
  FDCE invert_b_ex2_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(\imm_held_reg[0] ),
        .D(nxt_invert_b_ex2),
        .Q(invert_b_ex2));
  FDCE invert_b_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(SYSRESETn_2),
        .D(nxt_invert_b_ex),
        .Q(invert_b_ex));
  LUT6 #(
    .INIT(64'h00000000000E0000)) 
    itcm_sel_i_1
       (.I0(dreq_rd_ex),
        .I1(biu_write_reg_0),
        .I2(u_fault),
        .I3(\en_itcm_core_reg[0] ),
        .I4(z_27_20__6),
        .I5(not_itcm_au0),
        .O(nxt_itcm_sel));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    last_uncond_phase_ex_i_5
       (.I0(lsm_last_a_phase_ex),
        .I1(stm_push_ex),
        .O(nxt_last_uncond_phase_ex2));
  LUT3 #(
    .INIT(8'h40)) 
    last_uncond_phase_ex_i_6
       (.I0(count[1]),
        .I1(count[0]),
        .I2(branching_ex),
        .O(nxt_br_last_ex));
  FDPE last_uncond_phase_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .D(nxt_last_uncond_phase_ex),
        .PRE(use_dp_ipsr_reg),
        .Q(\wdata_mux_ctl_ex_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    ld_slow_ex_i_1
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(three_phase_ex_i_3_n_0),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[13] ),
        .I5(first32_ex_reg_0),
        .O(ld_slow_ex_i_1_n_0));
  FDCE ld_slow_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(ld_slow_ex_i_1_n_0),
        .Q(ld_slow_ex));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ldm_base_i_1
       (.I0(lsm_last_d_phase_ex),
        .I1(ldm_pop_ex),
        .O(nxt_ldm_base));
  LUT6 #(
    .INIT(64'h0000000000820000)) 
    ldm_base_load_i_1
       (.I0(ldm_base_load_i_2_n_0),
        .I1(rptr_a_ex[3]),
        .I2(reg_sel[3]),
        .I3(ldm_base),
        .I4(ldm_pop_ex),
        .I5(lsm_last_d_phase_ex),
        .O(nxt_ldm_base_load));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ldm_base_load_i_2
       (.I0(reg_sel[0]),
        .I1(rptr_a_ex[0]),
        .I2(rptr_a_ex[2]),
        .I3(reg_sel[2]),
        .I4(rptr_a_ex[1]),
        .I5(reg_sel[1]),
        .O(ldm_base_load_i_2_n_0));
  FDCE ldm_base_load_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_ldm_base_load),
        .Q(ldm_base_load));
  LUT3 #(
    .INIT(8'h0E)) 
    ldm_base_loaded_i_1
       (.I0(nxt_ldm_base_load),
        .I1(ldm_base_loaded),
        .I2(ldm_base),
        .O(nxt_ldm_base_loaded));
  FDCE ldm_base_loaded_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_ldm_base_loaded),
        .Q(ldm_base_loaded));
  FDCE ldm_base_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_ldm_base),
        .Q(ldm_base));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ldm_d_done_ex_i_1
       (.I0(lsm_last_d_phase_ex),
        .I1(ldm_d_done_ex),
        .I2(\wdata_mux_ctl_ex_reg[0]_0 ),
        .O(ldm_d_done_ex_i_1_n_0));
  FDCE ldm_d_done_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(ldm_d_done_ex_i_1_n_0),
        .Q(ldm_d_done_ex));
  LUT6 #(
    .INIT(64'hD0D8000000000000)) 
    ldm_pop_ex_i_2
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(\instr_de_reg_n_0_[9] ),
        .I4(\instr_de_reg_n_0_[11] ),
        .I5(\instr_de_reg_n_0_[15] ),
        .O(ldm_pop_ex_i_2_n_0));
  FDCE ldm_pop_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(SYSRESETn_1),
        .D(u_excpt_n_118),
        .Q(ldm_pop_ex));
  FDCE load_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(SYSRESETn_1),
        .D(u_excpt_n_24),
        .Q(load_ex));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ls_byte_ex_i_1
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(ls_byte_ex_i_2_n_0),
        .I2(first32_ex_reg_0),
        .O(ls_byte_ex_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAA00002A000000)) 
    ls_byte_ex_i_2
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[11] ),
        .I3(\instr_de_reg_n_0_[10] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(\instr_de_reg_n_0_[13] ),
        .O(ls_byte_ex_i_2_n_0));
  FDCE ls_byte_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(ls_byte_ex_i_1_n_0),
        .Q(ls_byte_ex));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ls_half_ex_i_1
       (.I0(ls_half_ex_i_2_n_0),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(first32_ex_reg_0),
        .O(ls_half_ex_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF73FFFF00FFFF)) 
    ls_half_ex_i_2
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[10] ),
        .I3(\instr_de_reg_n_0_[14] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(\instr_de_reg_n_0_[12] ),
        .O(ls_half_ex_i_2_n_0));
  FDCE ls_half_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(SYSRESETn_1),
        .D(ls_half_ex_i_1_n_0),
        .Q(ls_half_ex));
  LUT5 #(
    .INIT(32'h82828200)) 
    lsm_last_d_phase_ex_i_1
       (.I0(lsm_last_d_phase_ex_i_2_n_0),
        .I1(r_list_offset_ex[3]),
        .I2(lsm_last_d_phase_ex_i_3_n_0),
        .I3(ldm_pop_ex),
        .I4(stm_push_ex),
        .O(lsm_last_a_phase_ex));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    lsm_last_d_phase_ex_i_2
       (.I0(r_list_offset_ex[0]),
        .I1(r_list_offset_ex[2]),
        .I2(cycle_count_ex[2]),
        .I3(cycle_count_ex[1]),
        .I4(cycle_count_ex[0]),
        .I5(r_list_offset_ex[1]),
        .O(lsm_last_d_phase_ex_i_2_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    lsm_last_d_phase_ex_i_3
       (.I0(cycle_count_ex[1]),
        .I1(cycle_count_ex[0]),
        .I2(cycle_count_ex[2]),
        .I3(cycle_count_ex[3]),
        .O(lsm_last_d_phase_ex_i_3_n_0));
  FDCE lsm_last_d_phase_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(lsm_last_a_phase_ex),
        .Q(lsm_last_d_phase_ex));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hECEE)) 
    \lu_ctl_ex[0]_i_1 
       (.I0(p_25_in),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[6] ),
        .I3(\instr_de_reg_n_0_[7] ),
        .O(lu_ctl));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \lu_ctl_ex[1]_i_1 
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[6] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .O(\lu_ctl_ex[1]_i_1_n_0 ));
  FDCE \lu_ctl_ex_reg[0] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(lu_ctl),
        .Q(lu_ctl_ex[0]));
  FDCE \lu_ctl_ex_reg[1] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\lu_ctl_ex[1]_i_1_n_0 ),
        .Q(lu_ctl_ex[1]));
  LUT6 #(
    .INIT(64'h0B0B0B0000000B00)) 
    \m_amt_ex2[0]_i_1 
       (.I0(shift_op[0]),
        .I1(shift_op[1]),
        .I2(\u_dp/u_mul_shft/u_shft/p_2_in ),
        .I3(b_reg_0[0]),
        .I4(use_imm_ex),
        .I5(Q),
        .O(\m_amt_ex2_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h0B00)) 
    \m_amt_ex2[1]_i_1 
       (.I0(shift_op[0]),
        .I1(shift_op[1]),
        .I2(\u_dp/u_mul_shft/u_shft/p_2_in ),
        .I3(\m_amt_ex2_reg[1] ),
        .O(\m_amt_ex2_reg[4] [1]));
  LUT6 #(
    .INIT(64'hFD02FDFDFD020202)) 
    \m_amt_ex2[1]_i_2 
       (.I0(\u_dp/u_mul_shft/u_shft/r_amt_right__4 [0]),
        .I1(shift_op[1]),
        .I2(shift_op[0]),
        .I3(imm_ex[1]),
        .I4(use_imm_ex),
        .I5(b_reg_0[1]),
        .O(\m_amt_ex2_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h0B00)) 
    \m_amt_ex2[2]_i_1 
       (.I0(shift_op[0]),
        .I1(shift_op[1]),
        .I2(\u_dp/u_mul_shft/u_shft/p_2_in ),
        .I3(\m_amt_ex2_reg[2] ),
        .O(\m_amt_ex2_reg[4] [2]));
  LUT6 #(
    .INIT(64'h1015FFFFEFEA0000)) 
    \m_amt_ex2[2]_i_2 
       (.I0(\u_dp/u_mul_shft/u_shft/r_amt_right__4 [0]),
        .I1(imm_ex[1]),
        .I2(use_imm_ex),
        .I3(b_reg_0[1]),
        .I4(do_lsl__0),
        .I5(\u_dp/u_mul_shft/u_shft/r_amt_right__4 [2]),
        .O(\m_amt_ex2_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h0B00)) 
    \m_amt_ex2[3]_i_1 
       (.I0(shift_op[0]),
        .I1(shift_op[1]),
        .I2(\u_dp/u_mul_shft/u_shft/p_2_in ),
        .I3(\m_amt_ex2_reg[3] ),
        .O(\m_amt_ex2_reg[4] [3]));
  LUT6 #(
    .INIT(64'hFE01FEFEFE010101)) 
    \m_amt_ex2[3]_i_2 
       (.I0(r_amt4_ex2_i_3_n_0),
        .I1(shift_op[1]),
        .I2(shift_op[0]),
        .I3(imm_ex[3]),
        .I4(use_imm_ex),
        .I5(b_reg_0[3]),
        .O(\m_amt_ex2_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h0B00)) 
    \m_amt_ex2[4]_i_1 
       (.I0(shift_op[0]),
        .I1(shift_op[1]),
        .I2(\u_dp/u_mul_shft/u_shft/p_2_in ),
        .I3(r_amt4_ex2_reg),
        .O(\m_amt_ex2_reg[4] [4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hAEAE00AA)) 
    \m_amt_ex2[4]_i_2 
       (.I0(use_imm_ex_reg_0),
        .I1(use_imm_ex),
        .I2(\u_dp/u_mul_shft/u_shft/mod32_ne_0__3 ),
        .I3(shift_op[1]),
        .I4(shift_op[0]),
        .O(\u_dp/u_mul_shft/u_shft/p_2_in ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_ext_ex2_i_1
       (.I0(shift_op[1]),
        .I1(shift_op[0]),
        .I2(a_reg_0[30]),
        .O(m_ext));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hCECE00FC)) 
    m_invert_ex2_i_1
       (.I0(use_imm_ex),
        .I1(use_imm_ex_reg_0),
        .I2(\u_dp/u_mul_shft/u_shft/mod32_ne_0__3 ),
        .I3(shift_op[1]),
        .I4(shift_op[0]),
        .O(m_invert));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_invert_ex2_i_3
       (.I0(\u_dp/u_mul_shft/u_shft/r_amt_right__4 [0]),
        .I1(\u_dp/u_mul_shft/u_shft/r_amt_right__4 [3]),
        .I2(\u_dp/u_mul_shft/u_shft/r_amt_right__4 [4]),
        .I3(\u_dp/u_mul_shft/u_shft/r_amt_right__4 [1]),
        .I4(\u_dp/u_mul_shft/u_shft/r_amt_right__4 [2]),
        .O(\u_dp/u_mul_shft/u_shft/mod32_ne_0__3 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_invert_ex2_i_4
       (.I0(Q),
        .I1(use_imm_ex),
        .I2(b_reg_0[0]),
        .O(\u_dp/u_mul_shft/u_shft/r_amt_right__4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_invert_ex2_i_5
       (.I0(imm_ex[4]),
        .I1(use_imm_ex),
        .I2(b_reg_0[4]),
        .O(\u_dp/u_mul_shft/u_shft/r_amt_right__4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_invert_ex2_i_6
       (.I0(imm_ex[1]),
        .I1(use_imm_ex),
        .I2(b_reg_0[1]),
        .O(\u_dp/u_mul_shft/u_shft/r_amt_right__4 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    m_invert_ex2_i_7
       (.I0(imm_ex[2]),
        .I1(use_imm_ex),
        .I2(b_reg_0[2]),
        .O(\u_dp/u_mul_shft/u_shft/r_amt_right__4 [2]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[11]_i_10 
       (.I0(invert_b_ex),
        .I1(b_reg_0[11]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [10]),
        .I5(imm_ex[11]),
        .O(\u_dp/u_alu_dec/au_in_b [11]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[11]_i_11 
       (.I0(invert_b_ex),
        .I1(b_reg_0[10]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [9]),
        .I5(imm_ex[10]),
        .O(\u_dp/u_alu_dec/au_in_b [10]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[11]_i_12 
       (.I0(invert_b_ex),
        .I1(b_reg_0[9]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [8]),
        .I5(imm_ex[9]),
        .O(\u_dp/u_alu_dec/au_in_b [9]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[11]_i_13 
       (.I0(invert_b_ex),
        .I1(b_reg_0[8]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [7]),
        .I5(imm_ex[8]),
        .O(\u_dp/u_alu_dec/au_in_b [8]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[15]_i_10 
       (.I0(invert_b_ex),
        .I1(b_reg_0[15]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [14]),
        .I5(imm_ex[15]),
        .O(\u_dp/u_alu_dec/au_in_b [15]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[15]_i_11 
       (.I0(invert_b_ex),
        .I1(b_reg_0[14]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [13]),
        .I5(imm_ex[14]),
        .O(\u_dp/u_alu_dec/au_in_b [14]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[15]_i_12 
       (.I0(invert_b_ex),
        .I1(b_reg_0[13]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [12]),
        .I5(imm_ex[13]),
        .O(\u_dp/u_alu_dec/au_in_b [13]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[15]_i_13 
       (.I0(invert_b_ex),
        .I1(b_reg_0[12]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [11]),
        .I5(imm_ex[12]),
        .O(\u_dp/u_alu_dec/au_in_b [12]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[19]_i_10 
       (.I0(invert_b_ex),
        .I1(b_reg_0[19]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [18]),
        .I5(imm_ex[19]),
        .O(\u_dp/u_alu_dec/au_in_b [19]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[19]_i_11 
       (.I0(invert_b_ex),
        .I1(b_reg_0[18]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [17]),
        .I5(imm_ex[18]),
        .O(\u_dp/u_alu_dec/au_in_b [18]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[19]_i_12 
       (.I0(invert_b_ex),
        .I1(b_reg_0[17]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [16]),
        .I5(imm_ex[17]),
        .O(\u_dp/u_alu_dec/au_in_b [17]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[19]_i_13 
       (.I0(invert_b_ex),
        .I1(b_reg_0[16]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [15]),
        .I5(imm_ex[16]),
        .O(\u_dp/u_alu_dec/au_in_b [16]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[23]_i_10 
       (.I0(invert_b_ex),
        .I1(b_reg_0[23]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [22]),
        .I5(imm_ex[23]),
        .O(\u_dp/u_alu_dec/au_in_b [23]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[23]_i_11 
       (.I0(invert_b_ex),
        .I1(b_reg_0[22]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [21]),
        .I5(imm_ex[22]),
        .O(\u_dp/u_alu_dec/au_in_b [22]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[23]_i_12 
       (.I0(invert_b_ex),
        .I1(b_reg_0[21]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [20]),
        .I5(imm_ex[21]),
        .O(\u_dp/u_alu_dec/au_in_b [21]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[23]_i_13 
       (.I0(invert_b_ex),
        .I1(b_reg_0[20]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [19]),
        .I5(imm_ex[20]),
        .O(\u_dp/u_alu_dec/au_in_b [20]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[27]_i_10 
       (.I0(invert_b_ex),
        .I1(b_reg_0[27]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [26]),
        .I5(imm_ex[29]),
        .O(\u_dp/u_alu_dec/au_in_b [27]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[27]_i_11 
       (.I0(invert_b_ex),
        .I1(b_reg_0[26]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [25]),
        .I5(imm_ex[29]),
        .O(\u_dp/u_alu_dec/au_in_b [26]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[27]_i_12 
       (.I0(invert_b_ex),
        .I1(b_reg_0[25]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [24]),
        .I5(imm_ex[29]),
        .O(\u_dp/u_alu_dec/au_in_b [25]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[27]_i_13 
       (.I0(invert_b_ex),
        .I1(b_reg_0[24]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [23]),
        .I5(imm_ex[29]),
        .O(\u_dp/u_alu_dec/au_in_b [24]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[31]_i_10 
       (.I0(invert_b_ex),
        .I1(b_reg_0[30]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [29]),
        .I5(imm_ex[29]),
        .O(\u_dp/u_alu_dec/au_in_b [30]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[31]_i_11 
       (.I0(invert_b_ex),
        .I1(b_reg_0[29]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [28]),
        .I5(imm_ex[29]),
        .O(\u_dp/u_alu_dec/au_in_b [29]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[31]_i_12 
       (.I0(invert_b_ex),
        .I1(b_reg_0[28]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [27]),
        .I5(imm_ex[29]),
        .O(\u_dp/u_alu_dec/au_in_b [28]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[3]_i_13 
       (.I0(invert_b_ex),
        .I1(b_reg_0[3]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [2]),
        .I5(imm_ex[3]),
        .O(\u_dp/u_alu_dec/au_in_b [3]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[3]_i_14 
       (.I0(invert_b_ex),
        .I1(b_reg_0[2]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [1]),
        .I5(imm_ex[2]),
        .O(\u_dp/u_alu_dec/au_in_b [2]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[3]_i_15 
       (.I0(invert_b_ex),
        .I1(b_reg_0[1]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(pc_read_ex),
        .I5(imm_ex[1]),
        .O(\u_dp/u_alu_dec/au_in_b [1]));
  LUT3 #(
    .INIT(8'h04)) 
    \mem_held_addr[3]_i_16 
       (.I0(zero_a_ex),
        .I1(a_reg_0[0]),
        .I2(au_a_use_pc_ex),
        .O(\u_dp/au_in_a ));
  LUT5 #(
    .INIT(32'h5A56AAA6)) 
    \mem_held_addr[3]_i_2 
       (.I0(invert_b_ex),
        .I1(b_reg_0[0]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(Q),
        .O(\u_dp/u_alu_dec/au_in_b [0]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[7]_i_10 
       (.I0(invert_b_ex),
        .I1(b_reg_0[7]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [6]),
        .I5(imm_ex[7]),
        .O(\u_dp/u_alu_dec/au_in_b [7]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[7]_i_11 
       (.I0(invert_b_ex),
        .I1(b_reg_0[6]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [5]),
        .I5(imm_ex[6]),
        .O(\u_dp/u_alu_dec/au_in_b [6]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[7]_i_12 
       (.I0(invert_b_ex),
        .I1(b_reg_0[5]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [4]),
        .I5(imm_ex[5]),
        .O(\u_dp/u_alu_dec/au_in_b [5]));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    \mem_held_addr[7]_i_13 
       (.I0(invert_b_ex),
        .I1(b_reg_0[4]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [3]),
        .I5(imm_ex[4]),
        .O(\u_dp/u_alu_dec/au_in_b [4]));
  FDCE msr_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(SYSRESETn_1),
        .D(u_decode_n_4),
        .Q(msr_ex));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    mul_ex_i_2
       (.I0(mul_ex_i_3_n_0),
        .I1(\instr_de_reg_n_0_[11] ),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(first32_ex_reg_0),
        .O(mul_ex_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FFFFFF)) 
    mul_ex_i_3
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[10] ),
        .I3(\instr_de_reg_n_0_[6] ),
        .I4(p_25_in),
        .I5(\instr_de_reg_n_0_[7] ),
        .O(mul_ex_i_3_n_0));
  FDCE mul_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(SYSRESETn_1),
        .D(u_excpt_n_20),
        .Q(mul_ex_reg_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    n_flag_i_1
       (.I0(write_flags_ex),
        .I1(pre_update_z_ex),
        .I2(last_uncond_phase_ex_reg_0),
        .O(update_n_ex));
  FDCE \pc_de_reg[0] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\imm_held_reg[0] ),
        .D(tbit),
        .Q(pc_de[0]));
  FDCE \pc_de_reg[10] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [9]),
        .Q(pc_de[10]));
  FDCE \pc_de_reg[11] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [10]),
        .Q(pc_de[11]));
  FDCE \pc_de_reg[12] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [11]),
        .Q(pc_de[12]));
  FDCE \pc_de_reg[13] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [12]),
        .Q(pc_de[13]));
  FDCE \pc_de_reg[14] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [13]),
        .Q(pc_de[14]));
  FDCE \pc_de_reg[15] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [14]),
        .Q(pc_de[15]));
  FDCE \pc_de_reg[16] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [15]),
        .Q(pc_de[16]));
  FDCE \pc_de_reg[17] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [16]),
        .Q(pc_de[17]));
  FDCE \pc_de_reg[18] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [17]),
        .Q(pc_de[18]));
  FDCE \pc_de_reg[19] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [18]),
        .Q(pc_de[19]));
  FDCE \pc_de_reg[1] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [0]),
        .Q(pc_de[1]));
  FDCE \pc_de_reg[20] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [19]),
        .Q(pc_de[20]));
  FDCE \pc_de_reg[21] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [20]),
        .Q(pc_de[21]));
  FDCE \pc_de_reg[22] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [21]),
        .Q(pc_de[22]));
  FDCE \pc_de_reg[23] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [22]),
        .Q(pc_de[23]));
  FDCE \pc_de_reg[24] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [23]),
        .Q(pc_de[24]));
  FDCE \pc_de_reg[25] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [24]),
        .Q(pc_de[25]));
  FDCE \pc_de_reg[26] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [25]),
        .Q(pc_de[26]));
  FDCE \pc_de_reg[27] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [26]),
        .Q(pc_de[27]));
  FDCE \pc_de_reg[28] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [27]),
        .Q(pc_de[28]));
  FDCE \pc_de_reg[29] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [28]),
        .Q(pc_de[29]));
  FDCE \pc_de_reg[2] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [1]),
        .Q(pc_de[2]));
  FDCE \pc_de_reg[30] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [29]),
        .Q(pc_de[30]));
  FDCE \pc_de_reg[31] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [30]),
        .Q(pc_de[31]));
  FDCE \pc_de_reg[3] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [2]),
        .Q(pc_de[3]));
  FDCE \pc_de_reg[4] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [3]),
        .Q(pc_de[4]));
  FDCE \pc_de_reg[5] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [4]),
        .Q(pc_de[5]));
  FDCE \pc_de_reg[6] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [5]),
        .Q(pc_de[6]));
  FDCE \pc_de_reg[7] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [6]),
        .Q(pc_de[7]));
  FDCE \pc_de_reg[8] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [7]),
        .Q(pc_de[8]));
  FDCE \pc_de_reg[9] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(\pc_reg[31]_0 [8]),
        .Q(pc_de[9]));
  FDCE \pc_ex_reg[0] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\imm_held_reg[0] ),
        .D(pc_de[0]),
        .Q(pc_ex));
  FDCE \pc_ex_reg[10] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[10]),
        .Q(\pc_ex_reg_n_0_[10] ));
  FDCE \pc_ex_reg[11] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[11]),
        .Q(\pc_ex_reg_n_0_[11] ));
  FDCE \pc_ex_reg[12] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[12]),
        .Q(\pc_ex_reg_n_0_[12] ));
  FDCE \pc_ex_reg[13] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[13]),
        .Q(\pc_ex_reg_n_0_[13] ));
  FDCE \pc_ex_reg[14] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[14]),
        .Q(\pc_ex_reg_n_0_[14] ));
  FDCE \pc_ex_reg[15] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[15]),
        .Q(\pc_ex_reg_n_0_[15] ));
  FDCE \pc_ex_reg[16] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[16]),
        .Q(\pc_ex_reg_n_0_[16] ));
  FDCE \pc_ex_reg[17] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[17]),
        .Q(\pc_ex_reg_n_0_[17] ));
  FDCE \pc_ex_reg[18] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[18]),
        .Q(\pc_ex_reg_n_0_[18] ));
  FDCE \pc_ex_reg[19] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[19]),
        .Q(\pc_ex_reg_n_0_[19] ));
  FDCE \pc_ex_reg[1] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(SYSRESETn_2),
        .D(pc_de[1]),
        .Q(\pc_ex_reg_n_0_[1] ));
  FDCE \pc_ex_reg[20] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[20]),
        .Q(\pc_ex_reg_n_0_[20] ));
  FDCE \pc_ex_reg[21] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[21]),
        .Q(\pc_ex_reg_n_0_[21] ));
  FDCE \pc_ex_reg[22] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[22]),
        .Q(\pc_ex_reg_n_0_[22] ));
  FDCE \pc_ex_reg[23] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[23]),
        .Q(\pc_ex_reg_n_0_[23] ));
  FDCE \pc_ex_reg[24] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[24]),
        .Q(\pc_ex_reg_n_0_[24] ));
  FDCE \pc_ex_reg[25] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[25]),
        .Q(\pc_ex_reg_n_0_[25] ));
  FDCE \pc_ex_reg[26] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[26]),
        .Q(\pc_ex_reg_n_0_[26] ));
  FDCE \pc_ex_reg[27] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[27]),
        .Q(\pc_ex_reg_n_0_[27] ));
  FDCE \pc_ex_reg[28] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[28]),
        .Q(\pc_ex_reg_n_0_[28] ));
  FDCE \pc_ex_reg[29] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[29]),
        .Q(\pc_ex_reg_n_0_[29] ));
  FDCE \pc_ex_reg[2] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(SYSRESETn_2),
        .D(pc_de[2]),
        .Q(\pc_ex_reg_n_0_[2] ));
  FDCE \pc_ex_reg[30] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[30]),
        .Q(\pc_ex_reg_n_0_[30] ));
  FDCE \pc_ex_reg[31] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[31]),
        .Q(\pc_ex_reg_n_0_[31] ));
  FDCE \pc_ex_reg[3] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(SYSRESETn_2),
        .D(pc_de[3]),
        .Q(\pc_ex_reg_n_0_[3] ));
  FDCE \pc_ex_reg[4] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(SYSRESETn_2),
        .D(pc_de[4]),
        .Q(\pc_ex_reg_n_0_[4] ));
  FDCE \pc_ex_reg[5] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(SYSRESETn_2),
        .D(pc_de[5]),
        .Q(\pc_ex_reg_n_0_[5] ));
  FDCE \pc_ex_reg[6] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[6]),
        .Q(\pc_ex_reg_n_0_[6] ));
  FDCE \pc_ex_reg[7] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[7]),
        .Q(\pc_ex_reg_n_0_[7] ));
  FDCE \pc_ex_reg[8] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[8]),
        .Q(\pc_ex_reg_n_0_[8] ));
  FDCE \pc_ex_reg[9] 
       (.C(HCLK),
        .CE(first32_ex_reg_1),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_de[9]),
        .Q(\pc_ex_reg_n_0_[9] ));
  LUT4 #(
    .INIT(16'h0047)) 
    pc_mask1_ex_i_1
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[11] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(first32_ex_reg_0),
        .O(pc_mask1_de));
  FDCE pc_mask1_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(pc_mask1_de),
        .Q(pc_mask1_ex));
  FDCE pf_fault_de_reg
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(nxt_pf_fault_de),
        .Q(pf_fault_de));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h80)) 
    pop_pc_ex_i_2
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[11] ),
        .O(pop_pc_ex_i_2_n_0));
  FDCE pop_pc_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(u_excpt_n_18),
        .Q(pop_pc_ex));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pre_pc_mux_ctl_ex[0]_i_1 
       (.I0(nxt_ldm_base_load),
        .I1(\wdata_mux_ctl_ex_reg[0]_0 ),
        .O(\pre_pc_mux_ctl_ex[0]_i_1_n_0 ));
  FDCE \pre_pc_mux_ctl_ex_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(\pre_pc_mux_ctl_ex[0]_i_1_n_0 ),
        .Q(pre_pc_mux_ctl_ex[0]));
  FDCE \pre_pc_mux_ctl_ex_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(SYSRESETn_0),
        .D(nxt_pc_mux_ctl_ex),
        .Q(pre_pc_mux_ctl_ex[1]));
  FDCE pre_update_c_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(SYSRESETn_2),
        .D(u_excpt_n_114),
        .Q(pre_update_c_ex));
  LUT6 #(
    .INIT(64'h0000000000004A00)) 
    pre_update_n_ex_i_3
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(pre_update_n_ex_i_5_n_0),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(pre_update_n_ex_i_6_n_0),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(first32_ex_reg_0),
        .O(pre_update_n_ex_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000001E80000)) 
    pre_update_n_ex_i_4
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[11] ),
        .I3(\instr_de_reg_n_0_[14] ),
        .I4(pre_update_n_ex_i_7_n_0),
        .I5(\instr_de_reg_n_0_[15] ),
        .O(pre_update_n_ex_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h40014045)) 
    pre_update_n_ex_i_5
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(p_25_in),
        .I3(\instr_de_reg_n_0_[7] ),
        .I4(\instr_de_reg_n_0_[6] ),
        .O(pre_update_n_ex_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h1)) 
    pre_update_n_ex_i_6
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .O(pre_update_n_ex_i_6_n_0));
  LUT6 #(
    .INIT(64'h44442660FFFFFFFF)) 
    pre_update_n_ex_i_7
       (.I0(\instr_de_reg_n_0_[9] ),
        .I1(p_25_in),
        .I2(\instr_de_reg_n_0_[7] ),
        .I3(\instr_de_reg_n_0_[6] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(\instr_de_reg_n_0_[14] ),
        .O(pre_update_n_ex_i_7_n_0));
  FDCE pre_update_n_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(SYSRESETn_0),
        .D(u_excpt_n_19),
        .Q(pre_update_z_ex));
  FDCE pre_update_v_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(SYSRESETn_0),
        .D(u_excpt_n_25),
        .Q(pre_update_v_ex));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    push_ex_i_2
       (.I0(two_phase_ex_i_9_n_0),
        .I1(stm_push_ex_i_3_n_0),
        .I2(\instr_de_reg_n_0_[11] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(first32_ex_reg_0),
        .O(push_ex_i_2_n_0));
  FDCE push_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(u_excpt_n_23),
        .Q(push_ex));
  LUT6 #(
    .INIT(64'h4FB04F4F4FB0B0B0)) 
    r_amt4_ex2_i_1
       (.I0(\u_dp/u_mul_shft/u_shft/r_amt_right__4 [3]),
        .I1(r_amt4_ex2_i_3_n_0),
        .I2(do_lsl__0),
        .I3(imm_ex[4]),
        .I4(use_imm_ex),
        .I5(b_reg_0[4]),
        .O(r_amt4_ex2_reg));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    r_amt4_ex2_i_2
       (.I0(imm_ex[3]),
        .I1(use_imm_ex),
        .I2(b_reg_0[3]),
        .O(\u_dp/u_mul_shft/u_shft/r_amt_right__4 [3]));
  LUT6 #(
    .INIT(64'h0000000511110005)) 
    r_amt4_ex2_i_3
       (.I0(\u_dp/u_mul_shft/u_shft/r_amt_right__4 [0]),
        .I1(imm_ex[1]),
        .I2(b_reg_0[1]),
        .I3(b_reg_0[2]),
        .I4(use_imm_ex),
        .I5(imm_ex[2]),
        .O(r_amt4_ex2_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h1)) 
    r_amt4_ex2_i_4
       (.I0(shift_op[1]),
        .I1(shift_op[0]),
        .O(do_lsl__0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \r_list_ex[1]_i_1 
       (.I0(rptr_b2_de[1]),
        .I1(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I2(r_list_ex[1]),
        .I3(r_list_first[1]),
        .O(p_1_in8_in));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \r_list_ex[2]_i_1 
       (.I0(rptr_b2_de[2]),
        .I1(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I2(r_list_ex[2]),
        .I3(r_list_first[2]),
        .O(p_0_in9_in));
  LUT4 #(
    .INIT(16'h88B8)) 
    \r_list_ex[3]_i_1 
       (.I0(\instr_de_reg_n_0_[3] ),
        .I1(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I2(r_list_ex[3]),
        .I3(r_list_first[3]),
        .O(p_0_in10_in));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \r_list_ex[4]_i_1 
       (.I0(cps_data),
        .I1(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I2(r_list_ex[4]),
        .I3(r_list_first[4]),
        .O(p_0_in11_in));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \r_list_ex[5]_i_1 
       (.I0(\instr_de_reg_n_0_[5] ),
        .I1(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I2(r_list_ex[5]),
        .I3(r_list_first[5]),
        .O(p_1_in12_in));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \r_list_ex[6]_i_1 
       (.I0(\instr_de_reg_n_0_[6] ),
        .I1(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I2(r_list_ex[6]),
        .I3(r_list_first[6]),
        .O(p_0_in14_in));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \r_list_ex[7]_i_1 
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I2(r_list_ex[7]),
        .I3(r_list_first[7]),
        .O(p_1_in16_in));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h20202F20)) 
    \r_list_ex[8]_i_1 
       (.I0(p_25_in),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I3(r_list_ex[8]),
        .I4(r_list_first[8]),
        .O(p_0_in18_in));
  FDCE \r_list_ex_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(p_1_in8_in),
        .Q(r_list_ex[1]));
  FDCE \r_list_ex_reg[2] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(p_0_in9_in),
        .Q(r_list_ex[2]));
  FDCE \r_list_ex_reg[3] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(p_0_in10_in),
        .Q(r_list_ex[3]));
  FDCE \r_list_ex_reg[4] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(p_0_in11_in),
        .Q(r_list_ex[4]));
  FDCE \r_list_ex_reg[5] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(p_1_in12_in),
        .Q(r_list_ex[5]));
  FDCE \r_list_ex_reg[6] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(p_0_in14_in),
        .Q(r_list_ex[6]));
  FDCE \r_list_ex_reg[7] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(p_1_in16_in),
        .Q(r_list_ex[7]));
  FDCE \r_list_ex_reg[8] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(p_0_in18_in),
        .Q(r_list_ex[8]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h00F04444)) 
    \r_list_first[1]_i_1 
       (.I0(r_list_first[1]),
        .I1(r_list_ex[1]),
        .I2(rptr_b2_de[1]),
        .I3(rptr_b2_de[0]),
        .I4(\wdata_mux_ctl_ex_reg[0]_0 ),
        .O(nxt_r_list_first_1));
  LUT6 #(
    .INIT(64'h0000004400F00044)) 
    \r_list_first[2]_i_1 
       (.I0(r_list_first[2]),
        .I1(r_list_ex[2]),
        .I2(rptr_b2_de[2]),
        .I3(p_1_in8_in),
        .I4(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I5(rptr_b2_de[0]),
        .O(nxt_r_list_first_2));
  LUT5 #(
    .INIT(32'h00020202)) 
    \r_list_first[3]_i_1 
       (.I0(p_0_in10_in),
        .I1(p_1_in8_in),
        .I2(p_0_in9_in),
        .I3(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I4(rptr_b2_de[0]),
        .O(nxt_r_list_first_3));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h0000F404)) 
    \r_list_first[4]_i_1 
       (.I0(r_list_first[4]),
        .I1(r_list_ex[4]),
        .I2(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I3(cps_data),
        .I4(no_lo_r_list0),
        .O(\r_list_first[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \r_list_first[5]_i_1 
       (.I0(no_lo_r_list0),
        .I1(\instr_de_reg_n_0_[5] ),
        .I2(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I3(r_list_ex[5]),
        .I4(r_list_first[5]),
        .I5(p_0_in11_in),
        .O(nxt_r_list_first_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAEFEA)) 
    \r_list_first[5]_i_2 
       (.I0(\r_list_first[5]_i_3_n_0 ),
        .I1(\instr_de_reg_n_0_[3] ),
        .I2(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I3(r_list_ex[3]),
        .I4(r_list_first[3]),
        .I5(p_0_in9_in),
        .O(no_lo_r_list0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hFF30AA30)) 
    \r_list_first[5]_i_3 
       (.I0(rptr_b2_de[0]),
        .I1(r_list_first[1]),
        .I2(r_list_ex[1]),
        .I3(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I4(rptr_b2_de[1]),
        .O(\r_list_first[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hAA200020)) 
    \r_list_first[6]_i_1 
       (.I0(\r_list_first[8]_i_2_n_0 ),
        .I1(r_list_first[6]),
        .I2(r_list_ex[6]),
        .I3(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I4(\instr_de_reg_n_0_[6] ),
        .O(nxt_r_list_first_6));
  LUT6 #(
    .INIT(64'h2000200020222000)) 
    \r_list_first[7]_i_1 
       (.I0(\r_list_first[8]_i_2_n_0 ),
        .I1(p_0_in14_in),
        .I2(\instr_de_reg_n_0_[7] ),
        .I3(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I4(r_list_ex[7]),
        .I5(r_list_first[7]),
        .O(nxt_r_list_first_7));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \r_list_first[8]_i_1 
       (.I0(\r_list_first[8]_i_2_n_0 ),
        .I1(p_0_in14_in),
        .I2(p_1_in16_in),
        .I3(p_0_in18_in),
        .O(nxt_r_list_first_8));
  LUT6 #(
    .INIT(64'h0000000000007747)) 
    \r_list_first[8]_i_2 
       (.I0(\instr_de_reg_n_0_[5] ),
        .I1(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I2(r_list_ex[5]),
        .I3(r_list_first[5]),
        .I4(p_0_in11_in),
        .I5(no_lo_r_list0),
        .O(\r_list_first[8]_i_2_n_0 ));
  FDCE \r_list_first_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_r_list_first_1),
        .Q(r_list_first[1]));
  FDCE \r_list_first_reg[2] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_r_list_first_2),
        .Q(r_list_first[2]));
  FDCE \r_list_first_reg[3] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_r_list_first_3),
        .Q(r_list_first[3]));
  FDCE \r_list_first_reg[4] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(\r_list_first[4]_i_1_n_0 ),
        .Q(r_list_first[4]));
  FDCE \r_list_first_reg[5] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_r_list_first_5),
        .Q(r_list_first[5]));
  FDCE \r_list_first_reg[6] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_r_list_first_6),
        .Q(r_list_first[6]));
  FDCE \r_list_first_reg[7] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_r_list_first_7),
        .Q(r_list_first[7]));
  FDCE \r_list_first_reg[8] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(nxt_r_list_first_8),
        .Q(r_list_first[8]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \r_list_offset_ex[0]_i_1 
       (.I0(\instr_de_reg_n_0_[6] ),
        .I1(\instr_de_reg_n_0_[7] ),
        .I2(cps_data),
        .I3(\instr_de_reg_n_0_[5] ),
        .I4(r_list_c_in),
        .I5(r_list_offset_lo[0]),
        .O(r_list_offset[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \r_list_offset_ex[0]_i_2 
       (.I0(p_25_in),
        .I1(\instr_de_reg_n_0_[14] ),
        .O(r_list_c_in));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_list_offset_ex[0]_i_3 
       (.I0(rptr_b2_de[1]),
        .I1(rptr_b2_de[0]),
        .I2(\instr_de_reg_n_0_[3] ),
        .I3(rptr_b2_de[2]),
        .O(r_list_offset_lo[0]));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \r_list_offset_ex[1]_i_1 
       (.I0(\r_list_offset_ex[1]_i_2_n_0 ),
        .I1(r_list_offset_hi[1]),
        .I2(rptr_b2_de[2]),
        .I3(rptr_b2_de[1]),
        .I4(rptr_b2_de[0]),
        .I5(\instr_de_reg_n_0_[3] ),
        .O(r_list_offset[1]));
  LUT6 #(
    .INIT(64'hF44040F440F4F440)) 
    \r_list_offset_ex[1]_i_2 
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(p_25_in),
        .I2(r_list_offset_lo[0]),
        .I3(\r_list_offset_ex[1]_i_4_n_0 ),
        .I4(cps_data),
        .I5(\instr_de_reg_n_0_[5] ),
        .O(\r_list_offset_ex[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \r_list_offset_ex[1]_i_3 
       (.I0(\instr_de_reg_n_0_[5] ),
        .I1(\instr_de_reg_n_0_[6] ),
        .I2(cps_data),
        .I3(\instr_de_reg_n_0_[7] ),
        .O(r_list_offset_hi[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_list_offset_ex[1]_i_4 
       (.I0(\instr_de_reg_n_0_[6] ),
        .I1(\instr_de_reg_n_0_[7] ),
        .O(\r_list_offset_ex[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \r_list_offset_ex[2]_i_1 
       (.I0(\r_list_offset_ex[3]_i_3_n_0 ),
        .I1(r_list_offset_hi[2]),
        .I2(\instr_de_reg_n_0_[3] ),
        .I3(rptr_b2_de[2]),
        .I4(rptr_b2_de[0]),
        .I5(rptr_b2_de[1]),
        .O(r_list_offset[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \r_list_offset_ex[2]_i_2 
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(\instr_de_reg_n_0_[6] ),
        .I2(cps_data),
        .I3(\instr_de_reg_n_0_[5] ),
        .O(r_list_offset_hi[2]));
  LUT6 #(
    .INIT(64'hFFFF800080000000)) 
    \r_list_offset_ex[3]_i_1 
       (.I0(\instr_de_reg_n_0_[5] ),
        .I1(cps_data),
        .I2(\instr_de_reg_n_0_[6] ),
        .I3(\instr_de_reg_n_0_[7] ),
        .I4(r_list_offset_lo[2]),
        .I5(\r_list_offset_ex[3]_i_3_n_0 ),
        .O(r_list_offset[3]));
  LUT4 #(
    .INIT(16'h8000)) 
    \r_list_offset_ex[3]_i_2 
       (.I0(\instr_de_reg_n_0_[3] ),
        .I1(rptr_b2_de[2]),
        .I2(rptr_b2_de[0]),
        .I3(rptr_b2_de[1]),
        .O(r_list_offset_lo[2]));
  LUT6 #(
    .INIT(64'hFFFF7EE87EE80000)) 
    \r_list_offset_ex[3]_i_3 
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(cps_data),
        .I2(\instr_de_reg_n_0_[6] ),
        .I3(\instr_de_reg_n_0_[5] ),
        .I4(r_list_offset_lo[1]),
        .I5(\r_list_offset_ex[1]_i_2_n_0 ),
        .O(\r_list_offset_ex[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \r_list_offset_ex[3]_i_4 
       (.I0(rptr_b2_de[2]),
        .I1(rptr_b2_de[1]),
        .I2(rptr_b2_de[0]),
        .I3(\instr_de_reg_n_0_[3] ),
        .O(r_list_offset_lo[1]));
  FDCE \r_list_offset_ex_reg[0] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(r_list_offset[0]),
        .Q(r_list_offset_ex[0]));
  FDCE \r_list_offset_ex_reg[1] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(r_list_offset[1]),
        .Q(r_list_offset_ex[1]));
  FDCE \r_list_offset_ex_reg[2] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(r_list_offset[2]),
        .Q(r_list_offset_ex[2]));
  FDCE \r_list_offset_ex_reg[3] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(r_list_offset[3]),
        .Q(r_list_offset_ex[3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h08)) 
    rd_mux_a_ex_i_1
       (.I0(rd_mux_a_ex_i_2_n_0),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(first32_ex_reg_0),
        .O(rd_mux_a_ex_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008880)) 
    rd_mux_a_ex_i_2
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[11] ),
        .I3(\instr_de_reg_n_0_[9] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(\instr_de_reg_n_0_[14] ),
        .O(rd_mux_a_ex_i_2_n_0));
  FDCE rd_mux_a_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(SYSRESETn_1),
        .D(rd_mux_a_ex_i_1_n_0),
        .Q(rd_mux_a_ex));
  FDCE \read_addr_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(nxt_read_addr[0]),
        .Q(read_addr));
  FDCE \read_addr_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(nxt_read_addr[1]),
        .Q(\read_addr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \reg_file_a[15][10]_i_2 
       (.I0(\reg_file_a[15][10]_i_4_n_0 ),
        .I1(\reg_file_a[15][15]_i_5_n_0 ),
        .I2(p_2_in__0[1]),
        .I3(\reg_file_a[15][15]_i_6_n_0 ),
        .I4(fptr_wdata),
        .I5(ze_byte_wb),
        .O(\reg_file_a[15][10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_file_a[15][10]_i_4 
       (.I0(\reg_file_a[15][15]_i_9_n_0 ),
        .I1(p_0_in1_in[2]),
        .I2(\reg_file_a[15][15]_i_10_n_0 ),
        .I3(a_reg_0[17]),
        .O(\reg_file_a[15][10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][10]_i_6 
       (.I0(\pc_reg[31]_2 [9]),
        .I1(\u_dp/u_alu_dec/au_in_b [10]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [10]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \reg_file_a[15][11]_i_2 
       (.I0(\reg_file_a[15][11]_i_4_n_0 ),
        .I1(\reg_file_a[15][15]_i_5_n_0 ),
        .I2(p_2_in__0[2]),
        .I3(\reg_file_a[15][15]_i_6_n_0 ),
        .I4(a_reg_0[2]),
        .I5(ze_byte_wb),
        .O(\reg_file_a[15][11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_file_a[15][11]_i_4 
       (.I0(\reg_file_a[15][15]_i_9_n_0 ),
        .I1(p_0_in1_in[3]),
        .I2(\reg_file_a[15][15]_i_10_n_0 ),
        .I3(a_reg_0[18]),
        .O(\reg_file_a[15][11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][11]_i_6 
       (.I0(\pc_reg[31]_2 [10]),
        .I1(\u_dp/u_alu_dec/au_in_b [11]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [11]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \reg_file_a[15][12]_i_2 
       (.I0(\reg_file_a[15][12]_i_4_n_0 ),
        .I1(\reg_file_a[15][15]_i_5_n_0 ),
        .I2(p_2_in__0[3]),
        .I3(\reg_file_a[15][15]_i_6_n_0 ),
        .I4(a_reg_0[3]),
        .I5(ze_byte_wb),
        .O(\reg_file_a[15][12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_file_a[15][12]_i_4 
       (.I0(\reg_file_a[15][15]_i_9_n_0 ),
        .I1(p_0_in1_in[4]),
        .I2(\reg_file_a[15][15]_i_10_n_0 ),
        .I3(a_reg_0[19]),
        .O(\reg_file_a[15][12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][12]_i_6 
       (.I0(\pc_reg[31]_2 [11]),
        .I1(\u_dp/u_alu_dec/au_in_b [12]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [12]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \reg_file_a[15][13]_i_2 
       (.I0(\reg_file_a[15][13]_i_4_n_0 ),
        .I1(\reg_file_a[15][15]_i_5_n_0 ),
        .I2(p_2_in__0[4]),
        .I3(\reg_file_a[15][15]_i_6_n_0 ),
        .I4(a_reg_0[4]),
        .I5(ze_byte_wb),
        .O(\reg_file_a[15][13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_file_a[15][13]_i_4 
       (.I0(\reg_file_a[15][15]_i_9_n_0 ),
        .I1(p_0_in1_in[5]),
        .I2(\reg_file_a[15][15]_i_10_n_0 ),
        .I3(a_reg_0[20]),
        .O(\reg_file_a[15][13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][13]_i_6 
       (.I0(\pc_reg[31]_2 [12]),
        .I1(\u_dp/u_alu_dec/au_in_b [13]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [13]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \reg_file_a[15][14]_i_2 
       (.I0(\reg_file_a[15][14]_i_4_n_0 ),
        .I1(\reg_file_a[15][15]_i_5_n_0 ),
        .I2(p_2_in__0[5]),
        .I3(\reg_file_a[15][15]_i_6_n_0 ),
        .I4(a_reg_0[5]),
        .I5(ze_byte_wb),
        .O(\reg_file_a[15][14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_file_a[15][14]_i_4 
       (.I0(\reg_file_a[15][15]_i_9_n_0 ),
        .I1(p_0_in1_in[6]),
        .I2(\reg_file_a[15][15]_i_10_n_0 ),
        .I3(a_reg_0[21]),
        .O(\reg_file_a[15][14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][14]_i_6 
       (.I0(\pc_reg[31]_2 [13]),
        .I1(\u_dp/u_alu_dec/au_in_b [14]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [14]));
  LUT6 #(
    .INIT(64'hEECCEECCE0C0E000)) 
    \reg_file_a[15][15]_i_10 
       (.I0(\mem_held_addr_reg[0] ),
        .I1(\hold_reg1_reg[7] [0]),
        .I2(\mem_held_addr_reg[1] ),
        .I3(ls_byte_ex),
        .I4(ls_half_ex),
        .I5(\hold_reg1_reg[7] [1]),
        .O(\reg_file_a[15][15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \reg_file_a[15][15]_i_2 
       (.I0(\reg_file_a[15][15]_i_4_n_0 ),
        .I1(\reg_file_a[15][15]_i_5_n_0 ),
        .I2(p_2_in),
        .I3(\reg_file_a[15][15]_i_6_n_0 ),
        .I4(a_reg_0[6]),
        .I5(ze_byte_wb),
        .O(\reg_file_a[15][15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_file_a[15][15]_i_4 
       (.I0(\reg_file_a[15][15]_i_9_n_0 ),
        .I1(p_0_in__0),
        .I2(\reg_file_a[15][15]_i_10_n_0 ),
        .I3(a_reg_0[22]),
        .O(\reg_file_a[15][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001030133)) 
    \reg_file_a[15][15]_i_5 
       (.I0(\mem_held_addr_reg[0] ),
        .I1(\hold_reg1_reg[7] [0]),
        .I2(\mem_held_addr_reg[1] ),
        .I3(ls_byte_ex),
        .I4(ls_half_ex),
        .I5(\hold_reg1_reg[7] [1]),
        .O(\reg_file_a[15][15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000E0C0ECC)) 
    \reg_file_a[15][15]_i_6 
       (.I0(\mem_held_addr_reg[0] ),
        .I1(\hold_reg1_reg[7] [0]),
        .I2(\mem_held_addr_reg[1] ),
        .I3(ls_byte_ex),
        .I4(ls_half_ex),
        .I5(\hold_reg1_reg[7] [1]),
        .O(\reg_file_a[15][15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][15]_i_8 
       (.I0(\pc_reg[31]_2 [14]),
        .I1(\u_dp/u_alu_dec/au_in_b [15]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [15]));
  LUT6 #(
    .INIT(64'h0000000000F8FAF8)) 
    \reg_file_a[15][15]_i_9 
       (.I0(\mem_held_addr_reg[1] ),
        .I1(ls_half_ex),
        .I2(\hold_reg1_reg[7] [1]),
        .I3(ls_byte_ex),
        .I4(\mem_held_addr_reg[0] ),
        .I5(\hold_reg1_reg[7] [0]),
        .O(\reg_file_a[15][15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][16]_i_5 
       (.I0(\pc_reg[31]_2 [15]),
        .I1(\u_dp/u_alu_dec/au_in_b [16]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [16]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][17]_i_5 
       (.I0(\pc_reg[31]_2 [16]),
        .I1(\u_dp/u_alu_dec/au_in_b [17]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [17]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][18]_i_5 
       (.I0(\pc_reg[31]_2 [17]),
        .I1(\u_dp/u_alu_dec/au_in_b [18]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [18]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][19]_i_5 
       (.I0(\pc_reg[31]_2 [18]),
        .I1(\u_dp/u_alu_dec/au_in_b [19]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [19]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][20]_i_5 
       (.I0(\pc_reg[31]_2 [19]),
        .I1(\u_dp/u_alu_dec/au_in_b [20]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [20]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][21]_i_5 
       (.I0(\pc_reg[31]_2 [20]),
        .I1(\u_dp/u_alu_dec/au_in_b [21]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [21]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][22]_i_5 
       (.I0(\pc_reg[31]_2 [21]),
        .I1(\u_dp/u_alu_dec/au_in_b [22]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [22]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][23]_i_5 
       (.I0(\pc_reg[31]_2 [22]),
        .I1(\u_dp/u_alu_dec/au_in_b [23]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [23]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][24]_i_5 
       (.I0(\pc_reg[31]_2 [23]),
        .I1(\u_dp/u_alu_dec/au_in_b [24]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [24]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][25]_i_5 
       (.I0(\pc_reg[31]_2 [24]),
        .I1(\u_dp/u_alu_dec/au_in_b [25]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [25]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][26]_i_5 
       (.I0(\pc_reg[31]_2 [25]),
        .I1(\u_dp/u_alu_dec/au_in_b [26]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [26]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][27]_i_5 
       (.I0(\pc_reg[31]_2 [26]),
        .I1(\u_dp/u_alu_dec/au_in_b [27]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [27]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][28]_i_5 
       (.I0(\pc_reg[31]_2 [27]),
        .I1(\u_dp/u_alu_dec/au_in_b [28]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [28]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][29]_i_5 
       (.I0(\pc_reg[31]_2 [28]),
        .I1(\u_dp/u_alu_dec/au_in_b [29]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [29]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][30]_i_5 
       (.I0(\pc_reg[31]_2 [29]),
        .I1(\u_dp/u_alu_dec/au_in_b [30]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [30]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][31]_i_6 
       (.I0(\pc_reg[31]_2 [30]),
        .I1(v_flag_au_reg),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [31]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \reg_file_a[15][8]_i_2 
       (.I0(\reg_file_a[15][8]_i_4_n_0 ),
        .I1(\reg_file_a[15][15]_i_5_n_0 ),
        .I2(p_2_in__0[0]),
        .I3(\reg_file_a[15][15]_i_6_n_0 ),
        .I4(a_reg_0[0]),
        .I5(ze_byte_wb),
        .O(\reg_file_a[15][8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_file_a[15][8]_i_4 
       (.I0(\reg_file_a[15][15]_i_9_n_0 ),
        .I1(p_0_in1_in[0]),
        .I2(\reg_file_a[15][15]_i_10_n_0 ),
        .I3(a_reg_0[15]),
        .O(\reg_file_a[15][8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][8]_i_6 
       (.I0(\pc_reg[31]_2 [7]),
        .I1(\u_dp/u_alu_dec/au_in_b [8]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [8]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \reg_file_a[15][9]_i_2 
       (.I0(\reg_file_a[15][9]_i_4_n_0 ),
        .I1(\reg_file_a[15][15]_i_5_n_0 ),
        .I2(load_fptr),
        .I3(\reg_file_a[15][15]_i_6_n_0 ),
        .I4(a_reg_0[1]),
        .I5(ze_byte_wb),
        .O(\reg_file_a[15][9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_file_a[15][9]_i_4 
       (.I0(\reg_file_a[15][15]_i_9_n_0 ),
        .I1(p_0_in1_in[1]),
        .I2(\reg_file_a[15][15]_i_10_n_0 ),
        .I3(a_reg_0[16]),
        .O(\reg_file_a[15][9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][9]_i_6 
       (.I0(\pc_reg[31]_2 [8]),
        .I1(\u_dp/u_alu_dec/au_in_b [9]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\u_dp/lu_out [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAEEE)) 
    \reg_sel[0]_i_1 
       (.I0(nxt_r_list_first_5),
        .I1(p_1_in8_in),
        .I2(rptr_b2_de[0]),
        .I3(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I4(nxt_r_list_first_7),
        .I5(nxt_r_list_first_3),
        .O(nxt_reg_sel[0]));
  LUT6 #(
    .INIT(64'hAAAAAFAEAFAEAFAE)) 
    \reg_sel[1]_i_1 
       (.I0(\reg_sel[1]_i_2_n_0 ),
        .I1(p_0_in10_in),
        .I2(p_1_in8_in),
        .I3(p_0_in9_in),
        .I4(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I5(rptr_b2_de[0]),
        .O(nxt_reg_sel[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \reg_sel[1]_i_2 
       (.I0(p_0_in18_in),
        .I1(\r_list_first[8]_i_2_n_0 ),
        .I2(p_0_in14_in),
        .I3(p_1_in16_in),
        .O(\reg_sel[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF00FF00FE)) 
    \reg_sel[2]_i_1 
       (.I0(p_1_in16_in),
        .I1(p_0_in14_in),
        .I2(p_0_in18_in),
        .I3(no_lo_r_list0),
        .I4(p_1_in12_in),
        .I5(p_0_in11_in),
        .O(nxt_reg_sel[2]));
  FDCE \reg_sel_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_reg_sel[0]),
        .Q(reg_sel[0]));
  FDCE \reg_sel_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_reg_sel[1]),
        .Q(reg_sel[1]));
  FDCE \reg_sel_reg[2] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_reg_sel[2]),
        .Q(reg_sel[2]));
  FDCE \reg_sel_reg[3] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_reg_sel[3]),
        .Q(reg_sel[3]));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    \rf0_mux_ctl_ex[0]_i_2 
       (.I0(shift_ex),
        .I1(load_ex),
        .I2(sbit_ex),
        .I3(lsm_last_d_phase_ex),
        .I4(ldm_pop_ex),
        .O(rf_mux_ctl_ex2[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rf0_mux_ctl_ex[0]_i_4 
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[13] ),
        .O(\rf0_mux_ctl_ex[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rf0_mux_ctl_ex[0]_i_5 
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .O(\rf0_mux_ctl_ex[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rf0_mux_ctl_ex[0]_i_6 
       (.I0(\instr_de_reg_n_0_[9] ),
        .I1(p_25_in),
        .O(\rf0_mux_ctl_ex[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \rf0_mux_ctl_ex[1]_i_2 
       (.I0(sbit_ex),
        .I1(load_ex),
        .I2(ld_slow_ex),
        .I3(mul_ex_reg_n_0),
        .I4(br_lr_ex),
        .I5(rf_mux_ctl_ex23),
        .O(rf_mux_ctl_ex2[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rf0_mux_ctl_ex[1]_i_4 
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .O(\rf0_mux_ctl_ex[1]_i_4_n_0 ));
  FDCE \rf0_mux_ctl_ex_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(u_excpt_n_173),
        .Q(rf0_mux_ctl_ex[0]));
  FDCE \rf0_mux_ctl_ex_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(u_excpt_n_175),
        .Q(rf0_mux_ctl_ex[1]));
  FDCE \rf1_mux_ctl_ex_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_rf1_mux_ctl_ex[0]),
        .Q(rf1_mux_ctl_ex[0]));
  FDCE \rf1_mux_ctl_ex_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_rf1_mux_ctl_ex[1]),
        .Q(rf1_mux_ctl_ex[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \rf_mux_ctl_ex[2]_i_2 
       (.I0(shift_ex),
        .I1(rf_mux_ctl_ex23),
        .I2(load_ex),
        .I3(ld_slow_ex),
        .I4(sbit_ex),
        .I5(br_lr_ex),
        .O(rf_mux_ctl_ex2[2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \rf_mux_ctl_ex[2]_i_4 
       (.I0(ldm_pop_ex),
        .I1(lsm_last_d_phase_ex),
        .I2(ldm_base_loaded),
        .O(rf_mux_ctl_ex23));
  LUT6 #(
    .INIT(64'h0000838303000000)) 
    \rf_mux_ctl_ex[2]_i_6 
       (.I0(\rf_mux_ctl_ex[2]_i_8_n_0 ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(pre_update_n_ex_i_5_n_0),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\instr_de_reg_n_0_[13] ),
        .O(\rf_mux_ctl_ex[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \rf_mux_ctl_ex[2]_i_7 
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(\instr_de_reg_n_0_[10] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[13] ),
        .O(\rf_mux_ctl_ex[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rf_mux_ctl_ex[2]_i_8 
       (.I0(\instr_de_reg_n_0_[9] ),
        .I1(\instr_de_reg_n_0_[10] ),
        .I2(\instr_de_reg_n_0_[7] ),
        .O(\rf_mux_ctl_ex[2]_i_8_n_0 ));
  FDCE \rf_mux_ctl_ex_reg[2] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(u_excpt_n_174),
        .Q(rf_mux_ctl_ex));
  MUXF7 \rf_mux_ctl_ex_reg[2]_i_5 
       (.I0(\rf_mux_ctl_ex[2]_i_6_n_0 ),
        .I1(\rf_mux_ctl_ex[2]_i_7_n_0 ),
        .O(\rf_mux_ctl_ex_reg[2]_i_5_n_0 ),
        .S(\instr_de_reg_n_0_[11] ));
  LUT6 #(
    .INIT(64'hFFF0EFEF0F004040)) 
    \rptr_a_ex2[0]_i_2 
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(rptr_b2_de[0]),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(p_25_in),
        .I4(\instr_de_reg_n_0_[13] ),
        .I5(\instr_de_reg_n_0_[3] ),
        .O(\rptr_a_ex2[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8BBBBB88)) 
    \rptr_a_ex2[0]_i_3 
       (.I0(p_25_in),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\instr_de_reg_n_0_[13] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(\instr_de_reg_n_0_[3] ),
        .O(\rptr_a_ex2[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0EFEF0F004040)) 
    \rptr_a_ex2[2]_i_2 
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(rptr_b2_de[2]),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(\instr_de_reg_n_0_[10] ),
        .I4(\instr_de_reg_n_0_[13] ),
        .I5(\instr_de_reg_n_0_[5] ),
        .O(\rptr_a_ex2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8BBBBB88)) 
    \rptr_a_ex2[2]_i_3 
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\instr_de_reg_n_0_[13] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(\instr_de_reg_n_0_[5] ),
        .O(\rptr_a_ex2[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E666E6EE)) 
    \rptr_a_ex2[3]_i_3 
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[10] ),
        .I3(\instr_de_reg_n_0_[11] ),
        .I4(\instr_de_reg_n_0_[9] ),
        .I5(\instr_de_reg_n_0_[14] ),
        .O(\rptr_a_ex2[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rptr_a_ex2[3]_i_4 
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(\instr_de_reg_n_0_[7] ),
        .O(\rptr_a_ex2[3]_i_4_n_0 ));
  FDCE \rptr_a_ex2_reg[0] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(use_dp_ipsr_reg),
        .D(rptr_a_de[0]),
        .Q(rptr_a_ex2[0]));
  MUXF7 \rptr_a_ex2_reg[0]_i_1 
       (.I0(\rptr_a_ex2[0]_i_2_n_0 ),
        .I1(\rptr_a_ex2[0]_i_3_n_0 ),
        .O(rptr_a_de[0]),
        .S(\instr_de_reg_n_0_[15] ));
  FDCE \rptr_a_ex2_reg[1] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(use_dp_ipsr_reg),
        .D(rptr_a_de[1]),
        .Q(rptr_a_ex2[1]));
  FDCE \rptr_a_ex2_reg[2] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(use_dp_ipsr_reg),
        .D(rptr_a_de[2]),
        .Q(rptr_a_ex2[2]));
  MUXF7 \rptr_a_ex2_reg[2]_i_1 
       (.I0(\rptr_a_ex2[2]_i_2_n_0 ),
        .I1(\rptr_a_ex2[2]_i_3_n_0 ),
        .O(rptr_a_de[2]),
        .S(\instr_de_reg_n_0_[15] ));
  FDCE \rptr_a_ex2_reg[3] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(rptr_a_de[3]),
        .Q(rptr_a_ex2[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rptr_a_ex[0]_i_1 
       (.I0(rptr_a_de[0]),
        .I1(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I2(rptr_a_ex2[0]),
        .O(\rptr_a_ex[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rptr_a_ex[0]_i_1__0 
       (.I0(rptr_a_de[0]),
        .I1(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I2(rptr_a_ex2[0]),
        .I3(biu_rdy),
        .I4(rptr_a_ex[0]),
        .O(\rptr_a_ex_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rptr_a_ex[2]_i_1 
       (.I0(rptr_a_de[2]),
        .I1(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I2(rptr_a_ex2[2]),
        .O(\rptr_a_ex[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rptr_a_ex[2]_i_1__0 
       (.I0(rptr_a_de[2]),
        .I1(\wdata_mux_ctl_ex_reg[0]_0 ),
        .I2(rptr_a_ex2[2]),
        .I3(biu_rdy),
        .I4(rptr_a_ex[2]),
        .O(\rptr_a_ex_reg[3]_0 [2]));
  FDCE \rptr_a_ex_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(\rptr_a_ex[0]_i_1_n_0 ),
        .Q(rptr_a_ex[0]));
  FDCE \rptr_a_ex_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(u_excpt_n_188),
        .Q(rptr_a_ex[1]));
  FDCE \rptr_a_ex_reg[2] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(\rptr_a_ex[2]_i_1_n_0 ),
        .Q(rptr_a_ex[2]));
  FDCE \rptr_a_ex_reg[3] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(u_excpt_n_168),
        .Q(rptr_a_ex[3]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rptr_b_ex2[0]_i_3 
       (.I0(p_25_in),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(rptr_b2_de[0]),
        .O(\rptr_b_ex2[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFB0BF808F80)) 
    \rptr_b_ex2[0]_i_4 
       (.I0(rptr_b2_de[0]),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(\instr_de_reg_n_0_[6] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(\instr_de_reg_n_0_[3] ),
        .O(\rptr_b_ex2[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rptr_b_ex2[2]_i_3 
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(rptr_b2_de[2]),
        .O(\rptr_b_ex2[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFB0BF808F80)) 
    \rptr_b_ex2[2]_i_4 
       (.I0(rptr_b2_de[2]),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(p_25_in),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(\instr_de_reg_n_0_[5] ),
        .O(\rptr_b_ex2[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rptr_b_ex2[3]_i_3 
       (.I0(u_excpt_n_15),
        .I1(three_phase_ex_i_3_n_0),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[11] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(first32_ex_reg_0),
        .O(\rptr_b_ex2[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \rptr_b_ex2[3]_i_4 
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[6] ),
        .I3(\instr_de_reg_n_0_[10] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(\instr_de_reg_n_0_[15] ),
        .O(\rptr_b_ex2[3]_i_4_n_0 ));
  FDCE \rptr_b_ex2_reg[0] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(u_decode_n_9),
        .Q(rptr_b_ex2[0]));
  FDCE \rptr_b_ex2_reg[1] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(u_decode_n_8),
        .Q(rptr_b_ex2[1]));
  FDCE \rptr_b_ex2_reg[2] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(u_decode_n_7),
        .Q(rptr_b_ex2[2]));
  FDCE \rptr_b_ex2_reg[3] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(u_decode_n_6),
        .Q(rptr_b_ex2[3]));
  FDCE \rptr_b_ex_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(SYSRESETn_0),
        .D(u_decode_n_46),
        .Q(rptr_b_ex[0]));
  FDCE \rptr_b_ex_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(SYSRESETn_0),
        .D(u_decode_n_45),
        .Q(rptr_b_ex[1]));
  FDCE \rptr_b_ex_reg[2] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(SYSRESETn_0),
        .D(u_decode_n_44),
        .Q(rptr_b_ex[2]));
  FDCE \rptr_b_ex_reg[3] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(SYSRESETn_0),
        .D(u_decode_n_43),
        .Q(rptr_b_ex[3]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \sbit_ctl_ex[0]_i_1 
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[6] ),
        .I2(\instr_de_reg_n_0_[11] ),
        .O(sbit_ctl_de));
  FDCE \sbit_ctl_ex_reg[0] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(sbit_ctl_de),
        .Q(sbit_ctl_ex));
  LUT6 #(
    .INIT(64'h2210000000000000)) 
    sbit_ex_i_2
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(\instr_de_reg_n_0_[10] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\instr_de_reg_n_0_[11] ),
        .I4(\instr_de_reg_n_0_[13] ),
        .I5(\instr_de_reg_n_0_[12] ),
        .O(sbit_ex_i_2_n_0));
  FDCE sbit_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(SYSRESETn_1),
        .D(u_excpt_n_119),
        .Q(sbit_ex));
  LUT6 #(
    .INIT(64'h000000000000B800)) 
    se_byte_wb_i_1
       (.I0(se_byte_wb_i_2_n_0),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(se_half_wb_i_3_n_0),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[11] ),
        .I5(first32_ex_reg_0),
        .O(se_byte_wb_i_1_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    se_byte_wb_i_2
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[7] ),
        .I2(\instr_de_reg_n_0_[10] ),
        .I3(\instr_de_reg_n_0_[6] ),
        .I4(\instr_de_reg_n_0_[9] ),
        .I5(\instr_de_reg_n_0_[15] ),
        .O(se_byte_wb_i_2_n_0));
  FDCE se_byte_wb_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(SYSRESETn_0),
        .D(se_byte_wb_i_1_n_0),
        .Q(se_byte_wb));
  LUT6 #(
    .INIT(64'h00000000AC0C0000)) 
    se_half_wb_i_1
       (.I0(se_half_wb_i_2_n_0),
        .I1(se_half_wb_i_3_n_0),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(se_half_wb_i_4_n_0),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(first32_ex_reg_0),
        .O(se_half_wb_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h0A04)) 
    se_half_wb_i_2
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[10] ),
        .I3(\instr_de_reg_n_0_[7] ),
        .O(se_half_wb_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    se_half_wb_i_3
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\instr_de_reg_n_0_[10] ),
        .O(se_half_wb_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    se_half_wb_i_4
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .O(se_half_wb_i_4_n_0));
  FDCE se_half_wb_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(SYSRESETn_0),
        .D(se_half_wb_i_1_n_0),
        .Q(se_half_wb));
  FDCE second32_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(u_excpt_n_26),
        .Q(second32_ex));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    second_ex_phase_i_1
       (.I0(first_ex_phase),
        .I1(first_ex_phase_reg_0),
        .O(second_ex_phase_i_1_n_0));
  FDCE second_ex_phase_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(second_ex_phase_i_1_n_0),
        .Q(second_ex_phase));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    sel_wf_c_i_1
       (.I0(write_flags_ex),
        .I1(pre_update_c_ex),
        .I2(last_uncond_phase_ex_reg_0),
        .I3(sel_wf_c),
        .O(sel_wf_c_reg));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    sel_wf_v_i_1
       (.I0(write_flags_ex),
        .I1(pre_update_v_ex),
        .I2(last_uncond_phase_ex_reg_0),
        .I3(sel_wf_v),
        .O(sel_wf_v_reg));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    sel_wf_z_i_1
       (.I0(biu_rdy),
        .I1(use_flags_ex),
        .I2(first_ex_phase),
        .I3(msr_ex),
        .I4(load_xpsr_we),
        .O(write_flags_ex));
  FDCE shift_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(u_excpt_n_22),
        .Q(shift_ex));
  LUT6 #(
    .INIT(64'hFFFFFF22FFFFFFA2)) 
    \shift_op[0]_i_1 
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[7] ),
        .I2(\instr_de_reg_n_0_[6] ),
        .I3(\instr_de_reg_n_0_[11] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(p_25_in),
        .O(shift_op_de[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \shift_op[1]_i_1 
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(p_25_in),
        .O(shift_op_de[1]));
  FDCE \shift_op_reg[0] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(shift_op_de[0]),
        .Q(shift_op[0]));
  FDCE \shift_op_reg[1] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(\pc_ex_reg[6]_0 ),
        .D(shift_op_de[1]),
        .Q(shift_op[1]));
  LUT6 #(
    .INIT(64'h0000000044400000)) 
    stm_push_ex_i_2
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(stm_push_ex_i_3_n_0),
        .I4(invert_b_ex2_i_3_n_0),
        .I5(first32_ex_reg_0),
        .O(stm_push_ex_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    stm_push_ex_i_3
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .O(stm_push_ex_i_3_n_0));
  FDCE stm_push_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(u_excpt_n_16),
        .Q(stm_push_ex));
  FDCE store_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(u_excpt_n_27),
        .Q(store_ex));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \swz_ctl_ex[0]_i_1 
       (.I0(p_25_in),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(pop_pc_ex_i_2_n_0),
        .I4(first32_ex_reg_0),
        .O(\swz_ctl_ex[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \swz_ctl_ex[1]_i_1 
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(\instr_de_reg_n_0_[6] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(pop_pc_ex_i_2_n_0),
        .I4(first32_ex_reg_0),
        .O(\swz_ctl_ex[1]_i_1_n_0 ));
  FDCE \swz_ctl_ex_reg[0] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(SYSRESETn_1),
        .D(\swz_ctl_ex[0]_i_1_n_0 ),
        .Q(\hold_reg1_reg[7] [0]));
  FDCE \swz_ctl_ex_reg[1] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(SYSRESETn_1),
        .D(\swz_ctl_ex[1]_i_1_n_0 ),
        .Q(\hold_reg1_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    tbit_ex_i_2
       (.I0(\instr_de_reg_n_0_[9] ),
        .I1(p_25_in),
        .I2(\instr_de_reg_n_0_[10] ),
        .I3(\instr_de_reg_n_0_[14] ),
        .I4(\instr_de_reg_n_0_[11] ),
        .O(tbit_ex_i_2_n_0));
  FDCE tbit_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(u_excpt_n_28),
        .Q(tbit_ex));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    three_phase_ex_i_1
       (.I0(three_phase_ex_i_2_n_0),
        .I1(first32_ex_reg_0),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(three_phase_ex_i_3_n_0),
        .I5(u_excpt_n_15),
        .O(three_phase_de));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h00001A00)) 
    three_phase_ex_i_2
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(three_phase_ex_i_4_n_0),
        .I4(first32_ex_reg_0),
        .O(three_phase_ex_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    three_phase_ex_i_3
       (.I0(\instr_de_reg_n_0_[9] ),
        .I1(\instr_de_reg_n_0_[10] ),
        .O(three_phase_ex_i_3_n_0));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    three_phase_ex_i_4
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(\instr_de_reg_n_0_[9] ),
        .O(three_phase_ex_i_4_n_0));
  FDCE three_phase_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(\imm_held_reg[0] ),
        .D(three_phase_de),
        .Q(three_phase_ex));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h04)) 
    two_phase_ex_i_10
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .O(two_phase_ex_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000FF0000FF7000)) 
    two_phase_ex_i_11
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[14] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(\instr_de_reg_n_0_[13] ),
        .O(two_phase_ex_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'hE)) 
    two_phase_ex_i_12
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .O(two_phase_ex_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBEAF)) 
    two_phase_ex_i_13
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[6] ),
        .I2(\instr_de_reg_n_0_[7] ),
        .I3(p_25_in),
        .I4(\instr_de_reg_n_0_[9] ),
        .I5(\instr_de_reg_n_0_[10] ),
        .O(two_phase_ex_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    two_phase_ex_i_14
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[11] ),
        .I3(\instr_de_reg_n_0_[9] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .O(two_phase_ex_i_14_n_0));
  LUT6 #(
    .INIT(64'h0000000000002208)) 
    two_phase_ex_i_2
       (.I0(three_phase_ex_i_4_n_0),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[14] ),
        .I4(first32_ex_reg_0),
        .I5(two_phase_ex_i_8_n_0),
        .O(two_phase_ex_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    two_phase_ex_i_3
       (.I0(two_phase_ex_i_9_n_0),
        .I1(rptr_b2_de[1]),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\instr_de_reg_n_0_[10] ),
        .I4(two_phase_ex_i_10_n_0),
        .I5(first32_ex_reg_0),
        .O(two_phase_ex_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h04)) 
    two_phase_ex_i_4
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(two_phase_ex_i_11_n_0),
        .I2(first32_ex_reg_0),
        .O(two_phase_ex_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000001010555)) 
    two_phase_ex_i_5
       (.I0(two_phase_ex_i_12_n_0),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(two_phase_ex_i_13_n_0),
        .I4(\instr_de_reg_n_0_[11] ),
        .I5(first32_ex_reg_0),
        .O(two_phase_ex_i_5_n_0));
  LUT6 #(
    .INIT(64'h0400040004000F00)) 
    two_phase_ex_i_7
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(sbit_ex_i_2_n_0),
        .I2(first32_ex_reg_0),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[13] ),
        .I5(two_phase_ex_i_14_n_0),
        .O(two_phase_ex_i_7_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    two_phase_ex_i_8
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\instr_de_reg_n_0_[10] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(\instr_de_reg_n_0_[14] ),
        .O(two_phase_ex_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h7)) 
    two_phase_ex_i_9
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .O(two_phase_ex_i_9_n_0));
  FDCE two_phase_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(two_phase_de),
        .Q(two_phase_ex));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[11]_i_6 
       (.I0(zero_a_ex),
        .I1(a_reg_0[10]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [10]),
        .I4(\u_dp/u_alu_dec/au_in_b [11]),
        .O(\u_alu_dec/u_adder/mem_held_addr[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[11]_i_7 
       (.I0(zero_a_ex),
        .I1(a_reg_0[9]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [9]),
        .I4(\u_dp/u_alu_dec/au_in_b [10]),
        .O(\u_alu_dec/u_adder/mem_held_addr[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[11]_i_8 
       (.I0(zero_a_ex),
        .I1(a_reg_0[8]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [8]),
        .I4(\u_dp/u_alu_dec/au_in_b [9]),
        .O(\u_alu_dec/u_adder/mem_held_addr[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[11]_i_9 
       (.I0(zero_a_ex),
        .I1(a_reg_0[7]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [7]),
        .I4(\u_dp/u_alu_dec/au_in_b [8]),
        .O(\u_alu_dec/u_adder/mem_held_addr[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[15]_i_6 
       (.I0(zero_a_ex),
        .I1(a_reg_0[14]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [14]),
        .I4(\u_dp/u_alu_dec/au_in_b [15]),
        .O(\u_alu_dec/u_adder/mem_held_addr[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[15]_i_7 
       (.I0(zero_a_ex),
        .I1(a_reg_0[13]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [13]),
        .I4(\u_dp/u_alu_dec/au_in_b [14]),
        .O(\u_alu_dec/u_adder/mem_held_addr[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[15]_i_8 
       (.I0(zero_a_ex),
        .I1(a_reg_0[12]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [12]),
        .I4(\u_dp/u_alu_dec/au_in_b [13]),
        .O(\u_alu_dec/u_adder/mem_held_addr[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[15]_i_9 
       (.I0(zero_a_ex),
        .I1(a_reg_0[11]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [11]),
        .I4(\u_dp/u_alu_dec/au_in_b [12]),
        .O(\u_alu_dec/u_adder/mem_held_addr[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[19]_i_6 
       (.I0(zero_a_ex),
        .I1(a_reg_0[18]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [18]),
        .I4(\u_dp/u_alu_dec/au_in_b [19]),
        .O(\u_alu_dec/u_adder/mem_held_addr[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[19]_i_7 
       (.I0(zero_a_ex),
        .I1(a_reg_0[17]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [17]),
        .I4(\u_dp/u_alu_dec/au_in_b [18]),
        .O(\u_alu_dec/u_adder/mem_held_addr[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[19]_i_8 
       (.I0(zero_a_ex),
        .I1(a_reg_0[16]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [16]),
        .I4(\u_dp/u_alu_dec/au_in_b [17]),
        .O(\u_alu_dec/u_adder/mem_held_addr[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[19]_i_9 
       (.I0(zero_a_ex),
        .I1(a_reg_0[15]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [15]),
        .I4(\u_dp/u_alu_dec/au_in_b [16]),
        .O(\u_alu_dec/u_adder/mem_held_addr[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[23]_i_6 
       (.I0(zero_a_ex),
        .I1(a_reg_0[22]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [22]),
        .I4(\u_dp/u_alu_dec/au_in_b [23]),
        .O(\u_alu_dec/u_adder/mem_held_addr[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[23]_i_7 
       (.I0(zero_a_ex),
        .I1(a_reg_0[21]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [21]),
        .I4(\u_dp/u_alu_dec/au_in_b [22]),
        .O(\u_alu_dec/u_adder/mem_held_addr[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[23]_i_8 
       (.I0(zero_a_ex),
        .I1(a_reg_0[20]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [20]),
        .I4(\u_dp/u_alu_dec/au_in_b [21]),
        .O(\u_alu_dec/u_adder/mem_held_addr[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[23]_i_9 
       (.I0(zero_a_ex),
        .I1(a_reg_0[19]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [19]),
        .I4(\u_dp/u_alu_dec/au_in_b [20]),
        .O(\u_alu_dec/u_adder/mem_held_addr[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[27]_i_6 
       (.I0(zero_a_ex),
        .I1(a_reg_0[26]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [26]),
        .I4(\u_dp/u_alu_dec/au_in_b [27]),
        .O(\u_alu_dec/u_adder/mem_held_addr[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[27]_i_7 
       (.I0(zero_a_ex),
        .I1(a_reg_0[25]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [25]),
        .I4(\u_dp/u_alu_dec/au_in_b [26]),
        .O(\u_alu_dec/u_adder/mem_held_addr[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[27]_i_8 
       (.I0(zero_a_ex),
        .I1(a_reg_0[24]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [24]),
        .I4(\u_dp/u_alu_dec/au_in_b [25]),
        .O(\u_alu_dec/u_adder/mem_held_addr[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[27]_i_9 
       (.I0(zero_a_ex),
        .I1(a_reg_0[23]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [23]),
        .I4(\u_dp/u_alu_dec/au_in_b [24]),
        .O(\u_alu_dec/u_adder/mem_held_addr[27]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[31]_i_6 
       (.I0(zero_a_ex),
        .I1(a_reg_0[30]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [30]),
        .I4(v_flag_au_reg),
        .O(\u_alu_dec/u_adder/mem_held_addr[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[31]_i_7 
       (.I0(zero_a_ex),
        .I1(a_reg_0[29]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [29]),
        .I4(\u_dp/u_alu_dec/au_in_b [30]),
        .O(\u_alu_dec/u_adder/mem_held_addr[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[31]_i_8 
       (.I0(zero_a_ex),
        .I1(a_reg_0[28]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [28]),
        .I4(\u_dp/u_alu_dec/au_in_b [29]),
        .O(\u_alu_dec/u_adder/mem_held_addr[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[31]_i_9 
       (.I0(zero_a_ex),
        .I1(a_reg_0[27]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [27]),
        .I4(\u_dp/u_alu_dec/au_in_b [28]),
        .O(\u_alu_dec/u_adder/mem_held_addr[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \u_alu_dec/u_adder/mem_held_addr[3]_i_10 
       (.I0(\u_dp/au_in_a ),
        .I1(force_c_in_ex),
        .I2(use_c_flag_ex),
        .I3(c_flag_mux),
        .I4(sel_wf_c),
        .I5(c_flag_wf),
        .O(\u_alu_dec/u_adder/mem_held_addr[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[3]_i_7 
       (.I0(zero_a_ex),
        .I1(a_reg_0[2]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [2]),
        .I4(\u_dp/u_alu_dec/au_in_b [3]),
        .O(\u_alu_dec/u_adder/mem_held_addr[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BFBFB04F40404)) 
    \u_alu_dec/u_adder/mem_held_addr[3]_i_9 
       (.I0(zero_a_ex),
        .I1(a_reg_0[1]),
        .I2(au_a_use_pc_ex),
        .I3(pc_mask1_ex),
        .I4(\pc_reg[31]_0 [0]),
        .I5(\u_dp/u_alu_dec/au_in_b [1]),
        .O(\u_alu_dec/u_adder/mem_held_addr[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[7]_i_6 
       (.I0(zero_a_ex),
        .I1(a_reg_0[6]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [6]),
        .I4(\u_dp/u_alu_dec/au_in_b [7]),
        .O(\u_alu_dec/u_adder/mem_held_addr[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[7]_i_7 
       (.I0(zero_a_ex),
        .I1(a_reg_0[5]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [5]),
        .I4(\u_dp/u_alu_dec/au_in_b [6]),
        .O(\u_alu_dec/u_adder/mem_held_addr[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[7]_i_8 
       (.I0(zero_a_ex),
        .I1(a_reg_0[4]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [4]),
        .I4(\u_dp/u_alu_dec/au_in_b [5]),
        .O(\u_alu_dec/u_adder/mem_held_addr[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \u_alu_dec/u_adder/mem_held_addr[7]_i_9 
       (.I0(zero_a_ex),
        .I1(a_reg_0[3]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_reg[31]_0 [3]),
        .I4(\u_dp/u_alu_dec/au_in_b [4]),
        .O(\u_alu_dec/u_adder/mem_held_addr[7]_i_9_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_decoder u_decode
       (.D({u_decode_n_6,u_decode_n_7,u_decode_n_8,u_decode_n_9}),
        .HCLK(HCLK),
        .O(\mem_held_addr_reg[31] [11:8]),
        .Q({\instr_de_reg_n_0_[15] ,\instr_de_reg_n_0_[14] ,\instr_de_reg_n_0_[13] ,\instr_de_reg_n_0_[12] ,\instr_de_reg_n_0_[11] ,\instr_de_reg_n_0_[10] ,\instr_de_reg_n_0_[9] ,p_25_in,\instr_de_reg_n_0_[7] ,\instr_de_reg_n_0_[6] ,\instr_de_reg_n_0_[5] ,cps_data,\instr_de_reg_n_0_[3] ,rptr_b2_de}),
        .SYSRESETn(SYSRESETn),
        .SYSRESETn_0(i_dbg_wdata_sel_ex_reg),
        .active_sp(active_sp),
        .adv_de_to_ex(adv_de_to_ex),
        .any_dsb_ex_reg(u_decode_n_5),
        .b_reg_0(b_reg_0[1]),
        .b_use_pc(b_use_pc),
        .bcc_first_ex(bcc_first_ex),
        .biu_rdy(biu_rdy),
        .br_lr_ex(br_lr_ex),
        .br_lr_ex_reg(w_phase_ex_i_3_n_0),
        .c_flag(c_flag),
        .c_flag_wf(c_flag_wf),
        .c_flag_wf_reg(c_flag_wf_reg),
        .\cond_ex_reg[3] ({cc_inv_z,p_1_in18_in,p_0_in,\cond_ex_reg_n_0_[0] }),
        .\en_itcm_core_reg[1] (\en_itcm_core_reg[1] ),
        .first32_ex_reg(first32_ex_reg_0),
        .first32_ex_reg_0(\imm_ex[29]_i_3_n_0 ),
        .first_ex_phase_reg(first_ex_phase_reg_0),
        .force_hf_reg(r_int_actv_reg_0),
        .\hold_reg1_reg[31] (\hold_reg1_reg[31] [31:28]),
        .\hold_reg2_reg[31] ({\hold_reg2_reg[31]_1 [31:28],\hold_reg2_reg[31]_1 [1]}),
        .i_dbg_wdata_sel_ex_reg(dbg_wdata_sel_ex),
        .\imm_ex_reg[18] ({u_decode_n_2,u_decode_n_3}),
        .\imm_ex_reg[29] ({nxt_imm_int[29],nxt_imm_int[23:12]}),
        .\imm_held_reg[0]_0 (\imm_held_reg[0] ),
        .\instr_de_reg[0] (\rptr_b_ex2[0]_i_4_n_0 ),
        .\instr_de_reg[10] (au_b_use_pc_ex_i_3_n_0),
        .\instr_de_reg[10]_0 (\wptr_decoded[2]_i_2_n_0 ),
        .\instr_de_reg[10]_1 (\rptr_b_ex2[2]_i_3_n_0 ),
        .\instr_de_reg[11] (two_phase_ex_i_4_n_0),
        .\instr_de_reg[12] (ldm_pop_ex_i_2_n_0),
        .\instr_de_reg[12]_0 (two_phase_ex_i_5_n_0),
        .\instr_de_reg[12]_1 (u_excpt_n_186),
        .\instr_de_reg[13] (\rptr_b_ex2[3]_i_3_n_0 ),
        .\instr_de_reg[13]_0 (w_phase_ex_i_6_n_0),
        .\instr_de_reg[13]_1 (branch_ex_i_4_n_0),
        .\instr_de_reg[13]_2 (br_lr_ex_i_3_n_0),
        .\instr_de_reg[13]_3 (\rptr_b_ex2[3]_i_4_n_0 ),
        .\instr_de_reg[14] (two_phase_ex_i_7_n_0),
        .\instr_de_reg[15] (two_phase_ex_i_2_n_0),
        .\instr_de_reg[1] (two_phase_ex_i_3_n_0),
        .\instr_de_reg[1]_0 (u_excpt_n_189),
        .\instr_de_reg[2] (\rptr_b_ex2[2]_i_4_n_0 ),
        .\instr_de_reg[8] (\wptr_decoded[0]_i_2_n_0 ),
        .\instr_de_reg[8]_0 (\rptr_b_ex2[0]_i_3_n_0 ),
        .\instr_de_reg[9] (u_excpt_n_187),
        .\instr_de_reg[9]_0 (u_excpt_n_190),
        .kill_instr_de(kill_instr_de),
        .last_phase_ex1(last_phase_ex1),
        .last_uncond_phase_ex_reg(u_decode_n_13),
        .last_uncond_phase_ex_reg_0(\wdata_mux_ctl_ex_reg[0]_0 ),
        .last_uncond_phase_ex_reg_1(last_uncond_phase_ex_reg_0),
        .lu_out(\u_dp/lu_out [31:28]),
        .mem_r_data_u(mem_r_data_u[15:12]),
        .mem_w_data(mem_w_data[7:4]),
        .micro_code_de_reg(int_fault_ex_reg),
        .micro_code_de_reg_0(u_excpt_n_169),
        .msr_ex_reg(u_decode_n_4),
        .mult_out(mult_out[15:12]),
        .n_flag(n_flag),
        .nxt_w_phase_ex(nxt_w_phase_ex),
        .nxt_write_sp(nxt_write_sp),
        .p_0_in(p_0_in_1),
        .p_10_in(p_10_in),
        .p_1_in2_in({p_1_in2_in[31:28],p_1_in2_in[1]}),
        .p_2_in(p_2_in_0),
        .pre_update_c_ex(pre_update_c_ex),
        .pre_update_v_ex(pre_update_v_ex),
        .\reg_file_a_reg[15][31] (D[31:28]),
        .reg_sel(reg_sel),
        .rf0_mux_ctl_ex(rf0_mux_ctl_ex),
        .\rf0_mux_ctl_ex_reg[1] (u_decode_n_48),
        .rf1_mux_ctl_ex(rf1_mux_ctl_ex),
        .rptr_b_ex(rptr_b_ex),
        .\rptr_b_ex2_reg[3] (rptr_b_ex2),
        .\rptr_b_ex_reg[0] (u_decode_n_46),
        .\rptr_b_ex_reg[1] (u_decode_n_45),
        .\rptr_b_ex_reg[2] (u_decode_n_44),
        .\rptr_b_ex_reg[3] (\rptr_b_ex_reg[3]_0 ),
        .\rptr_b_ex_reg[3]_0 (u_decode_n_43),
        .sbit_ex_reg(w_phase_ex_i_4_n_0),
        .shift_out(shift_out[31:28]),
        .stm_push_ex(stm_push_ex),
        .stm_push_ex_reg(u_decode_n_51),
        .two_phase_de(two_phase_de),
        .undef(undef),
        .use_branch(use_branch),
        .use_control_ex(use_control_ex),
        .use_flags_ex_reg(write_flags_ex),
        .use_imm(use_imm),
        .use_mrs(use_mrs),
        .v_flag(v_flag),
        .v_flag_wf(v_flag_wf),
        .v_flag_wf_reg(v_flag_wf_reg),
        .wdata_mux_ctl_ex(wdata_mux_ctl_ex),
        .\wdata_mux_ctl_ex_reg[1] (\genblk3[1].ram_block_reg_0_0_i_37_n_0 ),
        .\wdata_reg[1] (xpsr_m_ctl_ex),
        .\wptr_decoded_reg[3] ({nxt_wptr_decoded,wptr_de}),
        .\wptr_decoded_reg[3]_0 (wptr_decoded),
        .wptr_ex2(wptr_ex2),
        .\wptr_ex_reg[0] (u_decode_n_12),
        .\wptr_ex_reg[0]_0 (wptr_ex[0]),
        .\wptr_ex_reg[1] (u_decode_n_37),
        .\wptr_ex_reg[2] (u_decode_n_11),
        .\wptr_ex_reg[2]_0 (wptr_ex[2]),
        .\wptr_ex_reg[3] (u_decode_n_31),
        .\wptr_ex_reg[3]_0 (wptr_ex[3]),
        .wptr_sel_ex1(wptr_sel_ex1),
        .\xpsr_m_ctl_ex_reg[2]_0 (u_decode_n_49),
        .xpsr_mask_ex(xpsr_mask_ex),
        .z_flag(z_flag));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_excpt u_excpt
       (.CO(\u_dp/au_carry ),
        .D(D[27:0]),
        .DI(DI),
        .E(held_instr00),
        .HCLK(HCLK),
        .\HRDATA_reg[3] (\HRDATA_reg[3] ),
        .\HRDATA_reg[5] (\HRDATA_reg[5] ),
        .\HWDATA_reg[31] (\HWDATA_reg[31] ),
        .LOCKUP(LOCKUP),
        .NMI(NMI),
        .O(\mem_held_addr_reg[15] ),
        .Q({\instr_de_reg_n_0_[15] ,\instr_de_reg_n_0_[14] ,\instr_de_reg_n_0_[13] ,\instr_de_reg_n_0_[12] ,\instr_de_reg_n_0_[11] ,\instr_de_reg_n_0_[10] ,\instr_de_reg_n_0_[9] ,p_25_in,\instr_de_reg_n_0_[7] ,\instr_de_reg_n_0_[6] ,\instr_de_reg_n_0_[5] ,cps_data,\instr_de_reg_n_0_[3] ,rptr_b2_de}),
        .S({\u_alu_dec/u_adder/mem_held_addr[3]_i_7_n_0 ,\u_alu_dec/u_adder/mem_held_addr[3]_i_9_n_0 ,\u_alu_dec/u_adder/mem_held_addr[3]_i_10_n_0 }),
        .SYSRESETn(SYSRESETn),
        .SYSRESETn_0(\imm_held_reg[0] ),
        .SYSRESETn_1(SYSRESETn_0),
        .SYSRESETn_2(SYSRESETn_1),
        .SYSRESETn_3(SYSRESETn_2),
        .a_reg_0({a_reg_0[16],a_reg_0[1:0]}),
        .a_reg_mask0(a_reg_mask0),
        .active_sp(active_sp),
        .adv_de_to_ex(adv_de_to_ex),
        .adv_fe_to_de(adv_fe_to_de),
        .any_dsb_ex0(any_dsb_ex0),
        .au_a_use_pc_ex_reg(au_a_use_pc_ex),
        .au_in_b({\u_dp/u_alu_dec/au_in_b [2],\u_dp/u_alu_dec/au_in_b [0]}),
        .b_reg_0(b_reg_0[23:0]),
        .\biu_addr_31_29_reg_reg[31] (\biu_addr_31_29_reg_reg[31] ),
        .biu_addr_non_au(biu_addr_non_au),
        .biu_commit(biu_commit),
        .biu_commit_au2__0(biu_commit_au2__0),
        .biu_commit_au35_in(biu_commit_au35_in),
        .biu_commit_non_au(biu_commit_non_au),
        .\biu_rdata_reg[0] (\biu_rdata_reg[0] ),
        .\biu_rdata_reg[15] (\biu_rdata_reg[15] ),
        .\biu_rdata_reg[1] (\biu_rdata_reg[1] ),
        .\biu_rdata_reg[2] (\biu_rdata_reg[2] ),
        .\biu_rdata_reg[3] (\biu_rdata_reg[3] ),
        .\biu_rdata_reg[4] (\biu_rdata_reg[4] ),
        .\biu_rdata_reg[5] (\biu_rdata_reg[5] ),
        .\biu_rdata_reg[6] (\biu_rdata_reg[6] ),
        .\biu_rdata_reg[7] (\biu_rdata_reg[7] ),
        .biu_rdy(biu_rdy),
        .biu_wfault(biu_wfault),
        .biu_write_reg(asel_write_reg),
        .br_first_ex(br_first_ex),
        .br_lr_ex(br_lr_ex),
        .br_lr_ex_reg(u_excpt_n_21),
        .branch_ex(branch_ex),
        .branch_ex0(branch_ex0),
        .branching_ex(branching_ex),
        .branching_ex2(branching_ex2),
        .\core_req_state_1x_reg[0] (\core_req_state_1x_reg[0] ),
        .count(count),
        .cps_data_ex(cps_data_ex),
        .cps_ex(cps_ex),
        .cps_ex_reg(u_excpt_n_29),
        .dreq_rd_ex_reg(dreq_rd_ex),
        .excpt_isb_de(excpt_isb_de),
        .excpt_ret_de_reg(\i_mcode_dec_reg[0] ),
        .excpt_ret_fe(excpt_ret_fe),
        .excpt_ret_fe1(excpt_ret_fe1),
        .fetch_internal_reg(fetch_internal_reg),
        .fetch_phase(fetch_phase),
        .first32_ex_reg(u_excpt_n_14),
        .first32_ex_reg_0(u_excpt_n_15),
        .first32_ex_reg_1(first32_ex_reg_0),
        .first32_ex_reg_2(u_decode_n_13),
        .first32_ex_reg_3(u_decode_n_51),
        .first_ex_phase(first_ex_phase),
        .first_pop_pc_ex_reg(ireq_ldpc),
        .force_ipsr_reg_0(load_xpsr_ex),
        .fptr_align(fptr_align),
        .fptr_align_reg_0(fptr_align_reg),
        .fptr_wdata(fptr_wdata),
        .hdf_actv(hdf_actv),
        .held_fault0(held_fault0),
        .held_fault1(held_fault1),
        .held_fault1_reg(held_instr10),
        .held_instr(held_instr),
        .\held_instr0_reg[15] ({held_instr0[15:5],held_instr0[3:0]}),
        .\held_instr1_reg[15] ({held_instr1[15:5],held_instr1[3:0]}),
        .\hold_reg1_reg[27] (\hold_reg1_reg[31] [27:0]),
        .\hold_reg2_reg[27] (\hold_reg2_reg[31]_1 [27:0]),
        .\hold_reg2_reg[31] (\hold_reg2_reg[31] ),
        .\hold_reg2_reg[31]_0 (\hold_reg2_reg[31]_0 ),
        .i_active_sp_reg_0(i_active_sp_reg),
        .i_dbg_wdata_sel_ex_reg_0(i_dbg_wdata_sel_ex_reg),
        .\i_haddr_q_reg[2] (\i_haddr_q_reg[2] ),
        .\i_haddr_q_reg[2]_0 (\i_haddr_q_reg[2]_0 ),
        .\i_haddr_q_reg[2]_1 (\i_haddr_q_reg[2]_1 ),
        .\i_haddr_q_reg[2]_2 (\i_haddr_q_reg[2]_2 ),
        .\i_haddr_q_reg[4] (\i_haddr_q_reg[4] ),
        .\i_mult_out_reg[15]__1 (\i_mult_out_reg[15]__1 ),
        .i_nvic_excpt_svc_valid_reg_0(u_excpt_n_151),
        .i_nxt_mul_last_phase_ex_reg(i_nxt_mul_last_phase_ex_reg_n_0),
        .\i_pend_state_reg[1] (\i_pend_state_reg[1] ),
        .\i_pend_state_reg[2] (\i_pend_state_reg[2] ),
        .\i_pend_state_reg[2]_0 (\i_pend_state_reg[2]_0 ),
        .\i_pend_state_reg[2]_1 (\i_pend_state_reg[2]_1 ),
        .\i_pend_state_reg[3] (\i_pend_state_reg[3] ),
        .\i_pend_state_reg[5] (\i_pend_state_reg[5] ),
        .\i_psv_lvl_reg[1] (\i_psv_lvl_reg[1] ),
        .\i_svc_lvl_reg[1] (\i_svc_lvl_reg[1] ),
        .\i_tck_lvl_reg[1] (\i_tck_lvl_reg[1] ),
        .\imm_held_reg[6] ({u_decode_n_2,u_decode_n_3}),
        .\imm_held_reg[6]_0 (u_decode_n_48),
        .\instr_de_reg[10] (br_lr_ex_i_2_n_0),
        .\instr_de_reg[10]_0 (\rf0_mux_ctl_ex[0]_i_5_n_0 ),
        .\instr_de_reg[10]_1 (\rptr_a_ex2[3]_i_4_n_0 ),
        .\instr_de_reg[11] (stm_push_ex_i_2_n_0),
        .\instr_de_reg[11]_0 (mul_ex_i_2_n_0),
        .\instr_de_reg[11]_1 (push_ex_i_2_n_0),
        .\instr_de_reg[11]_2 (two_phase_ex_i_4_n_0),
        .\instr_de_reg[11]_3 (\wptr_decoded[1]_i_7_n_0 ),
        .\instr_de_reg[11]_4 (\wptr_decoded[2]_i_3_n_0 ),
        .\instr_de_reg[11]_5 (se_half_wb_i_2_n_0),
        .\instr_de_reg[11]_6 (\rf_mux_ctl_ex_reg[2]_i_5_n_0 ),
        .\instr_de_reg[12] (two_phase_ex_i_5_n_0),
        .\instr_de_reg[12]_0 (pre_update_n_ex_i_4_n_0),
        .\instr_de_reg[12]_1 (ldm_pop_ex_i_2_n_0),
        .\instr_de_reg[12]_2 (\rptr_a_ex2[3]_i_3_n_0 ),
        .\instr_de_reg[12]_3 (invert_b_ex2_i_2_n_0),
        .\instr_de_reg[12]_4 (invert_b_ex2_i_3_n_0),
        .\instr_de_reg[13] (pop_pc_ex_i_2_n_0),
        .\instr_de_reg[13]_0 (pre_update_n_ex_i_3_n_0),
        .\instr_de_reg[13]_1 (br_lr_ex_i_3_n_0),
        .\instr_de_reg[13]_2 (\rf0_mux_ctl_ex[1]_i_4_n_0 ),
        .\instr_de_reg[14] (three_phase_ex_i_2_n_0),
        .\instr_de_reg[14]_0 (bcc_first_ex_i_2_n_0),
        .\instr_de_reg[14]_1 (\wptr_decoded[1]_i_6_n_0 ),
        .\instr_de_reg[14]_2 (invert_b_ex2_i_4_n_0),
        .\instr_de_reg[14]_3 (\rf0_mux_ctl_ex[0]_i_4_n_0 ),
        .\instr_de_reg[15] (nxt_instr_de),
        .\instr_de_reg[15]_0 (\wptr_decoded[2]_i_5_n_0 ),
        .\instr_de_reg[15]_1 (se_half_wb_i_4_n_0),
        .\instr_de_reg[1] (two_phase_ex_i_3_n_0),
        .\instr_de_reg[5] (\r_list_first[8]_i_2_n_0 ),
        .\instr_de_reg[5]_0 (u_decode_n_5),
        .\instr_de_reg[7] (nxt_reg_sel[2]),
        .\instr_de_reg[7]_0 (sbit_ex_i_2_n_0),
        .\instr_de_reg[9] (tbit_ex_i_2_n_0),
        .\instr_de_reg[9]_0 (zero_a_ex_i_2_n_0),
        .\instr_de_reg[9]_1 (\rf0_mux_ctl_ex[0]_i_6_n_0 ),
        .int_actv(int_actv),
        .int_fault_ex(int_fault_ex),
        .int_fault_ex_reg_0(int_fault_ex_reg),
        .int_fault_ex_reg_1(u_excpt_n_186),
        .int_fault_ex_reg_2(u_excpt_n_190),
        .int_prev(int_prev),
        .invert_b_ex2(invert_b_ex2),
        .irq_lvl(irq_lvl),
        .kill_instr_de(kill_instr_de),
        .last_instr_faulted_reg_0(last_instr_faulted_reg),
        .last_phase_ex1(last_phase_ex1),
        .last_uncond_phase_ex_reg(last_uncond_phase_ex_reg_0),
        .last_uncond_phase_ex_reg_0(\wdata_mux_ctl_ex_reg[0]_0 ),
        .last_uncond_phase_ex_reg_1(first_ex_phase_reg_0),
        .ldm_base(ldm_base),
        .ldm_base_load(ldm_base_load),
        .ldm_base_loaded(ldm_base_loaded),
        .ldm_pop_ex(ldm_pop_ex),
        .ldm_pop_ex_reg(u_excpt_n_118),
        .load_ex_reg(u_excpt_n_24),
        .load_fptr(load_fptr),
        .load_xpsr_we(load_xpsr_we),
        .lockup_pend_reg(lockup_pend_reg),
        .ls_byte_ex_reg(ls_byte_ex),
        .ls_half_ex_reg(biu_commit_reg_i_10_n_0),
        .ls_half_ex_reg_0(ls_half_ex),
        .lsm_last_a_phase_ex(lsm_last_a_phase_ex),
        .lsm_last_d_phase_ex(lsm_last_d_phase_ex),
        .lsm_last_d_phase_ex_reg(ldm_d_done_ex_i_1_n_0),
        .\lu_ctl_ex_reg[0] (\u_dp/lu_out [27:1]),
        .\lu_ctl_ex_reg[1] (lu_ctl_ex),
        .m_ext_ex2_reg(m_ext_ex2_reg),
        .mcode_req__3(mcode_req__3),
        .\mem_held_addr_reg[0] (\mem_held_addr_reg[0] ),
        .\mem_held_addr_reg[11] (\mem_held_addr_reg[11] ),
        .\mem_held_addr_reg[19] (\mem_held_addr_reg[31] [3:0]),
        .\mem_held_addr_reg[23] (\mem_held_addr_reg[31] [7:4]),
        .\mem_held_addr_reg[27] (\mem_held_addr_reg[27] ),
        .\mem_held_addr_reg[31] (\mem_held_addr_reg[31] [11:8]),
        .\mem_held_addr_reg[3] (O),
        .\mem_held_addr_reg[7] (\mem_held_addr_reg[7] ),
        .mem_r_data_u(mem_r_data_u[11:0]),
        .mem_w_data(mem_w_data[3:0]),
        .msr_ex(msr_ex),
        .mul_ex_reg(u_excpt_n_20),
        .mult_out(mult_out[11:0]),
        .nmi_actv(nmi_actv),
        .non_tcm_xn_au(non_tcm_xn_au),
        .nvic_excpt_pend(nvic_excpt_pend),
        .nvic_excpt_ret_taken(nvic_excpt_ret_taken),
        .nvic_excpt_svc_valid(nvic_excpt_svc_valid),
        .nvic_primask(nvic_primask),
        .nxt_bcc_first_ex(nxt_bcc_first_ex),
        .nxt_br_last_ex(nxt_br_last_ex),
        .nxt_dreq_rd_ex(nxt_dreq_rd_ex),
        .nxt_dreq_wr_ex(nxt_dreq_wr_ex),
        .nxt_fetch_internal(nxt_fetch_internal),
        .nxt_first_pop_pc_ex(nxt_first_pop_pc_ex),
        .nxt_ifetch(nxt_ifetch),
        .nxt_ifetch3(nxt_ifetch3),
        .nxt_instr_faulted(nxt_instr_faulted),
        .nxt_int_rack(nxt_int_rack),
        .nxt_invert_b_ex(nxt_invert_b_ex),
        .nxt_invert_b_ex2(nxt_invert_b_ex2),
        .nxt_irack(nxt_irack),
        .nxt_last_uncond_phase_ex(nxt_last_uncond_phase_ex),
        .nxt_last_uncond_phase_ex2(nxt_last_uncond_phase_ex2),
        .nxt_ldm_base(nxt_ldm_base),
        .nxt_pc_mux_ctl_ex(nxt_pc_mux_ctl_ex),
        .nxt_pf_fault_de(nxt_pf_fault_de),
        .nxt_reg_sel(nxt_reg_sel[3]),
        .nxt_rf1_mux_ctl_ex(nxt_rf1_mux_ctl_ex),
        .nxt_wdata_mux_ctl_ex(nxt_wdata_mux_ctl_ex),
        .p_0_in(p_0_in_1),
        .p_0_in14_in(p_0_in14_in),
        .p_0_in18_in(p_0_in18_in),
        .p_0_in1_in(p_0_in1_in),
        .p_0_in__0(p_0_in__0),
        .p_10_in(p_10_in),
        .p_1_in(p_1_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in2_in({p_1_in2_in[27:2],p_1_in2_in[0]}),
        .p_1_in__0(p_1_in__0),
        .p_2_in(p_2_in),
        .p_2_in__0(p_2_in__0),
        .p_8_in(p_8_in),
        .\pc_de_reg[0] (tbit),
        .\pc_de_reg[31] (pc_de),
        .\pc_ex_reg[31] ({\pc_ex_reg_n_0_[31] ,\pc_ex_reg_n_0_[30] ,\pc_ex_reg_n_0_[29] ,\pc_ex_reg_n_0_[28] ,\pc_ex_reg_n_0_[27] ,\pc_ex_reg_n_0_[26] ,\pc_ex_reg_n_0_[25] ,\pc_ex_reg_n_0_[24] ,\pc_ex_reg_n_0_[23] ,\pc_ex_reg_n_0_[22] ,\pc_ex_reg_n_0_[21] ,\pc_ex_reg_n_0_[20] ,\pc_ex_reg_n_0_[19] ,\pc_ex_reg_n_0_[18] ,\pc_ex_reg_n_0_[17] ,\pc_ex_reg_n_0_[16] ,\pc_ex_reg_n_0_[15] ,\pc_ex_reg_n_0_[14] ,\pc_ex_reg_n_0_[13] ,\pc_ex_reg_n_0_[12] ,\pc_ex_reg_n_0_[11] ,\pc_ex_reg_n_0_[10] ,\pc_ex_reg_n_0_[9] ,\pc_ex_reg_n_0_[8] ,\pc_ex_reg_n_0_[7] ,\pc_ex_reg_n_0_[6] ,\pc_ex_reg_n_0_[5] ,\pc_ex_reg_n_0_[4] ,\pc_ex_reg_n_0_[3] ,\pc_ex_reg_n_0_[2] ,\pc_ex_reg_n_0_[1] ,pc_ex}),
        .\pc_reg[29] (\pc_reg[29] ),
        .\pc_reg[31] (\pc_reg[31] ),
        .\pc_reg[31]_0 (E),
        .\pc_reg[31]_1 (\pc_reg[31]_0 ),
        .\pc_reg[31]_2 (\pc_reg[31]_2 ),
        .\pend_lvl_num_reg[4] (\pend_lvl_num_reg[4] ),
        .pf_fault_de(pf_fault_de),
        .pf_fault_fe(pf_fault_fe),
        .pop_pc_ex(pop_pc_ex),
        .pop_pc_ex_reg(u_excpt_n_18),
        .pre_fetch_addr1(\u_dp/pre_fetch_addr1 ),
        .pre_pc_mux_ctl_ex(pre_pc_mux_ctl_ex[0]),
        .\pre_pc_mux_ctl_ex_reg[1] (pc_mux_ctl_ex),
        .pre_update_c_ex_reg(u_excpt_n_114),
        .pre_update_n_ex_reg(u_excpt_n_19),
        .pre_update_v_ex_reg(u_excpt_n_25),
        .push_ex_reg(u_excpt_n_23),
        .r_hdf_actv(r_hdf_actv),
        .\r_int_actv_lvl_reg[1] (\r_int_actv_lvl_reg[1] ),
        .\r_int_actv_lvl_reg[1]_0 (\r_int_actv_lvl_reg[1]_0 ),
        .\r_int_actv_lvl_reg[1]_1 (\r_int_actv_lvl_reg[1]_1 ),
        .r_int_actv_reg(r_int_actv_reg),
        .r_int_actv_reg_0(r_int_actv_reg_0),
        .r_int_actv_reg_1(r_int_actv_reg_1),
        .r_nmi_actv(r_nmi_actv),
        .\read_addr_reg[1] (nxt_read_addr),
        .\read_addr_reg[1]_0 ({\read_addr_reg_n_0_[1] ,read_addr}),
        .read_buffer1(read_buffer1),
        .\reg_file_a_reg[0][0] (w_enable_ex),
        .\reg_file_a_reg[0][0]_0 (\reg_file_a_reg[0][0] ),
        .\reg_file_a_reg[10][0] (\reg_file_a_reg[10][0] ),
        .\reg_file_a_reg[11][0] (\reg_file_a_reg[11][0] ),
        .\reg_file_a_reg[12][0] (\reg_file_a_reg[12][0] ),
        .\reg_file_a_reg[13][0] (\reg_file_a_reg[13][0] ),
        .\reg_file_a_reg[14][0] (\reg_file_a_reg[14][0] ),
        .\reg_file_a_reg[15][0] (\reg_file_a_reg[15][0] ),
        .\reg_file_a_reg[1][0] (\reg_file_a_reg[1][0] ),
        .\reg_file_a_reg[2][0] (\reg_file_a_reg[2][0] ),
        .\reg_file_a_reg[3][0] (\reg_file_a_reg[3][0] ),
        .\reg_file_a_reg[4][0] (\reg_file_a_reg[4][0] ),
        .\reg_file_a_reg[5][0] (\reg_file_a_reg[5][0] ),
        .\reg_file_a_reg[6][0] (\reg_file_a_reg[6][0] ),
        .\reg_file_a_reg[7][0] (\reg_file_a_reg[7][0] ),
        .\reg_file_a_reg[8][0] (\reg_file_a_reg[8][0] ),
        .\reg_file_a_reg[9][0] (\reg_file_a_reg[9][0] ),
        .rf0_mux_ctl_ex(rf0_mux_ctl_ex),
        .\rf0_mux_ctl_ex_reg[0] (u_excpt_n_173),
        .\rf0_mux_ctl_ex_reg[1] (u_excpt_n_175),
        .rf1_mux_ctl_ex(rf1_mux_ctl_ex),
        .rf_mux_ctl_ex2(rf_mux_ctl_ex2),
        .\rf_mux_ctl_ex_reg[2] (u_excpt_n_174),
        .rptr_a_ex({rptr_a_ex[3],rptr_a_ex[1]}),
        .\rptr_a_ex2_reg[3] ({rptr_a_de[3],rptr_a_de[1]}),
        .\rptr_a_ex2_reg[3]_0 ({rptr_a_ex2[3],rptr_a_ex2[1]}),
        .\rptr_a_ex_reg[1] (u_excpt_n_188),
        .\rptr_a_ex_reg[3] ({\rptr_a_ex_reg[3]_0 [3],\rptr_a_ex_reg[3]_0 [1]}),
        .\rptr_a_ex_reg[3]_0 (u_excpt_n_168),
        .\rptr_b_ex_reg[1] (u_excpt_n_187),
        .rst_fptr_align_ex(rst_fptr_align_ex),
        .sbit_ex_reg(u_excpt_n_119),
        .second32_ex(second32_ex),
        .second32_ex_reg(u_excpt_n_26),
        .second_ex_phase(second_ex_phase),
        .seq_fetch_addr(seq_fetch_addr),
        .shift_ex_reg(u_excpt_n_22),
        .shift_out(shift_out[27:0]),
        .stm_push_ex(stm_push_ex),
        .stm_push_ex_reg(u_excpt_n_16),
        .store_ex_reg(u_excpt_n_27),
        .svc_lvl_0(svc_lvl_0),
        .\swz_ctl_ex_reg[1] (\hold_reg1_reg[7] ),
        .tbit_ex(tbit_ex),
        .tbit_ex_reg(u_excpt_n_28),
        .\tck_reload_reg[5] (\tck_reload_reg[5] ),
        .three_phase_de(three_phase_de),
        .three_phase_ex(three_phase_ex),
        .two_phase_ex(two_phase_ex),
        .\uhalf_instr_reg[15] (\uhalf_instr_reg[15] ),
        .undef(undef),
        .update_fptr_align0(update_fptr_align0),
        .use_branch(use_branch),
        .use_control_ex(use_control_ex),
        .use_dp_ipsr_reg_0(use_dp_ipsr_reg),
        .use_flags_ex(use_flags_ex),
        .use_mrs(use_mrs),
        .use_primask_ex(use_primask_ex),
        .w_phase_ex(w_phase_ex),
        .wdata_mux_ctl_ex(wdata_mux_ctl_ex),
        .\wdata_mux_ctl_ex_reg[0] (\genblk3[1].ram_block_reg_2_0_i_6_n_0 ),
        .\wdata_mux_ctl_ex_reg[1] (\genblk3[1].ram_block_reg_0_0_i_37_n_0 ),
        .\wdata_reg[6] (dbg_wdata_sel_ex),
        .\wptr_decoded_reg[1] (u_excpt_n_189),
        .\wptr_decoded_reg[3] (u_excpt_n_169),
        .\wptr_ex_reg[0] (wptr_ex[0]),
        .\wptr_ex_reg[1] (wptr_ex[1]),
        .\wptr_ex_reg[2] (wptr_ex[2]),
        .\wptr_ex_reg[3] (wptr_ex[3]),
        .\write_addr_reg[1] (nxt_write_addr),
        .\write_addr_reg[1]_0 ({\write_addr_reg_n_0_[1] ,\write_addr_reg_n_0_[0] }),
        .write_buffer0(write_buffer0),
        .write_sp(write_sp),
        .\xpsr_m_ctl_ex_reg[2] (xpsr_m_ctl_ex),
        .xpsr_mask_ex(xpsr_mask_ex),
        .z_27_20__6(z_27_20__6),
        .ze_byte_wb_reg(\reg_file_a[15][9]_i_2_n_0 ),
        .ze_byte_wb_reg_0(\reg_file_a[15][8]_i_2_n_0 ),
        .ze_byte_wb_reg_1(\reg_file_a[15][10]_i_2_n_0 ),
        .ze_byte_wb_reg_2(\reg_file_a[15][11]_i_2_n_0 ),
        .ze_byte_wb_reg_3(\reg_file_a[15][12]_i_2_n_0 ),
        .ze_byte_wb_reg_4(\reg_file_a[15][13]_i_2_n_0 ),
        .ze_byte_wb_reg_5(\reg_file_a[15][14]_i_2_n_0 ),
        .ze_byte_wb_reg_6(\reg_file_a[15][15]_i_2_n_0 ),
        .ze_half_wb(ze_half_wb),
        .zero_a_ex0(zero_a_ex0),
        .zero_a_ex_reg(zero_a_ex),
        .zero_a_ex_reg_0({\u_alu_dec/u_adder/mem_held_addr[7]_i_6_n_0 ,\u_alu_dec/u_adder/mem_held_addr[7]_i_7_n_0 ,\u_alu_dec/u_adder/mem_held_addr[7]_i_8_n_0 ,\u_alu_dec/u_adder/mem_held_addr[7]_i_9_n_0 }),
        .zero_a_ex_reg_1({\u_alu_dec/u_adder/mem_held_addr[11]_i_6_n_0 ,\u_alu_dec/u_adder/mem_held_addr[11]_i_7_n_0 ,\u_alu_dec/u_adder/mem_held_addr[11]_i_8_n_0 ,\u_alu_dec/u_adder/mem_held_addr[11]_i_9_n_0 }),
        .zero_a_ex_reg_2({\u_alu_dec/u_adder/mem_held_addr[15]_i_6_n_0 ,\u_alu_dec/u_adder/mem_held_addr[15]_i_7_n_0 ,\u_alu_dec/u_adder/mem_held_addr[15]_i_8_n_0 ,\u_alu_dec/u_adder/mem_held_addr[15]_i_9_n_0 }),
        .zero_a_ex_reg_3({\u_alu_dec/u_adder/mem_held_addr[19]_i_6_n_0 ,\u_alu_dec/u_adder/mem_held_addr[19]_i_7_n_0 ,\u_alu_dec/u_adder/mem_held_addr[19]_i_8_n_0 ,\u_alu_dec/u_adder/mem_held_addr[19]_i_9_n_0 }),
        .zero_a_ex_reg_4({\u_alu_dec/u_adder/mem_held_addr[23]_i_6_n_0 ,\u_alu_dec/u_adder/mem_held_addr[23]_i_7_n_0 ,\u_alu_dec/u_adder/mem_held_addr[23]_i_8_n_0 ,\u_alu_dec/u_adder/mem_held_addr[23]_i_9_n_0 }),
        .zero_a_ex_reg_5({\u_alu_dec/u_adder/mem_held_addr[27]_i_6_n_0 ,\u_alu_dec/u_adder/mem_held_addr[27]_i_7_n_0 ,\u_alu_dec/u_adder/mem_held_addr[27]_i_8_n_0 ,\u_alu_dec/u_adder/mem_held_addr[27]_i_9_n_0 }),
        .zero_a_ex_reg_6({\u_alu_dec/u_adder/mem_held_addr[31]_i_6_n_0 ,\u_alu_dec/u_adder/mem_held_addr[31]_i_7_n_0 ,\u_alu_dec/u_adder/mem_held_addr[31]_i_8_n_0 ,\u_alu_dec/u_adder/mem_held_addr[31]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    use_c_flag_ex_i_1
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(use_c_flag_ex_i_2_n_0),
        .I3(first32_ex_reg_0),
        .O(use_c_flag_ex_i_1_n_0));
  LUT6 #(
    .INIT(64'h000055555555FD55)) 
    use_c_flag_ex_i_2
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(p_25_in),
        .I2(\instr_de_reg_n_0_[7] ),
        .I3(use_c_flag_ex_i_3_n_0),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(\instr_de_reg_n_0_[11] ),
        .O(use_c_flag_ex_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    use_c_flag_ex_i_3
       (.I0(\instr_de_reg_n_0_[9] ),
        .I1(\instr_de_reg_n_0_[10] ),
        .O(use_c_flag_ex_i_3_n_0));
  FDCE use_c_flag_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(SYSRESETn_2),
        .D(use_c_flag_ex_i_1_n_0),
        .Q(use_c_flag_ex));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    use_control_ex_i_1
       (.I0(\instr_de_reg_n_0_[6] ),
        .I1(\instr_de_reg_n_0_[7] ),
        .I2(\instr_de_reg_n_0_[5] ),
        .I3(rptr_b2_de[1]),
        .I4(use_control_ex_i_2_n_0),
        .O(use_control));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    use_control_ex_i_2
       (.I0(rptr_b2_de[0]),
        .I1(\instr_de_reg_n_0_[3] ),
        .I2(rptr_b2_de[2]),
        .I3(cps_data),
        .O(use_control_ex_i_2_n_0));
  FDCE use_control_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(use_control),
        .Q(use_control_ex));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    use_flags_ex_i_1
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(\instr_de_reg_n_0_[6] ),
        .I2(\instr_de_reg_n_0_[3] ),
        .I3(rptr_b2_de[2]),
        .I4(\instr_de_reg_n_0_[5] ),
        .I5(cps_data),
        .O(use_flags_ex_i_1_n_0));
  FDCE use_flags_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(use_flags_ex_i_1_n_0),
        .Q(use_flags_ex));
  LUT4 #(
    .INIT(16'hFF08)) 
    use_imm_ex_i_1
       (.I0(use_r_list_ex_i_2_n_0),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(first32_ex_reg_0),
        .I3(use_imm),
        .O(use_imm_ex0));
  FDPE use_imm_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .D(use_imm_ex0),
        .PRE(\pc_ex_reg[6]_0 ),
        .Q(use_imm_ex));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    use_primask_ex_i_1
       (.I0(\instr_de_reg_n_0_[5] ),
        .I1(rptr_b2_de[0]),
        .I2(u_decode_n_49),
        .I3(use_primask_ex_i_2_n_0),
        .I4(rptr_b2_de[1]),
        .I5(cps_data),
        .O(use_primask));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h1)) 
    use_primask_ex_i_2
       (.I0(\instr_de_reg_n_0_[3] ),
        .I1(rptr_b2_de[2]),
        .O(use_primask_ex_i_2_n_0));
  FDCE use_primask_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(SYSRESETn_1),
        .D(use_primask),
        .Q(use_primask_ex));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h08)) 
    use_r_list_ex_i_1
       (.I0(use_r_list_ex_i_2_n_0),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(first32_ex_reg_0),
        .O(use_r_list_ex_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000E0000FF0000)) 
    use_r_list_ex_i_2
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(\instr_de_reg_n_0_[10] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\instr_de_reg_n_0_[13] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\instr_de_reg_n_0_[12] ),
        .O(use_r_list_ex_i_2_n_0));
  FDCE use_r_list_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(\imm_held_reg[0] ),
        .D(use_r_list_ex_i_1_n_0),
        .Q(use_r_list_ex));
  LUT6 #(
    .INIT(64'h55565A56A5A6AAA6)) 
    v_flag_au_i_2
       (.I0(invert_b_ex),
        .I1(b_reg_0[31]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(\pc_reg[31]_0 [30]),
        .I5(imm_ex[29]),
        .O(v_flag_au_reg));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    v_flag_au_i_3
       (.I0(write_flags_ex),
        .I1(pre_update_v_ex),
        .I2(last_uncond_phase_ex_reg_0),
        .O(update_v_ex));
  LUT6 #(
    .INIT(64'h1115111100000000)) 
    w_phase_ex_i_10
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[7] ),
        .I3(\instr_de_reg_n_0_[10] ),
        .I4(\instr_de_reg_n_0_[13] ),
        .I5(\instr_de_reg_n_0_[12] ),
        .O(w_phase_ex_i_10_n_0));
  LUT6 #(
    .INIT(64'h4545054555555555)) 
    w_phase_ex_i_11
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[7] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\instr_de_reg_n_0_[10] ),
        .I4(p_25_in),
        .I5(\instr_de_reg_n_0_[12] ),
        .O(w_phase_ex_i_11_n_0));
  LUT6 #(
    .INIT(64'h00550055C333FC03)) 
    w_phase_ex_i_12
       (.I0(au_a_use_pc_ex_i_4_n_0),
        .I1(\instr_de_reg_n_0_[7] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(p_25_in),
        .I4(\instr_de_reg_n_0_[6] ),
        .I5(\instr_de_reg_n_0_[10] ),
        .O(w_phase_ex_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFC8C8888)) 
    w_phase_ex_i_3
       (.I0(br_lr_ex),
        .I1(first_ex_phase),
        .I2(ld_slow_ex),
        .I3(second_ex_phase),
        .I4(load_ex),
        .I5(w_phase_ex_i_7_n_0),
        .O(w_phase_ex_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFAEFF0CFF0C)) 
    w_phase_ex_i_4
       (.I0(sbit_ex),
        .I1(nxt_last_uncond_phase_ex2),
        .I2(push_ex),
        .I3(i_nxt_mul_last_phase_ex_reg_n_0),
        .I4(shift_ex),
        .I5(first_ex_phase),
        .O(w_phase_ex_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    w_phase_ex_i_5
       (.I0(u_decode_n_49),
        .I1(\instr_de_reg_n_0_[3] ),
        .I2(rptr_b2_de[1]),
        .I3(rptr_b2_de[2]),
        .I4(\instr_de_reg_n_0_[5] ),
        .I5(cps_data),
        .O(p_0_in_1));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hFFFF0028)) 
    w_phase_ex_i_6
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[14] ),
        .I4(w_phase_ex_reg_i_8_n_0),
        .O(w_phase_ex_i_6_n_0));
  LUT5 #(
    .INIT(32'h000002AA)) 
    w_phase_ex_i_7
       (.I0(ldm_pop_ex),
        .I1(lsm_last_a_phase_ex),
        .I2(ldm_d_done_ex),
        .I3(pop_pc_ex),
        .I4(nxt_ldm_base_load),
        .O(w_phase_ex_i_7_n_0));
  LUT6 #(
    .INIT(64'h888B888888888888)) 
    w_phase_ex_i_9
       (.I0(w_phase_ex_i_11_n_0),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(w_phase_ex_i_12_n_0),
        .O(w_phase_ex_i_9_n_0));
  FDPE w_phase_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .D(nxt_w_phase_ex),
        .PRE(use_dp_ipsr_reg),
        .Q(w_phase_ex));
  MUXF7 w_phase_ex_reg_i_8
       (.I0(w_phase_ex_i_9_n_0),
        .I1(w_phase_ex_i_10_n_0),
        .O(w_phase_ex_reg_i_8_n_0),
        .S(\instr_de_reg_n_0_[11] ));
  LUT5 #(
    .INIT(32'h00F20000)) 
    w_u_fault_i_1
       (.I0(O[1]),
        .I1(ls_half_ex),
        .I2(O[0]),
        .I3(ls_byte_ex),
        .I4(biu_write_reg_0),
        .O(nxt_w_u_fault));
  FDCE \wdata_mux_ctl_ex_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_wdata_mux_ctl_ex[0]),
        .Q(wdata_mux_ctl_ex[0]));
  FDCE \wdata_mux_ctl_ex_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(nxt_wdata_mux_ctl_ex[1]),
        .Q(wdata_mux_ctl_ex[1]));
  LUT6 #(
    .INIT(64'hFBEB0828FBEBC82B)) 
    \wptr_decoded[0]_i_2 
       (.I0(p_25_in),
        .I1(\wptr_decoded[2]_i_3_n_0 ),
        .I2(\wptr_decoded[2]_i_4_n_0 ),
        .I3(\wptr_decoded[2]_i_5_n_0 ),
        .I4(rptr_b2_de[0]),
        .I5(\instr_de_reg_n_0_[9] ),
        .O(\wptr_decoded[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \wptr_decoded[1]_i_2 
       (.I0(u_decode_n_49),
        .I1(\wptr_decoded[1]_i_4_n_0 ),
        .I2(rptr_b2_de[1]),
        .I3(rptr_b2_de[2]),
        .I4(\instr_de_reg_n_0_[3] ),
        .I5(rptr_b2_de[0]),
        .O(p_2_in_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \wptr_decoded[1]_i_4 
       (.I0(\instr_de_reg_n_0_[5] ),
        .I1(cps_data),
        .O(\wptr_decoded[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h9FDFCACE)) 
    \wptr_decoded[1]_i_6 
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[11] ),
        .I4(\instr_de_reg_n_0_[13] ),
        .O(\wptr_decoded[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h373B2CFB)) 
    \wptr_decoded[1]_i_7 
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(\instr_de_reg_n_0_[13] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .O(\wptr_decoded[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFBEB0828FBEBC82B)) 
    \wptr_decoded[2]_i_2 
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(\wptr_decoded[2]_i_3_n_0 ),
        .I2(\wptr_decoded[2]_i_4_n_0 ),
        .I3(\wptr_decoded[2]_i_5_n_0 ),
        .I4(rptr_b2_de[2]),
        .I5(\instr_de_reg_n_0_[9] ),
        .O(\wptr_decoded[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hC4C4F304)) 
    \wptr_decoded[2]_i_3 
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(\instr_de_reg_n_0_[13] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .O(\wptr_decoded[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h050D6AA0)) 
    \wptr_decoded[2]_i_4 
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[11] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .O(\wptr_decoded[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hF1FB87D3)) 
    \wptr_decoded[2]_i_5 
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(\instr_de_reg_n_0_[11] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .O(\wptr_decoded[2]_i_5_n_0 ));
  FDCE \wptr_decoded_reg[0] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(wptr_de[0]),
        .Q(wptr_decoded[0]));
  FDCE \wptr_decoded_reg[1] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(wptr_de[1]),
        .Q(wptr_decoded[1]));
  FDCE \wptr_decoded_reg[2] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(wptr_de[2]),
        .Q(wptr_decoded[2]));
  FDCE \wptr_decoded_reg[3] 
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(nxt_wptr_decoded),
        .Q(wptr_decoded[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wptr_ex[1]_i_2 
       (.I0(ldm_pop_ex),
        .I1(lsm_last_d_phase_ex),
        .O(wptr_sel_ex1));
  FDPE \wptr_ex_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .D(u_decode_n_12),
        .PRE(use_dp_ipsr_reg),
        .Q(wptr_ex[0]));
  FDCE \wptr_ex_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_dp_ipsr_reg),
        .D(u_decode_n_37),
        .Q(wptr_ex[1]));
  FDPE \wptr_ex_reg[2] 
       (.C(HCLK),
        .CE(biu_rdy),
        .D(u_decode_n_11),
        .PRE(use_dp_ipsr_reg),
        .Q(wptr_ex[2]));
  FDPE \wptr_ex_reg[3] 
       (.C(HCLK),
        .CE(biu_rdy),
        .D(u_decode_n_31),
        .PRE(use_dp_ipsr_reg),
        .Q(wptr_ex[3]));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \write_addr[1]_i_4 
       (.I0(read_addr),
        .I1(\write_addr_reg_n_0_[0] ),
        .I2(\read_addr_reg_n_0_[1] ),
        .I3(\write_addr_reg_n_0_[1] ),
        .O(read_buffer1));
  FDCE \write_addr_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\imm_held_reg[0] ),
        .D(nxt_write_addr[0]),
        .Q(\write_addr_reg_n_0_[0] ));
  FDCE \write_addr_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\imm_held_reg[0] ),
        .D(nxt_write_addr[1]),
        .Q(\write_addr_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hEFEEEAEE)) 
    write_sp_i_3
       (.I0(br_lr_ex),
        .I1(wptr_decoded[3]),
        .I2(lsm_last_d_phase_ex),
        .I3(ldm_pop_ex),
        .I4(reg_sel[3]),
        .O(wptr_ex2));
  FDCE write_sp_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(nxt_write_sp),
        .Q(write_sp));
  LUT6 #(
    .INIT(64'hFFFFFFFF11150004)) 
    z_flag_mux_i_1
       (.I0(z_flag_mux_ctl_ex[1]),
        .I1(z_flag_mux_ctl_ex[0]),
        .I2(z_flag_mux_i_4_n_0),
        .I3(z_flag_mux_i_5_n_0),
        .I4(au_zero),
        .I5(\rf_mux_ctl_ex_reg[2]_0 ),
        .O(nxt_z_flag_mux));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_10
       (.I0(\u_dp/lu_out [29]),
        .I1(\u_dp/lu_out [28]),
        .I2(\u_dp/lu_out [31]),
        .I3(\u_dp/lu_out [30]),
        .O(z_flag_mux_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_11
       (.I0(\u_dp/lu_out [25]),
        .I1(\u_dp/lu_out [24]),
        .I2(\u_dp/lu_out [27]),
        .I3(\u_dp/lu_out [26]),
        .O(z_flag_mux_i_11_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_12
       (.I0(\u_dp/lu_out [5]),
        .I1(\u_dp/lu_out [4]),
        .I2(\u_dp/lu_out [7]),
        .I3(\u_dp/lu_out [6]),
        .O(z_flag_mux_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFFFDEE0)) 
    z_flag_mux_i_13
       (.I0(lu_ctl_ex[1]),
        .I1(lu_ctl_ex[0]),
        .I2(\u_dp/u_alu_dec/au_in_b [0]),
        .I3(\u_dp/au_in_a ),
        .I4(\u_dp/lu_out [1]),
        .O(z_flag_mux_i_13_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_14
       (.I0(\u_dp/lu_out [13]),
        .I1(\u_dp/lu_out [12]),
        .I2(\u_dp/lu_out [15]),
        .I3(\u_dp/lu_out [14]),
        .O(z_flag_mux_i_14_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_15
       (.I0(\u_dp/lu_out [9]),
        .I1(\u_dp/lu_out [8]),
        .I2(\u_dp/lu_out [11]),
        .I3(\u_dp/lu_out [10]),
        .O(z_flag_mux_i_15_n_0));
  LUT3 #(
    .INIT(8'h24)) 
    z_flag_mux_i_2
       (.I0(rf_mux_ctl_ex),
        .I1(rf0_mux_ctl_ex[1]),
        .I2(rf0_mux_ctl_ex[0]),
        .O(z_flag_mux_ctl_ex[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h06)) 
    z_flag_mux_i_3
       (.I0(rf_mux_ctl_ex),
        .I1(rf0_mux_ctl_ex[1]),
        .I2(rf0_mux_ctl_ex[0]),
        .O(z_flag_mux_ctl_ex[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_4
       (.I0(z_flag_mux_i_8_n_0),
        .I1(z_flag_mux_i_9_n_0),
        .I2(z_flag_mux_i_10_n_0),
        .I3(z_flag_mux_i_11_n_0),
        .O(z_flag_mux_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    z_flag_mux_i_5
       (.I0(z_flag_mux_i_12_n_0),
        .I1(z_flag_mux_i_13_n_0),
        .I2(\u_dp/lu_out [3]),
        .I3(\u_dp/lu_out [2]),
        .I4(z_flag_mux_i_14_n_0),
        .I5(z_flag_mux_i_15_n_0),
        .O(z_flag_mux_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_8
       (.I0(\u_dp/lu_out [21]),
        .I1(\u_dp/lu_out [20]),
        .I2(\u_dp/lu_out [23]),
        .I3(\u_dp/lu_out [22]),
        .O(z_flag_mux_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_9
       (.I0(\u_dp/lu_out [17]),
        .I1(\u_dp/lu_out [16]),
        .I2(\u_dp/lu_out [19]),
        .I3(\u_dp/lu_out [18]),
        .O(z_flag_mux_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ze_byte_wb_i_1
       (.I0(ze_byte_wb_i_2_n_0),
        .I1(ze_byte_wb_i_3_n_0),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(first32_ex_reg_0),
        .O(ze_byte_wb_i_1_n_0));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    ze_byte_wb_i_2
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[6] ),
        .I3(\instr_de_reg_n_0_[10] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(\instr_de_reg_n_0_[14] ),
        .O(ze_byte_wb_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h99995911)) 
    ze_byte_wb_i_3
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\instr_de_reg_n_0_[10] ),
        .I4(\instr_de_reg_n_0_[13] ),
        .O(ze_byte_wb_i_3_n_0));
  FDCE ze_byte_wb_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(SYSRESETn_0),
        .D(ze_byte_wb_i_1_n_0),
        .Q(ze_byte_wb));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    ze_half_wb_i_1
       (.I0(ze_half_wb_i_2_n_0),
        .I1(\instr_de_reg_n_0_[11] ),
        .I2(ze_half_wb_i_3_n_0),
        .I3(first32_ex_reg_0),
        .O(ze_half_wb_i_1_n_0));
  LUT6 #(
    .INIT(64'h0020000000008000)) 
    ze_half_wb_i_2
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[10] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\instr_de_reg_n_0_[14] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(\instr_de_reg_n_0_[13] ),
        .O(ze_half_wb_i_2_n_0));
  LUT6 #(
    .INIT(64'hF0F0C00000500F00)) 
    ze_half_wb_i_3
       (.I0(use_c_flag_ex_i_3_n_0),
        .I1(ze_half_wb_i_4_n_0),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\instr_de_reg_n_0_[13] ),
        .O(ze_half_wb_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ze_half_wb_i_4
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(\instr_de_reg_n_0_[10] ),
        .O(ze_half_wb_i_4_n_0));
  FDCE ze_half_wb_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .CLR(i_dbg_wdata_sel_ex_reg),
        .D(ze_half_wb_i_1_n_0),
        .Q(ze_half_wb));
  LUT5 #(
    .INIT(32'h00888000)) 
    zero_a_ex_i_2
       (.I0(zero_a_ex_i_3_n_0),
        .I1(zero_a_ex_i_4_n_0),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\instr_de_reg_n_0_[14] ),
        .I4(\instr_de_reg_n_0_[13] ),
        .O(zero_a_ex_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000011111101)) 
    zero_a_ex_i_3
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(\instr_de_reg_n_0_[6] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(\instr_de_reg_n_0_[11] ),
        .O(zero_a_ex_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFDDFFFFFFFFF)) 
    zero_a_ex_i_4
       (.I0(\instr_de_reg_n_0_[6] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[7] ),
        .I3(p_25_in),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(\instr_de_reg_n_0_[9] ),
        .O(zero_a_ex_i_4_n_0));
  FDPE zero_a_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg_0),
        .D(zero_a_ex0),
        .PRE(\pc_ex_reg[6]_0 ),
        .Q(zero_a_ex));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_dbg_mtx
   (\htranscoreppb_reg_reg[1] ,
    core_hold,
    dap_ext_dsel,
    \APROT_reg[0] ,
    \APROT_reg[2] ,
    E,
    AWRITE_reg,
    \iWSTRB_reg[3] ,
    \ADDR_reg[1] ,
    \ASIZE_reg[1] ,
    NewAddr,
    ReadXfer0,
    Q,
    \APROT_reg[2]_0 ,
    HTRANS,
    hready_dap,
    \ahb_addr_state_0x_reg[0] ,
    HSIZE,
    D,
    HADDRsysppb,
    nxt_ahb_rd_en,
    nxt_ahb_rd_en_0,
    nxt_ahb_wr_en,
    HTRANScoreext,
    HCLK,
    \ahb_addr_state_10_reg[1] ,
    HWRITEcore,
    HPROTcore,
    \HSIZEM_reg[1] ,
    \HSIZEM_reg[1]_0 ,
    SYSRESETn,
    WREADY,
    WLAST,
    HREADY,
    \HADDR_reg[31] ,
    \hsize_1_0_reg[1] ,
    dap_start,
    HREADYdbgppb,
    ahb_rd_en_1,
    \biu_addr_31_29_reg_reg[30] ,
    \ahb_addr_state_0x_reg[1] ,
    htrans_dap,
    nxt_en_itcm_dbg,
    p_0_in,
    ahb_rd_en,
    \HADDR_reg[18] ,
    \haddrcore_reg_reg[12] );
  output \htranscoreppb_reg_reg[1] ;
  output core_hold;
  output dap_ext_dsel;
  output \APROT_reg[0] ;
  output \APROT_reg[2] ;
  output [0:0]E;
  output AWRITE_reg;
  output [3:0]\iWSTRB_reg[3] ;
  output \ADDR_reg[1] ;
  output \ASIZE_reg[1] ;
  output NewAddr;
  output ReadXfer0;
  output [18:0]Q;
  output [1:0]\APROT_reg[2]_0 ;
  output [0:0]HTRANS;
  output hready_dap;
  output \ahb_addr_state_0x_reg[0] ;
  output [0:0]HSIZE;
  output [30:0]D;
  output [10:0]HADDRsysppb;
  output nxt_ahb_rd_en;
  output nxt_ahb_rd_en_0;
  output nxt_ahb_wr_en;
  input [0:0]HTRANScoreext;
  input HCLK;
  input \ahb_addr_state_10_reg[1] ;
  input HWRITEcore;
  input [0:0]HPROTcore;
  input \HSIZEM_reg[1] ;
  input \HSIZEM_reg[1]_0 ;
  input SYSRESETn;
  input WREADY;
  input WLAST;
  input HREADY;
  input [31:0]\HADDR_reg[31] ;
  input [1:0]\hsize_1_0_reg[1] ;
  input dap_start;
  input HREADYdbgppb;
  input ahb_rd_en_1;
  input \biu_addr_31_29_reg_reg[30] ;
  input \ahb_addr_state_0x_reg[1] ;
  input [0:0]htrans_dap;
  input [0:0]nxt_en_itcm_dbg;
  input [0:0]p_0_in;
  input ahb_rd_en;
  input \HADDR_reg[18] ;
  input \haddrcore_reg_reg[12] ;

  wire \ADDR_reg[1] ;
  wire \APROT_reg[0] ;
  wire \APROT_reg[2] ;
  wire [1:0]\APROT_reg[2]_0 ;
  wire \ASIZE_reg[1] ;
  wire AWRITE_reg;
  wire [30:0]D;
  wire [0:0]E;
  wire \HADDR_reg[18] ;
  wire [31:0]\HADDR_reg[31] ;
  wire [10:0]HADDRsysppb;
  wire HCLK;
  wire [0:0]HPROTcore;
  wire HREADY;
  wire HREADYdbgppb;
  wire [0:0]HSIZE;
  wire \HSIZEM_reg[1] ;
  wire \HSIZEM_reg[1]_0 ;
  wire [0:0]HTRANS;
  wire [0:0]HTRANScoreext;
  wire HWRITEcore;
  wire NewAddr;
  wire [18:0]Q;
  wire ReadXfer0;
  wire SYSRESETn;
  wire WLAST;
  wire WREADY;
  wire \ahb_addr_state_0x_reg[0] ;
  wire \ahb_addr_state_0x_reg[1] ;
  wire \ahb_addr_state_10_reg[1] ;
  wire ahb_rd_en;
  wire ahb_rd_en_1;
  wire \biu_addr_31_29_reg_reg[30] ;
  wire core_hold;
  wire dap_ext_asel;
  wire dap_ext_dsel;
  wire dap_start;
  wire \haddrcore_reg_reg[12] ;
  wire hready_dap;
  wire [1:0]\hsize_1_0_reg[1] ;
  wire [0:0]htrans_dap;
  wire \htranscoreppb_reg_reg[1] ;
  wire [3:0]\iWSTRB_reg[3] ;
  wire nxt_ahb_rd_en;
  wire nxt_ahb_rd_en_0;
  wire nxt_ahb_wr_en;
  wire [0:0]nxt_en_itcm_dbg;
  wire [0:0]p_0_in;
  wire u_matrix_dbg_n_2;
  wire u_matrix_dbg_n_5;
  wire u_matrix_sys_n_17;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_dbg_mtx_dbg u_matrix_dbg
       (.\APROT_reg[0] (\APROT_reg[0] ),
        .\APROT_reg[0]_0 (\APROT_reg[2]_0 [0]),
        .\APROT_reg[2] (\APROT_reg[2] ),
        .AWRITE_reg(u_matrix_dbg_n_2),
        .HCLK(HCLK),
        .HREADY(HREADY),
        .HREADYdbgppb(HREADYdbgppb),
        .\HSIZEM_reg[1] (\HSIZEM_reg[1] ),
        .\HSIZEM_reg[1]_0 (\HSIZEM_reg[1]_0 ),
        .SYSRESETn(\htranscoreppb_reg_reg[1] ),
        .ahb_rd_en(ahb_rd_en),
        .dap_ext_asel(dap_ext_asel),
        .dap_ext_asel_reg(u_matrix_dbg_n_5),
        .dap_ext_asel_reg_0(u_matrix_sys_n_17),
        .dap_ext_dsel_reg(dap_ext_dsel),
        .dap_start(dap_start),
        .\en_itcm_dbg_reg[0]_0 (hready_dap),
        .htrans_dap(htrans_dap),
        .nxt_ahb_rd_en(nxt_ahb_rd_en),
        .nxt_en_itcm_dbg(nxt_en_itcm_dbg),
        .p_0_in(p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_dbg_mtx_sys u_matrix_sys
       (.\ADDR_reg[0] (core_hold),
        .\ADDR_reg[1] (\ADDR_reg[1] ),
        .\APROT_reg[2] (\APROT_reg[2]_0 [1]),
        .\ASIZE_reg[1] (\ASIZE_reg[1] ),
        .AWRITE_reg(AWRITE_reg),
        .D(D),
        .E(E),
        .\HADDR_reg[18] (\HADDR_reg[18] ),
        .\HADDR_reg[31] (\HADDR_reg[31] ),
        .HADDRsysppb(HADDRsysppb),
        .HCLK(HCLK),
        .HPROTcore(HPROTcore),
        .HREADY(HREADY),
        .HSIZE(HSIZE),
        .HTRANS(HTRANS),
        .HTRANScoreext(HTRANScoreext),
        .HWRITEcore(HWRITEcore),
        .NewAddr(NewAddr),
        .Q(Q),
        .ReadXfer0(ReadXfer0),
        .SYSRESETn(SYSRESETn),
        .WLAST(WLAST),
        .WREADY(WREADY),
        .\ahb_addr_state_0x_reg[0] (\ahb_addr_state_0x_reg[0] ),
        .\ahb_addr_state_0x_reg[1] (\ahb_addr_state_0x_reg[1] ),
        .\ahb_addr_state_10_reg[1] (\ahb_addr_state_10_reg[1] ),
        .ahb_rd_en_1(ahb_rd_en_1),
        .\biu_addr_31_29_reg_reg[30] (\biu_addr_31_29_reg_reg[30] ),
        .dap_ext_asel(dap_ext_asel),
        .dap_ext_dsel_reg_0(dap_ext_dsel),
        .dap_hold_reg(u_matrix_sys_n_17),
        .dap_sys_flush_reg(u_matrix_dbg_n_5),
        .\en_itcm_dbg_reg[0] (u_matrix_dbg_n_2),
        .\haddrcore_reg_reg[12]_0 (\haddrcore_reg_reg[12] ),
        .\hsize_1_0_reg[1] (\hsize_1_0_reg[1] ),
        .\hsize_dap_reg_reg[1] (\APROT_reg[2] ),
        .\htranscoreppb_reg_reg[1]_0 (\htranscoreppb_reg_reg[1] ),
        .\iWSTRB_reg[3] (\iWSTRB_reg[3] ),
        .nxt_ahb_rd_en_0(nxt_ahb_rd_en_0),
        .nxt_ahb_wr_en(nxt_ahb_wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_dbg_mtx_dbg
   (\APROT_reg[0] ,
    \APROT_reg[2] ,
    AWRITE_reg,
    \en_itcm_dbg_reg[0]_0 ,
    \APROT_reg[0]_0 ,
    dap_ext_asel_reg,
    nxt_ahb_rd_en,
    HCLK,
    SYSRESETn,
    \HSIZEM_reg[1] ,
    \HSIZEM_reg[1]_0 ,
    dap_start,
    dap_ext_asel_reg_0,
    HREADYdbgppb,
    HREADY,
    dap_ext_dsel_reg,
    dap_ext_asel,
    htrans_dap,
    nxt_en_itcm_dbg,
    p_0_in,
    ahb_rd_en);
  output \APROT_reg[0] ;
  output \APROT_reg[2] ;
  output AWRITE_reg;
  output \en_itcm_dbg_reg[0]_0 ;
  output [0:0]\APROT_reg[0]_0 ;
  output dap_ext_asel_reg;
  output nxt_ahb_rd_en;
  input HCLK;
  input SYSRESETn;
  input \HSIZEM_reg[1] ;
  input \HSIZEM_reg[1]_0 ;
  input dap_start;
  input dap_ext_asel_reg_0;
  input HREADYdbgppb;
  input HREADY;
  input dap_ext_dsel_reg;
  input dap_ext_asel;
  input [0:0]htrans_dap;
  input [0:0]nxt_en_itcm_dbg;
  input [0:0]p_0_in;
  input ahb_rd_en;

  wire \APROT_reg[0] ;
  wire [0:0]\APROT_reg[0]_0 ;
  wire \APROT_reg[2] ;
  wire AWRITE_reg;
  wire HCLK;
  wire HREADY;
  wire HREADYdbgppb;
  wire \HSIZEM_reg[1] ;
  wire \HSIZEM_reg[1]_0 ;
  wire SYSRESETn;
  wire ahb_rd_en;
  wire dap_ext_asel;
  wire dap_ext_asel_reg;
  wire dap_ext_asel_reg_0;
  wire dap_ext_dsel_reg;
  wire dap_hold;
  wire dap_hold_i_4_n_0;
  wire dap_start;
  wire dap_sys_flush;
  wire dap_sys_flush_i_1_n_0;
  wire [0:0]en_itcm_dbg;
  wire \en_itcm_dbg[0]_i_1_n_0 ;
  wire \en_itcm_dbg_reg[0]_0 ;
  wire hsel_code_reg;
  wire hsel_code_reg_i_1_n_0;
  wire [0:0]htrans_dap;
  wire \htrans_dap_reg[1]_i_1_n_0 ;
  wire nxt_ahb_rd_en;
  wire nxt_dap_hold;
  wire [0:0]nxt_en_itcm_dbg;
  wire [0:0]p_0_in;
  wire p_0_in7_in;

  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \ADDR[31]_i_3 
       (.I0(en_itcm_dbg),
        .I1(hsel_code_reg),
        .I2(p_0_in7_in),
        .I3(dap_hold),
        .I4(dap_sys_flush),
        .O(AWRITE_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \APROT[0]_i_1 
       (.I0(\APROT_reg[0] ),
        .I1(dap_ext_asel),
        .O(\APROT_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE2E2E2)) 
    NextHTrans_i_1
       (.I0(HREADYdbgppb),
        .I1(dap_hold_i_4_n_0),
        .I2(dap_sys_flush),
        .I3(HREADY),
        .I4(dap_ext_dsel_reg),
        .I5(dap_hold),
        .O(\en_itcm_dbg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000008088)) 
    ahb_rd_en_i_1
       (.I0(p_0_in7_in),
        .I1(dap_hold),
        .I2(en_itcm_dbg),
        .I3(hsel_code_reg),
        .I4(p_0_in),
        .I5(ahb_rd_en),
        .O(nxt_ahb_rd_en));
  LUT5 #(
    .INIT(32'h00FF4000)) 
    dap_ext_asel_i_1
       (.I0(dap_sys_flush),
        .I1(dap_hold),
        .I2(dap_hold_i_4_n_0),
        .I3(HREADY),
        .I4(dap_ext_asel),
        .O(dap_ext_asel_reg));
  LUT6 #(
    .INIT(64'hABAAABFFAAAAAAAA)) 
    dap_hold_i_1
       (.I0(dap_start),
        .I1(dap_sys_flush),
        .I2(dap_ext_asel_reg_0),
        .I3(dap_hold_i_4_n_0),
        .I4(HREADYdbgppb),
        .I5(dap_hold),
        .O(nxt_dap_hold));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h08)) 
    dap_hold_i_4
       (.I0(p_0_in7_in),
        .I1(hsel_code_reg),
        .I2(en_itcm_dbg),
        .O(dap_hold_i_4_n_0));
  FDCE dap_hold_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_dap_hold),
        .Q(dap_hold));
  LUT2 #(
    .INIT(4'h4)) 
    dap_sys_flush_i_1
       (.I0(\en_itcm_dbg_reg[0]_0 ),
        .I1(dap_sys_flush),
        .O(dap_sys_flush_i_1_n_0));
  FDPE dap_sys_flush_reg
       (.C(HCLK),
        .CE(1'b1),
        .D(dap_sys_flush_i_1_n_0),
        .PRE(SYSRESETn),
        .Q(dap_sys_flush));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \en_itcm_dbg[0]_i_1 
       (.I0(nxt_en_itcm_dbg),
        .I1(htrans_dap),
        .I2(\en_itcm_dbg_reg[0]_0 ),
        .I3(en_itcm_dbg),
        .O(\en_itcm_dbg[0]_i_1_n_0 ));
  FDCE \en_itcm_dbg_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\en_itcm_dbg[0]_i_1_n_0 ),
        .Q(en_itcm_dbg));
  FDPE \hprot_dap_reg_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .D(\HSIZEM_reg[1] ),
        .PRE(SYSRESETn),
        .Q(\APROT_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    hsel_code_reg_i_1
       (.I0(\en_itcm_dbg_reg[0]_0 ),
        .I1(hsel_code_reg),
        .O(hsel_code_reg_i_1_n_0));
  FDCE hsel_code_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(hsel_code_reg_i_1_n_0),
        .Q(hsel_code_reg));
  FDCE \hsize_dap_reg_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\HSIZEM_reg[1]_0 ),
        .Q(\APROT_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \htrans_dap_reg[1]_i_1 
       (.I0(htrans_dap),
        .I1(\en_itcm_dbg_reg[0]_0 ),
        .I2(p_0_in7_in),
        .O(\htrans_dap_reg[1]_i_1_n_0 ));
  FDCE \htrans_dap_reg_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\htrans_dap_reg[1]_i_1_n_0 ),
        .Q(p_0_in7_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_dbg_mtx_sys
   (\htranscoreppb_reg_reg[1]_0 ,
    \ADDR_reg[0] ,
    dap_ext_asel,
    dap_ext_dsel_reg_0,
    E,
    AWRITE_reg,
    \iWSTRB_reg[3] ,
    \ADDR_reg[1] ,
    \ASIZE_reg[1] ,
    NewAddr,
    ReadXfer0,
    \APROT_reg[2] ,
    HTRANS,
    \ahb_addr_state_0x_reg[0] ,
    dap_hold_reg,
    HSIZE,
    D,
    Q,
    HADDRsysppb,
    nxt_ahb_rd_en_0,
    nxt_ahb_wr_en,
    HTRANScoreext,
    HCLK,
    \ahb_addr_state_10_reg[1] ,
    HWRITEcore,
    HPROTcore,
    dap_sys_flush_reg,
    SYSRESETn,
    WREADY,
    WLAST,
    \en_itcm_dbg_reg[0] ,
    HREADY,
    \HADDR_reg[31] ,
    \hsize_1_0_reg[1] ,
    \hsize_dap_reg_reg[1] ,
    ahb_rd_en_1,
    \biu_addr_31_29_reg_reg[30] ,
    \ahb_addr_state_0x_reg[1] ,
    \HADDR_reg[18] ,
    \haddrcore_reg_reg[12]_0 );
  output \htranscoreppb_reg_reg[1]_0 ;
  output \ADDR_reg[0] ;
  output dap_ext_asel;
  output dap_ext_dsel_reg_0;
  output [0:0]E;
  output AWRITE_reg;
  output [3:0]\iWSTRB_reg[3] ;
  output \ADDR_reg[1] ;
  output \ASIZE_reg[1] ;
  output NewAddr;
  output ReadXfer0;
  output [0:0]\APROT_reg[2] ;
  output [0:0]HTRANS;
  output \ahb_addr_state_0x_reg[0] ;
  output dap_hold_reg;
  output [0:0]HSIZE;
  output [30:0]D;
  output [18:0]Q;
  output [10:0]HADDRsysppb;
  output nxt_ahb_rd_en_0;
  output nxt_ahb_wr_en;
  input [0:0]HTRANScoreext;
  input HCLK;
  input \ahb_addr_state_10_reg[1] ;
  input HWRITEcore;
  input [0:0]HPROTcore;
  input dap_sys_flush_reg;
  input SYSRESETn;
  input WREADY;
  input WLAST;
  input \en_itcm_dbg_reg[0] ;
  input HREADY;
  input [31:0]\HADDR_reg[31] ;
  input [1:0]\hsize_1_0_reg[1] ;
  input \hsize_dap_reg_reg[1] ;
  input ahb_rd_en_1;
  input \biu_addr_31_29_reg_reg[30] ;
  input \ahb_addr_state_0x_reg[1] ;
  input \HADDR_reg[18] ;
  input \haddrcore_reg_reg[12]_0 ;

  wire \ADDR_reg[0] ;
  wire \ADDR_reg[1] ;
  wire [0:0]\APROT_reg[2] ;
  wire \ASIZE_reg[1] ;
  wire AWRITE_reg;
  wire [30:0]D;
  wire [0:0]E;
  wire \HADDR_reg[18] ;
  wire [31:0]\HADDR_reg[31] ;
  wire [10:0]HADDRsysppb;
  wire HCLK;
  wire [0:0]HPROTcore;
  wire HREADY;
  wire [0:0]HSIZE;
  wire [0:0]HTRANS;
  wire [0:0]HTRANScoreext;
  wire HWRITEcore;
  wire NewAddr;
  wire [18:0]Q;
  wire ReadXfer0;
  wire SYSRESETn;
  wire WLAST;
  wire WREADY;
  wire \ahb_addr_state_0x_reg[0] ;
  wire \ahb_addr_state_0x_reg[1] ;
  wire \ahb_addr_state_10_reg[1] ;
  wire ahb_rd_en_1;
  wire \biu_addr_31_29_reg_reg[30] ;
  wire core_start;
  wire dap_ext_asel;
  wire dap_ext_dsel_i_1_n_0;
  wire dap_ext_dsel_reg_0;
  wire dap_hold_reg;
  wire dap_sys_flush_reg;
  wire \en_itcm_dbg_reg[0] ;
  wire [19:0]haddrcore_reg;
  wire \haddrcore_reg_reg[12]_0 ;
  wire [0:0]hprotcore_reg;
  wire [1:0]\hsize_1_0_reg[1] ;
  wire \hsize_dap_reg_reg[1] ;
  wire [1:0]hsizecore_reg;
  wire [1:1]htranscoreext_reg;
  wire [1:1]htranscoreppb_reg;
  wire \htranscoreppb_reg_reg[1]_0 ;
  wire hwritecore_reg;
  wire \iWSTRB[2]_i_3_n_0 ;
  wire \iWSTRB[3]_i_3_n_0 ;
  wire [3:0]\iWSTRB_reg[3] ;
  wire i_ahb_wr_en_i_3_n_0;
  wire nxt_ahb_rd_en_0;
  wire nxt_ahb_wr_en;
  wire nxt_core_hold;

  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[0]_i_1 
       (.I0(\HADDR_reg[31] [0]),
        .I1(\ADDR_reg[0] ),
        .I2(haddrcore_reg[0]),
        .I3(dap_ext_asel),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[10]_i_1 
       (.I0(\HADDR_reg[31] [10]),
        .I1(\ADDR_reg[0] ),
        .I2(haddrcore_reg[10]),
        .I3(dap_ext_asel),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[11]_i_1 
       (.I0(\HADDR_reg[31] [11]),
        .I1(\ADDR_reg[0] ),
        .I2(haddrcore_reg[11]),
        .I3(dap_ext_asel),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[12]_i_1 
       (.I0(\HADDR_reg[31] [12]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[0]),
        .I3(dap_ext_asel),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[13]_i_1 
       (.I0(\HADDR_reg[31] [13]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[1]),
        .I3(dap_ext_asel),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[14]_i_1 
       (.I0(\HADDR_reg[31] [14]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[2]),
        .I3(dap_ext_asel),
        .O(D[13]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[15]_i_1 
       (.I0(\HADDR_reg[31] [15]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[3]),
        .I3(dap_ext_asel),
        .O(D[14]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[16]_i_1 
       (.I0(\HADDR_reg[31] [16]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[4]),
        .I3(dap_ext_asel),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[17]_i_1 
       (.I0(\HADDR_reg[31] [17]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[5]),
        .I3(dap_ext_asel),
        .O(D[16]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[18]_i_1 
       (.I0(\HADDR_reg[31] [18]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[6]),
        .I3(dap_ext_asel),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[19]_i_1 
       (.I0(\HADDR_reg[31] [19]),
        .I1(\ADDR_reg[0] ),
        .I2(haddrcore_reg[19]),
        .I3(dap_ext_asel),
        .O(D[18]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[1]_i_1 
       (.I0(\HADDR_reg[31] [1]),
        .I1(\ADDR_reg[0] ),
        .I2(haddrcore_reg[1]),
        .I3(dap_ext_asel),
        .O(\ADDR_reg[1] ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[20]_i_1 
       (.I0(\HADDR_reg[31] [20]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[7]),
        .I3(dap_ext_asel),
        .O(D[19]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[21]_i_1 
       (.I0(\HADDR_reg[31] [21]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[8]),
        .I3(dap_ext_asel),
        .O(D[20]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[22]_i_1 
       (.I0(\HADDR_reg[31] [22]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[9]),
        .I3(dap_ext_asel),
        .O(D[21]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[23]_i_1 
       (.I0(\HADDR_reg[31] [23]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[10]),
        .I3(dap_ext_asel),
        .O(D[22]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[24]_i_1 
       (.I0(\HADDR_reg[31] [24]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[11]),
        .I3(dap_ext_asel),
        .O(D[23]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[25]_i_1 
       (.I0(\HADDR_reg[31] [25]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[12]),
        .I3(dap_ext_asel),
        .O(D[24]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[26]_i_1 
       (.I0(\HADDR_reg[31] [26]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[13]),
        .I3(dap_ext_asel),
        .O(D[25]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[27]_i_1 
       (.I0(\HADDR_reg[31] [27]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[14]),
        .I3(dap_ext_asel),
        .O(D[26]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[28]_i_1 
       (.I0(\HADDR_reg[31] [28]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[15]),
        .I3(dap_ext_asel),
        .O(D[27]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[29]_i_1 
       (.I0(\HADDR_reg[31] [29]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[16]),
        .I3(dap_ext_asel),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[2]_i_1 
       (.I0(\HADDR_reg[31] [2]),
        .I1(\ADDR_reg[0] ),
        .I2(haddrcore_reg[2]),
        .I3(dap_ext_asel),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[30]_i_1 
       (.I0(\HADDR_reg[31] [30]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[17]),
        .I3(dap_ext_asel),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \ADDR[31]_i_1 
       (.I0(HTRANScoreext),
        .I1(\ADDR_reg[0] ),
        .I2(htranscoreext_reg),
        .I3(dap_ext_asel),
        .I4(\en_itcm_dbg_reg[0] ),
        .I5(HREADY),
        .O(NewAddr));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[31]_i_2 
       (.I0(\HADDR_reg[31] [31]),
        .I1(\ADDR_reg[0] ),
        .I2(Q[18]),
        .I3(dap_ext_asel),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[3]_i_1 
       (.I0(\HADDR_reg[31] [3]),
        .I1(\ADDR_reg[0] ),
        .I2(haddrcore_reg[3]),
        .I3(dap_ext_asel),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[4]_i_1 
       (.I0(\HADDR_reg[31] [4]),
        .I1(\ADDR_reg[0] ),
        .I2(haddrcore_reg[4]),
        .I3(dap_ext_asel),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[5]_i_1 
       (.I0(\HADDR_reg[31] [5]),
        .I1(\ADDR_reg[0] ),
        .I2(haddrcore_reg[5]),
        .I3(dap_ext_asel),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[6]_i_1 
       (.I0(\HADDR_reg[31] [6]),
        .I1(\ADDR_reg[0] ),
        .I2(haddrcore_reg[6]),
        .I3(dap_ext_asel),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[7]_i_1 
       (.I0(\HADDR_reg[31] [7]),
        .I1(\ADDR_reg[0] ),
        .I2(haddrcore_reg[7]),
        .I3(dap_ext_asel),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[8]_i_1 
       (.I0(\HADDR_reg[31] [8]),
        .I1(\ADDR_reg[0] ),
        .I2(haddrcore_reg[8]),
        .I3(dap_ext_asel),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ADDR[9]_i_1 
       (.I0(\HADDR_reg[31] [9]),
        .I1(\ADDR_reg[0] ),
        .I2(haddrcore_reg[9]),
        .I3(dap_ext_asel),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h001DFF1D)) 
    \APROT[2]_i_1 
       (.I0(HPROTcore),
        .I1(\ADDR_reg[0] ),
        .I2(hprotcore_reg),
        .I3(dap_ext_asel),
        .I4(\hsize_dap_reg_reg[1] ),
        .O(\APROT_reg[2] ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ASIZE[0]_i_1 
       (.I0(\hsize_1_0_reg[1] [0]),
        .I1(\ADDR_reg[0] ),
        .I2(hsizecore_reg[0]),
        .I3(dap_ext_asel),
        .O(HSIZE));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ASIZE[1]_i_1 
       (.I0(\hsize_dap_reg_reg[1] ),
        .I1(dap_ext_asel),
        .I2(hsizecore_reg[1]),
        .I3(\ADDR_reg[0] ),
        .I4(\hsize_1_0_reg[1] [1]),
        .O(\ASIZE_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h45400000)) 
    AWRITE_i_1
       (.I0(dap_ext_asel),
        .I1(hwritecore_reg),
        .I2(\ADDR_reg[0] ),
        .I3(HWRITEcore),
        .I4(NewAddr),
        .O(AWRITE_reg));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    AhbDataValid_i_2
       (.I0(\en_itcm_dbg_reg[0] ),
        .I1(dap_ext_asel),
        .I2(htranscoreext_reg),
        .I3(\ADDR_reg[0] ),
        .I4(HTRANScoreext),
        .O(HTRANS));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    ReadXfer_i_2
       (.I0(NewAddr),
        .I1(dap_ext_asel),
        .I2(hwritecore_reg),
        .I3(\ADDR_reg[0] ),
        .I4(HWRITEcore),
        .O(ReadXfer0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    asel_write_i_2
       (.I0(HREADY),
        .I1(\ADDR_reg[0] ),
        .I2(dap_ext_dsel_reg_0),
        .O(\ahb_addr_state_0x_reg[0] ));
  LUT6 #(
    .INIT(64'hB888B8B830000000)) 
    core_hold_i_1
       (.I0(dap_ext_asel),
        .I1(HREADY),
        .I2(dap_ext_dsel_reg_0),
        .I3(htranscoreext_reg),
        .I4(\ADDR_reg[0] ),
        .I5(HTRANScoreext),
        .O(nxt_core_hold));
  FDCE core_hold_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(nxt_core_hold),
        .Q(\ADDR_reg[0] ));
  FDCE dap_ext_asel_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(dap_sys_flush_reg),
        .Q(dap_ext_asel));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dap_ext_dsel_i_1
       (.I0(dap_ext_asel),
        .I1(HREADY),
        .I2(dap_ext_dsel_reg_0),
        .O(dap_ext_dsel_i_1_n_0));
  FDCE dap_ext_dsel_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(dap_ext_dsel_i_1_n_0),
        .Q(dap_ext_dsel_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dap_hold_i_3
       (.I0(dap_ext_asel),
        .I1(HREADY),
        .O(dap_hold_reg));
  FDCE \haddrcore_reg_reg[0] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [0]),
        .Q(haddrcore_reg[0]));
  FDCE \haddrcore_reg_reg[10] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [10]),
        .Q(haddrcore_reg[10]));
  FDCE \haddrcore_reg_reg[11] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [11]),
        .Q(haddrcore_reg[11]));
  FDCE \haddrcore_reg_reg[12] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [12]),
        .Q(Q[0]));
  FDCE \haddrcore_reg_reg[13] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [13]),
        .Q(Q[1]));
  FDCE \haddrcore_reg_reg[14] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [14]),
        .Q(Q[2]));
  FDCE \haddrcore_reg_reg[15] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [15]),
        .Q(Q[3]));
  FDCE \haddrcore_reg_reg[16] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [16]),
        .Q(Q[4]));
  FDCE \haddrcore_reg_reg[17] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [17]),
        .Q(Q[5]));
  FDCE \haddrcore_reg_reg[18] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [18]),
        .Q(Q[6]));
  FDCE \haddrcore_reg_reg[19] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [19]),
        .Q(haddrcore_reg[19]));
  FDCE \haddrcore_reg_reg[1] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [1]),
        .Q(haddrcore_reg[1]));
  FDCE \haddrcore_reg_reg[20] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [20]),
        .Q(Q[7]));
  FDCE \haddrcore_reg_reg[21] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [21]),
        .Q(Q[8]));
  FDCE \haddrcore_reg_reg[22] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [22]),
        .Q(Q[9]));
  FDCE \haddrcore_reg_reg[23] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [23]),
        .Q(Q[10]));
  FDCE \haddrcore_reg_reg[24] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [24]),
        .Q(Q[11]));
  FDCE \haddrcore_reg_reg[25] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [25]),
        .Q(Q[12]));
  FDCE \haddrcore_reg_reg[26] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [26]),
        .Q(Q[13]));
  FDCE \haddrcore_reg_reg[27] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [27]),
        .Q(Q[14]));
  FDCE \haddrcore_reg_reg[28] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [28]),
        .Q(Q[15]));
  FDCE \haddrcore_reg_reg[29] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [29]),
        .Q(Q[16]));
  FDCE \haddrcore_reg_reg[2] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [2]),
        .Q(haddrcore_reg[2]));
  FDCE \haddrcore_reg_reg[30] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [30]),
        .Q(Q[17]));
  FDCE \haddrcore_reg_reg[31] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [31]),
        .Q(Q[18]));
  FDCE \haddrcore_reg_reg[3] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [3]),
        .Q(haddrcore_reg[3]));
  FDCE \haddrcore_reg_reg[4] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [4]),
        .Q(haddrcore_reg[4]));
  FDCE \haddrcore_reg_reg[5] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [5]),
        .Q(haddrcore_reg[5]));
  FDCE \haddrcore_reg_reg[6] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [6]),
        .Q(haddrcore_reg[6]));
  FDCE \haddrcore_reg_reg[7] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [7]),
        .Q(haddrcore_reg[7]));
  FDCE \haddrcore_reg_reg[8] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [8]),
        .Q(haddrcore_reg[8]));
  FDCE \haddrcore_reg_reg[9] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\HADDR_reg[31] [9]),
        .Q(haddrcore_reg[9]));
  FDCE \hprotcore_reg_reg[0] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(HPROTcore),
        .Q(hprotcore_reg));
  FDCE \hsizecore_reg_reg[0] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\hsize_1_0_reg[1] [0]),
        .Q(hsizecore_reg[0]));
  FDCE \hsizecore_reg_reg[1] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\hsize_1_0_reg[1] [1]),
        .Q(hsizecore_reg[1]));
  LUT6 #(
    .INIT(64'h000000000FCC5555)) 
    \htranscoreext_reg[1]_i_1 
       (.I0(ahb_rd_en_1),
        .I1(HREADY),
        .I2(\ADDR_reg[0] ),
        .I3(dap_ext_dsel_reg_0),
        .I4(\biu_addr_31_29_reg_reg[30] ),
        .I5(\ahb_addr_state_0x_reg[1] ),
        .O(core_start));
  FDCE \htranscoreext_reg_reg[1] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(HTRANScoreext),
        .Q(htranscoreext_reg));
  FDCE \htranscoreppb_reg_reg[1] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(\ahb_addr_state_10_reg[1] ),
        .Q(htranscoreppb_reg));
  FDCE hwritecore_reg_reg
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_0 ),
        .D(HWRITEcore),
        .Q(hwritecore_reg));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hAA02)) 
    \iWSTRB[0]_i_1 
       (.I0(AWRITE_reg),
        .I1(\ADDR_reg[1] ),
        .I2(\iWSTRB[2]_i_3_n_0 ),
        .I3(\ASIZE_reg[1] ),
        .O(\iWSTRB_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hAA02)) 
    \iWSTRB[1]_i_1 
       (.I0(AWRITE_reg),
        .I1(\ADDR_reg[1] ),
        .I2(\iWSTRB[3]_i_3_n_0 ),
        .I3(\ASIZE_reg[1] ),
        .O(\iWSTRB_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \iWSTRB[2]_i_1 
       (.I0(AWRITE_reg),
        .I1(\ADDR_reg[1] ),
        .I2(\iWSTRB[2]_i_3_n_0 ),
        .I3(\ASIZE_reg[1] ),
        .O(\iWSTRB_reg[3] [2]));
  LUT6 #(
    .INIT(64'h000A0000000A0C0C)) 
    \iWSTRB[2]_i_3 
       (.I0(haddrcore_reg[0]),
        .I1(\HADDR_reg[31] [0]),
        .I2(dap_ext_asel),
        .I3(hsizecore_reg[0]),
        .I4(\ADDR_reg[0] ),
        .I5(\hsize_1_0_reg[1] [0]),
        .O(\iWSTRB[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \iWSTRB[3]_i_1 
       (.I0(AWRITE_reg),
        .I1(WREADY),
        .I2(WLAST),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \iWSTRB[3]_i_2 
       (.I0(AWRITE_reg),
        .I1(\ADDR_reg[1] ),
        .I2(\iWSTRB[3]_i_3_n_0 ),
        .I3(\ASIZE_reg[1] ),
        .O(\iWSTRB_reg[3] [3]));
  LUT6 #(
    .INIT(64'hF0F5F0F0F0F5F3F3)) 
    \iWSTRB[3]_i_3 
       (.I0(haddrcore_reg[0]),
        .I1(\HADDR_reg[31] [0]),
        .I2(dap_ext_asel),
        .I3(hsizecore_reg[0]),
        .I4(\ADDR_reg[0] ),
        .I5(\hsize_1_0_reg[1] [0]),
        .O(\iWSTRB[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h001D)) 
    i_ahb_rd_en_i_1
       (.I0(HWRITEcore),
        .I1(\ADDR_reg[0] ),
        .I2(hwritecore_reg),
        .I3(i_ahb_wr_en_i_3_n_0),
        .O(nxt_ahb_rd_en_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    i_ahb_wr_en_i_1
       (.I0(HWRITEcore),
        .I1(\ADDR_reg[0] ),
        .I2(hwritecore_reg),
        .I3(i_ahb_wr_en_i_3_n_0),
        .O(nxt_ahb_wr_en));
  LUT6 #(
    .INIT(64'hFF1DFFFFFFFFFFFF)) 
    i_ahb_wr_en_i_3
       (.I0(\ahb_addr_state_10_reg[1] ),
        .I1(\ADDR_reg[0] ),
        .I2(htranscoreppb_reg),
        .I3(ahb_rd_en_1),
        .I4(\HADDR_reg[18] ),
        .I5(\haddrcore_reg_reg[12]_0 ),
        .O(i_ahb_wr_en_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_ahb_wr_en_i_6
       (.I0(haddrcore_reg[19]),
        .I1(\ADDR_reg[0] ),
        .I2(\HADDR_reg[31] [19]),
        .O(HADDRsysppb[10]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_haddr_q[10]_i_1 
       (.I0(haddrcore_reg[10]),
        .I1(\ADDR_reg[0] ),
        .I2(\HADDR_reg[31] [10]),
        .O(HADDRsysppb[8]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_haddr_q[11]_i_1 
       (.I0(haddrcore_reg[11]),
        .I1(\ADDR_reg[0] ),
        .I2(\HADDR_reg[31] [11]),
        .O(HADDRsysppb[9]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_haddr_q[2]_i_1 
       (.I0(haddrcore_reg[2]),
        .I1(\ADDR_reg[0] ),
        .I2(\HADDR_reg[31] [2]),
        .O(HADDRsysppb[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_haddr_q[3]_i_1 
       (.I0(haddrcore_reg[3]),
        .I1(\ADDR_reg[0] ),
        .I2(\HADDR_reg[31] [3]),
        .O(HADDRsysppb[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_haddr_q[4]_i_1 
       (.I0(haddrcore_reg[4]),
        .I1(\ADDR_reg[0] ),
        .I2(\HADDR_reg[31] [4]),
        .O(HADDRsysppb[2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_haddr_q[5]_i_1 
       (.I0(haddrcore_reg[5]),
        .I1(\ADDR_reg[0] ),
        .I2(\HADDR_reg[31] [5]),
        .O(HADDRsysppb[3]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_haddr_q[6]_i_1 
       (.I0(haddrcore_reg[6]),
        .I1(\ADDR_reg[0] ),
        .I2(\HADDR_reg[31] [6]),
        .O(HADDRsysppb[4]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_haddr_q[7]_i_1 
       (.I0(haddrcore_reg[7]),
        .I1(\ADDR_reg[0] ),
        .I2(\HADDR_reg[31] [7]),
        .O(HADDRsysppb[5]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_haddr_q[8]_i_1 
       (.I0(haddrcore_reg[8]),
        .I1(\ADDR_reg[0] ),
        .I2(\HADDR_reg[31] [8]),
        .O(HADDRsysppb[6]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_haddr_q[9]_i_1 
       (.I0(haddrcore_reg[9]),
        .I1(\ADDR_reg[0] ),
        .I2(\HADDR_reg[31] [9]),
        .O(HADDRsysppb[7]));
  LUT1 #(
    .INIT(2'h1)) 
    reset_sync_i_1
       (.I0(SYSRESETn),
        .O(\htranscoreppb_reg_reg[1]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_dbg_sys
   (HREADYdbgppb,
    ahb_rd_en,
    p_0_in,
    nxt_ahb_rd_en,
    HCLK,
    SYSRESETn);
  output HREADYdbgppb;
  output ahb_rd_en;
  output [0:0]p_0_in;
  input nxt_ahb_rd_en;
  input HCLK;
  input SYSRESETn;

  wire HCLK;
  wire HREADYdbgppb;
  wire SYSRESETn;
  wire ahb_rd_en;
  wire nxt_ahb_rd_en;
  wire [0:0]p_0_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_dbg_tcm dbg_tcm
       (.HCLK(HCLK),
        .HREADYdbgppb(HREADYdbgppb),
        .SYSRESETn(SYSRESETn),
        .ahb_rd_en(ahb_rd_en),
        .nxt_ahb_rd_en(nxt_ahb_rd_en),
        .p_0_in(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_dbg_tcm
   (HREADYdbgppb,
    ahb_rd_en,
    p_0_in,
    nxt_ahb_rd_en,
    HCLK,
    SYSRESETn);
  output HREADYdbgppb;
  output ahb_rd_en;
  output [0:0]p_0_in;
  input nxt_ahb_rd_en;
  input HCLK;
  input SYSRESETn;

  wire HCLK;
  wire HREADYdbgppb;
  wire SYSRESETn;
  wire ahb_rd_en;
  wire nxt_ahb_rd_en;
  wire [0:0]p_0_in;

  FDCE ahb_rd_data_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(ahb_rd_en),
        .Q(p_0_in));
  FDCE ahb_rd_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_ahb_rd_en),
        .Q(ahb_rd_en));
  LUT2 #(
    .INIT(4'h1)) 
    dap_hold_i_5
       (.I0(ahb_rd_en),
        .I1(p_0_in),
        .O(HREADYdbgppb));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_decoder
   (\imm_held_reg[0]_0 ,
    \en_itcm_core_reg[1] ,
    \imm_ex_reg[18] ,
    msr_ex_reg,
    any_dsb_ex_reg,
    D,
    nxt_write_sp,
    \wptr_ex_reg[2] ,
    \wptr_ex_reg[0] ,
    last_uncond_phase_ex_reg,
    two_phase_de,
    nxt_w_phase_ex,
    first_ex_phase_reg,
    \imm_ex_reg[29] ,
    use_branch,
    \wptr_ex_reg[3] ,
    \wptr_decoded_reg[3] ,
    b_use_pc,
    \wptr_ex_reg[1] ,
    last_phase_ex1,
    \rptr_b_ex_reg[3] ,
    \rptr_b_ex_reg[3]_0 ,
    \rptr_b_ex_reg[2] ,
    \rptr_b_ex_reg[1] ,
    \rptr_b_ex_reg[0] ,
    undef,
    \rf0_mux_ctl_ex_reg[1] ,
    \xpsr_m_ctl_ex_reg[2]_0 ,
    use_mrs,
    stm_push_ex_reg,
    \wdata_reg[1] ,
    xpsr_mask_ex,
    p_1_in2_in,
    \reg_file_a_reg[15][31] ,
    c_flag_wf_reg,
    v_flag_wf_reg,
    SYSRESETn,
    Q,
    first32_ex_reg,
    kill_instr_de,
    \instr_de_reg[13] ,
    biu_rdy,
    \wptr_ex_reg[2]_0 ,
    \wptr_ex_reg[0]_0 ,
    \instr_de_reg[12] ,
    p_10_in,
    br_lr_ex_reg,
    sbit_ex_reg,
    last_uncond_phase_ex_reg_0,
    first32_ex_reg_0,
    use_imm,
    p_0_in,
    \instr_de_reg[13]_0 ,
    \instr_de_reg[15] ,
    \instr_de_reg[1] ,
    \instr_de_reg[11] ,
    \instr_de_reg[12]_0 ,
    \instr_de_reg[14] ,
    \instr_de_reg[13]_1 ,
    wptr_ex2,
    \wptr_ex_reg[3]_0 ,
    br_lr_ex,
    \wptr_decoded_reg[3]_0 ,
    wptr_sel_ex1,
    reg_sel,
    micro_code_de_reg,
    micro_code_de_reg_0,
    \instr_de_reg[13]_2 ,
    \instr_de_reg[10] ,
    rptr_b_ex,
    \instr_de_reg[12]_1 ,
    stm_push_ex,
    \rptr_b_ex2_reg[3] ,
    p_2_in,
    \instr_de_reg[9] ,
    \instr_de_reg[1]_0 ,
    \instr_de_reg[10]_0 ,
    \instr_de_reg[8] ,
    \instr_de_reg[13]_3 ,
    \instr_de_reg[8]_0 ,
    \instr_de_reg[0] ,
    \instr_de_reg[10]_1 ,
    \instr_de_reg[2] ,
    \instr_de_reg[9]_0 ,
    force_hf_reg,
    use_control_ex,
    active_sp,
    \cond_ex_reg[3] ,
    bcc_first_ex,
    v_flag,
    n_flag,
    z_flag,
    c_flag,
    b_reg_0,
    wdata_mux_ctl_ex,
    \hold_reg2_reg[31] ,
    i_dbg_wdata_sel_ex_reg,
    mem_w_data,
    mem_r_data_u,
    O,
    rf1_mux_ctl_ex,
    mult_out,
    shift_out,
    lu_out,
    \hold_reg1_reg[31] ,
    rf0_mux_ctl_ex,
    \wdata_mux_ctl_ex_reg[1] ,
    use_flags_ex_reg,
    pre_update_c_ex,
    last_uncond_phase_ex_reg_1,
    c_flag_wf,
    pre_update_v_ex,
    v_flag_wf,
    adv_de_to_ex,
    HCLK,
    SYSRESETn_0);
  output \imm_held_reg[0]_0 ;
  output \en_itcm_core_reg[1] ;
  output [1:0]\imm_ex_reg[18] ;
  output msr_ex_reg;
  output any_dsb_ex_reg;
  output [3:0]D;
  output nxt_write_sp;
  output \wptr_ex_reg[2] ;
  output \wptr_ex_reg[0] ;
  output last_uncond_phase_ex_reg;
  output two_phase_de;
  output nxt_w_phase_ex;
  output first_ex_phase_reg;
  output [12:0]\imm_ex_reg[29] ;
  output use_branch;
  output \wptr_ex_reg[3] ;
  output [3:0]\wptr_decoded_reg[3] ;
  output b_use_pc;
  output \wptr_ex_reg[1] ;
  output last_phase_ex1;
  output [3:0]\rptr_b_ex_reg[3] ;
  output \rptr_b_ex_reg[3]_0 ;
  output \rptr_b_ex_reg[2] ;
  output \rptr_b_ex_reg[1] ;
  output \rptr_b_ex_reg[0] ;
  output undef;
  output \rf0_mux_ctl_ex_reg[1] ;
  output \xpsr_m_ctl_ex_reg[2]_0 ;
  output use_mrs;
  output stm_push_ex_reg;
  output [2:0]\wdata_reg[1] ;
  output [0:0]xpsr_mask_ex;
  output [4:0]p_1_in2_in;
  output [3:0]\reg_file_a_reg[15][31] ;
  output c_flag_wf_reg;
  output v_flag_wf_reg;
  input SYSRESETn;
  input [15:0]Q;
  input first32_ex_reg;
  input kill_instr_de;
  input \instr_de_reg[13] ;
  input biu_rdy;
  input \wptr_ex_reg[2]_0 ;
  input \wptr_ex_reg[0]_0 ;
  input \instr_de_reg[12] ;
  input p_10_in;
  input br_lr_ex_reg;
  input sbit_ex_reg;
  input last_uncond_phase_ex_reg_0;
  input first32_ex_reg_0;
  input use_imm;
  input p_0_in;
  input \instr_de_reg[13]_0 ;
  input \instr_de_reg[15] ;
  input \instr_de_reg[1] ;
  input \instr_de_reg[11] ;
  input \instr_de_reg[12]_0 ;
  input \instr_de_reg[14] ;
  input \instr_de_reg[13]_1 ;
  input [0:0]wptr_ex2;
  input \wptr_ex_reg[3]_0 ;
  input br_lr_ex;
  input [3:0]\wptr_decoded_reg[3]_0 ;
  input wptr_sel_ex1;
  input [3:0]reg_sel;
  input micro_code_de_reg;
  input micro_code_de_reg_0;
  input \instr_de_reg[13]_2 ;
  input \instr_de_reg[10] ;
  input [3:0]rptr_b_ex;
  input \instr_de_reg[12]_1 ;
  input stm_push_ex;
  input [3:0]\rptr_b_ex2_reg[3] ;
  input [0:0]p_2_in;
  input \instr_de_reg[9] ;
  input \instr_de_reg[1]_0 ;
  input \instr_de_reg[10]_0 ;
  input \instr_de_reg[8] ;
  input \instr_de_reg[13]_3 ;
  input \instr_de_reg[8]_0 ;
  input \instr_de_reg[0] ;
  input \instr_de_reg[10]_1 ;
  input \instr_de_reg[2] ;
  input \instr_de_reg[9]_0 ;
  input force_hf_reg;
  input use_control_ex;
  input active_sp;
  input [3:0]\cond_ex_reg[3] ;
  input bcc_first_ex;
  input v_flag;
  input n_flag;
  input z_flag;
  input c_flag;
  input [0:0]b_reg_0;
  input [1:0]wdata_mux_ctl_ex;
  input [4:0]\hold_reg2_reg[31] ;
  input i_dbg_wdata_sel_ex_reg;
  input [3:0]mem_w_data;
  input [3:0]mem_r_data_u;
  input [3:0]O;
  input [1:0]rf1_mux_ctl_ex;
  input [3:0]mult_out;
  input [3:0]shift_out;
  input [3:0]lu_out;
  input [3:0]\hold_reg1_reg[31] ;
  input [1:0]rf0_mux_ctl_ex;
  input \wdata_mux_ctl_ex_reg[1] ;
  input use_flags_ex_reg;
  input pre_update_c_ex;
  input last_uncond_phase_ex_reg_1;
  input c_flag_wf;
  input pre_update_v_ex;
  input v_flag_wf;
  input adv_de_to_ex;
  input HCLK;
  input SYSRESETn_0;

  wire [3:0]D;
  wire HCLK;
  wire [3:0]O;
  wire [15:0]Q;
  wire SYSRESETn;
  wire SYSRESETn_0;
  wire active_sp;
  wire adv_de_to_ex;
  wire any_dsb_ex_reg;
  wire au_b_use_pc_ex_i_2_n_0;
  wire [0:0]b_reg_0;
  wire b_use_pc;
  wire bcc_first_ex;
  wire biu_rdy;
  wire br_lr_ex;
  wire br_lr_ex_reg;
  wire branch_ex_i_3_n_0;
  wire c_flag;
  wire c_flag_wf;
  wire c_flag_wf_reg;
  wire [3:0]\cond_ex_reg[3] ;
  wire \en_itcm_core_reg[1] ;
  wire first32_ex_reg;
  wire first32_ex_reg_0;
  wire first_ex_phase_i_3_n_0;
  wire first_ex_phase_i_4_n_0;
  wire first_ex_phase_reg;
  wire force_hf_reg;
  wire [3:0]\hold_reg1_reg[31] ;
  wire [4:0]\hold_reg2_reg[31] ;
  wire i_dbg_wdata_sel_ex_reg;
  wire i_nvic_excpt_svc_valid_i_12_n_0;
  wire i_nvic_excpt_svc_valid_i_14_n_0;
  wire [1:0]\imm_ex_reg[18] ;
  wire [12:0]\imm_ex_reg[29] ;
  wire \imm_held_reg[0]_0 ;
  wire \imm_held_reg_n_0_[0] ;
  wire \imm_held_reg_n_0_[1] ;
  wire \imm_held_reg_n_0_[2] ;
  wire \imm_held_reg_n_0_[3] ;
  wire \imm_held_reg_n_0_[5] ;
  wire \imm_held_reg_n_0_[7] ;
  wire \imm_held_reg_n_0_[8] ;
  wire \imm_held_reg_n_0_[9] ;
  wire \instr_de_reg[0] ;
  wire \instr_de_reg[10] ;
  wire \instr_de_reg[10]_0 ;
  wire \instr_de_reg[10]_1 ;
  wire \instr_de_reg[11] ;
  wire \instr_de_reg[12] ;
  wire \instr_de_reg[12]_0 ;
  wire \instr_de_reg[12]_1 ;
  wire \instr_de_reg[13] ;
  wire \instr_de_reg[13]_0 ;
  wire \instr_de_reg[13]_1 ;
  wire \instr_de_reg[13]_2 ;
  wire \instr_de_reg[13]_3 ;
  wire \instr_de_reg[14] ;
  wire \instr_de_reg[15] ;
  wire \instr_de_reg[1] ;
  wire \instr_de_reg[1]_0 ;
  wire \instr_de_reg[2] ;
  wire \instr_de_reg[8] ;
  wire \instr_de_reg[8]_0 ;
  wire \instr_de_reg[9] ;
  wire \instr_de_reg[9]_0 ;
  wire int_fault_ex_i_13_n_0;
  wire int_fault_ex_i_15_n_0;
  wire int_fault_ex_i_6_n_0;
  wire int_fault_ex_i_8_n_0;
  wire int_fault_ex_i_9_n_0;
  wire kill_instr_de;
  wire last_phase_ex1;
  wire last_uncond_phase_ex_reg;
  wire last_uncond_phase_ex_reg_0;
  wire last_uncond_phase_ex_reg_1;
  wire [3:0]lu_out;
  wire [3:0]mem_r_data_u;
  wire [3:0]mem_w_data;
  wire micro_code_de_reg;
  wire micro_code_de_reg_0;
  wire msr_ex_reg;
  wire [3:0]mult_out;
  wire n_flag;
  wire nxt_w_phase_ex;
  wire [3:3]nxt_wptr_ex;
  wire nxt_write_sp;
  wire p_0_in;
  wire p_10_in;
  wire p_1_in;
  wire [4:0]p_1_in2_in;
  wire [0:0]p_2_in;
  wire pre_update_c_ex;
  wire pre_update_v_ex;
  wire [3:0]\reg_file_a_reg[15][31] ;
  wire [3:0]reg_sel;
  wire [1:0]rf0_mux_ctl_ex;
  wire \rf0_mux_ctl_ex_reg[1] ;
  wire [1:0]rf1_mux_ctl_ex;
  wire [3:0]rptr_b_de;
  wire [3:0]rptr_b_ex;
  wire [3:0]\rptr_b_ex2_reg[3] ;
  wire \rptr_b_ex_reg[0] ;
  wire \rptr_b_ex_reg[1] ;
  wire \rptr_b_ex_reg[2] ;
  wire [3:0]\rptr_b_ex_reg[3] ;
  wire \rptr_b_ex_reg[3]_0 ;
  wire sbit_ex_reg;
  wire [3:0]shift_out;
  wire stm_push_ex;
  wire stm_push_ex_reg;
  wire two_phase_de;
  wire two_phase_ex_i_6_n_0;
  wire [31:28]\u_dp/rf0_mux_out ;
  wire [31:28]\u_dp/wdata_mux ;
  wire undef;
  wire use_branch;
  wire use_control_ex;
  wire use_flags_ex_reg;
  wire use_imm;
  wire use_mrs;
  wire v_flag;
  wire v_flag_wf;
  wire v_flag_wf_reg;
  wire w_enable_de;
  wire [1:0]wdata_mux_ctl_ex;
  wire \wdata_mux_ctl_ex_reg[1] ;
  wire [2:0]\wdata_reg[1] ;
  wire [3:3]wptr_de__0;
  wire [3:0]\wptr_decoded_reg[3] ;
  wire [3:0]\wptr_decoded_reg[3]_0 ;
  wire [0:0]wptr_ex2;
  wire \wptr_ex_reg[0] ;
  wire \wptr_ex_reg[0]_0 ;
  wire \wptr_ex_reg[1] ;
  wire \wptr_ex_reg[2] ;
  wire \wptr_ex_reg[2]_0 ;
  wire \wptr_ex_reg[3] ;
  wire \wptr_ex_reg[3]_0 ;
  wire wptr_sel_ex1;
  wire [1:1]xpsr_ex;
  wire \xpsr_m_ctl_ex[0]_i_1_n_0 ;
  wire \xpsr_m_ctl_ex[1]_i_2_n_0 ;
  wire \xpsr_m_ctl_ex_reg[2]_0 ;
  wire [2:1]xpsr_mask_ctl;
  wire [0:0]xpsr_mask_ex;
  wire z_flag;

  LUT6 #(
    .INIT(64'h0000000000100000)) 
    any_dsb_ex_i_3
       (.I0(Q[5]),
        .I1(Q[14]),
        .I2(first32_ex_reg),
        .I3(\imm_ex_reg[18] [1]),
        .I4(\imm_held_reg_n_0_[5] ),
        .I5(kill_instr_de),
        .O(any_dsb_ex_reg));
  LUT6 #(
    .INIT(64'h88B8888888888888)) 
    au_b_use_pc_ex_i_1
       (.I0(au_b_use_pc_ex_i_2_n_0),
        .I1(first32_ex_reg),
        .I2(\instr_de_reg[13]_2 ),
        .I3(Q[11]),
        .I4(Q[14]),
        .I5(\instr_de_reg[10] ),
        .O(b_use_pc));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    au_b_use_pc_ex_i_2
       (.I0(Q[5]),
        .I1(\imm_held_reg_n_0_[5] ),
        .I2(\imm_ex_reg[18] [1]),
        .I3(Q[14]),
        .O(au_b_use_pc_ex_i_2_n_0));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    branch_ex_i_2
       (.I0(branch_ex_i_3_n_0),
        .I1(first32_ex_reg),
        .I2(\instr_de_reg[13]_1 ),
        .I3(Q[14]),
        .I4(Q[11]),
        .I5(Q[12]),
        .O(use_branch));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    branch_ex_i_3
       (.I0(Q[12]),
        .I1(Q[5]),
        .I2(\imm_held_reg_n_0_[5] ),
        .I3(\imm_ex_reg[18] [1]),
        .O(branch_ex_i_3_n_0));
  LUT5 #(
    .INIT(32'hABBBA888)) 
    c_flag_wf_i_1
       (.I0(\reg_file_a_reg[15][31] [1]),
        .I1(use_flags_ex_reg),
        .I2(pre_update_c_ex),
        .I3(last_uncond_phase_ex_reg_1),
        .I4(c_flag_wf),
        .O(c_flag_wf_reg));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dp_ipsr_1to0[1]_i_9 
       (.I0(\wdata_reg[1] [2]),
        .I1(\wdata_reg[1] [0]),
        .O(xpsr_mask_ex));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \en_itcm_core[1]_i_2 
       (.I0(Q[5]),
        .I1(\imm_held_reg_n_0_[5] ),
        .I2(\imm_ex_reg[18] [1]),
        .I3(Q[14]),
        .I4(first32_ex_reg),
        .I5(kill_instr_de),
        .O(\en_itcm_core_reg[1] ));
  LUT2 #(
    .INIT(4'h2)) 
    first_ex_phase_i_1
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(last_phase_ex1),
        .O(first_ex_phase_reg));
  LUT4 #(
    .INIT(16'hD200)) 
    first_ex_phase_i_2
       (.I0(first_ex_phase_i_3_n_0),
        .I1(first_ex_phase_i_4_n_0),
        .I2(\cond_ex_reg[3] [0]),
        .I3(bcc_first_ex),
        .O(last_phase_ex1));
  LUT5 #(
    .INIT(32'hF7F6F7C2)) 
    first_ex_phase_i_3
       (.I0(z_flag),
        .I1(\cond_ex_reg[3] [3]),
        .I2(\cond_ex_reg[3] [1]),
        .I3(\cond_ex_reg[3] [2]),
        .I4(c_flag),
        .O(first_ex_phase_i_3_n_0));
  LUT5 #(
    .INIT(32'h54409B80)) 
    first_ex_phase_i_4
       (.I0(v_flag),
        .I1(\cond_ex_reg[3] [3]),
        .I2(\cond_ex_reg[3] [1]),
        .I3(\cond_ex_reg[3] [2]),
        .I4(n_flag),
        .O(first_ex_phase_i_4_n_0));
  LUT6 #(
    .INIT(64'h32023202FECE3202)) 
    \genblk3[1].ram_block_reg_0_0_i_16 
       (.I0(b_reg_0),
        .I1(wdata_mux_ctl_ex[0]),
        .I2(wdata_mux_ctl_ex[1]),
        .I3(xpsr_ex),
        .I4(\hold_reg2_reg[31] [0]),
        .I5(i_dbg_wdata_sel_ex_reg),
        .O(p_1_in2_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h66600060)) 
    \genblk3[1].ram_block_reg_0_0_i_35 
       (.I0(\wdata_reg[1] [0]),
        .I1(\wdata_reg[1] [2]),
        .I2(force_hf_reg),
        .I3(use_control_ex),
        .I4(active_sp),
        .O(xpsr_ex));
  LUT4 #(
    .INIT(16'hFE02)) 
    \genblk3[1].ram_block_reg_3_1_i_1 
       (.I0(mem_w_data[3]),
        .I1(wdata_mux_ctl_ex[0]),
        .I2(wdata_mux_ctl_ex[1]),
        .I3(\u_dp/wdata_mux [31]),
        .O(p_1_in2_in[4]));
  LUT6 #(
    .INIT(64'h2000200020FF2000)) 
    \genblk3[1].ram_block_reg_3_1_i_10 
       (.I0(c_flag),
        .I1(\wdata_reg[1] [2]),
        .I2(\wdata_reg[1] [1]),
        .I3(\wdata_mux_ctl_ex_reg[1] ),
        .I4(\hold_reg2_reg[31] [2]),
        .I5(i_dbg_wdata_sel_ex_reg),
        .O(\u_dp/wdata_mux [29]));
  LUT6 #(
    .INIT(64'h2000200020FF2000)) 
    \genblk3[1].ram_block_reg_3_1_i_12 
       (.I0(v_flag),
        .I1(\wdata_reg[1] [2]),
        .I2(\wdata_reg[1] [1]),
        .I3(\wdata_mux_ctl_ex_reg[1] ),
        .I4(\hold_reg2_reg[31] [1]),
        .I5(i_dbg_wdata_sel_ex_reg),
        .O(\u_dp/wdata_mux [28]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \genblk3[1].ram_block_reg_3_1_i_2 
       (.I0(mem_w_data[2]),
        .I1(wdata_mux_ctl_ex[0]),
        .I2(wdata_mux_ctl_ex[1]),
        .I3(\u_dp/wdata_mux [30]),
        .O(p_1_in2_in[3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \genblk3[1].ram_block_reg_3_1_i_3 
       (.I0(mem_w_data[1]),
        .I1(wdata_mux_ctl_ex[0]),
        .I2(wdata_mux_ctl_ex[1]),
        .I3(\u_dp/wdata_mux [29]),
        .O(p_1_in2_in[2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \genblk3[1].ram_block_reg_3_1_i_4 
       (.I0(mem_w_data[0]),
        .I1(wdata_mux_ctl_ex[0]),
        .I2(wdata_mux_ctl_ex[1]),
        .I3(\u_dp/wdata_mux [28]),
        .O(p_1_in2_in[1]));
  LUT6 #(
    .INIT(64'h2000200020FF2000)) 
    \genblk3[1].ram_block_reg_3_1_i_6 
       (.I0(n_flag),
        .I1(\wdata_reg[1] [2]),
        .I2(\wdata_reg[1] [1]),
        .I3(\wdata_mux_ctl_ex_reg[1] ),
        .I4(\hold_reg2_reg[31] [4]),
        .I5(i_dbg_wdata_sel_ex_reg),
        .O(\u_dp/wdata_mux [31]));
  LUT6 #(
    .INIT(64'h2000200020FF2000)) 
    \genblk3[1].ram_block_reg_3_1_i_8 
       (.I0(z_flag),
        .I1(\wdata_reg[1] [2]),
        .I2(\wdata_reg[1] [1]),
        .I3(\wdata_mux_ctl_ex_reg[1] ),
        .I4(\hold_reg2_reg[31] [3]),
        .I5(i_dbg_wdata_sel_ex_reg),
        .O(\u_dp/wdata_mux [30]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h55515511)) 
    i_nvic_excpt_svc_valid_i_12
       (.I0(i_nvic_excpt_svc_valid_i_14_n_0),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(int_fault_ex_i_15_n_0),
        .I4(Q[5]),
        .O(i_nvic_excpt_svc_valid_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hAAFB)) 
    i_nvic_excpt_svc_valid_i_14
       (.I0(Q[12]),
        .I1(\imm_held_reg_n_0_[5] ),
        .I2(\imm_ex_reg[18] [1]),
        .I3(\imm_ex_reg[18] [0]),
        .O(i_nvic_excpt_svc_valid_i_14_n_0));
  LUT6 #(
    .INIT(64'hAA02AAAAAAA2AAAA)) 
    i_nvic_excpt_svc_valid_i_9
       (.I0(first32_ex_reg),
        .I1(int_fault_ex_i_8_n_0),
        .I2(Q[12]),
        .I3(i_nvic_excpt_svc_valid_i_12_n_0),
        .I4(Q[15]),
        .I5(Q[14]),
        .O(stm_push_ex_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \i_tck_lvl[0]_i_1 
       (.I0(SYSRESETn),
        .O(\imm_held_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \imm_ex[12]_i_1 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(first32_ex_reg),
        .I2(\imm_held_reg_n_0_[0] ),
        .I3(first32_ex_reg_0),
        .I4(use_imm),
        .O(\imm_ex_reg[29] [0]));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \imm_ex[13]_i_1 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(first32_ex_reg),
        .I2(\imm_held_reg_n_0_[1] ),
        .I3(first32_ex_reg_0),
        .I4(use_imm),
        .O(\imm_ex_reg[29] [1]));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \imm_ex[14]_i_1 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(first32_ex_reg),
        .I2(\imm_held_reg_n_0_[2] ),
        .I3(first32_ex_reg_0),
        .I4(use_imm),
        .O(\imm_ex_reg[29] [2]));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \imm_ex[15]_i_1 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(first32_ex_reg),
        .I2(\imm_held_reg_n_0_[3] ),
        .I3(first32_ex_reg_0),
        .I4(use_imm),
        .O(\imm_ex_reg[29] [3]));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \imm_ex[16]_i_1 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(first32_ex_reg),
        .I2(\imm_ex_reg[18] [0]),
        .I3(first32_ex_reg_0),
        .I4(use_imm),
        .O(\imm_ex_reg[29] [4]));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \imm_ex[17]_i_1 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(first32_ex_reg),
        .I2(\imm_held_reg_n_0_[5] ),
        .I3(first32_ex_reg_0),
        .I4(use_imm),
        .O(\imm_ex_reg[29] [5]));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \imm_ex[18]_i_1 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(first32_ex_reg),
        .I2(\imm_ex_reg[18] [1]),
        .I3(first32_ex_reg_0),
        .I4(use_imm),
        .O(\imm_ex_reg[29] [6]));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \imm_ex[19]_i_1 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(first32_ex_reg),
        .I2(\imm_held_reg_n_0_[7] ),
        .I3(first32_ex_reg_0),
        .I4(use_imm),
        .O(\imm_ex_reg[29] [7]));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \imm_ex[20]_i_1 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(first32_ex_reg),
        .I2(\imm_held_reg_n_0_[8] ),
        .I3(first32_ex_reg_0),
        .I4(use_imm),
        .O(\imm_ex_reg[29] [8]));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \imm_ex[21]_i_1 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(first32_ex_reg),
        .I2(\imm_held_reg_n_0_[9] ),
        .I3(first32_ex_reg_0),
        .I4(use_imm),
        .O(\imm_ex_reg[29] [9]));
  LUT6 #(
    .INIT(64'h8008AAAA00000000)) 
    \imm_ex[22]_i_1 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(first32_ex_reg),
        .I2(Q[11]),
        .I3(p_1_in),
        .I4(first32_ex_reg_0),
        .I5(use_imm),
        .O(\imm_ex_reg[29] [10]));
  LUT6 #(
    .INIT(64'h8008AAAA00000000)) 
    \imm_ex[23]_i_1 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(first32_ex_reg),
        .I2(Q[13]),
        .I3(p_1_in),
        .I4(first32_ex_reg_0),
        .I5(use_imm),
        .O(\imm_ex_reg[29] [11]));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \imm_ex[29]_i_2 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(first32_ex_reg),
        .I2(p_1_in),
        .I3(first32_ex_reg_0),
        .I4(use_imm),
        .O(\imm_ex_reg[29] [12]));
  FDCE \imm_held_reg[0] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(\imm_held_reg[0]_0 ),
        .D(Q[0]),
        .Q(\imm_held_reg_n_0_[0] ));
  FDCE \imm_held_reg[10] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(\imm_held_reg[0]_0 ),
        .D(Q[10]),
        .Q(p_1_in));
  FDCE \imm_held_reg[1] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(\imm_held_reg[0]_0 ),
        .D(Q[1]),
        .Q(\imm_held_reg_n_0_[1] ));
  FDCE \imm_held_reg[2] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(\imm_held_reg[0]_0 ),
        .D(Q[2]),
        .Q(\imm_held_reg_n_0_[2] ));
  FDCE \imm_held_reg[3] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(\imm_held_reg[0]_0 ),
        .D(Q[3]),
        .Q(\imm_held_reg_n_0_[3] ));
  FDCE \imm_held_reg[4] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(\imm_held_reg[0]_0 ),
        .D(Q[4]),
        .Q(\imm_ex_reg[18] [0]));
  FDCE \imm_held_reg[5] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(\imm_held_reg[0]_0 ),
        .D(Q[5]),
        .Q(\imm_held_reg_n_0_[5] ));
  FDCE \imm_held_reg[6] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(\imm_held_reg[0]_0 ),
        .D(Q[6]),
        .Q(\imm_ex_reg[18] [1]));
  FDCE \imm_held_reg[7] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(\imm_held_reg[0]_0 ),
        .D(Q[7]),
        .Q(\imm_held_reg_n_0_[7] ));
  FDCE \imm_held_reg[8] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(\imm_held_reg[0]_0 ),
        .D(Q[8]),
        .Q(\imm_held_reg_n_0_[8] ));
  FDCE \imm_held_reg[9] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(\imm_held_reg[0]_0 ),
        .D(Q[9]),
        .Q(\imm_held_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    int_fault_ex_i_13
       (.I0(Q[14]),
        .I1(p_1_in),
        .I2(\imm_held_reg_n_0_[8] ),
        .I3(\imm_held_reg_n_0_[7] ),
        .I4(\imm_held_reg_n_0_[9] ),
        .O(int_fault_ex_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    int_fault_ex_i_15
       (.I0(Q[7]),
        .I1(\imm_held_reg_n_0_[5] ),
        .I2(\imm_ex_reg[18] [1]),
        .I3(\imm_ex_reg[18] [0]),
        .O(int_fault_ex_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFFF30FFAA00AA00)) 
    int_fault_ex_i_3
       (.I0(\instr_de_reg[12]_1 ),
        .I1(Q[14]),
        .I2(Q[12]),
        .I3(Q[15]),
        .I4(int_fault_ex_i_6_n_0),
        .I5(first32_ex_reg),
        .O(undef));
  LUT6 #(
    .INIT(64'h0707070705050705)) 
    int_fault_ex_i_6
       (.I0(int_fault_ex_i_8_n_0),
        .I1(int_fault_ex_i_9_n_0),
        .I2(Q[12]),
        .I3(\imm_held_reg_n_0_[5] ),
        .I4(\imm_ex_reg[18] [1]),
        .I5(\imm_ex_reg[18] [0]),
        .O(int_fault_ex_i_6_n_0));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0B0A)) 
    int_fault_ex_i_8
       (.I0(\imm_held_reg_n_0_[5] ),
        .I1(\imm_ex_reg[18] [1]),
        .I2(int_fault_ex_i_13_n_0),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(\instr_de_reg[9]_0 ),
        .O(int_fault_ex_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h1300)) 
    int_fault_ex_i_9
       (.I0(Q[5]),
        .I1(int_fault_ex_i_15_n_0),
        .I2(Q[4]),
        .I3(Q[6]),
        .O(int_fault_ex_i_9_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    last_uncond_phase_ex_i_8
       (.I0(\instr_de_reg[12] ),
        .I1(first32_ex_reg),
        .I2(two_phase_de),
        .I3(p_10_in),
        .O(last_uncond_phase_ex_reg));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    msr_ex_i_1
       (.I0(Q[14]),
        .I1(\imm_held_reg_n_0_[5] ),
        .I2(first32_ex_reg),
        .I3(kill_instr_de),
        .O(msr_ex_reg));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][28]_i_1 
       (.I0(mem_r_data_u[0]),
        .I1(O[0]),
        .I2(\u_dp/rf0_mux_out [28]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(mult_out[0]),
        .O(\reg_file_a_reg[15][31] [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][28]_i_3 
       (.I0(shift_out[0]),
        .I1(lu_out[0]),
        .I2(\hold_reg1_reg[31] [0]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [28]),
        .O(\u_dp/rf0_mux_out [28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][29]_i_1 
       (.I0(mem_r_data_u[1]),
        .I1(O[1]),
        .I2(\u_dp/rf0_mux_out [29]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(mult_out[1]),
        .O(\reg_file_a_reg[15][31] [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][29]_i_3 
       (.I0(shift_out[1]),
        .I1(lu_out[1]),
        .I2(\hold_reg1_reg[31] [1]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [29]),
        .O(\u_dp/rf0_mux_out [29]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][30]_i_1 
       (.I0(mem_r_data_u[2]),
        .I1(O[2]),
        .I2(\u_dp/rf0_mux_out [30]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(mult_out[2]),
        .O(\reg_file_a_reg[15][31] [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][30]_i_3 
       (.I0(shift_out[2]),
        .I1(lu_out[2]),
        .I2(\hold_reg1_reg[31] [2]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [30]),
        .O(\u_dp/rf0_mux_out [30]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][31]_i_2 
       (.I0(mem_r_data_u[3]),
        .I1(O[3]),
        .I2(\u_dp/rf0_mux_out [31]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(mult_out[3]),
        .O(\reg_file_a_reg[15][31] [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][31]_i_4 
       (.I0(shift_out[3]),
        .I1(lu_out[3]),
        .I2(\hold_reg1_reg[31] [3]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [31]),
        .O(\u_dp/rf0_mux_out [31]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rf0_mux_ctl_ex[1]_i_5 
       (.I0(p_0_in),
        .I1(\imm_ex_reg[18] [1]),
        .I2(Q[14]),
        .O(\rf0_mux_ctl_ex_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rptr_b_ex2[0]_i_1 
       (.I0(Q[0]),
        .I1(\instr_de_reg[13] ),
        .I2(rptr_b_de[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \rptr_b_ex2[0]_i_2 
       (.I0(\imm_held_reg_n_0_[5] ),
        .I1(\imm_held_reg_n_0_[0] ),
        .I2(first32_ex_reg),
        .I3(\instr_de_reg[8]_0 ),
        .I4(Q[15]),
        .I5(\instr_de_reg[0] ),
        .O(rptr_b_de[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rptr_b_ex2[1]_i_1 
       (.I0(Q[1]),
        .I1(\instr_de_reg[13] ),
        .I2(rptr_b_de[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rptr_b_ex2[1]_i_2 
       (.I0(p_2_in),
        .I1(\imm_held_reg_n_0_[5] ),
        .I2(\imm_held_reg_n_0_[1] ),
        .I3(first32_ex_reg),
        .I4(\instr_de_reg[9] ),
        .O(rptr_b_de[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rptr_b_ex2[2]_i_1 
       (.I0(Q[2]),
        .I1(\instr_de_reg[13] ),
        .I2(rptr_b_de[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \rptr_b_ex2[2]_i_2 
       (.I0(\imm_held_reg_n_0_[5] ),
        .I1(\imm_held_reg_n_0_[2] ),
        .I2(first32_ex_reg),
        .I3(\instr_de_reg[10]_1 ),
        .I4(Q[15]),
        .I5(\instr_de_reg[2] ),
        .O(rptr_b_de[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rptr_b_ex2[3]_i_1 
       (.I0(rptr_b_de[3]),
        .I1(\instr_de_reg[13] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \rptr_b_ex2[3]_i_2 
       (.I0(\imm_held_reg_n_0_[5] ),
        .I1(\imm_held_reg_n_0_[3] ),
        .I2(first32_ex_reg),
        .I3(\instr_de_reg[13]_3 ),
        .O(rptr_b_de[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rptr_b_ex[0]_i_1 
       (.I0(\rptr_b_ex_reg[0] ),
        .I1(biu_rdy),
        .I2(rptr_b_ex[0]),
        .O(\rptr_b_ex_reg[3] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rptr_b_ex[0]_i_1__0 
       (.I0(rptr_b_de[0]),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(reg_sel[0]),
        .I3(stm_push_ex),
        .I4(\rptr_b_ex2_reg[3] [0]),
        .O(\rptr_b_ex_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rptr_b_ex[1]_i_1 
       (.I0(\rptr_b_ex_reg[1] ),
        .I1(biu_rdy),
        .I2(rptr_b_ex[1]),
        .O(\rptr_b_ex_reg[3] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rptr_b_ex[1]_i_1__0 
       (.I0(rptr_b_de[1]),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(reg_sel[1]),
        .I3(stm_push_ex),
        .I4(\rptr_b_ex2_reg[3] [1]),
        .O(\rptr_b_ex_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rptr_b_ex[2]_i_1 
       (.I0(\rptr_b_ex_reg[2] ),
        .I1(biu_rdy),
        .I2(rptr_b_ex[2]),
        .O(\rptr_b_ex_reg[3] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rptr_b_ex[2]_i_1__0 
       (.I0(rptr_b_de[2]),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(reg_sel[2]),
        .I3(stm_push_ex),
        .I4(\rptr_b_ex2_reg[3] [2]),
        .O(\rptr_b_ex_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rptr_b_ex[3]_i_1 
       (.I0(\rptr_b_ex_reg[3]_0 ),
        .I1(biu_rdy),
        .I2(rptr_b_ex[3]),
        .O(\rptr_b_ex_reg[3] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rptr_b_ex[3]_i_1__0 
       (.I0(rptr_b_de[3]),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(reg_sel[3]),
        .I3(stm_push_ex),
        .I4(\rptr_b_ex2_reg[3] [3]),
        .O(\rptr_b_ex_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    two_phase_ex_i_1
       (.I0(\instr_de_reg[15] ),
        .I1(\instr_de_reg[1] ),
        .I2(\instr_de_reg[11] ),
        .I3(\instr_de_reg[12]_0 ),
        .I4(two_phase_ex_i_6_n_0),
        .I5(\instr_de_reg[14] ),
        .O(two_phase_de));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h55150000)) 
    two_phase_ex_i_6
       (.I0(Q[12]),
        .I1(Q[5]),
        .I2(\imm_held_reg_n_0_[5] ),
        .I3(\imm_ex_reg[18] [1]),
        .I4(first32_ex_reg),
        .O(two_phase_ex_i_6_n_0));
  LUT5 #(
    .INIT(32'hABBBA888)) 
    v_flag_wf_i_1
       (.I0(\reg_file_a_reg[15][31] [0]),
        .I1(use_flags_ex_reg),
        .I2(pre_update_v_ex),
        .I3(last_uncond_phase_ex_reg_1),
        .I4(v_flag_wf),
        .O(v_flag_wf_reg));
  LUT5 #(
    .INIT(32'h2F2F2F20)) 
    w_phase_ex_i_1
       (.I0(w_enable_de),
        .I1(kill_instr_de),
        .I2(first_ex_phase_reg),
        .I3(br_lr_ex_reg),
        .I4(sbit_ex_reg),
        .O(nxt_w_phase_ex));
  LUT6 #(
    .INIT(64'h00F2FFFF00F20000)) 
    w_phase_ex_i_2
       (.I0(p_0_in),
        .I1(\imm_held_reg_n_0_[5] ),
        .I2(\imm_ex_reg[18] [1]),
        .I3(Q[14]),
        .I4(first32_ex_reg),
        .I5(\instr_de_reg[13]_0 ),
        .O(w_enable_de));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \wdata_mux_ctl_ex[1]_i_2 
       (.I0(first32_ex_reg),
        .I1(Q[14]),
        .I2(\imm_ex_reg[18] [1]),
        .O(use_mrs));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \wptr_decoded[0]_i_1 
       (.I0(Q[8]),
        .I1(\imm_held_reg_n_0_[5] ),
        .I2(first32_ex_reg),
        .I3(\instr_de_reg[8] ),
        .O(\wptr_decoded_reg[3] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \wptr_decoded[1]_i_1 
       (.I0(Q[9]),
        .I1(\imm_held_reg_n_0_[5] ),
        .I2(p_2_in),
        .I3(first32_ex_reg),
        .I4(\instr_de_reg[1]_0 ),
        .O(\wptr_decoded_reg[3] [1]));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \wptr_decoded[2]_i_1 
       (.I0(Q[10]),
        .I1(\imm_held_reg_n_0_[5] ),
        .I2(first32_ex_reg),
        .I3(\instr_de_reg[10]_0 ),
        .O(\wptr_decoded_reg[3] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \wptr_decoded[3]_i_1 
       (.I0(\wptr_decoded_reg[3] [2]),
        .I1(micro_code_de_reg),
        .I2(wptr_de__0),
        .O(\wptr_decoded_reg[3] [3]));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \wptr_decoded[3]_i_2 
       (.I0(Q[11]),
        .I1(\imm_held_reg_n_0_[5] ),
        .I2(first32_ex_reg),
        .I3(micro_code_de_reg_0),
        .O(wptr_de__0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \wptr_ex[0]_i_1 
       (.I0(\wptr_decoded_reg[3] [0]),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(\wptr_decoded_reg[3]_0 [0]),
        .I3(wptr_sel_ex1),
        .I4(reg_sel[0]),
        .I5(br_lr_ex),
        .O(\wptr_ex_reg[0] ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \wptr_ex[1]_i_1 
       (.I0(\wptr_decoded_reg[3] [1]),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(br_lr_ex),
        .I3(\wptr_decoded_reg[3]_0 [1]),
        .I4(wptr_sel_ex1),
        .I5(reg_sel[1]),
        .O(\wptr_ex_reg[1] ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \wptr_ex[2]_i_1 
       (.I0(\wptr_decoded_reg[3] [2]),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(br_lr_ex),
        .I3(\wptr_decoded_reg[3]_0 [2]),
        .I4(wptr_sel_ex1),
        .I5(reg_sel[2]),
        .O(\wptr_ex_reg[2] ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \wptr_ex[3]_i_1 
       (.I0(wptr_de__0),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(br_lr_ex),
        .I3(\wptr_decoded_reg[3]_0 [3]),
        .I4(wptr_sel_ex1),
        .I5(reg_sel[3]),
        .O(\wptr_ex_reg[3] ));
  LUT6 #(
    .INIT(64'hB830880000000000)) 
    write_sp_i_1
       (.I0(\wptr_ex_reg[2] ),
        .I1(biu_rdy),
        .I2(\wptr_ex_reg[2]_0 ),
        .I3(\wptr_ex_reg[0] ),
        .I4(\wptr_ex_reg[0]_0 ),
        .I5(nxt_wptr_ex),
        .O(nxt_write_sp));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    write_sp_i_2
       (.I0(wptr_de__0),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(wptr_ex2),
        .I3(biu_rdy),
        .I4(\wptr_ex_reg[3]_0 ),
        .O(nxt_wptr_ex));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h00AA0200)) 
    \xpsr_m_ctl_ex[0]_i_1 
       (.I0(\xpsr_m_ctl_ex[1]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[0]),
        .O(\xpsr_m_ctl_ex[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h000A200A)) 
    \xpsr_m_ctl_ex[1]_i_1 
       (.I0(\xpsr_m_ctl_ex[1]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[0]),
        .O(xpsr_mask_ctl[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \xpsr_m_ctl_ex[1]_i_2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(\xpsr_m_ctl_ex[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \xpsr_m_ctl_ex[2]_i_1 
       (.I0(\xpsr_m_ctl_ex_reg[2]_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(xpsr_mask_ctl[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \xpsr_m_ctl_ex[2]_i_2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\xpsr_m_ctl_ex_reg[2]_0 ));
  FDCE \xpsr_m_ctl_ex_reg[0] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(SYSRESETn_0),
        .D(\xpsr_m_ctl_ex[0]_i_1_n_0 ),
        .Q(\wdata_reg[1] [0]));
  FDCE \xpsr_m_ctl_ex_reg[1] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(SYSRESETn_0),
        .D(xpsr_mask_ctl[1]),
        .Q(\wdata_reg[1] [1]));
  FDCE \xpsr_m_ctl_ex_reg[2] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(SYSRESETn_0),
        .D(xpsr_mask_ctl[2]),
        .Q(\wdata_reg[1] [2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_dp
   (r_amt4_ex2_reg,
    drack_reg,
    irack,
    n_flag,
    \genblk3[1].ram_block_reg_0_1 ,
    \genblk3[1].ram_block_reg_0_1_0 ,
    mult_out,
    sel_wf_c,
    c_flag_mux,
    c_flag_wf,
    sel_wf_v,
    v_flag_wf,
    m_invert_ex2_reg,
    b_reg_0,
    dtcm_sel_reg,
    z_27_20__6,
    mem_r_data_sign,
    mem_r_data_u,
    DI,
    load_xpsr_we,
    excpt_ret_de_reg,
    Q,
    sh_c_flag,
    biu_commit_non_au,
    biu_addr_non_au,
    \biu_addr_31_29_reg_reg[31] ,
    seq_fetch_addr,
    ITCMBYTEWR,
    DTCMBYTEWR,
    v_flag_au_reg_0,
    pc_read_ex,
    au_zero,
    not_itcm_au0,
    \hold_reg1_reg[7]_0 ,
    p_2_in__0,
    \hold_reg1_reg[0]_0 ,
    p_0_in1_in,
    p_1_in__0,
    a_reg_0,
    load_fptr,
    \hold_reg1_reg[1]_0 ,
    \hold_reg1_reg[2]_0 ,
    fptr_wdata,
    \hold_reg1_reg[3]_0 ,
    \hold_reg1_reg[4]_0 ,
    \hold_reg1_reg[5]_0 ,
    \hold_reg1_reg[6]_0 ,
    p_2_in,
    \hold_reg1_reg[7]_1 ,
    p_0_in__0,
    p_1_in,
    z_flag_mux_reg_0,
    shift_out,
    i_active_sp_reg,
    \reg_file_a_reg[15][15] ,
    mem_w_data,
    z_flag,
    c_flag,
    v_flag,
    fptr_align_reg,
    \wdata_reg[31] ,
    m_invert,
    HCLK,
    m_ext,
    \imm_ex_reg[4] ,
    biu_rdy,
    nxt_itcm_sel,
    nxt_dtcm_sel,
    nxt_irack,
    SYSRESETn_0,
    dreq_wr_ex_reg,
    nxt_w_u_fault,
    SYSRESETn_1,
    nxt_dwack,
    update_n_ex,
    rf_wdata,
    write_flags_ex,
    SYSRESETn_2,
    nxt_z_flag_mux,
    O,
    pre_update_c_ex_reg,
    SYSRESETn_3,
    c_flag_mux_reg_0,
    pre_update_c_ex_reg_0,
    pre_update_v_ex_reg,
    pre_update_v_ex_reg_0,
    SYSRESETn,
    use_imm_ex,
    D,
    nxt_mult_out0_carry_i_7,
    \imm_ex_reg[1] ,
    \shift_op_reg[1] ,
    se_byte_wb_reg,
    se_half_wb,
    use_c_flag_ex,
    force_c_in_ex,
    biu_drack,
    biu_rfault,
    load_xpsr_ex,
    excpt_ret_fe1,
    use_imm_ex_reg,
    propagate_c__1,
    biu_write_reg,
    dreq_rd_ex,
    ireq_ldpc,
    dbg_wdata_sel_ex,
    en_itcm_core,
    do_lsl__0,
    \shift_op_reg[1]_0 ,
    nxt_mult_out0_carry_i_8,
    ls_byte_ex,
    ls_half_ex,
    au_a_use_pc_ex,
    zero_a_ex,
    pc_mask1_ex,
    swz_ctl0_ex,
    \biu_rdata_reg[31] ,
    doutA,
    \genblk3[1].ram_block_reg_3_1 ,
    \mem_held_addr_reg[1]_0 ,
    dp_sbit_ctl_ex,
    \swz_ctl_ex_reg[1] ,
    ze_half_wb,
    z_flag_mux_ctl_ex,
    \imm_ex_reg[0] ,
    a_reg_mask0,
    \rf0_mux_ctl_ex_reg[0] ,
    rd_mux_a_ex,
    invert_b_ex_reg,
    update_v_ex,
    update_fptr_align0,
    fptr_align,
    E,
    \wptr_ex_reg[1] ,
    \wptr_ex_reg[3] ,
    \wptr_ex_reg[2] ,
    \wptr_ex_reg[1]_0 ,
    \wptr_ex_reg[3]_0 ,
    \wptr_ex_reg[3]_1 ,
    \wptr_ex_reg[1]_1 ,
    \wptr_ex_reg[1]_2 ,
    \wptr_ex_reg[2]_0 ,
    \wptr_ex_reg[2]_1 ,
    \wptr_ex_reg[1]_3 ,
    \wptr_ex_reg[1]_4 ,
    \wptr_ex_reg[0] ,
    \wptr_ex_reg[1]_5 ,
    \wptr_ex_reg[1]_6 ,
    last_uncond_phase_ex_reg,
    \shift_op_reg[0] ,
    rst_fptr_align_ex_reg,
    locked_up_reg,
    first_ex_phase_reg,
    SYSRESETn_4,
    ldm_base_load_reg,
    \pc_reg[31]_0 ,
    w_enable_ex,
    wptr_ex,
    nxt_rptr_b_ex);
  output r_amt4_ex2_reg;
  output drack_reg;
  output irack;
  output n_flag;
  output \genblk3[1].ram_block_reg_0_1 ;
  output \genblk3[1].ram_block_reg_0_1_0 ;
  output [15:0]mult_out;
  output sel_wf_c;
  output c_flag_mux;
  output c_flag_wf;
  output sel_wf_v;
  output v_flag_wf;
  output m_invert_ex2_reg;
  output [31:0]b_reg_0;
  output dtcm_sel_reg;
  output z_27_20__6;
  output mem_r_data_sign;
  output [15:0]mem_r_data_u;
  output [0:0]DI;
  output load_xpsr_we;
  output excpt_ret_de_reg;
  output [30:0]Q;
  output sh_c_flag;
  output biu_commit_non_au;
  output [30:0]biu_addr_non_au;
  output [31:0]\biu_addr_31_29_reg_reg[31] ;
  output [30:0]seq_fetch_addr;
  output [3:0]ITCMBYTEWR;
  output [3:0]DTCMBYTEWR;
  output [30:0]v_flag_au_reg_0;
  output [0:0]pc_read_ex;
  output au_zero;
  output not_itcm_au0;
  output [7:0]\hold_reg1_reg[7]_0 ;
  output [5:0]p_2_in__0;
  output \hold_reg1_reg[0]_0 ;
  output [6:0]p_0_in1_in;
  output [6:0]p_1_in__0;
  output [30:0]a_reg_0;
  output load_fptr;
  output \hold_reg1_reg[1]_0 ;
  output \hold_reg1_reg[2]_0 ;
  output fptr_wdata;
  output \hold_reg1_reg[3]_0 ;
  output \hold_reg1_reg[4]_0 ;
  output \hold_reg1_reg[5]_0 ;
  output \hold_reg1_reg[6]_0 ;
  output [0:0]p_2_in;
  output \hold_reg1_reg[7]_1 ;
  output [0:0]p_0_in__0;
  output [0:0]p_1_in;
  output z_flag_mux_reg_0;
  output [31:0]shift_out;
  output i_active_sp_reg;
  output [15:0]\reg_file_a_reg[15][15] ;
  output [7:0]mem_w_data;
  output z_flag;
  output c_flag;
  output v_flag;
  output fptr_align_reg;
  output [31:0]\wdata_reg[31] ;
  input m_invert;
  input HCLK;
  input m_ext;
  input \imm_ex_reg[4] ;
  input biu_rdy;
  input nxt_itcm_sel;
  input nxt_dtcm_sel;
  input nxt_irack;
  input SYSRESETn_0;
  input dreq_wr_ex_reg;
  input nxt_w_u_fault;
  input SYSRESETn_1;
  input nxt_dwack;
  input update_n_ex;
  input [31:0]rf_wdata;
  input write_flags_ex;
  input SYSRESETn_2;
  input nxt_z_flag_mux;
  input [3:0]O;
  input pre_update_c_ex_reg;
  input SYSRESETn_3;
  input c_flag_mux_reg_0;
  input pre_update_c_ex_reg_0;
  input pre_update_v_ex_reg;
  input pre_update_v_ex_reg_0;
  input SYSRESETn;
  input use_imm_ex;
  input [27:0]D;
  input nxt_mult_out0_carry_i_7;
  input \imm_ex_reg[1] ;
  input \shift_op_reg[1] ;
  input [7:0]se_byte_wb_reg;
  input se_half_wb;
  input use_c_flag_ex;
  input force_c_in_ex;
  input biu_drack;
  input biu_rfault;
  input load_xpsr_ex;
  input excpt_ret_fe1;
  input use_imm_ex_reg;
  input propagate_c__1;
  input biu_write_reg;
  input dreq_rd_ex;
  input ireq_ldpc;
  input dbg_wdata_sel_ex;
  input [1:0]en_itcm_core;
  input do_lsl__0;
  input \shift_op_reg[1]_0 ;
  input nxt_mult_out0_carry_i_8;
  input ls_byte_ex;
  input ls_half_ex;
  input au_a_use_pc_ex;
  input zero_a_ex;
  input pc_mask1_ex;
  input [1:0]swz_ctl0_ex;
  input [31:0]\biu_rdata_reg[31] ;
  input [31:0]doutA;
  input [31:0]\genblk3[1].ram_block_reg_3_1 ;
  input \mem_held_addr_reg[1]_0 ;
  input [0:0]dp_sbit_ctl_ex;
  input [1:0]\swz_ctl_ex_reg[1] ;
  input ze_half_wb;
  input [1:0]z_flag_mux_ctl_ex;
  input [0:0]\imm_ex_reg[0] ;
  input a_reg_mask0;
  input \rf0_mux_ctl_ex_reg[0] ;
  input rd_mux_a_ex;
  input [0:0]invert_b_ex_reg;
  input update_v_ex;
  input update_fptr_align0;
  input fptr_align;
  input [0:0]E;
  input [0:0]\wptr_ex_reg[1] ;
  input [0:0]\wptr_ex_reg[3] ;
  input [0:0]\wptr_ex_reg[2] ;
  input [0:0]\wptr_ex_reg[1]_0 ;
  input [0:0]\wptr_ex_reg[3]_0 ;
  input [0:0]\wptr_ex_reg[3]_1 ;
  input [0:0]\wptr_ex_reg[1]_1 ;
  input [0:0]\wptr_ex_reg[1]_2 ;
  input [0:0]\wptr_ex_reg[2]_0 ;
  input [0:0]\wptr_ex_reg[2]_1 ;
  input [0:0]\wptr_ex_reg[1]_3 ;
  input [0:0]\wptr_ex_reg[1]_4 ;
  input [0:0]\wptr_ex_reg[0] ;
  input [0:0]\wptr_ex_reg[1]_5 ;
  input [0:0]\wptr_ex_reg[1]_6 ;
  input [3:0]last_uncond_phase_ex_reg;
  input [4:0]\shift_op_reg[0] ;
  input [0:0]rst_fptr_align_ex_reg;
  input [0:0]locked_up_reg;
  input [30:0]first_ex_phase_reg;
  input SYSRESETn_4;
  input [0:0]ldm_base_load_reg;
  input [31:0]\pc_reg[31]_0 ;
  input w_enable_ex;
  input [3:0]wptr_ex;
  input [3:0]nxt_rptr_b_ex;

  wire [27:0]D;
  wire [0:0]DI;
  wire [3:0]DTCMBYTEWR;
  wire [0:0]E;
  wire HCLK;
  wire [3:0]ITCMBYTEWR;
  wire [3:0]O;
  wire [30:0]Q;
  wire SYSRESETn;
  wire SYSRESETn_0;
  wire SYSRESETn_1;
  wire SYSRESETn_2;
  wire SYSRESETn_3;
  wire SYSRESETn_4;
  wire [30:0]a_reg_0;
  wire a_reg_mask0;
  wire au_a_use_pc_ex;
  wire au_zero;
  wire [31:0]b_reg_0;
  wire [31:0]\biu_addr_31_29_reg_reg[31] ;
  wire [30:0]biu_addr_non_au;
  wire biu_commit_non_au;
  wire biu_commit_non_au2__0;
  wire biu_commit_reg_i_12_n_0;
  wire biu_commit_reg_i_13_n_0;
  wire biu_drack;
  wire [31:0]\biu_rdata_reg[31] ;
  wire biu_rdy;
  wire biu_rfault;
  wire biu_write_reg;
  wire c_flag;
  wire c_flag_mux;
  wire c_flag_mux_reg_0;
  wire c_flag_wf;
  wire dbg_wdata_sel_ex;
  wire do_lsl__0;
  wire [31:0]doutA;
  wire [0:0]dp_sbit_ctl_ex;
  wire drack_reg;
  wire dreq_rd_ex;
  wire dreq_wr_ex_reg;
  wire dtcm_sel_reg;
  wire [1:0]en_itcm_core;
  wire excpt_ret_de_reg;
  wire excpt_ret_fe1;
  wire [30:0]first_ex_phase_reg;
  wire force_c_in_ex;
  wire fptr_align;
  wire fptr_align_reg;
  wire fptr_wdata;
  wire \genblk3[1].ram_block_reg_0_1 ;
  wire \genblk3[1].ram_block_reg_0_1_0 ;
  wire [31:0]\genblk3[1].ram_block_reg_3_1 ;
  wire hi_pre_fetch_addr_i_5_n_0;
  wire hi_pre_fetch_addr_reg_i_3_n_0;
  wire hi_pre_fetch_addr_reg_i_3_n_1;
  wire hi_pre_fetch_addr_reg_i_3_n_2;
  wire hi_pre_fetch_addr_reg_i_3_n_3;
  wire \hold_reg1_reg[0]_0 ;
  wire \hold_reg1_reg[1]_0 ;
  wire \hold_reg1_reg[2]_0 ;
  wire \hold_reg1_reg[3]_0 ;
  wire \hold_reg1_reg[4]_0 ;
  wire \hold_reg1_reg[5]_0 ;
  wire \hold_reg1_reg[6]_0 ;
  wire [7:0]\hold_reg1_reg[7]_0 ;
  wire \hold_reg1_reg[7]_1 ;
  wire i_active_sp_reg;
  wire [0:0]\imm_ex_reg[0] ;
  wire \imm_ex_reg[1] ;
  wire \imm_ex_reg[4] ;
  wire [0:0]invert_b_ex_reg;
  wire irack;
  wire ireq_ldpc;
  wire [3:0]last_uncond_phase_ex_reg;
  wire [0:0]ldm_base_load_reg;
  wire load_fptr;
  wire load_xpsr_ex;
  wire load_xpsr_we;
  wire [0:0]locked_up_reg;
  wire ls_byte_ex;
  wire ls_half_ex;
  wire m_ext;
  wire m_invert;
  wire m_invert_ex2_reg;
  wire \mem_held_addr_reg[1]_0 ;
  wire \mem_held_addr_reg_n_0_[10] ;
  wire \mem_held_addr_reg_n_0_[11] ;
  wire \mem_held_addr_reg_n_0_[12] ;
  wire \mem_held_addr_reg_n_0_[13] ;
  wire \mem_held_addr_reg_n_0_[14] ;
  wire \mem_held_addr_reg_n_0_[15] ;
  wire \mem_held_addr_reg_n_0_[16] ;
  wire \mem_held_addr_reg_n_0_[17] ;
  wire \mem_held_addr_reg_n_0_[18] ;
  wire \mem_held_addr_reg_n_0_[19] ;
  wire \mem_held_addr_reg_n_0_[20] ;
  wire \mem_held_addr_reg_n_0_[21] ;
  wire \mem_held_addr_reg_n_0_[22] ;
  wire \mem_held_addr_reg_n_0_[23] ;
  wire \mem_held_addr_reg_n_0_[24] ;
  wire \mem_held_addr_reg_n_0_[25] ;
  wire \mem_held_addr_reg_n_0_[26] ;
  wire \mem_held_addr_reg_n_0_[27] ;
  wire \mem_held_addr_reg_n_0_[28] ;
  wire \mem_held_addr_reg_n_0_[29] ;
  wire \mem_held_addr_reg_n_0_[2] ;
  wire \mem_held_addr_reg_n_0_[30] ;
  wire \mem_held_addr_reg_n_0_[31] ;
  wire \mem_held_addr_reg_n_0_[3] ;
  wire \mem_held_addr_reg_n_0_[4] ;
  wire \mem_held_addr_reg_n_0_[5] ;
  wire \mem_held_addr_reg_n_0_[6] ;
  wire \mem_held_addr_reg_n_0_[7] ;
  wire \mem_held_addr_reg_n_0_[8] ;
  wire \mem_held_addr_reg_n_0_[9] ;
  wire [31:16]mem_r_data_s;
  wire mem_r_data_sign;
  wire [15:0]mem_r_data_u;
  wire [7:0]mem_w_data;
  wire [15:0]mult_out;
  wire n_flag;
  wire [31:0]n_rot3;
  wire non_tcm__8;
  wire non_tcm_xn;
  wire not_itcm0;
  wire not_itcm_au0;
  wire nxt_dtcm_sel;
  wire nxt_dwack;
  wire nxt_irack;
  wire nxt_itcm_sel;
  wire nxt_mult_out0_carry_i_7;
  wire nxt_mult_out0_carry_i_8;
  wire [3:0]nxt_rptr_b_ex;
  wire nxt_w_u_fault;
  wire nxt_z_flag_mux;
  wire [6:0]p_0_in1_in;
  wire [0:0]p_0_in__0;
  wire [0:0]p_1_in;
  wire [6:0]p_1_in__0;
  wire [0:0]p_2_in;
  wire [5:0]p_2_in__0;
  wire pc_mask1_ex;
  wire [0:0]pc_read_ex;
  wire \pc_reg[11]_i_2_n_0 ;
  wire \pc_reg[11]_i_2_n_1 ;
  wire \pc_reg[11]_i_2_n_2 ;
  wire \pc_reg[11]_i_2_n_3 ;
  wire \pc_reg[15]_i_3_n_0 ;
  wire \pc_reg[15]_i_3_n_1 ;
  wire \pc_reg[15]_i_3_n_2 ;
  wire \pc_reg[15]_i_3_n_3 ;
  wire \pc_reg[19]_i_3_n_0 ;
  wire \pc_reg[19]_i_3_n_1 ;
  wire \pc_reg[19]_i_3_n_2 ;
  wire \pc_reg[19]_i_3_n_3 ;
  wire \pc_reg[23]_i_3_n_0 ;
  wire \pc_reg[23]_i_3_n_1 ;
  wire \pc_reg[23]_i_3_n_2 ;
  wire \pc_reg[23]_i_3_n_3 ;
  wire \pc_reg[27]_i_3_n_0 ;
  wire \pc_reg[27]_i_3_n_1 ;
  wire \pc_reg[27]_i_3_n_2 ;
  wire \pc_reg[27]_i_3_n_3 ;
  wire [31:0]\pc_reg[31]_0 ;
  wire \pc_reg[31]_i_5_n_1 ;
  wire \pc_reg[31]_i_5_n_2 ;
  wire \pc_reg[31]_i_5_n_3 ;
  wire \pc_reg[7]_i_2_n_0 ;
  wire \pc_reg[7]_i_2_n_1 ;
  wire \pc_reg[7]_i_2_n_2 ;
  wire \pc_reg[7]_i_2_n_3 ;
  wire pre_update_c_ex_reg;
  wire pre_update_c_ex_reg_0;
  wire pre_update_v_ex_reg;
  wire pre_update_v_ex_reg_0;
  wire propagate_c__1;
  wire r_amt4_ex2_reg;
  wire rd_mux_a_ex;
  wire [15:0]\reg_file_a_reg[15][15] ;
  wire \rf0_mux_ctl_ex_reg[0] ;
  wire [31:0]rf_wdata;
  wire [0:0]rst_fptr_align_ex_reg;
  wire [7:0]se_byte_wb_reg;
  wire se_half_wb;
  wire sel_wf_c;
  wire sel_wf_v;
  wire sel_wf_z;
  wire [30:0]seq_fetch_addr;
  wire sh_c_flag;
  wire [4:0]\shift_op_reg[0] ;
  wire \shift_op_reg[1] ;
  wire \shift_op_reg[1]_0 ;
  wire [31:0]shift_out;
  wire [1:0]swz_ctl0_ex;
  wire [1:0]\swz_ctl_ex_reg[1] ;
  wire \u_alu_dec/eq000_31_29 ;
  wire u_r_bank_n_154;
  wire update_fptr_align0;
  wire update_n_ex;
  wire update_v_ex;
  wire use_c_flag_ex;
  wire use_imm_ex;
  wire use_imm_ex_reg;
  wire v_flag;
  wire v_flag_au;
  wire [30:0]v_flag_au_reg_0;
  wire v_flag_wf;
  wire w_enable_ex;
  wire [31:0]\wdata_reg[31] ;
  wire [3:0]wptr_ex;
  wire [0:0]\wptr_ex_reg[0] ;
  wire [0:0]\wptr_ex_reg[1] ;
  wire [0:0]\wptr_ex_reg[1]_0 ;
  wire [0:0]\wptr_ex_reg[1]_1 ;
  wire [0:0]\wptr_ex_reg[1]_2 ;
  wire [0:0]\wptr_ex_reg[1]_3 ;
  wire [0:0]\wptr_ex_reg[1]_4 ;
  wire [0:0]\wptr_ex_reg[1]_5 ;
  wire [0:0]\wptr_ex_reg[1]_6 ;
  wire [0:0]\wptr_ex_reg[2] ;
  wire [0:0]\wptr_ex_reg[2]_0 ;
  wire [0:0]\wptr_ex_reg[2]_1 ;
  wire [0:0]\wptr_ex_reg[3] ;
  wire [0:0]\wptr_ex_reg[3]_0 ;
  wire [0:0]\wptr_ex_reg[3]_1 ;
  wire write_flags_ex;
  wire z_27_20__6;
  wire z_flag;
  wire z_flag_mux;
  wire [1:0]z_flag_mux_ctl_ex;
  wire z_flag_mux_i_17_n_0;
  wire z_flag_mux_i_18_n_0;
  wire z_flag_mux_i_19_n_0;
  wire z_flag_mux_i_24_n_0;
  wire z_flag_mux_i_25_n_0;
  wire z_flag_mux_reg_0;
  wire z_flag_wf;
  wire ze_half_wb;
  wire zero_a_ex;
  wire [0:0]NLW_hi_pre_fetch_addr_reg_i_3_O_UNCONNECTED;
  wire [3:3]\NLW_pc_reg[31]_i_5_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    biu_commit_reg_i_11
       (.I0(biu_addr_non_au[14]),
        .I1(biu_addr_non_au[17]),
        .I2(biu_addr_non_au[18]),
        .I3(biu_addr_non_au[15]),
        .I4(biu_addr_non_au[16]),
        .O(not_itcm0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    biu_commit_reg_i_12
       (.I0(biu_addr_non_au[26]),
        .I1(biu_addr_non_au[25]),
        .I2(biu_addr_non_au[30]),
        .I3(biu_addr_non_au[29]),
        .O(biu_commit_reg_i_12_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    biu_commit_reg_i_13
       (.I0(biu_addr_non_au[22]),
        .I1(biu_addr_non_au[21]),
        .I2(biu_addr_non_au[24]),
        .I3(biu_addr_non_au[23]),
        .O(biu_commit_reg_i_13_n_0));
  LUT5 #(
    .INIT(32'hFFFFA1F1)) 
    biu_commit_reg_i_4
       (.I0(biu_addr_non_au[28]),
        .I1(en_itcm_core[0]),
        .I2(biu_addr_non_au[27]),
        .I3(en_itcm_core[1]),
        .I4(not_itcm0),
        .O(biu_commit_non_au2__0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    biu_commit_reg_i_5
       (.I0(biu_addr_non_au[20]),
        .I1(biu_addr_non_au[19]),
        .I2(biu_commit_reg_i_12_n_0),
        .I3(biu_commit_reg_i_13_n_0),
        .O(non_tcm__8));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    biu_commit_reg_i_6
       (.I0(biu_addr_non_au[30]),
        .I1(biu_addr_non_au[28]),
        .I2(biu_addr_non_au[29]),
        .O(non_tcm_xn));
  FDCE c_flag_mux_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_3),
        .D(c_flag_mux_reg_0),
        .Q(c_flag_mux));
  FDCE c_flag_wf_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_3),
        .D(pre_update_c_ex_reg_0),
        .Q(c_flag_wf));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    excpt_ret_de_i_2
       (.I0(Q[28]),
        .I1(Q[27]),
        .I2(Q[29]),
        .I3(Q[30]),
        .I4(excpt_ret_fe1),
        .O(excpt_ret_de_reg));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \genblk3[1].ram_block_reg_0_0_i_20 
       (.I0(\biu_addr_31_29_reg_reg[31] [14]),
        .I1(seq_fetch_addr[13]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[14] ),
        .O(biu_addr_non_au[13]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \genblk3[1].ram_block_reg_0_0_i_21 
       (.I0(\biu_addr_31_29_reg_reg[31] [13]),
        .I1(seq_fetch_addr[12]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[13] ),
        .O(biu_addr_non_au[12]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \genblk3[1].ram_block_reg_0_0_i_22 
       (.I0(\biu_addr_31_29_reg_reg[31] [12]),
        .I1(seq_fetch_addr[11]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[12] ),
        .O(biu_addr_non_au[11]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \genblk3[1].ram_block_reg_0_0_i_23 
       (.I0(\biu_addr_31_29_reg_reg[31] [11]),
        .I1(seq_fetch_addr[10]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[11] ),
        .O(biu_addr_non_au[10]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \genblk3[1].ram_block_reg_0_0_i_24 
       (.I0(\biu_addr_31_29_reg_reg[31] [10]),
        .I1(seq_fetch_addr[9]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[10] ),
        .O(biu_addr_non_au[9]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \genblk3[1].ram_block_reg_0_0_i_25 
       (.I0(\biu_addr_31_29_reg_reg[31] [9]),
        .I1(seq_fetch_addr[8]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[9] ),
        .O(biu_addr_non_au[8]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \genblk3[1].ram_block_reg_0_0_i_26 
       (.I0(\biu_addr_31_29_reg_reg[31] [8]),
        .I1(seq_fetch_addr[7]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[8] ),
        .O(biu_addr_non_au[7]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \genblk3[1].ram_block_reg_0_0_i_27 
       (.I0(\biu_addr_31_29_reg_reg[31] [7]),
        .I1(seq_fetch_addr[6]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[7] ),
        .O(biu_addr_non_au[6]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \genblk3[1].ram_block_reg_0_0_i_28 
       (.I0(\biu_addr_31_29_reg_reg[31] [6]),
        .I1(seq_fetch_addr[5]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[6] ),
        .O(biu_addr_non_au[5]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \genblk3[1].ram_block_reg_0_0_i_29 
       (.I0(\biu_addr_31_29_reg_reg[31] [5]),
        .I1(seq_fetch_addr[4]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[5] ),
        .O(biu_addr_non_au[4]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \genblk3[1].ram_block_reg_0_0_i_30 
       (.I0(\biu_addr_31_29_reg_reg[31] [4]),
        .I1(seq_fetch_addr[3]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[4] ),
        .O(biu_addr_non_au[3]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \genblk3[1].ram_block_reg_0_0_i_31 
       (.I0(\biu_addr_31_29_reg_reg[31] [3]),
        .I1(seq_fetch_addr[2]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[3] ),
        .O(biu_addr_non_au[2]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \genblk3[1].ram_block_reg_0_0_i_32 
       (.I0(\biu_addr_31_29_reg_reg[31] [2]),
        .I1(seq_fetch_addr[1]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[2] ),
        .O(biu_addr_non_au[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].ram_block_reg_3_1_i_13 
       (.I0(z_flag_wf),
        .I1(sel_wf_z),
        .I2(z_flag_mux),
        .O(z_flag));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].ram_block_reg_3_1_i_14 
       (.I0(c_flag_wf),
        .I1(sel_wf_c),
        .I2(c_flag_mux),
        .O(c_flag));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].ram_block_reg_3_1_i_15 
       (.I0(v_flag_wf),
        .I1(sel_wf_v),
        .I2(v_flag_au),
        .O(v_flag));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    hi_pre_fetch_addr_i_2
       (.I0(\biu_addr_31_29_reg_reg[31] [1]),
        .I1(seq_fetch_addr[0]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\genblk3[1].ram_block_reg_0_1_0 ),
        .O(biu_addr_non_au[0]));
  LUT1 #(
    .INIT(2'h1)) 
    hi_pre_fetch_addr_i_5
       (.I0(Q[0]),
        .O(hi_pre_fetch_addr_i_5_n_0));
  CARRY4 hi_pre_fetch_addr_reg_i_3
       (.CI(1'b0),
        .CO({hi_pre_fetch_addr_reg_i_3_n_0,hi_pre_fetch_addr_reg_i_3_n_1,hi_pre_fetch_addr_reg_i_3_n_2,hi_pre_fetch_addr_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[0],1'b0}),
        .O({seq_fetch_addr[2:0],NLW_hi_pre_fetch_addr_reg_i_3_O_UNCONNECTED[0]}),
        .S({Q[2:1],hi_pre_fetch_addr_i_5_n_0,1'b0}));
  FDCE \hold_reg1_reg[0] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(\hold_reg1_reg[7]_0 [0]),
        .Q(\biu_addr_31_29_reg_reg[31] [0]));
  FDCE \hold_reg1_reg[10] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(se_byte_wb_reg[2]),
        .Q(\biu_addr_31_29_reg_reg[31] [10]));
  FDCE \hold_reg1_reg[11] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(se_byte_wb_reg[3]),
        .Q(\biu_addr_31_29_reg_reg[31] [11]));
  FDCE \hold_reg1_reg[12] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(se_byte_wb_reg[4]),
        .Q(\biu_addr_31_29_reg_reg[31] [12]));
  FDCE \hold_reg1_reg[13] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(se_byte_wb_reg[5]),
        .Q(\biu_addr_31_29_reg_reg[31] [13]));
  FDCE \hold_reg1_reg[14] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(se_byte_wb_reg[6]),
        .Q(\biu_addr_31_29_reg_reg[31] [14]));
  FDCE \hold_reg1_reg[15] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(se_byte_wb_reg[7]),
        .Q(\biu_addr_31_29_reg_reg[31] [15]));
  FDCE \hold_reg1_reg[16] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(mem_r_data_s[16]),
        .Q(\biu_addr_31_29_reg_reg[31] [16]));
  FDCE \hold_reg1_reg[17] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(mem_r_data_s[17]),
        .Q(\biu_addr_31_29_reg_reg[31] [17]));
  FDCE \hold_reg1_reg[18] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(mem_r_data_s[18]),
        .Q(\biu_addr_31_29_reg_reg[31] [18]));
  FDCE \hold_reg1_reg[19] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(mem_r_data_s[19]),
        .Q(\biu_addr_31_29_reg_reg[31] [19]));
  FDCE \hold_reg1_reg[1] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(\hold_reg1_reg[7]_0 [1]),
        .Q(\biu_addr_31_29_reg_reg[31] [1]));
  FDCE \hold_reg1_reg[20] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(mem_r_data_s[20]),
        .Q(\biu_addr_31_29_reg_reg[31] [20]));
  FDCE \hold_reg1_reg[21] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(mem_r_data_s[21]),
        .Q(\biu_addr_31_29_reg_reg[31] [21]));
  FDCE \hold_reg1_reg[22] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(mem_r_data_s[22]),
        .Q(\biu_addr_31_29_reg_reg[31] [22]));
  FDCE \hold_reg1_reg[23] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(mem_r_data_s[23]),
        .Q(\biu_addr_31_29_reg_reg[31] [23]));
  FDCE \hold_reg1_reg[24] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(mem_r_data_s[24]),
        .Q(\biu_addr_31_29_reg_reg[31] [24]));
  FDCE \hold_reg1_reg[25] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(mem_r_data_s[25]),
        .Q(\biu_addr_31_29_reg_reg[31] [25]));
  FDCE \hold_reg1_reg[26] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(mem_r_data_s[26]),
        .Q(\biu_addr_31_29_reg_reg[31] [26]));
  FDCE \hold_reg1_reg[27] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(mem_r_data_s[27]),
        .Q(\biu_addr_31_29_reg_reg[31] [27]));
  FDCE \hold_reg1_reg[28] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(mem_r_data_s[28]),
        .Q(\biu_addr_31_29_reg_reg[31] [28]));
  FDCE \hold_reg1_reg[29] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(mem_r_data_s[29]),
        .Q(\biu_addr_31_29_reg_reg[31] [29]));
  FDCE \hold_reg1_reg[2] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(\hold_reg1_reg[7]_0 [2]),
        .Q(\biu_addr_31_29_reg_reg[31] [2]));
  FDCE \hold_reg1_reg[30] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(mem_r_data_s[30]),
        .Q(\biu_addr_31_29_reg_reg[31] [30]));
  FDCE \hold_reg1_reg[31] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(mem_r_data_s[31]),
        .Q(\biu_addr_31_29_reg_reg[31] [31]));
  FDCE \hold_reg1_reg[3] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(\hold_reg1_reg[7]_0 [3]),
        .Q(\biu_addr_31_29_reg_reg[31] [3]));
  FDCE \hold_reg1_reg[4] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(\hold_reg1_reg[7]_0 [4]),
        .Q(\biu_addr_31_29_reg_reg[31] [4]));
  FDCE \hold_reg1_reg[5] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(\hold_reg1_reg[7]_0 [5]),
        .Q(\biu_addr_31_29_reg_reg[31] [5]));
  FDCE \hold_reg1_reg[6] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(\hold_reg1_reg[7]_0 [6]),
        .Q(\biu_addr_31_29_reg_reg[31] [6]));
  FDCE \hold_reg1_reg[7] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(\hold_reg1_reg[7]_0 [7]),
        .Q(\biu_addr_31_29_reg_reg[31] [7]));
  FDCE \hold_reg1_reg[8] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(se_byte_wb_reg[0]),
        .Q(\biu_addr_31_29_reg_reg[31] [8]));
  FDCE \hold_reg1_reg[9] 
       (.C(HCLK),
        .CE(rst_fptr_align_ex_reg),
        .CLR(drack_reg),
        .D(se_byte_wb_reg[1]),
        .Q(\biu_addr_31_29_reg_reg[31] [9]));
  FDCE \hold_reg2_reg[0] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [0]),
        .Q(\wdata_reg[31] [0]));
  FDCE \hold_reg2_reg[10] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [10]),
        .Q(\wdata_reg[31] [10]));
  FDCE \hold_reg2_reg[11] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [11]),
        .Q(\wdata_reg[31] [11]));
  FDCE \hold_reg2_reg[12] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [12]),
        .Q(\wdata_reg[31] [12]));
  FDCE \hold_reg2_reg[13] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [13]),
        .Q(\wdata_reg[31] [13]));
  FDCE \hold_reg2_reg[14] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [14]),
        .Q(\wdata_reg[31] [14]));
  FDCE \hold_reg2_reg[15] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [15]),
        .Q(\wdata_reg[31] [15]));
  FDCE \hold_reg2_reg[16] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [16]),
        .Q(\wdata_reg[31] [16]));
  FDCE \hold_reg2_reg[17] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [17]),
        .Q(\wdata_reg[31] [17]));
  FDCE \hold_reg2_reg[18] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [18]),
        .Q(\wdata_reg[31] [18]));
  FDCE \hold_reg2_reg[19] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [19]),
        .Q(\wdata_reg[31] [19]));
  FDCE \hold_reg2_reg[1] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(SYSRESETn_0),
        .D(\pc_reg[31]_0 [1]),
        .Q(\wdata_reg[31] [1]));
  FDCE \hold_reg2_reg[20] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [20]),
        .Q(\wdata_reg[31] [20]));
  FDCE \hold_reg2_reg[21] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [21]),
        .Q(\wdata_reg[31] [21]));
  FDCE \hold_reg2_reg[22] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [22]),
        .Q(\wdata_reg[31] [22]));
  FDCE \hold_reg2_reg[23] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [23]),
        .Q(\wdata_reg[31] [23]));
  FDCE \hold_reg2_reg[24] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [24]),
        .Q(\wdata_reg[31] [24]));
  FDCE \hold_reg2_reg[25] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [25]),
        .Q(\wdata_reg[31] [25]));
  FDCE \hold_reg2_reg[26] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [26]),
        .Q(\wdata_reg[31] [26]));
  FDCE \hold_reg2_reg[27] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [27]),
        .Q(\wdata_reg[31] [27]));
  FDCE \hold_reg2_reg[28] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [28]),
        .Q(\wdata_reg[31] [28]));
  FDCE \hold_reg2_reg[29] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [29]),
        .Q(\wdata_reg[31] [29]));
  FDCE \hold_reg2_reg[2] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [2]),
        .Q(\wdata_reg[31] [2]));
  FDCE \hold_reg2_reg[30] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [30]),
        .Q(\wdata_reg[31] [30]));
  FDCE \hold_reg2_reg[31] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [31]),
        .Q(\wdata_reg[31] [31]));
  FDCE \hold_reg2_reg[3] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [3]),
        .Q(\wdata_reg[31] [3]));
  FDCE \hold_reg2_reg[4] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [4]),
        .Q(\wdata_reg[31] [4]));
  FDCE \hold_reg2_reg[5] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [5]),
        .Q(\wdata_reg[31] [5]));
  FDCE \hold_reg2_reg[6] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [6]),
        .Q(\wdata_reg[31] [6]));
  FDCE \hold_reg2_reg[7] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [7]),
        .Q(\wdata_reg[31] [7]));
  FDCE \hold_reg2_reg[8] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [8]),
        .Q(\wdata_reg[31] [8]));
  FDCE \hold_reg2_reg[9] 
       (.C(HCLK),
        .CE(ldm_base_load_reg),
        .CLR(drack_reg),
        .D(\pc_reg[31]_0 [9]),
        .Q(\wdata_reg[31] [9]));
  FDCE \mem_held_addr_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(O[0]),
        .Q(\genblk3[1].ram_block_reg_0_1 ));
  FDCE \mem_held_addr_reg[10] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[6]),
        .Q(\mem_held_addr_reg_n_0_[10] ));
  FDCE \mem_held_addr_reg[11] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[7]),
        .Q(\mem_held_addr_reg_n_0_[11] ));
  FDCE \mem_held_addr_reg[12] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[8]),
        .Q(\mem_held_addr_reg_n_0_[12] ));
  FDCE \mem_held_addr_reg[13] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[9]),
        .Q(\mem_held_addr_reg_n_0_[13] ));
  FDCE \mem_held_addr_reg[14] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[10]),
        .Q(\mem_held_addr_reg_n_0_[14] ));
  FDCE \mem_held_addr_reg[15] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[11]),
        .Q(\mem_held_addr_reg_n_0_[15] ));
  FDCE \mem_held_addr_reg[16] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[12]),
        .Q(\mem_held_addr_reg_n_0_[16] ));
  FDCE \mem_held_addr_reg[17] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[13]),
        .Q(\mem_held_addr_reg_n_0_[17] ));
  FDCE \mem_held_addr_reg[18] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[14]),
        .Q(\mem_held_addr_reg_n_0_[18] ));
  FDCE \mem_held_addr_reg[19] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[15]),
        .Q(\mem_held_addr_reg_n_0_[19] ));
  FDCE \mem_held_addr_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(O[1]),
        .Q(\genblk3[1].ram_block_reg_0_1_0 ));
  FDCE \mem_held_addr_reg[20] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[16]),
        .Q(\mem_held_addr_reg_n_0_[20] ));
  FDCE \mem_held_addr_reg[21] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[17]),
        .Q(\mem_held_addr_reg_n_0_[21] ));
  FDCE \mem_held_addr_reg[22] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[18]),
        .Q(\mem_held_addr_reg_n_0_[22] ));
  FDCE \mem_held_addr_reg[23] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[19]),
        .Q(\mem_held_addr_reg_n_0_[23] ));
  FDCE \mem_held_addr_reg[24] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[20]),
        .Q(\mem_held_addr_reg_n_0_[24] ));
  FDCE \mem_held_addr_reg[25] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[21]),
        .Q(\mem_held_addr_reg_n_0_[25] ));
  FDCE \mem_held_addr_reg[26] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[22]),
        .Q(\mem_held_addr_reg_n_0_[26] ));
  FDCE \mem_held_addr_reg[27] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[23]),
        .Q(\mem_held_addr_reg_n_0_[27] ));
  FDCE \mem_held_addr_reg[28] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[24]),
        .Q(\mem_held_addr_reg_n_0_[28] ));
  FDCE \mem_held_addr_reg[29] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[25]),
        .Q(\mem_held_addr_reg_n_0_[29] ));
  FDCE \mem_held_addr_reg[2] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(O[2]),
        .Q(\mem_held_addr_reg_n_0_[2] ));
  FDCE \mem_held_addr_reg[30] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[26]),
        .Q(\mem_held_addr_reg_n_0_[30] ));
  FDCE \mem_held_addr_reg[31] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[27]),
        .Q(\mem_held_addr_reg_n_0_[31] ));
  FDCE \mem_held_addr_reg[3] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(O[3]),
        .Q(\mem_held_addr_reg_n_0_[3] ));
  FDCE \mem_held_addr_reg[4] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[0]),
        .Q(\mem_held_addr_reg_n_0_[4] ));
  FDCE \mem_held_addr_reg[5] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[1]),
        .Q(\mem_held_addr_reg_n_0_[5] ));
  FDCE \mem_held_addr_reg[6] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[2]),
        .Q(\mem_held_addr_reg_n_0_[6] ));
  FDCE \mem_held_addr_reg[7] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[3]),
        .Q(\mem_held_addr_reg_n_0_[7] ));
  FDCE \mem_held_addr_reg[8] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[4]),
        .Q(\mem_held_addr_reg_n_0_[8] ));
  FDCE \mem_held_addr_reg[9] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg),
        .D(D[5]),
        .Q(\mem_held_addr_reg_n_0_[9] ));
  FDCE n_flag_reg
       (.C(HCLK),
        .CE(update_n_ex),
        .CLR(drack_reg),
        .D(rf_wdata[31]),
        .Q(n_flag));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \pc[15]_i_2 
       (.I0(\biu_addr_31_29_reg_reg[31] [15]),
        .I1(seq_fetch_addr[14]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[15] ),
        .O(biu_addr_non_au[14]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \pc[16]_i_2 
       (.I0(\biu_addr_31_29_reg_reg[31] [16]),
        .I1(seq_fetch_addr[15]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[16] ),
        .O(biu_addr_non_au[15]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \pc[17]_i_2 
       (.I0(\biu_addr_31_29_reg_reg[31] [17]),
        .I1(seq_fetch_addr[16]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[17] ),
        .O(biu_addr_non_au[16]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \pc[18]_i_2 
       (.I0(\biu_addr_31_29_reg_reg[31] [18]),
        .I1(seq_fetch_addr[17]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[18] ),
        .O(biu_addr_non_au[17]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \pc[19]_i_2 
       (.I0(\biu_addr_31_29_reg_reg[31] [19]),
        .I1(seq_fetch_addr[18]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[19] ),
        .O(biu_addr_non_au[18]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \pc[20]_i_2 
       (.I0(\biu_addr_31_29_reg_reg[31] [20]),
        .I1(seq_fetch_addr[19]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[20] ),
        .O(biu_addr_non_au[19]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \pc[21]_i_2 
       (.I0(\biu_addr_31_29_reg_reg[31] [21]),
        .I1(seq_fetch_addr[20]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[21] ),
        .O(biu_addr_non_au[20]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \pc[22]_i_2 
       (.I0(\biu_addr_31_29_reg_reg[31] [22]),
        .I1(seq_fetch_addr[21]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[22] ),
        .O(biu_addr_non_au[21]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \pc[23]_i_2 
       (.I0(\biu_addr_31_29_reg_reg[31] [23]),
        .I1(seq_fetch_addr[22]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[23] ),
        .O(biu_addr_non_au[22]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \pc[24]_i_2 
       (.I0(\biu_addr_31_29_reg_reg[31] [24]),
        .I1(seq_fetch_addr[23]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[24] ),
        .O(biu_addr_non_au[23]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \pc[25]_i_2 
       (.I0(\biu_addr_31_29_reg_reg[31] [25]),
        .I1(seq_fetch_addr[24]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[25] ),
        .O(biu_addr_non_au[24]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \pc[26]_i_2 
       (.I0(\biu_addr_31_29_reg_reg[31] [26]),
        .I1(seq_fetch_addr[25]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[26] ),
        .O(biu_addr_non_au[25]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \pc[27]_i_2 
       (.I0(\biu_addr_31_29_reg_reg[31] [27]),
        .I1(seq_fetch_addr[26]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[27] ),
        .O(biu_addr_non_au[26]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \pc[28]_i_2 
       (.I0(\biu_addr_31_29_reg_reg[31] [28]),
        .I1(seq_fetch_addr[27]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[28] ),
        .O(biu_addr_non_au[27]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \pc[29]_i_2 
       (.I0(\biu_addr_31_29_reg_reg[31] [29]),
        .I1(seq_fetch_addr[28]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[29] ),
        .O(biu_addr_non_au[28]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \pc[30]_i_2 
       (.I0(\biu_addr_31_29_reg_reg[31] [30]),
        .I1(seq_fetch_addr[29]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[30] ),
        .O(biu_addr_non_au[29]));
  LUT6 #(
    .INIT(64'h00000AFC00000A0C)) 
    \pc[31]_i_4 
       (.I0(\biu_addr_31_29_reg_reg[31] [31]),
        .I1(seq_fetch_addr[30]),
        .I2(biu_write_reg),
        .I3(ireq_ldpc),
        .I4(dbg_wdata_sel_ex),
        .I5(\mem_held_addr_reg_n_0_[31] ),
        .O(biu_addr_non_au[30]));
  FDPE \pc_reg[10] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[9]),
        .PRE(SYSRESETn_4),
        .Q(Q[9]));
  FDPE \pc_reg[11] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[10]),
        .PRE(SYSRESETn_4),
        .Q(Q[10]));
  CARRY4 \pc_reg[11]_i_2 
       (.CI(\pc_reg[7]_i_2_n_0 ),
        .CO({\pc_reg[11]_i_2_n_0 ,\pc_reg[11]_i_2_n_1 ,\pc_reg[11]_i_2_n_2 ,\pc_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(seq_fetch_addr[10:7]),
        .S(Q[10:7]));
  FDPE \pc_reg[12] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[11]),
        .PRE(SYSRESETn_4),
        .Q(Q[11]));
  FDPE \pc_reg[13] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[12]),
        .PRE(SYSRESETn_4),
        .Q(Q[12]));
  FDPE \pc_reg[14] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[13]),
        .PRE(SYSRESETn_4),
        .Q(Q[13]));
  FDPE \pc_reg[15] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[14]),
        .PRE(SYSRESETn_4),
        .Q(Q[14]));
  CARRY4 \pc_reg[15]_i_3 
       (.CI(\pc_reg[11]_i_2_n_0 ),
        .CO({\pc_reg[15]_i_3_n_0 ,\pc_reg[15]_i_3_n_1 ,\pc_reg[15]_i_3_n_2 ,\pc_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(seq_fetch_addr[14:11]),
        .S(Q[14:11]));
  FDPE \pc_reg[16] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[15]),
        .PRE(SYSRESETn_4),
        .Q(Q[15]));
  FDPE \pc_reg[17] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[16]),
        .PRE(SYSRESETn_4),
        .Q(Q[16]));
  FDPE \pc_reg[18] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[17]),
        .PRE(SYSRESETn_4),
        .Q(Q[17]));
  FDPE \pc_reg[19] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[18]),
        .PRE(SYSRESETn_4),
        .Q(Q[18]));
  CARRY4 \pc_reg[19]_i_3 
       (.CI(\pc_reg[15]_i_3_n_0 ),
        .CO({\pc_reg[19]_i_3_n_0 ,\pc_reg[19]_i_3_n_1 ,\pc_reg[19]_i_3_n_2 ,\pc_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(seq_fetch_addr[18:15]),
        .S(Q[18:15]));
  FDPE \pc_reg[1] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[0]),
        .PRE(SYSRESETn_4),
        .Q(Q[0]));
  FDPE \pc_reg[20] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[19]),
        .PRE(SYSRESETn_4),
        .Q(Q[19]));
  FDPE \pc_reg[21] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[20]),
        .PRE(SYSRESETn_4),
        .Q(Q[20]));
  FDPE \pc_reg[22] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[21]),
        .PRE(SYSRESETn_4),
        .Q(Q[21]));
  FDPE \pc_reg[23] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[22]),
        .PRE(SYSRESETn_4),
        .Q(Q[22]));
  CARRY4 \pc_reg[23]_i_3 
       (.CI(\pc_reg[19]_i_3_n_0 ),
        .CO({\pc_reg[23]_i_3_n_0 ,\pc_reg[23]_i_3_n_1 ,\pc_reg[23]_i_3_n_2 ,\pc_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(seq_fetch_addr[22:19]),
        .S(Q[22:19]));
  FDPE \pc_reg[24] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[23]),
        .PRE(SYSRESETn_4),
        .Q(Q[23]));
  FDPE \pc_reg[25] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[24]),
        .PRE(SYSRESETn_4),
        .Q(Q[24]));
  FDPE \pc_reg[26] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[25]),
        .PRE(SYSRESETn_4),
        .Q(Q[25]));
  FDPE \pc_reg[27] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[26]),
        .PRE(SYSRESETn_4),
        .Q(Q[26]));
  CARRY4 \pc_reg[27]_i_3 
       (.CI(\pc_reg[23]_i_3_n_0 ),
        .CO({\pc_reg[27]_i_3_n_0 ,\pc_reg[27]_i_3_n_1 ,\pc_reg[27]_i_3_n_2 ,\pc_reg[27]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(seq_fetch_addr[26:23]),
        .S(Q[26:23]));
  FDPE \pc_reg[28] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[27]),
        .PRE(SYSRESETn_4),
        .Q(Q[27]));
  FDPE \pc_reg[29] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[28]),
        .PRE(SYSRESETn_4),
        .Q(Q[28]));
  FDPE \pc_reg[2] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[1]),
        .PRE(SYSRESETn_4),
        .Q(Q[1]));
  FDPE \pc_reg[30] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[29]),
        .PRE(SYSRESETn_4),
        .Q(Q[29]));
  FDPE \pc_reg[31] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[30]),
        .PRE(SYSRESETn_4),
        .Q(Q[30]));
  CARRY4 \pc_reg[31]_i_5 
       (.CI(\pc_reg[27]_i_3_n_0 ),
        .CO({\NLW_pc_reg[31]_i_5_CO_UNCONNECTED [3],\pc_reg[31]_i_5_n_1 ,\pc_reg[31]_i_5_n_2 ,\pc_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(seq_fetch_addr[30:27]),
        .S(Q[30:27]));
  FDPE \pc_reg[3] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[2]),
        .PRE(SYSRESETn_4),
        .Q(Q[2]));
  FDPE \pc_reg[4] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[3]),
        .PRE(SYSRESETn_4),
        .Q(Q[3]));
  FDPE \pc_reg[5] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[4]),
        .PRE(SYSRESETn_4),
        .Q(Q[4]));
  FDPE \pc_reg[6] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[5]),
        .PRE(SYSRESETn_4),
        .Q(Q[5]));
  FDPE \pc_reg[7] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[6]),
        .PRE(SYSRESETn_4),
        .Q(Q[6]));
  CARRY4 \pc_reg[7]_i_2 
       (.CI(hi_pre_fetch_addr_reg_i_3_n_0),
        .CO({\pc_reg[7]_i_2_n_0 ,\pc_reg[7]_i_2_n_1 ,\pc_reg[7]_i_2_n_2 ,\pc_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(seq_fetch_addr[6:3]),
        .S(Q[6:3]));
  FDPE \pc_reg[8] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[7]),
        .PRE(SYSRESETn_4),
        .Q(Q[7]));
  FDPE \pc_reg[9] 
       (.C(HCLK),
        .CE(locked_up_reg),
        .D(first_ex_phase_reg[8]),
        .PRE(SYSRESETn_4),
        .Q(Q[8]));
  FDCE sel_wf_c_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_3),
        .D(pre_update_c_ex_reg),
        .Q(sel_wf_c));
  FDCE sel_wf_v_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(pre_update_v_ex_reg),
        .Q(sel_wf_v));
  FDCE sel_wf_z_reg
       (.C(HCLK),
        .CE(update_n_ex),
        .CLR(SYSRESETn_2),
        .D(write_flags_ex),
        .Q(sel_wf_z));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_mem_ctl u_mem_ctl
       (.D(D[24:11]),
        .DTCMBYTEWR(DTCMBYTEWR),
        .HCLK(HCLK),
        .ITCMBYTEWR(ITCMBYTEWR),
        .SYSRESETn(SYSRESETn),
        .SYSRESETn_0(SYSRESETn_0),
        .SYSRESETn_1(SYSRESETn_1),
        .biu_commit_non_au(biu_commit_non_au),
        .biu_commit_non_au2__0(biu_commit_non_au2__0),
        .biu_drack(biu_drack),
        .\biu_rdata_reg[31] (\biu_rdata_reg[31] ),
        .biu_rdy(biu_rdy),
        .biu_rfault(biu_rfault),
        .biu_write_reg(biu_write_reg),
        .doutA(doutA),
        .dp_sbit_ctl_ex(dp_sbit_ctl_ex),
        .drack_reg_0(drack_reg),
        .dreq_rd_ex(dreq_rd_ex),
        .dreq_wr_ex_reg(dreq_wr_ex_reg),
        .dtcm_sel_reg_0(dtcm_sel_reg),
        .fptr_align(fptr_align),
        .fptr_align_reg(fptr_align_reg),
        .\genblk3[1].ram_block_reg_3_1 (\genblk3[1].ram_block_reg_3_1 ),
        .\hold_reg1_reg[0] (\hold_reg1_reg[0]_0 ),
        .\hold_reg1_reg[16] (mem_r_data_sign),
        .\hold_reg1_reg[1] (\hold_reg1_reg[1]_0 ),
        .\hold_reg1_reg[2] (\hold_reg1_reg[2]_0 ),
        .\hold_reg1_reg[31] ({mem_r_data_s,\hold_reg1_reg[7]_0 }),
        .\hold_reg1_reg[3] (\hold_reg1_reg[3]_0 ),
        .\hold_reg1_reg[4] (\hold_reg1_reg[4]_0 ),
        .\hold_reg1_reg[5] (\hold_reg1_reg[5]_0 ),
        .\hold_reg1_reg[6] (\hold_reg1_reg[6]_0 ),
        .\hold_reg1_reg[7] (\hold_reg1_reg[7]_1 ),
        .\hold_reg1_reg[7]_0 (p_0_in__0),
        .\hold_reg1_reg[7]_1 (p_1_in),
        .irack(irack),
        .load_fptr(load_fptr),
        .load_xpsr_ex(load_xpsr_ex),
        .load_xpsr_we(load_xpsr_we),
        .ls_byte_ex(ls_byte_ex),
        .ls_half_ex(ls_half_ex),
        .\mem_held_addr_reg[0] (\genblk3[1].ram_block_reg_0_1 ),
        .\mem_held_addr_reg[1] (\genblk3[1].ram_block_reg_0_1_0 ),
        .\mem_held_addr_reg[1]_0 (\mem_held_addr_reg[1]_0 ),
        .mem_r_data_u(mem_r_data_u),
        .non_tcm__8(non_tcm__8),
        .non_tcm_xn(non_tcm_xn),
        .not_itcm_au0(not_itcm_au0),
        .nxt_dtcm_sel(nxt_dtcm_sel),
        .nxt_dwack(nxt_dwack),
        .nxt_irack(nxt_irack),
        .nxt_itcm_sel(nxt_itcm_sel),
        .nxt_w_u_fault(nxt_w_u_fault),
        .p_0_in1_in(p_0_in1_in),
        .p_1_in__0(p_1_in__0),
        .p_2_in(p_2_in),
        .p_2_in__0(p_2_in__0),
        .rd_mux_a_ex(rd_mux_a_ex),
        .\rptr_a_ex_reg[3] ({a_reg_0[30:2],fptr_wdata,a_reg_0[1:0]}),
        .se_half_wb(se_half_wb),
        .swz_ctl0_ex(swz_ctl0_ex),
        .update_fptr_align0(update_fptr_align0),
        .z_27_20__6(z_27_20__6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_multiply_shift u_mul_shft
       (.D(n_rot3),
        .DI(DI),
        .HCLK(HCLK),
        .SYSRESETn(SYSRESETn),
        .SYSRESETn_0(SYSRESETn_2),
        .SYSRESETn_1(SYSRESETn_1),
        .b_reg_0(b_reg_0),
        .do_lsl__0(do_lsl__0),
        .i_active_sp_reg(i_active_sp_reg),
        .\imm_ex_reg[4] (\imm_ex_reg[4] ),
        .m_ext(m_ext),
        .m_invert(m_invert),
        .mult_out(mult_out),
        .nxt_mult_out0_carry_i_7(nxt_mult_out0_carry_i_7),
        .nxt_mult_out0_carry_i_8(nxt_mult_out0_carry_i_8),
        .propagate_c__1(propagate_c__1),
        .r_amt4_ex2_reg(r_amt4_ex2_reg),
        .\reg_file_a_reg[15][15] (\reg_file_a_reg[15][15] ),
        .\rf0_mux_ctl_ex_reg[0] (\rf0_mux_ctl_ex_reg[0] ),
        .\rptr_a_ex_reg[3] ({a_reg_0[30:2],fptr_wdata,a_reg_0[1:0]}),
        .sh_c_flag(sh_c_flag),
        .\shift_op_reg[0] (\shift_op_reg[0] ),
        .shift_out(shift_out),
        .use_imm_ex_reg(use_imm_ex_reg),
        .z_flag_mux_ctl_ex(z_flag_mux_ctl_ex),
        .z_flag_mux_reg(z_flag_mux_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_reg_bank u_r_bank
       (.D(n_rot3),
        .DI(DI),
        .E(E),
        .HCLK(HCLK),
        .Q(Q),
        .a_reg_mask0(a_reg_mask0),
        .\a_term_reg[31] ({a_reg_0[30:2],fptr_wdata,a_reg_0[1:0]}),
        .au_a_use_pc_ex(au_a_use_pc_ex),
        .b_reg_0(b_reg_0),
        .c_flag_mux(c_flag_mux),
        .c_flag_wf(c_flag_wf),
        .force_c_in_ex(force_c_in_ex),
        .\imm_ex_reg[0] (\imm_ex_reg[0] ),
        .\imm_ex_reg[1] (\imm_ex_reg[1] ),
        .invert_b_ex_reg(invert_b_ex_reg),
        .last_uncond_phase_ex_reg(last_uncond_phase_ex_reg),
        .ls_byte_ex(ls_byte_ex),
        .ls_half_ex(ls_half_ex),
        .m_invert_ex2_reg(m_invert_ex2_reg),
        .mem_r_data_u(mem_r_data_u),
        .mem_w_data(mem_w_data),
        .nxt_rptr_b_ex(nxt_rptr_b_ex),
        .p_0_in1_in(p_0_in1_in),
        .p_0_in__0(p_0_in__0),
        .p_1_in(p_1_in),
        .p_1_in__0(p_1_in__0),
        .pc_mask1_ex(pc_mask1_ex),
        .pc_read_ex(pc_read_ex),
        .\pc_reg[31] (D[27]),
        .rf_wdata(rf_wdata),
        .sel_wf_c(sel_wf_c),
        .\shift_op_reg[1] (\shift_op_reg[1] ),
        .\shift_op_reg[1]_0 (\shift_op_reg[1]_0 ),
        .\swz_ctl_ex_reg[1] (\swz_ctl_ex_reg[1] ),
        .update_v_ex(update_v_ex),
        .use_c_flag_ex(use_c_flag_ex),
        .use_imm_ex(use_imm_ex),
        .v_flag_au(v_flag_au),
        .v_flag_au_reg(v_flag_au_reg_0),
        .v_flag_au_reg_0(u_r_bank_n_154),
        .w_enable_ex(w_enable_ex),
        .wptr_ex(wptr_ex),
        .\wptr_ex_reg[0] (\wptr_ex_reg[0] ),
        .\wptr_ex_reg[1] (\wptr_ex_reg[1] ),
        .\wptr_ex_reg[1]_0 (\wptr_ex_reg[1]_0 ),
        .\wptr_ex_reg[1]_1 (\wptr_ex_reg[1]_1 ),
        .\wptr_ex_reg[1]_2 (\wptr_ex_reg[1]_2 ),
        .\wptr_ex_reg[1]_3 (\wptr_ex_reg[1]_3 ),
        .\wptr_ex_reg[1]_4 (\wptr_ex_reg[1]_4 ),
        .\wptr_ex_reg[1]_5 (\wptr_ex_reg[1]_5 ),
        .\wptr_ex_reg[1]_6 (\wptr_ex_reg[1]_6 ),
        .\wptr_ex_reg[2] (\wptr_ex_reg[2] ),
        .\wptr_ex_reg[2]_0 (\wptr_ex_reg[2]_0 ),
        .\wptr_ex_reg[2]_1 (\wptr_ex_reg[2]_1 ),
        .\wptr_ex_reg[3] (\wptr_ex_reg[3] ),
        .\wptr_ex_reg[3]_0 (\wptr_ex_reg[3]_0 ),
        .\wptr_ex_reg[3]_1 (\wptr_ex_reg[3]_1 ),
        .ze_half_wb(ze_half_wb),
        .zero_a_ex(zero_a_ex));
  FDCE v_flag_au_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(u_r_bank_n_154),
        .Q(v_flag_au));
  FDCE v_flag_wf_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(pre_update_v_ex_reg_0),
        .Q(v_flag_wf));
  LUT3 #(
    .INIT(8'h01)) 
    z_flag_mux_i_16
       (.I0(D[25]),
        .I1(D[27]),
        .I2(D[26]),
        .O(\u_alu_dec/eq000_31_29 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_17
       (.I0(O[1]),
        .I1(O[0]),
        .I2(O[3]),
        .I3(O[2]),
        .O(z_flag_mux_i_17_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    z_flag_mux_i_18
       (.I0(D[10]),
        .I1(D[11]),
        .I2(D[8]),
        .I3(D[9]),
        .I4(z_flag_mux_i_24_n_0),
        .O(z_flag_mux_i_18_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    z_flag_mux_i_19
       (.I0(D[2]),
        .I1(D[3]),
        .I2(D[0]),
        .I3(D[1]),
        .I4(z_flag_mux_i_25_n_0),
        .O(z_flag_mux_i_19_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_24
       (.I0(D[13]),
        .I1(D[12]),
        .I2(D[15]),
        .I3(D[14]),
        .O(z_flag_mux_i_24_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_25
       (.I0(D[5]),
        .I1(D[4]),
        .I2(D[7]),
        .I3(D[6]),
        .O(z_flag_mux_i_25_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    z_flag_mux_i_6
       (.I0(\u_alu_dec/eq000_31_29 ),
        .I1(z_27_20__6),
        .I2(D[24]),
        .I3(z_flag_mux_i_17_n_0),
        .I4(z_flag_mux_i_18_n_0),
        .I5(z_flag_mux_i_19_n_0),
        .O(au_zero));
  FDCE z_flag_mux_reg
       (.C(HCLK),
        .CE(update_n_ex),
        .CLR(SYSRESETn_2),
        .D(nxt_z_flag_mux),
        .Q(z_flag_mux));
  FDCE z_flag_wf_reg
       (.C(HCLK),
        .CE(update_n_ex),
        .CLR(SYSRESETn_2),
        .D(rf_wdata[30]),
        .Q(z_flag_wf));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_excpt
   (i_dbg_wdata_sel_ex_reg_0,
    force_ipsr_reg_0,
    LOCKUP,
    int_fault_ex_reg_0,
    \i_pend_state_reg[2] ,
    use_dp_ipsr_reg_0,
    nvic_excpt_ret_taken,
    last_instr_faulted_reg_0,
    int_fault_ex,
    nvic_excpt_svc_valid,
    excpt_isb_de,
    rst_fptr_align_ex,
    \wdata_reg[6] ,
    fptr_align,
    first32_ex_reg,
    first32_ex_reg_0,
    stm_push_ex_reg,
    kill_instr_de,
    pop_pc_ex_reg,
    pre_update_n_ex_reg,
    mul_ex_reg,
    br_lr_ex_reg,
    shift_ex_reg,
    push_ex_reg,
    load_ex_reg,
    pre_update_v_ex_reg,
    second32_ex_reg,
    store_ex_reg,
    tbit_ex_reg,
    cps_ex_reg,
    D,
    \rptr_a_ex_reg[3] ,
    \rptr_a_ex2_reg[3] ,
    nxt_reg_sel,
    \read_addr_reg[1] ,
    \write_addr_reg[1] ,
    \pc_reg[31] ,
    O,
    \mem_held_addr_reg[11] ,
    \mem_held_addr_reg[7] ,
    \mem_held_addr_reg[3] ,
    pre_update_c_ex_reg,
    nxt_ifetch,
    p_8_in,
    nxt_last_uncond_phase_ex,
    ldm_pop_ex_reg,
    sbit_ex_reg,
    \core_req_state_1x_reg[0] ,
    \HRDATA_reg[5] ,
    \i_pend_state_reg[2]_0 ,
    \r_int_actv_lvl_reg[1] ,
    \r_int_actv_lvl_reg[1]_0 ,
    \r_int_actv_lvl_reg[1]_1 ,
    int_actv,
    r_int_actv_reg,
    r_int_actv_reg_0,
    r_int_actv_reg_1,
    nmi_actv,
    \i_pend_state_reg[1] ,
    hdf_actv,
    \i_pend_state_reg[3] ,
    \i_pend_state_reg[5] ,
    \HRDATA_reg[3] ,
    nxt_fetch_internal,
    nxt_int_rack,
    \pc_de_reg[0] ,
    nxt_dreq_wr_ex,
    nxt_dreq_rd_ex,
    branch_ex0,
    nxt_wdata_mux_ctl_ex,
    nxt_pc_mux_ctl_ex,
    nxt_bcc_first_ex,
    nxt_first_pop_pc_ex,
    any_dsb_ex0,
    i_nvic_excpt_svc_valid_reg_0,
    \instr_de_reg[15] ,
    \rptr_a_ex_reg[3]_0 ,
    \wptr_decoded_reg[3] ,
    active_sp,
    nxt_rf1_mux_ctl_ex,
    \rf0_mux_ctl_ex_reg[0] ,
    \rf_mux_ctl_ex_reg[2] ,
    \rf0_mux_ctl_ex_reg[1] ,
    p_10_in,
    E,
    held_fault1_reg,
    nxt_invert_b_ex,
    nxt_invert_b_ex2,
    zero_a_ex0,
    \pc_reg[31]_0 ,
    update_fptr_align0,
    nxt_pf_fault_de,
    \reg_file_a_reg[0][0] ,
    int_fault_ex_reg_1,
    \rptr_b_ex_reg[1] ,
    \rptr_a_ex_reg[1] ,
    \wptr_decoded_reg[1] ,
    int_fault_ex_reg_2,
    excpt_ret_fe,
    excpt_ret_fe1,
    p_1_in2_in,
    \mem_held_addr_reg[27] ,
    \hold_reg2_reg[31] ,
    \hold_reg2_reg[31]_0 ,
    biu_commit,
    nvic_primask,
    nxt_irack,
    \biu_addr_31_29_reg_reg[31] ,
    \mem_held_addr_reg[31] ,
    \mem_held_addr_reg[23] ,
    \mem_held_addr_reg[19] ,
    i_active_sp_reg_0,
    a_reg_mask0,
    CO,
    \reg_file_a_reg[1][0] ,
    \reg_file_a_reg[3][0] ,
    \reg_file_a_reg[5][0] ,
    \reg_file_a_reg[7][0] ,
    \reg_file_a_reg[9][0] ,
    \reg_file_a_reg[11][0] ,
    \reg_file_a_reg[13][0] ,
    \reg_file_a_reg[15][0] ,
    \reg_file_a_reg[14][0] ,
    \reg_file_a_reg[12][0] ,
    \reg_file_a_reg[10][0] ,
    \reg_file_a_reg[8][0] ,
    \reg_file_a_reg[6][0] ,
    \reg_file_a_reg[4][0] ,
    \reg_file_a_reg[2][0] ,
    \reg_file_a_reg[0][0]_0 ,
    last_uncond_phase_ex_reg,
    HCLK,
    SYSRESETn_0,
    biu_rdy,
    adv_de_to_ex,
    SYSRESETn_1,
    nxt_instr_faulted,
    SYSRESETn_2,
    SYSRESETn_3,
    fptr_align_reg_0,
    SYSRESETn,
    Q,
    first32_ex_reg_1,
    \instr_de_reg[11] ,
    \instr_de_reg[13] ,
    \instr_de_reg[12] ,
    \instr_de_reg[13]_0 ,
    \instr_de_reg[11]_0 ,
    \instr_de_reg[10] ,
    \instr_de_reg[13]_1 ,
    \instr_de_reg[11]_1 ,
    \instr_de_reg[14] ,
    \instr_de_reg[12]_0 ,
    \instr_de_reg[11]_2 ,
    \instr_de_reg[9] ,
    \instr_de_reg[1] ,
    lockup_pend_reg,
    pf_fault_de,
    write_sp,
    adv_fe_to_de,
    \read_addr_reg[1]_0 ,
    \write_addr_reg[1]_0 ,
    first_ex_phase,
    branch_ex,
    last_phase_ex1,
    dreq_rd_ex_reg,
    biu_write_reg,
    fetch_phase,
    fetch_internal_reg,
    br_first_ex,
    \swz_ctl_ex_reg[1] ,
    ze_half_wb,
    last_uncond_phase_ex_reg_0,
    \rptr_a_ex2_reg[3]_0 ,
    rptr_a_ex,
    \instr_de_reg[5] ,
    p_0_in14_in,
    p_1_in16_in,
    p_0_in18_in,
    \instr_de_reg[7] ,
    branching_ex,
    branching_ex2,
    biu_addr_non_au,
    seq_fetch_addr,
    pre_fetch_addr1,
    last_uncond_phase_ex_reg_1,
    nxt_ifetch3,
    \instr_de_reg[12]_1 ,
    \instr_de_reg[7]_0 ,
    \i_haddr_q_reg[2] ,
    \tck_reload_reg[5] ,
    \i_haddr_q_reg[2]_0 ,
    \HWDATA_reg[31] ,
    \i_haddr_q_reg[2]_1 ,
    svc_lvl_0,
    \i_tck_lvl_reg[1] ,
    \i_svc_lvl_reg[1] ,
    \i_pend_state_reg[2]_1 ,
    int_prev,
    NMI,
    r_hdf_actv,
    r_nmi_actv,
    \i_psv_lvl_reg[1] ,
    irq_lvl,
    \i_haddr_q_reg[2]_2 ,
    \i_haddr_q_reg[4] ,
    biu_wfault,
    mcode_req__3,
    undef,
    stm_push_ex,
    lsm_last_a_phase_ex,
    ldm_pop_ex,
    lsm_last_d_phase_ex_reg,
    use_branch,
    \instr_de_reg[14]_0 ,
    use_mrs,
    second_ex_phase,
    \instr_de_reg[5]_0 ,
    three_phase_de,
    first32_ex_reg_2,
    first32_ex_reg_3,
    nvic_excpt_pend,
    excpt_ret_de_reg,
    load_xpsr_we,
    \held_instr1_reg[15] ,
    \held_instr0_reg[15] ,
    \uhalf_instr_reg[15] ,
    held_instr,
    \instr_de_reg[12]_2 ,
    \instr_de_reg[14]_1 ,
    \instr_de_reg[11]_3 ,
    \instr_de_reg[11]_4 ,
    \instr_de_reg[15]_0 ,
    msr_ex,
    use_control_ex,
    use_primask_ex,
    cps_ex,
    br_lr_ex,
    lsm_last_d_phase_ex,
    ldm_base_loaded,
    rf_mux_ctl_ex2,
    nxt_last_uncond_phase_ex2,
    nxt_br_last_ex,
    i_nxt_mul_last_phase_ex_reg,
    three_phase_ex,
    two_phase_ex,
    pop_pc_ex,
    nxt_ldm_base,
    \pre_pc_mux_ctl_ex_reg[1] ,
    pre_pc_mux_ctl_ex,
    first_pop_pc_ex_reg,
    tbit_ex,
    use_flags_ex,
    invert_b_ex2,
    \instr_de_reg[12]_3 ,
    \instr_de_reg[12]_4 ,
    \instr_de_reg[14]_2 ,
    \instr_de_reg[9]_0 ,
    \imm_held_reg[6] ,
    write_buffer0,
    read_buffer1,
    held_fault1,
    held_fault0,
    pf_fault_fe,
    w_phase_ex,
    ldm_base,
    \instr_de_reg[11]_5 ,
    \instr_de_reg[15]_1 ,
    \instr_de_reg[13]_2 ,
    \imm_held_reg[6]_0 ,
    \instr_de_reg[14]_3 ,
    \instr_de_reg[10]_0 ,
    \instr_de_reg[9]_1 ,
    \instr_de_reg[11]_6 ,
    p_0_in,
    \instr_de_reg[10]_1 ,
    \xpsr_m_ctl_ex_reg[2] ,
    count,
    \pc_reg[29] ,
    second32_ex,
    mem_w_data,
    wdata_mux_ctl_ex,
    mem_r_data_u,
    rf1_mux_ctl_ex,
    mult_out,
    shift_out,
    \lu_ctl_ex_reg[0] ,
    \hold_reg1_reg[27] ,
    rf0_mux_ctl_ex,
    \wdata_mux_ctl_ex_reg[1] ,
    \hold_reg2_reg[27] ,
    p_0_in__0,
    \pc_reg[31]_1 ,
    \pc_ex_reg[31] ,
    \pc_de_reg[31] ,
    p_0_in1_in,
    p_1_in,
    p_1_in__0,
    p_2_in,
    p_2_in__0,
    load_fptr,
    \biu_rdata_reg[7] ,
    \biu_rdata_reg[6] ,
    \biu_rdata_reg[5] ,
    \biu_rdata_reg[4] ,
    \biu_rdata_reg[3] ,
    \biu_rdata_reg[2] ,
    \biu_rdata_reg[1] ,
    \biu_rdata_reg[0] ,
    ldm_base_load,
    biu_commit_non_au,
    biu_commit_au2__0,
    z_27_20__6,
    biu_commit_au35_in,
    non_tcm_xn_au,
    ls_half_ex_reg,
    b_reg_0,
    \biu_rdata_reg[15] ,
    \i_mult_out_reg[15]__1 ,
    m_ext_ex2_reg,
    ls_byte_ex_reg,
    ls_half_ex_reg_0,
    \mem_held_addr_reg[0] ,
    xpsr_mask_ex,
    ze_byte_wb_reg,
    zero_a_ex_reg,
    a_reg_0,
    au_a_use_pc_ex_reg,
    au_in_b,
    \lu_ctl_ex_reg[1] ,
    ze_byte_wb_reg_0,
    ze_byte_wb_reg_1,
    ze_byte_wb_reg_2,
    ze_byte_wb_reg_3,
    ze_byte_wb_reg_4,
    ze_byte_wb_reg_5,
    ze_byte_wb_reg_6,
    \wdata_mux_ctl_ex_reg[0] ,
    \pc_reg[31]_2 ,
    DI,
    S,
    zero_a_ex_reg_0,
    zero_a_ex_reg_1,
    zero_a_ex_reg_2,
    zero_a_ex_reg_3,
    zero_a_ex_reg_4,
    zero_a_ex_reg_5,
    zero_a_ex_reg_6,
    fptr_wdata,
    cps_data_ex,
    \pend_lvl_num_reg[4] ,
    \wptr_ex_reg[1] ,
    \wptr_ex_reg[0] ,
    \wptr_ex_reg[2] ,
    \wptr_ex_reg[3] );
  output i_dbg_wdata_sel_ex_reg_0;
  output force_ipsr_reg_0;
  output LOCKUP;
  output int_fault_ex_reg_0;
  output \i_pend_state_reg[2] ;
  output use_dp_ipsr_reg_0;
  output nvic_excpt_ret_taken;
  output last_instr_faulted_reg_0;
  output int_fault_ex;
  output nvic_excpt_svc_valid;
  output excpt_isb_de;
  output rst_fptr_align_ex;
  output \wdata_reg[6] ;
  output fptr_align;
  output first32_ex_reg;
  output first32_ex_reg_0;
  output stm_push_ex_reg;
  output kill_instr_de;
  output pop_pc_ex_reg;
  output pre_update_n_ex_reg;
  output mul_ex_reg;
  output br_lr_ex_reg;
  output shift_ex_reg;
  output push_ex_reg;
  output load_ex_reg;
  output pre_update_v_ex_reg;
  output second32_ex_reg;
  output store_ex_reg;
  output tbit_ex_reg;
  output cps_ex_reg;
  output [27:0]D;
  output [1:0]\rptr_a_ex_reg[3] ;
  output [1:0]\rptr_a_ex2_reg[3] ;
  output [0:0]nxt_reg_sel;
  output [1:0]\read_addr_reg[1] ;
  output [1:0]\write_addr_reg[1] ;
  output [30:0]\pc_reg[31] ;
  output [3:0]O;
  output [3:0]\mem_held_addr_reg[11] ;
  output [3:0]\mem_held_addr_reg[7] ;
  output [3:0]\mem_held_addr_reg[3] ;
  output pre_update_c_ex_reg;
  output nxt_ifetch;
  output p_8_in;
  output nxt_last_uncond_phase_ex;
  output ldm_pop_ex_reg;
  output sbit_ex_reg;
  output \core_req_state_1x_reg[0] ;
  output [1:0]\HRDATA_reg[5] ;
  output [2:0]\i_pend_state_reg[2]_0 ;
  output [0:0]\r_int_actv_lvl_reg[1] ;
  output \r_int_actv_lvl_reg[1]_0 ;
  output \r_int_actv_lvl_reg[1]_1 ;
  output int_actv;
  output r_int_actv_reg;
  output r_int_actv_reg_0;
  output r_int_actv_reg_1;
  output nmi_actv;
  output \i_pend_state_reg[1] ;
  output hdf_actv;
  output \i_pend_state_reg[3] ;
  output \i_pend_state_reg[5] ;
  output \HRDATA_reg[3] ;
  output nxt_fetch_internal;
  output nxt_int_rack;
  output [0:0]\pc_de_reg[0] ;
  output nxt_dreq_wr_ex;
  output nxt_dreq_rd_ex;
  output branch_ex0;
  output [1:0]nxt_wdata_mux_ctl_ex;
  output [0:0]nxt_pc_mux_ctl_ex;
  output nxt_bcc_first_ex;
  output nxt_first_pop_pc_ex;
  output any_dsb_ex0;
  output i_nvic_excpt_svc_valid_reg_0;
  output [15:0]\instr_de_reg[15] ;
  output \rptr_a_ex_reg[3]_0 ;
  output \wptr_decoded_reg[3] ;
  output active_sp;
  output [1:0]nxt_rf1_mux_ctl_ex;
  output \rf0_mux_ctl_ex_reg[0] ;
  output \rf_mux_ctl_ex_reg[2] ;
  output \rf0_mux_ctl_ex_reg[1] ;
  output p_10_in;
  output [0:0]E;
  output [0:0]held_fault1_reg;
  output nxt_invert_b_ex;
  output nxt_invert_b_ex2;
  output zero_a_ex0;
  output [0:0]\pc_reg[31]_0 ;
  output update_fptr_align0;
  output nxt_pf_fault_de;
  output \reg_file_a_reg[0][0] ;
  output int_fault_ex_reg_1;
  output \rptr_b_ex_reg[1] ;
  output \rptr_a_ex_reg[1] ;
  output \wptr_decoded_reg[1] ;
  output int_fault_ex_reg_2;
  output excpt_ret_fe;
  output excpt_ret_fe1;
  output [26:0]p_1_in2_in;
  output [3:0]\mem_held_addr_reg[27] ;
  output [31:0]\hold_reg2_reg[31] ;
  output [0:0]\hold_reg2_reg[31]_0 ;
  output biu_commit;
  output nvic_primask;
  output nxt_irack;
  output [31:0]\biu_addr_31_29_reg_reg[31] ;
  output [3:0]\mem_held_addr_reg[31] ;
  output [3:0]\mem_held_addr_reg[23] ;
  output [3:0]\mem_held_addr_reg[19] ;
  output i_active_sp_reg_0;
  output a_reg_mask0;
  output [0:0]CO;
  output [0:0]\reg_file_a_reg[1][0] ;
  output [0:0]\reg_file_a_reg[3][0] ;
  output [0:0]\reg_file_a_reg[5][0] ;
  output [0:0]\reg_file_a_reg[7][0] ;
  output [0:0]\reg_file_a_reg[9][0] ;
  output [0:0]\reg_file_a_reg[11][0] ;
  output [0:0]\reg_file_a_reg[13][0] ;
  output [0:0]\reg_file_a_reg[15][0] ;
  output [0:0]\reg_file_a_reg[14][0] ;
  output [0:0]\reg_file_a_reg[12][0] ;
  output [0:0]\reg_file_a_reg[10][0] ;
  output [0:0]\reg_file_a_reg[8][0] ;
  output [0:0]\reg_file_a_reg[6][0] ;
  output [0:0]\reg_file_a_reg[4][0] ;
  output [0:0]\reg_file_a_reg[2][0] ;
  output [0:0]\reg_file_a_reg[0][0]_0 ;
  input last_uncond_phase_ex_reg;
  input HCLK;
  input SYSRESETn_0;
  input biu_rdy;
  input adv_de_to_ex;
  input SYSRESETn_1;
  input nxt_instr_faulted;
  input SYSRESETn_2;
  input SYSRESETn_3;
  input fptr_align_reg_0;
  input SYSRESETn;
  input [15:0]Q;
  input first32_ex_reg_1;
  input \instr_de_reg[11] ;
  input \instr_de_reg[13] ;
  input \instr_de_reg[12] ;
  input \instr_de_reg[13]_0 ;
  input \instr_de_reg[11]_0 ;
  input \instr_de_reg[10] ;
  input \instr_de_reg[13]_1 ;
  input \instr_de_reg[11]_1 ;
  input \instr_de_reg[14] ;
  input \instr_de_reg[12]_0 ;
  input \instr_de_reg[11]_2 ;
  input \instr_de_reg[9] ;
  input \instr_de_reg[1] ;
  input lockup_pend_reg;
  input pf_fault_de;
  input write_sp;
  input adv_fe_to_de;
  input [1:0]\read_addr_reg[1]_0 ;
  input [1:0]\write_addr_reg[1]_0 ;
  input first_ex_phase;
  input branch_ex;
  input last_phase_ex1;
  input dreq_rd_ex_reg;
  input biu_write_reg;
  input fetch_phase;
  input fetch_internal_reg;
  input br_first_ex;
  input [1:0]\swz_ctl_ex_reg[1] ;
  input ze_half_wb;
  input last_uncond_phase_ex_reg_0;
  input [1:0]\rptr_a_ex2_reg[3]_0 ;
  input [1:0]rptr_a_ex;
  input \instr_de_reg[5] ;
  input p_0_in14_in;
  input p_1_in16_in;
  input p_0_in18_in;
  input [0:0]\instr_de_reg[7] ;
  input branching_ex;
  input branching_ex2;
  input [30:0]biu_addr_non_au;
  input [30:0]seq_fetch_addr;
  input pre_fetch_addr1;
  input last_uncond_phase_ex_reg_1;
  input nxt_ifetch3;
  input \instr_de_reg[12]_1 ;
  input \instr_de_reg[7]_0 ;
  input \i_haddr_q_reg[2] ;
  input \tck_reload_reg[5] ;
  input \i_haddr_q_reg[2]_0 ;
  input [0:0]\HWDATA_reg[31] ;
  input \i_haddr_q_reg[2]_1 ;
  input [0:0]svc_lvl_0;
  input [0:0]\i_tck_lvl_reg[1] ;
  input \i_svc_lvl_reg[1] ;
  input [2:0]\i_pend_state_reg[2]_1 ;
  input [0:0]int_prev;
  input NMI;
  input r_hdf_actv;
  input r_nmi_actv;
  input [0:0]\i_psv_lvl_reg[1] ;
  input [0:0]irq_lvl;
  input \i_haddr_q_reg[2]_2 ;
  input [0:0]\i_haddr_q_reg[4] ;
  input biu_wfault;
  input mcode_req__3;
  input undef;
  input stm_push_ex;
  input lsm_last_a_phase_ex;
  input ldm_pop_ex;
  input lsm_last_d_phase_ex_reg;
  input use_branch;
  input \instr_de_reg[14]_0 ;
  input use_mrs;
  input second_ex_phase;
  input \instr_de_reg[5]_0 ;
  input three_phase_de;
  input first32_ex_reg_2;
  input first32_ex_reg_3;
  input nvic_excpt_pend;
  input excpt_ret_de_reg;
  input load_xpsr_we;
  input [14:0]\held_instr1_reg[15] ;
  input [14:0]\held_instr0_reg[15] ;
  input [15:0]\uhalf_instr_reg[15] ;
  input [0:0]held_instr;
  input \instr_de_reg[12]_2 ;
  input \instr_de_reg[14]_1 ;
  input \instr_de_reg[11]_3 ;
  input \instr_de_reg[11]_4 ;
  input \instr_de_reg[15]_0 ;
  input msr_ex;
  input use_control_ex;
  input use_primask_ex;
  input cps_ex;
  input br_lr_ex;
  input lsm_last_d_phase_ex;
  input ldm_base_loaded;
  input [2:0]rf_mux_ctl_ex2;
  input nxt_last_uncond_phase_ex2;
  input nxt_br_last_ex;
  input i_nxt_mul_last_phase_ex_reg;
  input three_phase_ex;
  input two_phase_ex;
  input pop_pc_ex;
  input nxt_ldm_base;
  input [0:0]\pre_pc_mux_ctl_ex_reg[1] ;
  input [0:0]pre_pc_mux_ctl_ex;
  input first_pop_pc_ex_reg;
  input tbit_ex;
  input use_flags_ex;
  input invert_b_ex2;
  input \instr_de_reg[12]_3 ;
  input \instr_de_reg[12]_4 ;
  input \instr_de_reg[14]_2 ;
  input \instr_de_reg[9]_0 ;
  input [1:0]\imm_held_reg[6] ;
  input write_buffer0;
  input read_buffer1;
  input held_fault1;
  input held_fault0;
  input pf_fault_fe;
  input w_phase_ex;
  input ldm_base;
  input \instr_de_reg[11]_5 ;
  input \instr_de_reg[15]_1 ;
  input \instr_de_reg[13]_2 ;
  input \imm_held_reg[6]_0 ;
  input \instr_de_reg[14]_3 ;
  input \instr_de_reg[10]_0 ;
  input \instr_de_reg[9]_1 ;
  input \instr_de_reg[11]_6 ;
  input p_0_in;
  input \instr_de_reg[10]_1 ;
  input [2:0]\xpsr_m_ctl_ex_reg[2] ;
  input [1:0]count;
  input \pc_reg[29] ;
  input second32_ex;
  input [3:0]mem_w_data;
  input [1:0]wdata_mux_ctl_ex;
  input [11:0]mem_r_data_u;
  input [1:0]rf1_mux_ctl_ex;
  input [11:0]mult_out;
  input [27:0]shift_out;
  input [26:0]\lu_ctl_ex_reg[0] ;
  input [27:0]\hold_reg1_reg[27] ;
  input [1:0]rf0_mux_ctl_ex;
  input \wdata_mux_ctl_ex_reg[1] ;
  input [27:0]\hold_reg2_reg[27] ;
  input [0:0]p_0_in__0;
  input [30:0]\pc_reg[31]_1 ;
  input [31:0]\pc_ex_reg[31] ;
  input [31:0]\pc_de_reg[31] ;
  input [6:0]p_0_in1_in;
  input [0:0]p_1_in;
  input [6:0]p_1_in__0;
  input [0:0]p_2_in;
  input [5:0]p_2_in__0;
  input load_fptr;
  input \biu_rdata_reg[7] ;
  input \biu_rdata_reg[6] ;
  input \biu_rdata_reg[5] ;
  input \biu_rdata_reg[4] ;
  input \biu_rdata_reg[3] ;
  input \biu_rdata_reg[2] ;
  input \biu_rdata_reg[1] ;
  input \biu_rdata_reg[0] ;
  input ldm_base_load;
  input biu_commit_non_au;
  input biu_commit_au2__0;
  input z_27_20__6;
  input biu_commit_au35_in;
  input non_tcm_xn_au;
  input ls_half_ex_reg;
  input [23:0]b_reg_0;
  input [7:0]\biu_rdata_reg[15] ;
  input [15:0]\i_mult_out_reg[15]__1 ;
  input m_ext_ex2_reg;
  input ls_byte_ex_reg;
  input ls_half_ex_reg_0;
  input \mem_held_addr_reg[0] ;
  input [0:0]xpsr_mask_ex;
  input ze_byte_wb_reg;
  input zero_a_ex_reg;
  input [2:0]a_reg_0;
  input au_a_use_pc_ex_reg;
  input [1:0]au_in_b;
  input [1:0]\lu_ctl_ex_reg[1] ;
  input ze_byte_wb_reg_0;
  input ze_byte_wb_reg_1;
  input ze_byte_wb_reg_2;
  input ze_byte_wb_reg_3;
  input ze_byte_wb_reg_4;
  input ze_byte_wb_reg_5;
  input ze_byte_wb_reg_6;
  input \wdata_mux_ctl_ex_reg[0] ;
  input [30:0]\pc_reg[31]_2 ;
  input [0:0]DI;
  input [2:0]S;
  input [3:0]zero_a_ex_reg_0;
  input [3:0]zero_a_ex_reg_1;
  input [3:0]zero_a_ex_reg_2;
  input [3:0]zero_a_ex_reg_3;
  input [3:0]zero_a_ex_reg_4;
  input [3:0]zero_a_ex_reg_5;
  input [3:0]zero_a_ex_reg_6;
  input fptr_wdata;
  input cps_data_ex;
  input [4:0]\pend_lvl_num_reg[4] ;
  input \wptr_ex_reg[1] ;
  input \wptr_ex_reg[0] ;
  input \wptr_ex_reg[2] ;
  input \wptr_ex_reg[3] ;

  wire [0:0]CO;
  wire [27:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire HCLK;
  wire \HRDATA_reg[3] ;
  wire [1:0]\HRDATA_reg[5] ;
  wire [0:0]\HWDATA_reg[31] ;
  wire LOCKUP;
  wire NMI;
  wire [3:0]O;
  wire [15:0]Q;
  wire [2:0]S;
  wire SYSRESETn;
  wire SYSRESETn_0;
  wire SYSRESETn_1;
  wire SYSRESETn_2;
  wire SYSRESETn_3;
  wire [2:0]a_reg_0;
  wire a_reg_mask0;
  wire active_sp;
  wire adv_de_to_ex;
  wire adv_fe_to_de;
  wire any_dsb_ex0;
  wire any_dsb_ex_i_2_n_0;
  wire au_a_use_pc_ex_reg;
  wire [1:0]au_in_b;
  wire [23:0]b_reg_0;
  wire [31:0]\biu_addr_31_29_reg_reg[31] ;
  wire [30:0]biu_addr_non_au;
  wire biu_commit;
  wire biu_commit_au2__0;
  wire biu_commit_au35_in;
  wire biu_commit_non_au;
  wire biu_commit_reg_i_9_n_0;
  wire \biu_rdata_reg[0] ;
  wire [7:0]\biu_rdata_reg[15] ;
  wire \biu_rdata_reg[1] ;
  wire \biu_rdata_reg[2] ;
  wire \biu_rdata_reg[3] ;
  wire \biu_rdata_reg[4] ;
  wire \biu_rdata_reg[5] ;
  wire \biu_rdata_reg[6] ;
  wire \biu_rdata_reg[7] ;
  wire biu_rdy;
  wire biu_wfault;
  wire biu_write_reg;
  wire br_first_ex;
  wire br_lr_ex;
  wire br_lr_ex_reg;
  wire branch_ex;
  wire branch_ex0;
  wire branching_ex;
  wire branching_ex2;
  wire \core_req_state_1x_reg[0] ;
  wire [1:0]count;
  wire cps_data_ex;
  wire cps_ex;
  wire cps_ex_reg;
  wire dbg_reg_acc_ex;
  wire dbg_wdata_sel;
  wire dbg_wdata_sel_de;
  wire [1:0]dp_ipsr_1to0;
  wire \dp_ipsr_1to0[0]_i_1_n_0 ;
  wire \dp_ipsr_1to0[1]_i_10_n_0 ;
  wire \dp_ipsr_1to0[1]_i_2_n_0 ;
  wire [7:2]dp_ipsr_7to2;
  wire \dp_ipsr_7to2[2]_i_2_n_0 ;
  wire dp_tbit_reg;
  wire dp_tbit_reg_i_1_n_0;
  wire dreq_rd_ex_reg;
  wire \exc_ret[2]_i_1_n_0 ;
  wire \exc_ret[3]_i_1_n_0 ;
  wire \exc_ret[3]_i_3_n_0 ;
  wire \exc_ret_reg_n_0_[2] ;
  wire [15:0]excpt_instr;
  wire excpt_inv_imm;
  wire excpt_inv_imm_de;
  wire excpt_isb_de;
  wire excpt_isb_de_i_1_n_0;
  wire excpt_ld_pc;
  wire excpt_ld_pc_de;
  wire excpt_ld_pc_ex;
  wire excpt_mask_sp;
  wire excpt_mask_sp_de;
  wire excpt_mask_write_de;
  wire excpt_mask_write_ex;
  wire excpt_mode;
  wire excpt_ret_de_reg;
  wire excpt_ret_fe;
  wire excpt_ret_fe1;
  wire excpt_ret_ld_pc;
  wire excpt_ret_ld_pc_de;
  wire excpt_ret_ld_pc_ex;
  wire [4:0]excpt_state;
  wire \excpt_state[0]_i_2_n_0 ;
  wire \excpt_state[2]_i_2_n_0 ;
  wire \excpt_state[3]_i_2_n_0 ;
  wire excpt_up_actv_sp;
  wire excpt_up_ipsr;
  wire excpt_up_ipsr_de;
  wire excpt_up_ipsr_ex;
  wire excpt_zero_a_de;
  wire excpt_zero_a_de_i_1_n_0;
  wire fetch_internal_reg;
  wire fetch_phase;
  wire first32_ex_reg;
  wire first32_ex_reg_0;
  wire first32_ex_reg_1;
  wire first32_ex_reg_2;
  wire first32_ex_reg_3;
  wire first_ex_phase;
  wire first_pop_pc_ex_reg;
  wire force_hf;
  wire force_ipsr;
  wire force_ipsr_reg_0;
  wire fptr_align;
  wire fptr_align_reg_0;
  wire fptr_wdata;
  wire g0_b0_n_0;
  wire \genblk3[1].ram_block_reg_0_0_i_19_n_0 ;
  wire \genblk3[1].ram_block_reg_0_0_i_38_n_0 ;
  wire halt_hold1_de;
  wire hdf_actv;
  wire held_fault0;
  wire held_fault1;
  wire [0:0]held_fault1_reg;
  wire [0:0]held_instr;
  wire [14:0]\held_instr0_reg[15] ;
  wire [14:0]\held_instr1_reg[15] ;
  wire [27:0]\hold_reg1_reg[27] ;
  wire [27:0]\hold_reg2_reg[27] ;
  wire [31:0]\hold_reg2_reg[31] ;
  wire [0:0]\hold_reg2_reg[31]_0 ;
  wire i_active_sp0;
  wire i_active_sp_i_10_n_0;
  wire i_active_sp_i_11_n_0;
  wire i_active_sp_i_12_n_0;
  wire i_active_sp_i_14_n_0;
  wire i_active_sp_i_15_n_0;
  wire i_active_sp_i_17_n_0;
  wire i_active_sp_i_18_n_0;
  wire i_active_sp_i_1_n_0;
  wire i_active_sp_i_3_n_0;
  wire i_active_sp_i_6_n_0;
  wire i_active_sp_i_7_n_0;
  wire i_active_sp_i_8_n_0;
  wire i_active_sp_i_9_n_0;
  wire i_active_sp_reg_0;
  wire i_dbg_wdata_sel_ex_reg_0;
  wire \i_haddr_q_reg[2] ;
  wire \i_haddr_q_reg[2]_0 ;
  wire \i_haddr_q_reg[2]_1 ;
  wire \i_haddr_q_reg[2]_2 ;
  wire [0:0]\i_haddr_q_reg[4] ;
  wire [0:0]i_mcode_dec;
  wire i_mcode_dec0;
  wire \i_mcode_dec[0]_i_1_n_0 ;
  wire [15:0]\i_mult_out_reg[15]__1 ;
  wire i_nvic_excpt_svc_valid_i_10_n_0;
  wire i_nvic_excpt_svc_valid_i_11_n_0;
  wire i_nvic_excpt_svc_valid_i_13_n_0;
  wire i_nvic_excpt_svc_valid_i_5_n_0;
  wire i_nvic_excpt_svc_valid_i_6_n_0;
  wire i_nvic_excpt_svc_valid_i_7_n_0;
  wire i_nvic_excpt_svc_valid_i_8_n_0;
  wire i_nvic_excpt_svc_valid_reg_0;
  wire i_nxt_mul_last_phase_ex_reg;
  wire \i_pend_state[0]_i_2_n_0 ;
  wire \i_pend_state[3]_i_3_n_0 ;
  wire \i_pend_state[4]_i_6_n_0 ;
  wire \i_pend_state[4]_i_8_n_0 ;
  wire \i_pend_state[5]_i_6_n_0 ;
  wire \i_pend_state_reg[1] ;
  wire \i_pend_state_reg[2] ;
  wire [2:0]\i_pend_state_reg[2]_0 ;
  wire [2:0]\i_pend_state_reg[2]_1 ;
  wire \i_pend_state_reg[3] ;
  wire \i_pend_state_reg[5] ;
  wire [0:0]\i_psv_lvl_reg[1] ;
  wire \i_svc_lvl_reg[1] ;
  wire [0:0]\i_tck_lvl_reg[1] ;
  wire [1:0]\imm_held_reg[6] ;
  wire \imm_held_reg[6]_0 ;
  wire \instr_de[0]_i_2_n_0 ;
  wire \instr_de[0]_i_4_n_0 ;
  wire \instr_de[10]_i_2_n_0 ;
  wire \instr_de[11]_i_2_n_0 ;
  wire \instr_de[12]_i_2_n_0 ;
  wire \instr_de[13]_i_2_n_0 ;
  wire \instr_de[14]_i_2_n_0 ;
  wire \instr_de[15]_i_3_n_0 ;
  wire \instr_de[1]_i_2_n_0 ;
  wire \instr_de[1]_i_4_n_0 ;
  wire \instr_de[2]_i_2_n_0 ;
  wire \instr_de[2]_i_4_n_0 ;
  wire \instr_de[2]_i_5_n_0 ;
  wire \instr_de[2]_i_6_n_0 ;
  wire \instr_de[3]_i_2_n_0 ;
  wire \instr_de[3]_i_4_n_0 ;
  wire \instr_de[3]_i_5_n_0 ;
  wire \instr_de[4]_i_4_n_0 ;
  wire \instr_de[4]_i_5_n_0 ;
  wire \instr_de[5]_i_2_n_0 ;
  wire \instr_de[6]_i_2_n_0 ;
  wire \instr_de[7]_i_2_n_0 ;
  wire \instr_de[8]_i_2_n_0 ;
  wire \instr_de[9]_i_2_n_0 ;
  wire \instr_de_reg[10] ;
  wire \instr_de_reg[10]_0 ;
  wire \instr_de_reg[10]_1 ;
  wire \instr_de_reg[11] ;
  wire \instr_de_reg[11]_0 ;
  wire \instr_de_reg[11]_1 ;
  wire \instr_de_reg[11]_2 ;
  wire \instr_de_reg[11]_3 ;
  wire \instr_de_reg[11]_4 ;
  wire \instr_de_reg[11]_5 ;
  wire \instr_de_reg[11]_6 ;
  wire \instr_de_reg[12] ;
  wire \instr_de_reg[12]_0 ;
  wire \instr_de_reg[12]_1 ;
  wire \instr_de_reg[12]_2 ;
  wire \instr_de_reg[12]_3 ;
  wire \instr_de_reg[12]_4 ;
  wire \instr_de_reg[13] ;
  wire \instr_de_reg[13]_0 ;
  wire \instr_de_reg[13]_1 ;
  wire \instr_de_reg[13]_2 ;
  wire \instr_de_reg[14] ;
  wire \instr_de_reg[14]_0 ;
  wire \instr_de_reg[14]_1 ;
  wire \instr_de_reg[14]_2 ;
  wire \instr_de_reg[14]_3 ;
  wire [15:0]\instr_de_reg[15] ;
  wire \instr_de_reg[15]_0 ;
  wire \instr_de_reg[15]_1 ;
  wire \instr_de_reg[1] ;
  wire \instr_de_reg[5] ;
  wire \instr_de_reg[5]_0 ;
  wire [0:0]\instr_de_reg[7] ;
  wire \instr_de_reg[7]_0 ;
  wire \instr_de_reg[9] ;
  wire \instr_de_reg[9]_0 ;
  wire \instr_de_reg[9]_1 ;
  wire int_actv;
  wire int_fault_ex;
  wire int_fault_ex_i_10_n_0;
  wire int_fault_ex_i_11_n_0;
  wire int_fault_ex_i_12_n_0;
  wire int_fault_ex_i_4_n_0;
  wire int_fault_ex_i_7_n_0;
  wire int_fault_ex_reg_0;
  wire int_fault_ex_reg_1;
  wire int_fault_ex_reg_2;
  wire [0:0]int_prev;
  wire inter_tbit_reg;
  wire inter_tbit_reg_i_1_n_0;
  wire inter_tbit_reg_i_3_n_0;
  wire inter_tbit_reg_i_4_n_0;
  wire invert_b_ex2;
  wire [0:0]irq_lvl;
  wire kill_instr_de;
  wire kill_undef_de;
  wire last_instr_faulted;
  wire last_instr_faulted_reg_0;
  wire last_phase_ex1;
  wire last_uncond_phase_ex_i_4_n_0;
  wire last_uncond_phase_ex_i_7_n_0;
  wire last_uncond_phase_ex_reg;
  wire last_uncond_phase_ex_reg_0;
  wire last_uncond_phase_ex_reg_1;
  wire \latched_excpt_num_reg_n_0_[0] ;
  wire \latched_excpt_num_reg_n_0_[1] ;
  wire \latched_excpt_num_reg_n_0_[2] ;
  wire \latched_excpt_num_reg_n_0_[3] ;
  wire \latched_excpt_num_reg_n_0_[4] ;
  wire ldm_base;
  wire ldm_base_load;
  wire ldm_base_loaded;
  wire ldm_pop_ex;
  wire ldm_pop_ex_reg;
  wire load_ex_reg;
  wire load_fptr;
  wire load_xpsr;
  wire load_xpsr_de;
  wire load_xpsr_we;
  wire lockup_br;
  wire lockup_br_de;
  wire lockup_br_ex;
  wire lockup_pend_reg;
  wire ls_byte_ex_reg;
  wire ls_half_ex_reg;
  wire ls_half_ex_reg_0;
  wire lsm_last_a_phase_ex;
  wire lsm_last_d_phase_ex;
  wire lsm_last_d_phase_ex_reg;
  wire [26:0]\lu_ctl_ex_reg[0] ;
  wire [1:0]\lu_ctl_ex_reg[1] ;
  wire m_ext_ex2_reg;
  wire mask_sp_ex;
  wire mcode_req__3;
  wire \mem_held_addr_reg[0] ;
  wire [3:0]\mem_held_addr_reg[11] ;
  wire \mem_held_addr_reg[11]_i_1_n_0 ;
  wire \mem_held_addr_reg[11]_i_1_n_1 ;
  wire \mem_held_addr_reg[11]_i_1_n_2 ;
  wire \mem_held_addr_reg[11]_i_1_n_3 ;
  wire \mem_held_addr_reg[15]_i_1_n_0 ;
  wire \mem_held_addr_reg[15]_i_1_n_1 ;
  wire \mem_held_addr_reg[15]_i_1_n_2 ;
  wire \mem_held_addr_reg[15]_i_1_n_3 ;
  wire [3:0]\mem_held_addr_reg[19] ;
  wire \mem_held_addr_reg[19]_i_1_n_0 ;
  wire \mem_held_addr_reg[19]_i_1_n_1 ;
  wire \mem_held_addr_reg[19]_i_1_n_2 ;
  wire \mem_held_addr_reg[19]_i_1_n_3 ;
  wire [3:0]\mem_held_addr_reg[23] ;
  wire \mem_held_addr_reg[23]_i_1_n_0 ;
  wire \mem_held_addr_reg[23]_i_1_n_1 ;
  wire \mem_held_addr_reg[23]_i_1_n_2 ;
  wire \mem_held_addr_reg[23]_i_1_n_3 ;
  wire [3:0]\mem_held_addr_reg[27] ;
  wire \mem_held_addr_reg[27]_i_1_n_0 ;
  wire \mem_held_addr_reg[27]_i_1_n_1 ;
  wire \mem_held_addr_reg[27]_i_1_n_2 ;
  wire \mem_held_addr_reg[27]_i_1_n_3 ;
  wire [3:0]\mem_held_addr_reg[31] ;
  wire \mem_held_addr_reg[31]_i_1_n_0 ;
  wire \mem_held_addr_reg[31]_i_1_n_1 ;
  wire \mem_held_addr_reg[31]_i_1_n_2 ;
  wire \mem_held_addr_reg[31]_i_1_n_3 ;
  wire [3:0]\mem_held_addr_reg[3] ;
  wire \mem_held_addr_reg[3]_i_1_n_0 ;
  wire \mem_held_addr_reg[3]_i_1_n_1 ;
  wire \mem_held_addr_reg[3]_i_1_n_2 ;
  wire \mem_held_addr_reg[3]_i_1_n_3 ;
  wire [3:0]\mem_held_addr_reg[7] ;
  wire \mem_held_addr_reg[7]_i_1_n_0 ;
  wire \mem_held_addr_reg[7]_i_1_n_1 ;
  wire \mem_held_addr_reg[7]_i_1_n_2 ;
  wire \mem_held_addr_reg[7]_i_1_n_3 ;
  wire [11:0]mem_r_data_u;
  wire [3:0]mem_w_data;
  wire micro_code_fe;
  wire micro_code_fe_i_1_n_0;
  wire mode;
  wire mode_i_1_n_0;
  wire mode_i_4_n_0;
  wire msr_ex;
  wire mul_ex_reg;
  wire [11:0]mult_out;
  wire nmi_actv;
  wire non_tcm_xn_au;
  wire [5:2]nvic_excpt_num;
  wire nvic_excpt_pend;
  wire nvic_excpt_ret_taken;
  wire nvic_excpt_svc_valid;
  wire nvic_primask;
  wire nxt_active_sp0;
  wire nxt_bcc_first_ex;
  wire nxt_br_last_ex;
  wire nxt_dreq_rd_ex;
  wire nxt_dreq_wr_ex;
  wire [4:0]nxt_excpt_state;
  wire nxt_fetch_internal;
  wire nxt_first_pop_pc_ex;
  wire nxt_force_hf;
  wire nxt_ifetch;
  wire nxt_ifetch2;
  wire nxt_ifetch3;
  wire nxt_instr_faulted;
  wire nxt_int_fault_ex;
  wire nxt_int_rack;
  wire nxt_invert_b_ex;
  wire nxt_invert_b_ex2;
  wire nxt_irack;
  wire nxt_last_uncond_phase_ex;
  wire nxt_last_uncond_phase_ex0;
  wire nxt_last_uncond_phase_ex013_out;
  wire nxt_last_uncond_phase_ex2;
  wire nxt_ldm_base;
  wire nxt_locked_up;
  wire nxt_locked_up2;
  wire nxt_mask_sp_ex;
  wire nxt_nvic_svc_valid;
  wire [0:0]nxt_pc_mux_ctl_ex;
  wire nxt_pf_fault_de;
  wire [0:0]nxt_reg_sel;
  wire nxt_reset_code;
  wire [1:0]nxt_rf1_mux_ctl_ex;
  wire nxt_use_dp_ipsr;
  wire [1:0]nxt_wdata_mux_ctl_ex;
  wire p_0_in;
  wire p_0_in14_in;
  wire p_0_in18_in;
  wire [6:0]p_0_in1_in;
  wire p_0_in7_in;
  wire [0:0]p_0_in__0;
  wire p_10_in;
  wire [0:0]p_1_in;
  wire p_1_in16_in;
  wire [26:0]p_1_in2_in;
  wire [6:0]p_1_in__0;
  wire [0:0]p_2_in;
  wire [5:0]p_2_in__0;
  wire p_32_in;
  wire p_3_in;
  wire p_62_in;
  wire p_8_in;
  wire p_8_in_0;
  wire [0:0]\pc_de_reg[0] ;
  wire [31:0]\pc_de_reg[31] ;
  wire [31:0]\pc_ex_reg[31] ;
  wire [0:0]pc_mux_ctl_ex;
  wire \pc_reg[29] ;
  wire [30:0]\pc_reg[31] ;
  wire [0:0]\pc_reg[31]_0 ;
  wire [30:0]\pc_reg[31]_1 ;
  wire [30:0]\pc_reg[31]_2 ;
  wire [4:0]\pend_lvl_num_reg[4] ;
  wire pf_fault_de;
  wire pf_fault_fe;
  wire pop_pc_ex;
  wire pop_pc_ex_reg;
  wire pre_fetch_addr1;
  wire [0:0]pre_pc_mux_ctl_ex;
  wire [0:0]\pre_pc_mux_ctl_ex_reg[1] ;
  wire pre_update_c_ex_reg;
  wire pre_update_n_ex_i_2_n_0;
  wire pre_update_n_ex_reg;
  wire pre_update_v_ex_reg;
  wire primask0;
  wire primask_i_1_n_0;
  wire push_ex_reg;
  wire push_xpsr_ex;
  wire r_hdf_actv;
  wire r_hdf_actv_i_2_n_0;
  wire r_hdf_actv_i_3_n_0;
  wire \r_int_actv_lvl[1]_i_2_n_0 ;
  wire [0:0]\r_int_actv_lvl_reg[1] ;
  wire \r_int_actv_lvl_reg[1]_0 ;
  wire \r_int_actv_lvl_reg[1]_1 ;
  wire r_int_actv_reg;
  wire r_int_actv_reg_0;
  wire r_int_actv_reg_1;
  wire r_nmi_actv;
  wire \read_addr[1]_i_2_n_0 ;
  wire [1:0]\read_addr_reg[1] ;
  wire [1:0]\read_addr_reg[1]_0 ;
  wire read_buffer1;
  wire \reg_file_a_reg[0][0] ;
  wire [0:0]\reg_file_a_reg[0][0]_0 ;
  wire [0:0]\reg_file_a_reg[10][0] ;
  wire [0:0]\reg_file_a_reg[11][0] ;
  wire [0:0]\reg_file_a_reg[12][0] ;
  wire [0:0]\reg_file_a_reg[13][0] ;
  wire [0:0]\reg_file_a_reg[14][0] ;
  wire [0:0]\reg_file_a_reg[15][0] ;
  wire [0:0]\reg_file_a_reg[1][0] ;
  wire [0:0]\reg_file_a_reg[2][0] ;
  wire [0:0]\reg_file_a_reg[3][0] ;
  wire [0:0]\reg_file_a_reg[4][0] ;
  wire [0:0]\reg_file_a_reg[5][0] ;
  wire [0:0]\reg_file_a_reg[6][0] ;
  wire [0:0]\reg_file_a_reg[7][0] ;
  wire [0:0]\reg_file_a_reg[8][0] ;
  wire [0:0]\reg_file_a_reg[9][0] ;
  wire reset_code;
  wire [1:0]rf0_mux_ctl_ex;
  wire \rf0_mux_ctl_ex[0]_i_3_n_0 ;
  wire \rf0_mux_ctl_ex[1]_i_3_n_0 ;
  wire \rf0_mux_ctl_ex_reg[0] ;
  wire \rf0_mux_ctl_ex_reg[1] ;
  wire [1:0]rf1_mux_ctl_ex;
  wire [2:0]rf_mux_ctl_ex2;
  wire \rf_mux_ctl_ex[2]_i_3_n_0 ;
  wire \rf_mux_ctl_ex_reg[2] ;
  wire [1:0]rptr_a_ex;
  wire \rptr_a_ex2[1]_i_2_n_0 ;
  wire \rptr_a_ex2[1]_i_3_n_0 ;
  wire \rptr_a_ex2[1]_i_4_n_0 ;
  wire \rptr_a_ex2[3]_i_2_n_0 ;
  wire [1:0]\rptr_a_ex2_reg[3] ;
  wire [1:0]\rptr_a_ex2_reg[3]_0 ;
  wire \rptr_a_ex_reg[1] ;
  wire [1:0]\rptr_a_ex_reg[3] ;
  wire \rptr_a_ex_reg[3]_0 ;
  wire \rptr_b_ex2[1]_i_4_n_0 ;
  wire \rptr_b_ex2[1]_i_5_n_0 ;
  wire \rptr_b_ex_reg[1] ;
  wire rst_fptr_align;
  wire rst_fptr_align_ex;
  wire sbit_ex_reg;
  wire second32_ex;
  wire second32_ex_reg;
  wire second_ex_phase;
  wire [30:0]seq_fetch_addr;
  wire shift_ex_reg;
  wire [27:0]shift_out;
  wire stm_push_ex;
  wire stm_push_ex_reg;
  wire store_ex_reg;
  wire [0:0]svc_lvl_0;
  wire [1:0]\swz_ctl_ex_reg[1] ;
  wire tbit_ex;
  wire tbit_ex_reg;
  wire \tck_reload_reg[5] ;
  wire three_phase_de;
  wire three_phase_ex;
  wire two_phase_ex;
  wire \u_alu_dec/u_adder/mem_held_addr[3]_i_8_n_0 ;
  wire [1:0]\u_dp/biu_addr_int ;
  wire [0:0]\u_dp/lu_out ;
  wire [27:0]\u_dp/rf0_mux_out ;
  wire [1:1]\u_dp/swz_ctl2_ex ;
  wire \u_dp/u_alu_dec/biu_commit_au__0 ;
  wire [27:0]\u_dp/wdata_mux ;
  wire [15:0]\uhalf_instr_reg[15] ;
  wire undef;
  wire update_fptr_align0;
  wire update_ipsr;
  wire update_ipsr0;
  wire update_pc0;
  wire update_tbit;
  wire use_branch;
  wire use_control_ex;
  wire use_dp_ipsr;
  wire use_dp_ipsr_reg_0;
  wire use_dp_tbit;
  wire use_dp_tbit_i_1_n_0;
  wire use_flags_ex;
  wire use_mrs;
  wire use_primask_ex;
  wire w_phase_ex;
  wire [1:0]wdata_mux_ctl_ex;
  wire [0:0]wdata_mux_ctl_ex2;
  wire \wdata_mux_ctl_ex_reg[0] ;
  wire \wdata_mux_ctl_ex_reg[1] ;
  wire \wdata_reg[6] ;
  wire \wptr_decoded[1]_i_5_n_0 ;
  wire \wptr_decoded[3]_i_4_n_0 ;
  wire \wptr_decoded_reg[1] ;
  wire \wptr_decoded_reg[3] ;
  wire \wptr_ex_reg[0] ;
  wire \wptr_ex_reg[1] ;
  wire \wptr_ex_reg[2] ;
  wire \wptr_ex_reg[3] ;
  wire write_actv_sp_ex;
  wire [1:0]\write_addr_reg[1] ;
  wire [1:0]\write_addr_reg[1]_0 ;
  wire write_buffer0;
  wire write_sp;
  wire xpsr_bit24_ex1;
  wire [2:0]\xpsr_m_ctl_ex_reg[2] ;
  wire [0:0]xpsr_mask_ex;
  wire z_27_20__6;
  wire ze_byte_wb_reg;
  wire ze_byte_wb_reg_0;
  wire ze_byte_wb_reg_1;
  wire ze_byte_wb_reg_2;
  wire ze_byte_wb_reg_3;
  wire ze_byte_wb_reg_4;
  wire ze_byte_wb_reg_5;
  wire ze_byte_wb_reg_6;
  wire ze_half_wb;
  wire zero_a_ex0;
  wire zero_a_ex_reg;
  wire [3:0]zero_a_ex_reg_0;
  wire [3:0]zero_a_ex_reg_1;
  wire [3:0]zero_a_ex_reg_2;
  wire [3:0]zero_a_ex_reg_3;
  wire [3:0]zero_a_ex_reg_4;
  wire [3:0]zero_a_ex_reg_5;
  wire [3:0]zero_a_ex_reg_6;
  wire [3:1]NLW_c_flag_mux_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_c_flag_mux_reg_i_2_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hA800)) 
    \HADDR[0]_i_1 
       (.I0(ls_byte_ex_reg),
        .I1(dreq_rd_ex_reg),
        .I2(biu_write_reg),
        .I3(\u_dp/biu_addr_int [0]),
        .O(\biu_addr_31_29_reg_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[15]_i_1 
       (.I0(O[3]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[14]),
        .O(\biu_addr_31_29_reg_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[16]_i_1 
       (.I0(\mem_held_addr_reg[19] [0]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[15]),
        .O(\biu_addr_31_29_reg_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[17]_i_1 
       (.I0(\mem_held_addr_reg[19] [1]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[16]),
        .O(\biu_addr_31_29_reg_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[18]_i_1 
       (.I0(\mem_held_addr_reg[19] [2]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[17]),
        .O(\biu_addr_31_29_reg_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[19]_i_1 
       (.I0(\mem_held_addr_reg[19] [3]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[18]),
        .O(\biu_addr_31_29_reg_reg[31] [19]));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \HADDR[1]_i_1 
       (.I0(biu_write_reg),
        .I1(dreq_rd_ex_reg),
        .I2(ls_byte_ex_reg),
        .I3(ls_half_ex_reg_0),
        .I4(\u_dp/biu_addr_int [1]),
        .O(\biu_addr_31_29_reg_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[1]_i_2 
       (.I0(\mem_held_addr_reg[3] [1]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[0]),
        .O(\u_dp/biu_addr_int [1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[20]_i_1 
       (.I0(\mem_held_addr_reg[23] [0]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[19]),
        .O(\biu_addr_31_29_reg_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[21]_i_1 
       (.I0(\mem_held_addr_reg[23] [1]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[20]),
        .O(\biu_addr_31_29_reg_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[22]_i_1 
       (.I0(\mem_held_addr_reg[23] [2]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[21]),
        .O(\biu_addr_31_29_reg_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[23]_i_1 
       (.I0(\mem_held_addr_reg[23] [3]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[22]),
        .O(\biu_addr_31_29_reg_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[24]_i_1 
       (.I0(\mem_held_addr_reg[27] [0]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[23]),
        .O(\biu_addr_31_29_reg_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[25]_i_1 
       (.I0(\mem_held_addr_reg[27] [1]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[24]),
        .O(\biu_addr_31_29_reg_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[26]_i_1 
       (.I0(\mem_held_addr_reg[27] [2]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[25]),
        .O(\biu_addr_31_29_reg_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[27]_i_1 
       (.I0(\mem_held_addr_reg[27] [3]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[26]),
        .O(\biu_addr_31_29_reg_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[28]_i_1 
       (.I0(\mem_held_addr_reg[31] [0]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[27]),
        .O(\biu_addr_31_29_reg_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[29]_i_1 
       (.I0(\mem_held_addr_reg[31] [1]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[28]),
        .O(\biu_addr_31_29_reg_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[30]_i_1 
       (.I0(\mem_held_addr_reg[31] [2]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[29]),
        .O(\biu_addr_31_29_reg_reg[31] [30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \HRDATA[1]_i_2 
       (.I0(force_hf),
        .I1(force_ipsr),
        .I2(dp_ipsr_1to0[1]),
        .I3(use_dp_ipsr),
        .I4(dp_ipsr_7to2[3]),
        .O(r_int_actv_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00005404)) 
    \HRDATA[2]_i_1 
       (.I0(\i_haddr_q_reg[2] ),
        .I1(dp_ipsr_7to2[4]),
        .I2(use_dp_ipsr),
        .I3(dp_ipsr_7to2[2]),
        .I4(force_ipsr),
        .I5(\i_haddr_q_reg[2]_1 ),
        .O(\HRDATA_reg[5] [0]));
  LUT6 #(
    .INIT(64'h55555555FFFF57F7)) 
    \HRDATA[3]_i_4 
       (.I0(\i_haddr_q_reg[2]_2 ),
        .I1(dp_ipsr_7to2[5]),
        .I2(use_dp_ipsr),
        .I3(dp_ipsr_7to2[3]),
        .I4(force_ipsr),
        .I5(\i_haddr_q_reg[4] ),
        .O(\HRDATA_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00005404)) 
    \HRDATA[5]_i_1 
       (.I0(\i_haddr_q_reg[2] ),
        .I1(dp_ipsr_7to2[7]),
        .I2(use_dp_ipsr),
        .I3(dp_ipsr_7to2[5]),
        .I4(force_ipsr),
        .I5(\tck_reload_reg[5] ),
        .O(\HRDATA_reg[5] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00510000)) 
    any_dsb_ex_i_1
       (.I0(any_dsb_ex_i_2_n_0),
        .I1(reset_code),
        .I2(excpt_state[2]),
        .I3(excpt_state[1]),
        .I4(excpt_state[0]),
        .I5(\instr_de_reg[5]_0 ),
        .O(any_dsb_ex0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hE)) 
    any_dsb_ex_i_2
       (.I0(excpt_state[3]),
        .I1(excpt_state[4]),
        .O(any_dsb_ex_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h20)) 
    bcc_first_ex_i_1
       (.I0(\instr_de_reg[14]_0 ),
        .I1(kill_instr_de),
        .I2(last_uncond_phase_ex_reg_1),
        .O(nxt_bcc_first_ex));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_addr_31_29_reg[31]_i_1 
       (.I0(\mem_held_addr_reg[31] [3]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[30]),
        .O(\biu_addr_31_29_reg_reg[31] [31]));
  LUT6 #(
    .INIT(64'h0000000000FBFFFB)) 
    biu_commit_reg_i_3
       (.I0(biu_commit_au2__0),
        .I1(z_27_20__6),
        .I2(biu_commit_au35_in),
        .I3(non_tcm_xn_au),
        .I4(biu_commit_reg_i_9_n_0),
        .I5(ls_half_ex_reg),
        .O(\u_dp/u_alu_dec/biu_commit_au__0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    biu_commit_reg_i_9
       (.I0(fetch_phase),
        .I1(fetch_internal_reg),
        .I2(br_first_ex),
        .I3(int_fault_ex_reg_0),
        .O(biu_commit_reg_i_9_n_0));
  MUXF7 biu_commit_reg_reg_i_1
       (.I0(biu_commit_non_au),
        .I1(\u_dp/u_alu_dec/biu_commit_au__0 ),
        .O(biu_commit),
        .S(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEAEAEAEAA)) 
    br_first_ex_i_1
       (.I0(nxt_first_pop_pc_ex),
        .I1(last_uncond_phase_ex_reg_1),
        .I2(kill_instr_de),
        .I3(lockup_br_de),
        .I4(use_branch),
        .I5(\instr_de_reg[14]_0 ),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h0000F404)) 
    br_lr_ex_i_1
       (.I0(\instr_de_reg[10] ),
        .I1(\instr_de_reg[13]_1 ),
        .I2(first32_ex_reg_1),
        .I3(Q[14]),
        .I4(kill_instr_de),
        .O(br_lr_ex_reg));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    branch_ex_i_1
       (.I0(lockup_br_de),
        .I1(kill_instr_de),
        .I2(use_branch),
        .O(branch_ex0));
  CARRY4 c_flag_mux_reg_i_2
       (.CI(\mem_held_addr_reg[31]_i_1_n_0 ),
        .CO({NLW_c_flag_mux_reg_i_2_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_c_flag_mux_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h2)) 
    cps_ex_i_1
       (.I0(\instr_de_reg[1] ),
        .I1(kill_instr_de),
        .O(cps_ex_reg));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \dp_ipsr_1to0[0]_i_1 
       (.I0(\biu_rdata_reg[15] [0]),
        .I1(\mem_held_addr_reg[3] [0]),
        .I2(\u_dp/rf0_mux_out [0]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(\i_mult_out_reg[15]__1 [0]),
        .O(\dp_ipsr_1to0[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \dp_ipsr_1to0[0]_i_2 
       (.I0(shift_out[0]),
        .I1(\u_dp/lu_out ),
        .I2(\hold_reg1_reg[27] [0]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [0]),
        .O(\u_dp/rf0_mux_out [0]));
  LUT6 #(
    .INIT(64'hFF04FB04FF040400)) 
    \dp_ipsr_1to0[0]_i_4 
       (.I0(zero_a_ex_reg),
        .I1(a_reg_0[0]),
        .I2(au_a_use_pc_ex_reg),
        .I3(au_in_b[0]),
        .I4(\lu_ctl_ex_reg[1] [0]),
        .I5(\lu_ctl_ex_reg[1] [1]),
        .O(\u_dp/lu_out ));
  LUT4 #(
    .INIT(16'hFAEA)) 
    \dp_ipsr_1to0[1]_i_1 
       (.I0(load_xpsr_we),
        .I1(force_ipsr_reg_0),
        .I2(first_ex_phase),
        .I3(excpt_up_ipsr_ex),
        .O(update_ipsr));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \dp_ipsr_1to0[1]_i_10 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [1]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\dp_ipsr_1to0[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \dp_ipsr_1to0[1]_i_2 
       (.I0(\biu_rdata_reg[15] [1]),
        .I1(\mem_held_addr_reg[3] [1]),
        .I2(\u_dp/rf0_mux_out [1]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(\i_mult_out_reg[15]__1 [1]),
        .O(\dp_ipsr_1to0[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \dp_ipsr_1to0[1]_i_4 
       (.I0(shift_out[1]),
        .I1(\lu_ctl_ex_reg[0] [0]),
        .I2(\hold_reg1_reg[27] [1]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [1]),
        .O(\u_dp/rf0_mux_out [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800080)) 
    \dp_ipsr_1to0[1]_i_7 
       (.I0(\wdata_mux_ctl_ex_reg[1] ),
        .I1(xpsr_mask_ex),
        .I2(r_int_actv_reg_0),
        .I3(use_control_ex),
        .I4(active_sp),
        .I5(\dp_ipsr_1to0[1]_i_10_n_0 ),
        .O(\u_dp/wdata_mux [1]));
  FDPE \dp_ipsr_1to0_reg[0] 
       (.C(HCLK),
        .CE(update_ipsr),
        .D(\dp_ipsr_1to0[0]_i_1_n_0 ),
        .PRE(use_dp_ipsr_reg_0),
        .Q(dp_ipsr_1to0[0]));
  FDPE \dp_ipsr_1to0_reg[1] 
       (.C(HCLK),
        .CE(update_ipsr),
        .D(\dp_ipsr_1to0[1]_i_2_n_0 ),
        .PRE(use_dp_ipsr_reg_0),
        .Q(dp_ipsr_1to0[1]));
  LUT6 #(
    .INIT(64'hFCEEFFCCFCEECCCC)) 
    \dp_ipsr_7to2[2]_i_1 
       (.I0(\biu_rdata_reg[15] [2]),
        .I1(\dp_ipsr_7to2[2]_i_2_n_0 ),
        .I2(\u_dp/rf0_mux_out [2]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(\i_mult_out_reg[15]__1 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    \dp_ipsr_7to2[2]_i_2 
       (.I0(rst_fptr_align_ex),
        .I1(fptr_align),
        .I2(\mem_held_addr_reg[3] [2]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .O(\dp_ipsr_7to2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \dp_ipsr_7to2[2]_i_3 
       (.I0(shift_out[2]),
        .I1(\lu_ctl_ex_reg[0] [1]),
        .I2(\hold_reg1_reg[27] [2]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [2]),
        .O(\u_dp/rf0_mux_out [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \dp_ipsr_7to2[3]_i_1 
       (.I0(\biu_rdata_reg[15] [3]),
        .I1(\mem_held_addr_reg[3] [3]),
        .I2(\u_dp/rf0_mux_out [3]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(\i_mult_out_reg[15]__1 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \dp_ipsr_7to2[3]_i_2 
       (.I0(shift_out[3]),
        .I1(\lu_ctl_ex_reg[0] [2]),
        .I2(\hold_reg1_reg[27] [3]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [3]),
        .O(\u_dp/rf0_mux_out [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \dp_ipsr_7to2[4]_i_1 
       (.I0(\biu_rdata_reg[15] [4]),
        .I1(\mem_held_addr_reg[7] [0]),
        .I2(\u_dp/rf0_mux_out [4]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(\i_mult_out_reg[15]__1 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \dp_ipsr_7to2[4]_i_2 
       (.I0(shift_out[4]),
        .I1(\lu_ctl_ex_reg[0] [3]),
        .I2(\hold_reg1_reg[27] [4]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [4]),
        .O(\u_dp/rf0_mux_out [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \dp_ipsr_7to2[5]_i_1 
       (.I0(\biu_rdata_reg[15] [5]),
        .I1(\mem_held_addr_reg[7] [1]),
        .I2(\u_dp/rf0_mux_out [5]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(\i_mult_out_reg[15]__1 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \dp_ipsr_7to2[5]_i_2 
       (.I0(shift_out[5]),
        .I1(\lu_ctl_ex_reg[0] [4]),
        .I2(\hold_reg1_reg[27] [5]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [5]),
        .O(\u_dp/rf0_mux_out [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \dp_ipsr_7to2[6]_i_1 
       (.I0(\biu_rdata_reg[15] [6]),
        .I1(\mem_held_addr_reg[7] [2]),
        .I2(\u_dp/rf0_mux_out [6]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(\i_mult_out_reg[15]__1 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \dp_ipsr_7to2[6]_i_2 
       (.I0(shift_out[6]),
        .I1(\lu_ctl_ex_reg[0] [5]),
        .I2(\hold_reg1_reg[27] [6]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [6]),
        .O(\u_dp/rf0_mux_out [6]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \dp_ipsr_7to2[6]_i_5 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [6]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \dp_ipsr_7to2[7]_i_1 
       (.I0(\biu_rdata_reg[15] [7]),
        .I1(\mem_held_addr_reg[7] [3]),
        .I2(\u_dp/rf0_mux_out [7]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(\i_mult_out_reg[15]__1 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \dp_ipsr_7to2[7]_i_2 
       (.I0(shift_out[7]),
        .I1(\lu_ctl_ex_reg[0] [6]),
        .I2(\hold_reg1_reg[27] [7]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [7]),
        .O(\u_dp/rf0_mux_out [7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \dp_ipsr_7to2[7]_i_5 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [7]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [7]));
  FDCE \dp_ipsr_7to2_reg[2] 
       (.C(HCLK),
        .CE(update_ipsr),
        .CLR(use_dp_ipsr_reg_0),
        .D(D[2]),
        .Q(dp_ipsr_7to2[2]));
  FDCE \dp_ipsr_7to2_reg[3] 
       (.C(HCLK),
        .CE(update_ipsr),
        .CLR(use_dp_ipsr_reg_0),
        .D(D[3]),
        .Q(dp_ipsr_7to2[3]));
  FDCE \dp_ipsr_7to2_reg[4] 
       (.C(HCLK),
        .CE(update_ipsr),
        .CLR(use_dp_ipsr_reg_0),
        .D(D[4]),
        .Q(dp_ipsr_7to2[4]));
  FDCE \dp_ipsr_7to2_reg[5] 
       (.C(HCLK),
        .CE(update_ipsr),
        .CLR(use_dp_ipsr_reg_0),
        .D(D[5]),
        .Q(dp_ipsr_7to2[5]));
  FDCE \dp_ipsr_7to2_reg[6] 
       (.C(HCLK),
        .CE(update_ipsr),
        .CLR(use_dp_ipsr_reg_0),
        .D(D[6]),
        .Q(dp_ipsr_7to2[6]));
  FDCE \dp_ipsr_7to2_reg[7] 
       (.C(HCLK),
        .CE(update_ipsr),
        .CLR(use_dp_ipsr_reg_0),
        .D(D[7]),
        .Q(dp_ipsr_7to2[7]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dp_tbit_reg_i_1
       (.I0(D[24]),
        .I1(update_tbit),
        .I2(dp_tbit_reg),
        .O(dp_tbit_reg_i_1_n_0));
  FDCE dp_tbit_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(dp_tbit_reg_i_1_n_0),
        .Q(dp_tbit_reg));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0EFE0)) 
    dreq_rd_ex_i_1
       (.I0(ldm_pop_ex_reg),
        .I1(load_ex_reg),
        .I2(last_uncond_phase_ex_reg_1),
        .I3(ldm_pop_ex),
        .I4(lsm_last_a_phase_ex),
        .I5(lsm_last_d_phase_ex_reg),
        .O(nxt_dreq_rd_ex));
  LUT4 #(
    .INIT(16'h88B8)) 
    dreq_wr_ex_i_1
       (.I0(nxt_ifetch2),
        .I1(last_uncond_phase_ex_reg_1),
        .I2(stm_push_ex),
        .I3(lsm_last_a_phase_ex),
        .O(nxt_dreq_wr_ex));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h32)) 
    dreq_wr_ex_i_2
       (.I0(\instr_de_reg[11] ),
        .I1(kill_instr_de),
        .I2(\instr_de_reg[11]_2 ),
        .O(nxt_ifetch2));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exc_ret[2]_i_1 
       (.I0(\pc_de_reg[31] [2]),
        .I1(i_mcode_dec0),
        .I2(\exc_ret_reg_n_0_[2] ),
        .O(\exc_ret[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exc_ret[3]_i_1 
       (.I0(\pc_de_reg[31] [3]),
        .I1(i_mcode_dec0),
        .I2(p_0_in7_in),
        .O(\exc_ret[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \exc_ret[3]_i_2 
       (.I0(\exc_ret[3]_i_3_n_0 ),
        .I1(excpt_state[2]),
        .I2(mcode_req__3),
        .I3(excpt_state[4]),
        .I4(excpt_state[1]),
        .I5(biu_rdy),
        .O(i_mcode_dec0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \exc_ret[3]_i_3 
       (.I0(excpt_state[3]),
        .I1(excpt_state[0]),
        .O(\exc_ret[3]_i_3_n_0 ));
  FDPE \exc_ret_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .D(\exc_ret[2]_i_1_n_0 ),
        .PRE(i_dbg_wdata_sel_ex_reg_0),
        .Q(\exc_ret_reg_n_0_[2] ));
  FDPE \exc_ret_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .D(\exc_ret[3]_i_1_n_0 ),
        .PRE(i_dbg_wdata_sel_ex_reg_0),
        .Q(p_0_in7_in));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    excpt_inv_imm_de_i_1
       (.I0(excpt_state[0]),
        .I1(excpt_state[2]),
        .I2(excpt_state[1]),
        .I3(excpt_state[3]),
        .I4(excpt_state[4]),
        .O(excpt_inv_imm));
  FDCE excpt_inv_imm_de_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(excpt_inv_imm),
        .Q(excpt_inv_imm_de));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hE0000041)) 
    excpt_isb_de_i_1
       (.I0(excpt_state[1]),
        .I1(excpt_state[2]),
        .I2(excpt_state[0]),
        .I3(excpt_state[4]),
        .I4(excpt_state[3]),
        .O(excpt_isb_de_i_1_n_0));
  FDCE excpt_isb_de_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(SYSRESETn_1),
        .D(excpt_isb_de_i_1_n_0),
        .Q(excpt_isb_de));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    excpt_ld_pc_de_i_1
       (.I0(excpt_state[0]),
        .I1(excpt_state[2]),
        .I2(excpt_state[1]),
        .I3(excpt_state[3]),
        .I4(excpt_state[4]),
        .O(excpt_ld_pc));
  FDCE excpt_ld_pc_de_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(excpt_ld_pc),
        .Q(excpt_ld_pc_de));
  FDCE excpt_ld_pc_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(SYSRESETn_0),
        .D(excpt_ld_pc_de),
        .Q(excpt_ld_pc_ex));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    excpt_mask_sp_de_i_1
       (.I0(excpt_state[3]),
        .I1(excpt_state[1]),
        .I2(excpt_state[0]),
        .I3(excpt_state[4]),
        .I4(excpt_state[2]),
        .O(excpt_mask_sp));
  FDCE excpt_mask_sp_de_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(excpt_mask_sp),
        .Q(excpt_mask_sp_de));
  FDCE excpt_mask_write_de_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(g0_b0_n_0),
        .Q(excpt_mask_write_de));
  FDCE excpt_mask_write_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(SYSRESETn_2),
        .D(excpt_mask_write_de),
        .Q(excpt_mask_write_ex));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    excpt_ret_de_i_1
       (.I0(branching_ex),
        .I1(count[0]),
        .I2(count[1]),
        .I3(mode),
        .I4(micro_code_fe),
        .I5(\pc_reg[29] ),
        .O(excpt_ret_fe));
  LUT4 #(
    .INIT(16'h4F44)) 
    excpt_ret_de_i_3
       (.I0(last_instr_faulted_reg_0),
        .I1(pop_pc_ex),
        .I2(br_lr_ex),
        .I3(tbit_ex),
        .O(excpt_ret_fe1));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    excpt_ret_ld_pc_de_i_1
       (.I0(excpt_state[3]),
        .I1(excpt_state[2]),
        .I2(excpt_state[0]),
        .I3(excpt_state[1]),
        .O(excpt_ret_ld_pc));
  FDCE excpt_ret_ld_pc_de_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(excpt_ret_ld_pc),
        .Q(excpt_ret_ld_pc_de));
  FDCE excpt_ret_ld_pc_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(SYSRESETn_0),
        .D(excpt_ret_ld_pc_de),
        .Q(excpt_ret_ld_pc_ex));
  LUT6 #(
    .INIT(64'h023E323E0EF20ECE)) 
    \excpt_state[0]_i_1 
       (.I0(\excpt_state[0]_i_2_n_0 ),
        .I1(excpt_state[3]),
        .I2(excpt_state[4]),
        .I3(excpt_state[0]),
        .I4(excpt_state[2]),
        .I5(excpt_state[1]),
        .O(nxt_excpt_state[0]));
  LUT6 #(
    .INIT(64'h000000002F20FFFF)) 
    \excpt_state[0]_i_2 
       (.I0(lockup_pend_reg),
        .I1(i_mcode_dec),
        .I2(excpt_state[1]),
        .I3(mcode_req__3),
        .I4(excpt_state[2]),
        .I5(excpt_state[0]),
        .O(\excpt_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFF3C2FF0C00)) 
    \excpt_state[1]_i_1 
       (.I0(lockup_pend_reg),
        .I1(excpt_state[3]),
        .I2(excpt_state[4]),
        .I3(excpt_state[2]),
        .I4(excpt_state[1]),
        .I5(excpt_state[0]),
        .O(nxt_excpt_state[1]));
  LUT6 #(
    .INIT(64'hCECF0E003F000F30)) 
    \excpt_state[2]_i_1 
       (.I0(\excpt_state[2]_i_2_n_0 ),
        .I1(excpt_state[3]),
        .I2(excpt_state[4]),
        .I3(excpt_state[2]),
        .I4(excpt_state[0]),
        .I5(excpt_state[1]),
        .O(nxt_excpt_state[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \excpt_state[2]_i_2 
       (.I0(excpt_state[0]),
        .I1(lockup_pend_reg),
        .I2(i_mcode_dec),
        .O(\excpt_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3A3A3A3ACAFACACA)) 
    \excpt_state[3]_i_1 
       (.I0(\excpt_state[3]_i_2_n_0 ),
        .I1(excpt_state[3]),
        .I2(excpt_state[4]),
        .I3(excpt_state[0]),
        .I4(excpt_state[2]),
        .I5(excpt_state[1]),
        .O(nxt_excpt_state[3]));
  LUT6 #(
    .INIT(64'h6E6A6A6A8A8A8A8A)) 
    \excpt_state[3]_i_2 
       (.I0(excpt_state[3]),
        .I1(excpt_state[2]),
        .I2(excpt_state[0]),
        .I3(i_mcode_dec),
        .I4(lockup_pend_reg),
        .I5(excpt_state[1]),
        .O(\excpt_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3030F1F0F0F0F0C0)) 
    \excpt_state[4]_i_1 
       (.I0(lockup_pend_reg),
        .I1(excpt_state[3]),
        .I2(excpt_state[4]),
        .I3(excpt_state[2]),
        .I4(excpt_state[0]),
        .I5(excpt_state[1]),
        .O(nxt_excpt_state[4]));
  FDCE \excpt_state_reg[0] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(nxt_excpt_state[0]),
        .Q(excpt_state[0]));
  FDCE \excpt_state_reg[1] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(nxt_excpt_state[1]),
        .Q(excpt_state[1]));
  FDCE \excpt_state_reg[2] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(nxt_excpt_state[2]),
        .Q(excpt_state[2]));
  FDCE \excpt_state_reg[3] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(nxt_excpt_state[3]),
        .Q(excpt_state[3]));
  FDCE \excpt_state_reg[4] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(nxt_excpt_state[4]),
        .Q(excpt_state[4]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    excpt_up_ipsr_de_i_1
       (.I0(excpt_state[0]),
        .I1(excpt_state[4]),
        .I2(excpt_state[2]),
        .I3(excpt_state[3]),
        .I4(reset_code),
        .I5(excpt_state[1]),
        .O(excpt_up_ipsr));
  FDCE excpt_up_ipsr_de_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(SYSRESETn_1),
        .D(excpt_up_ipsr),
        .Q(excpt_up_ipsr_de));
  FDCE excpt_up_ipsr_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(SYSRESETn_1),
        .D(excpt_up_ipsr_de),
        .Q(excpt_up_ipsr_ex));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h00000111)) 
    excpt_zero_a_de_i_1
       (.I0(excpt_state[3]),
        .I1(excpt_state[2]),
        .I2(excpt_state[1]),
        .I3(excpt_state[4]),
        .I4(excpt_state[0]),
        .O(excpt_zero_a_de_i_1_n_0));
  FDCE excpt_zero_a_de_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(SYSRESETn_2),
        .D(excpt_zero_a_de_i_1_n_0),
        .Q(excpt_zero_a_de));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h04FF0504)) 
    fetch_internal_i_1
       (.I0(\pc_reg[31] [0]),
        .I1(br_first_ex),
        .I2(int_fault_ex_reg_0),
        .I3(fetch_phase),
        .I4(fetch_internal_reg),
        .O(nxt_fetch_internal));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    first32_ex_i_1
       (.I0(Q[13]),
        .I1(Q[15]),
        .I2(first32_ex_reg_0),
        .I3(Q[11]),
        .I4(first32_ex_reg_1),
        .I5(kill_undef_de),
        .O(first32_ex_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF222222F2)) 
    first32_ex_i_2
       (.I0(LOCKUP),
        .I1(int_fault_ex_reg_0),
        .I2(excpt_state[2]),
        .I3(int_fault_ex_i_4_n_0),
        .I4(any_dsb_ex_i_2_n_0),
        .I5(i_nvic_excpt_svc_valid_i_6_n_0),
        .O(kill_undef_de));
  LUT6 #(
    .INIT(64'h08FB080808080808)) 
    first_pop_pc_ex_i_1
       (.I0(p_10_in),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(last_phase_ex1),
        .I3(last_instr_faulted_reg_0),
        .I4(pop_pc_ex),
        .I5(nxt_ldm_base),
        .O(nxt_first_pop_pc_ex));
  LUT4 #(
    .INIT(16'h4F44)) 
    first_pop_pc_ex_i_2
       (.I0(last_instr_faulted),
        .I1(excpt_ret_ld_pc_de),
        .I2(last_instr_faulted_reg_0),
        .I3(excpt_ld_pc_de),
        .O(p_10_in));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h08)) 
    force_hf_i_1
       (.I0(first_ex_phase),
        .I1(force_ipsr_reg_0),
        .I2(active_sp),
        .O(nxt_force_hf));
  FDCE force_hf_reg
       (.C(HCLK),
        .CE(update_ipsr),
        .CLR(use_dp_ipsr_reg_0),
        .D(nxt_force_hf),
        .Q(force_hf));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    force_ipsr_i_1
       (.I0(force_ipsr_reg_0),
        .I1(first_ex_phase),
        .O(nvic_excpt_ret_taken));
  FDCE force_ipsr_reg
       (.C(HCLK),
        .CE(update_ipsr),
        .CLR(use_dp_ipsr_reg_0),
        .D(nvic_excpt_ret_taken),
        .Q(force_ipsr));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h80)) 
    fptr_align_i_3
       (.I0(push_xpsr_ex),
        .I1(first_ex_phase),
        .I2(biu_rdy),
        .O(update_fptr_align0));
  FDCE fptr_align_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(fptr_align_reg_0),
        .Q(fptr_align));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h0049C80C)) 
    g0_b0
       (.I0(excpt_state[0]),
        .I1(excpt_state[1]),
        .I2(excpt_state[2]),
        .I3(excpt_state[3]),
        .I4(excpt_state[4]),
        .O(g0_b0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].ram_block_reg_0_0_i_1 
       (.I0(O[2]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[13]),
        .O(\biu_addr_31_29_reg_reg[31] [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].ram_block_reg_0_0_i_10 
       (.I0(\mem_held_addr_reg[7] [1]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[4]),
        .O(\biu_addr_31_29_reg_reg[31] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].ram_block_reg_0_0_i_11 
       (.I0(\mem_held_addr_reg[7] [0]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[3]),
        .O(\biu_addr_31_29_reg_reg[31] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].ram_block_reg_0_0_i_12 
       (.I0(\mem_held_addr_reg[3] [3]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[2]),
        .O(\biu_addr_31_29_reg_reg[31] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].ram_block_reg_0_0_i_13 
       (.I0(\mem_held_addr_reg[3] [2]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[1]),
        .O(\biu_addr_31_29_reg_reg[31] [2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \genblk3[1].ram_block_reg_0_0_i_14 
       (.I0(b_reg_0[3]),
        .I1(wdata_mux_ctl_ex[0]),
        .I2(wdata_mux_ctl_ex[1]),
        .I3(\u_dp/wdata_mux [3]),
        .O(p_1_in2_in[2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \genblk3[1].ram_block_reg_0_0_i_15 
       (.I0(b_reg_0[2]),
        .I1(wdata_mux_ctl_ex[0]),
        .I2(wdata_mux_ctl_ex[1]),
        .I3(\u_dp/wdata_mux [2]),
        .O(p_1_in2_in[1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \genblk3[1].ram_block_reg_0_0_i_17 
       (.I0(b_reg_0[0]),
        .I1(wdata_mux_ctl_ex[0]),
        .I2(wdata_mux_ctl_ex[1]),
        .I3(\u_dp/wdata_mux [0]),
        .O(p_1_in2_in[0]));
  LUT6 #(
    .INIT(64'h00000000F8F8FFF8)) 
    \genblk3[1].ram_block_reg_0_0_i_19 
       (.I0(first_ex_phase),
        .I1(branch_ex),
        .I2(last_phase_ex1),
        .I3(dreq_rd_ex_reg),
        .I4(biu_write_reg),
        .I5(\wdata_reg[6] ),
        .O(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].ram_block_reg_0_0_i_2 
       (.I0(O[1]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[12]),
        .O(\biu_addr_31_29_reg_reg[31] [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].ram_block_reg_0_0_i_3 
       (.I0(O[0]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[11]),
        .O(\biu_addr_31_29_reg_reg[31] [12]));
  LUT6 #(
    .INIT(64'h2000200020FF2000)) 
    \genblk3[1].ram_block_reg_0_0_i_33 
       (.I0(nvic_excpt_num[3]),
        .I1(\xpsr_m_ctl_ex_reg[2] [2]),
        .I2(\xpsr_m_ctl_ex_reg[2] [0]),
        .I3(\wdata_mux_ctl_ex_reg[1] ),
        .I4(\hold_reg2_reg[27] [3]),
        .I5(\wdata_reg[6] ),
        .O(\u_dp/wdata_mux [3]));
  LUT6 #(
    .INIT(64'h2000200020FF2000)) 
    \genblk3[1].ram_block_reg_0_0_i_34 
       (.I0(nvic_excpt_num[2]),
        .I1(\xpsr_m_ctl_ex_reg[2] [2]),
        .I2(\xpsr_m_ctl_ex_reg[2] [0]),
        .I3(\wdata_mux_ctl_ex_reg[1] ),
        .I4(\hold_reg2_reg[27] [2]),
        .I5(\wdata_reg[6] ),
        .O(\u_dp/wdata_mux [2]));
  LUT5 #(
    .INIT(32'hAAAAFBAA)) 
    \genblk3[1].ram_block_reg_0_0_i_36 
       (.I0(\genblk3[1].ram_block_reg_0_0_i_38_n_0 ),
        .I1(wdata_mux_ctl_ex[1]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(\hold_reg2_reg[27] [0]),
        .I4(\wdata_reg[6] ),
        .O(\u_dp/wdata_mux [0]));
  LUT6 #(
    .INIT(64'h0000B80000000000)) 
    \genblk3[1].ram_block_reg_0_0_i_38 
       (.I0(nvic_primask),
        .I1(use_primask_ex),
        .I2(r_int_actv_reg_1),
        .I3(\xpsr_m_ctl_ex_reg[2] [0]),
        .I4(wdata_mux_ctl_ex[0]),
        .I5(wdata_mux_ctl_ex[1]),
        .O(\genblk3[1].ram_block_reg_0_0_i_38_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].ram_block_reg_0_0_i_4 
       (.I0(\mem_held_addr_reg[11] [3]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[10]),
        .O(\biu_addr_31_29_reg_reg[31] [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].ram_block_reg_0_0_i_5 
       (.I0(\mem_held_addr_reg[11] [2]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[9]),
        .O(\biu_addr_31_29_reg_reg[31] [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].ram_block_reg_0_0_i_6 
       (.I0(\mem_held_addr_reg[11] [1]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[8]),
        .O(\biu_addr_31_29_reg_reg[31] [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].ram_block_reg_0_0_i_7 
       (.I0(\mem_held_addr_reg[11] [0]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[7]),
        .O(\biu_addr_31_29_reg_reg[31] [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].ram_block_reg_0_0_i_8 
       (.I0(\mem_held_addr_reg[7] [3]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[6]),
        .O(\biu_addr_31_29_reg_reg[31] [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk3[1].ram_block_reg_0_0_i_9 
       (.I0(\mem_held_addr_reg[7] [2]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[5]),
        .O(\biu_addr_31_29_reg_reg[31] [6]));
  LUT5 #(
    .INIT(32'h02CE0202)) 
    \genblk3[1].ram_block_reg_0_1_i_1 
       (.I0(b_reg_0[7]),
        .I1(wdata_mux_ctl_ex[0]),
        .I2(wdata_mux_ctl_ex[1]),
        .I3(\wdata_reg[6] ),
        .I4(\hold_reg2_reg[27] [7]),
        .O(p_1_in2_in[6]));
  LUT5 #(
    .INIT(32'h02CE0202)) 
    \genblk3[1].ram_block_reg_0_1_i_2 
       (.I0(b_reg_0[6]),
        .I1(wdata_mux_ctl_ex[0]),
        .I2(wdata_mux_ctl_ex[1]),
        .I3(\wdata_reg[6] ),
        .I4(\hold_reg2_reg[27] [6]),
        .O(p_1_in2_in[5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \genblk3[1].ram_block_reg_0_1_i_3 
       (.I0(b_reg_0[5]),
        .I1(wdata_mux_ctl_ex[0]),
        .I2(wdata_mux_ctl_ex[1]),
        .I3(\u_dp/wdata_mux [5]),
        .O(p_1_in2_in[4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \genblk3[1].ram_block_reg_0_1_i_4 
       (.I0(b_reg_0[4]),
        .I1(wdata_mux_ctl_ex[0]),
        .I2(wdata_mux_ctl_ex[1]),
        .I3(\u_dp/wdata_mux [4]),
        .O(p_1_in2_in[3]));
  LUT6 #(
    .INIT(64'h2000200020FF2000)) 
    \genblk3[1].ram_block_reg_0_1_i_5 
       (.I0(nvic_excpt_num[5]),
        .I1(\xpsr_m_ctl_ex_reg[2] [2]),
        .I2(\xpsr_m_ctl_ex_reg[2] [0]),
        .I3(\wdata_mux_ctl_ex_reg[1] ),
        .I4(\hold_reg2_reg[27] [5]),
        .I5(\wdata_reg[6] ),
        .O(\u_dp/wdata_mux [5]));
  LUT6 #(
    .INIT(64'h2000200020FF2000)) 
    \genblk3[1].ram_block_reg_0_1_i_6 
       (.I0(r_int_actv_reg),
        .I1(\xpsr_m_ctl_ex_reg[2] [2]),
        .I2(\xpsr_m_ctl_ex_reg[2] [0]),
        .I3(\wdata_mux_ctl_ex_reg[1] ),
        .I4(\hold_reg2_reg[27] [4]),
        .I5(\wdata_reg[6] ),
        .O(\u_dp/wdata_mux [4]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \genblk3[1].ram_block_reg_1_0_i_1__0 
       (.I0(b_reg_0[3]),
        .I1(ls_byte_ex_reg),
        .I2(b_reg_0[11]),
        .I3(wdata_mux_ctl_ex[0]),
        .I4(wdata_mux_ctl_ex[1]),
        .I5(\u_dp/wdata_mux [11]),
        .O(p_1_in2_in[10]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \genblk3[1].ram_block_reg_1_0_i_2 
       (.I0(b_reg_0[2]),
        .I1(ls_byte_ex_reg),
        .I2(b_reg_0[10]),
        .I3(wdata_mux_ctl_ex[0]),
        .I4(wdata_mux_ctl_ex[1]),
        .I5(\u_dp/wdata_mux [10]),
        .O(p_1_in2_in[9]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \genblk3[1].ram_block_reg_1_0_i_3 
       (.I0(b_reg_0[1]),
        .I1(ls_byte_ex_reg),
        .I2(b_reg_0[9]),
        .I3(wdata_mux_ctl_ex[0]),
        .I4(wdata_mux_ctl_ex[1]),
        .I5(\u_dp/wdata_mux [9]),
        .O(p_1_in2_in[8]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \genblk3[1].ram_block_reg_1_0_i_4 
       (.I0(b_reg_0[0]),
        .I1(ls_byte_ex_reg),
        .I2(b_reg_0[8]),
        .I3(wdata_mux_ctl_ex[0]),
        .I4(wdata_mux_ctl_ex[1]),
        .I5(\u_dp/wdata_mux [8]),
        .O(p_1_in2_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \genblk3[1].ram_block_reg_1_0_i_6 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [11]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [11]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \genblk3[1].ram_block_reg_1_0_i_7 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [10]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [10]));
  LUT6 #(
    .INIT(64'h00800080FF8F0080)) 
    \genblk3[1].ram_block_reg_1_0_i_8 
       (.I0(fptr_align),
        .I1(push_xpsr_ex),
        .I2(wdata_mux_ctl_ex[1]),
        .I3(wdata_mux_ctl_ex[0]),
        .I4(\hold_reg2_reg[27] [9]),
        .I5(\wdata_reg[6] ),
        .O(\u_dp/wdata_mux [9]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \genblk3[1].ram_block_reg_1_0_i_9 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [8]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [8]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \genblk3[1].ram_block_reg_1_1_i_1 
       (.I0(b_reg_0[7]),
        .I1(ls_byte_ex_reg),
        .I2(b_reg_0[15]),
        .I3(wdata_mux_ctl_ex[0]),
        .I4(wdata_mux_ctl_ex[1]),
        .I5(\u_dp/wdata_mux [15]),
        .O(p_1_in2_in[14]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \genblk3[1].ram_block_reg_1_1_i_2 
       (.I0(b_reg_0[6]),
        .I1(ls_byte_ex_reg),
        .I2(b_reg_0[14]),
        .I3(wdata_mux_ctl_ex[0]),
        .I4(wdata_mux_ctl_ex[1]),
        .I5(\u_dp/wdata_mux [14]),
        .O(p_1_in2_in[13]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \genblk3[1].ram_block_reg_1_1_i_3 
       (.I0(b_reg_0[5]),
        .I1(ls_byte_ex_reg),
        .I2(b_reg_0[13]),
        .I3(wdata_mux_ctl_ex[0]),
        .I4(wdata_mux_ctl_ex[1]),
        .I5(\u_dp/wdata_mux [13]),
        .O(p_1_in2_in[12]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \genblk3[1].ram_block_reg_1_1_i_4 
       (.I0(b_reg_0[4]),
        .I1(ls_byte_ex_reg),
        .I2(b_reg_0[12]),
        .I3(wdata_mux_ctl_ex[0]),
        .I4(wdata_mux_ctl_ex[1]),
        .I5(\u_dp/wdata_mux [12]),
        .O(p_1_in2_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \genblk3[1].ram_block_reg_1_1_i_5 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [15]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [15]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \genblk3[1].ram_block_reg_1_1_i_6 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [14]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [14]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \genblk3[1].ram_block_reg_1_1_i_7 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [13]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [13]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \genblk3[1].ram_block_reg_1_1_i_8 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [12]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [12]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \genblk3[1].ram_block_reg_2_0_i_10 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [16]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [16]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \genblk3[1].ram_block_reg_2_0_i_1__0 
       (.I0(b_reg_0[19]),
        .I1(ls_half_ex_reg_0),
        .I2(ls_byte_ex_reg),
        .I3(b_reg_0[3]),
        .I4(\wdata_mux_ctl_ex_reg[0] ),
        .I5(\u_dp/wdata_mux [19]),
        .O(p_1_in2_in[18]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \genblk3[1].ram_block_reg_2_0_i_2 
       (.I0(b_reg_0[18]),
        .I1(ls_half_ex_reg_0),
        .I2(ls_byte_ex_reg),
        .I3(b_reg_0[2]),
        .I4(\wdata_mux_ctl_ex_reg[0] ),
        .I5(\u_dp/wdata_mux [18]),
        .O(p_1_in2_in[17]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \genblk3[1].ram_block_reg_2_0_i_3 
       (.I0(b_reg_0[17]),
        .I1(ls_half_ex_reg_0),
        .I2(ls_byte_ex_reg),
        .I3(b_reg_0[1]),
        .I4(\wdata_mux_ctl_ex_reg[0] ),
        .I5(\u_dp/wdata_mux [17]),
        .O(p_1_in2_in[16]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \genblk3[1].ram_block_reg_2_0_i_4 
       (.I0(b_reg_0[16]),
        .I1(ls_half_ex_reg_0),
        .I2(ls_byte_ex_reg),
        .I3(b_reg_0[0]),
        .I4(\wdata_mux_ctl_ex_reg[0] ),
        .I5(\u_dp/wdata_mux [16]),
        .O(p_1_in2_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \genblk3[1].ram_block_reg_2_0_i_7 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [19]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [19]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \genblk3[1].ram_block_reg_2_0_i_8 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [18]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [18]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \genblk3[1].ram_block_reg_2_0_i_9 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [17]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [17]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \genblk3[1].ram_block_reg_2_1_i_1 
       (.I0(b_reg_0[23]),
        .I1(ls_half_ex_reg_0),
        .I2(ls_byte_ex_reg),
        .I3(b_reg_0[7]),
        .I4(\wdata_mux_ctl_ex_reg[0] ),
        .I5(\u_dp/wdata_mux [23]),
        .O(p_1_in2_in[22]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \genblk3[1].ram_block_reg_2_1_i_2 
       (.I0(b_reg_0[22]),
        .I1(ls_half_ex_reg_0),
        .I2(ls_byte_ex_reg),
        .I3(b_reg_0[6]),
        .I4(\wdata_mux_ctl_ex_reg[0] ),
        .I5(\u_dp/wdata_mux [22]),
        .O(p_1_in2_in[21]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \genblk3[1].ram_block_reg_2_1_i_3 
       (.I0(b_reg_0[21]),
        .I1(ls_half_ex_reg_0),
        .I2(ls_byte_ex_reg),
        .I3(b_reg_0[5]),
        .I4(\wdata_mux_ctl_ex_reg[0] ),
        .I5(\u_dp/wdata_mux [21]),
        .O(p_1_in2_in[20]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \genblk3[1].ram_block_reg_2_1_i_4 
       (.I0(b_reg_0[20]),
        .I1(ls_half_ex_reg_0),
        .I2(ls_byte_ex_reg),
        .I3(b_reg_0[4]),
        .I4(\wdata_mux_ctl_ex_reg[0] ),
        .I5(\u_dp/wdata_mux [20]),
        .O(p_1_in2_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \genblk3[1].ram_block_reg_2_1_i_5 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [23]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [23]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \genblk3[1].ram_block_reg_2_1_i_6 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [22]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [22]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \genblk3[1].ram_block_reg_2_1_i_7 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [21]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [21]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \genblk3[1].ram_block_reg_2_1_i_8 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [20]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [20]));
  LUT6 #(
    .INIT(64'hA800A800A8FFA800)) 
    \genblk3[1].ram_block_reg_3_0_i_11 
       (.I0(\pc_de_reg[0] ),
        .I1(push_xpsr_ex),
        .I2(xpsr_bit24_ex1),
        .I3(\wdata_mux_ctl_ex_reg[1] ),
        .I4(\hold_reg2_reg[27] [24]),
        .I5(\wdata_reg[6] ),
        .O(\u_dp/wdata_mux [24]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \genblk3[1].ram_block_reg_3_0_i_12 
       (.I0(excpt_state[3]),
        .I1(excpt_state[0]),
        .I2(excpt_state[4]),
        .I3(excpt_state[1]),
        .O(dbg_reg_acc_ex));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \genblk3[1].ram_block_reg_3_0_i_13 
       (.I0(excpt_state[1]),
        .I1(excpt_state[4]),
        .I2(excpt_state[0]),
        .I3(excpt_state[3]),
        .I4(\xpsr_m_ctl_ex_reg[2] [2]),
        .I5(\xpsr_m_ctl_ex_reg[2] [1]),
        .O(xpsr_bit24_ex1));
  LUT5 #(
    .INIT(32'h02CE0202)) 
    \genblk3[1].ram_block_reg_3_0_i_1__0 
       (.I0(mem_w_data[3]),
        .I1(wdata_mux_ctl_ex[0]),
        .I2(wdata_mux_ctl_ex[1]),
        .I3(\wdata_reg[6] ),
        .I4(\hold_reg2_reg[27] [27]),
        .O(p_1_in2_in[26]));
  LUT5 #(
    .INIT(32'h02CE0202)) 
    \genblk3[1].ram_block_reg_3_0_i_2 
       (.I0(mem_w_data[2]),
        .I1(wdata_mux_ctl_ex[0]),
        .I2(wdata_mux_ctl_ex[1]),
        .I3(\wdata_reg[6] ),
        .I4(\hold_reg2_reg[27] [26]),
        .O(p_1_in2_in[25]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \genblk3[1].ram_block_reg_3_0_i_3 
       (.I0(mem_w_data[1]),
        .I1(wdata_mux_ctl_ex[0]),
        .I2(wdata_mux_ctl_ex[1]),
        .I3(\u_dp/wdata_mux [25]),
        .O(p_1_in2_in[24]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \genblk3[1].ram_block_reg_3_0_i_4 
       (.I0(mem_w_data[0]),
        .I1(wdata_mux_ctl_ex[0]),
        .I2(wdata_mux_ctl_ex[1]),
        .I3(\u_dp/wdata_mux [24]),
        .O(p_1_in2_in[23]));
  LUT6 #(
    .INIT(64'h8000800080FF8000)) 
    \genblk3[1].ram_block_reg_3_0_i_9 
       (.I0(use_primask_ex),
        .I1(dbg_reg_acc_ex),
        .I2(active_sp),
        .I3(\wdata_mux_ctl_ex_reg[1] ),
        .I4(\hold_reg2_reg[27] [25]),
        .I5(\wdata_reg[6] ),
        .O(\u_dp/wdata_mux [25]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \held_instr0[15]_i_1 
       (.I0(p_32_in),
        .I1(\write_addr_reg[1]_0 [0]),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \held_instr1[15]_i_1 
       (.I0(\write_addr_reg[1]_0 [0]),
        .I1(p_32_in),
        .O(held_fault1_reg));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    hi_pre_fetch_addr_i_1
       (.I0(\mem_held_addr_reg[3] [1]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[0]),
        .I3(seq_fetch_addr[0]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [0]));
  LUT6 #(
    .INIT(64'h00000000EC2CE020)) 
    \hold_reg2[0]_i_1 
       (.I0(\pc_de_reg[31] [0]),
        .I1(pc_mux_ctl_ex),
        .I2(\pre_pc_mux_ctl_ex_reg[1] ),
        .I3(\pc_ex_reg[31] [0]),
        .I4(\biu_rdata_reg[0] ),
        .I5(last_uncond_phase_ex_reg_0),
        .O(\hold_reg2_reg[31] [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[10]_i_1 
       (.I0(p_2_in__0[1]),
        .I1(\pc_reg[31]_1 [9]),
        .I2(\pc_ex_reg[31] [10]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [10]),
        .O(\hold_reg2_reg[31] [10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[11]_i_1 
       (.I0(p_2_in__0[2]),
        .I1(\pc_reg[31]_1 [10]),
        .I2(\pc_ex_reg[31] [11]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [11]),
        .O(\hold_reg2_reg[31] [11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[12]_i_1 
       (.I0(p_2_in__0[3]),
        .I1(\pc_reg[31]_1 [11]),
        .I2(\pc_ex_reg[31] [12]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [12]),
        .O(\hold_reg2_reg[31] [12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[13]_i_1 
       (.I0(p_2_in__0[4]),
        .I1(\pc_reg[31]_1 [12]),
        .I2(\pc_ex_reg[31] [13]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [13]),
        .O(\hold_reg2_reg[31] [13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[14]_i_1 
       (.I0(p_2_in__0[5]),
        .I1(\pc_reg[31]_1 [13]),
        .I2(\pc_ex_reg[31] [14]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [14]),
        .O(\hold_reg2_reg[31] [14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[15]_i_1 
       (.I0(p_2_in),
        .I1(\pc_reg[31]_1 [14]),
        .I2(\pc_ex_reg[31] [15]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [15]),
        .O(\hold_reg2_reg[31] [15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[16]_i_1 
       (.I0(p_1_in__0[0]),
        .I1(\pc_reg[31]_1 [15]),
        .I2(\pc_ex_reg[31] [16]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [16]),
        .O(\hold_reg2_reg[31] [16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[17]_i_1 
       (.I0(p_1_in__0[1]),
        .I1(\pc_reg[31]_1 [16]),
        .I2(\pc_ex_reg[31] [17]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [17]),
        .O(\hold_reg2_reg[31] [17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[18]_i_1 
       (.I0(p_1_in__0[2]),
        .I1(\pc_reg[31]_1 [17]),
        .I2(\pc_ex_reg[31] [18]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [18]),
        .O(\hold_reg2_reg[31] [18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[19]_i_1 
       (.I0(p_1_in__0[3]),
        .I1(\pc_reg[31]_1 [18]),
        .I2(\pc_ex_reg[31] [19]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [19]),
        .O(\hold_reg2_reg[31] [19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[1]_i_1 
       (.I0(\biu_rdata_reg[1] ),
        .I1(\pc_reg[31]_1 [0]),
        .I2(\pc_ex_reg[31] [1]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [1]),
        .O(\hold_reg2_reg[31] [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[20]_i_1 
       (.I0(p_1_in__0[4]),
        .I1(\pc_reg[31]_1 [19]),
        .I2(\pc_ex_reg[31] [20]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [20]),
        .O(\hold_reg2_reg[31] [20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[21]_i_1 
       (.I0(p_1_in__0[5]),
        .I1(\pc_reg[31]_1 [20]),
        .I2(\pc_ex_reg[31] [21]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [21]),
        .O(\hold_reg2_reg[31] [21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[22]_i_1 
       (.I0(p_1_in__0[6]),
        .I1(\pc_reg[31]_1 [21]),
        .I2(\pc_ex_reg[31] [22]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [22]),
        .O(\hold_reg2_reg[31] [22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[23]_i_1 
       (.I0(p_1_in),
        .I1(\pc_reg[31]_1 [22]),
        .I2(\pc_ex_reg[31] [23]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [23]),
        .O(\hold_reg2_reg[31] [23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[24]_i_1 
       (.I0(p_0_in1_in[0]),
        .I1(\pc_reg[31]_1 [23]),
        .I2(\pc_ex_reg[31] [24]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [24]),
        .O(\hold_reg2_reg[31] [24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[25]_i_1 
       (.I0(p_0_in1_in[1]),
        .I1(\pc_reg[31]_1 [24]),
        .I2(\pc_ex_reg[31] [25]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [25]),
        .O(\hold_reg2_reg[31] [25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[26]_i_1 
       (.I0(p_0_in1_in[2]),
        .I1(\pc_reg[31]_1 [25]),
        .I2(\pc_ex_reg[31] [26]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [26]),
        .O(\hold_reg2_reg[31] [26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[27]_i_1 
       (.I0(p_0_in1_in[3]),
        .I1(\pc_reg[31]_1 [26]),
        .I2(\pc_ex_reg[31] [27]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [27]),
        .O(\hold_reg2_reg[31] [27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[28]_i_1 
       (.I0(p_0_in1_in[4]),
        .I1(\pc_reg[31]_1 [27]),
        .I2(\pc_ex_reg[31] [28]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [28]),
        .O(\hold_reg2_reg[31] [28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[29]_i_1 
       (.I0(p_0_in1_in[5]),
        .I1(\pc_reg[31]_1 [28]),
        .I2(\pc_ex_reg[31] [29]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [29]),
        .O(\hold_reg2_reg[31] [29]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[2]_i_1 
       (.I0(\biu_rdata_reg[2] ),
        .I1(\pc_reg[31]_1 [1]),
        .I2(\pc_ex_reg[31] [2]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [2]),
        .O(\hold_reg2_reg[31] [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[30]_i_1 
       (.I0(p_0_in1_in[6]),
        .I1(\pc_reg[31]_1 [29]),
        .I2(\pc_ex_reg[31] [30]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [30]),
        .O(\hold_reg2_reg[31] [30]));
  LUT6 #(
    .INIT(64'h0000A888AAAAA888)) 
    \hold_reg2[31]_i_1 
       (.I0(biu_rdy),
        .I1(ldm_base_load),
        .I2(br_lr_ex),
        .I3(first_ex_phase),
        .I4(last_uncond_phase_ex_reg_0),
        .I5(micro_code_fe),
        .O(\hold_reg2_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[31]_i_2 
       (.I0(p_0_in__0),
        .I1(\pc_reg[31]_1 [30]),
        .I2(\pc_ex_reg[31] [31]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [31]),
        .O(\hold_reg2_reg[31] [31]));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \hold_reg2[31]_i_4 
       (.I0(first32_ex_reg_1),
        .I1(last_instr_faulted_reg_0),
        .I2(int_fault_ex),
        .I3(last_uncond_phase_ex_reg_1),
        .I4(pre_pc_mux_ctl_ex),
        .O(pc_mux_ctl_ex));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[3]_i_1 
       (.I0(\biu_rdata_reg[3] ),
        .I1(\pc_reg[31]_1 [2]),
        .I2(\pc_ex_reg[31] [3]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [3]),
        .O(\hold_reg2_reg[31] [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[4]_i_1 
       (.I0(\biu_rdata_reg[4] ),
        .I1(\pc_reg[31]_1 [3]),
        .I2(\pc_ex_reg[31] [4]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [4]),
        .O(\hold_reg2_reg[31] [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[5]_i_1 
       (.I0(\biu_rdata_reg[5] ),
        .I1(\pc_reg[31]_1 [4]),
        .I2(\pc_ex_reg[31] [5]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [5]),
        .O(\hold_reg2_reg[31] [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[6]_i_1 
       (.I0(\biu_rdata_reg[6] ),
        .I1(\pc_reg[31]_1 [5]),
        .I2(\pc_ex_reg[31] [6]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [6]),
        .O(\hold_reg2_reg[31] [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[7]_i_1 
       (.I0(\biu_rdata_reg[7] ),
        .I1(\pc_reg[31]_1 [6]),
        .I2(\pc_ex_reg[31] [7]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [7]),
        .O(\hold_reg2_reg[31] [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[8]_i_1 
       (.I0(p_2_in__0[0]),
        .I1(\pc_reg[31]_1 [7]),
        .I2(\pc_ex_reg[31] [8]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [8]),
        .O(\hold_reg2_reg[31] [8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg2[9]_i_1 
       (.I0(load_fptr),
        .I1(\pc_reg[31]_1 [8]),
        .I2(\pc_ex_reg[31] [9]),
        .I3(\pre_pc_mux_ctl_ex_reg[1] ),
        .I4(pc_mux_ctl_ex),
        .I5(\pc_de_reg[31] [9]),
        .O(\hold_reg2_reg[31] [9]));
  LUT6 #(
    .INIT(64'hFF80FFFFFF800000)) 
    i_active_sp_i_1
       (.I0(mode),
        .I1(\dp_ipsr_1to0[1]_i_2_n_0 ),
        .I2(write_actv_sp_ex),
        .I3(i_active_sp_i_3_n_0),
        .I4(i_active_sp0),
        .I5(active_sp),
        .O(i_active_sp_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    i_active_sp_i_10
       (.I0(\exc_ret_reg_n_0_[2] ),
        .I1(p_0_in7_in),
        .I2(excpt_state[0]),
        .I3(excpt_state[3]),
        .I4(excpt_state[1]),
        .O(i_active_sp_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h20)) 
    i_active_sp_i_11
       (.I0(mult_out[9]),
        .I1(rf1_mux_ctl_ex[0]),
        .I2(rf1_mux_ctl_ex[1]),
        .O(i_active_sp_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    i_active_sp_i_12
       (.I0(rf1_mux_ctl_ex[0]),
        .I1(rf1_mux_ctl_ex[1]),
        .O(i_active_sp_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h1)) 
    i_active_sp_i_14
       (.I0(rf0_mux_ctl_ex[0]),
        .I1(rf0_mux_ctl_ex[1]),
        .O(i_active_sp_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hE020)) 
    i_active_sp_i_15
       (.I0(\u_dp/wdata_mux [25]),
        .I1(rf0_mux_ctl_ex[0]),
        .I2(rf0_mux_ctl_ex[1]),
        .I3(\hold_reg1_reg[27] [25]),
        .O(i_active_sp_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'hE)) 
    i_active_sp_i_16
       (.I0(ze_half_wb),
        .I1(\swz_ctl_ex_reg[1] [1]),
        .O(\u_dp/swz_ctl2_ex ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i_active_sp_i_17
       (.I0(\swz_ctl_ex_reg[1] [0]),
        .I1(ze_half_wb),
        .O(i_active_sp_i_17_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i_active_sp_i_18
       (.I0(rf1_mux_ctl_ex[0]),
        .I1(rf1_mux_ctl_ex[1]),
        .O(i_active_sp_i_18_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i_active_sp_i_19
       (.I0(rf0_mux_ctl_ex[0]),
        .I1(rf0_mux_ctl_ex[1]),
        .O(i_active_sp_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h80)) 
    i_active_sp_i_2
       (.I0(use_control_ex),
        .I1(first_ex_phase),
        .I2(msr_ex),
        .O(write_actv_sp_ex));
  LUT6 #(
    .INIT(64'hEEEEEEEAAAAAAAAA)) 
    i_active_sp_i_3
       (.I0(nxt_active_sp0),
        .I1(mode),
        .I2(i_active_sp_i_6_n_0),
        .I3(i_active_sp_i_7_n_0),
        .I4(i_active_sp_i_8_n_0),
        .I5(i_active_sp_i_9_n_0),
        .O(i_active_sp_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFEAAA00000000)) 
    i_active_sp_i_4
       (.I0(i_active_sp_i_9_n_0),
        .I1(msr_ex),
        .I2(first_ex_phase),
        .I3(use_control_ex),
        .I4(excpt_up_actv_sp),
        .I5(biu_rdy),
        .O(i_active_sp0));
  LUT6 #(
    .INIT(64'h0000000000000028)) 
    i_active_sp_i_5
       (.I0(excpt_state[1]),
        .I1(excpt_state[3]),
        .I2(excpt_state[0]),
        .I3(i_active_sp_i_10_n_0),
        .I4(excpt_state[4]),
        .I5(excpt_state[2]),
        .O(nxt_active_sp0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEAEAEA)) 
    i_active_sp_i_6
       (.I0(i_active_sp_i_11_n_0),
        .I1(i_active_sp_i_12_n_0),
        .I2(m_ext_ex2_reg),
        .I3(\lu_ctl_ex_reg[0] [24]),
        .I4(i_active_sp_i_14_n_0),
        .I5(i_active_sp_i_15_n_0),
        .O(i_active_sp_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h02)) 
    i_active_sp_i_7
       (.I0(\mem_held_addr_reg[27] [1]),
        .I1(rf1_mux_ctl_ex[1]),
        .I2(rf1_mux_ctl_ex[0]),
        .O(i_active_sp_i_7_n_0));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    i_active_sp_i_8
       (.I0(\u_dp/swz_ctl2_ex ),
        .I1(p_0_in1_in[1]),
        .I2(i_active_sp_i_17_n_0),
        .I3(a_reg_0[2]),
        .I4(a_reg_0[1]),
        .I5(i_active_sp_i_18_n_0),
        .O(i_active_sp_i_8_n_0));
  LUT5 #(
    .INIT(32'hAA800000)) 
    i_active_sp_i_9
       (.I0(first_ex_phase),
        .I1(msr_ex),
        .I2(use_primask_ex),
        .I3(cps_ex),
        .I4(dbg_reg_acc_ex),
        .O(i_active_sp_i_9_n_0));
  FDCE i_active_sp_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(i_active_sp_i_1_n_0),
        .Q(active_sp));
  LUT1 #(
    .INIT(2'h1)) 
    i_ahb_wr_en_i_2
       (.I0(SYSRESETn),
        .O(use_dp_ipsr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h10101000)) 
    i_dbg_wdata_sel_de_i_1
       (.I0(excpt_state[0]),
        .I1(excpt_state[1]),
        .I2(excpt_state[4]),
        .I3(excpt_state[2]),
        .I4(excpt_state[3]),
        .O(dbg_wdata_sel));
  FDCE i_dbg_wdata_sel_de_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(dbg_wdata_sel),
        .Q(dbg_wdata_sel_de));
  FDCE i_dbg_wdata_sel_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(dbg_wdata_sel_de),
        .Q(\wdata_reg[6] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \i_mcode_dec[0]_i_1 
       (.I0(excpt_ret_de_reg),
        .I1(i_mcode_dec0),
        .I2(i_mcode_dec),
        .O(\i_mcode_dec[0]_i_1_n_0 ));
  FDCE \i_mcode_dec_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(\i_mcode_dec[0]_i_1_n_0 ),
        .Q(i_mcode_dec));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    i_nvic_excpt_svc_valid_i_1
       (.I0(adv_de_to_ex),
        .I1(kill_instr_de),
        .I2(first32_ex_reg_0),
        .I3(i_nvic_excpt_svc_valid_reg_0),
        .I4(i_nvic_excpt_svc_valid_i_5_n_0),
        .I5(first32_ex_reg_1),
        .O(nxt_nvic_svc_valid));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    i_nvic_excpt_svc_valid_i_10
       (.I0(i_nvic_excpt_svc_valid_i_13_n_0),
        .I1(int_fault_ex_i_7_n_0),
        .I2(Q[15]),
        .I3(first32_ex_reg_1),
        .O(i_nvic_excpt_svc_valid_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    i_nvic_excpt_svc_valid_i_11
       (.I0(excpt_ret_de_reg),
        .I1(int_fault_ex_reg_0),
        .I2(lockup_pend_reg),
        .O(i_nvic_excpt_svc_valid_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hAEAAAA00)) 
    i_nvic_excpt_svc_valid_i_13
       (.I0(Q[13]),
        .I1(i_nvic_excpt_svc_valid_reg_0),
        .I2(Q[8]),
        .I3(Q[14]),
        .I4(Q[12]),
        .O(i_nvic_excpt_svc_valid_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    i_nvic_excpt_svc_valid_i_2
       (.I0(i_nvic_excpt_svc_valid_i_6_n_0),
        .I1(i_nvic_excpt_svc_valid_i_7_n_0),
        .I2(excpt_state[2]),
        .I3(i_nvic_excpt_svc_valid_i_8_n_0),
        .I4(first32_ex_reg_3),
        .I5(i_nvic_excpt_svc_valid_i_10_n_0),
        .O(kill_instr_de));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h7)) 
    i_nvic_excpt_svc_valid_i_3
       (.I0(Q[12]),
        .I1(Q[14]),
        .O(first32_ex_reg_0));
  LUT3 #(
    .INIT(8'h80)) 
    i_nvic_excpt_svc_valid_i_4
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[11]),
        .O(i_nvic_excpt_svc_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'hB)) 
    i_nvic_excpt_svc_valid_i_5
       (.I0(Q[13]),
        .I1(Q[15]),
        .O(i_nvic_excpt_svc_valid_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h0000FF47)) 
    i_nvic_excpt_svc_valid_i_6
       (.I0(dp_tbit_reg),
        .I1(use_dp_tbit),
        .I2(inter_tbit_reg),
        .I3(pf_fault_de),
        .I4(int_fault_ex_reg_0),
        .O(i_nvic_excpt_svc_valid_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000054545554)) 
    i_nvic_excpt_svc_valid_i_7
       (.I0(any_dsb_ex_i_2_n_0),
        .I1(excpt_state[0]),
        .I2(i_nvic_excpt_svc_valid_i_11_n_0),
        .I3(nvic_excpt_pend),
        .I4(int_fault_ex_reg_0),
        .I5(excpt_state[1]),
        .O(i_nvic_excpt_svc_valid_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i_nvic_excpt_svc_valid_i_8
       (.I0(LOCKUP),
        .I1(int_fault_ex_reg_0),
        .O(i_nvic_excpt_svc_valid_i_8_n_0));
  FDCE i_nvic_excpt_svc_valid_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(nxt_nvic_svc_valid),
        .Q(nvic_excpt_svc_valid));
  LUT3 #(
    .INIT(8'hBA)) 
    \i_pend_state[0]_i_1 
       (.I0(\i_pend_state[0]_i_2_n_0 ),
        .I1(\i_haddr_q_reg[2]_0 ),
        .I2(\HWDATA_reg[31] ),
        .O(\i_pend_state_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hD0FFFFFFD0D05050)) 
    \i_pend_state[0]_i_2 
       (.I0(int_prev),
        .I1(nvic_excpt_ret_taken),
        .I2(NMI),
        .I3(\i_pend_state_reg[2] ),
        .I4(nmi_actv),
        .I5(\i_pend_state_reg[2]_1 [0]),
        .O(\i_pend_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01010101)) 
    \i_pend_state[1]_i_1 
       (.I0(\i_pend_state_reg[1] ),
        .I1(r_hdf_actv),
        .I2(r_nmi_actv),
        .I3(\i_pend_state_reg[2] ),
        .I4(hdf_actv),
        .I5(\i_pend_state_reg[2]_1 [1]),
        .O(\i_pend_state_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h00000007)) 
    \i_pend_state[1]_i_2 
       (.I0(\i_svc_lvl_reg[1] ),
        .I1(nvic_excpt_svc_valid),
        .I2(biu_wfault),
        .I3(last_instr_faulted_reg_0),
        .I4(int_fault_ex),
        .O(\i_pend_state_reg[1] ));
  LUT5 #(
    .INIT(32'h4FFF4444)) 
    \i_pend_state[2]_i_1 
       (.I0(\i_svc_lvl_reg[1] ),
        .I1(nvic_excpt_svc_valid),
        .I2(\i_pend_state_reg[2] ),
        .I3(\r_int_actv_lvl_reg[1]_0 ),
        .I4(\i_pend_state_reg[2]_1 [2]),
        .O(\i_pend_state_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h00000000FF04FF15)) 
    \i_pend_state[2]_i_3 
       (.I0(dp_ipsr_7to2[4]),
        .I1(use_dp_ipsr),
        .I2(dp_ipsr_7to2[2]),
        .I3(force_ipsr),
        .I4(dp_ipsr_7to2[6]),
        .I5(\i_pend_state[4]_i_6_n_0 ),
        .O(\r_int_actv_lvl_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \i_pend_state[3]_i_2 
       (.I0(\i_pend_state[3]_i_3_n_0 ),
        .I1(r_int_actv_reg),
        .I2(nvic_excpt_num[2]),
        .I3(r_int_actv_reg_1),
        .I4(r_int_actv_reg_0),
        .O(\i_pend_state_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFFEECFFF)) 
    \i_pend_state[3]_i_3 
       (.I0(dp_ipsr_7to2[7]),
        .I1(force_ipsr),
        .I2(dp_ipsr_7to2[3]),
        .I3(use_dp_ipsr),
        .I4(dp_ipsr_7to2[5]),
        .O(\i_pend_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFF9D)) 
    \i_pend_state[4]_i_3 
       (.I0(dp_ipsr_7to2[4]),
        .I1(use_dp_ipsr),
        .I2(dp_ipsr_7to2[2]),
        .I3(force_ipsr),
        .I4(dp_ipsr_7to2[6]),
        .I5(\i_pend_state[4]_i_6_n_0 ),
        .O(\r_int_actv_lvl_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEBFB)) 
    \i_pend_state[4]_i_6 
       (.I0(\i_pend_state[4]_i_8_n_0 ),
        .I1(dp_ipsr_7to2[5]),
        .I2(use_dp_ipsr),
        .I3(dp_ipsr_7to2[3]),
        .I4(force_ipsr),
        .I5(dp_ipsr_7to2[7]),
        .O(\i_pend_state[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFFFFFFF)) 
    \i_pend_state[4]_i_8 
       (.I0(dp_ipsr_7to2[3]),
        .I1(use_dp_ipsr),
        .I2(dp_ipsr_1to0[1]),
        .I3(force_ipsr),
        .I4(force_hf),
        .I5(r_int_actv_reg_1),
        .O(\i_pend_state[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \i_pend_state[5]_i_4 
       (.I0(\i_pend_state[5]_i_6_n_0 ),
        .I1(r_int_actv_reg_1),
        .I2(nvic_excpt_num[2]),
        .I3(r_int_actv_reg_0),
        .I4(r_int_actv_reg),
        .O(\i_pend_state_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h33333022)) 
    \i_pend_state[5]_i_6 
       (.I0(dp_ipsr_7to2[7]),
        .I1(force_ipsr),
        .I2(dp_ipsr_7to2[3]),
        .I3(use_dp_ipsr),
        .I4(dp_ipsr_7to2[5]),
        .O(\i_pend_state[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFFFEF2FEF2)) 
    ifetch_i_1
       (.I0(branching_ex2),
        .I1(last_uncond_phase_ex_reg_1),
        .I2(p_8_in),
        .I3(nxt_ifetch2),
        .I4(nxt_ifetch3),
        .I5(nxt_last_uncond_phase_ex),
        .O(nxt_ifetch));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[0]_i_2 
       (.I0(\held_instr1_reg[15] [0]),
        .I1(\read_addr_reg[1]_0 [0]),
        .I2(\held_instr0_reg[15] [0]),
        .I3(\read_addr[1]_i_2_n_0 ),
        .I4(\uhalf_instr_reg[15] [0]),
        .O(\instr_de[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h044AFFFF044A0000)) 
    \instr_de[0]_i_3 
       (.I0(excpt_state[3]),
        .I1(excpt_state[2]),
        .I2(excpt_state[0]),
        .I3(excpt_state[1]),
        .I4(excpt_state[4]),
        .I5(\instr_de[0]_i_4_n_0 ),
        .O(excpt_instr[0]));
  LUT6 #(
    .INIT(64'h5500AA0000AA54FF)) 
    \instr_de[0]_i_4 
       (.I0(excpt_state[3]),
        .I1(\latched_excpt_num_reg_n_0_[0] ),
        .I2(reset_code),
        .I3(excpt_state[1]),
        .I4(excpt_state[2]),
        .I5(excpt_state[0]),
        .O(\instr_de[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[10]_i_2 
       (.I0(\held_instr1_reg[15] [9]),
        .I1(\read_addr_reg[1]_0 [0]),
        .I2(\held_instr0_reg[15] [9]),
        .I3(\read_addr[1]_i_2_n_0 ),
        .I4(\uhalf_instr_reg[15] [10]),
        .O(\instr_de[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h593E97F6)) 
    \instr_de[10]_i_3 
       (.I0(excpt_state[4]),
        .I1(excpt_state[3]),
        .I2(excpt_state[0]),
        .I3(excpt_state[2]),
        .I4(excpt_state[1]),
        .O(excpt_instr[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[11]_i_2 
       (.I0(\held_instr1_reg[15] [10]),
        .I1(\read_addr_reg[1]_0 [0]),
        .I2(\held_instr0_reg[15] [10]),
        .I3(\read_addr[1]_i_2_n_0 ),
        .I4(\uhalf_instr_reg[15] [11]),
        .O(\instr_de[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30C333F8FFF3FFCF)) 
    \instr_de[11]_i_3 
       (.I0(LOCKUP),
        .I1(excpt_state[4]),
        .I2(excpt_state[3]),
        .I3(excpt_state[1]),
        .I4(excpt_state[2]),
        .I5(excpt_state[0]),
        .O(excpt_instr[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[12]_i_2 
       (.I0(\held_instr1_reg[15] [11]),
        .I1(\read_addr_reg[1]_0 [0]),
        .I2(\held_instr0_reg[15] [11]),
        .I3(\read_addr[1]_i_2_n_0 ),
        .I4(\uhalf_instr_reg[15] [12]),
        .O(\instr_de[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3FFF33F8F333FF3C)) 
    \instr_de[12]_i_3 
       (.I0(LOCKUP),
        .I1(excpt_state[4]),
        .I2(excpt_state[3]),
        .I3(excpt_state[1]),
        .I4(excpt_state[2]),
        .I5(excpt_state[0]),
        .O(excpt_instr[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[13]_i_2 
       (.I0(\held_instr1_reg[15] [12]),
        .I1(\read_addr_reg[1]_0 [0]),
        .I2(\held_instr0_reg[15] [12]),
        .I3(\read_addr[1]_i_2_n_0 ),
        .I4(\uhalf_instr_reg[15] [13]),
        .O(\instr_de[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF99EF5F5)) 
    \instr_de[13]_i_3 
       (.I0(excpt_state[4]),
        .I1(excpt_state[3]),
        .I2(excpt_state[0]),
        .I3(excpt_state[2]),
        .I4(excpt_state[1]),
        .O(excpt_instr[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[14]_i_2 
       (.I0(\held_instr1_reg[15] [13]),
        .I1(\read_addr_reg[1]_0 [0]),
        .I2(\held_instr0_reg[15] [13]),
        .I3(\read_addr[1]_i_2_n_0 ),
        .I4(\uhalf_instr_reg[15] [14]),
        .O(\instr_de[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC000000CCC400C3)) 
    \instr_de[14]_i_3 
       (.I0(LOCKUP),
        .I1(excpt_state[4]),
        .I2(excpt_state[2]),
        .I3(excpt_state[1]),
        .I4(excpt_state[0]),
        .I5(excpt_state[3]),
        .O(excpt_instr[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[15]_i_3 
       (.I0(\held_instr1_reg[15] [14]),
        .I1(\read_addr_reg[1]_0 [0]),
        .I2(\held_instr0_reg[15] [14]),
        .I3(\read_addr[1]_i_2_n_0 ),
        .I4(\uhalf_instr_reg[15] [15]),
        .O(\instr_de[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFDEFDFC)) 
    \instr_de[15]_i_4 
       (.I0(excpt_state[4]),
        .I1(excpt_state[3]),
        .I2(excpt_state[1]),
        .I3(excpt_state[2]),
        .I4(excpt_state[0]),
        .O(excpt_instr[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[1]_i_2 
       (.I0(\held_instr1_reg[15] [1]),
        .I1(\read_addr_reg[1]_0 [0]),
        .I2(\held_instr0_reg[15] [1]),
        .I3(\read_addr[1]_i_2_n_0 ),
        .I4(\uhalf_instr_reg[15] [1]),
        .O(\instr_de[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h044AFFFF044A0000)) 
    \instr_de[1]_i_3 
       (.I0(excpt_state[3]),
        .I1(excpt_state[2]),
        .I2(excpt_state[0]),
        .I3(excpt_state[1]),
        .I4(excpt_state[4]),
        .I5(\instr_de[1]_i_4_n_0 ),
        .O(excpt_instr[1]));
  LUT6 #(
    .INIT(64'h55AAAA1100AA10AA)) 
    \instr_de[1]_i_4 
       (.I0(excpt_state[3]),
        .I1(reset_code),
        .I2(\latched_excpt_num_reg_n_0_[1] ),
        .I3(excpt_state[1]),
        .I4(excpt_state[2]),
        .I5(excpt_state[0]),
        .O(\instr_de[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[2]_i_2 
       (.I0(\held_instr1_reg[15] [2]),
        .I1(\read_addr_reg[1]_0 [0]),
        .I2(\held_instr0_reg[15] [2]),
        .I3(\read_addr[1]_i_2_n_0 ),
        .I4(\uhalf_instr_reg[15] [2]),
        .O(\instr_de[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_de[2]_i_3 
       (.I0(\instr_de[2]_i_4_n_0 ),
        .I1(excpt_state[4]),
        .I2(\instr_de[2]_i_5_n_0 ),
        .O(excpt_instr[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h00004404)) 
    \instr_de[2]_i_4 
       (.I0(excpt_state[1]),
        .I1(excpt_state[0]),
        .I2(LOCKUP),
        .I3(excpt_state[2]),
        .I4(excpt_state[3]),
        .O(\instr_de[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h0E0404AE)) 
    \instr_de[2]_i_5 
       (.I0(excpt_state[3]),
        .I1(\instr_de[2]_i_6_n_0 ),
        .I2(excpt_state[2]),
        .I3(excpt_state[1]),
        .I4(excpt_state[0]),
        .O(\instr_de[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000303033B3B3B3B)) 
    \instr_de[2]_i_6 
       (.I0(\latched_excpt_num_reg_n_0_[2] ),
        .I1(excpt_state[1]),
        .I2(reset_code),
        .I3(mode),
        .I4(active_sp),
        .I5(excpt_state[0]),
        .O(\instr_de[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[3]_i_2 
       (.I0(\held_instr1_reg[15] [3]),
        .I1(\read_addr_reg[1]_0 [0]),
        .I2(\held_instr0_reg[15] [3]),
        .I3(\read_addr[1]_i_2_n_0 ),
        .I4(\uhalf_instr_reg[15] [3]),
        .O(\instr_de[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB888B8888)) 
    \instr_de[3]_i_3 
       (.I0(\instr_de[3]_i_4_n_0 ),
        .I1(excpt_state[4]),
        .I2(excpt_state[0]),
        .I3(excpt_state[1]),
        .I4(excpt_state[3]),
        .I5(\instr_de[3]_i_5_n_0 ),
        .O(excpt_instr[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h0000CC04)) 
    \instr_de[3]_i_4 
       (.I0(excpt_state[1]),
        .I1(excpt_state[0]),
        .I2(LOCKUP),
        .I3(excpt_state[2]),
        .I4(excpt_state[3]),
        .O(\instr_de[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400F40)) 
    \instr_de[3]_i_5 
       (.I0(reset_code),
        .I1(\latched_excpt_num_reg_n_0_[3] ),
        .I2(excpt_state[1]),
        .I3(excpt_state[0]),
        .I4(mode),
        .I5(excpt_state[2]),
        .O(\instr_de[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_de[4]_i_1 
       (.I0(excpt_instr[4]),
        .I1(micro_code_fe),
        .I2(held_instr),
        .I3(\read_addr[1]_i_2_n_0 ),
        .I4(\uhalf_instr_reg[15] [4]),
        .O(\instr_de_reg[15] [4]));
  LUT6 #(
    .INIT(64'h0202020202020602)) 
    \instr_de[4]_i_4 
       (.I0(excpt_state[3]),
        .I1(excpt_state[1]),
        .I2(excpt_state[0]),
        .I3(\latched_excpt_num_reg_n_0_[4] ),
        .I4(reset_code),
        .I5(excpt_state[2]),
        .O(\instr_de[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \instr_de[4]_i_5 
       (.I0(excpt_state[2]),
        .I1(LOCKUP),
        .I2(excpt_state[0]),
        .I3(excpt_state[1]),
        .I4(excpt_state[3]),
        .O(\instr_de[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[5]_i_2 
       (.I0(\held_instr1_reg[15] [4]),
        .I1(\read_addr_reg[1]_0 [0]),
        .I2(\held_instr0_reg[15] [4]),
        .I3(\read_addr[1]_i_2_n_0 ),
        .I4(\uhalf_instr_reg[15] [5]),
        .O(\instr_de[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020220000)) 
    \instr_de[5]_i_3 
       (.I0(excpt_state[4]),
        .I1(excpt_state[3]),
        .I2(excpt_state[2]),
        .I3(LOCKUP),
        .I4(excpt_state[0]),
        .I5(excpt_state[1]),
        .O(excpt_instr[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[6]_i_2 
       (.I0(\held_instr1_reg[15] [5]),
        .I1(\read_addr_reg[1]_0 [0]),
        .I2(\held_instr0_reg[15] [5]),
        .I3(\read_addr[1]_i_2_n_0 ),
        .I4(\uhalf_instr_reg[15] [6]),
        .O(\instr_de[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000C3C0000040C)) 
    \instr_de[6]_i_3 
       (.I0(LOCKUP),
        .I1(excpt_state[4]),
        .I2(excpt_state[3]),
        .I3(excpt_state[0]),
        .I4(excpt_state[1]),
        .I5(excpt_state[2]),
        .O(excpt_instr[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[7]_i_2 
       (.I0(\held_instr1_reg[15] [6]),
        .I1(\read_addr_reg[1]_0 [0]),
        .I2(\held_instr0_reg[15] [6]),
        .I3(\read_addr[1]_i_2_n_0 ),
        .I4(\uhalf_instr_reg[15] [7]),
        .O(\instr_de[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2220000022220000)) 
    \instr_de[7]_i_3 
       (.I0(excpt_state[4]),
        .I1(excpt_state[3]),
        .I2(excpt_state[2]),
        .I3(excpt_state[1]),
        .I4(excpt_state[0]),
        .I5(LOCKUP),
        .O(excpt_instr[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[8]_i_2 
       (.I0(\held_instr1_reg[15] [7]),
        .I1(\read_addr_reg[1]_0 [0]),
        .I2(\held_instr0_reg[15] [7]),
        .I3(\read_addr[1]_i_2_n_0 ),
        .I4(\uhalf_instr_reg[15] [8]),
        .O(\instr_de[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h6B1E91E4)) 
    \instr_de[8]_i_3 
       (.I0(excpt_state[4]),
        .I1(excpt_state[3]),
        .I2(excpt_state[1]),
        .I3(excpt_state[2]),
        .I4(excpt_state[0]),
        .O(excpt_instr[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[9]_i_2 
       (.I0(\held_instr1_reg[15] [8]),
        .I1(\read_addr_reg[1]_0 [0]),
        .I2(\held_instr0_reg[15] [8]),
        .I3(\read_addr[1]_i_2_n_0 ),
        .I4(\uhalf_instr_reg[15] [9]),
        .O(\instr_de[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h6B3F93E2)) 
    \instr_de[9]_i_3 
       (.I0(excpt_state[4]),
        .I1(excpt_state[3]),
        .I2(excpt_state[1]),
        .I3(excpt_state[2]),
        .I4(excpt_state[0]),
        .O(excpt_instr[9]));
  MUXF7 \instr_de_reg[0]_i_1 
       (.I0(\instr_de[0]_i_2_n_0 ),
        .I1(excpt_instr[0]),
        .O(\instr_de_reg[15] [0]),
        .S(micro_code_fe));
  MUXF7 \instr_de_reg[10]_i_1 
       (.I0(\instr_de[10]_i_2_n_0 ),
        .I1(excpt_instr[10]),
        .O(\instr_de_reg[15] [10]),
        .S(micro_code_fe));
  MUXF7 \instr_de_reg[11]_i_1 
       (.I0(\instr_de[11]_i_2_n_0 ),
        .I1(excpt_instr[11]),
        .O(\instr_de_reg[15] [11]),
        .S(micro_code_fe));
  MUXF7 \instr_de_reg[12]_i_1 
       (.I0(\instr_de[12]_i_2_n_0 ),
        .I1(excpt_instr[12]),
        .O(\instr_de_reg[15] [12]),
        .S(micro_code_fe));
  MUXF7 \instr_de_reg[13]_i_1 
       (.I0(\instr_de[13]_i_2_n_0 ),
        .I1(excpt_instr[13]),
        .O(\instr_de_reg[15] [13]),
        .S(micro_code_fe));
  MUXF7 \instr_de_reg[14]_i_1 
       (.I0(\instr_de[14]_i_2_n_0 ),
        .I1(excpt_instr[14]),
        .O(\instr_de_reg[15] [14]),
        .S(micro_code_fe));
  MUXF7 \instr_de_reg[15]_i_2 
       (.I0(\instr_de[15]_i_3_n_0 ),
        .I1(excpt_instr[15]),
        .O(\instr_de_reg[15] [15]),
        .S(micro_code_fe));
  MUXF7 \instr_de_reg[1]_i_1 
       (.I0(\instr_de[1]_i_2_n_0 ),
        .I1(excpt_instr[1]),
        .O(\instr_de_reg[15] [1]),
        .S(micro_code_fe));
  MUXF7 \instr_de_reg[2]_i_1 
       (.I0(\instr_de[2]_i_2_n_0 ),
        .I1(excpt_instr[2]),
        .O(\instr_de_reg[15] [2]),
        .S(micro_code_fe));
  MUXF7 \instr_de_reg[3]_i_1 
       (.I0(\instr_de[3]_i_2_n_0 ),
        .I1(excpt_instr[3]),
        .O(\instr_de_reg[15] [3]),
        .S(micro_code_fe));
  MUXF7 \instr_de_reg[4]_i_2 
       (.I0(\instr_de[4]_i_4_n_0 ),
        .I1(\instr_de[4]_i_5_n_0 ),
        .O(excpt_instr[4]),
        .S(excpt_state[4]));
  MUXF7 \instr_de_reg[5]_i_1 
       (.I0(\instr_de[5]_i_2_n_0 ),
        .I1(excpt_instr[5]),
        .O(\instr_de_reg[15] [5]),
        .S(micro_code_fe));
  MUXF7 \instr_de_reg[6]_i_1 
       (.I0(\instr_de[6]_i_2_n_0 ),
        .I1(excpt_instr[6]),
        .O(\instr_de_reg[15] [6]),
        .S(micro_code_fe));
  MUXF7 \instr_de_reg[7]_i_1 
       (.I0(\instr_de[7]_i_2_n_0 ),
        .I1(excpt_instr[7]),
        .O(\instr_de_reg[15] [7]),
        .S(micro_code_fe));
  MUXF7 \instr_de_reg[8]_i_1 
       (.I0(\instr_de[8]_i_2_n_0 ),
        .I1(excpt_instr[8]),
        .O(\instr_de_reg[15] [8]),
        .S(micro_code_fe));
  MUXF7 \instr_de_reg[9]_i_1 
       (.I0(\instr_de[9]_i_2_n_0 ),
        .I1(excpt_instr[9]),
        .O(\instr_de_reg[15] [9]),
        .S(micro_code_fe));
  FDCE instr_faulted_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(nxt_instr_faulted),
        .Q(last_instr_faulted_reg_0));
  LUT5 #(
    .INIT(32'h55551011)) 
    int_fault_ex_i_1
       (.I0(p_8_in_0),
        .I1(int_fault_ex_reg_0),
        .I2(pf_fault_de),
        .I3(\pc_de_reg[0] ),
        .I4(undef),
        .O(nxt_int_fault_ex));
  LUT6 #(
    .INIT(64'hFFBFFF000000FF00)) 
    int_fault_ex_i_10
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(int_fault_ex_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    int_fault_ex_i_11
       (.I0(Q[8]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[10]),
        .O(int_fault_ex_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h00FF0D00)) 
    int_fault_ex_i_12
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(int_fault_ex_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_fault_ex_i_14
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(int_fault_ex_reg_2));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    int_fault_ex_i_2
       (.I0(excpt_state[4]),
        .I1(excpt_state[3]),
        .I2(int_fault_ex_i_4_n_0),
        .I3(excpt_state[2]),
        .I4(int_fault_ex_reg_0),
        .I5(LOCKUP),
        .O(p_8_in_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFFBA)) 
    int_fault_ex_i_4
       (.I0(excpt_state[1]),
        .I1(nvic_excpt_pend),
        .I2(lockup_pend_reg),
        .I3(int_fault_ex_reg_0),
        .I4(excpt_ret_de_reg),
        .I5(excpt_state[0]),
        .O(int_fault_ex_i_4_n_0));
  LUT6 #(
    .INIT(64'hEEEE080000000000)) 
    int_fault_ex_i_5
       (.I0(Q[12]),
        .I1(Q[14]),
        .I2(Q[8]),
        .I3(i_nvic_excpt_svc_valid_reg_0),
        .I4(Q[13]),
        .I5(int_fault_ex_i_7_n_0),
        .O(int_fault_ex_reg_1));
  LUT6 #(
    .INIT(64'hF55DF55DF55DFF5D)) 
    int_fault_ex_i_7
       (.I0(Q[13]),
        .I1(int_fault_ex_i_10_n_0),
        .I2(Q[14]),
        .I3(Q[11]),
        .I4(int_fault_ex_i_11_n_0),
        .I5(int_fault_ex_i_12_n_0),
        .O(int_fault_ex_i_7_n_0));
  FDCE int_fault_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(nxt_int_fault_ex),
        .Q(int_fault_ex));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hA2000000)) 
    int_rack_i_1
       (.I0(biu_rdy),
        .I1(br_first_ex),
        .I2(int_fault_ex_reg_0),
        .I3(fetch_phase),
        .I4(fetch_internal_reg),
        .O(nxt_int_rack));
  LUT4 #(
    .INIT(16'h8F80)) 
    inter_tbit_reg_i_1
       (.I0(\u_dp/biu_addr_int [0]),
        .I1(pre_fetch_addr1),
        .I2(update_tbit),
        .I3(inter_tbit_reg),
        .O(inter_tbit_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    inter_tbit_reg_i_2
       (.I0(\mem_held_addr_reg[3] [0]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(inter_tbit_reg_i_3_n_0),
        .I3(\hold_reg1_reg[27] [0]),
        .I4(inter_tbit_reg_i_4_n_0),
        .I5(\mem_held_addr_reg[0] ),
        .O(\u_dp/biu_addr_int [0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h02)) 
    inter_tbit_reg_i_3
       (.I0(first_pop_pc_ex_reg),
        .I1(biu_write_reg),
        .I2(\wdata_reg[6] ),
        .O(inter_tbit_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h02)) 
    inter_tbit_reg_i_4
       (.I0(biu_write_reg),
        .I1(first_pop_pc_ex_reg),
        .I2(\wdata_reg[6] ),
        .O(inter_tbit_reg_i_4_n_0));
  FDCE inter_tbit_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(inter_tbit_reg_i_1_n_0),
        .Q(inter_tbit_reg));
  LUT6 #(
    .INIT(64'hBABBBAAABAAABAAA)) 
    invert_b_ex2_i_1
       (.I0(excpt_inv_imm_de),
        .I1(first32_ex_reg_1),
        .I2(\instr_de_reg[12]_3 ),
        .I3(Q[11]),
        .I4(\instr_de_reg[12]_4 ),
        .I5(\instr_de_reg[14]_2 ),
        .O(nxt_invert_b_ex2));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    invert_b_ex_i_1
       (.I0(nxt_invert_b_ex2),
        .I1(\instr_de_reg[11]_1 ),
        .I2(last_uncond_phase_ex_reg_0),
        .I3(invert_b_ex2),
        .O(nxt_invert_b_ex));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h20222020)) 
    irack_i_1
       (.I0(biu_rdy),
        .I1(int_fault_ex_reg_0),
        .I2(br_first_ex),
        .I3(fetch_internal_reg),
        .I4(fetch_phase),
        .O(nxt_irack));
  FDCE last_instr_faulted_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(SYSRESETn_0),
        .D(last_instr_faulted_reg_0),
        .Q(last_instr_faulted));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    last_uncond_phase_ex_i_2
       (.I0(last_uncond_phase_ex_i_4_n_0),
        .I1(nxt_last_uncond_phase_ex2),
        .I2(nxt_br_last_ex),
        .I3(i_nxt_mul_last_phase_ex_reg),
        .I4(second_ex_phase),
        .I5(three_phase_ex),
        .O(nxt_last_uncond_phase_ex0));
  LUT5 #(
    .INIT(32'hFFFFAAAB)) 
    last_uncond_phase_ex_i_3
       (.I0(\instr_de_reg[14]_0 ),
        .I1(three_phase_de),
        .I2(last_uncond_phase_ex_i_7_n_0),
        .I3(first32_ex_reg_2),
        .I4(kill_instr_de),
        .O(nxt_last_uncond_phase_ex013_out));
  LUT6 #(
    .INIT(64'hF8888888F888F888)) 
    last_uncond_phase_ex_i_4
       (.I0(first_ex_phase),
        .I1(two_phase_ex),
        .I2(lsm_last_d_phase_ex),
        .I3(ldm_pop_ex),
        .I4(last_instr_faulted_reg_0),
        .I5(pop_pc_ex),
        .O(last_uncond_phase_ex_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    last_uncond_phase_ex_i_7
       (.I0(\instr_de_reg[11]_0 ),
        .I1(use_branch),
        .I2(micro_code_fe),
        .I3(lockup_br_de),
        .I4(\instr_de_reg[11] ),
        .O(last_uncond_phase_ex_i_7_n_0));
  MUXF7 last_uncond_phase_ex_reg_i_1
       (.I0(nxt_last_uncond_phase_ex0),
        .I1(nxt_last_uncond_phase_ex013_out),
        .O(nxt_last_uncond_phase_ex),
        .S(last_uncond_phase_ex_reg_1));
  FDCE \latched_excpt_num_reg[0] 
       (.C(HCLK),
        .CE(nvic_excpt_pend),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(\pend_lvl_num_reg[4] [0]),
        .Q(\latched_excpt_num_reg_n_0_[0] ));
  FDCE \latched_excpt_num_reg[1] 
       (.C(HCLK),
        .CE(nvic_excpt_pend),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(\pend_lvl_num_reg[4] [1]),
        .Q(\latched_excpt_num_reg_n_0_[1] ));
  FDCE \latched_excpt_num_reg[2] 
       (.C(HCLK),
        .CE(nvic_excpt_pend),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(\pend_lvl_num_reg[4] [2]),
        .Q(\latched_excpt_num_reg_n_0_[2] ));
  FDCE \latched_excpt_num_reg[3] 
       (.C(HCLK),
        .CE(nvic_excpt_pend),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(\pend_lvl_num_reg[4] [3]),
        .Q(\latched_excpt_num_reg_n_0_[3] ));
  FDCE \latched_excpt_num_reg[4] 
       (.C(HCLK),
        .CE(nvic_excpt_pend),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(\pend_lvl_num_reg[4] [4]),
        .Q(\latched_excpt_num_reg_n_0_[4] ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ldm_pop_ex_i_1
       (.I0(\instr_de_reg[12]_1 ),
        .I1(first32_ex_reg_1),
        .I2(kill_instr_de),
        .O(ldm_pop_ex_reg));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    load_ex_i_1
       (.I0(\instr_de_reg[14] ),
        .I1(kill_instr_de),
        .O(load_ex_reg));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    load_xpsr_de_i_2
       (.I0(excpt_state[2]),
        .I1(excpt_state[1]),
        .I2(excpt_state[0]),
        .I3(excpt_state[4]),
        .I4(excpt_state[3]),
        .O(load_xpsr));
  FDCE load_xpsr_de_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(load_xpsr),
        .Q(load_xpsr_de));
  FDCE load_xpsr_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(load_xpsr_de),
        .Q(force_ipsr_reg_0));
  LUT6 #(
    .INIT(64'hEFEEEFEFEFEEEFEE)) 
    locked_up_i_10
       (.I0(biu_write_reg),
        .I1(dreq_rd_ex_reg),
        .I2(int_fault_ex_reg_0),
        .I3(br_first_ex),
        .I4(fetch_internal_reg),
        .I5(fetch_phase),
        .O(\core_req_state_1x_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    locked_up_i_2
       (.I0(first_ex_phase),
        .I1(lockup_br_ex),
        .I2(nxt_locked_up2),
        .I3(LOCKUP),
        .O(nxt_locked_up));
  LUT1 #(
    .INIT(2'h1)) 
    locked_up_i_3
       (.I0(SYSRESETn),
        .O(i_dbg_wdata_sel_ex_reg_0));
  LUT6 #(
    .INIT(64'h000000C000000800)) 
    locked_up_i_8
       (.I0(last_uncond_phase_ex_reg),
        .I1(excpt_state[0]),
        .I2(excpt_state[2]),
        .I3(excpt_state[4]),
        .I4(excpt_state[3]),
        .I5(excpt_state[1]),
        .O(nxt_locked_up2));
  FDCE locked_up_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(nxt_locked_up),
        .Q(LOCKUP));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    lockup_br_de_i_1
       (.I0(excpt_state[4]),
        .I1(excpt_state[2]),
        .I2(excpt_state[1]),
        .I3(excpt_state[3]),
        .I4(excpt_state[0]),
        .O(lockup_br));
  FDCE lockup_br_de_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(SYSRESETn_0),
        .D(lockup_br),
        .Q(lockup_br_de));
  FDCE lockup_br_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(SYSRESETn_0),
        .D(lockup_br_de),
        .Q(lockup_br_ex));
  LUT2 #(
    .INIT(4'h8)) 
    mask_sp_ex_i_1
       (.I0(excpt_mask_sp_de),
        .I1(last_uncond_phase_ex_reg_0),
        .O(nxt_mask_sp_ex));
  FDCE mask_sp_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(SYSRESETn_3),
        .D(nxt_mask_sp_ex),
        .Q(mask_sp_ex));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_held_addr[3]_i_11 
       (.I0(zero_a_ex_reg),
        .I1(mask_sp_ex),
        .O(a_reg_mask0));
  CARRY4 \mem_held_addr_reg[11]_i_1 
       (.CI(\mem_held_addr_reg[7]_i_1_n_0 ),
        .CO({\mem_held_addr_reg[11]_i_1_n_0 ,\mem_held_addr_reg[11]_i_1_n_1 ,\mem_held_addr_reg[11]_i_1_n_2 ,\mem_held_addr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pc_reg[31]_2 [10:7]),
        .O(\mem_held_addr_reg[11] ),
        .S(zero_a_ex_reg_1));
  CARRY4 \mem_held_addr_reg[15]_i_1 
       (.CI(\mem_held_addr_reg[11]_i_1_n_0 ),
        .CO({\mem_held_addr_reg[15]_i_1_n_0 ,\mem_held_addr_reg[15]_i_1_n_1 ,\mem_held_addr_reg[15]_i_1_n_2 ,\mem_held_addr_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pc_reg[31]_2 [14:11]),
        .O(O),
        .S(zero_a_ex_reg_2));
  CARRY4 \mem_held_addr_reg[19]_i_1 
       (.CI(\mem_held_addr_reg[15]_i_1_n_0 ),
        .CO({\mem_held_addr_reg[19]_i_1_n_0 ,\mem_held_addr_reg[19]_i_1_n_1 ,\mem_held_addr_reg[19]_i_1_n_2 ,\mem_held_addr_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pc_reg[31]_2 [18:15]),
        .O(\mem_held_addr_reg[19] ),
        .S(zero_a_ex_reg_3));
  CARRY4 \mem_held_addr_reg[23]_i_1 
       (.CI(\mem_held_addr_reg[19]_i_1_n_0 ),
        .CO({\mem_held_addr_reg[23]_i_1_n_0 ,\mem_held_addr_reg[23]_i_1_n_1 ,\mem_held_addr_reg[23]_i_1_n_2 ,\mem_held_addr_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pc_reg[31]_2 [22:19]),
        .O(\mem_held_addr_reg[23] ),
        .S(zero_a_ex_reg_4));
  CARRY4 \mem_held_addr_reg[27]_i_1 
       (.CI(\mem_held_addr_reg[23]_i_1_n_0 ),
        .CO({\mem_held_addr_reg[27]_i_1_n_0 ,\mem_held_addr_reg[27]_i_1_n_1 ,\mem_held_addr_reg[27]_i_1_n_2 ,\mem_held_addr_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pc_reg[31]_2 [26:23]),
        .O(\mem_held_addr_reg[27] ),
        .S(zero_a_ex_reg_5));
  CARRY4 \mem_held_addr_reg[31]_i_1 
       (.CI(\mem_held_addr_reg[27]_i_1_n_0 ),
        .CO({\mem_held_addr_reg[31]_i_1_n_0 ,\mem_held_addr_reg[31]_i_1_n_1 ,\mem_held_addr_reg[31]_i_1_n_2 ,\mem_held_addr_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pc_reg[31]_2 [30:27]),
        .O(\mem_held_addr_reg[31] ),
        .S(zero_a_ex_reg_6));
  CARRY4 \mem_held_addr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mem_held_addr_reg[3]_i_1_n_0 ,\mem_held_addr_reg[3]_i_1_n_1 ,\mem_held_addr_reg[3]_i_1_n_2 ,\mem_held_addr_reg[3]_i_1_n_3 }),
        .CYINIT(au_in_b[0]),
        .DI({\pc_reg[31]_2 [2:0],DI}),
        .O(\mem_held_addr_reg[3] ),
        .S({S[2],\u_alu_dec/u_adder/mem_held_addr[3]_i_8_n_0 ,S[1:0]}));
  CARRY4 \mem_held_addr_reg[7]_i_1 
       (.CI(\mem_held_addr_reg[3]_i_1_n_0 ),
        .CO({\mem_held_addr_reg[7]_i_1_n_0 ,\mem_held_addr_reg[7]_i_1_n_1 ,\mem_held_addr_reg[7]_i_1_n_2 ,\mem_held_addr_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pc_reg[31]_2 [6:3]),
        .O(\mem_held_addr_reg[7] ),
        .S(zero_a_ex_reg_0));
  FDPE micro_code_de_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .D(micro_code_fe),
        .PRE(i_dbg_wdata_sel_ex_reg_0),
        .Q(int_fault_ex_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    micro_code_fe_i_1
       (.I0(nxt_excpt_state[1]),
        .I1(nxt_excpt_state[2]),
        .I2(nxt_excpt_state[0]),
        .I3(nxt_excpt_state[3]),
        .I4(nxt_excpt_state[4]),
        .O(micro_code_fe_i_1_n_0));
  FDPE micro_code_fe_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .D(micro_code_fe_i_1_n_0),
        .PRE(i_dbg_wdata_sel_ex_reg_0),
        .Q(micro_code_fe));
  LUT4 #(
    .INIT(16'hBF80)) 
    mode_i_1
       (.I0(excpt_mode),
        .I1(excpt_up_actv_sp),
        .I2(biu_rdy),
        .I3(mode),
        .O(mode_i_1_n_0));
  LUT6 #(
    .INIT(64'h0044400000004000)) 
    mode_i_2
       (.I0(mode_i_4_n_0),
        .I1(excpt_state[1]),
        .I2(p_0_in7_in),
        .I3(excpt_state[3]),
        .I4(excpt_state[0]),
        .I5(reset_code),
        .O(excpt_mode));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h01100000)) 
    mode_i_3
       (.I0(excpt_state[4]),
        .I1(excpt_state[2]),
        .I2(excpt_state[0]),
        .I3(excpt_state[3]),
        .I4(excpt_state[1]),
        .O(excpt_up_actv_sp));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mode_i_4
       (.I0(excpt_state[2]),
        .I1(excpt_state[4]),
        .O(mode_i_4_n_0));
  FDPE mode_reg
       (.C(HCLK),
        .CE(1'b1),
        .D(mode_i_1_n_0),
        .PRE(i_dbg_wdata_sel_ex_reg_0),
        .Q(mode));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mul_ex_i_1
       (.I0(\instr_de_reg[11]_0 ),
        .I1(kill_instr_de),
        .O(mul_ex_reg));
  LUT2 #(
    .INIT(4'h8)) 
    nvic_excpt_taken_i_1
       (.I0(excpt_up_ipsr_ex),
        .I1(first_ex_phase),
        .O(update_ipsr0));
  FDCE nvic_excpt_taken_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(update_ipsr0),
        .Q(\i_pend_state_reg[2] ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[10]_i_1 
       (.I0(\mem_held_addr_reg[11] [2]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[9]),
        .I3(seq_fetch_addr[9]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [9]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[11]_i_1 
       (.I0(\mem_held_addr_reg[11] [3]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[10]),
        .I3(seq_fetch_addr[10]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [10]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[12]_i_1 
       (.I0(O[0]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[11]),
        .I3(seq_fetch_addr[11]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [11]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[13]_i_1 
       (.I0(O[1]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[12]),
        .I3(seq_fetch_addr[12]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [12]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[14]_i_1 
       (.I0(O[2]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[13]),
        .I3(seq_fetch_addr[13]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[15]_i_1 
       (.I0(O[3]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[14]),
        .I3(seq_fetch_addr[14]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[16]_i_1 
       (.I0(\mem_held_addr_reg[19] [0]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[15]),
        .I3(seq_fetch_addr[15]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[17]_i_1 
       (.I0(\mem_held_addr_reg[19] [1]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[16]),
        .I3(seq_fetch_addr[16]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[18]_i_1 
       (.I0(\mem_held_addr_reg[19] [2]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[17]),
        .I3(seq_fetch_addr[17]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[19]_i_1 
       (.I0(\mem_held_addr_reg[19] [3]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[18]),
        .I3(seq_fetch_addr[18]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[20]_i_1 
       (.I0(\mem_held_addr_reg[23] [0]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[19]),
        .I3(seq_fetch_addr[19]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[21]_i_1 
       (.I0(\mem_held_addr_reg[23] [1]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[20]),
        .I3(seq_fetch_addr[20]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[22]_i_1 
       (.I0(\mem_held_addr_reg[23] [2]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[21]),
        .I3(seq_fetch_addr[21]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[23]_i_1 
       (.I0(\mem_held_addr_reg[23] [3]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[22]),
        .I3(seq_fetch_addr[22]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[24]_i_1 
       (.I0(\mem_held_addr_reg[27] [0]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[23]),
        .I3(seq_fetch_addr[23]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[25]_i_1 
       (.I0(\mem_held_addr_reg[27] [1]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[24]),
        .I3(seq_fetch_addr[24]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[26]_i_1 
       (.I0(\mem_held_addr_reg[27] [2]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[25]),
        .I3(seq_fetch_addr[25]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[27]_i_1 
       (.I0(\mem_held_addr_reg[27] [3]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[26]),
        .I3(seq_fetch_addr[26]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[28]_i_1 
       (.I0(\mem_held_addr_reg[31] [0]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[27]),
        .I3(seq_fetch_addr[27]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[29]_i_1 
       (.I0(\mem_held_addr_reg[31] [1]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[28]),
        .I3(seq_fetch_addr[28]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [28]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[2]_i_1 
       (.I0(\mem_held_addr_reg[3] [2]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[1]),
        .I3(seq_fetch_addr[1]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[30]_i_1 
       (.I0(\mem_held_addr_reg[31] [2]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[29]),
        .I3(seq_fetch_addr[29]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pc[31]_i_1 
       (.I0(biu_rdy),
        .I1(update_pc0),
        .I2(LOCKUP),
        .O(\pc_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[31]_i_2 
       (.I0(\mem_held_addr_reg[31] [3]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[30]),
        .I3(seq_fetch_addr[30]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5504)) 
    \pc[31]_i_3 
       (.I0(int_fault_ex_reg_0),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(first32_ex_reg_1),
        .I3(second32_ex),
        .I4(branching_ex),
        .I5(br_first_ex),
        .O(update_pc0));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[3]_i_1 
       (.I0(\mem_held_addr_reg[3] [3]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[2]),
        .I3(seq_fetch_addr[2]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[4]_i_1 
       (.I0(\mem_held_addr_reg[7] [0]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[3]),
        .I3(seq_fetch_addr[3]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[5]_i_1 
       (.I0(\mem_held_addr_reg[7] [1]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[4]),
        .I3(seq_fetch_addr[4]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[6]_i_1 
       (.I0(\mem_held_addr_reg[7] [2]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[5]),
        .I3(seq_fetch_addr[5]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[7]_i_1 
       (.I0(\mem_held_addr_reg[7] [3]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[6]),
        .I3(seq_fetch_addr[6]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [6]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[8]_i_1 
       (.I0(\mem_held_addr_reg[11] [0]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[7]),
        .I3(seq_fetch_addr[7]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [7]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \pc[9]_i_1 
       (.I0(\mem_held_addr_reg[11] [1]),
        .I1(\genblk3[1].ram_block_reg_0_0_i_19_n_0 ),
        .I2(biu_addr_non_au[8]),
        .I3(seq_fetch_addr[8]),
        .I4(pre_fetch_addr1),
        .O(\pc_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc_de[0]_i_1 
       (.I0(dp_tbit_reg),
        .I1(use_dp_tbit),
        .I2(inter_tbit_reg),
        .O(\pc_de_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    pf_fault_de_i_1
       (.I0(held_fault1),
        .I1(\read_addr_reg[1]_0 [0]),
        .I2(held_fault0),
        .I3(\read_addr[1]_i_2_n_0 ),
        .I4(pf_fault_fe),
        .O(nxt_pf_fault_de));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    pop_pc_ex_i_1
       (.I0(first32_ex_reg_1),
        .I1(\instr_de_reg[13] ),
        .I2(Q[15]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(kill_instr_de),
        .O(pop_pc_ex_reg));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pre_pc_mux_ctl_ex[1]_i_1 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(br_lr_ex_reg),
        .O(nxt_pc_mux_ctl_ex));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    pre_update_c_ex_i_1
       (.I0(\instr_de_reg[12] ),
        .I1(kill_instr_de),
        .I2(pre_update_n_ex_i_2_n_0),
        .I3(int_fault_ex_reg_0),
        .O(pre_update_c_ex_reg));
  LUT6 #(
    .INIT(64'h00000000AFAFAFAE)) 
    pre_update_n_ex_i_1
       (.I0(pre_update_n_ex_i_2_n_0),
        .I1(\instr_de_reg[12] ),
        .I2(kill_instr_de),
        .I3(\instr_de_reg[13]_0 ),
        .I4(\instr_de_reg[11]_0 ),
        .I5(int_fault_ex_reg_0),
        .O(pre_update_n_ex_reg));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h04)) 
    pre_update_n_ex_i_2
       (.I0(first32_ex_reg_1),
        .I1(\instr_de_reg[12]_0 ),
        .I2(kill_instr_de),
        .O(pre_update_n_ex_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h2)) 
    pre_update_v_ex_i_1
       (.I0(pre_update_n_ex_i_2_n_0),
        .I1(int_fault_ex_reg_0),
        .O(pre_update_v_ex_reg));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    primask_i_1
       (.I0(cps_ex),
        .I1(cps_data_ex),
        .I2(p_62_in),
        .I3(\dp_ipsr_1to0[0]_i_1_n_0 ),
        .I4(primask0),
        .I5(nvic_primask),
        .O(primask_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    primask_i_2
       (.I0(msr_ex),
        .I1(first_ex_phase),
        .O(p_62_in));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hAA800000)) 
    primask_i_3
       (.I0(first_ex_phase),
        .I1(msr_ex),
        .I2(use_primask_ex),
        .I3(cps_ex),
        .I4(biu_rdy),
        .O(primask0));
  FDCE primask_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(primask_i_1_n_0),
        .Q(nvic_primask));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    push_ex_i_1
       (.I0(\instr_de_reg[11]_1 ),
        .I1(kill_instr_de),
        .O(push_ex_reg));
  FDCE push_xpsr_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(excpt_mask_sp_de),
        .Q(push_xpsr_ex));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h08)) 
    r_hdf_actv_i_1
       (.I0(r_int_actv_reg_1),
        .I1(r_int_actv_reg_0),
        .I2(r_hdf_actv_i_2_n_0),
        .O(hdf_actv));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FB00EA)) 
    r_hdf_actv_i_2
       (.I0(dp_ipsr_7to2[5]),
        .I1(use_dp_ipsr),
        .I2(dp_ipsr_7to2[3]),
        .I3(force_ipsr),
        .I4(dp_ipsr_7to2[7]),
        .I5(r_hdf_actv_i_3_n_0),
        .O(r_hdf_actv_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h33333022)) 
    r_hdf_actv_i_3
       (.I0(dp_ipsr_7to2[6]),
        .I1(force_ipsr),
        .I2(dp_ipsr_7to2[2]),
        .I3(use_dp_ipsr),
        .I4(dp_ipsr_7to2[4]),
        .O(r_hdf_actv_i_3_n_0));
  LUT6 #(
    .INIT(64'h0300000002000004)) 
    r_int_actv_i_1
       (.I0(nvic_excpt_num[2]),
        .I1(r_int_actv_reg),
        .I2(nvic_excpt_num[5]),
        .I3(nvic_excpt_num[3]),
        .I4(r_int_actv_reg_0),
        .I5(r_int_actv_reg_1),
        .O(int_actv));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    r_int_actv_i_2
       (.I0(dp_ipsr_7to2[4]),
        .I1(use_dp_ipsr),
        .I2(dp_ipsr_7to2[2]),
        .I3(force_ipsr),
        .O(nvic_excpt_num[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    r_int_actv_i_3
       (.I0(dp_ipsr_7to2[6]),
        .I1(use_dp_ipsr),
        .I2(dp_ipsr_7to2[4]),
        .I3(force_ipsr),
        .O(r_int_actv_reg));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    r_int_actv_i_4
       (.I0(dp_ipsr_7to2[7]),
        .I1(use_dp_ipsr),
        .I2(dp_ipsr_7to2[5]),
        .I3(force_ipsr),
        .O(nvic_excpt_num[5]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    r_int_actv_i_5
       (.I0(dp_ipsr_7to2[5]),
        .I1(use_dp_ipsr),
        .I2(dp_ipsr_7to2[3]),
        .I3(force_ipsr),
        .O(nvic_excpt_num[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    r_int_actv_i_6
       (.I0(force_hf),
        .I1(force_ipsr),
        .I2(dp_ipsr_1to0[0]),
        .I3(use_dp_ipsr),
        .I4(dp_ipsr_7to2[2]),
        .O(r_int_actv_reg_1));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \r_int_actv_lvl[1]_i_1 
       (.I0(svc_lvl_0),
        .I1(\r_int_actv_lvl_reg[1]_0 ),
        .I2(\i_tck_lvl_reg[1] ),
        .I3(\r_int_actv_lvl_reg[1]_1 ),
        .I4(\r_int_actv_lvl[1]_i_2_n_0 ),
        .O(\r_int_actv_lvl_reg[1] ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \r_int_actv_lvl[1]_i_2 
       (.I0(\i_pend_state_reg[3] ),
        .I1(\i_psv_lvl_reg[1] ),
        .I2(\i_pend_state_reg[5] ),
        .I3(irq_lvl),
        .O(\r_int_actv_lvl[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h04)) 
    r_nmi_actv_i_1
       (.I0(r_hdf_actv_i_2_n_0),
        .I1(r_int_actv_reg_0),
        .I2(r_int_actv_reg_1),
        .O(nmi_actv));
  LUT5 #(
    .INIT(32'h00BFBF00)) 
    \read_addr[0]_i_1 
       (.I0(branching_ex),
        .I1(biu_rdy),
        .I2(branching_ex2),
        .I3(\read_addr[1]_i_2_n_0 ),
        .I4(\read_addr_reg[1]_0 [0]),
        .O(\read_addr_reg[1] [0]));
  LUT6 #(
    .INIT(64'h00BFBF00BF00BF00)) 
    \read_addr[1]_i_1 
       (.I0(branching_ex),
        .I1(biu_rdy),
        .I2(branching_ex2),
        .I3(\read_addr_reg[1]_0 [1]),
        .I4(\read_addr[1]_i_2_n_0 ),
        .I5(\read_addr_reg[1]_0 [0]),
        .O(\read_addr_reg[1] [1]));
  LUT6 #(
    .INIT(64'h0000000028AAAA28)) 
    \read_addr[1]_i_2 
       (.I0(adv_fe_to_de),
        .I1(\read_addr_reg[1]_0 [0]),
        .I2(\write_addr_reg[1]_0 [0]),
        .I3(\read_addr_reg[1]_0 [1]),
        .I4(\write_addr_reg[1]_0 [1]),
        .I5(int_fault_ex_reg_0),
        .O(\read_addr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \reg_file_a[0][31]_i_1 
       (.I0(\reg_file_a_reg[0][0] ),
        .I1(\wptr_ex_reg[1] ),
        .I2(\wptr_ex_reg[0] ),
        .I3(\wptr_ex_reg[2] ),
        .I4(\wptr_ex_reg[3] ),
        .O(\reg_file_a_reg[0][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \reg_file_a[10][31]_i_1 
       (.I0(\reg_file_a_reg[0][0] ),
        .I1(\wptr_ex_reg[3] ),
        .I2(\wptr_ex_reg[1] ),
        .I3(\wptr_ex_reg[2] ),
        .I4(\wptr_ex_reg[0] ),
        .O(\reg_file_a_reg[10][0] ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \reg_file_a[11][31]_i_1 
       (.I0(\reg_file_a_reg[0][0] ),
        .I1(\wptr_ex_reg[1] ),
        .I2(\wptr_ex_reg[0] ),
        .I3(\wptr_ex_reg[2] ),
        .I4(\wptr_ex_reg[3] ),
        .O(\reg_file_a_reg[11][0] ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \reg_file_a[12][31]_i_1 
       (.I0(\reg_file_a_reg[0][0] ),
        .I1(\wptr_ex_reg[2] ),
        .I2(\wptr_ex_reg[3] ),
        .I3(\wptr_ex_reg[1] ),
        .I4(\wptr_ex_reg[0] ),
        .O(\reg_file_a_reg[12][0] ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \reg_file_a[13][31]_i_1 
       (.I0(\reg_file_a_reg[0][0] ),
        .I1(\wptr_ex_reg[3] ),
        .I2(\wptr_ex_reg[0] ),
        .I3(\wptr_ex_reg[1] ),
        .I4(\wptr_ex_reg[2] ),
        .O(\reg_file_a_reg[13][0] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \reg_file_a[14][31]_i_1 
       (.I0(\reg_file_a_reg[0][0] ),
        .I1(\wptr_ex_reg[1] ),
        .I2(\wptr_ex_reg[3] ),
        .I3(\wptr_ex_reg[0] ),
        .I4(\wptr_ex_reg[2] ),
        .O(\reg_file_a_reg[14][0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \reg_file_a[15][0]_i_1 
       (.I0(\dp_ipsr_1to0[0]_i_1_n_0 ),
        .I1(write_sp),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][10]_i_1 
       (.I0(ze_byte_wb_reg_1),
        .I1(\mem_held_addr_reg[11] [2]),
        .I2(\u_dp/rf0_mux_out [10]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(\i_mult_out_reg[15]__1 [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][10]_i_3 
       (.I0(shift_out[10]),
        .I1(\lu_ctl_ex_reg[0] [9]),
        .I2(\hold_reg1_reg[27] [10]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [10]),
        .O(\u_dp/rf0_mux_out [10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][11]_i_1 
       (.I0(ze_byte_wb_reg_2),
        .I1(\mem_held_addr_reg[11] [3]),
        .I2(\u_dp/rf0_mux_out [11]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(\i_mult_out_reg[15]__1 [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][11]_i_3 
       (.I0(shift_out[11]),
        .I1(\lu_ctl_ex_reg[0] [10]),
        .I2(\hold_reg1_reg[27] [11]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [11]),
        .O(\u_dp/rf0_mux_out [11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][12]_i_1 
       (.I0(ze_byte_wb_reg_3),
        .I1(O[0]),
        .I2(\u_dp/rf0_mux_out [12]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(\i_mult_out_reg[15]__1 [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][12]_i_3 
       (.I0(shift_out[12]),
        .I1(\lu_ctl_ex_reg[0] [11]),
        .I2(\hold_reg1_reg[27] [12]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [12]),
        .O(\u_dp/rf0_mux_out [12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][13]_i_1 
       (.I0(ze_byte_wb_reg_4),
        .I1(O[1]),
        .I2(\u_dp/rf0_mux_out [13]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(\i_mult_out_reg[15]__1 [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][13]_i_3 
       (.I0(shift_out[13]),
        .I1(\lu_ctl_ex_reg[0] [12]),
        .I2(\hold_reg1_reg[27] [13]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [13]),
        .O(\u_dp/rf0_mux_out [13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][14]_i_1 
       (.I0(ze_byte_wb_reg_5),
        .I1(O[2]),
        .I2(\u_dp/rf0_mux_out [14]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(\i_mult_out_reg[15]__1 [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][14]_i_3 
       (.I0(shift_out[14]),
        .I1(\lu_ctl_ex_reg[0] [13]),
        .I2(\hold_reg1_reg[27] [14]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [14]),
        .O(\u_dp/rf0_mux_out [14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][15]_i_1 
       (.I0(ze_byte_wb_reg_6),
        .I1(O[3]),
        .I2(\u_dp/rf0_mux_out [15]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(\i_mult_out_reg[15]__1 [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][15]_i_3 
       (.I0(shift_out[15]),
        .I1(\lu_ctl_ex_reg[0] [14]),
        .I2(\hold_reg1_reg[27] [15]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [15]),
        .O(\u_dp/rf0_mux_out [15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][16]_i_1 
       (.I0(mem_r_data_u[0]),
        .I1(\mem_held_addr_reg[19] [0]),
        .I2(\u_dp/rf0_mux_out [16]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(mult_out[0]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][16]_i_3 
       (.I0(shift_out[16]),
        .I1(\lu_ctl_ex_reg[0] [15]),
        .I2(\hold_reg1_reg[27] [16]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [16]),
        .O(\u_dp/rf0_mux_out [16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][17]_i_1 
       (.I0(mem_r_data_u[1]),
        .I1(\mem_held_addr_reg[19] [1]),
        .I2(\u_dp/rf0_mux_out [17]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(mult_out[1]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][17]_i_3 
       (.I0(shift_out[17]),
        .I1(\lu_ctl_ex_reg[0] [16]),
        .I2(\hold_reg1_reg[27] [17]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [17]),
        .O(\u_dp/rf0_mux_out [17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][18]_i_1 
       (.I0(mem_r_data_u[2]),
        .I1(\mem_held_addr_reg[19] [2]),
        .I2(\u_dp/rf0_mux_out [18]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(mult_out[2]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][18]_i_3 
       (.I0(shift_out[18]),
        .I1(\lu_ctl_ex_reg[0] [17]),
        .I2(\hold_reg1_reg[27] [18]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [18]),
        .O(\u_dp/rf0_mux_out [18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][19]_i_1 
       (.I0(mem_r_data_u[3]),
        .I1(\mem_held_addr_reg[19] [3]),
        .I2(\u_dp/rf0_mux_out [19]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(mult_out[3]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][19]_i_3 
       (.I0(shift_out[19]),
        .I1(\lu_ctl_ex_reg[0] [18]),
        .I2(\hold_reg1_reg[27] [19]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [19]),
        .O(\u_dp/rf0_mux_out [19]));
  LUT2 #(
    .INIT(4'h2)) 
    \reg_file_a[15][1]_i_1 
       (.I0(\dp_ipsr_1to0[1]_i_2_n_0 ),
        .I1(write_sp),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][20]_i_1 
       (.I0(mem_r_data_u[4]),
        .I1(\mem_held_addr_reg[23] [0]),
        .I2(\u_dp/rf0_mux_out [20]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(mult_out[4]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][20]_i_3 
       (.I0(shift_out[20]),
        .I1(\lu_ctl_ex_reg[0] [19]),
        .I2(\hold_reg1_reg[27] [20]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [20]),
        .O(\u_dp/rf0_mux_out [20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][21]_i_1 
       (.I0(mem_r_data_u[5]),
        .I1(\mem_held_addr_reg[23] [1]),
        .I2(\u_dp/rf0_mux_out [21]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(mult_out[5]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][21]_i_3 
       (.I0(shift_out[21]),
        .I1(\lu_ctl_ex_reg[0] [20]),
        .I2(\hold_reg1_reg[27] [21]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [21]),
        .O(\u_dp/rf0_mux_out [21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][22]_i_1 
       (.I0(mem_r_data_u[6]),
        .I1(\mem_held_addr_reg[23] [2]),
        .I2(\u_dp/rf0_mux_out [22]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(mult_out[6]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][22]_i_3 
       (.I0(shift_out[22]),
        .I1(\lu_ctl_ex_reg[0] [21]),
        .I2(\hold_reg1_reg[27] [22]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [22]),
        .O(\u_dp/rf0_mux_out [22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][23]_i_1 
       (.I0(mem_r_data_u[7]),
        .I1(\mem_held_addr_reg[23] [3]),
        .I2(\u_dp/rf0_mux_out [23]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(mult_out[7]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][23]_i_3 
       (.I0(shift_out[23]),
        .I1(\lu_ctl_ex_reg[0] [22]),
        .I2(\hold_reg1_reg[27] [23]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [23]),
        .O(\u_dp/rf0_mux_out [23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][24]_i_1 
       (.I0(mem_r_data_u[8]),
        .I1(\mem_held_addr_reg[27] [0]),
        .I2(\u_dp/rf0_mux_out [24]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(mult_out[8]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][24]_i_3 
       (.I0(shift_out[24]),
        .I1(\lu_ctl_ex_reg[0] [23]),
        .I2(\hold_reg1_reg[27] [24]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [24]),
        .O(\u_dp/rf0_mux_out [24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][25]_i_1 
       (.I0(mem_r_data_u[9]),
        .I1(\mem_held_addr_reg[27] [1]),
        .I2(\u_dp/rf0_mux_out [25]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(mult_out[9]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][25]_i_3 
       (.I0(shift_out[25]),
        .I1(\lu_ctl_ex_reg[0] [24]),
        .I2(\hold_reg1_reg[27] [25]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [25]),
        .O(\u_dp/rf0_mux_out [25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][26]_i_1 
       (.I0(mem_r_data_u[10]),
        .I1(\mem_held_addr_reg[27] [2]),
        .I2(\u_dp/rf0_mux_out [26]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(mult_out[10]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][26]_i_3 
       (.I0(shift_out[26]),
        .I1(\lu_ctl_ex_reg[0] [25]),
        .I2(\hold_reg1_reg[27] [26]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [26]),
        .O(\u_dp/rf0_mux_out [26]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \reg_file_a[15][26]_i_6 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [26]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][27]_i_1 
       (.I0(mem_r_data_u[11]),
        .I1(\mem_held_addr_reg[27] [3]),
        .I2(\u_dp/rf0_mux_out [27]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(mult_out[11]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][27]_i_3 
       (.I0(shift_out[27]),
        .I1(\lu_ctl_ex_reg[0] [26]),
        .I2(\hold_reg1_reg[27] [27]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [27]),
        .O(\u_dp/rf0_mux_out [27]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \reg_file_a[15][27]_i_6 
       (.I0(\wdata_reg[6] ),
        .I1(\hold_reg2_reg[27] [27]),
        .I2(wdata_mux_ctl_ex[0]),
        .I3(wdata_mux_ctl_ex[1]),
        .O(\u_dp/wdata_mux [27]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \reg_file_a[15][31]_i_1 
       (.I0(\reg_file_a_reg[0][0] ),
        .I1(\wptr_ex_reg[1] ),
        .I2(\wptr_ex_reg[0] ),
        .I3(\wptr_ex_reg[2] ),
        .I4(\wptr_ex_reg[3] ),
        .O(\reg_file_a_reg[15][0] ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][8]_i_1 
       (.I0(ze_byte_wb_reg_0),
        .I1(\mem_held_addr_reg[11] [0]),
        .I2(\u_dp/rf0_mux_out [8]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(\i_mult_out_reg[15]__1 [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][8]_i_3 
       (.I0(shift_out[8]),
        .I1(\lu_ctl_ex_reg[0] [7]),
        .I2(\hold_reg1_reg[27] [8]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [8]),
        .O(\u_dp/rf0_mux_out [8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][9]_i_1 
       (.I0(ze_byte_wb_reg),
        .I1(\mem_held_addr_reg[11] [1]),
        .I2(\u_dp/rf0_mux_out [9]),
        .I3(rf1_mux_ctl_ex[1]),
        .I4(rf1_mux_ctl_ex[0]),
        .I5(\i_mult_out_reg[15]__1 [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \reg_file_a[15][9]_i_3 
       (.I0(shift_out[9]),
        .I1(\lu_ctl_ex_reg[0] [8]),
        .I2(\hold_reg1_reg[27] [9]),
        .I3(rf0_mux_ctl_ex[1]),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(\u_dp/wdata_mux [9]),
        .O(\u_dp/rf0_mux_out [9]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \reg_file_a[1][31]_i_1 
       (.I0(\reg_file_a_reg[0][0] ),
        .I1(\wptr_ex_reg[1] ),
        .I2(\wptr_ex_reg[0] ),
        .I3(\wptr_ex_reg[2] ),
        .I4(\wptr_ex_reg[3] ),
        .O(\reg_file_a_reg[1][0] ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \reg_file_a[2][31]_i_1 
       (.I0(\reg_file_a_reg[0][0] ),
        .I1(\wptr_ex_reg[0] ),
        .I2(\wptr_ex_reg[1] ),
        .I3(\wptr_ex_reg[2] ),
        .I4(\wptr_ex_reg[3] ),
        .O(\reg_file_a_reg[2][0] ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \reg_file_a[3][31]_i_1 
       (.I0(\reg_file_a_reg[0][0] ),
        .I1(\wptr_ex_reg[1] ),
        .I2(\wptr_ex_reg[0] ),
        .I3(\wptr_ex_reg[2] ),
        .I4(\wptr_ex_reg[3] ),
        .O(\reg_file_a_reg[3][0] ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \reg_file_a[4][31]_i_1 
       (.I0(\reg_file_a_reg[0][0] ),
        .I1(\wptr_ex_reg[1] ),
        .I2(\wptr_ex_reg[2] ),
        .I3(\wptr_ex_reg[0] ),
        .I4(\wptr_ex_reg[3] ),
        .O(\reg_file_a_reg[4][0] ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \reg_file_a[5][31]_i_1 
       (.I0(\reg_file_a_reg[0][0] ),
        .I1(\wptr_ex_reg[2] ),
        .I2(\wptr_ex_reg[0] ),
        .I3(\wptr_ex_reg[1] ),
        .I4(\wptr_ex_reg[3] ),
        .O(\reg_file_a_reg[5][0] ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \reg_file_a[6][31]_i_1 
       (.I0(\reg_file_a_reg[0][0] ),
        .I1(\wptr_ex_reg[2] ),
        .I2(\wptr_ex_reg[1] ),
        .I3(\wptr_ex_reg[0] ),
        .I4(\wptr_ex_reg[3] ),
        .O(\reg_file_a_reg[6][0] ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \reg_file_a[7][31]_i_1 
       (.I0(\reg_file_a_reg[0][0] ),
        .I1(\wptr_ex_reg[1] ),
        .I2(\wptr_ex_reg[0] ),
        .I3(\wptr_ex_reg[3] ),
        .I4(\wptr_ex_reg[2] ),
        .O(\reg_file_a_reg[7][0] ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \reg_file_a[8][31]_i_1 
       (.I0(\reg_file_a_reg[0][0] ),
        .I1(\wptr_ex_reg[1] ),
        .I2(\wptr_ex_reg[3] ),
        .I3(\wptr_ex_reg[2] ),
        .I4(\wptr_ex_reg[0] ),
        .O(\reg_file_a_reg[8][0] ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \reg_file_a[9][31]_i_1 
       (.I0(\reg_file_a_reg[0][0] ),
        .I1(\wptr_ex_reg[3] ),
        .I2(\wptr_ex_reg[0] ),
        .I3(\wptr_ex_reg[2] ),
        .I4(\wptr_ex_reg[1] ),
        .O(\reg_file_a_reg[9][0] ));
  LUT6 #(
    .INIT(64'h0000000088080808)) 
    reg_file_b_reg_0_15_0_5_i_1
       (.I0(biu_rdy),
        .I1(w_phase_ex),
        .I2(last_instr_faulted_reg_0),
        .I3(int_fault_ex_reg_0),
        .I4(ldm_base),
        .I5(excpt_mask_write_ex),
        .O(\reg_file_a_reg[0][0] ));
  LUT6 #(
    .INIT(64'hFFFF000002000200)) 
    \reg_sel[3]_i_1 
       (.I0(\instr_de_reg[5] ),
        .I1(p_0_in14_in),
        .I2(p_1_in16_in),
        .I3(p_0_in18_in),
        .I4(\instr_de_reg[7] ),
        .I5(int_fault_ex_reg_0),
        .O(nxt_reg_sel));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    reset_code_i_1
       (.I0(int_fault_ex_reg_0),
        .I1(reset_code),
        .O(nxt_reset_code));
  FDPE reset_code_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .D(nxt_reset_code),
        .PRE(i_dbg_wdata_sel_ex_reg_0),
        .Q(reset_code));
  LUT6 #(
    .INIT(64'h0000000044040004)) 
    \rf0_mux_ctl_ex[0]_i_3 
       (.I0(first32_ex_reg_1),
        .I1(\instr_de_reg[14]_3 ),
        .I2(\instr_de_reg[10]_0 ),
        .I3(Q[11]),
        .I4(\instr_de_reg[9]_1 ),
        .I5(dbg_wdata_sel_de),
        .O(\rf0_mux_ctl_ex[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAEAAAAAAAEA)) 
    \rf0_mux_ctl_ex[1]_i_3 
       (.I0(dbg_wdata_sel_de),
        .I1(\instr_de_reg[11]_5 ),
        .I2(\instr_de_reg[15]_1 ),
        .I3(\instr_de_reg[13]_2 ),
        .I4(first32_ex_reg_1),
        .I5(\imm_held_reg[6]_0 ),
        .O(\rf0_mux_ctl_ex[1]_i_3_n_0 ));
  MUXF7 \rf0_mux_ctl_ex_reg[0]_i_1 
       (.I0(rf_mux_ctl_ex2[0]),
        .I1(\rf0_mux_ctl_ex[0]_i_3_n_0 ),
        .O(\rf0_mux_ctl_ex_reg[0] ),
        .S(last_uncond_phase_ex_reg_0));
  MUXF7 \rf0_mux_ctl_ex_reg[1]_i_1 
       (.I0(rf_mux_ctl_ex2[1]),
        .I1(\rf0_mux_ctl_ex[1]_i_3_n_0 ),
        .O(\rf0_mux_ctl_ex_reg[1] ),
        .S(last_uncond_phase_ex_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rf1_mux_ctl_ex[0]_i_1 
       (.I0(\rf0_mux_ctl_ex_reg[0] ),
        .I1(\rf_mux_ctl_ex_reg[2] ),
        .O(nxt_rf1_mux_ctl_ex[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rf1_mux_ctl_ex[1]_i_1 
       (.I0(\rf0_mux_ctl_ex_reg[1] ),
        .I1(\rf_mux_ctl_ex_reg[2] ),
        .O(nxt_rf1_mux_ctl_ex[1]));
  LUT6 #(
    .INIT(64'hAEAEAEAEAEFEAEAE)) 
    \rf_mux_ctl_ex[2]_i_3 
       (.I0(dbg_wdata_sel_de),
        .I1(\instr_de_reg[11]_6 ),
        .I2(first32_ex_reg_1),
        .I3(Q[14]),
        .I4(\imm_held_reg[6] [1]),
        .I5(p_0_in),
        .O(\rf_mux_ctl_ex[2]_i_3_n_0 ));
  MUXF7 \rf_mux_ctl_ex_reg[2]_i_1 
       (.I0(rf_mux_ctl_ex2[2]),
        .I1(\rf_mux_ctl_ex[2]_i_3_n_0 ),
        .O(\rf_mux_ctl_ex_reg[2] ),
        .S(last_uncond_phase_ex_reg_0));
  LUT6 #(
    .INIT(64'hFFF0EFEF0F004040)) 
    \rptr_a_ex2[1]_i_2 
       (.I0(Q[12]),
        .I1(\rptr_a_ex2[1]_i_4_n_0 ),
        .I2(Q[14]),
        .I3(Q[9]),
        .I4(Q[13]),
        .I5(Q[4]),
        .O(\rptr_a_ex2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDC8DD8D9D88D888)) 
    \rptr_a_ex2[1]_i_3 
       (.I0(Q[14]),
        .I1(Q[9]),
        .I2(Q[13]),
        .I3(active_sp),
        .I4(Q[12]),
        .I5(Q[4]),
        .O(\rptr_a_ex2[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \rptr_a_ex2[1]_i_4 
       (.I0(active_sp),
        .I1(Q[0]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(Q[10]),
        .I5(Q[1]),
        .O(\rptr_a_ex2[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2220002000200020)) 
    \rptr_a_ex2[3]_i_2 
       (.I0(Q[14]),
        .I1(Q[12]),
        .I2(\instr_de_reg[10]_1 ),
        .I3(Q[13]),
        .I4(Q[11]),
        .I5(int_fault_ex_reg_0),
        .O(\rptr_a_ex2[3]_i_2_n_0 ));
  MUXF7 \rptr_a_ex2_reg[1]_i_1 
       (.I0(\rptr_a_ex2[1]_i_2_n_0 ),
        .I1(\rptr_a_ex2[1]_i_3_n_0 ),
        .O(\rptr_a_ex2_reg[3] [0]),
        .S(Q[15]));
  MUXF7 \rptr_a_ex2_reg[3]_i_1 
       (.I0(\rptr_a_ex2[3]_i_2_n_0 ),
        .I1(\instr_de_reg[12]_2 ),
        .O(\rptr_a_ex2_reg[3] [1]),
        .S(Q[15]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rptr_a_ex[1]_i_1 
       (.I0(\rptr_a_ex2_reg[3] [0]),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(\rptr_a_ex2_reg[3]_0 [0]),
        .O(\rptr_a_ex_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rptr_a_ex[1]_i_1__0 
       (.I0(\rptr_a_ex2_reg[3] [0]),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(\rptr_a_ex2_reg[3]_0 [0]),
        .I3(biu_rdy),
        .I4(rptr_a_ex[0]),
        .O(\rptr_a_ex_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rptr_a_ex[3]_i_1 
       (.I0(\rptr_a_ex2_reg[3] [1]),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(\rptr_a_ex2_reg[3]_0 [1]),
        .O(\rptr_a_ex_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rptr_a_ex[3]_i_1__0 
       (.I0(\rptr_a_ex2_reg[3] [1]),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(\rptr_a_ex2_reg[3]_0 [1]),
        .I3(biu_rdy),
        .I4(rptr_a_ex[1]),
        .O(\rptr_a_ex_reg[3] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rptr_b_ex2[1]_i_3 
       (.I0(Q[9]),
        .I1(Q[12]),
        .I2(Q[1]),
        .I3(Q[15]),
        .I4(\rptr_b_ex2[1]_i_4_n_0 ),
        .O(\rptr_b_ex_reg[1] ));
  LUT6 #(
    .INIT(64'hBF80BFB0BF808F80)) 
    \rptr_b_ex2[1]_i_4 
       (.I0(Q[1]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[7]),
        .I4(Q[12]),
        .I5(\rptr_b_ex2[1]_i_5_n_0 ),
        .O(\rptr_b_ex2[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \rptr_b_ex2[1]_i_5 
       (.I0(active_sp),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[10]),
        .I5(Q[4]),
        .O(\rptr_b_ex2[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    rst_fptr_align_de_i_1
       (.I0(excpt_state[2]),
        .I1(excpt_state[1]),
        .I2(excpt_state[0]),
        .I3(excpt_state[3]),
        .O(rst_fptr_align));
  FDCE rst_fptr_align_de_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(rst_fptr_align),
        .Q(halt_hold1_de));
  FDCE rst_fptr_align_ex_reg
       (.C(HCLK),
        .CE(last_uncond_phase_ex_reg),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(halt_hold1_de),
        .Q(rst_fptr_align_ex));
  LUT5 #(
    .INIT(32'h00000020)) 
    sbit_ex_i_1
       (.I0(\instr_de_reg[7]_0 ),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(first32_ex_reg_1),
        .I4(kill_instr_de),
        .O(sbit_ex_reg));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    second32_ex_i_1
       (.I0(first32_ex_reg_1),
        .I1(kill_instr_de),
        .O(second32_ex_reg));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    shift_ex_i_1
       (.I0(\instr_de_reg[12] ),
        .I1(kill_instr_de),
        .O(shift_ex_reg));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    stm_push_ex_i_1
       (.I0(\instr_de_reg[11] ),
        .I1(kill_instr_de),
        .O(stm_push_ex_reg));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h2)) 
    store_ex_i_1
       (.I0(\instr_de_reg[11]_2 ),
        .I1(kill_instr_de),
        .O(store_ex_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    tbit_ex_i_1
       (.I0(first32_ex_reg_1),
        .I1(Q[15]),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(\instr_de_reg[9] ),
        .I5(kill_instr_de),
        .O(tbit_ex_reg));
  LUT6 #(
    .INIT(64'h00EFFFEFFF100010)) 
    \u_alu_dec/u_adder/mem_held_addr[3]_i_8 
       (.I0(zero_a_ex_reg),
        .I1(mask_sp_ex),
        .I2(fptr_wdata),
        .I3(au_a_use_pc_ex_reg),
        .I4(\pc_reg[31]_1 [1]),
        .I5(au_in_b[1]),
        .O(\u_alu_dec/u_adder/mem_held_addr[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88B8B8B8B8B8B8B8)) 
    use_dp_ipsr_i_1
       (.I0(load_xpsr_we),
        .I1(update_ipsr),
        .I2(use_dp_ipsr),
        .I3(lockup_pend_reg),
        .I4(first_ex_phase),
        .I5(excpt_ld_pc_ex),
        .O(nxt_use_dp_ipsr));
  FDPE use_dp_ipsr_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .D(nxt_use_dp_ipsr),
        .PRE(use_dp_ipsr_reg_0),
        .Q(use_dp_ipsr));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    use_dp_tbit_i_1
       (.I0(p_3_in),
        .I1(update_tbit),
        .I2(use_dp_tbit),
        .O(use_dp_tbit_i_1_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    use_dp_tbit_i_2
       (.I0(load_xpsr_we),
        .I1(biu_rdy),
        .I2(dbg_reg_acc_ex),
        .I3(use_flags_ex),
        .I4(first_ex_phase),
        .I5(msr_ex),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'hEEEEAEAAAEAAAEAA)) 
    use_dp_tbit_i_3
       (.I0(p_3_in),
        .I1(biu_rdy),
        .I2(excpt_ret_ld_pc_ex),
        .I3(first_pop_pc_ex_reg),
        .I4(tbit_ex),
        .I5(first_ex_phase),
        .O(update_tbit));
  FDCE use_dp_tbit_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_dbg_wdata_sel_ex_reg_0),
        .D(use_dp_tbit_i_1_n_0),
        .Q(use_dp_tbit));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \wdata_mux_ctl_ex[0]_i_1 
       (.I0(dbg_wdata_sel_de),
        .I1(br_lr_ex_reg),
        .I2(last_uncond_phase_ex_reg_0),
        .I3(wdata_mux_ctl_ex2),
        .O(nxt_wdata_mux_ctl_ex[0]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \wdata_mux_ctl_ex[0]_i_2 
       (.I0(br_lr_ex),
        .I1(push_xpsr_ex),
        .I2(first_ex_phase),
        .I3(lsm_last_d_phase_ex),
        .I4(ldm_base_loaded),
        .I5(ldm_pop_ex),
        .O(wdata_mux_ctl_ex2));
  LUT6 #(
    .INIT(64'hF4FFF400F400F400)) 
    \wdata_mux_ctl_ex[1]_i_1 
       (.I0(kill_instr_de),
        .I1(use_mrs),
        .I2(dbg_wdata_sel_de),
        .I3(last_uncond_phase_ex_reg_0),
        .I4(push_xpsr_ex),
        .I5(second_ex_phase),
        .O(nxt_wdata_mux_ctl_ex[1]));
  LUT6 #(
    .INIT(64'hBF8CB383BF8CB080)) 
    \wptr_decoded[1]_i_3 
       (.I0(\wptr_decoded[1]_i_5_n_0 ),
        .I1(\instr_de_reg[14]_1 ),
        .I2(\instr_de_reg[11]_3 ),
        .I3(Q[1]),
        .I4(Q[9]),
        .I5(active_sp),
        .O(\wptr_decoded_reg[1] ));
  LUT6 #(
    .INIT(64'hCFC0CFCFAFA0C0C0)) 
    \wptr_decoded[1]_i_5 
       (.I0(active_sp),
        .I1(Q[1]),
        .I2(\instr_de_reg[11]_4 ),
        .I3(\rptr_a_ex2[1]_i_4_n_0 ),
        .I4(\instr_de_reg[15]_0 ),
        .I5(Q[9]),
        .O(\wptr_decoded[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wptr_decoded[3]_i_3 
       (.I0(\wptr_decoded[3]_i_4_n_0 ),
        .I1(int_fault_ex_reg_0),
        .I2(\instr_de_reg[14]_1 ),
        .I3(Q[10]),
        .I4(\instr_de_reg[11]_3 ),
        .O(\wptr_decoded_reg[3] ));
  LUT6 #(
    .INIT(64'h5FC050C050C050C0)) 
    \wptr_decoded[3]_i_4 
       (.I0(Q[9]),
        .I1(int_fault_ex_reg_0),
        .I2(\instr_de_reg[11]_4 ),
        .I3(\instr_de_reg[15]_0 ),
        .I4(Q[7]),
        .I5(Q[10]),
        .O(\wptr_decoded[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h00BFBF00)) 
    \write_addr[0]_i_1 
       (.I0(branching_ex),
        .I1(biu_rdy),
        .I2(branching_ex2),
        .I3(p_32_in),
        .I4(\write_addr_reg[1]_0 [0]),
        .O(\write_addr_reg[1] [0]));
  LUT6 #(
    .INIT(64'h00BFBF00BF00BF00)) 
    \write_addr[1]_i_1 
       (.I0(branching_ex),
        .I1(biu_rdy),
        .I2(branching_ex2),
        .I3(\write_addr_reg[1]_0 [1]),
        .I4(p_32_in),
        .I5(\write_addr_reg[1]_0 [0]),
        .O(\write_addr_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    \write_addr[1]_i_2 
       (.I0(write_buffer0),
        .I1(adv_fe_to_de),
        .I2(read_buffer1),
        .I3(int_fault_ex_reg_0),
        .O(p_32_in));
  LUT6 #(
    .INIT(64'hAEFEAEAEAEFEAEFE)) 
    zero_a_ex_i_1
       (.I0(excpt_zero_a_de),
        .I1(\instr_de_reg[9]_0 ),
        .I2(first32_ex_reg_1),
        .I3(Q[14]),
        .I4(Q[5]),
        .I5(\imm_held_reg[6] [0]),
        .O(zero_a_ex0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_fetch
   (fetch_internal,
    hi_pre_fetch_addr,
    \held_instr0_reg[15] ,
    write_buffer0,
    biu_rdy,
    nxt_fetch_internal,
    HCLK,
    SYSRESETn,
    nxt_int_rack,
    first_ex_phase_reg,
    SYSRESETn_0,
    rdata_fe,
    biu_commit_reg,
    irack,
    biu_irack,
    E,
    \biu_rdata_reg[31] );
  output fetch_internal;
  output hi_pre_fetch_addr;
  output [15:0]\held_instr0_reg[15] ;
  output write_buffer0;
  input biu_rdy;
  input nxt_fetch_internal;
  input HCLK;
  input SYSRESETn;
  input nxt_int_rack;
  input [0:0]first_ex_phase_reg;
  input SYSRESETn_0;
  input [15:0]rdata_fe;
  input biu_commit_reg;
  input irack;
  input biu_irack;
  input [0:0]E;
  input [15:0]\biu_rdata_reg[31] ;

  wire [0:0]E;
  wire HCLK;
  wire SYSRESETn;
  wire SYSRESETn_0;
  wire biu_commit_reg;
  wire biu_irack;
  wire [15:0]\biu_rdata_reg[31] ;
  wire biu_rdy;
  wire fetch_internal;
  wire [0:0]first_ex_phase_reg;
  wire [15:0]\held_instr0_reg[15] ;
  wire hi_pre_fetch_addr;
  wire int_rack;
  wire irack;
  wire nxt_fetch_internal;
  wire nxt_int_rack;
  wire [15:0]rdata_fe;
  wire [15:0]uhalf_instr;
  wire write_buffer0;

  FDCE fetch_internal_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(SYSRESETn),
        .D(nxt_fetch_internal),
        .Q(fetch_internal));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[0]_i_1 
       (.I0(uhalf_instr[0]),
        .I1(int_rack),
        .I2(rdata_fe[0]),
        .O(\held_instr0_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[10]_i_1 
       (.I0(uhalf_instr[10]),
        .I1(int_rack),
        .I2(rdata_fe[10]),
        .O(\held_instr0_reg[15] [10]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[11]_i_1 
       (.I0(uhalf_instr[11]),
        .I1(int_rack),
        .I2(rdata_fe[11]),
        .O(\held_instr0_reg[15] [11]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[12]_i_1 
       (.I0(uhalf_instr[12]),
        .I1(int_rack),
        .I2(rdata_fe[12]),
        .O(\held_instr0_reg[15] [12]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[13]_i_1 
       (.I0(uhalf_instr[13]),
        .I1(int_rack),
        .I2(rdata_fe[13]),
        .O(\held_instr0_reg[15] [13]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[14]_i_1 
       (.I0(uhalf_instr[14]),
        .I1(int_rack),
        .I2(rdata_fe[14]),
        .O(\held_instr0_reg[15] [14]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[15]_i_2 
       (.I0(uhalf_instr[15]),
        .I1(int_rack),
        .I2(rdata_fe[15]),
        .O(\held_instr0_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[1]_i_1 
       (.I0(uhalf_instr[1]),
        .I1(int_rack),
        .I2(rdata_fe[1]),
        .O(\held_instr0_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[2]_i_1 
       (.I0(uhalf_instr[2]),
        .I1(int_rack),
        .I2(rdata_fe[2]),
        .O(\held_instr0_reg[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[3]_i_1 
       (.I0(uhalf_instr[3]),
        .I1(int_rack),
        .I2(rdata_fe[3]),
        .O(\held_instr0_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[4]_i_1 
       (.I0(uhalf_instr[4]),
        .I1(int_rack),
        .I2(rdata_fe[4]),
        .O(\held_instr0_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[5]_i_1 
       (.I0(uhalf_instr[5]),
        .I1(int_rack),
        .I2(rdata_fe[5]),
        .O(\held_instr0_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[6]_i_1 
       (.I0(uhalf_instr[6]),
        .I1(int_rack),
        .I2(rdata_fe[6]),
        .O(\held_instr0_reg[15] [6]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[7]_i_1 
       (.I0(uhalf_instr[7]),
        .I1(int_rack),
        .I2(rdata_fe[7]),
        .O(\held_instr0_reg[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[8]_i_1 
       (.I0(uhalf_instr[8]),
        .I1(int_rack),
        .I2(rdata_fe[8]),
        .O(\held_instr0_reg[15] [8]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[9]_i_1 
       (.I0(uhalf_instr[9]),
        .I1(int_rack),
        .I2(rdata_fe[9]),
        .O(\held_instr0_reg[15] [9]));
  FDCE hi_pre_fetch_addr_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(SYSRESETn_0),
        .D(first_ex_phase_reg),
        .Q(hi_pre_fetch_addr));
  FDCE int_rack_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_int_rack),
        .Q(int_rack));
  FDCE \uhalf_instr_reg[0] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\biu_rdata_reg[31] [0]),
        .Q(uhalf_instr[0]));
  FDCE \uhalf_instr_reg[10] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\biu_rdata_reg[31] [10]),
        .Q(uhalf_instr[10]));
  FDCE \uhalf_instr_reg[11] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\biu_rdata_reg[31] [11]),
        .Q(uhalf_instr[11]));
  FDCE \uhalf_instr_reg[12] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\biu_rdata_reg[31] [12]),
        .Q(uhalf_instr[12]));
  FDCE \uhalf_instr_reg[13] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\biu_rdata_reg[31] [13]),
        .Q(uhalf_instr[13]));
  FDCE \uhalf_instr_reg[14] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\biu_rdata_reg[31] [14]),
        .Q(uhalf_instr[14]));
  FDCE \uhalf_instr_reg[15] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\biu_rdata_reg[31] [15]),
        .Q(uhalf_instr[15]));
  FDCE \uhalf_instr_reg[1] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\biu_rdata_reg[31] [1]),
        .Q(uhalf_instr[1]));
  FDCE \uhalf_instr_reg[2] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\biu_rdata_reg[31] [2]),
        .Q(uhalf_instr[2]));
  FDCE \uhalf_instr_reg[3] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\biu_rdata_reg[31] [3]),
        .Q(uhalf_instr[3]));
  FDCE \uhalf_instr_reg[4] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\biu_rdata_reg[31] [4]),
        .Q(uhalf_instr[4]));
  FDCE \uhalf_instr_reg[5] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\biu_rdata_reg[31] [5]),
        .Q(uhalf_instr[5]));
  FDCE \uhalf_instr_reg[6] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\biu_rdata_reg[31] [6]),
        .Q(uhalf_instr[6]));
  FDCE \uhalf_instr_reg[7] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\biu_rdata_reg[31] [7]),
        .Q(uhalf_instr[7]));
  FDCE \uhalf_instr_reg[8] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\biu_rdata_reg[31] [8]),
        .Q(uhalf_instr[8]));
  FDCE \uhalf_instr_reg[9] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\biu_rdata_reg[31] [9]),
        .Q(uhalf_instr[9]));
  LUT4 #(
    .INIT(16'hFFBA)) 
    \write_addr[1]_i_3 
       (.I0(int_rack),
        .I1(biu_commit_reg),
        .I2(irack),
        .I3(biu_irack),
        .O(write_buffer0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_mem_ctl
   (drack_reg_0,
    irack,
    dtcm_sel_reg_0,
    z_27_20__6,
    \hold_reg1_reg[31] ,
    \hold_reg1_reg[16] ,
    load_xpsr_we,
    biu_commit_non_au,
    ITCMBYTEWR,
    DTCMBYTEWR,
    not_itcm_au0,
    p_2_in__0,
    \hold_reg1_reg[0] ,
    p_0_in1_in,
    p_1_in__0,
    load_fptr,
    \hold_reg1_reg[1] ,
    \hold_reg1_reg[2] ,
    \hold_reg1_reg[3] ,
    \hold_reg1_reg[4] ,
    \hold_reg1_reg[5] ,
    \hold_reg1_reg[6] ,
    p_2_in,
    \hold_reg1_reg[7] ,
    \hold_reg1_reg[7]_0 ,
    \hold_reg1_reg[7]_1 ,
    fptr_align_reg,
    biu_rdy,
    nxt_itcm_sel,
    HCLK,
    nxt_dtcm_sel,
    nxt_irack,
    SYSRESETn_0,
    dreq_wr_ex_reg,
    nxt_w_u_fault,
    SYSRESETn_1,
    nxt_dwack,
    SYSRESETn,
    D,
    se_half_wb,
    mem_r_data_u,
    biu_drack,
    biu_rfault,
    load_xpsr_ex,
    biu_commit_non_au2__0,
    non_tcm__8,
    non_tcm_xn,
    biu_write_reg,
    dreq_rd_ex,
    \mem_held_addr_reg[0] ,
    \mem_held_addr_reg[1] ,
    ls_byte_ex,
    ls_half_ex,
    swz_ctl0_ex,
    \rptr_a_ex_reg[3] ,
    \biu_rdata_reg[31] ,
    doutA,
    \genblk3[1].ram_block_reg_3_1 ,
    \mem_held_addr_reg[1]_0 ,
    dp_sbit_ctl_ex,
    rd_mux_a_ex,
    update_fptr_align0,
    fptr_align);
  output drack_reg_0;
  output irack;
  output dtcm_sel_reg_0;
  output z_27_20__6;
  output [23:0]\hold_reg1_reg[31] ;
  output \hold_reg1_reg[16] ;
  output load_xpsr_we;
  output biu_commit_non_au;
  output [3:0]ITCMBYTEWR;
  output [3:0]DTCMBYTEWR;
  output not_itcm_au0;
  output [5:0]p_2_in__0;
  output \hold_reg1_reg[0] ;
  output [6:0]p_0_in1_in;
  output [6:0]p_1_in__0;
  output load_fptr;
  output \hold_reg1_reg[1] ;
  output \hold_reg1_reg[2] ;
  output \hold_reg1_reg[3] ;
  output \hold_reg1_reg[4] ;
  output \hold_reg1_reg[5] ;
  output \hold_reg1_reg[6] ;
  output [0:0]p_2_in;
  output \hold_reg1_reg[7] ;
  output \hold_reg1_reg[7]_0 ;
  output \hold_reg1_reg[7]_1 ;
  output fptr_align_reg;
  input biu_rdy;
  input nxt_itcm_sel;
  input HCLK;
  input nxt_dtcm_sel;
  input nxt_irack;
  input SYSRESETn_0;
  input dreq_wr_ex_reg;
  input nxt_w_u_fault;
  input SYSRESETn_1;
  input nxt_dwack;
  input SYSRESETn;
  input [13:0]D;
  input se_half_wb;
  input [15:0]mem_r_data_u;
  input biu_drack;
  input biu_rfault;
  input load_xpsr_ex;
  input biu_commit_non_au2__0;
  input non_tcm__8;
  input non_tcm_xn;
  input biu_write_reg;
  input dreq_rd_ex;
  input \mem_held_addr_reg[0] ;
  input \mem_held_addr_reg[1] ;
  input ls_byte_ex;
  input ls_half_ex;
  input [1:0]swz_ctl0_ex;
  input [31:0]\rptr_a_ex_reg[3] ;
  input [31:0]\biu_rdata_reg[31] ;
  input [31:0]doutA;
  input [31:0]\genblk3[1].ram_block_reg_3_1 ;
  input \mem_held_addr_reg[1]_0 ;
  input [0:0]dp_sbit_ctl_ex;
  input rd_mux_a_ex;
  input update_fptr_align0;
  input fptr_align;

  wire [13:0]D;
  wire [3:0]DTCMBYTEWR;
  wire HCLK;
  wire [3:0]ITCMBYTEWR;
  wire SYSRESETn;
  wire SYSRESETn_0;
  wire SYSRESETn_1;
  wire biu_commit_non_au;
  wire biu_commit_non_au2__0;
  wire biu_drack;
  wire [31:0]\biu_rdata_reg[31] ;
  wire biu_rdy;
  wire biu_rfault;
  wire biu_write_reg;
  wire [31:0]doutA;
  wire [0:0]dp_sbit_ctl_ex;
  wire drack;
  wire drack_reg_0;
  wire dreq_rd_ex;
  wire dreq_wr_ex_reg;
  wire dtcm_sel;
  wire dtcm_sel_reg_0;
  wire dwack;
  wire fptr_align;
  wire fptr_align_reg;
  wire [31:0]\genblk3[1].ram_block_reg_3_1 ;
  wire \hold_reg1_reg[0] ;
  wire \hold_reg1_reg[16] ;
  wire \hold_reg1_reg[1] ;
  wire \hold_reg1_reg[2] ;
  wire [23:0]\hold_reg1_reg[31] ;
  wire \hold_reg1_reg[3] ;
  wire \hold_reg1_reg[4] ;
  wire \hold_reg1_reg[5] ;
  wire \hold_reg1_reg[6] ;
  wire \hold_reg1_reg[7] ;
  wire \hold_reg1_reg[7]_0 ;
  wire \hold_reg1_reg[7]_1 ;
  wire irack;
  wire itcm_sel;
  wire itcm_sel_i_5_n_0;
  wire load_fptr;
  wire load_xpsr_ex;
  wire load_xpsr_we;
  wire ls_byte_ex;
  wire ls_half_ex;
  wire \mem_held_addr_reg[0] ;
  wire \mem_held_addr_reg[1] ;
  wire \mem_held_addr_reg[1]_0 ;
  wire [15:0]mem_r_data_u;
  wire non_tcm__8;
  wire non_tcm_xn;
  wire not_itcm_au0;
  wire nxt_dtcm_sel;
  wire nxt_dwack;
  wire nxt_irack;
  wire nxt_itcm_sel;
  wire nxt_w_u_fault;
  wire [6:0]p_0_in1_in;
  wire [6:0]p_1_in__0;
  wire [0:0]p_2_in;
  wire [5:0]p_2_in__0;
  wire rd_mux_a_ex;
  wire [0:0]rdata_mux_ctl_ex;
  wire [31:0]\rptr_a_ex_reg[3] ;
  wire se_half_wb;
  wire [1:0]swz_ctl0_ex;
  wire tcm_drack0;
  wire update_fptr_align0;
  wire w_u_fault;
  wire z_27_20__6;

  LUT6 #(
    .INIT(64'h00000000FEFEFE0E)) 
    biu_commit_reg_i_2
       (.I0(biu_commit_non_au2__0),
        .I1(non_tcm__8),
        .I2(non_tcm_xn),
        .I3(biu_write_reg),
        .I4(dreq_rd_ex),
        .I5(w_u_fault),
        .O(biu_commit_non_au));
  LUT6 #(
    .INIT(64'hF2F2F22200000000)) 
    \dp_ipsr_1to0[1]_i_3 
       (.I0(biu_drack),
        .I1(biu_rfault),
        .I2(drack),
        .I3(dtcm_sel),
        .I4(itcm_sel),
        .I5(load_xpsr_ex),
        .O(load_xpsr_we));
  FDCE drack_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(drack_reg_0),
        .D(dreq_wr_ex_reg),
        .Q(drack));
  LUT2 #(
    .INIT(4'h2)) 
    dtcm_sel_i_4
       (.I0(z_27_20__6),
        .I1(D[13]),
        .O(dtcm_sel_reg_0));
  FDCE dtcm_sel_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg_0),
        .D(nxt_dtcm_sel),
        .Q(dtcm_sel));
  FDCE dwack_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(drack_reg_0),
        .D(nxt_dwack),
        .Q(dwack));
  LUT1 #(
    .INIT(2'h1)) 
    excpt_zero_a_de_i_2
       (.I0(SYSRESETn),
        .O(drack_reg_0));
  LUT5 #(
    .INIT(32'hACAFACA0)) 
    fptr_align_i_1
       (.I0(load_fptr),
        .I1(\rptr_a_ex_reg[3] [2]),
        .I2(load_xpsr_we),
        .I3(update_fptr_align0),
        .I4(fptr_align),
        .O(fptr_align_reg));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    fptr_align_i_2
       (.I0(\rptr_a_ex_reg[3] [9]),
        .I1(\biu_rdata_reg[31] [9]),
        .I2(doutA[9]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [9]),
        .O(load_fptr));
  LUT2 #(
    .INIT(4'hE)) 
    fptr_align_i_4
       (.I0(itcm_sel),
        .I1(dtcm_sel),
        .O(tcm_drack0));
  LUT2 #(
    .INIT(4'hE)) 
    fptr_align_i_5
       (.I0(itcm_sel),
        .I1(rd_mux_a_ex),
        .O(rdata_mux_ctl_ex));
  LUT6 #(
    .INIT(64'h0088008800088888)) 
    \genblk3[1].ram_block_reg_0_0_i_18 
       (.I0(dtcm_sel),
        .I1(dwack),
        .I2(\mem_held_addr_reg[0] ),
        .I3(\mem_held_addr_reg[1] ),
        .I4(ls_byte_ex),
        .I5(ls_half_ex),
        .O(DTCMBYTEWR[0]));
  LUT6 #(
    .INIT(64'h0088008800088888)) 
    \genblk3[1].ram_block_reg_0_0_i_1__0 
       (.I0(itcm_sel),
        .I1(dwack),
        .I2(\mem_held_addr_reg[0] ),
        .I3(\mem_held_addr_reg[1] ),
        .I4(ls_byte_ex),
        .I5(ls_half_ex),
        .O(ITCMBYTEWR[0]));
  LUT6 #(
    .INIT(64'h0808080808008888)) 
    \genblk3[1].ram_block_reg_1_0_i_1 
       (.I0(itcm_sel),
        .I1(dwack),
        .I2(\mem_held_addr_reg[1] ),
        .I3(\mem_held_addr_reg[0] ),
        .I4(ls_byte_ex),
        .I5(ls_half_ex),
        .O(ITCMBYTEWR[1]));
  LUT6 #(
    .INIT(64'h0808080808008888)) 
    \genblk3[1].ram_block_reg_1_0_i_5 
       (.I0(dtcm_sel),
        .I1(dwack),
        .I2(\mem_held_addr_reg[1] ),
        .I3(\mem_held_addr_reg[0] ),
        .I4(ls_byte_ex),
        .I5(ls_half_ex),
        .O(DTCMBYTEWR[1]));
  LUT6 #(
    .INIT(64'h8800880008008888)) 
    \genblk3[1].ram_block_reg_2_0_i_1 
       (.I0(itcm_sel),
        .I1(dwack),
        .I2(\mem_held_addr_reg[0] ),
        .I3(\mem_held_addr_reg[1] ),
        .I4(ls_byte_ex),
        .I5(ls_half_ex),
        .O(ITCMBYTEWR[2]));
  LUT6 #(
    .INIT(64'h8800880008008888)) 
    \genblk3[1].ram_block_reg_2_0_i_5 
       (.I0(dtcm_sel),
        .I1(dwack),
        .I2(\mem_held_addr_reg[0] ),
        .I3(\mem_held_addr_reg[1] ),
        .I4(ls_byte_ex),
        .I5(ls_half_ex),
        .O(DTCMBYTEWR[2]));
  LUT6 #(
    .INIT(64'h8800880080008888)) 
    \genblk3[1].ram_block_reg_3_0_i_1 
       (.I0(itcm_sel),
        .I1(dwack),
        .I2(\mem_held_addr_reg[0] ),
        .I3(\mem_held_addr_reg[1] ),
        .I4(ls_byte_ex),
        .I5(ls_half_ex),
        .O(ITCMBYTEWR[3]));
  LUT6 #(
    .INIT(64'h8800880080008888)) 
    \genblk3[1].ram_block_reg_3_0_i_5 
       (.I0(dtcm_sel),
        .I1(dwack),
        .I2(\mem_held_addr_reg[0] ),
        .I3(\mem_held_addr_reg[1] ),
        .I4(ls_byte_ex),
        .I5(ls_half_ex),
        .O(DTCMBYTEWR[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[0]_i_1 
       (.I0(p_2_in__0[0]),
        .I1(\hold_reg1_reg[0] ),
        .I2(p_0_in1_in[0]),
        .I3(swz_ctl0_ex[1]),
        .I4(swz_ctl0_ex[0]),
        .I5(p_1_in__0[0]),
        .O(\hold_reg1_reg[31] [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[0]_i_2 
       (.I0(\rptr_a_ex_reg[3] [8]),
        .I1(\biu_rdata_reg[31] [8]),
        .I2(doutA[8]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [8]),
        .O(p_2_in__0[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[0]_i_3 
       (.I0(\rptr_a_ex_reg[3] [0]),
        .I1(\biu_rdata_reg[31] [0]),
        .I2(doutA[0]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [0]),
        .O(\hold_reg1_reg[0] ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[0]_i_4 
       (.I0(\rptr_a_ex_reg[3] [24]),
        .I1(\biu_rdata_reg[31] [24]),
        .I2(doutA[24]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [24]),
        .O(p_0_in1_in[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[0]_i_5 
       (.I0(\rptr_a_ex_reg[3] [16]),
        .I1(\biu_rdata_reg[31] [16]),
        .I2(doutA[16]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [16]),
        .O(p_1_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[16]_i_1 
       (.I0(se_half_wb),
        .I1(\hold_reg1_reg[16] ),
        .I2(mem_r_data_u[0]),
        .O(\hold_reg1_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[17]_i_1 
       (.I0(se_half_wb),
        .I1(\hold_reg1_reg[16] ),
        .I2(mem_r_data_u[1]),
        .O(\hold_reg1_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[18]_i_1 
       (.I0(se_half_wb),
        .I1(\hold_reg1_reg[16] ),
        .I2(mem_r_data_u[2]),
        .O(\hold_reg1_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[19]_i_1 
       (.I0(se_half_wb),
        .I1(\hold_reg1_reg[16] ),
        .I2(mem_r_data_u[3]),
        .O(\hold_reg1_reg[31] [11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[1]_i_1 
       (.I0(load_fptr),
        .I1(\hold_reg1_reg[1] ),
        .I2(p_0_in1_in[1]),
        .I3(swz_ctl0_ex[1]),
        .I4(swz_ctl0_ex[0]),
        .I5(p_1_in__0[1]),
        .O(\hold_reg1_reg[31] [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[1]_i_2 
       (.I0(\rptr_a_ex_reg[3] [1]),
        .I1(\biu_rdata_reg[31] [1]),
        .I2(doutA[1]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [1]),
        .O(\hold_reg1_reg[1] ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[1]_i_3 
       (.I0(\rptr_a_ex_reg[3] [25]),
        .I1(\biu_rdata_reg[31] [25]),
        .I2(doutA[25]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [25]),
        .O(p_0_in1_in[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[1]_i_4 
       (.I0(\rptr_a_ex_reg[3] [17]),
        .I1(\biu_rdata_reg[31] [17]),
        .I2(doutA[17]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [17]),
        .O(p_1_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[20]_i_1 
       (.I0(se_half_wb),
        .I1(\hold_reg1_reg[16] ),
        .I2(mem_r_data_u[4]),
        .O(\hold_reg1_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[21]_i_1 
       (.I0(se_half_wb),
        .I1(\hold_reg1_reg[16] ),
        .I2(mem_r_data_u[5]),
        .O(\hold_reg1_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[22]_i_1 
       (.I0(se_half_wb),
        .I1(\hold_reg1_reg[16] ),
        .I2(mem_r_data_u[6]),
        .O(\hold_reg1_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[23]_i_1 
       (.I0(se_half_wb),
        .I1(\hold_reg1_reg[16] ),
        .I2(mem_r_data_u[7]),
        .O(\hold_reg1_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[24]_i_1 
       (.I0(se_half_wb),
        .I1(\hold_reg1_reg[16] ),
        .I2(mem_r_data_u[8]),
        .O(\hold_reg1_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[25]_i_1 
       (.I0(se_half_wb),
        .I1(\hold_reg1_reg[16] ),
        .I2(mem_r_data_u[9]),
        .O(\hold_reg1_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[26]_i_1 
       (.I0(se_half_wb),
        .I1(\hold_reg1_reg[16] ),
        .I2(mem_r_data_u[10]),
        .O(\hold_reg1_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[27]_i_1 
       (.I0(se_half_wb),
        .I1(\hold_reg1_reg[16] ),
        .I2(mem_r_data_u[11]),
        .O(\hold_reg1_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[28]_i_1 
       (.I0(se_half_wb),
        .I1(\hold_reg1_reg[16] ),
        .I2(mem_r_data_u[12]),
        .O(\hold_reg1_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[29]_i_1 
       (.I0(se_half_wb),
        .I1(\hold_reg1_reg[16] ),
        .I2(mem_r_data_u[13]),
        .O(\hold_reg1_reg[31] [21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[2]_i_1 
       (.I0(p_2_in__0[1]),
        .I1(\hold_reg1_reg[2] ),
        .I2(p_0_in1_in[2]),
        .I3(swz_ctl0_ex[1]),
        .I4(swz_ctl0_ex[0]),
        .I5(p_1_in__0[2]),
        .O(\hold_reg1_reg[31] [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[2]_i_2 
       (.I0(\rptr_a_ex_reg[3] [10]),
        .I1(\biu_rdata_reg[31] [10]),
        .I2(doutA[10]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [10]),
        .O(p_2_in__0[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[2]_i_3 
       (.I0(\rptr_a_ex_reg[3] [2]),
        .I1(\biu_rdata_reg[31] [2]),
        .I2(doutA[2]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [2]),
        .O(\hold_reg1_reg[2] ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[2]_i_4 
       (.I0(\rptr_a_ex_reg[3] [26]),
        .I1(\biu_rdata_reg[31] [26]),
        .I2(doutA[26]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [26]),
        .O(p_0_in1_in[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[2]_i_5 
       (.I0(\rptr_a_ex_reg[3] [18]),
        .I1(\biu_rdata_reg[31] [18]),
        .I2(doutA[18]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [18]),
        .O(p_1_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[30]_i_1 
       (.I0(se_half_wb),
        .I1(\hold_reg1_reg[16] ),
        .I2(mem_r_data_u[14]),
        .O(\hold_reg1_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \hold_reg1[31]_i_2 
       (.I0(se_half_wb),
        .I1(\hold_reg1_reg[16] ),
        .I2(mem_r_data_u[15]),
        .O(\hold_reg1_reg[31] [23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[31]_i_3 
       (.I0(p_2_in),
        .I1(\hold_reg1_reg[7] ),
        .I2(\hold_reg1_reg[7]_0 ),
        .I3(\mem_held_addr_reg[1]_0 ),
        .I4(dp_sbit_ctl_ex),
        .I5(\hold_reg1_reg[7]_1 ),
        .O(\hold_reg1_reg[16] ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[3]_i_1 
       (.I0(p_2_in__0[2]),
        .I1(\hold_reg1_reg[3] ),
        .I2(p_0_in1_in[3]),
        .I3(swz_ctl0_ex[1]),
        .I4(swz_ctl0_ex[0]),
        .I5(p_1_in__0[3]),
        .O(\hold_reg1_reg[31] [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[3]_i_2 
       (.I0(\rptr_a_ex_reg[3] [11]),
        .I1(\biu_rdata_reg[31] [11]),
        .I2(doutA[11]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [11]),
        .O(p_2_in__0[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[3]_i_3 
       (.I0(\rptr_a_ex_reg[3] [3]),
        .I1(\biu_rdata_reg[31] [3]),
        .I2(doutA[3]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [3]),
        .O(\hold_reg1_reg[3] ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[3]_i_4 
       (.I0(\rptr_a_ex_reg[3] [27]),
        .I1(\biu_rdata_reg[31] [27]),
        .I2(doutA[27]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [27]),
        .O(p_0_in1_in[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[3]_i_5 
       (.I0(\rptr_a_ex_reg[3] [19]),
        .I1(\biu_rdata_reg[31] [19]),
        .I2(doutA[19]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [19]),
        .O(p_1_in__0[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[4]_i_1 
       (.I0(p_2_in__0[3]),
        .I1(\hold_reg1_reg[4] ),
        .I2(p_0_in1_in[4]),
        .I3(swz_ctl0_ex[1]),
        .I4(swz_ctl0_ex[0]),
        .I5(p_1_in__0[4]),
        .O(\hold_reg1_reg[31] [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[4]_i_2 
       (.I0(\rptr_a_ex_reg[3] [12]),
        .I1(\biu_rdata_reg[31] [12]),
        .I2(doutA[12]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [12]),
        .O(p_2_in__0[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[4]_i_3 
       (.I0(\rptr_a_ex_reg[3] [4]),
        .I1(\biu_rdata_reg[31] [4]),
        .I2(doutA[4]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [4]),
        .O(\hold_reg1_reg[4] ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[4]_i_4 
       (.I0(\rptr_a_ex_reg[3] [28]),
        .I1(\biu_rdata_reg[31] [28]),
        .I2(doutA[28]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [28]),
        .O(p_0_in1_in[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[4]_i_5 
       (.I0(\rptr_a_ex_reg[3] [20]),
        .I1(\biu_rdata_reg[31] [20]),
        .I2(doutA[20]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [20]),
        .O(p_1_in__0[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[5]_i_1 
       (.I0(p_2_in__0[4]),
        .I1(\hold_reg1_reg[5] ),
        .I2(p_0_in1_in[5]),
        .I3(swz_ctl0_ex[1]),
        .I4(swz_ctl0_ex[0]),
        .I5(p_1_in__0[5]),
        .O(\hold_reg1_reg[31] [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[5]_i_2 
       (.I0(\rptr_a_ex_reg[3] [13]),
        .I1(\biu_rdata_reg[31] [13]),
        .I2(doutA[13]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [13]),
        .O(p_2_in__0[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[5]_i_3 
       (.I0(\rptr_a_ex_reg[3] [5]),
        .I1(\biu_rdata_reg[31] [5]),
        .I2(doutA[5]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [5]),
        .O(\hold_reg1_reg[5] ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[5]_i_4 
       (.I0(\rptr_a_ex_reg[3] [29]),
        .I1(\biu_rdata_reg[31] [29]),
        .I2(doutA[29]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [29]),
        .O(p_0_in1_in[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[5]_i_5 
       (.I0(\rptr_a_ex_reg[3] [21]),
        .I1(\biu_rdata_reg[31] [21]),
        .I2(doutA[21]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [21]),
        .O(p_1_in__0[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[6]_i_1 
       (.I0(p_2_in__0[5]),
        .I1(\hold_reg1_reg[6] ),
        .I2(p_0_in1_in[6]),
        .I3(swz_ctl0_ex[1]),
        .I4(swz_ctl0_ex[0]),
        .I5(p_1_in__0[6]),
        .O(\hold_reg1_reg[31] [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[6]_i_2 
       (.I0(\rptr_a_ex_reg[3] [14]),
        .I1(\biu_rdata_reg[31] [14]),
        .I2(doutA[14]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [14]),
        .O(p_2_in__0[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[6]_i_3 
       (.I0(\rptr_a_ex_reg[3] [6]),
        .I1(\biu_rdata_reg[31] [6]),
        .I2(doutA[6]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [6]),
        .O(\hold_reg1_reg[6] ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[6]_i_4 
       (.I0(\rptr_a_ex_reg[3] [30]),
        .I1(\biu_rdata_reg[31] [30]),
        .I2(doutA[30]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [30]),
        .O(p_0_in1_in[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[6]_i_5 
       (.I0(\rptr_a_ex_reg[3] [22]),
        .I1(\biu_rdata_reg[31] [22]),
        .I2(doutA[22]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [22]),
        .O(p_1_in__0[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[7]_i_1 
       (.I0(p_2_in),
        .I1(\hold_reg1_reg[7] ),
        .I2(\hold_reg1_reg[7]_0 ),
        .I3(swz_ctl0_ex[1]),
        .I4(swz_ctl0_ex[0]),
        .I5(\hold_reg1_reg[7]_1 ),
        .O(\hold_reg1_reg[31] [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[7]_i_2 
       (.I0(\rptr_a_ex_reg[3] [15]),
        .I1(\biu_rdata_reg[31] [15]),
        .I2(doutA[15]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [15]),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[7]_i_3 
       (.I0(\rptr_a_ex_reg[3] [7]),
        .I1(\biu_rdata_reg[31] [7]),
        .I2(doutA[7]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [7]),
        .O(\hold_reg1_reg[7] ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[7]_i_4 
       (.I0(\rptr_a_ex_reg[3] [31]),
        .I1(\biu_rdata_reg[31] [31]),
        .I2(doutA[31]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [31]),
        .O(\hold_reg1_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hold_reg1[7]_i_7 
       (.I0(\rptr_a_ex_reg[3] [23]),
        .I1(\biu_rdata_reg[31] [23]),
        .I2(doutA[23]),
        .I3(tcm_drack0),
        .I4(rdata_mux_ctl_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 [23]),
        .O(\hold_reg1_reg[7]_1 ));
  FDCE irack_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(nxt_irack),
        .Q(irack));
  LUT5 #(
    .INIT(32'h00000001)) 
    itcm_sel_i_3
       (.I0(D[7]),
        .I1(D[8]),
        .I2(D[5]),
        .I3(D[6]),
        .I4(itcm_sel_i_5_n_0),
        .O(z_27_20__6));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    itcm_sel_i_4
       (.I0(D[0]),
        .I1(D[3]),
        .I2(D[4]),
        .I3(D[1]),
        .I4(D[2]),
        .O(not_itcm_au0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    itcm_sel_i_5
       (.I0(D[10]),
        .I1(D[9]),
        .I2(D[12]),
        .I3(D[11]),
        .O(itcm_sel_i_5_n_0));
  FDCE itcm_sel_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(drack_reg_0),
        .D(nxt_itcm_sel),
        .Q(itcm_sel));
  FDCE w_u_fault_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(SYSRESETn_1),
        .D(nxt_w_u_fault),
        .Q(w_u_fault));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_multiplier
   (mult_out,
    mult_zero0,
    \reg_file_a_reg[15][15] ,
    HCLK,
    nxt_mult_out0_carry_i_7,
    nxt_mult_out0_carry_i_8,
    \rptr_a_ex_reg[3] ,
    SYSRESETn,
    SYSRESETn_0,
    b_reg_0,
    SYSRESETn_1);
  output [15:0]mult_out;
  output mult_zero0;
  output [15:0]\reg_file_a_reg[15][15] ;
  input HCLK;
  input nxt_mult_out0_carry_i_7;
  input nxt_mult_out0_carry_i_8;
  input [31:0]\rptr_a_ex_reg[3] ;
  input SYSRESETn;
  input SYSRESETn_0;
  input [31:0]b_reg_0;
  input SYSRESETn_1;

  wire HCLK;
  wire SYSRESETn;
  wire SYSRESETn_0;
  wire SYSRESETn_1;
  wire [31:0]a_term;
  wire [31:0]b_reg_0;
  wire [31:0]b_term;
  wire \i_mult_out_reg[16]__1_n_0 ;
  wire [15:0]mult_out;
  wire mult_zero0;
  wire nxt_mult_out0__0_n_100;
  wire nxt_mult_out0__0_n_101;
  wire nxt_mult_out0__0_n_102;
  wire nxt_mult_out0__0_n_103;
  wire nxt_mult_out0__0_n_104;
  wire nxt_mult_out0__0_n_105;
  wire nxt_mult_out0__0_n_106;
  wire nxt_mult_out0__0_n_107;
  wire nxt_mult_out0__0_n_108;
  wire nxt_mult_out0__0_n_109;
  wire nxt_mult_out0__0_n_110;
  wire nxt_mult_out0__0_n_111;
  wire nxt_mult_out0__0_n_112;
  wire nxt_mult_out0__0_n_113;
  wire nxt_mult_out0__0_n_114;
  wire nxt_mult_out0__0_n_115;
  wire nxt_mult_out0__0_n_116;
  wire nxt_mult_out0__0_n_117;
  wire nxt_mult_out0__0_n_118;
  wire nxt_mult_out0__0_n_119;
  wire nxt_mult_out0__0_n_120;
  wire nxt_mult_out0__0_n_121;
  wire nxt_mult_out0__0_n_122;
  wire nxt_mult_out0__0_n_123;
  wire nxt_mult_out0__0_n_124;
  wire nxt_mult_out0__0_n_125;
  wire nxt_mult_out0__0_n_126;
  wire nxt_mult_out0__0_n_127;
  wire nxt_mult_out0__0_n_128;
  wire nxt_mult_out0__0_n_129;
  wire nxt_mult_out0__0_n_130;
  wire nxt_mult_out0__0_n_131;
  wire nxt_mult_out0__0_n_132;
  wire nxt_mult_out0__0_n_133;
  wire nxt_mult_out0__0_n_134;
  wire nxt_mult_out0__0_n_135;
  wire nxt_mult_out0__0_n_136;
  wire nxt_mult_out0__0_n_137;
  wire nxt_mult_out0__0_n_138;
  wire nxt_mult_out0__0_n_139;
  wire nxt_mult_out0__0_n_140;
  wire nxt_mult_out0__0_n_141;
  wire nxt_mult_out0__0_n_142;
  wire nxt_mult_out0__0_n_143;
  wire nxt_mult_out0__0_n_144;
  wire nxt_mult_out0__0_n_145;
  wire nxt_mult_out0__0_n_146;
  wire nxt_mult_out0__0_n_147;
  wire nxt_mult_out0__0_n_148;
  wire nxt_mult_out0__0_n_149;
  wire nxt_mult_out0__0_n_150;
  wire nxt_mult_out0__0_n_151;
  wire nxt_mult_out0__0_n_152;
  wire nxt_mult_out0__0_n_153;
  wire nxt_mult_out0__0_n_24;
  wire nxt_mult_out0__0_n_25;
  wire nxt_mult_out0__0_n_26;
  wire nxt_mult_out0__0_n_27;
  wire nxt_mult_out0__0_n_28;
  wire nxt_mult_out0__0_n_29;
  wire nxt_mult_out0__0_n_30;
  wire nxt_mult_out0__0_n_31;
  wire nxt_mult_out0__0_n_32;
  wire nxt_mult_out0__0_n_33;
  wire nxt_mult_out0__0_n_34;
  wire nxt_mult_out0__0_n_35;
  wire nxt_mult_out0__0_n_36;
  wire nxt_mult_out0__0_n_37;
  wire nxt_mult_out0__0_n_38;
  wire nxt_mult_out0__0_n_39;
  wire nxt_mult_out0__0_n_40;
  wire nxt_mult_out0__0_n_41;
  wire nxt_mult_out0__0_n_42;
  wire nxt_mult_out0__0_n_43;
  wire nxt_mult_out0__0_n_44;
  wire nxt_mult_out0__0_n_45;
  wire nxt_mult_out0__0_n_46;
  wire nxt_mult_out0__0_n_47;
  wire nxt_mult_out0__0_n_48;
  wire nxt_mult_out0__0_n_49;
  wire nxt_mult_out0__0_n_50;
  wire nxt_mult_out0__0_n_51;
  wire nxt_mult_out0__0_n_52;
  wire nxt_mult_out0__0_n_53;
  wire nxt_mult_out0__0_n_58;
  wire nxt_mult_out0__0_n_59;
  wire nxt_mult_out0__0_n_60;
  wire nxt_mult_out0__0_n_61;
  wire nxt_mult_out0__0_n_62;
  wire nxt_mult_out0__0_n_63;
  wire nxt_mult_out0__0_n_64;
  wire nxt_mult_out0__0_n_65;
  wire nxt_mult_out0__0_n_66;
  wire nxt_mult_out0__0_n_67;
  wire nxt_mult_out0__0_n_68;
  wire nxt_mult_out0__0_n_69;
  wire nxt_mult_out0__0_n_70;
  wire nxt_mult_out0__0_n_71;
  wire nxt_mult_out0__0_n_72;
  wire nxt_mult_out0__0_n_73;
  wire nxt_mult_out0__0_n_74;
  wire nxt_mult_out0__0_n_75;
  wire nxt_mult_out0__0_n_76;
  wire nxt_mult_out0__0_n_77;
  wire nxt_mult_out0__0_n_78;
  wire nxt_mult_out0__0_n_79;
  wire nxt_mult_out0__0_n_80;
  wire nxt_mult_out0__0_n_81;
  wire nxt_mult_out0__0_n_82;
  wire nxt_mult_out0__0_n_83;
  wire nxt_mult_out0__0_n_84;
  wire nxt_mult_out0__0_n_85;
  wire nxt_mult_out0__0_n_86;
  wire nxt_mult_out0__0_n_87;
  wire nxt_mult_out0__0_n_88;
  wire nxt_mult_out0__0_n_89;
  wire nxt_mult_out0__0_n_90;
  wire nxt_mult_out0__0_n_91;
  wire nxt_mult_out0__0_n_92;
  wire nxt_mult_out0__0_n_93;
  wire nxt_mult_out0__0_n_94;
  wire nxt_mult_out0__0_n_95;
  wire nxt_mult_out0__0_n_96;
  wire nxt_mult_out0__0_n_97;
  wire nxt_mult_out0__0_n_98;
  wire nxt_mult_out0__0_n_99;
  wire nxt_mult_out0__1_n_100;
  wire nxt_mult_out0__1_n_101;
  wire nxt_mult_out0__1_n_102;
  wire nxt_mult_out0__1_n_103;
  wire nxt_mult_out0__1_n_104;
  wire nxt_mult_out0__1_n_105;
  wire nxt_mult_out0__1_n_58;
  wire nxt_mult_out0__1_n_59;
  wire nxt_mult_out0__1_n_60;
  wire nxt_mult_out0__1_n_61;
  wire nxt_mult_out0__1_n_62;
  wire nxt_mult_out0__1_n_63;
  wire nxt_mult_out0__1_n_64;
  wire nxt_mult_out0__1_n_65;
  wire nxt_mult_out0__1_n_66;
  wire nxt_mult_out0__1_n_67;
  wire nxt_mult_out0__1_n_68;
  wire nxt_mult_out0__1_n_69;
  wire nxt_mult_out0__1_n_70;
  wire nxt_mult_out0__1_n_71;
  wire nxt_mult_out0__1_n_72;
  wire nxt_mult_out0__1_n_73;
  wire nxt_mult_out0__1_n_74;
  wire nxt_mult_out0__1_n_75;
  wire nxt_mult_out0__1_n_76;
  wire nxt_mult_out0__1_n_77;
  wire nxt_mult_out0__1_n_78;
  wire nxt_mult_out0__1_n_79;
  wire nxt_mult_out0__1_n_80;
  wire nxt_mult_out0__1_n_81;
  wire nxt_mult_out0__1_n_82;
  wire nxt_mult_out0__1_n_83;
  wire nxt_mult_out0__1_n_84;
  wire nxt_mult_out0__1_n_85;
  wire nxt_mult_out0__1_n_86;
  wire nxt_mult_out0__1_n_87;
  wire nxt_mult_out0__1_n_88;
  wire nxt_mult_out0__1_n_89;
  wire nxt_mult_out0__1_n_90;
  wire nxt_mult_out0__1_n_91;
  wire nxt_mult_out0__1_n_92;
  wire nxt_mult_out0__1_n_93;
  wire nxt_mult_out0__1_n_94;
  wire nxt_mult_out0__1_n_95;
  wire nxt_mult_out0__1_n_96;
  wire nxt_mult_out0__1_n_97;
  wire nxt_mult_out0__1_n_98;
  wire nxt_mult_out0__1_n_99;
  wire nxt_mult_out0_carry__0_i_1_n_0;
  wire nxt_mult_out0_carry__0_i_2_n_0;
  wire nxt_mult_out0_carry__0_i_3_n_0;
  wire nxt_mult_out0_carry__0_i_4_n_0;
  wire nxt_mult_out0_carry__0_i_5_n_0;
  wire nxt_mult_out0_carry__0_i_6_n_0;
  wire nxt_mult_out0_carry__0_i_7_n_0;
  wire nxt_mult_out0_carry__0_i_8_n_0;
  wire nxt_mult_out0_carry__0_n_0;
  wire nxt_mult_out0_carry__0_n_1;
  wire nxt_mult_out0_carry__0_n_2;
  wire nxt_mult_out0_carry__0_n_3;
  wire nxt_mult_out0_carry__1_i_1_n_0;
  wire nxt_mult_out0_carry__1_i_2_n_0;
  wire nxt_mult_out0_carry__1_i_3_n_0;
  wire nxt_mult_out0_carry__1_i_4_n_0;
  wire nxt_mult_out0_carry__1_i_5_n_0;
  wire nxt_mult_out0_carry__1_i_6_n_0;
  wire nxt_mult_out0_carry__1_i_7_n_0;
  wire nxt_mult_out0_carry__1_i_8_n_0;
  wire nxt_mult_out0_carry__1_n_0;
  wire nxt_mult_out0_carry__1_n_1;
  wire nxt_mult_out0_carry__1_n_2;
  wire nxt_mult_out0_carry__1_n_3;
  wire nxt_mult_out0_carry__2_i_1_n_0;
  wire nxt_mult_out0_carry__2_i_2_n_0;
  wire nxt_mult_out0_carry__2_i_3_n_0;
  wire nxt_mult_out0_carry__2_i_4_n_0;
  wire nxt_mult_out0_carry__2_i_5_n_0;
  wire nxt_mult_out0_carry__2_i_6_n_0;
  wire nxt_mult_out0_carry__2_i_7_n_0;
  wire nxt_mult_out0_carry__2_n_1;
  wire nxt_mult_out0_carry__2_n_2;
  wire nxt_mult_out0_carry__2_n_3;
  wire nxt_mult_out0_carry_i_1_n_0;
  wire nxt_mult_out0_carry_i_2_n_0;
  wire nxt_mult_out0_carry_i_3_n_0;
  wire nxt_mult_out0_carry_i_4_n_0;
  wire nxt_mult_out0_carry_i_5_n_0;
  wire nxt_mult_out0_carry_i_6_n_0;
  wire nxt_mult_out0_carry_i_7;
  wire nxt_mult_out0_carry_i_8;
  wire nxt_mult_out0_carry_n_0;
  wire nxt_mult_out0_carry_n_1;
  wire nxt_mult_out0_carry_n_2;
  wire nxt_mult_out0_carry_n_3;
  wire nxt_mult_out0_n_100;
  wire nxt_mult_out0_n_101;
  wire nxt_mult_out0_n_102;
  wire nxt_mult_out0_n_103;
  wire nxt_mult_out0_n_104;
  wire nxt_mult_out0_n_105;
  wire nxt_mult_out0_n_106;
  wire nxt_mult_out0_n_107;
  wire nxt_mult_out0_n_108;
  wire nxt_mult_out0_n_109;
  wire nxt_mult_out0_n_110;
  wire nxt_mult_out0_n_111;
  wire nxt_mult_out0_n_112;
  wire nxt_mult_out0_n_113;
  wire nxt_mult_out0_n_114;
  wire nxt_mult_out0_n_115;
  wire nxt_mult_out0_n_116;
  wire nxt_mult_out0_n_117;
  wire nxt_mult_out0_n_118;
  wire nxt_mult_out0_n_119;
  wire nxt_mult_out0_n_120;
  wire nxt_mult_out0_n_121;
  wire nxt_mult_out0_n_122;
  wire nxt_mult_out0_n_123;
  wire nxt_mult_out0_n_124;
  wire nxt_mult_out0_n_125;
  wire nxt_mult_out0_n_126;
  wire nxt_mult_out0_n_127;
  wire nxt_mult_out0_n_128;
  wire nxt_mult_out0_n_129;
  wire nxt_mult_out0_n_130;
  wire nxt_mult_out0_n_131;
  wire nxt_mult_out0_n_132;
  wire nxt_mult_out0_n_133;
  wire nxt_mult_out0_n_134;
  wire nxt_mult_out0_n_135;
  wire nxt_mult_out0_n_136;
  wire nxt_mult_out0_n_137;
  wire nxt_mult_out0_n_138;
  wire nxt_mult_out0_n_139;
  wire nxt_mult_out0_n_140;
  wire nxt_mult_out0_n_141;
  wire nxt_mult_out0_n_142;
  wire nxt_mult_out0_n_143;
  wire nxt_mult_out0_n_144;
  wire nxt_mult_out0_n_145;
  wire nxt_mult_out0_n_146;
  wire nxt_mult_out0_n_147;
  wire nxt_mult_out0_n_148;
  wire nxt_mult_out0_n_149;
  wire nxt_mult_out0_n_150;
  wire nxt_mult_out0_n_151;
  wire nxt_mult_out0_n_152;
  wire nxt_mult_out0_n_153;
  wire nxt_mult_out0_n_58;
  wire nxt_mult_out0_n_59;
  wire nxt_mult_out0_n_60;
  wire nxt_mult_out0_n_61;
  wire nxt_mult_out0_n_62;
  wire nxt_mult_out0_n_63;
  wire nxt_mult_out0_n_64;
  wire nxt_mult_out0_n_65;
  wire nxt_mult_out0_n_66;
  wire nxt_mult_out0_n_67;
  wire nxt_mult_out0_n_68;
  wire nxt_mult_out0_n_69;
  wire nxt_mult_out0_n_70;
  wire nxt_mult_out0_n_71;
  wire nxt_mult_out0_n_72;
  wire nxt_mult_out0_n_73;
  wire nxt_mult_out0_n_74;
  wire nxt_mult_out0_n_75;
  wire nxt_mult_out0_n_76;
  wire nxt_mult_out0_n_77;
  wire nxt_mult_out0_n_78;
  wire nxt_mult_out0_n_79;
  wire nxt_mult_out0_n_80;
  wire nxt_mult_out0_n_81;
  wire nxt_mult_out0_n_82;
  wire nxt_mult_out0_n_83;
  wire nxt_mult_out0_n_84;
  wire nxt_mult_out0_n_85;
  wire nxt_mult_out0_n_86;
  wire nxt_mult_out0_n_87;
  wire nxt_mult_out0_n_88;
  wire nxt_mult_out0_n_89;
  wire nxt_mult_out0_n_90;
  wire nxt_mult_out0_n_91;
  wire nxt_mult_out0_n_92;
  wire nxt_mult_out0_n_93;
  wire nxt_mult_out0_n_94;
  wire nxt_mult_out0_n_95;
  wire nxt_mult_out0_n_96;
  wire nxt_mult_out0_n_97;
  wire nxt_mult_out0_n_98;
  wire nxt_mult_out0_n_99;
  wire [15:0]\reg_file_a_reg[15][15] ;
  wire [31:0]\rptr_a_ex_reg[3] ;
  wire z_flag_mux_i_32_n_0;
  wire z_flag_mux_i_33_n_0;
  wire z_flag_mux_i_34_n_0;
  wire z_flag_mux_i_35_n_0;
  wire z_flag_mux_i_36_n_0;
  wire z_flag_mux_i_37_n_0;
  wire z_flag_mux_i_38_n_0;
  wire z_flag_mux_i_39_n_0;
  wire NLW_nxt_mult_out0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_nxt_mult_out0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_nxt_mult_out0_OVERFLOW_UNCONNECTED;
  wire NLW_nxt_mult_out0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_nxt_mult_out0_PATTERNDETECT_UNCONNECTED;
  wire NLW_nxt_mult_out0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_nxt_mult_out0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_nxt_mult_out0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_nxt_mult_out0_CARRYOUT_UNCONNECTED;
  wire NLW_nxt_mult_out0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_nxt_mult_out0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_nxt_mult_out0__0_OVERFLOW_UNCONNECTED;
  wire NLW_nxt_mult_out0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_nxt_mult_out0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_nxt_mult_out0__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_nxt_mult_out0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_nxt_mult_out0__0_CARRYOUT_UNCONNECTED;
  wire NLW_nxt_mult_out0__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_nxt_mult_out0__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_nxt_mult_out0__1_OVERFLOW_UNCONNECTED;
  wire NLW_nxt_mult_out0__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_nxt_mult_out0__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_nxt_mult_out0__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_nxt_mult_out0__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_nxt_mult_out0__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_nxt_mult_out0__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_nxt_mult_out0__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_nxt_mult_out0_carry__2_CO_UNCONNECTED;

  FDCE \a_term_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [0]),
        .Q(a_term[0]));
  FDCE \a_term_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(\rptr_a_ex_reg[3] [10]),
        .Q(a_term[10]));
  FDCE \a_term_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(\rptr_a_ex_reg[3] [11]),
        .Q(a_term[11]));
  FDCE \a_term_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(\rptr_a_ex_reg[3] [12]),
        .Q(a_term[12]));
  FDCE \a_term_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(\rptr_a_ex_reg[3] [13]),
        .Q(a_term[13]));
  FDCE \a_term_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(\rptr_a_ex_reg[3] [14]),
        .Q(a_term[14]));
  FDCE \a_term_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(\rptr_a_ex_reg[3] [15]),
        .Q(a_term[15]));
  FDCE \a_term_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(\rptr_a_ex_reg[3] [16]),
        .Q(a_term[16]));
  FDCE \a_term_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [17]),
        .Q(a_term[17]));
  FDCE \a_term_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [18]),
        .Q(a_term[18]));
  FDCE \a_term_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [19]),
        .Q(a_term[19]));
  FDCE \a_term_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [1]),
        .Q(a_term[1]));
  FDCE \a_term_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [20]),
        .Q(a_term[20]));
  FDCE \a_term_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [21]),
        .Q(a_term[21]));
  FDCE \a_term_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [22]),
        .Q(a_term[22]));
  FDCE \a_term_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [23]),
        .Q(a_term[23]));
  FDCE \a_term_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [24]),
        .Q(a_term[24]));
  FDCE \a_term_reg[25] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [25]),
        .Q(a_term[25]));
  FDCE \a_term_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [26]),
        .Q(a_term[26]));
  FDCE \a_term_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [27]),
        .Q(a_term[27]));
  FDCE \a_term_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [28]),
        .Q(a_term[28]));
  FDCE \a_term_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [29]),
        .Q(a_term[29]));
  FDCE \a_term_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [2]),
        .Q(a_term[2]));
  FDCE \a_term_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [30]),
        .Q(a_term[30]));
  FDCE \a_term_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [31]),
        .Q(a_term[31]));
  FDCE \a_term_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [3]),
        .Q(a_term[3]));
  FDCE \a_term_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [4]),
        .Q(a_term[4]));
  FDCE \a_term_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [5]),
        .Q(a_term[5]));
  FDCE \a_term_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [6]),
        .Q(a_term[6]));
  FDCE \a_term_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [7]),
        .Q(a_term[7]));
  FDCE \a_term_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\rptr_a_ex_reg[3] [8]),
        .Q(a_term[8]));
  FDCE \a_term_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(\rptr_a_ex_reg[3] [9]),
        .Q(a_term[9]));
  FDCE \b_term_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(b_reg_0[0]),
        .Q(b_term[0]));
  FDCE \b_term_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(b_reg_0[10]),
        .Q(b_term[10]));
  FDCE \b_term_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(b_reg_0[11]),
        .Q(b_term[11]));
  FDCE \b_term_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(b_reg_0[12]),
        .Q(b_term[12]));
  FDCE \b_term_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(b_reg_0[13]),
        .Q(b_term[13]));
  FDCE \b_term_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(b_reg_0[14]),
        .Q(b_term[14]));
  FDCE \b_term_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(b_reg_0[15]),
        .Q(b_term[15]));
  FDCE \b_term_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(b_reg_0[16]),
        .Q(b_term[16]));
  FDCE \b_term_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(b_reg_0[17]),
        .Q(b_term[17]));
  FDCE \b_term_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(b_reg_0[18]),
        .Q(b_term[18]));
  FDCE \b_term_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(b_reg_0[19]),
        .Q(b_term[19]));
  FDCE \b_term_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(b_reg_0[1]),
        .Q(b_term[1]));
  FDCE \b_term_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(b_reg_0[20]),
        .Q(b_term[20]));
  FDCE \b_term_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(b_reg_0[21]),
        .Q(b_term[21]));
  FDCE \b_term_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(b_reg_0[22]),
        .Q(b_term[22]));
  FDCE \b_term_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(b_reg_0[23]),
        .Q(b_term[23]));
  FDCE \b_term_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(b_reg_0[24]),
        .Q(b_term[24]));
  FDCE \b_term_reg[25] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(b_reg_0[25]),
        .Q(b_term[25]));
  FDCE \b_term_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(b_reg_0[26]),
        .Q(b_term[26]));
  FDCE \b_term_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(b_reg_0[27]),
        .Q(b_term[27]));
  FDCE \b_term_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(b_reg_0[28]),
        .Q(b_term[28]));
  FDCE \b_term_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(b_reg_0[29]),
        .Q(b_term[29]));
  FDCE \b_term_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(b_reg_0[2]),
        .Q(b_term[2]));
  FDCE \b_term_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(b_reg_0[30]),
        .Q(b_term[30]));
  FDCE \b_term_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(b_reg_0[31]),
        .Q(b_term[31]));
  FDCE \b_term_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(b_reg_0[3]),
        .Q(b_term[3]));
  FDCE \b_term_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(b_reg_0[4]),
        .Q(b_term[4]));
  FDCE \b_term_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(b_reg_0[5]),
        .Q(b_term[5]));
  FDCE \b_term_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(b_reg_0[6]),
        .Q(b_term[6]));
  FDCE \b_term_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(b_reg_0[7]),
        .Q(b_term[7]));
  FDCE \b_term_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(b_reg_0[8]),
        .Q(b_term[8]));
  FDCE \b_term_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(b_reg_0[9]),
        .Q(b_term[9]));
  FDCE \i_mult_out_reg[0]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(nxt_mult_out0__0_n_105),
        .Q(\reg_file_a_reg[15][15] [0]));
  FDCE \i_mult_out_reg[10]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(nxt_mult_out0__0_n_95),
        .Q(\reg_file_a_reg[15][15] [10]));
  FDCE \i_mult_out_reg[11]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(nxt_mult_out0__0_n_94),
        .Q(\reg_file_a_reg[15][15] [11]));
  FDCE \i_mult_out_reg[12]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(nxt_mult_out0__0_n_93),
        .Q(\reg_file_a_reg[15][15] [12]));
  FDCE \i_mult_out_reg[13]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(nxt_mult_out0__0_n_92),
        .Q(\reg_file_a_reg[15][15] [13]));
  FDCE \i_mult_out_reg[14]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(nxt_mult_out0__0_n_91),
        .Q(\reg_file_a_reg[15][15] [14]));
  FDCE \i_mult_out_reg[15]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(nxt_mult_out0__0_n_90),
        .Q(\reg_file_a_reg[15][15] [15]));
  FDCE \i_mult_out_reg[16]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_mult_out0__0_n_89),
        .Q(\i_mult_out_reg[16]__1_n_0 ));
  FDCE \i_mult_out_reg[1]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(nxt_mult_out0__0_n_104),
        .Q(\reg_file_a_reg[15][15] [1]));
  FDCE \i_mult_out_reg[2]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(nxt_mult_out0__0_n_103),
        .Q(\reg_file_a_reg[15][15] [2]));
  FDCE \i_mult_out_reg[3]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(nxt_mult_out0__0_n_102),
        .Q(\reg_file_a_reg[15][15] [3]));
  FDCE \i_mult_out_reg[4]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(nxt_mult_out0__0_n_101),
        .Q(\reg_file_a_reg[15][15] [4]));
  FDCE \i_mult_out_reg[5]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(nxt_mult_out0__0_n_100),
        .Q(\reg_file_a_reg[15][15] [5]));
  FDCE \i_mult_out_reg[6]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(nxt_mult_out0__0_n_99),
        .Q(\reg_file_a_reg[15][15] [6]));
  FDCE \i_mult_out_reg[7]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(nxt_mult_out0__0_n_98),
        .Q(\reg_file_a_reg[15][15] [7]));
  FDCE \i_mult_out_reg[8]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(nxt_mult_out0__0_n_97),
        .Q(\reg_file_a_reg[15][15] [8]));
  FDCE \i_mult_out_reg[9]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(nxt_mult_out0__0_n_96),
        .Q(\reg_file_a_reg[15][15] [9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    nxt_mult_out0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b_term[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_nxt_mult_out0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,a_term[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_nxt_mult_out0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_nxt_mult_out0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_nxt_mult_out0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(HCLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_nxt_mult_out0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_nxt_mult_out0_OVERFLOW_UNCONNECTED),
        .P({nxt_mult_out0_n_58,nxt_mult_out0_n_59,nxt_mult_out0_n_60,nxt_mult_out0_n_61,nxt_mult_out0_n_62,nxt_mult_out0_n_63,nxt_mult_out0_n_64,nxt_mult_out0_n_65,nxt_mult_out0_n_66,nxt_mult_out0_n_67,nxt_mult_out0_n_68,nxt_mult_out0_n_69,nxt_mult_out0_n_70,nxt_mult_out0_n_71,nxt_mult_out0_n_72,nxt_mult_out0_n_73,nxt_mult_out0_n_74,nxt_mult_out0_n_75,nxt_mult_out0_n_76,nxt_mult_out0_n_77,nxt_mult_out0_n_78,nxt_mult_out0_n_79,nxt_mult_out0_n_80,nxt_mult_out0_n_81,nxt_mult_out0_n_82,nxt_mult_out0_n_83,nxt_mult_out0_n_84,nxt_mult_out0_n_85,nxt_mult_out0_n_86,nxt_mult_out0_n_87,nxt_mult_out0_n_88,nxt_mult_out0_n_89,nxt_mult_out0_n_90,nxt_mult_out0_n_91,nxt_mult_out0_n_92,nxt_mult_out0_n_93,nxt_mult_out0_n_94,nxt_mult_out0_n_95,nxt_mult_out0_n_96,nxt_mult_out0_n_97,nxt_mult_out0_n_98,nxt_mult_out0_n_99,nxt_mult_out0_n_100,nxt_mult_out0_n_101,nxt_mult_out0_n_102,nxt_mult_out0_n_103,nxt_mult_out0_n_104,nxt_mult_out0_n_105}),
        .PATTERNBDETECT(NLW_nxt_mult_out0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_nxt_mult_out0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({nxt_mult_out0_n_106,nxt_mult_out0_n_107,nxt_mult_out0_n_108,nxt_mult_out0_n_109,nxt_mult_out0_n_110,nxt_mult_out0_n_111,nxt_mult_out0_n_112,nxt_mult_out0_n_113,nxt_mult_out0_n_114,nxt_mult_out0_n_115,nxt_mult_out0_n_116,nxt_mult_out0_n_117,nxt_mult_out0_n_118,nxt_mult_out0_n_119,nxt_mult_out0_n_120,nxt_mult_out0_n_121,nxt_mult_out0_n_122,nxt_mult_out0_n_123,nxt_mult_out0_n_124,nxt_mult_out0_n_125,nxt_mult_out0_n_126,nxt_mult_out0_n_127,nxt_mult_out0_n_128,nxt_mult_out0_n_129,nxt_mult_out0_n_130,nxt_mult_out0_n_131,nxt_mult_out0_n_132,nxt_mult_out0_n_133,nxt_mult_out0_n_134,nxt_mult_out0_n_135,nxt_mult_out0_n_136,nxt_mult_out0_n_137,nxt_mult_out0_n_138,nxt_mult_out0_n_139,nxt_mult_out0_n_140,nxt_mult_out0_n_141,nxt_mult_out0_n_142,nxt_mult_out0_n_143,nxt_mult_out0_n_144,nxt_mult_out0_n_145,nxt_mult_out0_n_146,nxt_mult_out0_n_147,nxt_mult_out0_n_148,nxt_mult_out0_n_149,nxt_mult_out0_n_150,nxt_mult_out0_n_151,nxt_mult_out0_n_152,nxt_mult_out0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_nxt_mult_out0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    nxt_mult_out0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_term[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({nxt_mult_out0__0_n_24,nxt_mult_out0__0_n_25,nxt_mult_out0__0_n_26,nxt_mult_out0__0_n_27,nxt_mult_out0__0_n_28,nxt_mult_out0__0_n_29,nxt_mult_out0__0_n_30,nxt_mult_out0__0_n_31,nxt_mult_out0__0_n_32,nxt_mult_out0__0_n_33,nxt_mult_out0__0_n_34,nxt_mult_out0__0_n_35,nxt_mult_out0__0_n_36,nxt_mult_out0__0_n_37,nxt_mult_out0__0_n_38,nxt_mult_out0__0_n_39,nxt_mult_out0__0_n_40,nxt_mult_out0__0_n_41,nxt_mult_out0__0_n_42,nxt_mult_out0__0_n_43,nxt_mult_out0__0_n_44,nxt_mult_out0__0_n_45,nxt_mult_out0__0_n_46,nxt_mult_out0__0_n_47,nxt_mult_out0__0_n_48,nxt_mult_out0__0_n_49,nxt_mult_out0__0_n_50,nxt_mult_out0__0_n_51,nxt_mult_out0__0_n_52,nxt_mult_out0__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,b_term[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_nxt_mult_out0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_nxt_mult_out0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_nxt_mult_out0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_nxt_mult_out0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_nxt_mult_out0__0_OVERFLOW_UNCONNECTED),
        .P({nxt_mult_out0__0_n_58,nxt_mult_out0__0_n_59,nxt_mult_out0__0_n_60,nxt_mult_out0__0_n_61,nxt_mult_out0__0_n_62,nxt_mult_out0__0_n_63,nxt_mult_out0__0_n_64,nxt_mult_out0__0_n_65,nxt_mult_out0__0_n_66,nxt_mult_out0__0_n_67,nxt_mult_out0__0_n_68,nxt_mult_out0__0_n_69,nxt_mult_out0__0_n_70,nxt_mult_out0__0_n_71,nxt_mult_out0__0_n_72,nxt_mult_out0__0_n_73,nxt_mult_out0__0_n_74,nxt_mult_out0__0_n_75,nxt_mult_out0__0_n_76,nxt_mult_out0__0_n_77,nxt_mult_out0__0_n_78,nxt_mult_out0__0_n_79,nxt_mult_out0__0_n_80,nxt_mult_out0__0_n_81,nxt_mult_out0__0_n_82,nxt_mult_out0__0_n_83,nxt_mult_out0__0_n_84,nxt_mult_out0__0_n_85,nxt_mult_out0__0_n_86,nxt_mult_out0__0_n_87,nxt_mult_out0__0_n_88,nxt_mult_out0__0_n_89,nxt_mult_out0__0_n_90,nxt_mult_out0__0_n_91,nxt_mult_out0__0_n_92,nxt_mult_out0__0_n_93,nxt_mult_out0__0_n_94,nxt_mult_out0__0_n_95,nxt_mult_out0__0_n_96,nxt_mult_out0__0_n_97,nxt_mult_out0__0_n_98,nxt_mult_out0__0_n_99,nxt_mult_out0__0_n_100,nxt_mult_out0__0_n_101,nxt_mult_out0__0_n_102,nxt_mult_out0__0_n_103,nxt_mult_out0__0_n_104,nxt_mult_out0__0_n_105}),
        .PATTERNBDETECT(NLW_nxt_mult_out0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_nxt_mult_out0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({nxt_mult_out0__0_n_106,nxt_mult_out0__0_n_107,nxt_mult_out0__0_n_108,nxt_mult_out0__0_n_109,nxt_mult_out0__0_n_110,nxt_mult_out0__0_n_111,nxt_mult_out0__0_n_112,nxt_mult_out0__0_n_113,nxt_mult_out0__0_n_114,nxt_mult_out0__0_n_115,nxt_mult_out0__0_n_116,nxt_mult_out0__0_n_117,nxt_mult_out0__0_n_118,nxt_mult_out0__0_n_119,nxt_mult_out0__0_n_120,nxt_mult_out0__0_n_121,nxt_mult_out0__0_n_122,nxt_mult_out0__0_n_123,nxt_mult_out0__0_n_124,nxt_mult_out0__0_n_125,nxt_mult_out0__0_n_126,nxt_mult_out0__0_n_127,nxt_mult_out0__0_n_128,nxt_mult_out0__0_n_129,nxt_mult_out0__0_n_130,nxt_mult_out0__0_n_131,nxt_mult_out0__0_n_132,nxt_mult_out0__0_n_133,nxt_mult_out0__0_n_134,nxt_mult_out0__0_n_135,nxt_mult_out0__0_n_136,nxt_mult_out0__0_n_137,nxt_mult_out0__0_n_138,nxt_mult_out0__0_n_139,nxt_mult_out0__0_n_140,nxt_mult_out0__0_n_141,nxt_mult_out0__0_n_142,nxt_mult_out0__0_n_143,nxt_mult_out0__0_n_144,nxt_mult_out0__0_n_145,nxt_mult_out0__0_n_146,nxt_mult_out0__0_n_147,nxt_mult_out0__0_n_148,nxt_mult_out0__0_n_149,nxt_mult_out0__0_n_150,nxt_mult_out0__0_n_151,nxt_mult_out0__0_n_152,nxt_mult_out0__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_nxt_mult_out0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    nxt_mult_out0__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({nxt_mult_out0__0_n_24,nxt_mult_out0__0_n_25,nxt_mult_out0__0_n_26,nxt_mult_out0__0_n_27,nxt_mult_out0__0_n_28,nxt_mult_out0__0_n_29,nxt_mult_out0__0_n_30,nxt_mult_out0__0_n_31,nxt_mult_out0__0_n_32,nxt_mult_out0__0_n_33,nxt_mult_out0__0_n_34,nxt_mult_out0__0_n_35,nxt_mult_out0__0_n_36,nxt_mult_out0__0_n_37,nxt_mult_out0__0_n_38,nxt_mult_out0__0_n_39,nxt_mult_out0__0_n_40,nxt_mult_out0__0_n_41,nxt_mult_out0__0_n_42,nxt_mult_out0__0_n_43,nxt_mult_out0__0_n_44,nxt_mult_out0__0_n_45,nxt_mult_out0__0_n_46,nxt_mult_out0__0_n_47,nxt_mult_out0__0_n_48,nxt_mult_out0__0_n_49,nxt_mult_out0__0_n_50,nxt_mult_out0__0_n_51,nxt_mult_out0__0_n_52,nxt_mult_out0__0_n_53}),
        .ACOUT(NLW_nxt_mult_out0__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,b_term[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_nxt_mult_out0__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_nxt_mult_out0__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_nxt_mult_out0__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(HCLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_nxt_mult_out0__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_nxt_mult_out0__1_OVERFLOW_UNCONNECTED),
        .P({nxt_mult_out0__1_n_58,nxt_mult_out0__1_n_59,nxt_mult_out0__1_n_60,nxt_mult_out0__1_n_61,nxt_mult_out0__1_n_62,nxt_mult_out0__1_n_63,nxt_mult_out0__1_n_64,nxt_mult_out0__1_n_65,nxt_mult_out0__1_n_66,nxt_mult_out0__1_n_67,nxt_mult_out0__1_n_68,nxt_mult_out0__1_n_69,nxt_mult_out0__1_n_70,nxt_mult_out0__1_n_71,nxt_mult_out0__1_n_72,nxt_mult_out0__1_n_73,nxt_mult_out0__1_n_74,nxt_mult_out0__1_n_75,nxt_mult_out0__1_n_76,nxt_mult_out0__1_n_77,nxt_mult_out0__1_n_78,nxt_mult_out0__1_n_79,nxt_mult_out0__1_n_80,nxt_mult_out0__1_n_81,nxt_mult_out0__1_n_82,nxt_mult_out0__1_n_83,nxt_mult_out0__1_n_84,nxt_mult_out0__1_n_85,nxt_mult_out0__1_n_86,nxt_mult_out0__1_n_87,nxt_mult_out0__1_n_88,nxt_mult_out0__1_n_89,nxt_mult_out0__1_n_90,nxt_mult_out0__1_n_91,nxt_mult_out0__1_n_92,nxt_mult_out0__1_n_93,nxt_mult_out0__1_n_94,nxt_mult_out0__1_n_95,nxt_mult_out0__1_n_96,nxt_mult_out0__1_n_97,nxt_mult_out0__1_n_98,nxt_mult_out0__1_n_99,nxt_mult_out0__1_n_100,nxt_mult_out0__1_n_101,nxt_mult_out0__1_n_102,nxt_mult_out0__1_n_103,nxt_mult_out0__1_n_104,nxt_mult_out0__1_n_105}),
        .PATTERNBDETECT(NLW_nxt_mult_out0__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_nxt_mult_out0__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({nxt_mult_out0__0_n_106,nxt_mult_out0__0_n_107,nxt_mult_out0__0_n_108,nxt_mult_out0__0_n_109,nxt_mult_out0__0_n_110,nxt_mult_out0__0_n_111,nxt_mult_out0__0_n_112,nxt_mult_out0__0_n_113,nxt_mult_out0__0_n_114,nxt_mult_out0__0_n_115,nxt_mult_out0__0_n_116,nxt_mult_out0__0_n_117,nxt_mult_out0__0_n_118,nxt_mult_out0__0_n_119,nxt_mult_out0__0_n_120,nxt_mult_out0__0_n_121,nxt_mult_out0__0_n_122,nxt_mult_out0__0_n_123,nxt_mult_out0__0_n_124,nxt_mult_out0__0_n_125,nxt_mult_out0__0_n_126,nxt_mult_out0__0_n_127,nxt_mult_out0__0_n_128,nxt_mult_out0__0_n_129,nxt_mult_out0__0_n_130,nxt_mult_out0__0_n_131,nxt_mult_out0__0_n_132,nxt_mult_out0__0_n_133,nxt_mult_out0__0_n_134,nxt_mult_out0__0_n_135,nxt_mult_out0__0_n_136,nxt_mult_out0__0_n_137,nxt_mult_out0__0_n_138,nxt_mult_out0__0_n_139,nxt_mult_out0__0_n_140,nxt_mult_out0__0_n_141,nxt_mult_out0__0_n_142,nxt_mult_out0__0_n_143,nxt_mult_out0__0_n_144,nxt_mult_out0__0_n_145,nxt_mult_out0__0_n_146,nxt_mult_out0__0_n_147,nxt_mult_out0__0_n_148,nxt_mult_out0__0_n_149,nxt_mult_out0__0_n_150,nxt_mult_out0__0_n_151,nxt_mult_out0__0_n_152,nxt_mult_out0__0_n_153}),
        .PCOUT(NLW_nxt_mult_out0__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_nxt_mult_out0__1_UNDERFLOW_UNCONNECTED));
  CARRY4 nxt_mult_out0_carry
       (.CI(1'b0),
        .CO({nxt_mult_out0_carry_n_0,nxt_mult_out0_carry_n_1,nxt_mult_out0_carry_n_2,nxt_mult_out0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({nxt_mult_out0_carry_i_1_n_0,nxt_mult_out0_carry_i_2_n_0,nxt_mult_out0_carry_i_3_n_0,1'b0}),
        .O(mult_out[3:0]),
        .S({nxt_mult_out0_carry_i_4_n_0,nxt_mult_out0_carry_i_5_n_0,nxt_mult_out0_carry_i_6_n_0,\i_mult_out_reg[16]__1_n_0 }));
  CARRY4 nxt_mult_out0_carry__0
       (.CI(nxt_mult_out0_carry_n_0),
        .CO({nxt_mult_out0_carry__0_n_0,nxt_mult_out0_carry__0_n_1,nxt_mult_out0_carry__0_n_2,nxt_mult_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({nxt_mult_out0_carry__0_i_1_n_0,nxt_mult_out0_carry__0_i_2_n_0,nxt_mult_out0_carry__0_i_3_n_0,nxt_mult_out0_carry__0_i_4_n_0}),
        .O(mult_out[7:4]),
        .S({nxt_mult_out0_carry__0_i_5_n_0,nxt_mult_out0_carry__0_i_6_n_0,nxt_mult_out0_carry__0_i_7_n_0,nxt_mult_out0_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__0_i_1
       (.I0(nxt_mult_out0__1_n_99),
        .I1(nxt_mult_out0_carry_i_7),
        .O(nxt_mult_out0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__0_i_2
       (.I0(nxt_mult_out0__1_n_100),
        .I1(nxt_mult_out0_carry_i_7),
        .O(nxt_mult_out0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__0_i_3
       (.I0(nxt_mult_out0__1_n_101),
        .I1(nxt_mult_out0_carry_i_7),
        .O(nxt_mult_out0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__0_i_4
       (.I0(nxt_mult_out0__1_n_102),
        .I1(nxt_mult_out0_carry_i_7),
        .O(nxt_mult_out0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__0_i_5
       (.I0(nxt_mult_out0_carry_i_7),
        .I1(nxt_mult_out0__1_n_99),
        .I2(nxt_mult_out0_carry_i_8),
        .I3(nxt_mult_out0_n_99),
        .O(nxt_mult_out0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__0_i_6
       (.I0(nxt_mult_out0_carry_i_7),
        .I1(nxt_mult_out0__1_n_100),
        .I2(nxt_mult_out0_carry_i_8),
        .I3(nxt_mult_out0_n_100),
        .O(nxt_mult_out0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__0_i_7
       (.I0(nxt_mult_out0_carry_i_7),
        .I1(nxt_mult_out0__1_n_101),
        .I2(nxt_mult_out0_carry_i_8),
        .I3(nxt_mult_out0_n_101),
        .O(nxt_mult_out0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__0_i_8
       (.I0(nxt_mult_out0_carry_i_7),
        .I1(nxt_mult_out0__1_n_102),
        .I2(nxt_mult_out0_carry_i_8),
        .I3(nxt_mult_out0_n_102),
        .O(nxt_mult_out0_carry__0_i_8_n_0));
  CARRY4 nxt_mult_out0_carry__1
       (.CI(nxt_mult_out0_carry__0_n_0),
        .CO({nxt_mult_out0_carry__1_n_0,nxt_mult_out0_carry__1_n_1,nxt_mult_out0_carry__1_n_2,nxt_mult_out0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({nxt_mult_out0_carry__1_i_1_n_0,nxt_mult_out0_carry__1_i_2_n_0,nxt_mult_out0_carry__1_i_3_n_0,nxt_mult_out0_carry__1_i_4_n_0}),
        .O(mult_out[11:8]),
        .S({nxt_mult_out0_carry__1_i_5_n_0,nxt_mult_out0_carry__1_i_6_n_0,nxt_mult_out0_carry__1_i_7_n_0,nxt_mult_out0_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__1_i_1
       (.I0(nxt_mult_out0__1_n_95),
        .I1(nxt_mult_out0_carry_i_7),
        .O(nxt_mult_out0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__1_i_2
       (.I0(nxt_mult_out0__1_n_96),
        .I1(nxt_mult_out0_carry_i_7),
        .O(nxt_mult_out0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__1_i_3
       (.I0(nxt_mult_out0__1_n_97),
        .I1(nxt_mult_out0_carry_i_7),
        .O(nxt_mult_out0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__1_i_4
       (.I0(nxt_mult_out0__1_n_98),
        .I1(nxt_mult_out0_carry_i_7),
        .O(nxt_mult_out0_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__1_i_5
       (.I0(nxt_mult_out0_carry_i_7),
        .I1(nxt_mult_out0__1_n_95),
        .I2(nxt_mult_out0_carry_i_8),
        .I3(nxt_mult_out0_n_95),
        .O(nxt_mult_out0_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__1_i_6
       (.I0(nxt_mult_out0_carry_i_7),
        .I1(nxt_mult_out0__1_n_96),
        .I2(nxt_mult_out0_carry_i_8),
        .I3(nxt_mult_out0_n_96),
        .O(nxt_mult_out0_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__1_i_7
       (.I0(nxt_mult_out0_carry_i_7),
        .I1(nxt_mult_out0__1_n_97),
        .I2(nxt_mult_out0_carry_i_8),
        .I3(nxt_mult_out0_n_97),
        .O(nxt_mult_out0_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__1_i_8
       (.I0(nxt_mult_out0_carry_i_7),
        .I1(nxt_mult_out0__1_n_98),
        .I2(nxt_mult_out0_carry_i_8),
        .I3(nxt_mult_out0_n_98),
        .O(nxt_mult_out0_carry__1_i_8_n_0));
  CARRY4 nxt_mult_out0_carry__2
       (.CI(nxt_mult_out0_carry__1_n_0),
        .CO({NLW_nxt_mult_out0_carry__2_CO_UNCONNECTED[3],nxt_mult_out0_carry__2_n_1,nxt_mult_out0_carry__2_n_2,nxt_mult_out0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,nxt_mult_out0_carry__2_i_1_n_0,nxt_mult_out0_carry__2_i_2_n_0,nxt_mult_out0_carry__2_i_3_n_0}),
        .O(mult_out[15:12]),
        .S({nxt_mult_out0_carry__2_i_4_n_0,nxt_mult_out0_carry__2_i_5_n_0,nxt_mult_out0_carry__2_i_6_n_0,nxt_mult_out0_carry__2_i_7_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__2_i_1
       (.I0(nxt_mult_out0__1_n_92),
        .I1(nxt_mult_out0_carry_i_7),
        .O(nxt_mult_out0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__2_i_2
       (.I0(nxt_mult_out0__1_n_93),
        .I1(nxt_mult_out0_carry_i_7),
        .O(nxt_mult_out0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__2_i_3
       (.I0(nxt_mult_out0__1_n_94),
        .I1(nxt_mult_out0_carry_i_7),
        .O(nxt_mult_out0_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__2_i_4
       (.I0(nxt_mult_out0_carry_i_7),
        .I1(nxt_mult_out0__1_n_91),
        .I2(nxt_mult_out0_carry_i_8),
        .I3(nxt_mult_out0_n_91),
        .O(nxt_mult_out0_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__2_i_5
       (.I0(nxt_mult_out0_carry_i_7),
        .I1(nxt_mult_out0__1_n_92),
        .I2(nxt_mult_out0_carry_i_8),
        .I3(nxt_mult_out0_n_92),
        .O(nxt_mult_out0_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__2_i_6
       (.I0(nxt_mult_out0_carry_i_7),
        .I1(nxt_mult_out0__1_n_93),
        .I2(nxt_mult_out0_carry_i_8),
        .I3(nxt_mult_out0_n_93),
        .O(nxt_mult_out0_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__2_i_7
       (.I0(nxt_mult_out0_carry_i_7),
        .I1(nxt_mult_out0__1_n_94),
        .I2(nxt_mult_out0_carry_i_8),
        .I3(nxt_mult_out0_n_94),
        .O(nxt_mult_out0_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry_i_1
       (.I0(nxt_mult_out0__1_n_103),
        .I1(nxt_mult_out0_carry_i_7),
        .O(nxt_mult_out0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry_i_2
       (.I0(nxt_mult_out0__1_n_104),
        .I1(nxt_mult_out0_carry_i_7),
        .O(nxt_mult_out0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry_i_3
       (.I0(nxt_mult_out0__1_n_105),
        .I1(nxt_mult_out0_carry_i_7),
        .O(nxt_mult_out0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry_i_4
       (.I0(nxt_mult_out0_carry_i_7),
        .I1(nxt_mult_out0__1_n_103),
        .I2(nxt_mult_out0_carry_i_8),
        .I3(nxt_mult_out0_n_103),
        .O(nxt_mult_out0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry_i_5
       (.I0(nxt_mult_out0_carry_i_7),
        .I1(nxt_mult_out0__1_n_104),
        .I2(nxt_mult_out0_carry_i_8),
        .I3(nxt_mult_out0_n_104),
        .O(nxt_mult_out0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry_i_6
       (.I0(nxt_mult_out0_carry_i_7),
        .I1(nxt_mult_out0__1_n_105),
        .I2(nxt_mult_out0_carry_i_8),
        .I3(nxt_mult_out0_n_105),
        .O(nxt_mult_out0_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    z_flag_mux_i_23
       (.I0(z_flag_mux_i_32_n_0),
        .I1(z_flag_mux_i_33_n_0),
        .I2(z_flag_mux_i_34_n_0),
        .I3(z_flag_mux_i_35_n_0),
        .I4(z_flag_mux_i_36_n_0),
        .O(mult_zero0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    z_flag_mux_i_32
       (.I0(z_flag_mux_i_37_n_0),
        .I1(\reg_file_a_reg[15][15] [1]),
        .I2(\reg_file_a_reg[15][15] [0]),
        .I3(\reg_file_a_reg[15][15] [3]),
        .I4(\reg_file_a_reg[15][15] [2]),
        .I5(z_flag_mux_i_38_n_0),
        .O(z_flag_mux_i_32_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_33
       (.I0(mult_out[9]),
        .I1(mult_out[8]),
        .I2(mult_out[11]),
        .I3(mult_out[10]),
        .O(z_flag_mux_i_33_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_34
       (.I0(mult_out[13]),
        .I1(mult_out[12]),
        .I2(mult_out[15]),
        .I3(mult_out[14]),
        .O(z_flag_mux_i_34_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_35
       (.I0(mult_out[1]),
        .I1(mult_out[0]),
        .I2(mult_out[3]),
        .I3(mult_out[2]),
        .O(z_flag_mux_i_35_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_36
       (.I0(mult_out[5]),
        .I1(mult_out[4]),
        .I2(mult_out[7]),
        .I3(mult_out[6]),
        .O(z_flag_mux_i_36_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_37
       (.I0(\reg_file_a_reg[15][15] [5]),
        .I1(\reg_file_a_reg[15][15] [4]),
        .I2(\reg_file_a_reg[15][15] [7]),
        .I3(\reg_file_a_reg[15][15] [6]),
        .O(z_flag_mux_i_37_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    z_flag_mux_i_38
       (.I0(\reg_file_a_reg[15][15] [10]),
        .I1(\reg_file_a_reg[15][15] [11]),
        .I2(\reg_file_a_reg[15][15] [8]),
        .I3(\reg_file_a_reg[15][15] [9]),
        .I4(z_flag_mux_i_39_n_0),
        .O(z_flag_mux_i_38_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_39
       (.I0(\reg_file_a_reg[15][15] [13]),
        .I1(\reg_file_a_reg[15][15] [12]),
        .I2(\reg_file_a_reg[15][15] [15]),
        .I3(\reg_file_a_reg[15][15] [14]),
        .O(z_flag_mux_i_39_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_multiply_shift
   (r_amt4_ex2_reg,
    mult_out,
    sh_c_flag,
    z_flag_mux_reg,
    shift_out,
    i_active_sp_reg,
    \reg_file_a_reg[15][15] ,
    m_invert,
    HCLK,
    m_ext,
    \imm_ex_reg[4] ,
    SYSRESETn,
    nxt_mult_out0_carry_i_7,
    use_imm_ex_reg,
    DI,
    propagate_c__1,
    do_lsl__0,
    nxt_mult_out0_carry_i_8,
    z_flag_mux_ctl_ex,
    \rf0_mux_ctl_ex_reg[0] ,
    \shift_op_reg[0] ,
    D,
    \rptr_a_ex_reg[3] ,
    SYSRESETn_0,
    b_reg_0,
    SYSRESETn_1);
  output r_amt4_ex2_reg;
  output [15:0]mult_out;
  output sh_c_flag;
  output z_flag_mux_reg;
  output [31:0]shift_out;
  output i_active_sp_reg;
  output [15:0]\reg_file_a_reg[15][15] ;
  input m_invert;
  input HCLK;
  input m_ext;
  input \imm_ex_reg[4] ;
  input SYSRESETn;
  input nxt_mult_out0_carry_i_7;
  input use_imm_ex_reg;
  input [0:0]DI;
  input propagate_c__1;
  input do_lsl__0;
  input nxt_mult_out0_carry_i_8;
  input [1:0]z_flag_mux_ctl_ex;
  input \rf0_mux_ctl_ex_reg[0] ;
  input [4:0]\shift_op_reg[0] ;
  input [31:0]D;
  input [31:0]\rptr_a_ex_reg[3] ;
  input SYSRESETn_0;
  input [31:0]b_reg_0;
  input SYSRESETn_1;

  wire [31:0]D;
  wire [0:0]DI;
  wire HCLK;
  wire SYSRESETn;
  wire SYSRESETn_0;
  wire SYSRESETn_1;
  wire [31:0]b_reg_0;
  wire do_lsl__0;
  wire i_active_sp_reg;
  wire \imm_ex_reg[4] ;
  wire m_ext;
  wire m_invert;
  wire [15:0]mult_out;
  wire mult_zero0;
  wire nxt_mult_out0_carry_i_7;
  wire nxt_mult_out0_carry_i_8;
  wire propagate_c__1;
  wire r_amt4_ex2_reg;
  wire [15:0]\reg_file_a_reg[15][15] ;
  wire \rf0_mux_ctl_ex_reg[0] ;
  wire [31:0]\rptr_a_ex_reg[3] ;
  wire sh_c_flag;
  wire [4:0]\shift_op_reg[0] ;
  wire [31:0]shift_out;
  wire use_imm_ex_reg;
  wire [1:0]z_flag_mux_ctl_ex;
  wire z_flag_mux_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_multiplier u_mul
       (.HCLK(HCLK),
        .SYSRESETn(r_amt4_ex2_reg),
        .SYSRESETn_0(SYSRESETn_0),
        .SYSRESETn_1(SYSRESETn_1),
        .b_reg_0(b_reg_0),
        .mult_out(mult_out),
        .mult_zero0(mult_zero0),
        .nxt_mult_out0_carry_i_7(nxt_mult_out0_carry_i_7),
        .nxt_mult_out0_carry_i_8(nxt_mult_out0_carry_i_8),
        .\reg_file_a_reg[15][15] (\reg_file_a_reg[15][15] ),
        .\rptr_a_ex_reg[3] (\rptr_a_ex_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_shifter u_shft
       (.D(D),
        .DI(DI),
        .HCLK(HCLK),
        .SYSRESETn(SYSRESETn),
        .do_lsl__0(do_lsl__0),
        .i_active_sp_reg(i_active_sp_reg),
        .\imm_ex_reg[4] (\imm_ex_reg[4] ),
        .m_ext(m_ext),
        .m_invert(m_invert),
        .mult_zero0(mult_zero0),
        .propagate_c__1(propagate_c__1),
        .r_amt4_ex2_reg_0(r_amt4_ex2_reg),
        .\rf0_mux_ctl_ex_reg[0] (\rf0_mux_ctl_ex_reg[0] ),
        .sh_c_flag(sh_c_flag),
        .\shift_op_reg[0] (\shift_op_reg[0] ),
        .shift_out(shift_out),
        .use_imm_ex_reg(use_imm_ex_reg),
        .z_flag_mux_ctl_ex(z_flag_mux_ctl_ex),
        .z_flag_mux_reg(z_flag_mux_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_nvic
   (reset_sync,
    \i_pend_state_reg[0] ,
    ahb_rd_en,
    r_hdf_actv,
    r_nmi_actv,
    en_itcm,
    nxt_en_itcm_dbg,
    irq_lvl,
    en_itcm_core,
    SYSRESETREQ,
    \HRDATA_reg[1] ,
    Q,
    \HRDATA_reg[24] ,
    pend_tree_reg,
    \latched_excpt_num_reg[4] ,
    pend_tree_reg_0,
    \i_svc_lvl_reg[1] ,
    \biu_rdata_reg[31] ,
    \HRDATA_reg[5] ,
    en_itcm_wr,
    irq_pri_lvl_wr_en,
    \i_pend_state_reg[4] ,
    \i_pend_state_reg[4]_0 ,
    \HRDATA_reg[23] ,
    \i_svc_lvl_reg[0] ,
    \HRDATA_reg[2] ,
    \r_int_actv_lvl_reg[1] ,
    nvic_excpt_pend,
    \latched_excpt_num_reg[4]_0 ,
    SYSRESETREQ_reg,
    mcode_req__3,
    biu_commit_au2__0,
    itcm_sel_reg,
    \en_itcm_reg[1] ,
    nxt_ahb_wr_en,
    HCLK,
    SYSRESETn,
    SYSRESETn_0,
    NMI,
    IRQ,
    SYSRESETn_1,
    nxt_ahb_rd_en,
    int_actv,
    SYSRESETn_2,
    hdf_actv,
    nmi_actv,
    SYSRESETn_3,
    \cfgitcmen_sync2_reg[1] ,
    \cfgitcmen_sync2_reg[0] ,
    \HWDATA_reg[7] ,
    \HWDATA_reg[6] ,
    \en_itcm_reg[1]_0 ,
    \en_itcm_reg[0] ,
    SYSRESETREQ_reg_0,
    SYSRESETn_4,
    \HWDATA_reg[31] ,
    biu_wfault,
    instr_faulted,
    int_fault_ex,
    nvic_excpt_svc_valid,
    dsel_ppb,
    HRDATA,
    D,
    \HWDATA_reg[27] ,
    \dp_ipsr_7to2_reg[4] ,
    nvic_excpt_taken,
    nvic_excpt_ret_taken,
    \dp_ipsr_7to2_reg[7] ,
    \dp_ipsr_7to2_reg[6] ,
    \dp_ipsr_7to2_reg[5] ,
    \i_svc_lvl_reg[1]_0 ,
    \dp_ipsr_7to2_reg[4]_0 ,
    \dp_ipsr_7to2_reg[7]_0 ,
    i_nvic_excpt_svc_valid_reg,
    locked_up_reg,
    nvic_primask,
    micro_code_de,
    excpt_ret_de,
    O,
    not_itcm_au0,
    \haddrcore_reg_reg[11] ,
    CFGITCMEN);
  output reset_sync;
  output [0:0]\i_pend_state_reg[0] ;
  output ahb_rd_en;
  output r_hdf_actv;
  output r_nmi_actv;
  output [0:0]en_itcm;
  output [0:0]nxt_en_itcm_dbg;
  output [1:0]irq_lvl;
  output [1:0]en_itcm_core;
  output SYSRESETREQ;
  output \HRDATA_reg[1] ;
  output [0:0]Q;
  output \HRDATA_reg[24] ;
  output [3:0]pend_tree_reg;
  output [4:0]\latched_excpt_num_reg[4] ;
  output pend_tree_reg_0;
  output [0:0]\i_svc_lvl_reg[1] ;
  output [31:0]\biu_rdata_reg[31] ;
  output \HRDATA_reg[5] ;
  output en_itcm_wr;
  output irq_pri_lvl_wr_en;
  output \i_pend_state_reg[4] ;
  output \i_pend_state_reg[4]_0 ;
  output [0:0]\HRDATA_reg[23] ;
  output \i_svc_lvl_reg[0] ;
  output \HRDATA_reg[2] ;
  output [0:0]\r_int_actv_lvl_reg[1] ;
  output nvic_excpt_pend;
  output \latched_excpt_num_reg[4]_0 ;
  output SYSRESETREQ_reg;
  output mcode_req__3;
  output biu_commit_au2__0;
  output itcm_sel_reg;
  output [1:0]\en_itcm_reg[1] ;
  input nxt_ahb_wr_en;
  input HCLK;
  input SYSRESETn;
  input SYSRESETn_0;
  input NMI;
  input [0:0]IRQ;
  input SYSRESETn_1;
  input nxt_ahb_rd_en;
  input int_actv;
  input SYSRESETn_2;
  input hdf_actv;
  input nmi_actv;
  input SYSRESETn_3;
  input \cfgitcmen_sync2_reg[1] ;
  input \cfgitcmen_sync2_reg[0] ;
  input \HWDATA_reg[7] ;
  input \HWDATA_reg[6] ;
  input \en_itcm_reg[1]_0 ;
  input \en_itcm_reg[0] ;
  input SYSRESETREQ_reg_0;
  input SYSRESETn_4;
  input [27:0]\HWDATA_reg[31] ;
  input biu_wfault;
  input instr_faulted;
  input int_fault_ex;
  input nvic_excpt_svc_valid;
  input dsel_ppb;
  input [31:0]HRDATA;
  input [1:0]D;
  input [3:0]\HWDATA_reg[27] ;
  input \dp_ipsr_7to2_reg[4] ;
  input nvic_excpt_taken;
  input nvic_excpt_ret_taken;
  input \dp_ipsr_7to2_reg[7] ;
  input [2:0]\dp_ipsr_7to2_reg[6] ;
  input \dp_ipsr_7to2_reg[5] ;
  input [0:0]\i_svc_lvl_reg[1]_0 ;
  input \dp_ipsr_7to2_reg[4]_0 ;
  input \dp_ipsr_7to2_reg[7]_0 ;
  input i_nvic_excpt_svc_valid_reg;
  input locked_up_reg;
  input nvic_primask;
  input micro_code_de;
  input excpt_ret_de;
  input [3:0]O;
  input not_itcm_au0;
  input [9:0]\haddrcore_reg_reg[11] ;
  input [1:0]CFGITCMEN;

  wire [1:0]CFGITCMEN;
  wire [1:0]D;
  wire HCLK;
  wire [31:0]HRDATA;
  wire \HRDATA_reg[1] ;
  wire [0:0]\HRDATA_reg[23] ;
  wire \HRDATA_reg[24] ;
  wire \HRDATA_reg[2] ;
  wire \HRDATA_reg[5] ;
  wire [3:0]\HWDATA_reg[27] ;
  wire [27:0]\HWDATA_reg[31] ;
  wire \HWDATA_reg[6] ;
  wire \HWDATA_reg[7] ;
  wire [0:0]IRQ;
  wire NMI;
  wire [3:0]O;
  wire [0:0]Q;
  wire SYSRESETREQ;
  wire SYSRESETREQ_reg;
  wire SYSRESETREQ_reg_0;
  wire SYSRESETn;
  wire SYSRESETn_0;
  wire SYSRESETn_1;
  wire SYSRESETn_2;
  wire SYSRESETn_3;
  wire SYSRESETn_4;
  wire ahb_rd_en;
  wire biu_commit_au2__0;
  wire [31:0]\biu_rdata_reg[31] ;
  wire biu_wfault;
  wire \cfgitcmen_sync2_reg[0] ;
  wire \cfgitcmen_sync2_reg[1] ;
  wire \dp_ipsr_7to2_reg[4] ;
  wire \dp_ipsr_7to2_reg[4]_0 ;
  wire \dp_ipsr_7to2_reg[5] ;
  wire [2:0]\dp_ipsr_7to2_reg[6] ;
  wire \dp_ipsr_7to2_reg[7] ;
  wire \dp_ipsr_7to2_reg[7]_0 ;
  wire dsel_ppb;
  wire [0:0]en_itcm;
  wire [1:0]en_itcm_core;
  wire \en_itcm_reg[0] ;
  wire [1:0]\en_itcm_reg[1] ;
  wire \en_itcm_reg[1]_0 ;
  wire en_itcm_wr;
  wire [3:3]en_pend2;
  wire excpt_ret_de;
  wire [9:0]\haddrcore_reg_reg[11] ;
  wire hdf_actv;
  wire high_irq0;
  wire [1:0]high_lvl0;
  wire [3:2]i_haddr_q;
  wire i_nvic_excpt_svc_valid_reg;
  wire [0:0]\i_pend_state_reg[0] ;
  wire \i_pend_state_reg[4] ;
  wire \i_pend_state_reg[4]_0 ;
  wire \i_svc_lvl_reg[0] ;
  wire [0:0]\i_svc_lvl_reg[1] ;
  wire [0:0]\i_svc_lvl_reg[1]_0 ;
  wire instr_faulted;
  wire int_actv;
  wire [0:0]int_actv_lvl;
  wire int_fault_ex;
  wire [1:0]irq_lvl;
  wire irq_pri_lvl_wr_en;
  wire itcm_sel_reg;
  wire [4:0]\latched_excpt_num_reg[4] ;
  wire \latched_excpt_num_reg[4]_0 ;
  wire locked_up_reg;
  wire [7:7]lvl2;
  wire mcode_req__3;
  wire micro_code_de;
  wire nmi_actv;
  wire not_itcm_au0;
  wire nvic_excpt_pend;
  wire nvic_excpt_ret_taken;
  wire nvic_excpt_svc_valid;
  wire nvic_excpt_taken;
  wire nvic_primask;
  wire nxt_ahb_rd_en;
  wire nxt_ahb_wr_en;
  wire [0:0]nxt_en_itcm_dbg;
  wire [4:0]nxt_pend_lvl_num;
  wire [1:0]nxt_pend_lvl_tree;
  wire nxt_pend_tree;
  wire [1:0]p_6_in;
  wire [4:0]pend_lvl_num;
  wire [1:0]pend_lvl_tree;
  wire [4:4]pend_sys;
  wire pend_tree;
  wire [3:0]pend_tree_reg;
  wire pend_tree_reg_0;
  wire [0:0]psv_lvl_0;
  wire r_hdf_actv;
  wire [0:0]\r_int_actv_lvl_reg[1] ;
  wire r_nmi_actv;
  wire reset_sync;
  wire [0:0]svc_lvl_0;
  wire sys_hndlr_pri2_wr_en;
  wire [0:0]tck_lvl_0;
  wire [23:0]tck_reload;
  wire tck_reload_en;
  wire tck_to_zero;
  wire u_ahb_n_10;
  wire u_ahb_n_11;
  wire u_ahb_n_17;
  wire u_ahb_n_24;
  wire u_ahb_n_25;
  wire u_ahb_n_66;
  wire u_ahb_n_69;
  wire u_ahb_n_70;
  wire u_ahb_n_71;
  wire u_ahb_n_72;
  wire u_ahb_os_n_10;
  wire u_ahb_os_n_11;
  wire u_ahb_os_n_12;
  wire u_ahb_os_n_13;
  wire u_ahb_os_n_14;
  wire u_ahb_os_n_15;
  wire u_ahb_os_n_16;
  wire u_ahb_os_n_17;
  wire u_ahb_os_n_18;
  wire u_ahb_os_n_19;
  wire u_ahb_os_n_2;
  wire u_ahb_os_n_20;
  wire u_ahb_os_n_21;
  wire u_ahb_os_n_22;
  wire u_ahb_os_n_23;
  wire u_ahb_os_n_3;
  wire u_ahb_os_n_4;
  wire u_ahb_os_n_46;
  wire u_ahb_os_n_5;
  wire u_ahb_os_n_58;
  wire u_ahb_os_n_6;
  wire u_ahb_os_n_61;
  wire u_ahb_os_n_7;
  wire u_ahb_os_n_8;
  wire u_ahb_os_n_9;
  wire u_main_n_4;
  wire u_main_n_6;
  wire u_tree_n_10;
  wire u_tree_n_12;
  wire u_tree_n_13;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_nvic_ahb u_ahb
       (.CFGITCMEN(CFGITCMEN),
        .D(high_lvl0),
        .E(tck_reload_en),
        .HCLK(HCLK),
        .HRDATA(HRDATA),
        .\HRDATA_reg[13]_0 (u_ahb_n_17),
        .\HRDATA_reg[1]_0 (\HRDATA_reg[1] ),
        .\HRDATA_reg[24]_0 (\HRDATA_reg[24] ),
        .\HRDATA_reg[29]_0 (ahb_rd_en),
        .\HRDATA_reg[2]_0 (\HRDATA_reg[2] ),
        .\HRDATA_reg[5]_0 (\HRDATA_reg[5] ),
        .\HWDATA_reg[26] ({\HWDATA_reg[31] [25:24],\HWDATA_reg[31] [1:0]}),
        .\HWDATA_reg[27] (\HWDATA_reg[27] ),
        .\HWDATA_reg[6] (\HWDATA_reg[6] ),
        .\HWDATA_reg[7] (\HWDATA_reg[7] ),
        .IRQ(IRQ),
        .NMI(NMI),
        .O(O),
        .Q({Q,i_haddr_q}),
        .SYSRESETREQ(SYSRESETREQ),
        .SYSRESETREQ_reg_0(SYSRESETREQ_reg),
        .SYSRESETREQ_reg_1(SYSRESETREQ_reg_0),
        .SYSRESETn(SYSRESETn),
        .SYSRESETn_0(SYSRESETn_0),
        .SYSRESETn_1(SYSRESETn_1),
        .SYSRESETn_2(SYSRESETn_4),
        .SYSRESETn_3(SYSRESETn_3),
        .biu_commit_au2__0(biu_commit_au2__0),
        .\biu_rdata_reg[31] (\biu_rdata_reg[31] ),
        .biu_wfault(biu_wfault),
        .\cfgitcmen_sync2_reg[0]_0 (\cfgitcmen_sync2_reg[0] ),
        .\cfgitcmen_sync2_reg[1]_0 (\cfgitcmen_sync2_reg[1] ),
        .\dp_ipsr_7to2_reg[4] (\dp_ipsr_7to2_reg[4] ),
        .\dp_ipsr_7to2_reg[5] (\dp_ipsr_7to2_reg[5] ),
        .\dp_ipsr_7to2_reg[6] (\dp_ipsr_7to2_reg[6] ),
        .\dp_ipsr_7to2_reg[7] (\dp_ipsr_7to2_reg[7] ),
        .\dp_ipsr_7to2_reg[7]_0 (D),
        .dsel_ppb(dsel_ppb),
        .en_itcm(en_itcm),
        .en_itcm_core(en_itcm_core),
        .\en_itcm_reg[0]_0 (\en_itcm_reg[0] ),
        .\en_itcm_reg[1]_0 (\en_itcm_reg[1] ),
        .\en_itcm_reg[1]_1 (\en_itcm_reg[1]_0 ),
        .en_itcm_wr(en_itcm_wr),
        .en_pend2(en_pend2),
        .\haddrcore_reg_reg[11] (\haddrcore_reg_reg[11] ),
        .high_irq0(high_irq0),
        .\high_lvl2_reg[1] (lvl2),
        .\i_pend_state_reg[0]_0 (\i_pend_state_reg[0] ),
        .\i_pend_state_reg[1]_0 (u_main_n_4),
        .\i_pend_state_reg[4]_0 ({pend_sys,pend_tree_reg}),
        .\i_pend_state_reg[4]_1 (\i_pend_state_reg[4] ),
        .\i_pend_state_reg[4]_2 (\i_pend_state_reg[4]_0 ),
        .\i_psv_lvl_reg[1] (sys_hndlr_pri2_wr_en),
        .\i_psv_lvl_reg[1]_0 ({\HRDATA_reg[23] ,psv_lvl_0}),
        .\i_svc_lvl_reg[0] (\i_svc_lvl_reg[0] ),
        .\i_svc_lvl_reg[1] (pend_tree_reg_0),
        .\i_svc_lvl_reg[1]_0 (\i_svc_lvl_reg[1] ),
        .\i_tck_lvl_reg[1] ({\r_int_actv_lvl_reg[1] ,tck_lvl_0}),
        .instr_faulted(instr_faulted),
        .int_fault_ex(int_fault_ex),
        .irq_lvl(irq_lvl),
        .irq_pri_lvl_wr_en(irq_pri_lvl_wr_en),
        .itcm_sel_reg(itcm_sel_reg),
        .\latched_excpt_num_reg[0] (\latched_excpt_num_reg[4] [0]),
        .not_itcm_au0(not_itcm_au0),
        .nvic_excpt_ret_taken(nvic_excpt_ret_taken),
        .nvic_excpt_svc_valid(nvic_excpt_svc_valid),
        .nvic_excpt_taken(nvic_excpt_taken),
        .nxt_ahb_rd_en(nxt_ahb_rd_en),
        .nxt_ahb_wr_en(nxt_ahb_wr_en),
        .nxt_en_itcm_dbg(nxt_en_itcm_dbg),
        .nxt_pend_lvl_tree(nxt_pend_lvl_tree[1]),
        .nxt_pend_tree(nxt_pend_tree),
        .p_6_in(p_6_in),
        .\pend_lvl_num_reg[0] (u_ahb_n_24),
        .\pend_lvl_num_reg[0]_0 (u_ahb_n_72),
        .\pend_lvl_num_reg[4] ({pend_lvl_num[4],pend_lvl_num[2:0]}),
        .\pend_lvl_tree_reg[0] (u_ahb_n_25),
        .r_hdf_actv_reg(u_main_n_6),
        .reset_sync(reset_sync),
        .svc_lvl_0(svc_lvl_0),
        .tck_cnt_flag_reg(u_ahb_n_70),
        .tck_cnt_flag_reg_0(u_ahb_n_71),
        .\tck_count_reg[0] (u_ahb_n_69),
        .\tck_count_reg[14] (u_ahb_os_n_46),
        .\tck_count_reg[23] (u_ahb_n_66),
        .\tck_count_reg[23]_0 ({u_ahb_os_n_2,u_ahb_os_n_3,u_ahb_os_n_4,u_ahb_os_n_5,u_ahb_os_n_6,u_ahb_os_n_7,u_ahb_os_n_8,u_ahb_os_n_9,u_ahb_os_n_10,u_ahb_os_n_11,u_ahb_os_n_12,u_ahb_os_n_13,u_ahb_os_n_14,u_ahb_os_n_15,u_ahb_os_n_16,u_ahb_os_n_17,u_ahb_os_n_18,u_ahb_os_n_19,u_ahb_os_n_20,u_ahb_os_n_21,u_ahb_os_n_22,u_ahb_os_n_23}),
        .tck_en_reg(u_ahb_n_11),
        .tck_int_en_reg(u_ahb_n_10),
        .\tck_reload_reg[16] (u_ahb_os_n_61),
        .\tck_reload_reg[23] ({tck_reload[23:17],tck_reload[15],tck_reload[13:0]}),
        .tck_to_zero(tck_to_zero));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_nvic_ahb_os u_ahb_os
       (.D(int_actv_lvl),
        .E(tck_reload_en),
        .HCLK(HCLK),
        .\HRDATA_reg[14] (u_ahb_os_n_46),
        .\HRDATA_reg[16] (u_ahb_os_n_61),
        .\HRDATA_reg[23] ({\HRDATA_reg[23] ,psv_lvl_0}),
        .\HWDATA_reg[0] (u_ahb_n_11),
        .\HWDATA_reg[1] (u_ahb_n_10),
        .\HWDATA_reg[31] ({\HWDATA_reg[31] [27:26],\HWDATA_reg[31] [23:0]}),
        .Q({u_ahb_os_n_2,u_ahb_os_n_3,u_ahb_os_n_4,u_ahb_os_n_5,u_ahb_os_n_6,u_ahb_os_n_7,u_ahb_os_n_8,u_ahb_os_n_9,u_ahb_os_n_10,u_ahb_os_n_11,u_ahb_os_n_12,u_ahb_os_n_13,u_ahb_os_n_14,u_ahb_os_n_15,u_ahb_os_n_16,u_ahb_os_n_17,u_ahb_os_n_18,u_ahb_os_n_19,u_ahb_os_n_20,u_ahb_os_n_21,u_ahb_os_n_22,u_ahb_os_n_23}),
        .SYSRESETn(SYSRESETn_0),
        .SYSRESETn_0(SYSRESETn_3),
        .SYSRESETn_1(SYSRESETn),
        .SYSRESETn_2(SYSRESETn_2),
        .\dp_ipsr_7to2_reg[4] (\dp_ipsr_7to2_reg[4]_0 ),
        .\dp_ipsr_7to2_reg[4]_0 (\dp_ipsr_7to2_reg[4] ),
        .\dp_ipsr_7to2_reg[7] (\dp_ipsr_7to2_reg[7]_0 ),
        .\dp_ipsr_7to2_reg[7]_0 (\dp_ipsr_7to2_reg[7] ),
        .en_pend2(en_pend2),
        .\high_lvl2_reg[0] (u_tree_n_10),
        .\high_lvl2_reg[1] (u_tree_n_12),
        .\high_lvl2_reg[1]_0 (u_tree_n_13),
        .i_ahb_rd_en_reg(u_ahb_n_71),
        .\i_haddr_q_reg[10] (\HRDATA_reg[24] ),
        .\i_haddr_q_reg[11] (u_ahb_n_69),
        .\i_haddr_q_reg[2] (u_ahb_n_66),
        .\i_haddr_q_reg[3] (sys_hndlr_pri2_wr_en),
        .\i_haddr_q_reg[4] ({Q,i_haddr_q}),
        .\i_haddr_q_reg[5] (\i_svc_lvl_reg[0] ),
        .\i_haddr_q_reg[7] (u_ahb_n_70),
        .\i_pend_state_reg[2] (u_ahb_n_24),
        .\i_pend_state_reg[2]_0 (u_ahb_n_25),
        .\i_pend_state_reg[4] ({pend_sys,pend_tree_reg[3:2]}),
        .\i_svc_lvl_reg[1]_0 (\i_svc_lvl_reg[1] ),
        .\i_svc_lvl_reg[1]_1 (pend_tree_reg_0),
        .\i_tck_lvl_reg[1]_0 (u_ahb_n_72),
        .irq_lvl(irq_lvl[0]),
        .nvic_excpt_svc_valid(nvic_excpt_svc_valid),
        .nxt_pend_lvl_tree(nxt_pend_lvl_tree[1]),
        .p_6_in(p_6_in),
        .\pend_lvl_num_reg[4] ({nxt_pend_lvl_num[4],nxt_pend_lvl_num[2:0]}),
        .\pend_lvl_tree_reg[0] (u_ahb_os_n_58),
        .\pend_lvl_tree_reg[0]_0 (nxt_pend_lvl_tree[0]),
        .\r_int_actv_lvl_reg[1] ({\r_int_actv_lvl_reg[1] ,tck_lvl_0}),
        .svc_lvl_0(svc_lvl_0),
        .\tck_count_reg[23]_0 ({tck_reload[23:17],tck_reload[15],tck_reload[13:0]}),
        .tck_to_zero(tck_to_zero));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_nvic_main u_main
       (.D({\i_svc_lvl_reg[1]_0 ,int_actv_lvl}),
        .HCLK(HCLK),
        .\HRDATA_reg[12] (u_main_n_4),
        .\HRDATA_reg[13] (u_main_n_6),
        .Q(pend_lvl_tree),
        .SYSRESETn(SYSRESETn_2),
        .SYSRESETn_0(SYSRESETn),
        .SYSRESETn_1(SYSRESETn_3),
        .biu_wfault(biu_wfault),
        .excpt_ret_de(excpt_ret_de),
        .hdf_actv(hdf_actv),
        .i_nvic_excpt_svc_valid_reg(i_nvic_excpt_svc_valid_reg),
        .\i_pend_state_reg[1] (pend_tree_reg[1:0]),
        .\i_svc_lvl_reg[1] (\i_svc_lvl_reg[1] ),
        .instr_faulted(instr_faulted),
        .int_actv(int_actv),
        .int_fault_ex(int_fault_ex),
        .\latched_excpt_num_reg[4] (\latched_excpt_num_reg[4]_0 ),
        .locked_up_reg(locked_up_reg),
        .lockup_pend_reg_0(r_hdf_actv),
        .lockup_pend_reg_1(r_nmi_actv),
        .mcode_req__3(mcode_req__3),
        .micro_code_de(micro_code_de),
        .nmi_actv(nmi_actv),
        .nvic_excpt_pend(nvic_excpt_pend),
        .nvic_primask(nvic_primask),
        .pend_tree(pend_tree),
        .pend_tree_reg(pend_tree_reg_0),
        .svc_lvl_0(svc_lvl_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_nvic_tree u_tree
       (.D(high_lvl0),
        .HCLK(HCLK),
        .Q({pend_lvl_num[4],pend_lvl_num[2:0]}),
        .SYSRESETn(SYSRESETn_1),
        .SYSRESETn_0(SYSRESETn),
        .SYSRESETn_1(SYSRESETn_3),
        .SYSRESETn_2(SYSRESETn_0),
        .en_pend2(en_pend2),
        .high_irq0(high_irq0),
        .high_pend2_reg_0({nxt_pend_lvl_num[4],nxt_pend_lvl_num[2:0]}),
        .\i_pend_state_reg[0] (u_ahb_n_17),
        .\i_pend_state_reg[2] (u_ahb_n_25),
        .\i_pend_state_reg[3] (u_ahb_os_n_58),
        .\i_pend_state_reg[4] (pend_sys),
        .\i_tck_lvl_reg[1] (\r_int_actv_lvl_reg[1] ),
        .\latched_excpt_num_reg[4] (\latched_excpt_num_reg[4] [4:1]),
        .\latched_excpt_num_reg[4]_0 (pend_lvl_tree),
        .nxt_pend_lvl_tree(nxt_pend_lvl_tree),
        .nxt_pend_tree(nxt_pend_tree),
        .\pend_lvl_num_reg[0]_0 (u_tree_n_10),
        .\pend_lvl_num_reg[0]_1 (lvl2),
        .\pend_lvl_tree_reg[0]_0 (u_tree_n_12),
        .\pend_lvl_tree_reg[0]_1 (u_tree_n_13),
        .pend_tree(pend_tree));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_nvic_ahb
   (reset_sync,
    \i_pend_state_reg[0]_0 ,
    \HRDATA_reg[29]_0 ,
    en_itcm,
    nxt_en_itcm_dbg,
    irq_lvl,
    en_itcm_core,
    SYSRESETREQ,
    tck_int_en_reg,
    tck_en_reg,
    \HRDATA_reg[1]_0 ,
    Q,
    \HRDATA_reg[24]_0 ,
    \HRDATA_reg[13]_0 ,
    \i_pend_state_reg[4]_0 ,
    \latched_excpt_num_reg[0] ,
    \pend_lvl_num_reg[0] ,
    \pend_lvl_tree_reg[0] ,
    nxt_pend_tree,
    \biu_rdata_reg[31] ,
    \HRDATA_reg[5]_0 ,
    en_itcm_wr,
    E,
    \i_psv_lvl_reg[1] ,
    irq_pri_lvl_wr_en,
    \i_pend_state_reg[4]_1 ,
    \i_pend_state_reg[4]_2 ,
    \tck_count_reg[23] ,
    \i_svc_lvl_reg[0] ,
    \HRDATA_reg[2]_0 ,
    \tck_count_reg[0] ,
    tck_cnt_flag_reg,
    tck_cnt_flag_reg_0,
    \pend_lvl_num_reg[0]_0 ,
    nxt_pend_lvl_tree,
    SYSRESETREQ_reg_0,
    D,
    high_irq0,
    biu_commit_au2__0,
    itcm_sel_reg,
    \en_itcm_reg[1]_0 ,
    nxt_ahb_wr_en,
    HCLK,
    SYSRESETn,
    SYSRESETn_0,
    NMI,
    IRQ,
    SYSRESETn_1,
    nxt_ahb_rd_en,
    \cfgitcmen_sync2_reg[1]_0 ,
    \cfgitcmen_sync2_reg[0]_0 ,
    \HWDATA_reg[7] ,
    \HWDATA_reg[6] ,
    \en_itcm_reg[1]_1 ,
    \en_itcm_reg[0]_0 ,
    SYSRESETREQ_reg_1,
    SYSRESETn_2,
    \HWDATA_reg[26] ,
    p_6_in,
    biu_wfault,
    instr_faulted,
    int_fault_ex,
    r_hdf_actv_reg,
    \pend_lvl_num_reg[4] ,
    \i_pend_state_reg[1]_0 ,
    \i_svc_lvl_reg[1] ,
    nvic_excpt_svc_valid,
    \i_svc_lvl_reg[1]_0 ,
    svc_lvl_0,
    en_pend2,
    dsel_ppb,
    HRDATA,
    \tck_reload_reg[23] ,
    \tck_count_reg[23]_0 ,
    \tck_count_reg[14] ,
    \dp_ipsr_7to2_reg[4] ,
    nvic_excpt_taken,
    tck_to_zero,
    nvic_excpt_ret_taken,
    \dp_ipsr_7to2_reg[7] ,
    \dp_ipsr_7to2_reg[6] ,
    \i_psv_lvl_reg[1]_0 ,
    \tck_reload_reg[16] ,
    \dp_ipsr_7to2_reg[5] ,
    \i_tck_lvl_reg[1] ,
    \high_lvl2_reg[1] ,
    O,
    not_itcm_au0,
    \haddrcore_reg_reg[11] ,
    CFGITCMEN,
    \HWDATA_reg[27] ,
    \dp_ipsr_7to2_reg[7]_0 ,
    SYSRESETn_3);
  output reset_sync;
  output [0:0]\i_pend_state_reg[0]_0 ;
  output \HRDATA_reg[29]_0 ;
  output [0:0]en_itcm;
  output [0:0]nxt_en_itcm_dbg;
  output [1:0]irq_lvl;
  output [1:0]en_itcm_core;
  output SYSRESETREQ;
  output tck_int_en_reg;
  output tck_en_reg;
  output \HRDATA_reg[1]_0 ;
  output [2:0]Q;
  output \HRDATA_reg[24]_0 ;
  output \HRDATA_reg[13]_0 ;
  output [4:0]\i_pend_state_reg[4]_0 ;
  output [0:0]\latched_excpt_num_reg[0] ;
  output \pend_lvl_num_reg[0] ;
  output \pend_lvl_tree_reg[0] ;
  output nxt_pend_tree;
  output [31:0]\biu_rdata_reg[31] ;
  output \HRDATA_reg[5]_0 ;
  output en_itcm_wr;
  output [0:0]E;
  output [0:0]\i_psv_lvl_reg[1] ;
  output irq_pri_lvl_wr_en;
  output \i_pend_state_reg[4]_1 ;
  output \i_pend_state_reg[4]_2 ;
  output \tck_count_reg[23] ;
  output \i_svc_lvl_reg[0] ;
  output \HRDATA_reg[2]_0 ;
  output \tck_count_reg[0] ;
  output tck_cnt_flag_reg;
  output tck_cnt_flag_reg_0;
  output \pend_lvl_num_reg[0]_0 ;
  output [0:0]nxt_pend_lvl_tree;
  output SYSRESETREQ_reg_0;
  output [1:0]D;
  output high_irq0;
  output biu_commit_au2__0;
  output itcm_sel_reg;
  output [1:0]\en_itcm_reg[1]_0 ;
  input nxt_ahb_wr_en;
  input HCLK;
  input SYSRESETn;
  input SYSRESETn_0;
  input NMI;
  input [0:0]IRQ;
  input SYSRESETn_1;
  input nxt_ahb_rd_en;
  input \cfgitcmen_sync2_reg[1]_0 ;
  input \cfgitcmen_sync2_reg[0]_0 ;
  input \HWDATA_reg[7] ;
  input \HWDATA_reg[6] ;
  input \en_itcm_reg[1]_1 ;
  input \en_itcm_reg[0]_0 ;
  input SYSRESETREQ_reg_1;
  input SYSRESETn_2;
  input [3:0]\HWDATA_reg[26] ;
  input [1:0]p_6_in;
  input biu_wfault;
  input instr_faulted;
  input int_fault_ex;
  input r_hdf_actv_reg;
  input [3:0]\pend_lvl_num_reg[4] ;
  input \i_pend_state_reg[1]_0 ;
  input \i_svc_lvl_reg[1] ;
  input nvic_excpt_svc_valid;
  input \i_svc_lvl_reg[1]_0 ;
  input [0:0]svc_lvl_0;
  input [0:0]en_pend2;
  input dsel_ppb;
  input [31:0]HRDATA;
  input [21:0]\tck_reload_reg[23] ;
  input [21:0]\tck_count_reg[23]_0 ;
  input \tck_count_reg[14] ;
  input \dp_ipsr_7to2_reg[4] ;
  input nvic_excpt_taken;
  input tck_to_zero;
  input nvic_excpt_ret_taken;
  input \dp_ipsr_7to2_reg[7] ;
  input [2:0]\dp_ipsr_7to2_reg[6] ;
  input [1:0]\i_psv_lvl_reg[1]_0 ;
  input \tck_reload_reg[16] ;
  input \dp_ipsr_7to2_reg[5] ;
  input [1:0]\i_tck_lvl_reg[1] ;
  input [0:0]\high_lvl2_reg[1] ;
  input [3:0]O;
  input not_itcm_au0;
  input [9:0]\haddrcore_reg_reg[11] ;
  input [1:0]CFGITCMEN;
  input [3:0]\HWDATA_reg[27] ;
  input [1:0]\dp_ipsr_7to2_reg[7]_0 ;
  input SYSRESETn_3;

  wire [1:0]CFGITCMEN;
  wire [1:0]D;
  wire [0:0]E;
  wire HCLK;
  wire [31:0]HRDATA;
  wire \HRDATA[0]_i_2_n_0 ;
  wire \HRDATA[0]_i_3_n_0 ;
  wire \HRDATA[0]_i_4_n_0 ;
  wire \HRDATA[0]_i_5_n_0 ;
  wire \HRDATA[12]_i_3_n_0 ;
  wire \HRDATA[13]_i_2_n_0 ;
  wire \HRDATA[14]_i_2_n_0 ;
  wire \HRDATA[15]_i_2_n_0 ;
  wire \HRDATA[15]_i_3_n_0 ;
  wire \HRDATA[15]_i_4_n_0 ;
  wire \HRDATA[15]_i_5_n_0 ;
  wire \HRDATA[15]_i_6_n_0 ;
  wire \HRDATA[1]_i_3_n_0 ;
  wire \HRDATA[21]_i_2_n_0 ;
  wire \HRDATA[22]_i_2_n_0 ;
  wire \HRDATA[22]_i_3_n_0 ;
  wire \HRDATA[23]_i_2_n_0 ;
  wire \HRDATA[23]_i_3_n_0 ;
  wire \HRDATA[24]_i_2_n_0 ;
  wire \HRDATA[29]_i_2_n_0 ;
  wire \HRDATA[29]_i_3_n_0 ;
  wire \HRDATA[30]_i_2_n_0 ;
  wire \HRDATA[30]_i_3_n_0 ;
  wire \HRDATA[30]_i_4_n_0 ;
  wire \HRDATA[31]_i_2_n_0 ;
  wire \HRDATA[31]_i_3_n_0 ;
  wire \HRDATA[31]_i_4_n_0 ;
  wire \HRDATA[31]_i_5_n_0 ;
  wire \HRDATA[3]_i_3_n_0 ;
  wire \HRDATA[3]_i_5_n_0 ;
  wire \HRDATA[4]_i_2_n_0 ;
  wire \HRDATA[4]_i_3_n_0 ;
  wire \HRDATA[4]_i_4_n_0 ;
  wire \HRDATA[4]_i_5_n_0 ;
  wire \HRDATA[6]_i_2_n_0 ;
  wire \HRDATA[7]_i_2_n_0 ;
  wire \HRDATA[9]_i_2_n_0 ;
  wire \HRDATA_reg[13]_0 ;
  wire \HRDATA_reg[1]_0 ;
  wire \HRDATA_reg[24]_0 ;
  wire \HRDATA_reg[29]_0 ;
  wire \HRDATA_reg[2]_0 ;
  wire \HRDATA_reg[5]_0 ;
  wire [31:0]HRDATAsysppb;
  wire [3:0]\HWDATA_reg[26] ;
  wire [3:0]\HWDATA_reg[27] ;
  wire \HWDATA_reg[6] ;
  wire \HWDATA_reg[7] ;
  wire [0:0]IRQ;
  wire NMI;
  wire [3:0]O;
  wire [2:0]Q;
  wire SYSRESETREQ;
  wire SYSRESETREQ_reg_0;
  wire SYSRESETREQ_reg_1;
  wire SYSRESETn;
  wire SYSRESETn_0;
  wire SYSRESETn_1;
  wire SYSRESETn_2;
  wire SYSRESETn_3;
  wire ahb_wr_en;
  wire biu_commit_au2__0;
  wire [31:0]\biu_rdata_reg[31] ;
  wire biu_wfault;
  wire [1:0]cfgitcmen_sync1;
  wire \cfgitcmen_sync2_reg[0]_0 ;
  wire \cfgitcmen_sync2_reg[1]_0 ;
  wire \dp_ipsr_7to2_reg[4] ;
  wire \dp_ipsr_7to2_reg[5] ;
  wire [2:0]\dp_ipsr_7to2_reg[6] ;
  wire \dp_ipsr_7to2_reg[7] ;
  wire [1:0]\dp_ipsr_7to2_reg[7]_0 ;
  wire dsel_ppb;
  wire [0:0]en_itcm;
  wire \en_itcm[1]_i_3_n_0 ;
  wire \en_itcm[1]_i_4_n_0 ;
  wire [1:0]en_itcm_core;
  wire \en_itcm_reg[0]_0 ;
  wire [1:0]\en_itcm_reg[1]_0 ;
  wire \en_itcm_reg[1]_1 ;
  wire en_itcm_wr;
  wire [0:0]en_pend2;
  wire [9:0]\haddrcore_reg_reg[11] ;
  wire high_irq0;
  wire [0:0]\high_lvl2_reg[1] ;
  wire [11:5]i_haddr_q;
  wire \i_irq_lvl[1]_i_3_n_0 ;
  wire i_pend_irq;
  wire \i_pend_state[4]_i_4_n_0 ;
  wire \i_pend_state[4]_i_5_n_0 ;
  wire \i_pend_state[5]_i_2_n_0 ;
  wire \i_pend_state[5]_i_3_n_0 ;
  wire \i_pend_state[5]_i_5_n_0 ;
  wire [0:0]\i_pend_state_reg[0]_0 ;
  wire \i_pend_state_reg[1]_0 ;
  wire [4:0]\i_pend_state_reg[4]_0 ;
  wire \i_pend_state_reg[4]_1 ;
  wire \i_pend_state_reg[4]_2 ;
  wire \i_psv_lvl[1]_i_2_n_0 ;
  wire [0:0]\i_psv_lvl_reg[1] ;
  wire [1:0]\i_psv_lvl_reg[1]_0 ;
  wire \i_svc_lvl_reg[0] ;
  wire \i_svc_lvl_reg[1] ;
  wire \i_svc_lvl_reg[1]_0 ;
  wire [1:0]\i_tck_lvl_reg[1] ;
  wire instr_faulted;
  wire int_fault_ex;
  wire [5:5]int_prev;
  wire \irq_i_en[0]_i_2_n_0 ;
  wire \irq_i_en[0]_i_3_n_0 ;
  wire \irq_i_en[0]_i_4_n_0 ;
  wire \irq_i_en[0]_i_5_n_0 ;
  wire \irq_i_en[0]_i_6_n_0 ;
  wire \irq_i_en[0]_i_7_n_0 ;
  wire [1:0]irq_lvl;
  wire irq_pri_lvl_wr_en;
  wire itcm_sel_reg;
  wire [0:0]\latched_excpt_num_reg[0] ;
  wire not_itcm_au0;
  wire nvic_excpt_ret_taken;
  wire nvic_excpt_svc_valid;
  wire nvic_excpt_taken;
  wire nxt_ahb_rd_en;
  wire nxt_ahb_wr_en;
  wire [0:0]nxt_en_itcm_dbg;
  wire nxt_irq_i_en;
  wire [31:0]nxt_o_hrdata;
  wire [0:0]nxt_pend_lvl_tree;
  wire [5:4]nxt_pend_state;
  wire nxt_pend_tree;
  wire [1:0]p_6_in;
  wire [0:0]p_9_in;
  wire \pend_lvl_num_reg[0] ;
  wire \pend_lvl_num_reg[0]_0 ;
  wire [3:0]\pend_lvl_num_reg[4] ;
  wire \pend_lvl_tree[1]_i_2_n_0 ;
  wire \pend_lvl_tree_reg[0] ;
  wire r_hdf_actv_reg;
  wire reset_sync;
  wire [0:0]svc_lvl_0;
  wire tck_cnt_flag_reg;
  wire tck_cnt_flag_reg_0;
  wire \tck_count_reg[0] ;
  wire \tck_count_reg[14] ;
  wire \tck_count_reg[23] ;
  wire [21:0]\tck_count_reg[23]_0 ;
  wire tck_en_reg;
  wire tck_int_en_reg;
  wire \tck_reload[23]_i_2_n_0 ;
  wire \tck_reload_reg[16] ;
  wire [21:0]\tck_reload_reg[23] ;
  wire tck_to_zero;
  wire \u_ahb_os/tck_ctrl_en ;

  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \HRDATA[0]_i_1 
       (.I0(\HRDATA[0]_i_2_n_0 ),
        .I1(\HRDATA[0]_i_3_n_0 ),
        .I2(Q[1]),
        .I3(i_haddr_q[6]),
        .I4(\HRDATA[0]_i_4_n_0 ),
        .I5(\HRDATA[0]_i_5_n_0 ),
        .O(nxt_o_hrdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \HRDATA[0]_i_2 
       (.I0(i_pend_irq),
        .I1(i_haddr_q[9]),
        .I2(\dp_ipsr_7to2_reg[6] [0]),
        .I3(i_haddr_q[11]),
        .I4(p_9_in),
        .O(\HRDATA[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \HRDATA[0]_i_3 
       (.I0(Q[2]),
        .I1(\HRDATA_reg[29]_0 ),
        .I2(i_haddr_q[5]),
        .O(\HRDATA[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4040000000000330)) 
    \HRDATA[0]_i_4 
       (.I0(i_haddr_q[7]),
        .I1(Q[0]),
        .I2(i_haddr_q[8]),
        .I3(i_haddr_q[9]),
        .I4(i_haddr_q[11]),
        .I5(i_haddr_q[10]),
        .O(\HRDATA[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2222A2800000A280)) 
    \HRDATA[0]_i_5 
       (.I0(\HRDATA[21]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\tck_count_reg[23]_0 [0]),
        .I3(p_6_in[0]),
        .I4(Q[0]),
        .I5(\tck_reload_reg[23] [0]),
        .O(\HRDATA[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h08A00800)) 
    \HRDATA[10]_i_1 
       (.I0(\HRDATA[21]_i_2_n_0 ),
        .I1(\tck_reload_reg[23] [10]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tck_count_reg[23]_0 [10]),
        .O(nxt_o_hrdata[10]));
  LUT5 #(
    .INIT(32'h08A00800)) 
    \HRDATA[11]_i_1 
       (.I0(\HRDATA[21]_i_2_n_0 ),
        .I1(\tck_reload_reg[23] [11]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tck_count_reg[23]_0 [11]),
        .O(nxt_o_hrdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hFFFF1011)) 
    \HRDATA[12]_i_1 
       (.I0(\HRDATA_reg[1]_0 ),
        .I1(\i_pend_state_reg[4]_0 [0]),
        .I2(\pend_lvl_num_reg[4] [0]),
        .I3(\i_pend_state_reg[1]_0 ),
        .I4(\HRDATA[12]_i_3_n_0 ),
        .O(nxt_o_hrdata[12]));
  LUT5 #(
    .INIT(32'h08A00800)) 
    \HRDATA[12]_i_3 
       (.I0(\HRDATA[21]_i_2_n_0 ),
        .I1(\tck_reload_reg[23] [12]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tck_count_reg[23]_0 [12]),
        .O(\HRDATA[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \HRDATA[13]_i_1 
       (.I0(\HRDATA_reg[1]_0 ),
        .I1(\pend_lvl_num_reg[4] [1]),
        .I2(\HRDATA_reg[13]_0 ),
        .I3(\HRDATA[13]_i_2_n_0 ),
        .O(nxt_o_hrdata[13]));
  LUT5 #(
    .INIT(32'h08A00800)) 
    \HRDATA[13]_i_2 
       (.I0(\HRDATA[21]_i_2_n_0 ),
        .I1(\tck_reload_reg[23] [13]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tck_count_reg[23]_0 [13]),
        .O(\HRDATA[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4C444C44FFFF4C44)) 
    \HRDATA[14]_i_1 
       (.I0(Q[0]),
        .I1(\HRDATA[14]_i_2_n_0 ),
        .I2(\HRDATA_reg[13]_0 ),
        .I3(\pend_lvl_num_reg[4] [2]),
        .I4(\HRDATA[21]_i_2_n_0 ),
        .I5(\tck_count_reg[14] ),
        .O(nxt_o_hrdata[14]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \HRDATA[14]_i_2 
       (.I0(\HRDATA_reg[24]_0 ),
        .I1(Q[1]),
        .I2(i_haddr_q[6]),
        .I3(i_haddr_q[5]),
        .I4(\HRDATA_reg[29]_0 ),
        .I5(Q[2]),
        .O(\HRDATA[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88888A888A8A8A8A)) 
    \HRDATA[15]_i_1 
       (.I0(\HRDATA_reg[29]_0 ),
        .I1(\HRDATA[15]_i_2_n_0 ),
        .I2(\HRDATA[15]_i_3_n_0 ),
        .I3(\pend_lvl_num_reg[4] [1]),
        .I4(\HRDATA_reg[13]_0 ),
        .I5(Q[0]),
        .O(nxt_o_hrdata[15]));
  LUT6 #(
    .INIT(64'h0000000062224202)) 
    \HRDATA[15]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\tck_count_reg[23]_0 [14]),
        .I4(\tck_reload_reg[23] [14]),
        .I5(\HRDATA[15]_i_4_n_0 ),
        .O(\HRDATA[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \HRDATA[15]_i_3 
       (.I0(i_haddr_q[6]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(i_haddr_q[5]),
        .I4(\irq_i_en[0]_i_7_n_0 ),
        .I5(\HRDATA[15]_i_5_n_0 ),
        .O(\HRDATA[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \HRDATA[15]_i_4 
       (.I0(Q[2]),
        .I1(i_haddr_q[5]),
        .I2(i_haddr_q[8]),
        .I3(i_haddr_q[11]),
        .I4(i_haddr_q[10]),
        .I5(\HRDATA[15]_i_6_n_0 ),
        .O(\HRDATA[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \HRDATA[15]_i_5 
       (.I0(i_haddr_q[11]),
        .I1(i_haddr_q[8]),
        .I2(i_haddr_q[10]),
        .O(\HRDATA[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \HRDATA[15]_i_6 
       (.I0(i_haddr_q[6]),
        .I1(i_haddr_q[7]),
        .I2(i_haddr_q[9]),
        .O(\HRDATA[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBA00FFFFBA00BA00)) 
    \HRDATA[16]_i_1 
       (.I0(Q[1]),
        .I1(\HRDATA_reg[13]_0 ),
        .I2(\pend_lvl_num_reg[4] [3]),
        .I3(\HRDATA[31]_i_2_n_0 ),
        .I4(\tck_reload_reg[16] ),
        .I5(\HRDATA[21]_i_2_n_0 ),
        .O(nxt_o_hrdata[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFFFE)) 
    \HRDATA[16]_i_2 
       (.I0(\i_pend_state_reg[4]_0 [0]),
        .I1(biu_wfault),
        .I2(instr_faulted),
        .I3(int_fault_ex),
        .I4(r_hdf_actv_reg),
        .I5(\i_pend_state_reg[4]_0 [1]),
        .O(\HRDATA_reg[13]_0 ));
  LUT5 #(
    .INIT(32'h08A00800)) 
    \HRDATA[17]_i_1 
       (.I0(\HRDATA[21]_i_2_n_0 ),
        .I1(\tck_reload_reg[23] [15]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tck_count_reg[23]_0 [15]),
        .O(nxt_o_hrdata[17]));
  LUT6 #(
    .INIT(64'hAEFAAEAAAAAAAAAA)) 
    \HRDATA[18]_i_1 
       (.I0(\HRDATA[30]_i_2_n_0 ),
        .I1(\tck_count_reg[23]_0 [16]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\tck_reload_reg[23] [16]),
        .I5(\HRDATA[21]_i_2_n_0 ),
        .O(nxt_o_hrdata[18]));
  LUT6 #(
    .INIT(64'hAEFAAEAAAAAAAAAA)) 
    \HRDATA[19]_i_1 
       (.I0(nxt_o_hrdata[24]),
        .I1(\tck_count_reg[23]_0 [17]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\tck_reload_reg[23] [17]),
        .I5(\HRDATA[21]_i_2_n_0 ),
        .O(nxt_o_hrdata[19]));
  LUT3 #(
    .INIT(8'hF4)) 
    \HRDATA[1]_i_1 
       (.I0(\HRDATA_reg[1]_0 ),
        .I1(\dp_ipsr_7to2_reg[6] [1]),
        .I2(\HRDATA[1]_i_3_n_0 ),
        .O(nxt_o_hrdata[1]));
  LUT6 #(
    .INIT(64'h2222A2800000A280)) 
    \HRDATA[1]_i_3 
       (.I0(\HRDATA[21]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\tck_count_reg[23]_0 [1]),
        .I3(p_6_in[1]),
        .I4(Q[0]),
        .I5(\tck_reload_reg[23] [1]),
        .O(\HRDATA[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEFAAEAAAAAAAAAA)) 
    \HRDATA[20]_i_1 
       (.I0(nxt_o_hrdata[24]),
        .I1(\tck_count_reg[23]_0 [18]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\tck_reload_reg[23] [18]),
        .I5(\HRDATA[21]_i_2_n_0 ),
        .O(nxt_o_hrdata[20]));
  LUT5 #(
    .INIT(32'h2C200000)) 
    \HRDATA[21]_i_1 
       (.I0(\tck_reload_reg[23] [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\tck_count_reg[23]_0 [19]),
        .I4(\HRDATA[21]_i_2_n_0 ),
        .O(nxt_o_hrdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \HRDATA[21]_i_2 
       (.I0(\tck_reload[23]_i_2_n_0 ),
        .I1(i_haddr_q[6]),
        .I2(\HRDATA_reg[29]_0 ),
        .I3(i_haddr_q[11]),
        .O(\HRDATA[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \HRDATA[22]_i_1 
       (.I0(\HRDATA[22]_i_2_n_0 ),
        .I1(\HRDATA_reg[1]_0 ),
        .I2(i_pend_irq),
        .O(nxt_o_hrdata[22]));
  LUT6 #(
    .INIT(64'h0000000082020000)) 
    \HRDATA[22]_i_2 
       (.I0(\HRDATA[22]_i_3_n_0 ),
        .I1(i_haddr_q[11]),
        .I2(i_haddr_q[10]),
        .I3(\i_psv_lvl_reg[1]_0 [0]),
        .I4(\HRDATA_reg[29]_0 ),
        .I5(\HRDATA[23]_i_3_n_0 ),
        .O(\HRDATA[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0030038000000380)) 
    \HRDATA[22]_i_3 
       (.I0(\tck_reload_reg[23] [20]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(i_haddr_q[5]),
        .I4(Q[1]),
        .I5(\tck_count_reg[23]_0 [20]),
        .O(\HRDATA[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000800A0000)) 
    \HRDATA[23]_i_1 
       (.I0(\HRDATA[23]_i_2_n_0 ),
        .I1(\i_psv_lvl_reg[1]_0 [1]),
        .I2(i_haddr_q[11]),
        .I3(i_haddr_q[10]),
        .I4(\HRDATA_reg[29]_0 ),
        .I5(\HRDATA[23]_i_3_n_0 ),
        .O(nxt_o_hrdata[23]));
  LUT6 #(
    .INIT(64'h0030038000000380)) 
    \HRDATA[23]_i_2 
       (.I0(\tck_reload_reg[23] [21]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(i_haddr_q[5]),
        .I4(Q[1]),
        .I5(\tck_count_reg[23]_0 [21]),
        .O(\HRDATA[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFE)) 
    \HRDATA[23]_i_3 
       (.I0(i_haddr_q[9]),
        .I1(i_haddr_q[7]),
        .I2(i_haddr_q[6]),
        .I3(i_haddr_q[8]),
        .I4(i_haddr_q[10]),
        .I5(i_haddr_q[5]),
        .O(\HRDATA[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \HRDATA[24]_i_1 
       (.I0(Q[2]),
        .I1(\HRDATA[24]_i_2_n_0 ),
        .I2(i_haddr_q[6]),
        .I3(Q[1]),
        .I4(\HRDATA_reg[24]_0 ),
        .I5(Q[0]),
        .O(nxt_o_hrdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \HRDATA[24]_i_2 
       (.I0(i_haddr_q[5]),
        .I1(\HRDATA_reg[29]_0 ),
        .O(\HRDATA[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \HRDATA[24]_i_3 
       (.I0(i_haddr_q[10]),
        .I1(i_haddr_q[8]),
        .I2(i_haddr_q[11]),
        .I3(i_haddr_q[7]),
        .I4(i_haddr_q[9]),
        .O(\HRDATA_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HRDATA[26]_i_1 
       (.I0(\i_pend_state_reg[4]_0 [4]),
        .I1(\HRDATA_reg[1]_0 ),
        .O(nxt_o_hrdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \HRDATA[26]_i_2 
       (.I0(Q[0]),
        .I1(i_haddr_q[6]),
        .I2(Q[1]),
        .I3(\i_pend_state[4]_i_5_n_0 ),
        .I4(\HRDATA_reg[29]_0 ),
        .O(\HRDATA_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \HRDATA[28]_i_1 
       (.I0(\HRDATA[31]_i_2_n_0 ),
        .I1(\i_pend_state_reg[4]_0 [3]),
        .I2(Q[1]),
        .O(nxt_o_hrdata[28]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \HRDATA[29]_i_1 
       (.I0(\HRDATA[30]_i_3_n_0 ),
        .I1(\HRDATA[29]_i_2_n_0 ),
        .I2(\HRDATA[29]_i_3_n_0 ),
        .I3(\HRDATA_reg[29]_0 ),
        .I4(i_haddr_q[5]),
        .I5(Q[0]),
        .O(nxt_o_hrdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \HRDATA[29]_i_2 
       (.I0(i_haddr_q[6]),
        .I1(i_haddr_q[7]),
        .O(\HRDATA[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HRDATA[29]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\HRDATA[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h2A220A02)) 
    \HRDATA[2]_i_2 
       (.I0(\HRDATA[21]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\tck_reload_reg[23] [2]),
        .I4(\tck_count_reg[23]_0 [2]),
        .O(\HRDATA_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \HRDATA[30]_i_1 
       (.I0(\HRDATA[30]_i_2_n_0 ),
        .I1(\HRDATA[30]_i_3_n_0 ),
        .I2(\HRDATA_reg[29]_0 ),
        .I3(i_haddr_q[6]),
        .I4(i_haddr_q[7]),
        .I5(\HRDATA[30]_i_4_n_0 ),
        .O(nxt_o_hrdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h20000020)) 
    \HRDATA[30]_i_2 
       (.I0(\i_pend_state[4]_i_5_n_0 ),
        .I1(i_haddr_q[6]),
        .I2(\HRDATA_reg[29]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\HRDATA[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \HRDATA[30]_i_3 
       (.I0(i_haddr_q[8]),
        .I1(i_haddr_q[10]),
        .I2(i_haddr_q[11]),
        .I3(i_haddr_q[9]),
        .O(\HRDATA[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0011800000008000)) 
    \HRDATA[30]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(svc_lvl_0),
        .I3(Q[2]),
        .I4(i_haddr_q[5]),
        .I5(\i_tck_lvl_reg[1] [0]),
        .O(\HRDATA[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE0FFE0E0E0E0E0E0)) 
    \HRDATA[31]_i_1 
       (.I0(Q[1]),
        .I1(\i_pend_state_reg[4]_0 [0]),
        .I2(\HRDATA[31]_i_2_n_0 ),
        .I3(\HRDATA[31]_i_3_n_0 ),
        .I4(\HRDATA[31]_i_4_n_0 ),
        .I5(\HRDATA[31]_i_5_n_0 ),
        .O(nxt_o_hrdata[31]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \HRDATA[31]_i_2 
       (.I0(\HRDATA_reg[24]_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(i_haddr_q[5]),
        .I4(i_haddr_q[6]),
        .I5(\HRDATA_reg[29]_0 ),
        .O(\HRDATA[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7EFFFFFFFFFF)) 
    \HRDATA[31]_i_3 
       (.I0(i_haddr_q[11]),
        .I1(i_haddr_q[8]),
        .I2(i_haddr_q[10]),
        .I3(\HRDATA_reg[29]_0 ),
        .I4(i_haddr_q[6]),
        .I5(\irq_i_en[0]_i_7_n_0 ),
        .O(\HRDATA[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h81)) 
    \HRDATA[31]_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\HRDATA[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h38083030)) 
    \HRDATA[31]_i_5 
       (.I0(\i_tck_lvl_reg[1] [1]),
        .I1(i_haddr_q[5]),
        .I2(Q[2]),
        .I3(\i_svc_lvl_reg[1]_0 ),
        .I4(i_haddr_q[8]),
        .O(\HRDATA[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2C200000)) 
    \HRDATA[3]_i_1 
       (.I0(\tck_count_reg[23]_0 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\tck_reload_reg[23] [3]),
        .I4(\HRDATA[21]_i_2_n_0 ),
        .I5(\HRDATA[3]_i_3_n_0 ),
        .O(nxt_o_hrdata[3]));
  LUT6 #(
    .INIT(64'h0000000008FF0800)) 
    \HRDATA[3]_i_3 
       (.I0(i_haddr_q[11]),
        .I1(i_haddr_q[10]),
        .I2(\dp_ipsr_7to2_reg[5] ),
        .I3(i_haddr_q[8]),
        .I4(\HRDATA[3]_i_5_n_0 ),
        .I5(\HRDATA[4]_i_4_n_0 ),
        .O(\HRDATA[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \HRDATA[3]_i_5 
       (.I0(Q[0]),
        .I1(i_haddr_q[10]),
        .I2(i_haddr_q[11]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(nxt_en_itcm_dbg),
        .O(\HRDATA[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2C200000)) 
    \HRDATA[4]_i_1 
       (.I0(\tck_count_reg[23]_0 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\tck_reload_reg[23] [4]),
        .I4(\HRDATA[21]_i_2_n_0 ),
        .I5(\HRDATA[4]_i_2_n_0 ),
        .O(nxt_o_hrdata[4]));
  LUT5 #(
    .INIT(32'h00000A20)) 
    \HRDATA[4]_i_2 
       (.I0(\HRDATA[4]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(i_haddr_q[8]),
        .I4(\HRDATA[4]_i_4_n_0 ),
        .O(\HRDATA[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054540054)) 
    \HRDATA[4]_i_3 
       (.I0(Q[2]),
        .I1(en_itcm),
        .I2(i_haddr_q[11]),
        .I3(Q[0]),
        .I4(\dp_ipsr_7to2_reg[6] [2]),
        .I5(\HRDATA[4]_i_5_n_0 ),
        .O(\HRDATA[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \HRDATA[4]_i_4 
       (.I0(\HRDATA_reg[29]_0 ),
        .I1(i_haddr_q[6]),
        .I2(i_haddr_q[5]),
        .I3(i_haddr_q[7]),
        .I4(i_haddr_q[9]),
        .O(\HRDATA[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \HRDATA[4]_i_5 
       (.I0(i_haddr_q[10]),
        .I1(i_haddr_q[8]),
        .I2(i_haddr_q[11]),
        .O(\HRDATA[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h08A00800)) 
    \HRDATA[5]_i_2 
       (.I0(\HRDATA[21]_i_2_n_0 ),
        .I1(\tck_reload_reg[23] [5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tck_count_reg[23]_0 [5]),
        .O(\HRDATA_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAEFAAEAAAAAAAAAA)) 
    \HRDATA[6]_i_1 
       (.I0(\HRDATA[6]_i_2_n_0 ),
        .I1(\tck_count_reg[23]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\tck_reload_reg[23] [6]),
        .I5(\HRDATA[21]_i_2_n_0 ),
        .O(nxt_o_hrdata[6]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \HRDATA[6]_i_2 
       (.I0(irq_lvl[0]),
        .I1(\HRDATA_reg[29]_0 ),
        .I2(i_haddr_q[6]),
        .I3(i_haddr_q[8]),
        .I4(Q[0]),
        .I5(\i_irq_lvl[1]_i_3_n_0 ),
        .O(\HRDATA[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2C200000)) 
    \HRDATA[7]_i_1 
       (.I0(\tck_count_reg[23]_0 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\tck_reload_reg[23] [7]),
        .I4(\HRDATA[21]_i_2_n_0 ),
        .I5(\HRDATA[7]_i_2_n_0 ),
        .O(nxt_o_hrdata[7]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \HRDATA[7]_i_2 
       (.I0(irq_lvl[1]),
        .I1(\HRDATA_reg[29]_0 ),
        .I2(i_haddr_q[6]),
        .I3(i_haddr_q[8]),
        .I4(Q[0]),
        .I5(\i_irq_lvl[1]_i_3_n_0 ),
        .O(\HRDATA[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08A00800)) 
    \HRDATA[8]_i_1 
       (.I0(\HRDATA[21]_i_2_n_0 ),
        .I1(\tck_reload_reg[23] [8]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tck_count_reg[23]_0 [8]),
        .O(nxt_o_hrdata[8]));
  LUT6 #(
    .INIT(64'hAEFAAEAAAAAAAAAA)) 
    \HRDATA[9]_i_1 
       (.I0(\HRDATA[9]_i_2_n_0 ),
        .I1(\tck_count_reg[23]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\tck_reload_reg[23] [9]),
        .I5(\HRDATA[21]_i_2_n_0 ),
        .O(nxt_o_hrdata[9]));
  LUT6 #(
    .INIT(64'h0000000002000002)) 
    \HRDATA[9]_i_2 
       (.I0(\HRDATA_reg[24]_0 ),
        .I1(Q[1]),
        .I2(i_haddr_q[6]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\HRDATA[24]_i_2_n_0 ),
        .O(\HRDATA[9]_i_2_n_0 ));
  FDCE \HRDATA_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_3),
        .D(nxt_o_hrdata[0]),
        .Q(HRDATAsysppb[0]));
  FDCE \HRDATA_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[10]),
        .Q(HRDATAsysppb[10]));
  FDCE \HRDATA_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[11]),
        .Q(HRDATAsysppb[11]));
  FDCE \HRDATA_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[12]),
        .Q(HRDATAsysppb[12]));
  FDCE \HRDATA_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[13]),
        .Q(HRDATAsysppb[13]));
  FDCE \HRDATA_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[14]),
        .Q(HRDATAsysppb[14]));
  FDCE \HRDATA_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[15]),
        .Q(HRDATAsysppb[15]));
  FDCE \HRDATA_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[16]),
        .Q(HRDATAsysppb[16]));
  FDCE \HRDATA_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[17]),
        .Q(HRDATAsysppb[17]));
  FDCE \HRDATA_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[18]),
        .Q(HRDATAsysppb[18]));
  FDCE \HRDATA_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[19]),
        .Q(HRDATAsysppb[19]));
  FDCE \HRDATA_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_3),
        .D(nxt_o_hrdata[1]),
        .Q(HRDATAsysppb[1]));
  FDCE \HRDATA_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[20]),
        .Q(HRDATAsysppb[20]));
  FDCE \HRDATA_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[21]),
        .Q(HRDATAsysppb[21]));
  FDCE \HRDATA_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[22]),
        .Q(HRDATAsysppb[22]));
  FDCE \HRDATA_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[23]),
        .Q(HRDATAsysppb[23]));
  FDCE \HRDATA_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[24]),
        .Q(HRDATAsysppb[24]));
  FDCE \HRDATA_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[26]),
        .Q(HRDATAsysppb[26]));
  FDCE \HRDATA_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[28]),
        .Q(HRDATAsysppb[28]));
  FDCE \HRDATA_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[29]),
        .Q(HRDATAsysppb[29]));
  FDCE \HRDATA_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_3),
        .D(\dp_ipsr_7to2_reg[7]_0 [0]),
        .Q(HRDATAsysppb[2]));
  FDCE \HRDATA_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[30]),
        .Q(HRDATAsysppb[30]));
  FDCE \HRDATA_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[31]),
        .Q(HRDATAsysppb[31]));
  FDCE \HRDATA_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_3),
        .D(nxt_o_hrdata[3]),
        .Q(HRDATAsysppb[3]));
  FDCE \HRDATA_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[4]),
        .Q(HRDATAsysppb[4]));
  FDCE \HRDATA_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\dp_ipsr_7to2_reg[7]_0 [1]),
        .Q(HRDATAsysppb[5]));
  FDCE \HRDATA_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[6]),
        .Q(HRDATAsysppb[6]));
  FDCE \HRDATA_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[7]),
        .Q(HRDATAsysppb[7]));
  FDCE \HRDATA_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[8]),
        .Q(HRDATAsysppb[8]));
  FDCE \HRDATA_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_o_hrdata[9]),
        .Q(HRDATAsysppb[9]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SYSRESETREQ_i_7
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(SYSRESETREQ_reg_0));
  FDCE SYSRESETREQ_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_2),
        .D(SYSRESETREQ_reg_1),
        .Q(SYSRESETREQ));
  LUT5 #(
    .INIT(32'hEECDFFCD)) 
    biu_commit_reg_i_7
       (.I0(O[1]),
        .I1(not_itcm_au0),
        .I2(en_itcm_core[0]),
        .I3(O[0]),
        .I4(en_itcm_core[1]),
        .O(biu_commit_au2__0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[0]_i_1 
       (.I0(HRDATAsysppb[0]),
        .I1(dsel_ppb),
        .I2(HRDATA[0]),
        .O(\biu_rdata_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[10]_i_1 
       (.I0(HRDATAsysppb[10]),
        .I1(dsel_ppb),
        .I2(HRDATA[10]),
        .O(\biu_rdata_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[11]_i_1 
       (.I0(HRDATAsysppb[11]),
        .I1(dsel_ppb),
        .I2(HRDATA[11]),
        .O(\biu_rdata_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[12]_i_1 
       (.I0(HRDATAsysppb[12]),
        .I1(dsel_ppb),
        .I2(HRDATA[12]),
        .O(\biu_rdata_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[13]_i_1 
       (.I0(HRDATAsysppb[13]),
        .I1(dsel_ppb),
        .I2(HRDATA[13]),
        .O(\biu_rdata_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[14]_i_1 
       (.I0(HRDATAsysppb[14]),
        .I1(dsel_ppb),
        .I2(HRDATA[14]),
        .O(\biu_rdata_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[15]_i_1 
       (.I0(HRDATAsysppb[15]),
        .I1(dsel_ppb),
        .I2(HRDATA[15]),
        .O(\biu_rdata_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[16]_i_1 
       (.I0(HRDATAsysppb[16]),
        .I1(dsel_ppb),
        .I2(HRDATA[16]),
        .O(\biu_rdata_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[17]_i_1 
       (.I0(HRDATAsysppb[17]),
        .I1(dsel_ppb),
        .I2(HRDATA[17]),
        .O(\biu_rdata_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[18]_i_1 
       (.I0(HRDATAsysppb[18]),
        .I1(dsel_ppb),
        .I2(HRDATA[18]),
        .O(\biu_rdata_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[19]_i_1 
       (.I0(HRDATAsysppb[19]),
        .I1(dsel_ppb),
        .I2(HRDATA[19]),
        .O(\biu_rdata_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[1]_i_1 
       (.I0(HRDATAsysppb[1]),
        .I1(dsel_ppb),
        .I2(HRDATA[1]),
        .O(\biu_rdata_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[20]_i_1 
       (.I0(HRDATAsysppb[20]),
        .I1(dsel_ppb),
        .I2(HRDATA[20]),
        .O(\biu_rdata_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[21]_i_1 
       (.I0(HRDATAsysppb[21]),
        .I1(dsel_ppb),
        .I2(HRDATA[21]),
        .O(\biu_rdata_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[22]_i_1 
       (.I0(HRDATAsysppb[22]),
        .I1(dsel_ppb),
        .I2(HRDATA[22]),
        .O(\biu_rdata_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[23]_i_1 
       (.I0(HRDATAsysppb[23]),
        .I1(dsel_ppb),
        .I2(HRDATA[23]),
        .O(\biu_rdata_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[24]_i_1 
       (.I0(HRDATAsysppb[24]),
        .I1(dsel_ppb),
        .I2(HRDATA[24]),
        .O(\biu_rdata_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[25]_i_1 
       (.I0(HRDATAsysppb[29]),
        .I1(dsel_ppb),
        .I2(HRDATA[25]),
        .O(\biu_rdata_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[26]_i_1 
       (.I0(HRDATAsysppb[26]),
        .I1(dsel_ppb),
        .I2(HRDATA[26]),
        .O(\biu_rdata_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[27]_i_1 
       (.I0(HRDATAsysppb[29]),
        .I1(dsel_ppb),
        .I2(HRDATA[27]),
        .O(\biu_rdata_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[28]_i_1 
       (.I0(HRDATAsysppb[28]),
        .I1(dsel_ppb),
        .I2(HRDATA[28]),
        .O(\biu_rdata_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[29]_i_1 
       (.I0(HRDATAsysppb[29]),
        .I1(dsel_ppb),
        .I2(HRDATA[29]),
        .O(\biu_rdata_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[2]_i_1 
       (.I0(HRDATAsysppb[2]),
        .I1(dsel_ppb),
        .I2(HRDATA[2]),
        .O(\biu_rdata_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[30]_i_1 
       (.I0(HRDATAsysppb[30]),
        .I1(dsel_ppb),
        .I2(HRDATA[30]),
        .O(\biu_rdata_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[31]_i_1 
       (.I0(HRDATAsysppb[31]),
        .I1(dsel_ppb),
        .I2(HRDATA[31]),
        .O(\biu_rdata_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[3]_i_1 
       (.I0(HRDATAsysppb[3]),
        .I1(dsel_ppb),
        .I2(HRDATA[3]),
        .O(\biu_rdata_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[4]_i_1 
       (.I0(HRDATAsysppb[4]),
        .I1(dsel_ppb),
        .I2(HRDATA[4]),
        .O(\biu_rdata_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[5]_i_1 
       (.I0(HRDATAsysppb[5]),
        .I1(dsel_ppb),
        .I2(HRDATA[5]),
        .O(\biu_rdata_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[6]_i_1 
       (.I0(HRDATAsysppb[6]),
        .I1(dsel_ppb),
        .I2(HRDATA[6]),
        .O(\biu_rdata_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[7]_i_1 
       (.I0(HRDATAsysppb[7]),
        .I1(dsel_ppb),
        .I2(HRDATA[7]),
        .O(\biu_rdata_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[8]_i_1 
       (.I0(HRDATAsysppb[8]),
        .I1(dsel_ppb),
        .I2(HRDATA[8]),
        .O(\biu_rdata_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[9]_i_1 
       (.I0(HRDATAsysppb[9]),
        .I1(dsel_ppb),
        .I2(HRDATA[9]),
        .O(\biu_rdata_reg[31] [9]));
  FDRE \cfgitcmen_sync1_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(CFGITCMEN[0]),
        .Q(cfgitcmen_sync1[0]),
        .R(1'b0));
  FDRE \cfgitcmen_sync1_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .D(CFGITCMEN[1]),
        .Q(cfgitcmen_sync1[1]),
        .R(1'b0));
  FDRE \cfgitcmen_sync2_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(cfgitcmen_sync1[0]),
        .Q(\en_itcm_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \cfgitcmen_sync2_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .D(cfgitcmen_sync1[1]),
        .Q(\en_itcm_reg[1]_0 [1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \en_itcm[1]_i_2 
       (.I0(reset_sync),
        .I1(\en_itcm[1]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\en_itcm[1]_i_4_n_0 ),
        .I5(i_haddr_q[11]),
        .O(en_itcm_wr));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \en_itcm[1]_i_3 
       (.I0(Q[2]),
        .I1(i_haddr_q[5]),
        .I2(ahb_wr_en),
        .I3(i_haddr_q[6]),
        .O(\en_itcm[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \en_itcm[1]_i_4 
       (.I0(i_haddr_q[7]),
        .I1(i_haddr_q[9]),
        .I2(i_haddr_q[8]),
        .I3(i_haddr_q[10]),
        .O(\en_itcm[1]_i_4_n_0 ));
  FDCE \en_itcm_core_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(\en_itcm_reg[0]_0 ),
        .Q(en_itcm_core[0]));
  FDCE \en_itcm_core_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(\en_itcm_reg[1]_1 ),
        .Q(en_itcm_core[1]));
  FDRE \en_itcm_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(\cfgitcmen_sync2_reg[0]_0 ),
        .Q(nxt_en_itcm_dbg),
        .R(1'b0));
  FDRE \en_itcm_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .D(\cfgitcmen_sync2_reg[1]_0 ),
        .Q(en_itcm),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \high_irq1[0]_i_1 
       (.I0(p_9_in),
        .I1(i_pend_irq),
        .O(high_irq0));
  LUT3 #(
    .INIT(8'hBF)) 
    \high_lvl1[0]_i_1 
       (.I0(irq_lvl[0]),
        .I1(i_pend_irq),
        .I2(p_9_in),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \high_lvl1[1]_i_1 
       (.I0(irq_lvl[1]),
        .I1(i_pend_irq),
        .I2(p_9_in),
        .O(D[1]));
  FDCE i_ahb_rd_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_ahb_rd_en),
        .Q(\HRDATA_reg[29]_0 ));
  FDCE i_ahb_wr_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_ahb_wr_en),
        .Q(ahb_wr_en));
  FDCE \i_haddr_q_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\haddrcore_reg_reg[11] [8]),
        .Q(i_haddr_q[10]));
  FDCE \i_haddr_q_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\haddrcore_reg_reg[11] [9]),
        .Q(i_haddr_q[11]));
  FDCE \i_haddr_q_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\haddrcore_reg_reg[11] [0]),
        .Q(Q[0]));
  FDCE \i_haddr_q_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\haddrcore_reg_reg[11] [1]),
        .Q(Q[1]));
  FDCE \i_haddr_q_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\haddrcore_reg_reg[11] [2]),
        .Q(Q[2]));
  FDCE \i_haddr_q_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\haddrcore_reg_reg[11] [3]),
        .Q(i_haddr_q[5]));
  FDCE \i_haddr_q_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\haddrcore_reg_reg[11] [4]),
        .Q(i_haddr_q[6]));
  FDCE \i_haddr_q_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\haddrcore_reg_reg[11] [5]),
        .Q(i_haddr_q[7]));
  FDCE \i_haddr_q_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\haddrcore_reg_reg[11] [6]),
        .Q(i_haddr_q[8]));
  FDCE \i_haddr_q_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\haddrcore_reg_reg[11] [7]),
        .Q(i_haddr_q[9]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \i_irq_lvl[1]_i_2 
       (.I0(\i_irq_lvl[1]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(i_haddr_q[8]),
        .I3(i_haddr_q[6]),
        .I4(ahb_wr_en),
        .O(irq_pri_lvl_wr_en));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \i_irq_lvl[1]_i_3 
       (.I0(\irq_i_en[0]_i_7_n_0 ),
        .I1(i_haddr_q[5]),
        .I2(Q[2]),
        .I3(i_haddr_q[10]),
        .I4(Q[1]),
        .I5(i_haddr_q[11]),
        .O(\i_irq_lvl[1]_i_3_n_0 ));
  FDCE \i_irq_lvl_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[6] ),
        .Q(irq_lvl[0]));
  FDCE \i_irq_lvl_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[7] ),
        .Q(irq_lvl[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFD000D0D0)) 
    \i_pend_state[4]_i_1 
       (.I0(\HWDATA_reg[26] [2]),
        .I1(\i_pend_state_reg[4]_1 ),
        .I2(\i_pend_state_reg[4]_0 [4]),
        .I3(\dp_ipsr_7to2_reg[4] ),
        .I4(nvic_excpt_taken),
        .I5(\i_pend_state[4]_i_4_n_0 ),
        .O(nxt_pend_state[4]));
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \i_pend_state[4]_i_2 
       (.I0(Q[0]),
        .I1(i_haddr_q[6]),
        .I2(Q[1]),
        .I3(\i_pend_state[4]_i_5_n_0 ),
        .I4(ahb_wr_en),
        .O(\i_pend_state_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \i_pend_state[4]_i_4 
       (.I0(tck_to_zero),
        .I1(p_6_in[1]),
        .I2(\en_itcm[1]_i_3_n_0 ),
        .I3(\i_pend_state_reg[4]_2 ),
        .I4(\HWDATA_reg[26] [3]),
        .I5(\HRDATA_reg[24]_0 ),
        .O(\i_pend_state[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \i_pend_state[4]_i_5 
       (.I0(i_haddr_q[10]),
        .I1(i_haddr_q[8]),
        .I2(i_haddr_q[11]),
        .I3(\irq_i_en[0]_i_7_n_0 ),
        .I4(i_haddr_q[5]),
        .I5(Q[2]),
        .O(\i_pend_state[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_pend_state[4]_i_7 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\i_pend_state_reg[4]_2 ));
  LUT6 #(
    .INIT(64'hEEEEFEEEFEFEFEFE)) 
    \i_pend_state[5]_i_1 
       (.I0(\i_pend_state[5]_i_2_n_0 ),
        .I1(\i_pend_state[5]_i_3_n_0 ),
        .I2(IRQ),
        .I3(nvic_excpt_ret_taken),
        .I4(\dp_ipsr_7to2_reg[7] ),
        .I5(int_prev),
        .O(nxt_pend_state[5]));
  LUT6 #(
    .INIT(64'hEF00EFEF00000000)) 
    \i_pend_state[5]_i_2 
       (.I0(IRQ),
        .I1(\i_pend_state[5]_i_5_n_0 ),
        .I2(\irq_i_en[0]_i_2_n_0 ),
        .I3(\dp_ipsr_7to2_reg[7] ),
        .I4(nvic_excpt_taken),
        .I5(i_pend_irq),
        .O(\i_pend_state[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \i_pend_state[5]_i_3 
       (.I0(\irq_i_en[0]_i_5_n_0 ),
        .I1(i_haddr_q[11]),
        .I2(i_haddr_q[10]),
        .I3(i_haddr_q[7]),
        .I4(Q[0]),
        .I5(\i_pend_state[5]_i_5_n_0 ),
        .O(\i_pend_state[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \i_pend_state[5]_i_5 
       (.I0(Q[1]),
        .I1(i_haddr_q[9]),
        .I2(i_haddr_q[8]),
        .O(\i_pend_state[5]_i_5_n_0 ));
  FDCE \i_pend_state_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[27] [0]),
        .Q(\i_pend_state_reg[4]_0 [0]));
  FDCE \i_pend_state_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[27] [1]),
        .Q(\i_pend_state_reg[4]_0 [1]));
  FDCE \i_pend_state_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[27] [2]),
        .Q(\i_pend_state_reg[4]_0 [2]));
  FDCE \i_pend_state_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[27] [3]),
        .Q(\i_pend_state_reg[4]_0 [3]));
  FDCE \i_pend_state_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_pend_state[4]),
        .Q(\i_pend_state_reg[4]_0 [4]));
  FDCE \i_pend_state_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_pend_state[5]),
        .Q(i_pend_irq));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \i_psv_lvl[1]_i_1 
       (.I0(\HRDATA_reg[24]_0 ),
        .I1(Q[1]),
        .I2(\i_psv_lvl[1]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(ahb_wr_en),
        .I5(i_haddr_q[6]),
        .O(\i_psv_lvl_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_psv_lvl[1]_i_2 
       (.I0(Q[2]),
        .I1(i_haddr_q[5]),
        .O(\i_psv_lvl[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \i_svc_lvl[1]_i_2 
       (.I0(i_haddr_q[5]),
        .I1(i_haddr_q[6]),
        .I2(Q[1]),
        .I3(ahb_wr_en),
        .O(\i_svc_lvl_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDF0000)) 
    \irq_i_en[0]_i_1 
       (.I0(\irq_i_en[0]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(i_haddr_q[8]),
        .I3(i_haddr_q[9]),
        .I4(p_9_in),
        .I5(\irq_i_en[0]_i_3_n_0 ),
        .O(nxt_irq_i_en));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \irq_i_en[0]_i_2 
       (.I0(Q[2]),
        .I1(ahb_wr_en),
        .I2(i_haddr_q[11]),
        .I3(\irq_i_en[0]_i_4_n_0 ),
        .O(\irq_i_en[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \irq_i_en[0]_i_3 
       (.I0(\irq_i_en[0]_i_5_n_0 ),
        .I1(i_haddr_q[10]),
        .I2(Q[0]),
        .I3(\irq_i_en[0]_i_6_n_0 ),
        .I4(i_haddr_q[8]),
        .I5(\irq_i_en[0]_i_7_n_0 ),
        .O(\irq_i_en[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \irq_i_en[0]_i_4 
       (.I0(i_haddr_q[10]),
        .I1(Q[0]),
        .I2(\HWDATA_reg[26] [0]),
        .I3(i_haddr_q[7]),
        .I4(i_haddr_q[6]),
        .I5(i_haddr_q[5]),
        .O(\irq_i_en[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \irq_i_en[0]_i_5 
       (.I0(\HWDATA_reg[26] [0]),
        .I1(i_haddr_q[6]),
        .I2(ahb_wr_en),
        .I3(i_haddr_q[5]),
        .I4(Q[2]),
        .O(\irq_i_en[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \irq_i_en[0]_i_6 
       (.I0(Q[1]),
        .I1(i_haddr_q[11]),
        .O(\irq_i_en[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \irq_i_en[0]_i_7 
       (.I0(i_haddr_q[9]),
        .I1(i_haddr_q[7]),
        .O(\irq_i_en[0]_i_7_n_0 ));
  FDCE \irq_i_en_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(nxt_irq_i_en),
        .Q(p_9_in));
  FDCE \irq_prev_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(IRQ),
        .Q(int_prev));
  LUT6 #(
    .INIT(64'hFEFEFEFFFFFFFEFF)) 
    itcm_sel_i_2
       (.I0(O[2]),
        .I1(O[3]),
        .I2(O[1]),
        .I3(en_itcm_core[0]),
        .I4(O[0]),
        .I5(en_itcm_core[1]),
        .O(itcm_sel_reg));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \latched_excpt_num[0]_i_1 
       (.I0(\i_pend_state_reg[4]_0 [0]),
        .I1(\pend_lvl_num_reg[4] [0]),
        .I2(\i_pend_state_reg[1]_0 ),
        .O(\latched_excpt_num_reg[0] ));
  FDCE nmi_prev_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(NMI),
        .Q(\i_pend_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hFF454545)) 
    \pend_lvl_num[0]_i_2 
       (.I0(\i_pend_state_reg[4]_0 [2]),
        .I1(\i_svc_lvl_reg[1] ),
        .I2(nvic_excpt_svc_valid),
        .I3(\i_svc_lvl_reg[1]_0 ),
        .I4(\pend_lvl_tree[1]_i_2_n_0 ),
        .O(\pend_lvl_num_reg[0] ));
  LUT3 #(
    .INIT(8'h6F)) 
    \pend_lvl_num[0]_i_3 
       (.I0(nxt_pend_lvl_tree),
        .I1(\i_tck_lvl_reg[1] [1]),
        .I2(\i_pend_state_reg[4]_0 [4]),
        .O(\pend_lvl_num_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h000000BA00BA00BA)) 
    \pend_lvl_tree[0]_i_5 
       (.I0(\i_pend_state_reg[4]_0 [2]),
        .I1(\i_svc_lvl_reg[1] ),
        .I2(nvic_excpt_svc_valid),
        .I3(svc_lvl_0),
        .I4(\pend_lvl_tree[1]_i_2_n_0 ),
        .I5(\i_svc_lvl_reg[1]_0 ),
        .O(\pend_lvl_tree_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h0000FF45)) 
    \pend_lvl_tree[1]_i_1 
       (.I0(\i_pend_state_reg[4]_0 [2]),
        .I1(\i_svc_lvl_reg[1] ),
        .I2(nvic_excpt_svc_valid),
        .I3(\i_svc_lvl_reg[1]_0 ),
        .I4(\pend_lvl_tree[1]_i_2_n_0 ),
        .O(nxt_pend_lvl_tree));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \pend_lvl_tree[1]_i_2 
       (.I0(\i_pend_state_reg[4]_0 [4]),
        .I1(\i_tck_lvl_reg[1] [1]),
        .I2(en_pend2),
        .I3(\high_lvl2_reg[1] ),
        .I4(\i_psv_lvl_reg[1]_0 [1]),
        .I5(\i_pend_state_reg[4]_0 [3]),
        .O(\pend_lvl_tree[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBA)) 
    pend_tree_i_1
       (.I0(\i_pend_state_reg[4]_0 [2]),
        .I1(\i_svc_lvl_reg[1] ),
        .I2(nvic_excpt_svc_valid),
        .I3(\i_pend_state_reg[4]_0 [4]),
        .I4(en_pend2),
        .I5(\i_pend_state_reg[4]_0 [3]),
        .O(nxt_pend_tree));
  FDPE reset_sync_reg
       (.C(HCLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(SYSRESETn_0),
        .Q(reset_sync));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF1D)) 
    tck_cnt_flag_i_3
       (.I0(\HRDATA_reg[29]_0 ),
        .I1(Q[1]),
        .I2(ahb_wr_en),
        .I3(i_haddr_q[10]),
        .I4(i_haddr_q[11]),
        .I5(i_haddr_q[8]),
        .O(tck_cnt_flag_reg_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    tck_cnt_flag_i_4
       (.I0(i_haddr_q[7]),
        .I1(i_haddr_q[6]),
        .I2(i_haddr_q[9]),
        .I3(i_haddr_q[5]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(tck_cnt_flag_reg));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \tck_count[23]_i_3 
       (.I0(i_haddr_q[11]),
        .I1(\en_itcm[1]_i_4_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\i_svc_lvl_reg[0] ),
        .O(\tck_count_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \tck_count[23]_i_5 
       (.I0(\en_itcm[1]_i_4_n_0 ),
        .I1(\i_svc_lvl_reg[0] ),
        .I2(Q[0]),
        .I3(i_haddr_q[11]),
        .I4(Q[2]),
        .O(\tck_count_reg[23] ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tck_en_i_1
       (.I0(\HWDATA_reg[26] [0]),
        .I1(\u_ahb_os/tck_ctrl_en ),
        .I2(p_6_in[0]),
        .O(tck_en_reg));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    tck_en_i_2
       (.I0(\tck_reload[23]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(ahb_wr_en),
        .I3(i_haddr_q[6]),
        .I4(Q[1]),
        .I5(i_haddr_q[11]),
        .O(\u_ahb_os/tck_ctrl_en ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tck_int_en_i_1
       (.I0(\HWDATA_reg[26] [1]),
        .I1(\u_ahb_os/tck_ctrl_en ),
        .I2(p_6_in[1]),
        .O(tck_int_en_reg));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \tck_reload[23]_i_1 
       (.I0(\tck_reload[23]_i_2_n_0 ),
        .I1(i_haddr_q[11]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(i_haddr_q[6]),
        .I5(ahb_wr_en),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \tck_reload[23]_i_2 
       (.I0(i_haddr_q[10]),
        .I1(i_haddr_q[8]),
        .I2(i_haddr_q[9]),
        .I3(i_haddr_q[7]),
        .I4(Q[2]),
        .I5(i_haddr_q[5]),
        .O(\tck_reload[23]_i_2_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_nvic_ahb_os
   (p_6_in,
    Q,
    \tck_count_reg[23]_0 ,
    \HRDATA_reg[14] ,
    tck_to_zero,
    D,
    svc_lvl_0,
    \r_int_actv_lvl_reg[1] ,
    \HRDATA_reg[23] ,
    \pend_lvl_num_reg[4] ,
    \pend_lvl_tree_reg[0] ,
    \pend_lvl_tree_reg[0]_0 ,
    \i_svc_lvl_reg[1]_0 ,
    \HRDATA_reg[16] ,
    \HWDATA_reg[0] ,
    HCLK,
    SYSRESETn,
    \HWDATA_reg[1] ,
    SYSRESETn_0,
    \i_haddr_q_reg[2] ,
    \i_haddr_q_reg[4] ,
    \i_haddr_q_reg[11] ,
    \dp_ipsr_7to2_reg[4] ,
    \dp_ipsr_7to2_reg[4]_0 ,
    \dp_ipsr_7to2_reg[7] ,
    \dp_ipsr_7to2_reg[7]_0 ,
    irq_lvl,
    \i_pend_state_reg[2] ,
    \i_tck_lvl_reg[1]_0 ,
    \high_lvl2_reg[0] ,
    en_pend2,
    \high_lvl2_reg[1] ,
    \i_pend_state_reg[2]_0 ,
    \i_pend_state_reg[4] ,
    \high_lvl2_reg[1]_0 ,
    nxt_pend_lvl_tree,
    nvic_excpt_svc_valid,
    \i_svc_lvl_reg[1]_1 ,
    E,
    \HWDATA_reg[31] ,
    SYSRESETn_1,
    \i_haddr_q_reg[10] ,
    \i_haddr_q_reg[5] ,
    \i_haddr_q_reg[3] ,
    SYSRESETn_2,
    i_ahb_rd_en_reg,
    \i_haddr_q_reg[7] );
  output [1:0]p_6_in;
  output [21:0]Q;
  output [21:0]\tck_count_reg[23]_0 ;
  output \HRDATA_reg[14] ;
  output tck_to_zero;
  output [0:0]D;
  output [0:0]svc_lvl_0;
  output [1:0]\r_int_actv_lvl_reg[1] ;
  output [1:0]\HRDATA_reg[23] ;
  output [3:0]\pend_lvl_num_reg[4] ;
  output \pend_lvl_tree_reg[0] ;
  output [0:0]\pend_lvl_tree_reg[0]_0 ;
  output \i_svc_lvl_reg[1]_0 ;
  output \HRDATA_reg[16] ;
  input \HWDATA_reg[0] ;
  input HCLK;
  input SYSRESETn;
  input \HWDATA_reg[1] ;
  input SYSRESETn_0;
  input \i_haddr_q_reg[2] ;
  input [2:0]\i_haddr_q_reg[4] ;
  input \i_haddr_q_reg[11] ;
  input \dp_ipsr_7to2_reg[4] ;
  input \dp_ipsr_7to2_reg[4]_0 ;
  input \dp_ipsr_7to2_reg[7] ;
  input \dp_ipsr_7to2_reg[7]_0 ;
  input [0:0]irq_lvl;
  input \i_pend_state_reg[2] ;
  input \i_tck_lvl_reg[1]_0 ;
  input \high_lvl2_reg[0] ;
  input [0:0]en_pend2;
  input \high_lvl2_reg[1] ;
  input \i_pend_state_reg[2]_0 ;
  input [2:0]\i_pend_state_reg[4] ;
  input \high_lvl2_reg[1]_0 ;
  input [0:0]nxt_pend_lvl_tree;
  input nvic_excpt_svc_valid;
  input \i_svc_lvl_reg[1]_1 ;
  input [0:0]E;
  input [25:0]\HWDATA_reg[31] ;
  input SYSRESETn_1;
  input \i_haddr_q_reg[10] ;
  input \i_haddr_q_reg[5] ;
  input [0:0]\i_haddr_q_reg[3] ;
  input SYSRESETn_2;
  input i_ahb_rd_en_reg;
  input \i_haddr_q_reg[7] ;

  wire [0:0]D;
  wire [0:0]E;
  wire HCLK;
  wire \HRDATA_reg[14] ;
  wire \HRDATA_reg[16] ;
  wire [1:0]\HRDATA_reg[23] ;
  wire \HWDATA_reg[0] ;
  wire \HWDATA_reg[1] ;
  wire [25:0]\HWDATA_reg[31] ;
  wire [21:0]Q;
  wire SYSRESETn;
  wire SYSRESETn_0;
  wire SYSRESETn_1;
  wire SYSRESETn_2;
  wire \dp_ipsr_7to2_reg[4] ;
  wire \dp_ipsr_7to2_reg[4]_0 ;
  wire \dp_ipsr_7to2_reg[7] ;
  wire \dp_ipsr_7to2_reg[7]_0 ;
  wire [0:0]en_pend2;
  wire \high_lvl2_reg[0] ;
  wire \high_lvl2_reg[1] ;
  wire \high_lvl2_reg[1]_0 ;
  wire i_ahb_rd_en_reg;
  wire \i_haddr_q_reg[10] ;
  wire \i_haddr_q_reg[11] ;
  wire \i_haddr_q_reg[2] ;
  wire [0:0]\i_haddr_q_reg[3] ;
  wire [2:0]\i_haddr_q_reg[4] ;
  wire \i_haddr_q_reg[5] ;
  wire \i_haddr_q_reg[7] ;
  wire \i_pend_state_reg[2] ;
  wire \i_pend_state_reg[2]_0 ;
  wire [2:0]\i_pend_state_reg[4] ;
  wire \i_svc_lvl[0]_i_1_n_0 ;
  wire \i_svc_lvl[1]_i_1_n_0 ;
  wire \i_svc_lvl_reg[1]_0 ;
  wire \i_svc_lvl_reg[1]_1 ;
  wire \i_tck_lvl_reg[1]_0 ;
  wire [0:0]irq_lvl;
  wire nvic_excpt_svc_valid;
  wire [0:0]nxt_pend_lvl_tree;
  wire [23:0]nxt_tck_count;
  wire [23:1]nxt_tck_count1;
  wire nxt_tck_count1_carry__0_i_1_n_0;
  wire nxt_tck_count1_carry__0_i_2_n_0;
  wire nxt_tck_count1_carry__0_i_3_n_0;
  wire nxt_tck_count1_carry__0_i_4_n_0;
  wire nxt_tck_count1_carry__0_n_0;
  wire nxt_tck_count1_carry__0_n_1;
  wire nxt_tck_count1_carry__0_n_2;
  wire nxt_tck_count1_carry__0_n_3;
  wire nxt_tck_count1_carry__1_i_1_n_0;
  wire nxt_tck_count1_carry__1_i_2_n_0;
  wire nxt_tck_count1_carry__1_i_3_n_0;
  wire nxt_tck_count1_carry__1_i_4_n_0;
  wire nxt_tck_count1_carry__1_n_0;
  wire nxt_tck_count1_carry__1_n_1;
  wire nxt_tck_count1_carry__1_n_2;
  wire nxt_tck_count1_carry__1_n_3;
  wire nxt_tck_count1_carry__2_i_1_n_0;
  wire nxt_tck_count1_carry__2_i_2_n_0;
  wire nxt_tck_count1_carry__2_i_3_n_0;
  wire nxt_tck_count1_carry__2_i_4_n_0;
  wire nxt_tck_count1_carry__2_n_0;
  wire nxt_tck_count1_carry__2_n_1;
  wire nxt_tck_count1_carry__2_n_2;
  wire nxt_tck_count1_carry__2_n_3;
  wire nxt_tck_count1_carry__3_i_1_n_0;
  wire nxt_tck_count1_carry__3_i_2_n_0;
  wire nxt_tck_count1_carry__3_i_3_n_0;
  wire nxt_tck_count1_carry__3_i_4_n_0;
  wire nxt_tck_count1_carry__3_n_0;
  wire nxt_tck_count1_carry__3_n_1;
  wire nxt_tck_count1_carry__3_n_2;
  wire nxt_tck_count1_carry__3_n_3;
  wire nxt_tck_count1_carry__4_i_1_n_0;
  wire nxt_tck_count1_carry__4_i_2_n_0;
  wire nxt_tck_count1_carry__4_i_3_n_0;
  wire nxt_tck_count1_carry__4_n_2;
  wire nxt_tck_count1_carry__4_n_3;
  wire nxt_tck_count1_carry_i_1_n_0;
  wire nxt_tck_count1_carry_i_2_n_0;
  wire nxt_tck_count1_carry_i_3_n_0;
  wire nxt_tck_count1_carry_i_4_n_0;
  wire nxt_tck_count1_carry_n_0;
  wire nxt_tck_count1_carry_n_1;
  wire nxt_tck_count1_carry_n_2;
  wire nxt_tck_count1_carry_n_3;
  wire [1:0]p_6_in;
  wire \pend_lvl_num[0]_i_5_n_0 ;
  wire \pend_lvl_num[4]_i_2_n_0 ;
  wire \pend_lvl_num[4]_i_3_n_0 ;
  wire \pend_lvl_num[4]_i_4_n_0 ;
  wire [3:0]\pend_lvl_num_reg[4] ;
  wire \pend_lvl_tree[0]_i_2_n_0 ;
  wire \pend_lvl_tree[0]_i_6_n_0 ;
  wire \pend_lvl_tree_reg[0] ;
  wire [0:0]\pend_lvl_tree_reg[0]_0 ;
  wire \r_int_actv_lvl[0]_i_2_n_0 ;
  wire [1:0]\r_int_actv_lvl_reg[1] ;
  wire [0:0]svc_lvl_0;
  wire tck_cnt_flag;
  wire tck_cnt_flag_i_1_n_0;
  wire \tck_count[23]_i_10_n_0 ;
  wire \tck_count[23]_i_4_n_0 ;
  wire \tck_count[23]_i_6_n_0 ;
  wire \tck_count[23]_i_7_n_0 ;
  wire \tck_count[23]_i_8_n_0 ;
  wire \tck_count[23]_i_9_n_0 ;
  wire tck_count_en;
  wire [21:0]\tck_count_reg[23]_0 ;
  wire \tck_count_reg_n_0_[14] ;
  wire \tck_count_reg_n_0_[16] ;
  wire [16:14]tck_reload;
  wire tck_to_zero;
  wire [3:2]NLW_nxt_tck_count1_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_nxt_tck_count1_carry__4_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hD3DF)) 
    \HRDATA[14]_i_3 
       (.I0(\tck_count_reg_n_0_[14] ),
        .I1(\i_haddr_q_reg[4] [0]),
        .I2(\i_haddr_q_reg[4] [1]),
        .I3(tck_reload[14]),
        .O(\HRDATA_reg[14] ));
  LUT5 #(
    .INIT(32'hCCFF4747)) 
    \HRDATA[16]_i_3 
       (.I0(tck_reload[16]),
        .I1(\i_haddr_q_reg[4] [0]),
        .I2(tck_cnt_flag),
        .I3(\tck_count_reg_n_0_[16] ),
        .I4(\i_haddr_q_reg[4] [1]),
        .O(\HRDATA_reg[16] ));
  FDCE \i_psv_lvl_reg[0] 
       (.C(HCLK),
        .CE(\i_haddr_q_reg[3] ),
        .CLR(SYSRESETn_0),
        .D(\HWDATA_reg[31] [22]),
        .Q(\HRDATA_reg[23] [0]));
  FDCE \i_psv_lvl_reg[1] 
       (.C(HCLK),
        .CE(\i_haddr_q_reg[3] ),
        .CLR(SYSRESETn_0),
        .D(\HWDATA_reg[31] [23]),
        .Q(\HRDATA_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \i_svc_lvl[0]_i_1 
       (.I0(\HWDATA_reg[31] [24]),
        .I1(\i_haddr_q_reg[10] ),
        .I2(\i_haddr_q_reg[4] [0]),
        .I3(\i_haddr_q_reg[4] [2]),
        .I4(\i_haddr_q_reg[5] ),
        .I5(svc_lvl_0),
        .O(\i_svc_lvl[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \i_svc_lvl[1]_i_1 
       (.I0(\HWDATA_reg[31] [25]),
        .I1(\i_haddr_q_reg[10] ),
        .I2(\i_haddr_q_reg[4] [0]),
        .I3(\i_haddr_q_reg[4] [2]),
        .I4(\i_haddr_q_reg[5] ),
        .I5(\i_svc_lvl_reg[1]_0 ),
        .O(\i_svc_lvl[1]_i_1_n_0 ));
  FDCE \i_svc_lvl_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(\i_svc_lvl[0]_i_1_n_0 ),
        .Q(svc_lvl_0));
  FDCE \i_svc_lvl_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(\i_svc_lvl[1]_i_1_n_0 ),
        .Q(\i_svc_lvl_reg[1]_0 ));
  FDCE \i_tck_lvl_reg[0] 
       (.C(HCLK),
        .CE(\i_haddr_q_reg[3] ),
        .CLR(SYSRESETn_2),
        .D(\HWDATA_reg[31] [24]),
        .Q(\r_int_actv_lvl_reg[1] [0]));
  FDCE \i_tck_lvl_reg[1] 
       (.C(HCLK),
        .CE(\i_haddr_q_reg[3] ),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [25]),
        .Q(\r_int_actv_lvl_reg[1] [1]));
  CARRY4 nxt_tck_count1_carry
       (.CI(1'b0),
        .CO({nxt_tck_count1_carry_n_0,nxt_tck_count1_carry_n_1,nxt_tck_count1_carry_n_2,nxt_tck_count1_carry_n_3}),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O(nxt_tck_count1[4:1]),
        .S({nxt_tck_count1_carry_i_1_n_0,nxt_tck_count1_carry_i_2_n_0,nxt_tck_count1_carry_i_3_n_0,nxt_tck_count1_carry_i_4_n_0}));
  CARRY4 nxt_tck_count1_carry__0
       (.CI(nxt_tck_count1_carry_n_0),
        .CO({nxt_tck_count1_carry__0_n_0,nxt_tck_count1_carry__0_n_1,nxt_tck_count1_carry__0_n_2,nxt_tck_count1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O(nxt_tck_count1[8:5]),
        .S({nxt_tck_count1_carry__0_i_1_n_0,nxt_tck_count1_carry__0_i_2_n_0,nxt_tck_count1_carry__0_i_3_n_0,nxt_tck_count1_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__0_i_1
       (.I0(Q[8]),
        .O(nxt_tck_count1_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__0_i_2
       (.I0(Q[7]),
        .O(nxt_tck_count1_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__0_i_3
       (.I0(Q[6]),
        .O(nxt_tck_count1_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__0_i_4
       (.I0(Q[5]),
        .O(nxt_tck_count1_carry__0_i_4_n_0));
  CARRY4 nxt_tck_count1_carry__1
       (.CI(nxt_tck_count1_carry__0_n_0),
        .CO({nxt_tck_count1_carry__1_n_0,nxt_tck_count1_carry__1_n_1,nxt_tck_count1_carry__1_n_2,nxt_tck_count1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O(nxt_tck_count1[12:9]),
        .S({nxt_tck_count1_carry__1_i_1_n_0,nxt_tck_count1_carry__1_i_2_n_0,nxt_tck_count1_carry__1_i_3_n_0,nxt_tck_count1_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__1_i_1
       (.I0(Q[12]),
        .O(nxt_tck_count1_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__1_i_2
       (.I0(Q[11]),
        .O(nxt_tck_count1_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__1_i_3
       (.I0(Q[10]),
        .O(nxt_tck_count1_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__1_i_4
       (.I0(Q[9]),
        .O(nxt_tck_count1_carry__1_i_4_n_0));
  CARRY4 nxt_tck_count1_carry__2
       (.CI(nxt_tck_count1_carry__1_n_0),
        .CO({nxt_tck_count1_carry__2_n_0,nxt_tck_count1_carry__2_n_1,nxt_tck_count1_carry__2_n_2,nxt_tck_count1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\tck_count_reg_n_0_[16] ,Q[14],\tck_count_reg_n_0_[14] ,Q[13]}),
        .O(nxt_tck_count1[16:13]),
        .S({nxt_tck_count1_carry__2_i_1_n_0,nxt_tck_count1_carry__2_i_2_n_0,nxt_tck_count1_carry__2_i_3_n_0,nxt_tck_count1_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__2_i_1
       (.I0(\tck_count_reg_n_0_[16] ),
        .O(nxt_tck_count1_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__2_i_2
       (.I0(Q[14]),
        .O(nxt_tck_count1_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__2_i_3
       (.I0(\tck_count_reg_n_0_[14] ),
        .O(nxt_tck_count1_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__2_i_4
       (.I0(Q[13]),
        .O(nxt_tck_count1_carry__2_i_4_n_0));
  CARRY4 nxt_tck_count1_carry__3
       (.CI(nxt_tck_count1_carry__2_n_0),
        .CO({nxt_tck_count1_carry__3_n_0,nxt_tck_count1_carry__3_n_1,nxt_tck_count1_carry__3_n_2,nxt_tck_count1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[18:15]),
        .O(nxt_tck_count1[20:17]),
        .S({nxt_tck_count1_carry__3_i_1_n_0,nxt_tck_count1_carry__3_i_2_n_0,nxt_tck_count1_carry__3_i_3_n_0,nxt_tck_count1_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__3_i_1
       (.I0(Q[18]),
        .O(nxt_tck_count1_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__3_i_2
       (.I0(Q[17]),
        .O(nxt_tck_count1_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__3_i_3
       (.I0(Q[16]),
        .O(nxt_tck_count1_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__3_i_4
       (.I0(Q[15]),
        .O(nxt_tck_count1_carry__3_i_4_n_0));
  CARRY4 nxt_tck_count1_carry__4
       (.CI(nxt_tck_count1_carry__3_n_0),
        .CO({NLW_nxt_tck_count1_carry__4_CO_UNCONNECTED[3:2],nxt_tck_count1_carry__4_n_2,nxt_tck_count1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[20:19]}),
        .O({NLW_nxt_tck_count1_carry__4_O_UNCONNECTED[3],nxt_tck_count1[23:21]}),
        .S({1'b0,nxt_tck_count1_carry__4_i_1_n_0,nxt_tck_count1_carry__4_i_2_n_0,nxt_tck_count1_carry__4_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__4_i_1
       (.I0(Q[21]),
        .O(nxt_tck_count1_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__4_i_2
       (.I0(Q[20]),
        .O(nxt_tck_count1_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__4_i_3
       (.I0(Q[19]),
        .O(nxt_tck_count1_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry_i_1
       (.I0(Q[4]),
        .O(nxt_tck_count1_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry_i_2
       (.I0(Q[3]),
        .O(nxt_tck_count1_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry_i_3
       (.I0(Q[2]),
        .O(nxt_tck_count1_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry_i_4
       (.I0(Q[1]),
        .O(nxt_tck_count1_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h4F114F1F44114111)) 
    \pend_lvl_num[0]_i_1 
       (.I0(\i_pend_state_reg[2] ),
        .I1(svc_lvl_0),
        .I2(\i_tck_lvl_reg[1]_0 ),
        .I3(\high_lvl2_reg[0] ),
        .I4(\r_int_actv_lvl_reg[1] [0]),
        .I5(\pend_lvl_num[0]_i_5_n_0 ),
        .O(\pend_lvl_num_reg[4] [0]));
  LUT5 #(
    .INIT(32'hAFAF8FAF)) 
    \pend_lvl_num[0]_i_5 
       (.I0(\HRDATA_reg[23] [0]),
        .I1(\i_pend_state_reg[2]_0 ),
        .I2(\pend_lvl_num[4]_i_4_n_0 ),
        .I3(\pend_lvl_tree[0]_i_2_n_0 ),
        .I4(\high_lvl2_reg[1] ),
        .O(\pend_lvl_num[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pend_lvl_num[1]_i_1 
       (.I0(\pend_lvl_num[4]_i_3_n_0 ),
        .I1(\pend_lvl_num[4]_i_2_n_0 ),
        .O(\pend_lvl_num_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \pend_lvl_num[2]_i_1 
       (.I0(\pend_lvl_num[4]_i_3_n_0 ),
        .I1(\pend_lvl_num[4]_i_2_n_0 ),
        .O(\pend_lvl_num_reg[4] [2]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pend_lvl_num[4]_i_1 
       (.I0(en_pend2),
        .I1(\pend_lvl_num[4]_i_2_n_0 ),
        .I2(\pend_lvl_num[4]_i_3_n_0 ),
        .O(\pend_lvl_num_reg[4] [3]));
  LUT6 #(
    .INIT(64'hF0FFC0FFA0AA8088)) 
    \pend_lvl_num[4]_i_2 
       (.I0(\r_int_actv_lvl_reg[1] [0]),
        .I1(\high_lvl2_reg[1] ),
        .I2(\HRDATA_reg[23] [0]),
        .I3(\pend_lvl_num[4]_i_4_n_0 ),
        .I4(\i_pend_state_reg[2]_0 ),
        .I5(\i_tck_lvl_reg[1]_0 ),
        .O(\pend_lvl_num[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000002FF)) 
    \pend_lvl_num[4]_i_3 
       (.I0(\pend_lvl_tree[0]_i_2_n_0 ),
        .I1(\high_lvl2_reg[1] ),
        .I2(\pend_lvl_tree_reg[0] ),
        .I3(svc_lvl_0),
        .I4(\i_pend_state_reg[2] ),
        .O(\pend_lvl_num[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h7050)) 
    \pend_lvl_num[4]_i_4 
       (.I0(\HRDATA_reg[23] [1]),
        .I1(\high_lvl2_reg[1]_0 ),
        .I2(\i_pend_state_reg[4] [1]),
        .I3(\pend_lvl_tree[0]_i_6_n_0 ),
        .O(\pend_lvl_num[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \pend_lvl_tree[0]_i_1 
       (.I0(\pend_lvl_tree[0]_i_2_n_0 ),
        .I1(\high_lvl2_reg[1] ),
        .I2(\pend_lvl_tree_reg[0] ),
        .I3(\i_pend_state_reg[2]_0 ),
        .O(\pend_lvl_tree_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hBFFB)) 
    \pend_lvl_tree[0]_i_2 
       (.I0(\r_int_actv_lvl_reg[1] [0]),
        .I1(\i_pend_state_reg[4] [2]),
        .I2(\r_int_actv_lvl_reg[1] [1]),
        .I3(nxt_pend_lvl_tree),
        .O(\pend_lvl_tree[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h000008CC)) 
    \pend_lvl_tree[0]_i_4 
       (.I0(\pend_lvl_tree[0]_i_6_n_0 ),
        .I1(\i_pend_state_reg[4] [1]),
        .I2(\high_lvl2_reg[1]_0 ),
        .I3(\HRDATA_reg[23] [1]),
        .I4(\HRDATA_reg[23] [0]),
        .O(\pend_lvl_tree_reg[0] ));
  LUT4 #(
    .INIT(16'hAAFB)) 
    \pend_lvl_tree[0]_i_6 
       (.I0(\i_svc_lvl_reg[1]_0 ),
        .I1(nvic_excpt_svc_valid),
        .I2(\i_svc_lvl_reg[1]_1 ),
        .I3(\i_pend_state_reg[4] [0]),
        .O(\pend_lvl_tree[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \r_int_actv_lvl[0]_i_1 
       (.I0(\dp_ipsr_7to2_reg[4] ),
        .I1(svc_lvl_0),
        .I2(\r_int_actv_lvl_reg[1] [0]),
        .I3(\dp_ipsr_7to2_reg[4]_0 ),
        .I4(\r_int_actv_lvl[0]_i_2_n_0 ),
        .O(D));
  LUT4 #(
    .INIT(16'h8F88)) 
    \r_int_actv_lvl[0]_i_2 
       (.I0(\HRDATA_reg[23] [0]),
        .I1(\dp_ipsr_7to2_reg[7] ),
        .I2(\dp_ipsr_7to2_reg[7]_0 ),
        .I3(irq_lvl),
        .O(\r_int_actv_lvl[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEFAA)) 
    tck_cnt_flag_i_1
       (.I0(tck_to_zero),
        .I1(i_ahb_rd_en_reg),
        .I2(\i_haddr_q_reg[7] ),
        .I3(tck_cnt_flag),
        .O(tck_cnt_flag_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    tck_cnt_flag_i_2
       (.I0(\tck_count[23]_i_4_n_0 ),
        .I1(p_6_in[0]),
        .I2(Q[0]),
        .I3(\i_haddr_q_reg[11] ),
        .O(tck_to_zero));
  FDCE tck_cnt_flag_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(tck_cnt_flag_i_1_n_0),
        .Q(tck_cnt_flag));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \tck_count[0]_i_1 
       (.I0(\tck_count[23]_i_4_n_0 ),
        .I1(\tck_count_reg[23]_0 [0]),
        .I2(\i_haddr_q_reg[11] ),
        .I3(Q[0]),
        .O(nxt_tck_count[0]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[10]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [10]),
        .I4(nxt_tck_count1[10]),
        .O(nxt_tck_count[10]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[11]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [11]),
        .I4(nxt_tck_count1[11]),
        .O(nxt_tck_count[11]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[12]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [12]),
        .I4(nxt_tck_count1[12]),
        .O(nxt_tck_count[12]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[13]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [13]),
        .I4(nxt_tck_count1[13]),
        .O(nxt_tck_count[13]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[14]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(tck_reload[14]),
        .I4(nxt_tck_count1[14]),
        .O(nxt_tck_count[14]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[15]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [14]),
        .I4(nxt_tck_count1[15]),
        .O(nxt_tck_count[15]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[16]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(tck_reload[16]),
        .I4(nxt_tck_count1[16]),
        .O(nxt_tck_count[16]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[17]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [15]),
        .I4(nxt_tck_count1[17]),
        .O(nxt_tck_count[17]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[18]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [16]),
        .I4(nxt_tck_count1[18]),
        .O(nxt_tck_count[18]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[19]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [17]),
        .I4(nxt_tck_count1[19]),
        .O(nxt_tck_count[19]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[1]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [1]),
        .I4(nxt_tck_count1[1]),
        .O(nxt_tck_count[1]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[20]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [18]),
        .I4(nxt_tck_count1[20]),
        .O(nxt_tck_count[20]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[21]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [19]),
        .I4(nxt_tck_count1[21]),
        .O(nxt_tck_count[21]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[22]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [20]),
        .I4(nxt_tck_count1[22]),
        .O(nxt_tck_count[22]));
  LUT2 #(
    .INIT(4'hE)) 
    \tck_count[23]_i_1 
       (.I0(p_6_in[0]),
        .I1(\i_haddr_q_reg[11] ),
        .O(tck_count_en));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tck_count[23]_i_10 
       (.I0(Q[8]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[21]),
        .O(\tck_count[23]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[23]_i_2 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [21]),
        .I4(nxt_tck_count1[23]),
        .O(nxt_tck_count[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tck_count[23]_i_4 
       (.I0(\tck_count[23]_i_6_n_0 ),
        .I1(Q[2]),
        .I2(Q[16]),
        .I3(Q[14]),
        .I4(Q[15]),
        .I5(\tck_count[23]_i_7_n_0 ),
        .O(\tck_count[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tck_count[23]_i_6 
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(Q[1]),
        .I3(\tck_count_reg_n_0_[14] ),
        .O(\tck_count[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tck_count[23]_i_7 
       (.I0(\tck_count[23]_i_8_n_0 ),
        .I1(\tck_count[23]_i_9_n_0 ),
        .I2(\tck_count[23]_i_10_n_0 ),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(Q[19]),
        .O(\tck_count[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tck_count[23]_i_8 
       (.I0(Q[5]),
        .I1(\tck_count_reg_n_0_[16] ),
        .I2(Q[6]),
        .I3(Q[20]),
        .O(\tck_count[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tck_count[23]_i_9 
       (.I0(Q[9]),
        .I1(Q[12]),
        .I2(Q[3]),
        .I3(Q[13]),
        .O(\tck_count[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[2]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [2]),
        .I4(nxt_tck_count1[2]),
        .O(nxt_tck_count[2]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[3]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [3]),
        .I4(nxt_tck_count1[3]),
        .O(nxt_tck_count[3]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[4]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [4]),
        .I4(nxt_tck_count1[4]),
        .O(nxt_tck_count[4]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[5]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [5]),
        .I4(nxt_tck_count1[5]),
        .O(nxt_tck_count[5]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[6]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [6]),
        .I4(nxt_tck_count1[6]),
        .O(nxt_tck_count[6]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[7]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [7]),
        .I4(nxt_tck_count1[7]),
        .O(nxt_tck_count[7]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[8]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [8]),
        .I4(nxt_tck_count1[8]),
        .O(nxt_tck_count[8]));
  LUT5 #(
    .INIT(32'hF0E01000)) 
    \tck_count[9]_i_1 
       (.I0(Q[0]),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\i_haddr_q_reg[2] ),
        .I3(\tck_count_reg[23]_0 [9]),
        .I4(nxt_tck_count1[9]),
        .O(nxt_tck_count[9]));
  FDCE \tck_count_reg[0] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[0]),
        .Q(Q[0]));
  FDCE \tck_count_reg[10] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[10]),
        .Q(Q[10]));
  FDCE \tck_count_reg[11] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[11]),
        .Q(Q[11]));
  FDCE \tck_count_reg[12] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[12]),
        .Q(Q[12]));
  FDCE \tck_count_reg[13] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[13]),
        .Q(Q[13]));
  FDCE \tck_count_reg[14] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[14]),
        .Q(\tck_count_reg_n_0_[14] ));
  FDCE \tck_count_reg[15] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[15]),
        .Q(Q[14]));
  FDCE \tck_count_reg[16] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[16]),
        .Q(\tck_count_reg_n_0_[16] ));
  FDCE \tck_count_reg[17] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[17]),
        .Q(Q[15]));
  FDCE \tck_count_reg[18] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[18]),
        .Q(Q[16]));
  FDCE \tck_count_reg[19] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[19]),
        .Q(Q[17]));
  FDCE \tck_count_reg[1] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[1]),
        .Q(Q[1]));
  FDCE \tck_count_reg[20] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[20]),
        .Q(Q[18]));
  FDCE \tck_count_reg[21] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[21]),
        .Q(Q[19]));
  FDCE \tck_count_reg[22] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[22]),
        .Q(Q[20]));
  FDCE \tck_count_reg[23] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[23]),
        .Q(Q[21]));
  FDCE \tck_count_reg[2] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[2]),
        .Q(Q[2]));
  FDCE \tck_count_reg[3] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[3]),
        .Q(Q[3]));
  FDCE \tck_count_reg[4] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[4]),
        .Q(Q[4]));
  FDCE \tck_count_reg[5] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[5]),
        .Q(Q[5]));
  FDCE \tck_count_reg[6] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[6]),
        .Q(Q[6]));
  FDCE \tck_count_reg[7] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[7]),
        .Q(Q[7]));
  FDCE \tck_count_reg[8] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[8]),
        .Q(Q[8]));
  FDCE \tck_count_reg[9] 
       (.C(HCLK),
        .CE(tck_count_en),
        .CLR(SYSRESETn_0),
        .D(nxt_tck_count[9]),
        .Q(Q[9]));
  FDCE tck_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[0] ),
        .Q(p_6_in[0]));
  FDCE tck_int_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(\HWDATA_reg[1] ),
        .Q(p_6_in[1]));
  FDCE \tck_reload_reg[0] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [0]),
        .Q(\tck_count_reg[23]_0 [0]));
  FDCE \tck_reload_reg[10] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [10]),
        .Q(\tck_count_reg[23]_0 [10]));
  FDCE \tck_reload_reg[11] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [11]),
        .Q(\tck_count_reg[23]_0 [11]));
  FDCE \tck_reload_reg[12] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [12]),
        .Q(\tck_count_reg[23]_0 [12]));
  FDCE \tck_reload_reg[13] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [13]),
        .Q(\tck_count_reg[23]_0 [13]));
  FDCE \tck_reload_reg[14] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [14]),
        .Q(tck_reload[14]));
  FDCE \tck_reload_reg[15] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [15]),
        .Q(\tck_count_reg[23]_0 [14]));
  FDCE \tck_reload_reg[16] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn_1),
        .D(\HWDATA_reg[31] [16]),
        .Q(tck_reload[16]));
  FDCE \tck_reload_reg[17] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [17]),
        .Q(\tck_count_reg[23]_0 [15]));
  FDCE \tck_reload_reg[18] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [18]),
        .Q(\tck_count_reg[23]_0 [16]));
  FDCE \tck_reload_reg[19] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [19]),
        .Q(\tck_count_reg[23]_0 [17]));
  FDCE \tck_reload_reg[1] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [1]),
        .Q(\tck_count_reg[23]_0 [1]));
  FDCE \tck_reload_reg[20] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [20]),
        .Q(\tck_count_reg[23]_0 [18]));
  FDCE \tck_reload_reg[21] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [21]),
        .Q(\tck_count_reg[23]_0 [19]));
  FDCE \tck_reload_reg[22] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [22]),
        .Q(\tck_count_reg[23]_0 [20]));
  FDCE \tck_reload_reg[23] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [23]),
        .Q(\tck_count_reg[23]_0 [21]));
  FDCE \tck_reload_reg[2] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [2]),
        .Q(\tck_count_reg[23]_0 [2]));
  FDCE \tck_reload_reg[3] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [3]),
        .Q(\tck_count_reg[23]_0 [3]));
  FDCE \tck_reload_reg[4] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [4]),
        .Q(\tck_count_reg[23]_0 [4]));
  FDCE \tck_reload_reg[5] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [5]),
        .Q(\tck_count_reg[23]_0 [5]));
  FDCE \tck_reload_reg[6] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [6]),
        .Q(\tck_count_reg[23]_0 [6]));
  FDCE \tck_reload_reg[7] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [7]),
        .Q(\tck_count_reg[23]_0 [7]));
  FDCE \tck_reload_reg[8] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [8]),
        .Q(\tck_count_reg[23]_0 [8]));
  FDCE \tck_reload_reg[9] 
       (.C(HCLK),
        .CE(E),
        .CLR(SYSRESETn),
        .D(\HWDATA_reg[31] [9]),
        .Q(\tck_count_reg[23]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_nvic_main
   (lockup_pend_reg_0,
    lockup_pend_reg_1,
    nvic_excpt_pend,
    \latched_excpt_num_reg[4] ,
    \HRDATA_reg[12] ,
    pend_tree_reg,
    \HRDATA_reg[13] ,
    mcode_req__3,
    int_actv,
    HCLK,
    SYSRESETn,
    hdf_actv,
    SYSRESETn_0,
    nmi_actv,
    SYSRESETn_1,
    biu_wfault,
    instr_faulted,
    int_fault_ex,
    \i_pend_state_reg[1] ,
    i_nvic_excpt_svc_valid_reg,
    locked_up_reg,
    nvic_primask,
    pend_tree,
    \i_svc_lvl_reg[1] ,
    svc_lvl_0,
    Q,
    micro_code_de,
    excpt_ret_de,
    D);
  output lockup_pend_reg_0;
  output lockup_pend_reg_1;
  output nvic_excpt_pend;
  output \latched_excpt_num_reg[4] ;
  output \HRDATA_reg[12] ;
  output pend_tree_reg;
  output \HRDATA_reg[13] ;
  output mcode_req__3;
  input int_actv;
  input HCLK;
  input SYSRESETn;
  input hdf_actv;
  input SYSRESETn_0;
  input nmi_actv;
  input SYSRESETn_1;
  input biu_wfault;
  input instr_faulted;
  input int_fault_ex;
  input [1:0]\i_pend_state_reg[1] ;
  input i_nvic_excpt_svc_valid_reg;
  input locked_up_reg;
  input nvic_primask;
  input pend_tree;
  input [0:0]\i_svc_lvl_reg[1] ;
  input [0:0]svc_lvl_0;
  input [1:0]Q;
  input micro_code_de;
  input excpt_ret_de;
  input [1:0]D;

  wire [1:0]D;
  wire HCLK;
  wire \HRDATA_reg[12] ;
  wire \HRDATA_reg[13] ;
  wire [1:0]Q;
  wire SYSRESETn;
  wire SYSRESETn_0;
  wire SYSRESETn_1;
  wire biu_wfault;
  wire excpt_ret_de;
  wire hdf_actv;
  wire i_nvic_excpt_svc_valid_reg;
  wire \i_pend_state[2]_i_4_n_0 ;
  wire [1:0]\i_pend_state_reg[1] ;
  wire [0:0]\i_svc_lvl_reg[1] ;
  wire instr_faulted;
  wire int_actv;
  wire int_fault_ex;
  wire \latched_excpt_num[4]_i_3_n_0 ;
  wire \latched_excpt_num[4]_i_4_n_0 ;
  wire \latched_excpt_num[4]_i_5_n_0 ;
  wire \latched_excpt_num_reg[4] ;
  wire locked_up_reg;
  wire lockup_pend;
  wire lockup_pend_reg_0;
  wire lockup_pend_reg_1;
  wire mcode_req__3;
  wire micro_code_de;
  wire nmi_actv;
  wire nvic_excpt_pend;
  wire nvic_primask;
  wire nxt_lockup_pend;
  wire pend_tree;
  wire pend_tree_reg;
  wire r_int_actv;
  wire [1:0]r_int_actv_lvl;
  wire [0:0]svc_lvl_0;

  LUT6 #(
    .INIT(64'h5454545454545455)) 
    \HRDATA[12]_i_2 
       (.I0(\i_pend_state_reg[1] [1]),
        .I1(lockup_pend_reg_0),
        .I2(lockup_pend_reg_1),
        .I3(int_fault_ex),
        .I4(instr_faulted),
        .I5(biu_wfault),
        .O(\HRDATA_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \HRDATA[16]_i_4 
       (.I0(lockup_pend_reg_0),
        .I1(lockup_pend_reg_1),
        .O(\HRDATA_reg[13] ));
  LUT4 #(
    .INIT(16'hFF0B)) 
    \excpt_state[0]_i_3 
       (.I0(nvic_excpt_pend),
        .I1(\latched_excpt_num_reg[4] ),
        .I2(micro_code_de),
        .I3(excpt_ret_de),
        .O(mcode_req__3));
  LUT6 #(
    .INIT(64'h0101010101010155)) 
    \excpt_state[4]_i_2 
       (.I0(lockup_pend),
        .I1(lockup_pend_reg_0),
        .I2(lockup_pend_reg_1),
        .I3(int_fault_ex),
        .I4(instr_faulted),
        .I5(biu_wfault),
        .O(\latched_excpt_num_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B020B0)) 
    \i_pend_state[2]_i_2 
       (.I0(\i_svc_lvl_reg[1] ),
        .I1(r_int_actv_lvl[1]),
        .I2(r_int_actv),
        .I3(r_int_actv_lvl[0]),
        .I4(svc_lvl_0),
        .I5(\i_pend_state[2]_i_4_n_0 ),
        .O(pend_tree_reg));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \i_pend_state[2]_i_4 
       (.I0(nvic_primask),
        .I1(lockup_pend_reg_1),
        .I2(lockup_pend_reg_0),
        .O(\i_pend_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \latched_excpt_num[4]_i_1 
       (.I0(\latched_excpt_num_reg[4] ),
        .I1(lockup_pend_reg_1),
        .I2(\i_pend_state_reg[1] [0]),
        .I3(\latched_excpt_num[4]_i_3_n_0 ),
        .I4(\latched_excpt_num[4]_i_4_n_0 ),
        .I5(\latched_excpt_num[4]_i_5_n_0 ),
        .O(nvic_excpt_pend));
  LUT6 #(
    .INIT(64'h000000FF000000FE)) 
    \latched_excpt_num[4]_i_3 
       (.I0(biu_wfault),
        .I1(instr_faulted),
        .I2(int_fault_ex),
        .I3(lockup_pend_reg_1),
        .I4(lockup_pend_reg_0),
        .I5(\i_pend_state_reg[1] [1]),
        .O(\latched_excpt_num[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB0F000B0)) 
    \latched_excpt_num[4]_i_4 
       (.I0(Q[0]),
        .I1(r_int_actv_lvl[0]),
        .I2(r_int_actv),
        .I3(r_int_actv_lvl[1]),
        .I4(Q[1]),
        .O(\latched_excpt_num[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \latched_excpt_num[4]_i_5 
       (.I0(lockup_pend_reg_0),
        .I1(lockup_pend_reg_1),
        .I2(nvic_primask),
        .I3(pend_tree),
        .O(\latched_excpt_num[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h0000FF0E)) 
    lockup_pend_i_1
       (.I0(lockup_pend_reg_1),
        .I1(lockup_pend_reg_0),
        .I2(i_nvic_excpt_svc_valid_reg),
        .I3(lockup_pend),
        .I4(locked_up_reg),
        .O(nxt_lockup_pend));
  FDCE lockup_pend_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(nxt_lockup_pend),
        .Q(lockup_pend));
  FDCE r_hdf_actv_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(hdf_actv),
        .Q(lockup_pend_reg_0));
  FDCE \r_int_actv_lvl_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(D[0]),
        .Q(r_int_actv_lvl[0]));
  FDCE \r_int_actv_lvl_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(D[1]),
        .Q(r_int_actv_lvl[1]));
  FDCE r_int_actv_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(int_actv),
        .Q(r_int_actv));
  FDCE r_nmi_actv_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(nmi_actv),
        .Q(lockup_pend_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_nvic_tree
   (en_pend2,
    pend_tree,
    \latched_excpt_num_reg[4] ,
    Q,
    \pend_lvl_num_reg[0]_0 ,
    \pend_lvl_num_reg[0]_1 ,
    \pend_lvl_tree_reg[0]_0 ,
    \pend_lvl_tree_reg[0]_1 ,
    \latched_excpt_num_reg[4]_0 ,
    high_irq0,
    HCLK,
    SYSRESETn,
    nxt_pend_tree,
    SYSRESETn_0,
    \i_pend_state_reg[0] ,
    \i_pend_state_reg[2] ,
    \i_pend_state_reg[3] ,
    nxt_pend_lvl_tree,
    \i_tck_lvl_reg[1] ,
    \i_pend_state_reg[4] ,
    D,
    SYSRESETn_1,
    SYSRESETn_2,
    high_pend2_reg_0);
  output [0:0]en_pend2;
  output pend_tree;
  output [3:0]\latched_excpt_num_reg[4] ;
  output [3:0]Q;
  output \pend_lvl_num_reg[0]_0 ;
  output [0:0]\pend_lvl_num_reg[0]_1 ;
  output \pend_lvl_tree_reg[0]_0 ;
  output \pend_lvl_tree_reg[0]_1 ;
  output [1:0]\latched_excpt_num_reg[4]_0 ;
  input high_irq0;
  input HCLK;
  input SYSRESETn;
  input nxt_pend_tree;
  input SYSRESETn_0;
  input \i_pend_state_reg[0] ;
  input \i_pend_state_reg[2] ;
  input \i_pend_state_reg[3] ;
  input [1:0]nxt_pend_lvl_tree;
  input [0:0]\i_tck_lvl_reg[1] ;
  input [0:0]\i_pend_state_reg[4] ;
  input [1:0]D;
  input SYSRESETn_1;
  input SYSRESETn_2;
  input [3:0]high_pend2_reg_0;

  wire [1:0]D;
  wire HCLK;
  wire [3:0]Q;
  wire SYSRESETn;
  wire SYSRESETn_0;
  wire SYSRESETn_1;
  wire SYSRESETn_2;
  wire [0:0]en_pend2;
  wire high_irq0;
  wire high_irq1;
  wire [1:0]high_lvl1;
  wire [3:0]high_pend2_reg_0;
  wire \i_pend_state_reg[0] ;
  wire \i_pend_state_reg[2] ;
  wire \i_pend_state_reg[3] ;
  wire [0:0]\i_pend_state_reg[4] ;
  wire [0:0]\i_tck_lvl_reg[1] ;
  wire [3:0]\latched_excpt_num_reg[4] ;
  wire [1:0]\latched_excpt_num_reg[4]_0 ;
  wire [6:6]lvl2;
  wire [1:0]nxt_pend_lvl_tree;
  wire nxt_pend_tree;
  wire \pend_lvl_num_reg[0]_0 ;
  wire [0:0]\pend_lvl_num_reg[0]_1 ;
  wire \pend_lvl_tree_reg[0]_0 ;
  wire \pend_lvl_tree_reg[0]_1 ;
  wire pend_tree;

  FDCE \high_irq1_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(high_irq0),
        .Q(high_irq1));
  FDPE \high_lvl1_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(D[0]),
        .PRE(SYSRESETn_1),
        .Q(high_lvl1[0]));
  FDPE \high_lvl1_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .D(D[1]),
        .PRE(SYSRESETn_1),
        .Q(high_lvl1[1]));
  FDPE \high_lvl2_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(high_lvl1[0]),
        .PRE(SYSRESETn_2),
        .Q(lvl2));
  FDPE \high_lvl2_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .D(high_lvl1[1]),
        .PRE(SYSRESETn_2),
        .Q(\pend_lvl_num_reg[0]_1 ));
  FDCE high_pend2_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn),
        .D(high_irq1),
        .Q(en_pend2));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \latched_excpt_num[1]_i_1 
       (.I0(Q[1]),
        .I1(\i_pend_state_reg[0] ),
        .O(\latched_excpt_num_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \latched_excpt_num[2]_i_1 
       (.I0(Q[2]),
        .I1(\i_pend_state_reg[0] ),
        .O(\latched_excpt_num_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \latched_excpt_num[3]_i_1 
       (.I0(Q[1]),
        .I1(\i_pend_state_reg[0] ),
        .O(\latched_excpt_num_reg[4] [2]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \latched_excpt_num[4]_i_2 
       (.I0(Q[3]),
        .I1(\i_pend_state_reg[0] ),
        .O(\latched_excpt_num_reg[4] [3]));
  LUT6 #(
    .INIT(64'h1011111111111011)) 
    \pend_lvl_num[0]_i_4 
       (.I0(\i_pend_state_reg[2] ),
        .I1(\i_pend_state_reg[3] ),
        .I2(lvl2),
        .I3(en_pend2),
        .I4(nxt_pend_lvl_tree[1]),
        .I5(\pend_lvl_num_reg[0]_1 ),
        .O(\pend_lvl_num_reg[0]_0 ));
  FDCE \pend_lvl_num_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(high_pend2_reg_0[0]),
        .Q(Q[0]));
  FDCE \pend_lvl_num_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(high_pend2_reg_0[1]),
        .Q(Q[1]));
  FDCE \pend_lvl_num_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(high_pend2_reg_0[2]),
        .Q(Q[2]));
  FDCE \pend_lvl_num_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_1),
        .D(high_pend2_reg_0[3]),
        .Q(Q[3]));
  LUT4 #(
    .INIT(16'h0090)) 
    \pend_lvl_tree[0]_i_3 
       (.I0(\pend_lvl_num_reg[0]_1 ),
        .I1(nxt_pend_lvl_tree[1]),
        .I2(en_pend2),
        .I3(lvl2),
        .O(\pend_lvl_tree_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \pend_lvl_tree[0]_i_7 
       (.I0(\pend_lvl_num_reg[0]_1 ),
        .I1(en_pend2),
        .I2(\i_tck_lvl_reg[1] ),
        .I3(\i_pend_state_reg[4] ),
        .O(\pend_lvl_tree_reg[0]_1 ));
  FDPE \pend_lvl_tree_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(nxt_pend_lvl_tree[0]),
        .PRE(SYSRESETn_1),
        .Q(\latched_excpt_num_reg[4]_0 [0]));
  FDPE \pend_lvl_tree_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .D(nxt_pend_lvl_tree[1]),
        .PRE(SYSRESETn_1),
        .Q(\latched_excpt_num_reg[4]_0 [1]));
  FDCE pend_tree_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETn_0),
        .D(nxt_pend_tree),
        .Q(pend_tree));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_reg_bank
   (m_invert_ex2_reg,
    b_reg_0,
    D,
    DI,
    v_flag_au_reg,
    pc_read_ex,
    mem_r_data_u,
    \a_term_reg[31] ,
    mem_w_data,
    v_flag_au_reg_0,
    use_imm_ex,
    \imm_ex_reg[1] ,
    \shift_op_reg[1] ,
    c_flag_wf,
    sel_wf_c,
    c_flag_mux,
    use_c_flag_ex,
    force_c_in_ex,
    \shift_op_reg[1]_0 ,
    au_a_use_pc_ex,
    zero_a_ex,
    Q,
    pc_mask1_ex,
    \swz_ctl_ex_reg[1] ,
    ze_half_wb,
    p_1_in__0,
    p_1_in,
    p_0_in1_in,
    p_0_in__0,
    \imm_ex_reg[0] ,
    a_reg_mask0,
    ls_byte_ex,
    ls_half_ex,
    \pc_reg[31] ,
    invert_b_ex_reg,
    update_v_ex,
    v_flag_au,
    E,
    rf_wdata,
    HCLK,
    \wptr_ex_reg[1] ,
    \wptr_ex_reg[3] ,
    \wptr_ex_reg[2] ,
    \wptr_ex_reg[1]_0 ,
    \wptr_ex_reg[3]_0 ,
    \wptr_ex_reg[3]_1 ,
    \wptr_ex_reg[1]_1 ,
    \wptr_ex_reg[1]_2 ,
    \wptr_ex_reg[2]_0 ,
    \wptr_ex_reg[2]_1 ,
    \wptr_ex_reg[1]_3 ,
    \wptr_ex_reg[1]_4 ,
    \wptr_ex_reg[0] ,
    \wptr_ex_reg[1]_5 ,
    \wptr_ex_reg[1]_6 ,
    last_uncond_phase_ex_reg,
    w_enable_ex,
    wptr_ex,
    nxt_rptr_b_ex);
  output m_invert_ex2_reg;
  output [31:0]b_reg_0;
  output [31:0]D;
  output [0:0]DI;
  output [30:0]v_flag_au_reg;
  output [0:0]pc_read_ex;
  output [15:0]mem_r_data_u;
  output [31:0]\a_term_reg[31] ;
  output [7:0]mem_w_data;
  output v_flag_au_reg_0;
  input use_imm_ex;
  input \imm_ex_reg[1] ;
  input \shift_op_reg[1] ;
  input c_flag_wf;
  input sel_wf_c;
  input c_flag_mux;
  input use_c_flag_ex;
  input force_c_in_ex;
  input \shift_op_reg[1]_0 ;
  input au_a_use_pc_ex;
  input zero_a_ex;
  input [30:0]Q;
  input pc_mask1_ex;
  input [1:0]\swz_ctl_ex_reg[1] ;
  input ze_half_wb;
  input [6:0]p_1_in__0;
  input [0:0]p_1_in;
  input [6:0]p_0_in1_in;
  input [0:0]p_0_in__0;
  input [0:0]\imm_ex_reg[0] ;
  input a_reg_mask0;
  input ls_byte_ex;
  input ls_half_ex;
  input [0:0]\pc_reg[31] ;
  input [0:0]invert_b_ex_reg;
  input update_v_ex;
  input v_flag_au;
  input [0:0]E;
  input [31:0]rf_wdata;
  input HCLK;
  input [0:0]\wptr_ex_reg[1] ;
  input [0:0]\wptr_ex_reg[3] ;
  input [0:0]\wptr_ex_reg[2] ;
  input [0:0]\wptr_ex_reg[1]_0 ;
  input [0:0]\wptr_ex_reg[3]_0 ;
  input [0:0]\wptr_ex_reg[3]_1 ;
  input [0:0]\wptr_ex_reg[1]_1 ;
  input [0:0]\wptr_ex_reg[1]_2 ;
  input [0:0]\wptr_ex_reg[2]_0 ;
  input [0:0]\wptr_ex_reg[2]_1 ;
  input [0:0]\wptr_ex_reg[1]_3 ;
  input [0:0]\wptr_ex_reg[1]_4 ;
  input [0:0]\wptr_ex_reg[0] ;
  input [0:0]\wptr_ex_reg[1]_5 ;
  input [0:0]\wptr_ex_reg[1]_6 ;
  input [3:0]last_uncond_phase_ex_reg;
  input w_enable_ex;
  input [3:0]wptr_ex;
  input [3:0]nxt_rptr_b_ex;

  wire [31:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire HCLK;
  wire [30:0]Q;
  wire a_reg_mask0;
  wire \a_term[0]_i_4_n_0 ;
  wire \a_term[0]_i_5_n_0 ;
  wire \a_term[0]_i_6_n_0 ;
  wire \a_term[0]_i_7_n_0 ;
  wire \a_term[10]_i_4_n_0 ;
  wire \a_term[10]_i_5_n_0 ;
  wire \a_term[10]_i_6_n_0 ;
  wire \a_term[10]_i_7_n_0 ;
  wire \a_term[11]_i_4_n_0 ;
  wire \a_term[11]_i_5_n_0 ;
  wire \a_term[11]_i_6_n_0 ;
  wire \a_term[11]_i_7_n_0 ;
  wire \a_term[12]_i_4_n_0 ;
  wire \a_term[12]_i_5_n_0 ;
  wire \a_term[12]_i_6_n_0 ;
  wire \a_term[12]_i_7_n_0 ;
  wire \a_term[13]_i_4_n_0 ;
  wire \a_term[13]_i_5_n_0 ;
  wire \a_term[13]_i_6_n_0 ;
  wire \a_term[13]_i_7_n_0 ;
  wire \a_term[14]_i_4_n_0 ;
  wire \a_term[14]_i_5_n_0 ;
  wire \a_term[14]_i_6_n_0 ;
  wire \a_term[14]_i_7_n_0 ;
  wire \a_term[15]_i_4_n_0 ;
  wire \a_term[15]_i_5_n_0 ;
  wire \a_term[15]_i_6_n_0 ;
  wire \a_term[15]_i_7_n_0 ;
  wire \a_term[16]_i_4_n_0 ;
  wire \a_term[16]_i_5_n_0 ;
  wire \a_term[16]_i_6_n_0 ;
  wire \a_term[16]_i_7_n_0 ;
  wire \a_term[17]_i_4_n_0 ;
  wire \a_term[17]_i_5_n_0 ;
  wire \a_term[17]_i_6_n_0 ;
  wire \a_term[17]_i_7_n_0 ;
  wire \a_term[18]_i_4_n_0 ;
  wire \a_term[18]_i_5_n_0 ;
  wire \a_term[18]_i_6_n_0 ;
  wire \a_term[18]_i_7_n_0 ;
  wire \a_term[19]_i_4_n_0 ;
  wire \a_term[19]_i_5_n_0 ;
  wire \a_term[19]_i_6_n_0 ;
  wire \a_term[19]_i_7_n_0 ;
  wire \a_term[1]_i_4_n_0 ;
  wire \a_term[1]_i_5_n_0 ;
  wire \a_term[1]_i_6_n_0 ;
  wire \a_term[1]_i_7_n_0 ;
  wire \a_term[20]_i_4_n_0 ;
  wire \a_term[20]_i_5_n_0 ;
  wire \a_term[20]_i_6_n_0 ;
  wire \a_term[20]_i_7_n_0 ;
  wire \a_term[21]_i_4_n_0 ;
  wire \a_term[21]_i_5_n_0 ;
  wire \a_term[21]_i_6_n_0 ;
  wire \a_term[21]_i_7_n_0 ;
  wire \a_term[22]_i_4_n_0 ;
  wire \a_term[22]_i_5_n_0 ;
  wire \a_term[22]_i_6_n_0 ;
  wire \a_term[22]_i_7_n_0 ;
  wire \a_term[23]_i_4_n_0 ;
  wire \a_term[23]_i_5_n_0 ;
  wire \a_term[23]_i_6_n_0 ;
  wire \a_term[23]_i_7_n_0 ;
  wire \a_term[24]_i_4_n_0 ;
  wire \a_term[24]_i_5_n_0 ;
  wire \a_term[24]_i_6_n_0 ;
  wire \a_term[24]_i_7_n_0 ;
  wire \a_term[25]_i_4_n_0 ;
  wire \a_term[25]_i_5_n_0 ;
  wire \a_term[25]_i_6_n_0 ;
  wire \a_term[25]_i_7_n_0 ;
  wire \a_term[26]_i_4_n_0 ;
  wire \a_term[26]_i_5_n_0 ;
  wire \a_term[26]_i_6_n_0 ;
  wire \a_term[26]_i_7_n_0 ;
  wire \a_term[27]_i_4_n_0 ;
  wire \a_term[27]_i_5_n_0 ;
  wire \a_term[27]_i_6_n_0 ;
  wire \a_term[27]_i_7_n_0 ;
  wire \a_term[28]_i_4_n_0 ;
  wire \a_term[28]_i_5_n_0 ;
  wire \a_term[28]_i_6_n_0 ;
  wire \a_term[28]_i_7_n_0 ;
  wire \a_term[29]_i_4_n_0 ;
  wire \a_term[29]_i_5_n_0 ;
  wire \a_term[29]_i_6_n_0 ;
  wire \a_term[29]_i_7_n_0 ;
  wire \a_term[2]_i_4_n_0 ;
  wire \a_term[2]_i_5_n_0 ;
  wire \a_term[2]_i_6_n_0 ;
  wire \a_term[2]_i_7_n_0 ;
  wire \a_term[30]_i_4_n_0 ;
  wire \a_term[30]_i_5_n_0 ;
  wire \a_term[30]_i_6_n_0 ;
  wire \a_term[30]_i_7_n_0 ;
  wire \a_term[31]_i_4_n_0 ;
  wire \a_term[31]_i_5_n_0 ;
  wire \a_term[31]_i_6_n_0 ;
  wire \a_term[31]_i_7_n_0 ;
  wire \a_term[3]_i_4_n_0 ;
  wire \a_term[3]_i_5_n_0 ;
  wire \a_term[3]_i_6_n_0 ;
  wire \a_term[3]_i_7_n_0 ;
  wire \a_term[4]_i_4_n_0 ;
  wire \a_term[4]_i_5_n_0 ;
  wire \a_term[4]_i_6_n_0 ;
  wire \a_term[4]_i_7_n_0 ;
  wire \a_term[5]_i_4_n_0 ;
  wire \a_term[5]_i_5_n_0 ;
  wire \a_term[5]_i_6_n_0 ;
  wire \a_term[5]_i_7_n_0 ;
  wire \a_term[6]_i_4_n_0 ;
  wire \a_term[6]_i_5_n_0 ;
  wire \a_term[6]_i_6_n_0 ;
  wire \a_term[6]_i_7_n_0 ;
  wire \a_term[7]_i_4_n_0 ;
  wire \a_term[7]_i_5_n_0 ;
  wire \a_term[7]_i_6_n_0 ;
  wire \a_term[7]_i_7_n_0 ;
  wire \a_term[8]_i_4_n_0 ;
  wire \a_term[8]_i_5_n_0 ;
  wire \a_term[8]_i_6_n_0 ;
  wire \a_term[8]_i_7_n_0 ;
  wire \a_term[9]_i_4_n_0 ;
  wire \a_term[9]_i_5_n_0 ;
  wire \a_term[9]_i_6_n_0 ;
  wire \a_term[9]_i_7_n_0 ;
  wire \a_term_reg[0]_i_2_n_0 ;
  wire \a_term_reg[0]_i_3_n_0 ;
  wire \a_term_reg[10]_i_2_n_0 ;
  wire \a_term_reg[10]_i_3_n_0 ;
  wire \a_term_reg[11]_i_2_n_0 ;
  wire \a_term_reg[11]_i_3_n_0 ;
  wire \a_term_reg[12]_i_2_n_0 ;
  wire \a_term_reg[12]_i_3_n_0 ;
  wire \a_term_reg[13]_i_2_n_0 ;
  wire \a_term_reg[13]_i_3_n_0 ;
  wire \a_term_reg[14]_i_2_n_0 ;
  wire \a_term_reg[14]_i_3_n_0 ;
  wire \a_term_reg[15]_i_2_n_0 ;
  wire \a_term_reg[15]_i_3_n_0 ;
  wire \a_term_reg[16]_i_2_n_0 ;
  wire \a_term_reg[16]_i_3_n_0 ;
  wire \a_term_reg[17]_i_2_n_0 ;
  wire \a_term_reg[17]_i_3_n_0 ;
  wire \a_term_reg[18]_i_2_n_0 ;
  wire \a_term_reg[18]_i_3_n_0 ;
  wire \a_term_reg[19]_i_2_n_0 ;
  wire \a_term_reg[19]_i_3_n_0 ;
  wire \a_term_reg[1]_i_2_n_0 ;
  wire \a_term_reg[1]_i_3_n_0 ;
  wire \a_term_reg[20]_i_2_n_0 ;
  wire \a_term_reg[20]_i_3_n_0 ;
  wire \a_term_reg[21]_i_2_n_0 ;
  wire \a_term_reg[21]_i_3_n_0 ;
  wire \a_term_reg[22]_i_2_n_0 ;
  wire \a_term_reg[22]_i_3_n_0 ;
  wire \a_term_reg[23]_i_2_n_0 ;
  wire \a_term_reg[23]_i_3_n_0 ;
  wire \a_term_reg[24]_i_2_n_0 ;
  wire \a_term_reg[24]_i_3_n_0 ;
  wire \a_term_reg[25]_i_2_n_0 ;
  wire \a_term_reg[25]_i_3_n_0 ;
  wire \a_term_reg[26]_i_2_n_0 ;
  wire \a_term_reg[26]_i_3_n_0 ;
  wire \a_term_reg[27]_i_2_n_0 ;
  wire \a_term_reg[27]_i_3_n_0 ;
  wire \a_term_reg[28]_i_2_n_0 ;
  wire \a_term_reg[28]_i_3_n_0 ;
  wire \a_term_reg[29]_i_2_n_0 ;
  wire \a_term_reg[29]_i_3_n_0 ;
  wire \a_term_reg[2]_i_2_n_0 ;
  wire \a_term_reg[2]_i_3_n_0 ;
  wire \a_term_reg[30]_i_2_n_0 ;
  wire \a_term_reg[30]_i_3_n_0 ;
  wire [31:0]\a_term_reg[31] ;
  wire \a_term_reg[31]_i_2_n_0 ;
  wire \a_term_reg[31]_i_3_n_0 ;
  wire \a_term_reg[3]_i_2_n_0 ;
  wire \a_term_reg[3]_i_3_n_0 ;
  wire \a_term_reg[4]_i_2_n_0 ;
  wire \a_term_reg[4]_i_3_n_0 ;
  wire \a_term_reg[5]_i_2_n_0 ;
  wire \a_term_reg[5]_i_3_n_0 ;
  wire \a_term_reg[6]_i_2_n_0 ;
  wire \a_term_reg[6]_i_3_n_0 ;
  wire \a_term_reg[7]_i_2_n_0 ;
  wire \a_term_reg[7]_i_3_n_0 ;
  wire \a_term_reg[8]_i_2_n_0 ;
  wire \a_term_reg[8]_i_3_n_0 ;
  wire \a_term_reg[9]_i_2_n_0 ;
  wire \a_term_reg[9]_i_3_n_0 ;
  wire au_a_use_pc_ex;
  wire [31:0]b_reg_0;
  wire c_flag_mux;
  wire c_flag_wf;
  wire force_c_in_ex;
  wire [0:0]\imm_ex_reg[0] ;
  wire \imm_ex_reg[1] ;
  wire [0:0]invert_b_ex_reg;
  wire [3:0]last_uncond_phase_ex_reg;
  wire ls_byte_ex;
  wire ls_half_ex;
  wire m_invert_ex2_reg;
  wire [15:0]mem_r_data_u;
  wire [7:0]mem_w_data;
  wire [3:0]nxt_rptr_b_ex;
  wire [6:0]p_0_in1_in;
  wire [0:0]p_0_in__0;
  wire [0:0]p_1_in;
  wire [6:0]p_1_in__0;
  wire pc_mask1_ex;
  wire [0:0]pc_read_ex;
  wire [0:0]\pc_reg[31] ;
  wire [31:0]\reg_file_a_reg[0]_15 ;
  wire [31:0]\reg_file_a_reg[10]_5 ;
  wire [31:0]\reg_file_a_reg[11]_4 ;
  wire [31:0]\reg_file_a_reg[12]_3 ;
  wire [31:0]\reg_file_a_reg[13]_2 ;
  wire [31:0]\reg_file_a_reg[14]_1 ;
  wire [31:0]\reg_file_a_reg[15]_0 ;
  wire [31:0]\reg_file_a_reg[1]_14 ;
  wire [31:0]\reg_file_a_reg[2]_13 ;
  wire [31:0]\reg_file_a_reg[3]_12 ;
  wire [31:0]\reg_file_a_reg[4]_11 ;
  wire [31:0]\reg_file_a_reg[5]_10 ;
  wire [31:0]\reg_file_a_reg[6]_9 ;
  wire [31:0]\reg_file_a_reg[7]_8 ;
  wire [31:0]\reg_file_a_reg[8]_7 ;
  wire [31:0]\reg_file_a_reg[9]_6 ;
  wire [31:0]rf_wdata;
  wire [31:0]rot0;
  wire [31:0]rot1;
  wire [3:0]rptr_a_ex;
  wire [3:0]rptr_b_ex;
  wire sel_wf_c;
  wire \shift_op_reg[1] ;
  wire \shift_op_reg[1]_0 ;
  wire [1:0]\swz_ctl_ex_reg[1] ;
  wire update_v_ex;
  wire use_c_flag_ex;
  wire use_imm_ex;
  wire v_flag_au;
  wire [30:0]v_flag_au_reg;
  wire v_flag_au_reg_0;
  wire w_enable_ex;
  wire [3:0]wptr_ex;
  wire [0:0]\wptr_ex_reg[0] ;
  wire [0:0]\wptr_ex_reg[1] ;
  wire [0:0]\wptr_ex_reg[1]_0 ;
  wire [0:0]\wptr_ex_reg[1]_1 ;
  wire [0:0]\wptr_ex_reg[1]_2 ;
  wire [0:0]\wptr_ex_reg[1]_3 ;
  wire [0:0]\wptr_ex_reg[1]_4 ;
  wire [0:0]\wptr_ex_reg[1]_5 ;
  wire [0:0]\wptr_ex_reg[1]_6 ;
  wire [0:0]\wptr_ex_reg[2] ;
  wire [0:0]\wptr_ex_reg[2]_0 ;
  wire [0:0]\wptr_ex_reg[2]_1 ;
  wire [0:0]\wptr_ex_reg[3] ;
  wire [0:0]\wptr_ex_reg[3]_0 ;
  wire [0:0]\wptr_ex_reg[3]_1 ;
  wire ze_half_wb;
  wire zero_a_ex;
  wire [1:0]NLW_reg_file_b_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_reg_file_b_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_reg_file_b_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_reg_file_b_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_reg_file_b_reg_0_15_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_reg_file_b_reg_0_15_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_reg_file_b_reg_0_15_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_reg_file_b_reg_0_15_6_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[0]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [0]),
        .I1(\reg_file_a_reg[2]_13 [0]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [0]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [0]),
        .O(\a_term[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[0]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [0]),
        .I1(\reg_file_a_reg[6]_9 [0]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [0]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [0]),
        .O(\a_term[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[0]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [0]),
        .I1(\reg_file_a_reg[10]_5 [0]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [0]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [0]),
        .O(\a_term[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[0]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [0]),
        .I1(\reg_file_a_reg[14]_1 [0]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [0]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [0]),
        .O(\a_term[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[10]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [10]),
        .I1(\reg_file_a_reg[2]_13 [10]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [10]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [10]),
        .O(\a_term[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[10]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [10]),
        .I1(\reg_file_a_reg[6]_9 [10]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [10]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [10]),
        .O(\a_term[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[10]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [10]),
        .I1(\reg_file_a_reg[10]_5 [10]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [10]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [10]),
        .O(\a_term[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[10]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [10]),
        .I1(\reg_file_a_reg[14]_1 [10]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [10]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [10]),
        .O(\a_term[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[11]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [11]),
        .I1(\reg_file_a_reg[2]_13 [11]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [11]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [11]),
        .O(\a_term[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[11]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [11]),
        .I1(\reg_file_a_reg[6]_9 [11]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [11]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [11]),
        .O(\a_term[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[11]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [11]),
        .I1(\reg_file_a_reg[10]_5 [11]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [11]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [11]),
        .O(\a_term[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[11]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [11]),
        .I1(\reg_file_a_reg[14]_1 [11]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [11]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [11]),
        .O(\a_term[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[12]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [12]),
        .I1(\reg_file_a_reg[2]_13 [12]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [12]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [12]),
        .O(\a_term[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[12]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [12]),
        .I1(\reg_file_a_reg[6]_9 [12]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [12]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [12]),
        .O(\a_term[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[12]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [12]),
        .I1(\reg_file_a_reg[10]_5 [12]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [12]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [12]),
        .O(\a_term[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[12]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [12]),
        .I1(\reg_file_a_reg[14]_1 [12]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [12]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [12]),
        .O(\a_term[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[13]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [13]),
        .I1(\reg_file_a_reg[2]_13 [13]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [13]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [13]),
        .O(\a_term[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[13]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [13]),
        .I1(\reg_file_a_reg[6]_9 [13]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [13]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [13]),
        .O(\a_term[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[13]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [13]),
        .I1(\reg_file_a_reg[10]_5 [13]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [13]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [13]),
        .O(\a_term[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[13]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [13]),
        .I1(\reg_file_a_reg[14]_1 [13]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [13]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [13]),
        .O(\a_term[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[14]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [14]),
        .I1(\reg_file_a_reg[2]_13 [14]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [14]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [14]),
        .O(\a_term[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[14]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [14]),
        .I1(\reg_file_a_reg[6]_9 [14]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [14]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [14]),
        .O(\a_term[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[14]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [14]),
        .I1(\reg_file_a_reg[10]_5 [14]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [14]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [14]),
        .O(\a_term[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[14]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [14]),
        .I1(\reg_file_a_reg[14]_1 [14]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [14]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [14]),
        .O(\a_term[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[15]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [15]),
        .I1(\reg_file_a_reg[2]_13 [15]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [15]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [15]),
        .O(\a_term[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[15]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [15]),
        .I1(\reg_file_a_reg[6]_9 [15]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [15]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [15]),
        .O(\a_term[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[15]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [15]),
        .I1(\reg_file_a_reg[10]_5 [15]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [15]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [15]),
        .O(\a_term[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[15]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [15]),
        .I1(\reg_file_a_reg[14]_1 [15]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [15]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [15]),
        .O(\a_term[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[16]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [16]),
        .I1(\reg_file_a_reg[2]_13 [16]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [16]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [16]),
        .O(\a_term[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[16]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [16]),
        .I1(\reg_file_a_reg[6]_9 [16]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [16]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [16]),
        .O(\a_term[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[16]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [16]),
        .I1(\reg_file_a_reg[10]_5 [16]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [16]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [16]),
        .O(\a_term[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[16]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [16]),
        .I1(\reg_file_a_reg[14]_1 [16]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [16]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [16]),
        .O(\a_term[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[17]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [17]),
        .I1(\reg_file_a_reg[2]_13 [17]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [17]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [17]),
        .O(\a_term[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[17]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [17]),
        .I1(\reg_file_a_reg[6]_9 [17]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [17]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [17]),
        .O(\a_term[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[17]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [17]),
        .I1(\reg_file_a_reg[10]_5 [17]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [17]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [17]),
        .O(\a_term[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[17]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [17]),
        .I1(\reg_file_a_reg[14]_1 [17]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [17]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [17]),
        .O(\a_term[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[18]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [18]),
        .I1(\reg_file_a_reg[2]_13 [18]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [18]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [18]),
        .O(\a_term[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[18]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [18]),
        .I1(\reg_file_a_reg[6]_9 [18]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [18]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [18]),
        .O(\a_term[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[18]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [18]),
        .I1(\reg_file_a_reg[10]_5 [18]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [18]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [18]),
        .O(\a_term[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[18]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [18]),
        .I1(\reg_file_a_reg[14]_1 [18]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [18]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [18]),
        .O(\a_term[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[19]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [19]),
        .I1(\reg_file_a_reg[2]_13 [19]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [19]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [19]),
        .O(\a_term[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[19]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [19]),
        .I1(\reg_file_a_reg[6]_9 [19]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [19]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [19]),
        .O(\a_term[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[19]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [19]),
        .I1(\reg_file_a_reg[10]_5 [19]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [19]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [19]),
        .O(\a_term[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[19]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [19]),
        .I1(\reg_file_a_reg[14]_1 [19]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [19]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [19]),
        .O(\a_term[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[1]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [1]),
        .I1(\reg_file_a_reg[2]_13 [1]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [1]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [1]),
        .O(\a_term[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[1]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [1]),
        .I1(\reg_file_a_reg[6]_9 [1]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [1]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [1]),
        .O(\a_term[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[1]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [1]),
        .I1(\reg_file_a_reg[10]_5 [1]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [1]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [1]),
        .O(\a_term[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[1]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [1]),
        .I1(\reg_file_a_reg[14]_1 [1]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [1]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [1]),
        .O(\a_term[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[20]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [20]),
        .I1(\reg_file_a_reg[2]_13 [20]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [20]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [20]),
        .O(\a_term[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[20]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [20]),
        .I1(\reg_file_a_reg[6]_9 [20]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [20]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [20]),
        .O(\a_term[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[20]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [20]),
        .I1(\reg_file_a_reg[10]_5 [20]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [20]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [20]),
        .O(\a_term[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[20]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [20]),
        .I1(\reg_file_a_reg[14]_1 [20]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [20]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [20]),
        .O(\a_term[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[21]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [21]),
        .I1(\reg_file_a_reg[2]_13 [21]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [21]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [21]),
        .O(\a_term[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[21]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [21]),
        .I1(\reg_file_a_reg[6]_9 [21]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [21]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [21]),
        .O(\a_term[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[21]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [21]),
        .I1(\reg_file_a_reg[10]_5 [21]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [21]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [21]),
        .O(\a_term[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[21]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [21]),
        .I1(\reg_file_a_reg[14]_1 [21]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [21]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [21]),
        .O(\a_term[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[22]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [22]),
        .I1(\reg_file_a_reg[2]_13 [22]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [22]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [22]),
        .O(\a_term[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[22]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [22]),
        .I1(\reg_file_a_reg[6]_9 [22]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [22]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [22]),
        .O(\a_term[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[22]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [22]),
        .I1(\reg_file_a_reg[10]_5 [22]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [22]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [22]),
        .O(\a_term[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[22]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [22]),
        .I1(\reg_file_a_reg[14]_1 [22]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [22]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [22]),
        .O(\a_term[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[23]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [23]),
        .I1(\reg_file_a_reg[2]_13 [23]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [23]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [23]),
        .O(\a_term[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[23]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [23]),
        .I1(\reg_file_a_reg[6]_9 [23]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [23]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [23]),
        .O(\a_term[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[23]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [23]),
        .I1(\reg_file_a_reg[10]_5 [23]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [23]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [23]),
        .O(\a_term[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[23]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [23]),
        .I1(\reg_file_a_reg[14]_1 [23]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [23]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [23]),
        .O(\a_term[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[24]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [24]),
        .I1(\reg_file_a_reg[2]_13 [24]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [24]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [24]),
        .O(\a_term[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[24]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [24]),
        .I1(\reg_file_a_reg[6]_9 [24]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [24]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [24]),
        .O(\a_term[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[24]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [24]),
        .I1(\reg_file_a_reg[10]_5 [24]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [24]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [24]),
        .O(\a_term[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[24]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [24]),
        .I1(\reg_file_a_reg[14]_1 [24]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [24]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [24]),
        .O(\a_term[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[25]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [25]),
        .I1(\reg_file_a_reg[2]_13 [25]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [25]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [25]),
        .O(\a_term[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[25]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [25]),
        .I1(\reg_file_a_reg[6]_9 [25]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [25]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [25]),
        .O(\a_term[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[25]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [25]),
        .I1(\reg_file_a_reg[10]_5 [25]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [25]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [25]),
        .O(\a_term[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[25]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [25]),
        .I1(\reg_file_a_reg[14]_1 [25]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [25]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [25]),
        .O(\a_term[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[26]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [26]),
        .I1(\reg_file_a_reg[2]_13 [26]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [26]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [26]),
        .O(\a_term[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[26]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [26]),
        .I1(\reg_file_a_reg[6]_9 [26]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [26]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [26]),
        .O(\a_term[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[26]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [26]),
        .I1(\reg_file_a_reg[10]_5 [26]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [26]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [26]),
        .O(\a_term[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[26]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [26]),
        .I1(\reg_file_a_reg[14]_1 [26]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [26]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [26]),
        .O(\a_term[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[27]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [27]),
        .I1(\reg_file_a_reg[2]_13 [27]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [27]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [27]),
        .O(\a_term[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[27]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [27]),
        .I1(\reg_file_a_reg[6]_9 [27]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [27]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [27]),
        .O(\a_term[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[27]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [27]),
        .I1(\reg_file_a_reg[10]_5 [27]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [27]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [27]),
        .O(\a_term[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[27]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [27]),
        .I1(\reg_file_a_reg[14]_1 [27]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [27]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [27]),
        .O(\a_term[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[28]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [28]),
        .I1(\reg_file_a_reg[2]_13 [28]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [28]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [28]),
        .O(\a_term[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[28]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [28]),
        .I1(\reg_file_a_reg[6]_9 [28]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [28]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [28]),
        .O(\a_term[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[28]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [28]),
        .I1(\reg_file_a_reg[10]_5 [28]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [28]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [28]),
        .O(\a_term[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[28]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [28]),
        .I1(\reg_file_a_reg[14]_1 [28]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [28]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [28]),
        .O(\a_term[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[29]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [29]),
        .I1(\reg_file_a_reg[2]_13 [29]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [29]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [29]),
        .O(\a_term[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[29]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [29]),
        .I1(\reg_file_a_reg[6]_9 [29]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [29]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [29]),
        .O(\a_term[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[29]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [29]),
        .I1(\reg_file_a_reg[10]_5 [29]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [29]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [29]),
        .O(\a_term[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[29]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [29]),
        .I1(\reg_file_a_reg[14]_1 [29]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [29]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [29]),
        .O(\a_term[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[2]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [2]),
        .I1(\reg_file_a_reg[2]_13 [2]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [2]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [2]),
        .O(\a_term[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[2]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [2]),
        .I1(\reg_file_a_reg[6]_9 [2]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [2]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [2]),
        .O(\a_term[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[2]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [2]),
        .I1(\reg_file_a_reg[10]_5 [2]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [2]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [2]),
        .O(\a_term[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[2]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [2]),
        .I1(\reg_file_a_reg[14]_1 [2]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [2]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [2]),
        .O(\a_term[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[30]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [30]),
        .I1(\reg_file_a_reg[2]_13 [30]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [30]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [30]),
        .O(\a_term[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[30]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [30]),
        .I1(\reg_file_a_reg[6]_9 [30]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [30]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [30]),
        .O(\a_term[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[30]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [30]),
        .I1(\reg_file_a_reg[10]_5 [30]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [30]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [30]),
        .O(\a_term[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[30]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [30]),
        .I1(\reg_file_a_reg[14]_1 [30]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [30]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [30]),
        .O(\a_term[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[31]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [31]),
        .I1(\reg_file_a_reg[2]_13 [31]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [31]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [31]),
        .O(\a_term[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[31]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [31]),
        .I1(\reg_file_a_reg[6]_9 [31]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [31]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [31]),
        .O(\a_term[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[31]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [31]),
        .I1(\reg_file_a_reg[10]_5 [31]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [31]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [31]),
        .O(\a_term[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[31]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [31]),
        .I1(\reg_file_a_reg[14]_1 [31]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [31]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [31]),
        .O(\a_term[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[3]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [3]),
        .I1(\reg_file_a_reg[2]_13 [3]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [3]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [3]),
        .O(\a_term[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[3]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [3]),
        .I1(\reg_file_a_reg[6]_9 [3]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [3]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [3]),
        .O(\a_term[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[3]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [3]),
        .I1(\reg_file_a_reg[10]_5 [3]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [3]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [3]),
        .O(\a_term[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[3]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [3]),
        .I1(\reg_file_a_reg[14]_1 [3]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [3]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [3]),
        .O(\a_term[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[4]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [4]),
        .I1(\reg_file_a_reg[2]_13 [4]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [4]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [4]),
        .O(\a_term[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[4]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [4]),
        .I1(\reg_file_a_reg[6]_9 [4]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [4]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [4]),
        .O(\a_term[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[4]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [4]),
        .I1(\reg_file_a_reg[10]_5 [4]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [4]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [4]),
        .O(\a_term[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[4]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [4]),
        .I1(\reg_file_a_reg[14]_1 [4]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [4]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [4]),
        .O(\a_term[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[5]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [5]),
        .I1(\reg_file_a_reg[2]_13 [5]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [5]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [5]),
        .O(\a_term[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[5]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [5]),
        .I1(\reg_file_a_reg[6]_9 [5]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [5]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [5]),
        .O(\a_term[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[5]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [5]),
        .I1(\reg_file_a_reg[10]_5 [5]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [5]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [5]),
        .O(\a_term[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[5]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [5]),
        .I1(\reg_file_a_reg[14]_1 [5]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [5]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [5]),
        .O(\a_term[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[6]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [6]),
        .I1(\reg_file_a_reg[2]_13 [6]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [6]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [6]),
        .O(\a_term[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[6]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [6]),
        .I1(\reg_file_a_reg[6]_9 [6]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [6]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [6]),
        .O(\a_term[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[6]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [6]),
        .I1(\reg_file_a_reg[10]_5 [6]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [6]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [6]),
        .O(\a_term[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[6]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [6]),
        .I1(\reg_file_a_reg[14]_1 [6]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [6]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [6]),
        .O(\a_term[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[7]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [7]),
        .I1(\reg_file_a_reg[2]_13 [7]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [7]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [7]),
        .O(\a_term[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[7]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [7]),
        .I1(\reg_file_a_reg[6]_9 [7]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [7]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [7]),
        .O(\a_term[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[7]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [7]),
        .I1(\reg_file_a_reg[10]_5 [7]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [7]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [7]),
        .O(\a_term[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[7]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [7]),
        .I1(\reg_file_a_reg[14]_1 [7]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [7]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [7]),
        .O(\a_term[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[8]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [8]),
        .I1(\reg_file_a_reg[2]_13 [8]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [8]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [8]),
        .O(\a_term[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[8]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [8]),
        .I1(\reg_file_a_reg[6]_9 [8]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [8]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [8]),
        .O(\a_term[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[8]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [8]),
        .I1(\reg_file_a_reg[10]_5 [8]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [8]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [8]),
        .O(\a_term[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[8]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [8]),
        .I1(\reg_file_a_reg[14]_1 [8]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [8]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [8]),
        .O(\a_term[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[9]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [9]),
        .I1(\reg_file_a_reg[2]_13 [9]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [9]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [9]),
        .O(\a_term[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[9]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [9]),
        .I1(\reg_file_a_reg[6]_9 [9]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [9]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [9]),
        .O(\a_term[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[9]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [9]),
        .I1(\reg_file_a_reg[10]_5 [9]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [9]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [9]),
        .O(\a_term[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[9]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [9]),
        .I1(\reg_file_a_reg[14]_1 [9]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [9]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [9]),
        .O(\a_term[9]_i_7_n_0 ));
  MUXF8 \a_term_reg[0]_i_1 
       (.I0(\a_term_reg[0]_i_2_n_0 ),
        .I1(\a_term_reg[0]_i_3_n_0 ),
        .O(\a_term_reg[31] [0]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[0]_i_2 
       (.I0(\a_term[0]_i_4_n_0 ),
        .I1(\a_term[0]_i_5_n_0 ),
        .O(\a_term_reg[0]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[0]_i_3 
       (.I0(\a_term[0]_i_6_n_0 ),
        .I1(\a_term[0]_i_7_n_0 ),
        .O(\a_term_reg[0]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[10]_i_1 
       (.I0(\a_term_reg[10]_i_2_n_0 ),
        .I1(\a_term_reg[10]_i_3_n_0 ),
        .O(\a_term_reg[31] [10]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[10]_i_2 
       (.I0(\a_term[10]_i_4_n_0 ),
        .I1(\a_term[10]_i_5_n_0 ),
        .O(\a_term_reg[10]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[10]_i_3 
       (.I0(\a_term[10]_i_6_n_0 ),
        .I1(\a_term[10]_i_7_n_0 ),
        .O(\a_term_reg[10]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[11]_i_1 
       (.I0(\a_term_reg[11]_i_2_n_0 ),
        .I1(\a_term_reg[11]_i_3_n_0 ),
        .O(\a_term_reg[31] [11]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[11]_i_2 
       (.I0(\a_term[11]_i_4_n_0 ),
        .I1(\a_term[11]_i_5_n_0 ),
        .O(\a_term_reg[11]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[11]_i_3 
       (.I0(\a_term[11]_i_6_n_0 ),
        .I1(\a_term[11]_i_7_n_0 ),
        .O(\a_term_reg[11]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[12]_i_1 
       (.I0(\a_term_reg[12]_i_2_n_0 ),
        .I1(\a_term_reg[12]_i_3_n_0 ),
        .O(\a_term_reg[31] [12]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[12]_i_2 
       (.I0(\a_term[12]_i_4_n_0 ),
        .I1(\a_term[12]_i_5_n_0 ),
        .O(\a_term_reg[12]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[12]_i_3 
       (.I0(\a_term[12]_i_6_n_0 ),
        .I1(\a_term[12]_i_7_n_0 ),
        .O(\a_term_reg[12]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[13]_i_1 
       (.I0(\a_term_reg[13]_i_2_n_0 ),
        .I1(\a_term_reg[13]_i_3_n_0 ),
        .O(\a_term_reg[31] [13]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[13]_i_2 
       (.I0(\a_term[13]_i_4_n_0 ),
        .I1(\a_term[13]_i_5_n_0 ),
        .O(\a_term_reg[13]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[13]_i_3 
       (.I0(\a_term[13]_i_6_n_0 ),
        .I1(\a_term[13]_i_7_n_0 ),
        .O(\a_term_reg[13]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[14]_i_1 
       (.I0(\a_term_reg[14]_i_2_n_0 ),
        .I1(\a_term_reg[14]_i_3_n_0 ),
        .O(\a_term_reg[31] [14]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[14]_i_2 
       (.I0(\a_term[14]_i_4_n_0 ),
        .I1(\a_term[14]_i_5_n_0 ),
        .O(\a_term_reg[14]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[14]_i_3 
       (.I0(\a_term[14]_i_6_n_0 ),
        .I1(\a_term[14]_i_7_n_0 ),
        .O(\a_term_reg[14]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[15]_i_1 
       (.I0(\a_term_reg[15]_i_2_n_0 ),
        .I1(\a_term_reg[15]_i_3_n_0 ),
        .O(\a_term_reg[31] [15]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[15]_i_2 
       (.I0(\a_term[15]_i_4_n_0 ),
        .I1(\a_term[15]_i_5_n_0 ),
        .O(\a_term_reg[15]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[15]_i_3 
       (.I0(\a_term[15]_i_6_n_0 ),
        .I1(\a_term[15]_i_7_n_0 ),
        .O(\a_term_reg[15]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[16]_i_1 
       (.I0(\a_term_reg[16]_i_2_n_0 ),
        .I1(\a_term_reg[16]_i_3_n_0 ),
        .O(\a_term_reg[31] [16]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[16]_i_2 
       (.I0(\a_term[16]_i_4_n_0 ),
        .I1(\a_term[16]_i_5_n_0 ),
        .O(\a_term_reg[16]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[16]_i_3 
       (.I0(\a_term[16]_i_6_n_0 ),
        .I1(\a_term[16]_i_7_n_0 ),
        .O(\a_term_reg[16]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[17]_i_1 
       (.I0(\a_term_reg[17]_i_2_n_0 ),
        .I1(\a_term_reg[17]_i_3_n_0 ),
        .O(\a_term_reg[31] [17]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[17]_i_2 
       (.I0(\a_term[17]_i_4_n_0 ),
        .I1(\a_term[17]_i_5_n_0 ),
        .O(\a_term_reg[17]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[17]_i_3 
       (.I0(\a_term[17]_i_6_n_0 ),
        .I1(\a_term[17]_i_7_n_0 ),
        .O(\a_term_reg[17]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[18]_i_1 
       (.I0(\a_term_reg[18]_i_2_n_0 ),
        .I1(\a_term_reg[18]_i_3_n_0 ),
        .O(\a_term_reg[31] [18]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[18]_i_2 
       (.I0(\a_term[18]_i_4_n_0 ),
        .I1(\a_term[18]_i_5_n_0 ),
        .O(\a_term_reg[18]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[18]_i_3 
       (.I0(\a_term[18]_i_6_n_0 ),
        .I1(\a_term[18]_i_7_n_0 ),
        .O(\a_term_reg[18]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[19]_i_1 
       (.I0(\a_term_reg[19]_i_2_n_0 ),
        .I1(\a_term_reg[19]_i_3_n_0 ),
        .O(\a_term_reg[31] [19]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[19]_i_2 
       (.I0(\a_term[19]_i_4_n_0 ),
        .I1(\a_term[19]_i_5_n_0 ),
        .O(\a_term_reg[19]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[19]_i_3 
       (.I0(\a_term[19]_i_6_n_0 ),
        .I1(\a_term[19]_i_7_n_0 ),
        .O(\a_term_reg[19]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[1]_i_1 
       (.I0(\a_term_reg[1]_i_2_n_0 ),
        .I1(\a_term_reg[1]_i_3_n_0 ),
        .O(\a_term_reg[31] [1]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[1]_i_2 
       (.I0(\a_term[1]_i_4_n_0 ),
        .I1(\a_term[1]_i_5_n_0 ),
        .O(\a_term_reg[1]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[1]_i_3 
       (.I0(\a_term[1]_i_6_n_0 ),
        .I1(\a_term[1]_i_7_n_0 ),
        .O(\a_term_reg[1]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[20]_i_1 
       (.I0(\a_term_reg[20]_i_2_n_0 ),
        .I1(\a_term_reg[20]_i_3_n_0 ),
        .O(\a_term_reg[31] [20]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[20]_i_2 
       (.I0(\a_term[20]_i_4_n_0 ),
        .I1(\a_term[20]_i_5_n_0 ),
        .O(\a_term_reg[20]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[20]_i_3 
       (.I0(\a_term[20]_i_6_n_0 ),
        .I1(\a_term[20]_i_7_n_0 ),
        .O(\a_term_reg[20]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[21]_i_1 
       (.I0(\a_term_reg[21]_i_2_n_0 ),
        .I1(\a_term_reg[21]_i_3_n_0 ),
        .O(\a_term_reg[31] [21]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[21]_i_2 
       (.I0(\a_term[21]_i_4_n_0 ),
        .I1(\a_term[21]_i_5_n_0 ),
        .O(\a_term_reg[21]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[21]_i_3 
       (.I0(\a_term[21]_i_6_n_0 ),
        .I1(\a_term[21]_i_7_n_0 ),
        .O(\a_term_reg[21]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[22]_i_1 
       (.I0(\a_term_reg[22]_i_2_n_0 ),
        .I1(\a_term_reg[22]_i_3_n_0 ),
        .O(\a_term_reg[31] [22]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[22]_i_2 
       (.I0(\a_term[22]_i_4_n_0 ),
        .I1(\a_term[22]_i_5_n_0 ),
        .O(\a_term_reg[22]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[22]_i_3 
       (.I0(\a_term[22]_i_6_n_0 ),
        .I1(\a_term[22]_i_7_n_0 ),
        .O(\a_term_reg[22]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[23]_i_1 
       (.I0(\a_term_reg[23]_i_2_n_0 ),
        .I1(\a_term_reg[23]_i_3_n_0 ),
        .O(\a_term_reg[31] [23]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[23]_i_2 
       (.I0(\a_term[23]_i_4_n_0 ),
        .I1(\a_term[23]_i_5_n_0 ),
        .O(\a_term_reg[23]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[23]_i_3 
       (.I0(\a_term[23]_i_6_n_0 ),
        .I1(\a_term[23]_i_7_n_0 ),
        .O(\a_term_reg[23]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[24]_i_1 
       (.I0(\a_term_reg[24]_i_2_n_0 ),
        .I1(\a_term_reg[24]_i_3_n_0 ),
        .O(\a_term_reg[31] [24]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[24]_i_2 
       (.I0(\a_term[24]_i_4_n_0 ),
        .I1(\a_term[24]_i_5_n_0 ),
        .O(\a_term_reg[24]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[24]_i_3 
       (.I0(\a_term[24]_i_6_n_0 ),
        .I1(\a_term[24]_i_7_n_0 ),
        .O(\a_term_reg[24]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[25]_i_1 
       (.I0(\a_term_reg[25]_i_2_n_0 ),
        .I1(\a_term_reg[25]_i_3_n_0 ),
        .O(\a_term_reg[31] [25]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[25]_i_2 
       (.I0(\a_term[25]_i_4_n_0 ),
        .I1(\a_term[25]_i_5_n_0 ),
        .O(\a_term_reg[25]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[25]_i_3 
       (.I0(\a_term[25]_i_6_n_0 ),
        .I1(\a_term[25]_i_7_n_0 ),
        .O(\a_term_reg[25]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[26]_i_1 
       (.I0(\a_term_reg[26]_i_2_n_0 ),
        .I1(\a_term_reg[26]_i_3_n_0 ),
        .O(\a_term_reg[31] [26]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[26]_i_2 
       (.I0(\a_term[26]_i_4_n_0 ),
        .I1(\a_term[26]_i_5_n_0 ),
        .O(\a_term_reg[26]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[26]_i_3 
       (.I0(\a_term[26]_i_6_n_0 ),
        .I1(\a_term[26]_i_7_n_0 ),
        .O(\a_term_reg[26]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[27]_i_1 
       (.I0(\a_term_reg[27]_i_2_n_0 ),
        .I1(\a_term_reg[27]_i_3_n_0 ),
        .O(\a_term_reg[31] [27]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[27]_i_2 
       (.I0(\a_term[27]_i_4_n_0 ),
        .I1(\a_term[27]_i_5_n_0 ),
        .O(\a_term_reg[27]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[27]_i_3 
       (.I0(\a_term[27]_i_6_n_0 ),
        .I1(\a_term[27]_i_7_n_0 ),
        .O(\a_term_reg[27]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[28]_i_1 
       (.I0(\a_term_reg[28]_i_2_n_0 ),
        .I1(\a_term_reg[28]_i_3_n_0 ),
        .O(\a_term_reg[31] [28]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[28]_i_2 
       (.I0(\a_term[28]_i_4_n_0 ),
        .I1(\a_term[28]_i_5_n_0 ),
        .O(\a_term_reg[28]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[28]_i_3 
       (.I0(\a_term[28]_i_6_n_0 ),
        .I1(\a_term[28]_i_7_n_0 ),
        .O(\a_term_reg[28]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[29]_i_1 
       (.I0(\a_term_reg[29]_i_2_n_0 ),
        .I1(\a_term_reg[29]_i_3_n_0 ),
        .O(\a_term_reg[31] [29]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[29]_i_2 
       (.I0(\a_term[29]_i_4_n_0 ),
        .I1(\a_term[29]_i_5_n_0 ),
        .O(\a_term_reg[29]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[29]_i_3 
       (.I0(\a_term[29]_i_6_n_0 ),
        .I1(\a_term[29]_i_7_n_0 ),
        .O(\a_term_reg[29]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[2]_i_1 
       (.I0(\a_term_reg[2]_i_2_n_0 ),
        .I1(\a_term_reg[2]_i_3_n_0 ),
        .O(\a_term_reg[31] [2]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[2]_i_2 
       (.I0(\a_term[2]_i_4_n_0 ),
        .I1(\a_term[2]_i_5_n_0 ),
        .O(\a_term_reg[2]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[2]_i_3 
       (.I0(\a_term[2]_i_6_n_0 ),
        .I1(\a_term[2]_i_7_n_0 ),
        .O(\a_term_reg[2]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[30]_i_1 
       (.I0(\a_term_reg[30]_i_2_n_0 ),
        .I1(\a_term_reg[30]_i_3_n_0 ),
        .O(\a_term_reg[31] [30]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[30]_i_2 
       (.I0(\a_term[30]_i_4_n_0 ),
        .I1(\a_term[30]_i_5_n_0 ),
        .O(\a_term_reg[30]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[30]_i_3 
       (.I0(\a_term[30]_i_6_n_0 ),
        .I1(\a_term[30]_i_7_n_0 ),
        .O(\a_term_reg[30]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[31]_i_1 
       (.I0(\a_term_reg[31]_i_2_n_0 ),
        .I1(\a_term_reg[31]_i_3_n_0 ),
        .O(\a_term_reg[31] [31]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[31]_i_2 
       (.I0(\a_term[31]_i_4_n_0 ),
        .I1(\a_term[31]_i_5_n_0 ),
        .O(\a_term_reg[31]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[31]_i_3 
       (.I0(\a_term[31]_i_6_n_0 ),
        .I1(\a_term[31]_i_7_n_0 ),
        .O(\a_term_reg[31]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[3]_i_1 
       (.I0(\a_term_reg[3]_i_2_n_0 ),
        .I1(\a_term_reg[3]_i_3_n_0 ),
        .O(\a_term_reg[31] [3]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[3]_i_2 
       (.I0(\a_term[3]_i_4_n_0 ),
        .I1(\a_term[3]_i_5_n_0 ),
        .O(\a_term_reg[3]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[3]_i_3 
       (.I0(\a_term[3]_i_6_n_0 ),
        .I1(\a_term[3]_i_7_n_0 ),
        .O(\a_term_reg[3]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[4]_i_1 
       (.I0(\a_term_reg[4]_i_2_n_0 ),
        .I1(\a_term_reg[4]_i_3_n_0 ),
        .O(\a_term_reg[31] [4]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[4]_i_2 
       (.I0(\a_term[4]_i_4_n_0 ),
        .I1(\a_term[4]_i_5_n_0 ),
        .O(\a_term_reg[4]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[4]_i_3 
       (.I0(\a_term[4]_i_6_n_0 ),
        .I1(\a_term[4]_i_7_n_0 ),
        .O(\a_term_reg[4]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[5]_i_1 
       (.I0(\a_term_reg[5]_i_2_n_0 ),
        .I1(\a_term_reg[5]_i_3_n_0 ),
        .O(\a_term_reg[31] [5]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[5]_i_2 
       (.I0(\a_term[5]_i_4_n_0 ),
        .I1(\a_term[5]_i_5_n_0 ),
        .O(\a_term_reg[5]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[5]_i_3 
       (.I0(\a_term[5]_i_6_n_0 ),
        .I1(\a_term[5]_i_7_n_0 ),
        .O(\a_term_reg[5]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[6]_i_1 
       (.I0(\a_term_reg[6]_i_2_n_0 ),
        .I1(\a_term_reg[6]_i_3_n_0 ),
        .O(\a_term_reg[31] [6]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[6]_i_2 
       (.I0(\a_term[6]_i_4_n_0 ),
        .I1(\a_term[6]_i_5_n_0 ),
        .O(\a_term_reg[6]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[6]_i_3 
       (.I0(\a_term[6]_i_6_n_0 ),
        .I1(\a_term[6]_i_7_n_0 ),
        .O(\a_term_reg[6]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[7]_i_1 
       (.I0(\a_term_reg[7]_i_2_n_0 ),
        .I1(\a_term_reg[7]_i_3_n_0 ),
        .O(\a_term_reg[31] [7]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[7]_i_2 
       (.I0(\a_term[7]_i_4_n_0 ),
        .I1(\a_term[7]_i_5_n_0 ),
        .O(\a_term_reg[7]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[7]_i_3 
       (.I0(\a_term[7]_i_6_n_0 ),
        .I1(\a_term[7]_i_7_n_0 ),
        .O(\a_term_reg[7]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[8]_i_1 
       (.I0(\a_term_reg[8]_i_2_n_0 ),
        .I1(\a_term_reg[8]_i_3_n_0 ),
        .O(\a_term_reg[31] [8]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[8]_i_2 
       (.I0(\a_term[8]_i_4_n_0 ),
        .I1(\a_term[8]_i_5_n_0 ),
        .O(\a_term_reg[8]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[8]_i_3 
       (.I0(\a_term[8]_i_6_n_0 ),
        .I1(\a_term[8]_i_7_n_0 ),
        .O(\a_term_reg[8]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[9]_i_1 
       (.I0(\a_term_reg[9]_i_2_n_0 ),
        .I1(\a_term_reg[9]_i_3_n_0 ),
        .O(\a_term_reg[31] [9]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[9]_i_2 
       (.I0(\a_term[9]_i_4_n_0 ),
        .I1(\a_term[9]_i_5_n_0 ),
        .O(\a_term_reg[9]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[9]_i_3 
       (.I0(\a_term[9]_i_6_n_0 ),
        .I1(\a_term[9]_i_7_n_0 ),
        .O(\a_term_reg[9]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  LUT5 #(
    .INIT(32'hF0AAF0CC)) 
    \genblk3[1].ram_block_reg_3_0_i_10 
       (.I0(b_reg_0[8]),
        .I1(b_reg_0[24]),
        .I2(b_reg_0[0]),
        .I3(ls_byte_ex),
        .I4(ls_half_ex),
        .O(mem_w_data[0]));
  LUT5 #(
    .INIT(32'hF0AAF0CC)) 
    \genblk3[1].ram_block_reg_3_0_i_6 
       (.I0(b_reg_0[11]),
        .I1(b_reg_0[27]),
        .I2(b_reg_0[3]),
        .I3(ls_byte_ex),
        .I4(ls_half_ex),
        .O(mem_w_data[3]));
  LUT5 #(
    .INIT(32'hF0AAF0CC)) 
    \genblk3[1].ram_block_reg_3_0_i_7 
       (.I0(b_reg_0[10]),
        .I1(b_reg_0[26]),
        .I2(b_reg_0[2]),
        .I3(ls_byte_ex),
        .I4(ls_half_ex),
        .O(mem_w_data[2]));
  LUT5 #(
    .INIT(32'hF0AAF0CC)) 
    \genblk3[1].ram_block_reg_3_0_i_8 
       (.I0(b_reg_0[9]),
        .I1(b_reg_0[25]),
        .I2(b_reg_0[1]),
        .I3(ls_byte_ex),
        .I4(ls_half_ex),
        .O(mem_w_data[1]));
  LUT5 #(
    .INIT(32'hF0AAF0CC)) 
    \genblk3[1].ram_block_reg_3_1_i_11 
       (.I0(b_reg_0[12]),
        .I1(b_reg_0[28]),
        .I2(b_reg_0[4]),
        .I3(ls_byte_ex),
        .I4(ls_half_ex),
        .O(mem_w_data[4]));
  LUT5 #(
    .INIT(32'hF0AAF0CC)) 
    \genblk3[1].ram_block_reg_3_1_i_5 
       (.I0(b_reg_0[15]),
        .I1(b_reg_0[31]),
        .I2(b_reg_0[7]),
        .I3(ls_byte_ex),
        .I4(ls_half_ex),
        .O(mem_w_data[7]));
  LUT5 #(
    .INIT(32'hF0AAF0CC)) 
    \genblk3[1].ram_block_reg_3_1_i_7 
       (.I0(b_reg_0[14]),
        .I1(b_reg_0[30]),
        .I2(b_reg_0[6]),
        .I3(ls_byte_ex),
        .I4(ls_half_ex),
        .O(mem_w_data[6]));
  LUT5 #(
    .INIT(32'hF0AAF0CC)) 
    \genblk3[1].ram_block_reg_3_1_i_9 
       (.I0(b_reg_0[13]),
        .I1(b_reg_0[29]),
        .I2(b_reg_0[5]),
        .I3(ls_byte_ex),
        .I4(ls_half_ex),
        .O(mem_w_data[5]));
  LUT4 #(
    .INIT(16'h00FE)) 
    m_invert_ex2_i_2
       (.I0(b_reg_0[6]),
        .I1(b_reg_0[7]),
        .I2(b_reg_0[5]),
        .I3(use_imm_ex),
        .O(m_invert_ex2_reg));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[11]_i_2 
       (.I0(Q[10]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[11]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[11]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[10]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[11]_i_3 
       (.I0(Q[9]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[10]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[10]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[9]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[11]_i_4 
       (.I0(Q[8]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[9]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[9]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[8]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[11]_i_5 
       (.I0(Q[7]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[8]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[8]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[7]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[15]_i_2 
       (.I0(Q[14]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[15]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[15]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[14]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[15]_i_3 
       (.I0(Q[13]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[14]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[14]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[13]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[15]_i_4 
       (.I0(Q[12]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[13]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[13]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[12]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[15]_i_5 
       (.I0(Q[11]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[12]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[12]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[11]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[19]_i_2 
       (.I0(Q[18]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[19]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[19]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[18]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[19]_i_3 
       (.I0(Q[17]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[18]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[18]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[17]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[19]_i_4 
       (.I0(Q[16]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[17]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[17]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[16]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[19]_i_5 
       (.I0(Q[15]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[16]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[16]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[15]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[23]_i_2 
       (.I0(Q[22]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[23]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[23]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[22]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[23]_i_3 
       (.I0(Q[21]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[22]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[22]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[21]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[23]_i_4 
       (.I0(Q[20]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[21]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[21]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[20]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[23]_i_5 
       (.I0(Q[19]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[20]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[20]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[19]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[27]_i_2 
       (.I0(Q[26]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[27]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[27]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[26]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[27]_i_3 
       (.I0(Q[25]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[26]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[26]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[25]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[27]_i_4 
       (.I0(Q[24]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[25]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[25]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[24]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[27]_i_5 
       (.I0(Q[23]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[24]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[24]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[23]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[31]_i_2 
       (.I0(Q[30]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[31]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[31]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[30]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[31]_i_3 
       (.I0(Q[29]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[30]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[30]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[29]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[31]_i_4 
       (.I0(Q[28]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[29]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[29]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[28]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[31]_i_5 
       (.I0(Q[27]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[28]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[28]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_held_addr[3]_i_12 
       (.I0(Q[0]),
        .I1(pc_mask1_ex),
        .O(pc_read_ex));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[3]_i_3 
       (.I0(Q[2]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[3]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[3]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[3]_i_4 
       (.I0(Q[1]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[2]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[2]_i_3_n_0 ),
        .I5(a_reg_mask0),
        .O(v_flag_au_reg[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[3]_i_5 
       (.I0(pc_read_ex),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[1]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[1]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_held_addr[3]_i_6 
       (.I0(c_flag_wf),
        .I1(sel_wf_c),
        .I2(c_flag_mux),
        .I3(use_c_flag_ex),
        .I4(force_c_in_ex),
        .O(DI));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[7]_i_2 
       (.I0(Q[6]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[7]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[7]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[7]_i_3 
       (.I0(Q[5]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[6]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[6]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[7]_i_4 
       (.I0(Q[4]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[5]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[5]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mem_held_addr[7]_i_5 
       (.I0(Q[3]),
        .I1(au_a_use_pc_ex),
        .I2(\a_term_reg[4]_i_2_n_0 ),
        .I3(rptr_a_ex[3]),
        .I4(\a_term_reg[4]_i_3_n_0 ),
        .I5(zero_a_ex),
        .O(v_flag_au_reg[3]));
  LUT6 #(
    .INIT(64'h00A000A000CF00C0)) 
    \reg_file_a[15][16]_i_2 
       (.I0(\a_term_reg[31] [8]),
        .I1(\a_term_reg[31] [24]),
        .I2(\swz_ctl_ex_reg[1] [0]),
        .I3(ze_half_wb),
        .I4(p_1_in__0[0]),
        .I5(\swz_ctl_ex_reg[1] [1]),
        .O(mem_r_data_u[0]));
  LUT6 #(
    .INIT(64'h00A000A000CF00C0)) 
    \reg_file_a[15][17]_i_2 
       (.I0(\a_term_reg[31] [9]),
        .I1(\a_term_reg[31] [25]),
        .I2(\swz_ctl_ex_reg[1] [0]),
        .I3(ze_half_wb),
        .I4(p_1_in__0[1]),
        .I5(\swz_ctl_ex_reg[1] [1]),
        .O(mem_r_data_u[1]));
  LUT6 #(
    .INIT(64'h00A000A000CF00C0)) 
    \reg_file_a[15][18]_i_2 
       (.I0(\a_term_reg[31] [10]),
        .I1(\a_term_reg[31] [26]),
        .I2(\swz_ctl_ex_reg[1] [0]),
        .I3(ze_half_wb),
        .I4(p_1_in__0[2]),
        .I5(\swz_ctl_ex_reg[1] [1]),
        .O(mem_r_data_u[2]));
  LUT6 #(
    .INIT(64'h00A000A000CF00C0)) 
    \reg_file_a[15][19]_i_2 
       (.I0(\a_term_reg[31] [11]),
        .I1(\a_term_reg[31] [27]),
        .I2(\swz_ctl_ex_reg[1] [0]),
        .I3(ze_half_wb),
        .I4(p_1_in__0[3]),
        .I5(\swz_ctl_ex_reg[1] [1]),
        .O(mem_r_data_u[3]));
  LUT6 #(
    .INIT(64'h00A000A000CF00C0)) 
    \reg_file_a[15][20]_i_2 
       (.I0(\a_term_reg[31] [12]),
        .I1(\a_term_reg[31] [28]),
        .I2(\swz_ctl_ex_reg[1] [0]),
        .I3(ze_half_wb),
        .I4(p_1_in__0[4]),
        .I5(\swz_ctl_ex_reg[1] [1]),
        .O(mem_r_data_u[4]));
  LUT6 #(
    .INIT(64'h00A000A000CF00C0)) 
    \reg_file_a[15][21]_i_2 
       (.I0(\a_term_reg[31] [13]),
        .I1(\a_term_reg[31] [29]),
        .I2(\swz_ctl_ex_reg[1] [0]),
        .I3(ze_half_wb),
        .I4(p_1_in__0[5]),
        .I5(\swz_ctl_ex_reg[1] [1]),
        .O(mem_r_data_u[5]));
  LUT6 #(
    .INIT(64'h00A000A000CF00C0)) 
    \reg_file_a[15][22]_i_2 
       (.I0(\a_term_reg[31] [14]),
        .I1(\a_term_reg[31] [30]),
        .I2(\swz_ctl_ex_reg[1] [0]),
        .I3(ze_half_wb),
        .I4(p_1_in__0[6]),
        .I5(\swz_ctl_ex_reg[1] [1]),
        .O(mem_r_data_u[6]));
  LUT6 #(
    .INIT(64'h00A000A000CF00C0)) 
    \reg_file_a[15][23]_i_2 
       (.I0(\a_term_reg[31] [15]),
        .I1(\a_term_reg[31] [31]),
        .I2(\swz_ctl_ex_reg[1] [0]),
        .I3(ze_half_wb),
        .I4(p_1_in),
        .I5(\swz_ctl_ex_reg[1] [1]),
        .O(mem_r_data_u[7]));
  LUT6 #(
    .INIT(64'h00A000A000CF00C0)) 
    \reg_file_a[15][24]_i_2 
       (.I0(\a_term_reg[31] [0]),
        .I1(\a_term_reg[31] [16]),
        .I2(\swz_ctl_ex_reg[1] [0]),
        .I3(ze_half_wb),
        .I4(p_0_in1_in[0]),
        .I5(\swz_ctl_ex_reg[1] [1]),
        .O(mem_r_data_u[8]));
  LUT6 #(
    .INIT(64'h00A000A000CF00C0)) 
    \reg_file_a[15][25]_i_2 
       (.I0(\a_term_reg[31] [1]),
        .I1(\a_term_reg[31] [17]),
        .I2(\swz_ctl_ex_reg[1] [0]),
        .I3(ze_half_wb),
        .I4(p_0_in1_in[1]),
        .I5(\swz_ctl_ex_reg[1] [1]),
        .O(mem_r_data_u[9]));
  LUT6 #(
    .INIT(64'h00A000A000CF00C0)) 
    \reg_file_a[15][26]_i_2 
       (.I0(\a_term_reg[31] [2]),
        .I1(\a_term_reg[31] [18]),
        .I2(\swz_ctl_ex_reg[1] [0]),
        .I3(ze_half_wb),
        .I4(p_0_in1_in[2]),
        .I5(\swz_ctl_ex_reg[1] [1]),
        .O(mem_r_data_u[10]));
  LUT6 #(
    .INIT(64'h00A000A000CF00C0)) 
    \reg_file_a[15][27]_i_2 
       (.I0(\a_term_reg[31] [3]),
        .I1(\a_term_reg[31] [19]),
        .I2(\swz_ctl_ex_reg[1] [0]),
        .I3(ze_half_wb),
        .I4(p_0_in1_in[3]),
        .I5(\swz_ctl_ex_reg[1] [1]),
        .O(mem_r_data_u[11]));
  LUT6 #(
    .INIT(64'h00A000A000CF00C0)) 
    \reg_file_a[15][28]_i_2 
       (.I0(\a_term_reg[31] [4]),
        .I1(\a_term_reg[31] [20]),
        .I2(\swz_ctl_ex_reg[1] [0]),
        .I3(ze_half_wb),
        .I4(p_0_in1_in[4]),
        .I5(\swz_ctl_ex_reg[1] [1]),
        .O(mem_r_data_u[12]));
  LUT6 #(
    .INIT(64'h00A000A000CF00C0)) 
    \reg_file_a[15][29]_i_2 
       (.I0(\a_term_reg[31] [5]),
        .I1(\a_term_reg[31] [21]),
        .I2(\swz_ctl_ex_reg[1] [0]),
        .I3(ze_half_wb),
        .I4(p_0_in1_in[5]),
        .I5(\swz_ctl_ex_reg[1] [1]),
        .O(mem_r_data_u[13]));
  LUT6 #(
    .INIT(64'h00A000A000CF00C0)) 
    \reg_file_a[15][30]_i_2 
       (.I0(\a_term_reg[31] [6]),
        .I1(\a_term_reg[31] [22]),
        .I2(\swz_ctl_ex_reg[1] [0]),
        .I3(ze_half_wb),
        .I4(p_0_in1_in[6]),
        .I5(\swz_ctl_ex_reg[1] [1]),
        .O(mem_r_data_u[14]));
  LUT6 #(
    .INIT(64'h00A000A000CF00C0)) 
    \reg_file_a[15][31]_i_3 
       (.I0(\a_term_reg[31] [7]),
        .I1(\a_term_reg[31] [23]),
        .I2(\swz_ctl_ex_reg[1] [0]),
        .I3(ze_half_wb),
        .I4(p_0_in__0),
        .I5(\swz_ctl_ex_reg[1] [1]),
        .O(mem_r_data_u[15]));
  FDRE \reg_file_a_reg[0][0] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[0]_15 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][10] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[0]_15 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][11] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[0]_15 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][12] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[0]_15 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][13] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[0]_15 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][14] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[0]_15 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][15] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[0]_15 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][16] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[0]_15 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][17] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[0]_15 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][18] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[0]_15 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][19] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[0]_15 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][1] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[0]_15 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][20] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[0]_15 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][21] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[0]_15 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][22] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[0]_15 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][23] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[0]_15 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][24] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[0]_15 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][25] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[0]_15 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][26] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[0]_15 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][27] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[0]_15 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][28] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[0]_15 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][29] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[0]_15 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][2] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[0]_15 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][30] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[0]_15 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][31] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[0]_15 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][3] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[0]_15 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][4] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[0]_15 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][5] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[0]_15 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][6] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[0]_15 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][7] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[0]_15 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][8] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[0]_15 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][9] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_6 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[0]_15 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][0] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[10]_5 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][10] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[10]_5 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][11] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[10]_5 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][12] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[10]_5 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][13] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[10]_5 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][14] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[10]_5 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][15] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[10]_5 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][16] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[10]_5 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][17] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[10]_5 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][18] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[10]_5 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][19] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[10]_5 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][1] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[10]_5 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][20] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[10]_5 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][21] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[10]_5 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][22] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[10]_5 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][23] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[10]_5 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][24] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[10]_5 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][25] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[10]_5 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][26] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[10]_5 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][27] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[10]_5 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][28] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[10]_5 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][29] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[10]_5 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][2] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[10]_5 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][30] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[10]_5 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][31] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[10]_5 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][3] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[10]_5 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][4] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[10]_5 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][5] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[10]_5 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][6] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[10]_5 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][7] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[10]_5 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][8] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[10]_5 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][9] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_0 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[10]_5 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][0] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[11]_4 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][10] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[11]_4 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][11] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[11]_4 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][12] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[11]_4 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][13] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[11]_4 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][14] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[11]_4 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][15] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[11]_4 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][16] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[11]_4 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][17] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[11]_4 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][18] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[11]_4 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][19] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[11]_4 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][1] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[11]_4 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][20] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[11]_4 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][21] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[11]_4 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][22] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[11]_4 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][23] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[11]_4 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][24] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[11]_4 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][25] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[11]_4 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][26] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[11]_4 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][27] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[11]_4 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][28] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[11]_4 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][29] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[11]_4 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][2] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[11]_4 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][30] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[11]_4 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][31] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[11]_4 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][3] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[11]_4 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][4] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[11]_4 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][5] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[11]_4 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][6] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[11]_4 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][7] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[11]_4 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][8] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[11]_4 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][9] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_0 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[11]_4 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][0] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[12]_3 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][10] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[12]_3 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][11] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[12]_3 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][12] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[12]_3 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][13] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[12]_3 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][14] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[12]_3 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][15] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[12]_3 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][16] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[12]_3 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][17] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[12]_3 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][18] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[12]_3 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][19] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[12]_3 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][1] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[12]_3 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][20] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[12]_3 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][21] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[12]_3 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][22] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[12]_3 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][23] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[12]_3 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][24] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[12]_3 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][25] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[12]_3 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][26] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[12]_3 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][27] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[12]_3 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][28] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[12]_3 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][29] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[12]_3 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][2] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[12]_3 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][30] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[12]_3 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][31] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[12]_3 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][3] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[12]_3 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][4] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[12]_3 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][5] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[12]_3 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][6] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[12]_3 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][7] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[12]_3 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][8] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[12]_3 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][9] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2] ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[12]_3 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][0] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[13]_2 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][10] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[13]_2 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][11] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[13]_2 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][12] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[13]_2 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][13] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[13]_2 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][14] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[13]_2 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][15] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[13]_2 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][16] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[13]_2 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][17] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[13]_2 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][18] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[13]_2 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][19] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[13]_2 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][1] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[13]_2 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][20] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[13]_2 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][21] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[13]_2 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][22] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[13]_2 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][23] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[13]_2 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][24] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[13]_2 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][25] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[13]_2 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][26] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[13]_2 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][27] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[13]_2 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][28] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[13]_2 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][29] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[13]_2 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][2] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[13]_2 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][30] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[13]_2 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][31] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[13]_2 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][3] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[13]_2 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][4] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[13]_2 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][5] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[13]_2 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][6] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[13]_2 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][7] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[13]_2 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][8] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[13]_2 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][9] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3] ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[13]_2 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][0] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[14]_1 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][10] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[14]_1 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][11] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[14]_1 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][12] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[14]_1 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][13] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[14]_1 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][14] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[14]_1 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][15] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[14]_1 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][16] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[14]_1 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][17] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[14]_1 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][18] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[14]_1 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][19] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[14]_1 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][1] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[14]_1 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][20] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[14]_1 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][21] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[14]_1 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][22] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[14]_1 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][23] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[14]_1 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][24] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[14]_1 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][25] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[14]_1 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][26] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[14]_1 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][27] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[14]_1 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][28] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[14]_1 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][29] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[14]_1 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][2] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[14]_1 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][30] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[14]_1 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][31] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[14]_1 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][3] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[14]_1 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][4] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[14]_1 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][5] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[14]_1 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][6] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[14]_1 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][7] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[14]_1 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][8] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[14]_1 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][9] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1] ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[14]_1 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][0] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][10] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][11] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][12] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][13] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][14] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][15] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][16] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[15]_0 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][17] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[15]_0 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][18] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[15]_0 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][19] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[15]_0 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][1] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][20] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[15]_0 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][21] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[15]_0 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][22] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[15]_0 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][23] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[15]_0 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][24] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[15]_0 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][25] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[15]_0 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][26] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[15]_0 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][27] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[15]_0 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][28] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[15]_0 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][29] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[15]_0 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][2] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][30] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[15]_0 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][31] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[15]_0 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][3] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][4] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][5] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][6] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][7] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][8] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][9] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][0] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[1]_14 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][10] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[1]_14 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][11] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[1]_14 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][12] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[1]_14 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][13] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[1]_14 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][14] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[1]_14 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][15] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[1]_14 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][16] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[1]_14 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][17] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[1]_14 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][18] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[1]_14 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][19] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[1]_14 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][1] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[1]_14 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][20] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[1]_14 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][21] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[1]_14 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][22] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[1]_14 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][23] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[1]_14 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][24] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[1]_14 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][25] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[1]_14 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][26] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[1]_14 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][27] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[1]_14 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][28] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[1]_14 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][29] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[1]_14 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][2] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[1]_14 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][30] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[1]_14 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][31] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[1]_14 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][3] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[1]_14 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][4] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[1]_14 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][5] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[1]_14 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][6] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[1]_14 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][7] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[1]_14 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][8] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[1]_14 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][9] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_5 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[1]_14 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][0] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[2]_13 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][10] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[2]_13 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][11] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[2]_13 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][12] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[2]_13 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][13] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[2]_13 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][14] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[2]_13 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][15] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[2]_13 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][16] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[2]_13 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][17] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[2]_13 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][18] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[2]_13 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][19] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[2]_13 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][1] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[2]_13 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][20] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[2]_13 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][21] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[2]_13 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][22] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[2]_13 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][23] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[2]_13 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][24] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[2]_13 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][25] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[2]_13 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][26] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[2]_13 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][27] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[2]_13 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][28] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[2]_13 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][29] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[2]_13 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][2] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[2]_13 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][30] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[2]_13 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][31] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[2]_13 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][3] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[2]_13 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][4] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[2]_13 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][5] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[2]_13 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][6] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[2]_13 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][7] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[2]_13 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][8] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[2]_13 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][9] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[0] ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[2]_13 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][0] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[3]_12 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][10] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[3]_12 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][11] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[3]_12 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][12] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[3]_12 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][13] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[3]_12 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][14] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[3]_12 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][15] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[3]_12 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][16] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[3]_12 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][17] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[3]_12 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][18] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[3]_12 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][19] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[3]_12 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][1] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[3]_12 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][20] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[3]_12 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][21] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[3]_12 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][22] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[3]_12 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][23] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[3]_12 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][24] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[3]_12 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][25] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[3]_12 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][26] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[3]_12 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][27] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[3]_12 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][28] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[3]_12 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][29] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[3]_12 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][2] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[3]_12 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][30] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[3]_12 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][31] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[3]_12 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][3] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[3]_12 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][4] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[3]_12 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][5] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[3]_12 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][6] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[3]_12 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][7] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[3]_12 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][8] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[3]_12 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][9] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_4 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[3]_12 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][0] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[4]_11 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][10] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[4]_11 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][11] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[4]_11 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][12] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[4]_11 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][13] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[4]_11 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][14] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[4]_11 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][15] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[4]_11 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][16] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[4]_11 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][17] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[4]_11 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][18] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[4]_11 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][19] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[4]_11 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][1] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[4]_11 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][20] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[4]_11 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][21] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[4]_11 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][22] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[4]_11 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][23] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[4]_11 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][24] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[4]_11 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][25] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[4]_11 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][26] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[4]_11 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][27] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[4]_11 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][28] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[4]_11 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][29] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[4]_11 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][2] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[4]_11 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][30] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[4]_11 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][31] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[4]_11 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][3] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[4]_11 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][4] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[4]_11 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][5] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[4]_11 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][6] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[4]_11 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][7] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[4]_11 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][8] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[4]_11 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][9] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_3 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[4]_11 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][0] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[5]_10 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][10] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[5]_10 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][11] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[5]_10 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][12] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[5]_10 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][13] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[5]_10 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][14] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[5]_10 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][15] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[5]_10 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][16] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[5]_10 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][17] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[5]_10 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][18] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[5]_10 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][19] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[5]_10 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][1] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[5]_10 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][20] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[5]_10 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][21] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[5]_10 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][22] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[5]_10 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][23] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[5]_10 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][24] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[5]_10 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][25] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[5]_10 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][26] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[5]_10 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][27] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[5]_10 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][28] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[5]_10 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][29] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[5]_10 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][2] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[5]_10 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][30] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[5]_10 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][31] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[5]_10 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][3] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[5]_10 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][4] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[5]_10 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][5] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[5]_10 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][6] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[5]_10 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][7] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[5]_10 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][8] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[5]_10 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][9] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_1 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[5]_10 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][0] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[6]_9 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][10] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[6]_9 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][11] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[6]_9 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][12] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[6]_9 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][13] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[6]_9 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][14] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[6]_9 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][15] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[6]_9 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][16] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[6]_9 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][17] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[6]_9 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][18] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[6]_9 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][19] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[6]_9 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][1] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[6]_9 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][20] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[6]_9 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][21] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[6]_9 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][22] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[6]_9 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][23] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[6]_9 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][24] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[6]_9 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][25] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[6]_9 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][26] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[6]_9 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][27] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[6]_9 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][28] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[6]_9 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][29] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[6]_9 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][2] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[6]_9 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][30] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[6]_9 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][31] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[6]_9 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][3] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[6]_9 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][4] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[6]_9 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][5] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[6]_9 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][6] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[6]_9 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][7] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[6]_9 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][8] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[6]_9 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][9] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[2]_0 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[6]_9 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][0] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[7]_8 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][10] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[7]_8 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][11] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[7]_8 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][12] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[7]_8 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][13] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[7]_8 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][14] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[7]_8 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][15] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[7]_8 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][16] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[7]_8 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][17] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[7]_8 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][18] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[7]_8 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][19] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[7]_8 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][1] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[7]_8 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][20] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[7]_8 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][21] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[7]_8 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][22] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[7]_8 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][23] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[7]_8 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][24] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[7]_8 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][25] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[7]_8 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][26] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[7]_8 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][27] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[7]_8 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][28] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[7]_8 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][29] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[7]_8 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][2] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[7]_8 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][30] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[7]_8 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][31] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[7]_8 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][3] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[7]_8 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][4] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[7]_8 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][5] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[7]_8 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][6] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[7]_8 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][7] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[7]_8 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][8] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[7]_8 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][9] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_2 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[7]_8 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][0] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[8]_7 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][10] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[8]_7 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][11] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[8]_7 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][12] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[8]_7 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][13] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[8]_7 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][14] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[8]_7 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][15] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[8]_7 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][16] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[8]_7 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][17] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[8]_7 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][18] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[8]_7 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][19] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[8]_7 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][1] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[8]_7 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][20] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[8]_7 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][21] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[8]_7 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][22] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[8]_7 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][23] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[8]_7 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][24] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[8]_7 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][25] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[8]_7 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][26] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[8]_7 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][27] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[8]_7 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][28] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[8]_7 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][29] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[8]_7 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][2] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[8]_7 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][30] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[8]_7 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][31] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[8]_7 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][3] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[8]_7 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][4] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[8]_7 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][5] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[8]_7 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][6] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[8]_7 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][7] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[8]_7 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][8] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[8]_7 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][9] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[1]_1 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[8]_7 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][0] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[9]_6 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][10] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[9]_6 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][11] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[9]_6 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][12] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[9]_6 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][13] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[9]_6 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][14] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[9]_6 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][15] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[9]_6 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][16] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[9]_6 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][17] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[9]_6 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][18] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[9]_6 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][19] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[9]_6 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][1] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[9]_6 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][20] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[9]_6 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][21] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[9]_6 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][22] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[9]_6 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][23] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[9]_6 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][24] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[9]_6 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][25] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[9]_6 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][26] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[9]_6 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][27] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[9]_6 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][28] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[9]_6 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][29] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[9]_6 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][2] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[9]_6 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][30] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[9]_6 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][31] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[9]_6 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][3] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[9]_6 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][4] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[9]_6 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][5] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[9]_6 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][6] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[9]_6 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][7] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[9]_6 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][8] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[9]_6 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][9] 
       (.C(HCLK),
        .CE(\wptr_ex_reg[3]_1 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[9]_6 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M reg_file_b_reg_0_15_0_5
       (.ADDRA({1'b0,rptr_b_ex}),
        .ADDRB({1'b0,rptr_b_ex}),
        .ADDRC({1'b0,rptr_b_ex}),
        .ADDRD({1'b0,wptr_ex}),
        .DIA(rf_wdata[1:0]),
        .DIB(rf_wdata[3:2]),
        .DIC(rf_wdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(b_reg_0[1:0]),
        .DOB(b_reg_0[3:2]),
        .DOC(b_reg_0[5:4]),
        .DOD(NLW_reg_file_b_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(HCLK),
        .WE(w_enable_ex));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M reg_file_b_reg_0_15_12_17
       (.ADDRA({1'b0,rptr_b_ex}),
        .ADDRB({1'b0,rptr_b_ex}),
        .ADDRC({1'b0,rptr_b_ex}),
        .ADDRD({1'b0,wptr_ex}),
        .DIA(rf_wdata[13:12]),
        .DIB(rf_wdata[15:14]),
        .DIC(rf_wdata[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(b_reg_0[13:12]),
        .DOB(b_reg_0[15:14]),
        .DOC(b_reg_0[17:16]),
        .DOD(NLW_reg_file_b_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(HCLK),
        .WE(w_enable_ex));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M reg_file_b_reg_0_15_18_23
       (.ADDRA({1'b0,rptr_b_ex}),
        .ADDRB({1'b0,rptr_b_ex}),
        .ADDRC({1'b0,rptr_b_ex}),
        .ADDRD({1'b0,wptr_ex}),
        .DIA(rf_wdata[19:18]),
        .DIB(rf_wdata[21:20]),
        .DIC(rf_wdata[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(b_reg_0[19:18]),
        .DOB(b_reg_0[21:20]),
        .DOC(b_reg_0[23:22]),
        .DOD(NLW_reg_file_b_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(HCLK),
        .WE(w_enable_ex));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M reg_file_b_reg_0_15_24_29
       (.ADDRA({1'b0,rptr_b_ex}),
        .ADDRB({1'b0,rptr_b_ex}),
        .ADDRC({1'b0,rptr_b_ex}),
        .ADDRD({1'b0,wptr_ex}),
        .DIA(rf_wdata[25:24]),
        .DIB(rf_wdata[27:26]),
        .DIC(rf_wdata[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(b_reg_0[25:24]),
        .DOB(b_reg_0[27:26]),
        .DOC(b_reg_0[29:28]),
        .DOD(NLW_reg_file_b_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(HCLK),
        .WE(w_enable_ex));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M reg_file_b_reg_0_15_30_31
       (.ADDRA({1'b0,rptr_b_ex}),
        .ADDRB({1'b0,rptr_b_ex}),
        .ADDRC({1'b0,rptr_b_ex}),
        .ADDRD({1'b0,wptr_ex}),
        .DIA(rf_wdata[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(b_reg_0[31:30]),
        .DOB(NLW_reg_file_b_reg_0_15_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_reg_file_b_reg_0_15_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_reg_file_b_reg_0_15_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(HCLK),
        .WE(w_enable_ex));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M reg_file_b_reg_0_15_6_11
       (.ADDRA({1'b0,rptr_b_ex}),
        .ADDRB({1'b0,rptr_b_ex}),
        .ADDRC({1'b0,rptr_b_ex}),
        .ADDRD({1'b0,wptr_ex}),
        .DIA(rf_wdata[7:6]),
        .DIB(rf_wdata[9:8]),
        .DIC(rf_wdata[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(b_reg_0[7:6]),
        .DOB(b_reg_0[9:8]),
        .DOC(b_reg_0[11:10]),
        .DOD(NLW_reg_file_b_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(HCLK),
        .WE(w_enable_ex));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[0]_i_1 
       (.I0(rot1[4]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[0]),
        .I3(rot1[12]),
        .I4(rot1[8]),
        .I5(\shift_op_reg[1] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[10]_i_1 
       (.I0(rot1[14]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[10]),
        .I3(rot1[22]),
        .I4(rot1[18]),
        .I5(\shift_op_reg[1] ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[11]_i_1 
       (.I0(rot1[15]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[11]),
        .I3(rot1[23]),
        .I4(rot1[19]),
        .I5(\shift_op_reg[1] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[12]_i_1 
       (.I0(rot1[16]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[12]),
        .I3(rot1[24]),
        .I4(rot1[20]),
        .I5(\shift_op_reg[1] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[12]_i_2 
       (.I0(rot0[14]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[12]),
        .O(rot1[12]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[13]_i_1 
       (.I0(rot1[17]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[13]),
        .I3(rot1[25]),
        .I4(rot1[21]),
        .I5(\shift_op_reg[1] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[13]_i_2 
       (.I0(rot0[15]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[13]),
        .O(rot1[13]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[14]_i_1 
       (.I0(rot1[18]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[14]),
        .I3(rot1[26]),
        .I4(rot1[22]),
        .I5(\shift_op_reg[1] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[14]_i_2 
       (.I0(rot0[16]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[14]),
        .O(rot1[14]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[14]_i_3 
       (.I0(\a_term_reg[31] [15]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [14]),
        .O(rot0[14]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[15]_i_1 
       (.I0(rot1[19]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[15]),
        .I3(rot1[27]),
        .I4(rot1[23]),
        .I5(\shift_op_reg[1] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[15]_i_2 
       (.I0(rot0[17]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[15]),
        .O(rot1[15]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[15]_i_3 
       (.I0(\a_term_reg[31] [16]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [15]),
        .O(rot0[15]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[16]_i_1 
       (.I0(rot1[20]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[16]),
        .I3(rot1[28]),
        .I4(rot1[24]),
        .I5(\shift_op_reg[1] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[16]_i_2 
       (.I0(rot0[18]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[16]),
        .O(rot1[16]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[16]_i_3 
       (.I0(\a_term_reg[31] [17]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [16]),
        .O(rot0[16]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[17]_i_1 
       (.I0(rot1[21]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[17]),
        .I3(rot1[29]),
        .I4(rot1[25]),
        .I5(\shift_op_reg[1] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[17]_i_2 
       (.I0(rot0[19]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[17]),
        .O(rot1[17]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[17]_i_3 
       (.I0(\a_term_reg[31] [18]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [17]),
        .O(rot0[17]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[18]_i_1 
       (.I0(rot1[22]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[18]),
        .I3(rot1[30]),
        .I4(rot1[26]),
        .I5(\shift_op_reg[1] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[18]_i_2 
       (.I0(rot0[20]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[18]),
        .O(rot1[18]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[18]_i_3 
       (.I0(\a_term_reg[31] [19]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [18]),
        .O(rot0[18]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[19]_i_1 
       (.I0(rot1[23]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[19]),
        .I3(rot1[31]),
        .I4(rot1[27]),
        .I5(\shift_op_reg[1] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[19]_i_2 
       (.I0(rot0[21]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[19]),
        .O(rot1[19]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[19]_i_3 
       (.I0(\a_term_reg[31] [20]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [19]),
        .O(rot0[19]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[1]_i_1 
       (.I0(rot1[5]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[1]),
        .I3(rot1[13]),
        .I4(rot1[9]),
        .I5(\shift_op_reg[1] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[20]_i_1 
       (.I0(rot1[24]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[20]),
        .I3(rot1[0]),
        .I4(rot1[28]),
        .I5(\shift_op_reg[1] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[20]_i_2 
       (.I0(rot0[22]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[20]),
        .O(rot1[20]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[20]_i_3 
       (.I0(\a_term_reg[31] [21]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [20]),
        .O(rot0[20]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[21]_i_1 
       (.I0(rot1[25]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[21]),
        .I3(rot1[1]),
        .I4(rot1[29]),
        .I5(\shift_op_reg[1] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[21]_i_2 
       (.I0(rot0[23]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[21]),
        .O(rot1[21]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[21]_i_3 
       (.I0(\a_term_reg[31] [22]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [21]),
        .O(rot0[21]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[22]_i_1 
       (.I0(rot1[26]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[22]),
        .I3(rot1[2]),
        .I4(rot1[30]),
        .I5(\shift_op_reg[1] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[22]_i_2 
       (.I0(rot0[24]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[22]),
        .O(rot1[22]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[22]_i_3 
       (.I0(\a_term_reg[31] [23]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [22]),
        .O(rot0[22]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[23]_i_1 
       (.I0(rot1[27]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[23]),
        .I3(rot1[3]),
        .I4(rot1[31]),
        .I5(\shift_op_reg[1] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[23]_i_2 
       (.I0(rot0[25]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[23]),
        .O(rot1[23]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[23]_i_3 
       (.I0(\a_term_reg[31] [24]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [23]),
        .O(rot0[23]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \rot3[24]_i_1 
       (.I0(rot1[4]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[0]),
        .I3(rot1[28]),
        .I4(rot1[24]),
        .I5(\shift_op_reg[1] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[24]_i_2 
       (.I0(rot0[26]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[24]),
        .O(rot1[24]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[24]_i_3 
       (.I0(\a_term_reg[31] [25]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [24]),
        .O(rot0[24]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \rot3[25]_i_1 
       (.I0(rot1[5]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[1]),
        .I3(rot1[29]),
        .I4(rot1[25]),
        .I5(\shift_op_reg[1] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[25]_i_2 
       (.I0(rot0[27]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[25]),
        .O(rot1[25]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[25]_i_3 
       (.I0(\a_term_reg[31] [26]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [25]),
        .O(rot0[25]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \rot3[26]_i_1 
       (.I0(rot1[6]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[2]),
        .I3(rot1[30]),
        .I4(rot1[26]),
        .I5(\shift_op_reg[1] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[26]_i_2 
       (.I0(rot0[28]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[26]),
        .O(rot1[26]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[26]_i_3 
       (.I0(\a_term_reg[31] [27]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [26]),
        .O(rot0[26]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \rot3[27]_i_1 
       (.I0(rot1[7]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[3]),
        .I3(rot1[31]),
        .I4(rot1[27]),
        .I5(\shift_op_reg[1] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[27]_i_2 
       (.I0(rot0[29]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[27]),
        .O(rot1[27]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[27]_i_3 
       (.I0(\a_term_reg[31] [28]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [27]),
        .O(rot0[27]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \rot3[28]_i_1 
       (.I0(rot1[8]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[4]),
        .I3(rot1[0]),
        .I4(rot1[28]),
        .I5(\shift_op_reg[1] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[28]_i_2 
       (.I0(rot0[10]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[8]),
        .O(rot1[8]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[28]_i_3 
       (.I0(rot0[6]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[4]),
        .O(rot1[4]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[28]_i_4 
       (.I0(rot0[2]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[0]),
        .O(rot1[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[28]_i_5 
       (.I0(rot0[30]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[28]),
        .O(rot1[28]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[28]_i_6 
       (.I0(\a_term_reg[31] [29]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [28]),
        .O(rot0[28]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \rot3[29]_i_1 
       (.I0(rot1[9]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[5]),
        .I3(rot1[1]),
        .I4(rot1[29]),
        .I5(\shift_op_reg[1] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[29]_i_2 
       (.I0(rot0[11]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[9]),
        .O(rot1[9]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[29]_i_3 
       (.I0(rot0[7]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[5]),
        .O(rot1[5]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[29]_i_4 
       (.I0(rot0[3]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[1]),
        .O(rot1[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[29]_i_5 
       (.I0(rot0[31]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[29]),
        .O(rot1[29]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[29]_i_6 
       (.I0(\a_term_reg[31] [30]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [29]),
        .O(rot0[29]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[2]_i_1 
       (.I0(rot1[6]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[2]),
        .I3(rot1[14]),
        .I4(rot1[10]),
        .I5(\shift_op_reg[1] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \rot3[30]_i_1 
       (.I0(rot1[10]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[6]),
        .I3(rot1[2]),
        .I4(rot1[30]),
        .I5(\shift_op_reg[1] ),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[30]_i_10 
       (.I0(\a_term_reg[31] [5]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [4]),
        .O(rot0[4]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[30]_i_11 
       (.I0(\a_term_reg[31] [3]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [2]),
        .O(rot0[2]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[30]_i_12 
       (.I0(\a_term_reg[31] [1]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [0]),
        .O(rot0[0]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[30]_i_13 
       (.I0(\a_term_reg[31] [31]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [30]),
        .O(rot0[30]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[30]_i_2 
       (.I0(rot0[12]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[10]),
        .O(rot1[10]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[30]_i_3 
       (.I0(rot0[8]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[6]),
        .O(rot1[6]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[30]_i_4 
       (.I0(rot0[4]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[2]),
        .O(rot1[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[30]_i_5 
       (.I0(rot0[0]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[30]),
        .O(rot1[30]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[30]_i_6 
       (.I0(\a_term_reg[31] [13]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [12]),
        .O(rot0[12]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[30]_i_7 
       (.I0(\a_term_reg[31] [11]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [10]),
        .O(rot0[10]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[30]_i_8 
       (.I0(\a_term_reg[31] [9]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [8]),
        .O(rot0[8]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[30]_i_9 
       (.I0(\a_term_reg[31] [7]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [6]),
        .O(rot0[6]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \rot3[31]_i_1 
       (.I0(rot1[11]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[7]),
        .I3(rot1[3]),
        .I4(rot1[31]),
        .I5(\shift_op_reg[1] ),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[31]_i_10 
       (.I0(\a_term_reg[31] [6]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [5]),
        .O(rot0[5]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[31]_i_11 
       (.I0(\a_term_reg[31] [4]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [3]),
        .O(rot0[3]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[31]_i_12 
       (.I0(\a_term_reg[31] [2]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [1]),
        .O(rot0[1]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[31]_i_13 
       (.I0(\a_term_reg[31] [0]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [31]),
        .O(rot0[31]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[31]_i_2 
       (.I0(rot0[13]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[11]),
        .O(rot1[11]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[31]_i_3 
       (.I0(rot0[9]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[7]),
        .O(rot1[7]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[31]_i_4 
       (.I0(rot0[5]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[3]),
        .O(rot1[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[31]_i_5 
       (.I0(rot0[1]),
        .I1(\shift_op_reg[1]_0 ),
        .I2(rot0[31]),
        .O(rot1[31]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[31]_i_6 
       (.I0(\a_term_reg[31] [14]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [13]),
        .O(rot0[13]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[31]_i_7 
       (.I0(\a_term_reg[31] [12]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [11]),
        .O(rot0[11]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[31]_i_8 
       (.I0(\a_term_reg[31] [10]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [9]),
        .O(rot0[9]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \rot3[31]_i_9 
       (.I0(\a_term_reg[31] [8]),
        .I1(\imm_ex_reg[0] ),
        .I2(use_imm_ex),
        .I3(b_reg_0[0]),
        .I4(\a_term_reg[31] [7]),
        .O(rot0[7]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[3]_i_1 
       (.I0(rot1[7]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[3]),
        .I3(rot1[15]),
        .I4(rot1[11]),
        .I5(\shift_op_reg[1] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[4]_i_1 
       (.I0(rot1[8]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[4]),
        .I3(rot1[16]),
        .I4(rot1[12]),
        .I5(\shift_op_reg[1] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[5]_i_1 
       (.I0(rot1[9]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[5]),
        .I3(rot1[17]),
        .I4(rot1[13]),
        .I5(\shift_op_reg[1] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[6]_i_1 
       (.I0(rot1[10]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[6]),
        .I3(rot1[18]),
        .I4(rot1[14]),
        .I5(\shift_op_reg[1] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[7]_i_1 
       (.I0(rot1[11]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[7]),
        .I3(rot1[19]),
        .I4(rot1[15]),
        .I5(\shift_op_reg[1] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[8]_i_1 
       (.I0(rot1[12]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[8]),
        .I3(rot1[20]),
        .I4(rot1[16]),
        .I5(\shift_op_reg[1] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[9]_i_1 
       (.I0(rot1[13]),
        .I1(\imm_ex_reg[1] ),
        .I2(rot1[9]),
        .I3(rot1[21]),
        .I4(rot1[17]),
        .I5(\shift_op_reg[1] ),
        .O(D[9]));
  FDRE \rptr_a_ex_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(last_uncond_phase_ex_reg[0]),
        .Q(rptr_a_ex[0]),
        .R(1'b0));
  FDRE \rptr_a_ex_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .D(last_uncond_phase_ex_reg[1]),
        .Q(rptr_a_ex[1]),
        .R(1'b0));
  FDRE \rptr_a_ex_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .D(last_uncond_phase_ex_reg[2]),
        .Q(rptr_a_ex[2]),
        .R(1'b0));
  FDRE \rptr_a_ex_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .D(last_uncond_phase_ex_reg[3]),
        .Q(rptr_a_ex[3]),
        .R(1'b0));
  FDRE \rptr_b_ex_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(nxt_rptr_b_ex[0]),
        .Q(rptr_b_ex[0]),
        .R(1'b0));
  FDRE \rptr_b_ex_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .D(nxt_rptr_b_ex[1]),
        .Q(rptr_b_ex[1]),
        .R(1'b0));
  FDRE \rptr_b_ex_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .D(nxt_rptr_b_ex[2]),
        .Q(rptr_b_ex[2]),
        .R(1'b0));
  FDRE \rptr_b_ex_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .D(nxt_rptr_b_ex[3]),
        .Q(rptr_b_ex[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h42FF4200)) 
    v_flag_au_i_1
       (.I0(\pc_reg[31] ),
        .I1(v_flag_au_reg[30]),
        .I2(invert_b_ex_reg),
        .I3(update_v_ex),
        .I4(v_flag_au),
        .O(v_flag_au_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cm1_shifter
   (r_amt4_ex2_reg_0,
    sh_c_flag,
    z_flag_mux_reg,
    shift_out,
    i_active_sp_reg,
    m_invert,
    HCLK,
    m_ext,
    \imm_ex_reg[4] ,
    SYSRESETn,
    use_imm_ex_reg,
    DI,
    propagate_c__1,
    do_lsl__0,
    mult_zero0,
    z_flag_mux_ctl_ex,
    \rf0_mux_ctl_ex_reg[0] ,
    \shift_op_reg[0] ,
    D);
  output r_amt4_ex2_reg_0;
  output sh_c_flag;
  output z_flag_mux_reg;
  output [31:0]shift_out;
  output i_active_sp_reg;
  input m_invert;
  input HCLK;
  input m_ext;
  input \imm_ex_reg[4] ;
  input SYSRESETn;
  input use_imm_ex_reg;
  input [0:0]DI;
  input propagate_c__1;
  input do_lsl__0;
  input mult_zero0;
  input [1:0]z_flag_mux_ctl_ex;
  input \rf0_mux_ctl_ex_reg[0] ;
  input [4:0]\shift_op_reg[0] ;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]DI;
  wire HCLK;
  wire SYSRESETn;
  wire c_flag_mux_i_8_n_0;
  wire do_lsl__0;
  wire \dp_ipsr_7to2[2]_i_6_n_0 ;
  wire \dp_ipsr_7to2[4]_i_5_n_0 ;
  wire i_active_sp_reg;
  wire \imm_ex_reg[4] ;
  wire [4:0]m_amt_ex2;
  wire m_ext;
  wire m_ext_ex2;
  wire m_invert;
  wire m_invert_ex2;
  wire [26:6]mask32;
  wire [31:1]mask__31;
  wire mult_zero0;
  wire propagate_c__1;
  wire r_amt4_ex2;
  wire r_amt4_ex2_reg_0;
  wire \reg_file_a[15][28]_i_6_n_0 ;
  wire \reg_file_a[15][30]_i_6_n_0 ;
  wire \rf0_mux_ctl_ex_reg[0] ;
  wire [31:0]rot3;
  wire sh_c_flag;
  wire [4:0]\shift_op_reg[0] ;
  wire [31:0]shift_out;
  wire use_imm_ex_reg;
  wire [1:0]z_flag_mux_ctl_ex;
  wire z_flag_mux_i_20_n_0;
  wire z_flag_mux_i_21_n_0;
  wire z_flag_mux_i_22_n_0;
  wire z_flag_mux_i_26_n_0;
  wire z_flag_mux_i_27_n_0;
  wire z_flag_mux_i_28_n_0;
  wire z_flag_mux_i_29_n_0;
  wire z_flag_mux_i_30_n_0;
  wire z_flag_mux_i_31_n_0;
  wire z_flag_mux_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \HRDATA[3]_i_2 
       (.I0(SYSRESETn),
        .O(r_amt4_ex2_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    c_flag_mux_i_4
       (.I0(m_ext_ex2),
        .I1(use_imm_ex_reg),
        .I2(DI),
        .I3(propagate_c__1),
        .I4(c_flag_mux_i_8_n_0),
        .O(sh_c_flag));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    c_flag_mux_i_8
       (.I0(rot3[16]),
        .I1(rot3[0]),
        .I2(do_lsl__0),
        .I3(rot3[15]),
        .I4(r_amt4_ex2),
        .I5(rot3[31]),
        .O(c_flag_mux_i_8_n_0));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dp_ipsr_1to0[0]_i_3 
       (.I0(rot3[16]),
        .I1(r_amt4_ex2),
        .I2(rot3[0]),
        .I3(m_ext_ex2),
        .I4(m_invert_ex2),
        .O(shift_out[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dp_ipsr_1to0[1]_i_5 
       (.I0(rot3[17]),
        .I1(r_amt4_ex2),
        .I2(rot3[1]),
        .I3(mask__31[1]),
        .I4(m_ext_ex2),
        .O(shift_out[1]));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \dp_ipsr_1to0[1]_i_8 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[0]),
        .I2(m_amt_ex2[2]),
        .I3(m_amt_ex2[4]),
        .I4(m_amt_ex2[3]),
        .I5(m_amt_ex2[1]),
        .O(mask__31[1]));
  LUT6 #(
    .INIT(64'hFFB8B8FF00B8B800)) 
    \dp_ipsr_7to2[2]_i_4 
       (.I0(rot3[18]),
        .I1(r_amt4_ex2),
        .I2(rot3[2]),
        .I3(m_invert_ex2),
        .I4(\dp_ipsr_7to2[2]_i_6_n_0 ),
        .I5(m_ext_ex2),
        .O(shift_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \dp_ipsr_7to2[2]_i_6 
       (.I0(m_amt_ex2[2]),
        .I1(m_amt_ex2[4]),
        .I2(m_amt_ex2[3]),
        .I3(m_amt_ex2[1]),
        .O(\dp_ipsr_7to2[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dp_ipsr_7to2[3]_i_3 
       (.I0(rot3[19]),
        .I1(r_amt4_ex2),
        .I2(rot3[3]),
        .I3(mask__31[3]),
        .I4(m_ext_ex2),
        .O(shift_out[3]));
  LUT6 #(
    .INIT(64'hA555555595555555)) 
    \dp_ipsr_7to2[3]_i_5 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[1]),
        .I2(m_amt_ex2[3]),
        .I3(m_amt_ex2[4]),
        .I4(m_amt_ex2[2]),
        .I5(m_amt_ex2[0]),
        .O(mask__31[3]));
  LUT6 #(
    .INIT(64'hFFB8B8FF00B8B800)) 
    \dp_ipsr_7to2[4]_i_3 
       (.I0(rot3[20]),
        .I1(r_amt4_ex2),
        .I2(rot3[4]),
        .I3(m_invert_ex2),
        .I4(\dp_ipsr_7to2[4]_i_5_n_0 ),
        .I5(m_ext_ex2),
        .O(shift_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \dp_ipsr_7to2[4]_i_5 
       (.I0(m_amt_ex2[3]),
        .I1(m_amt_ex2[4]),
        .I2(m_amt_ex2[2]),
        .O(\dp_ipsr_7to2[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dp_ipsr_7to2[5]_i_3 
       (.I0(rot3[21]),
        .I1(r_amt4_ex2),
        .I2(rot3[5]),
        .I3(mask__31[5]),
        .I4(m_ext_ex2),
        .O(shift_out[5]));
  LUT6 #(
    .INIT(64'hA555955595559555)) 
    \dp_ipsr_7to2[5]_i_5 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[2]),
        .I2(m_amt_ex2[4]),
        .I3(m_amt_ex2[3]),
        .I4(m_amt_ex2[0]),
        .I5(m_amt_ex2[1]),
        .O(mask__31[5]));
  LUT6 #(
    .INIT(64'hFFB8B8FF00B8B800)) 
    \dp_ipsr_7to2[6]_i_3 
       (.I0(rot3[22]),
        .I1(r_amt4_ex2),
        .I2(rot3[6]),
        .I3(m_invert_ex2),
        .I4(mask32[6]),
        .I5(m_ext_ex2),
        .O(shift_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h3F7F)) 
    \dp_ipsr_7to2[6]_i_6 
       (.I0(m_amt_ex2[1]),
        .I1(m_amt_ex2[3]),
        .I2(m_amt_ex2[4]),
        .I3(m_amt_ex2[2]),
        .O(mask32[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dp_ipsr_7to2[7]_i_3 
       (.I0(rot3[23]),
        .I1(r_amt4_ex2),
        .I2(rot3[7]),
        .I3(mask__31[7]),
        .I4(m_ext_ex2),
        .O(shift_out[7]));
  LUT6 #(
    .INIT(64'hA555A555A5559555)) 
    \dp_ipsr_7to2[7]_i_6 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[2]),
        .I2(m_amt_ex2[4]),
        .I3(m_amt_ex2[3]),
        .I4(m_amt_ex2[1]),
        .I5(m_amt_ex2[0]),
        .O(mask__31[7]));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    i_active_sp_i_13
       (.I0(m_ext_ex2),
        .I1(mask__31[25]),
        .I2(rot3[25]),
        .I3(r_amt4_ex2),
        .I4(rot3[9]),
        .I5(\rf0_mux_ctl_ex_reg[0] ),
        .O(i_active_sp_reg));
  FDCE \m_amt_ex2_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(\shift_op_reg[0] [0]),
        .Q(m_amt_ex2[0]));
  FDCE \m_amt_ex2_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(\shift_op_reg[0] [1]),
        .Q(m_amt_ex2[1]));
  FDCE \m_amt_ex2_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(\shift_op_reg[0] [2]),
        .Q(m_amt_ex2[2]));
  FDCE \m_amt_ex2_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(\shift_op_reg[0] [3]),
        .Q(m_amt_ex2[3]));
  FDCE \m_amt_ex2_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(\shift_op_reg[0] [4]),
        .Q(m_amt_ex2[4]));
  FDCE m_ext_ex2_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(m_ext),
        .Q(m_ext_ex2));
  FDCE m_invert_ex2_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(m_invert),
        .Q(m_invert_ex2));
  FDCE r_amt4_ex2_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(\imm_ex_reg[4] ),
        .Q(r_amt4_ex2));
  LUT6 #(
    .INIT(64'hFFB8B8FF00B8B800)) 
    \reg_file_a[15][10]_i_5 
       (.I0(rot3[26]),
        .I1(r_amt4_ex2),
        .I2(rot3[10]),
        .I3(m_invert_ex2),
        .I4(mask32[10]),
        .I5(m_ext_ex2),
        .O(shift_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h0F7F)) 
    \reg_file_a[15][10]_i_7 
       (.I0(m_amt_ex2[2]),
        .I1(m_amt_ex2[1]),
        .I2(m_amt_ex2[4]),
        .I3(m_amt_ex2[3]),
        .O(mask32[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_file_a[15][11]_i_5 
       (.I0(rot3[27]),
        .I1(r_amt4_ex2),
        .I2(rot3[11]),
        .I3(mask__31[11]),
        .I4(m_ext_ex2),
        .O(shift_out[11]));
  LUT6 #(
    .INIT(64'hA5A59595A5959595)) 
    \reg_file_a[15][11]_i_7 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[3]),
        .I2(m_amt_ex2[4]),
        .I3(m_amt_ex2[1]),
        .I4(m_amt_ex2[2]),
        .I5(m_amt_ex2[0]),
        .O(mask__31[11]));
  LUT6 #(
    .INIT(64'hFFB8B8FF00B8B800)) 
    \reg_file_a[15][12]_i_5 
       (.I0(rot3[28]),
        .I1(r_amt4_ex2),
        .I2(rot3[12]),
        .I3(m_invert_ex2),
        .I4(mask32[12]),
        .I5(m_ext_ex2),
        .O(shift_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h37)) 
    \reg_file_a[15][12]_i_7 
       (.I0(m_amt_ex2[2]),
        .I1(m_amt_ex2[4]),
        .I2(m_amt_ex2[3]),
        .O(mask32[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_file_a[15][13]_i_5 
       (.I0(rot3[29]),
        .I1(r_amt4_ex2),
        .I2(rot3[13]),
        .I3(mask__31[13]),
        .I4(m_ext_ex2),
        .O(shift_out[13]));
  LUT6 #(
    .INIT(64'hA5A5A595A595A595)) 
    \reg_file_a[15][13]_i_7 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[3]),
        .I2(m_amt_ex2[4]),
        .I3(m_amt_ex2[2]),
        .I4(m_amt_ex2[0]),
        .I5(m_amt_ex2[1]),
        .O(mask__31[13]));
  LUT6 #(
    .INIT(64'hFFB8B8FF00B8B800)) 
    \reg_file_a[15][14]_i_5 
       (.I0(rot3[30]),
        .I1(r_amt4_ex2),
        .I2(rot3[14]),
        .I3(m_invert_ex2),
        .I4(mask32[14]),
        .I5(m_ext_ex2),
        .O(shift_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h0F1F)) 
    \reg_file_a[15][14]_i_7 
       (.I0(m_amt_ex2[1]),
        .I1(m_amt_ex2[2]),
        .I2(m_amt_ex2[4]),
        .I3(m_amt_ex2[3]),
        .O(mask32[14]));
  LUT6 #(
    .INIT(64'hA5A5A5A5A5A5A595)) 
    \reg_file_a[15][15]_i_11 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[3]),
        .I2(m_amt_ex2[4]),
        .I3(m_amt_ex2[2]),
        .I4(m_amt_ex2[1]),
        .I5(m_amt_ex2[0]),
        .O(mask__31[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_file_a[15][15]_i_7 
       (.I0(rot3[31]),
        .I1(r_amt4_ex2),
        .I2(rot3[15]),
        .I3(mask__31[15]),
        .I4(m_ext_ex2),
        .O(shift_out[15]));
  LUT6 #(
    .INIT(64'hB8FFFFB8B80000B8)) 
    \reg_file_a[15][16]_i_4 
       (.I0(rot3[0]),
        .I1(r_amt4_ex2),
        .I2(rot3[16]),
        .I3(m_invert_ex2),
        .I4(m_amt_ex2[4]),
        .I5(m_ext_ex2),
        .O(shift_out[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_file_a[15][17]_i_4 
       (.I0(rot3[1]),
        .I1(r_amt4_ex2),
        .I2(rot3[17]),
        .I3(mask__31[17]),
        .I4(m_ext_ex2),
        .O(shift_out[17]));
  LUT6 #(
    .INIT(64'hA999999999999999)) 
    \reg_file_a[15][17]_i_6 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[4]),
        .I2(m_amt_ex2[0]),
        .I3(m_amt_ex2[1]),
        .I4(m_amt_ex2[2]),
        .I5(m_amt_ex2[3]),
        .O(mask__31[17]));
  LUT6 #(
    .INIT(64'hFFB8B8FF00B8B800)) 
    \reg_file_a[15][18]_i_4 
       (.I0(rot3[2]),
        .I1(r_amt4_ex2),
        .I2(rot3[18]),
        .I3(m_invert_ex2),
        .I4(mask32[18]),
        .I5(m_ext_ex2),
        .O(shift_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \reg_file_a[15][18]_i_6 
       (.I0(m_amt_ex2[3]),
        .I1(m_amt_ex2[2]),
        .I2(m_amt_ex2[1]),
        .I3(m_amt_ex2[4]),
        .O(mask32[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_file_a[15][19]_i_4 
       (.I0(rot3[3]),
        .I1(r_amt4_ex2),
        .I2(rot3[19]),
        .I3(mask__31[19]),
        .I4(m_ext_ex2),
        .O(shift_out[19]));
  LUT6 #(
    .INIT(64'hAA999999A9999999)) 
    \reg_file_a[15][19]_i_6 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[4]),
        .I2(m_amt_ex2[1]),
        .I3(m_amt_ex2[2]),
        .I4(m_amt_ex2[3]),
        .I5(m_amt_ex2[0]),
        .O(mask__31[19]));
  LUT6 #(
    .INIT(64'hFFB8B8FF00B8B800)) 
    \reg_file_a[15][20]_i_4 
       (.I0(rot3[4]),
        .I1(r_amt4_ex2),
        .I2(rot3[20]),
        .I3(m_invert_ex2),
        .I4(mask32[20]),
        .I5(m_ext_ex2),
        .O(shift_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \reg_file_a[15][20]_i_6 
       (.I0(m_amt_ex2[3]),
        .I1(m_amt_ex2[2]),
        .I2(m_amt_ex2[4]),
        .O(mask32[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_file_a[15][21]_i_4 
       (.I0(rot3[5]),
        .I1(r_amt4_ex2),
        .I2(rot3[21]),
        .I3(mask__31[21]),
        .I4(m_ext_ex2),
        .O(shift_out[21]));
  LUT6 #(
    .INIT(64'hAA99A999A999A999)) 
    \reg_file_a[15][21]_i_6 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[4]),
        .I2(m_amt_ex2[2]),
        .I3(m_amt_ex2[3]),
        .I4(m_amt_ex2[0]),
        .I5(m_amt_ex2[1]),
        .O(mask__31[21]));
  LUT6 #(
    .INIT(64'hFFB8B8FF00B8B800)) 
    \reg_file_a[15][22]_i_4 
       (.I0(rot3[6]),
        .I1(r_amt4_ex2),
        .I2(rot3[22]),
        .I3(m_invert_ex2),
        .I4(mask32[22]),
        .I5(m_ext_ex2),
        .O(shift_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \reg_file_a[15][22]_i_6 
       (.I0(m_amt_ex2[1]),
        .I1(m_amt_ex2[3]),
        .I2(m_amt_ex2[2]),
        .I3(m_amt_ex2[4]),
        .O(mask32[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_file_a[15][23]_i_4 
       (.I0(rot3[7]),
        .I1(r_amt4_ex2),
        .I2(rot3[23]),
        .I3(mask__31[23]),
        .I4(m_ext_ex2),
        .O(shift_out[23]));
  LUT6 #(
    .INIT(64'hAA99AA99AA99A999)) 
    \reg_file_a[15][23]_i_6 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[4]),
        .I2(m_amt_ex2[2]),
        .I3(m_amt_ex2[3]),
        .I4(m_amt_ex2[1]),
        .I5(m_amt_ex2[0]),
        .O(mask__31[23]));
  LUT6 #(
    .INIT(64'hFFB8B8FF00B8B800)) 
    \reg_file_a[15][24]_i_4 
       (.I0(rot3[8]),
        .I1(r_amt4_ex2),
        .I2(rot3[24]),
        .I3(m_invert_ex2),
        .I4(mask32[24]),
        .I5(m_ext_ex2),
        .O(shift_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \reg_file_a[15][24]_i_6 
       (.I0(m_amt_ex2[4]),
        .I1(m_amt_ex2[3]),
        .O(mask32[24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_file_a[15][25]_i_4 
       (.I0(rot3[9]),
        .I1(r_amt4_ex2),
        .I2(rot3[25]),
        .I3(mask__31[25]),
        .I4(m_ext_ex2),
        .O(shift_out[25]));
  LUT6 #(
    .INIT(64'hAAA9A9A9A9A9A9A9)) 
    \reg_file_a[15][25]_i_6 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[3]),
        .I2(m_amt_ex2[4]),
        .I3(m_amt_ex2[0]),
        .I4(m_amt_ex2[1]),
        .I5(m_amt_ex2[2]),
        .O(mask__31[25]));
  LUT6 #(
    .INIT(64'hFFB8B8FF00B8B800)) 
    \reg_file_a[15][26]_i_4 
       (.I0(rot3[10]),
        .I1(r_amt4_ex2),
        .I2(rot3[26]),
        .I3(m_invert_ex2),
        .I4(mask32[26]),
        .I5(m_ext_ex2),
        .O(shift_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h0007)) 
    \reg_file_a[15][26]_i_7 
       (.I0(m_amt_ex2[2]),
        .I1(m_amt_ex2[1]),
        .I2(m_amt_ex2[4]),
        .I3(m_amt_ex2[3]),
        .O(mask32[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_file_a[15][27]_i_4 
       (.I0(rot3[11]),
        .I1(r_amt4_ex2),
        .I2(rot3[27]),
        .I3(mask__31[27]),
        .I4(m_ext_ex2),
        .O(shift_out[27]));
  LUT6 #(
    .INIT(64'hAAAAA9A9AAA9A9A9)) 
    \reg_file_a[15][27]_i_7 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[3]),
        .I2(m_amt_ex2[4]),
        .I3(m_amt_ex2[1]),
        .I4(m_amt_ex2[2]),
        .I5(m_amt_ex2[0]),
        .O(mask__31[27]));
  LUT6 #(
    .INIT(64'hFFB8B8FF00B8B800)) 
    \reg_file_a[15][28]_i_4 
       (.I0(rot3[12]),
        .I1(r_amt4_ex2),
        .I2(rot3[28]),
        .I3(m_invert_ex2),
        .I4(\reg_file_a[15][28]_i_6_n_0 ),
        .I5(m_ext_ex2),
        .O(shift_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \reg_file_a[15][28]_i_6 
       (.I0(m_amt_ex2[3]),
        .I1(m_amt_ex2[4]),
        .I2(m_amt_ex2[2]),
        .O(\reg_file_a[15][28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_file_a[15][29]_i_4 
       (.I0(rot3[13]),
        .I1(r_amt4_ex2),
        .I2(rot3[29]),
        .I3(mask__31[29]),
        .I4(m_ext_ex2),
        .O(shift_out[29]));
  LUT6 #(
    .INIT(64'hAAAAAAA9AAA9AAA9)) 
    \reg_file_a[15][29]_i_6 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[2]),
        .I2(m_amt_ex2[4]),
        .I3(m_amt_ex2[3]),
        .I4(m_amt_ex2[0]),
        .I5(m_amt_ex2[1]),
        .O(mask__31[29]));
  LUT6 #(
    .INIT(64'hFFB8B8FF00B8B800)) 
    \reg_file_a[15][30]_i_4 
       (.I0(rot3[14]),
        .I1(r_amt4_ex2),
        .I2(rot3[30]),
        .I3(m_invert_ex2),
        .I4(\reg_file_a[15][30]_i_6_n_0 ),
        .I5(m_ext_ex2),
        .O(shift_out[30]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \reg_file_a[15][30]_i_6 
       (.I0(m_amt_ex2[2]),
        .I1(m_amt_ex2[4]),
        .I2(m_amt_ex2[3]),
        .I3(m_amt_ex2[1]),
        .O(\reg_file_a[15][30]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_file_a[15][31]_i_5 
       (.I0(rot3[15]),
        .I1(r_amt4_ex2),
        .I2(rot3[31]),
        .I3(mask__31[31]),
        .I4(m_ext_ex2),
        .O(shift_out[31]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \reg_file_a[15][31]_i_7 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[0]),
        .I2(m_amt_ex2[2]),
        .I3(m_amt_ex2[4]),
        .I4(m_amt_ex2[3]),
        .I5(m_amt_ex2[1]),
        .O(mask__31[31]));
  LUT6 #(
    .INIT(64'hFFB8B8FF00B8B800)) 
    \reg_file_a[15][8]_i_5 
       (.I0(rot3[24]),
        .I1(r_amt4_ex2),
        .I2(rot3[8]),
        .I3(m_invert_ex2),
        .I4(mask32[8]),
        .I5(m_ext_ex2),
        .O(shift_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \reg_file_a[15][8]_i_7 
       (.I0(m_amt_ex2[4]),
        .I1(m_amt_ex2[3]),
        .O(mask32[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_file_a[15][9]_i_5 
       (.I0(rot3[25]),
        .I1(r_amt4_ex2),
        .I2(rot3[9]),
        .I3(mask__31[9]),
        .I4(m_ext_ex2),
        .O(shift_out[9]));
  LUT6 #(
    .INIT(64'hA595959595959595)) 
    \reg_file_a[15][9]_i_7 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[3]),
        .I2(m_amt_ex2[4]),
        .I3(m_amt_ex2[0]),
        .I4(m_amt_ex2[1]),
        .I5(m_amt_ex2[2]),
        .O(mask__31[9]));
  FDCE \rot3_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[0]),
        .Q(rot3[0]));
  FDCE \rot3_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[10]),
        .Q(rot3[10]));
  FDCE \rot3_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[11]),
        .Q(rot3[11]));
  FDCE \rot3_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[12]),
        .Q(rot3[12]));
  FDCE \rot3_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[13]),
        .Q(rot3[13]));
  FDCE \rot3_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[14]),
        .Q(rot3[14]));
  FDCE \rot3_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[15]),
        .Q(rot3[15]));
  FDCE \rot3_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[16]),
        .Q(rot3[16]));
  FDCE \rot3_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[17]),
        .Q(rot3[17]));
  FDCE \rot3_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[18]),
        .Q(rot3[18]));
  FDCE \rot3_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[19]),
        .Q(rot3[19]));
  FDCE \rot3_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[1]),
        .Q(rot3[1]));
  FDCE \rot3_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[20]),
        .Q(rot3[20]));
  FDCE \rot3_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[21]),
        .Q(rot3[21]));
  FDCE \rot3_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[22]),
        .Q(rot3[22]));
  FDCE \rot3_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[23]),
        .Q(rot3[23]));
  FDCE \rot3_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[24]),
        .Q(rot3[24]));
  FDCE \rot3_reg[25] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[25]),
        .Q(rot3[25]));
  FDCE \rot3_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[26]),
        .Q(rot3[26]));
  FDCE \rot3_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[27]),
        .Q(rot3[27]));
  FDCE \rot3_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[28]),
        .Q(rot3[28]));
  FDCE \rot3_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[29]),
        .Q(rot3[29]));
  FDCE \rot3_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[2]),
        .Q(rot3[2]));
  FDCE \rot3_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[30]),
        .Q(rot3[30]));
  FDCE \rot3_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[31]),
        .Q(rot3[31]));
  FDCE \rot3_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[3]),
        .Q(rot3[3]));
  FDCE \rot3_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[4]),
        .Q(rot3[4]));
  FDCE \rot3_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[5]),
        .Q(rot3[5]));
  FDCE \rot3_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[6]),
        .Q(rot3[6]));
  FDCE \rot3_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[7]),
        .Q(rot3[7]));
  FDCE \rot3_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[8]),
        .Q(rot3[8]));
  FDCE \rot3_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[9]),
        .Q(rot3[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    z_flag_mux_i_20
       (.I0(z_flag_mux_i_26_n_0),
        .I1(z_flag_mux_i_27_n_0),
        .I2(shift_out[3]),
        .I3(shift_out[2]),
        .I4(z_flag_mux_i_28_n_0),
        .I5(z_flag_mux_i_29_n_0),
        .O(z_flag_mux_i_20_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    z_flag_mux_i_21
       (.I0(shift_out[26]),
        .I1(shift_out[27]),
        .I2(shift_out[24]),
        .I3(shift_out[25]),
        .I4(z_flag_mux_i_30_n_0),
        .O(z_flag_mux_i_21_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    z_flag_mux_i_22
       (.I0(shift_out[18]),
        .I1(shift_out[19]),
        .I2(shift_out[16]),
        .I3(shift_out[17]),
        .I4(z_flag_mux_i_31_n_0),
        .O(z_flag_mux_i_22_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_26
       (.I0(shift_out[5]),
        .I1(shift_out[4]),
        .I2(shift_out[7]),
        .I3(shift_out[6]),
        .O(z_flag_mux_i_26_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDD888D8)) 
    z_flag_mux_i_27
       (.I0(m_invert_ex2),
        .I1(m_ext_ex2),
        .I2(rot3[0]),
        .I3(r_amt4_ex2),
        .I4(rot3[16]),
        .I5(shift_out[1]),
        .O(z_flag_mux_i_27_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_28
       (.I0(shift_out[13]),
        .I1(shift_out[12]),
        .I2(shift_out[15]),
        .I3(shift_out[14]),
        .O(z_flag_mux_i_28_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_29
       (.I0(shift_out[9]),
        .I1(shift_out[8]),
        .I2(shift_out[11]),
        .I3(shift_out[10]),
        .O(z_flag_mux_i_29_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_30
       (.I0(shift_out[29]),
        .I1(shift_out[28]),
        .I2(shift_out[31]),
        .I3(shift_out[30]),
        .O(z_flag_mux_i_30_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_31
       (.I0(shift_out[21]),
        .I1(shift_out[20]),
        .I2(shift_out[23]),
        .I3(shift_out[22]),
        .O(z_flag_mux_i_31_n_0));
  LUT6 #(
    .INIT(64'h00FF010100000000)) 
    z_flag_mux_i_7
       (.I0(z_flag_mux_i_20_n_0),
        .I1(z_flag_mux_i_21_n_0),
        .I2(z_flag_mux_i_22_n_0),
        .I3(mult_zero0),
        .I4(z_flag_mux_ctl_ex[0]),
        .I5(z_flag_mux_ctl_ex[1]),
        .O(z_flag_mux_reg));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
