{
  "module_name": "clk.h",
  "hash_id": "007631492d892381bb6d0a8db75083c835de621897cfb7794c9f7e4bb516d426",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/spear/clk.h",
  "human_readable_source": " \n \n\n#ifndef __SPEAR_CLK_H\n#define __SPEAR_CLK_H\n\n#include <linux/clk-provider.h>\n#include <linux/spinlock_types.h>\n#include <linux/types.h>\n\n \n \n#define AUX_EQ_SEL_SHIFT\t30\n#define AUX_EQ_SEL_MASK\t\t1\n#define AUX_EQ1_SEL\t\t0\n#define AUX_EQ2_SEL\t\t1\n#define AUX_XSCALE_SHIFT\t16\n#define AUX_XSCALE_MASK\t\t0xFFF\n#define AUX_YSCALE_SHIFT\t0\n#define AUX_YSCALE_MASK\t\t0xFFF\n#define AUX_SYNT_ENB\t\t31\n\nstruct aux_clk_masks {\n\tu32 eq_sel_mask;\n\tu32 eq_sel_shift;\n\tu32 eq1_mask;\n\tu32 eq2_mask;\n\tu32 xscale_sel_mask;\n\tu32 xscale_sel_shift;\n\tu32 yscale_sel_mask;\n\tu32 yscale_sel_shift;\n\tu32 enable_bit;\n};\n\nstruct aux_rate_tbl {\n\tu16 xscale;\n\tu16 yscale;\n\tu8 eq;\n};\n\nstruct clk_aux {\n\tstruct\t\t\tclk_hw hw;\n\tvoid __iomem\t\t*reg;\n\tconst struct aux_clk_masks *masks;\n\tstruct aux_rate_tbl\t*rtbl;\n\tu8\t\t\trtbl_cnt;\n\tspinlock_t\t\t*lock;\n};\n\n \nstruct frac_rate_tbl {\n\tu32 div;\n};\n\nstruct clk_frac {\n\tstruct\t\t\tclk_hw hw;\n\tvoid __iomem\t\t*reg;\n\tstruct frac_rate_tbl\t*rtbl;\n\tu8\t\t\trtbl_cnt;\n\tspinlock_t\t\t*lock;\n};\n\n \nstruct gpt_rate_tbl {\n\tu16 mscale;\n\tu16 nscale;\n};\n\nstruct clk_gpt {\n\tstruct\t\t\tclk_hw hw;\n\tvoid __iomem\t\t*reg;\n\tstruct gpt_rate_tbl\t*rtbl;\n\tu8\t\t\trtbl_cnt;\n\tspinlock_t\t\t*lock;\n};\n\n \nstruct pll_rate_tbl {\n\tu8 mode;\n\tu16 m;\n\tu8 n;\n\tu8 p;\n};\n\nstruct clk_vco {\n\tstruct\t\t\tclk_hw hw;\n\tvoid __iomem\t\t*mode_reg;\n\tvoid __iomem\t\t*cfg_reg;\n\tstruct pll_rate_tbl\t*rtbl;\n\tu8\t\t\trtbl_cnt;\n\tspinlock_t\t\t*lock;\n};\n\nstruct clk_pll {\n\tstruct\t\t\tclk_hw hw;\n\tstruct clk_vco\t\t*vco;\n\tconst char\t\t*parent[1];\n\tspinlock_t\t\t*lock;\n};\n\ntypedef unsigned long (*clk_calc_rate)(struct clk_hw *hw, unsigned long prate,\n\t\tint index);\n\n \nstruct clk *clk_register_aux(const char *aux_name, const char *gate_name,\n\t\tconst char *parent_name, unsigned long flags, void __iomem *reg,\n\t\tconst struct aux_clk_masks *masks, struct aux_rate_tbl *rtbl,\n\t\tu8 rtbl_cnt, spinlock_t *lock, struct clk **gate_clk);\nstruct clk *clk_register_frac(const char *name, const char *parent_name,\n\t\tunsigned long flags, void __iomem *reg,\n\t\tstruct frac_rate_tbl *rtbl, u8 rtbl_cnt, spinlock_t *lock);\nstruct clk *clk_register_gpt(const char *name, const char *parent_name, unsigned\n\t\tlong flags, void __iomem *reg, struct gpt_rate_tbl *rtbl, u8\n\t\trtbl_cnt, spinlock_t *lock);\nstruct clk *clk_register_vco_pll(const char *vco_name, const char *pll_name,\n\t\tconst char *vco_gate_name, const char *parent_name,\n\t\tunsigned long flags, void __iomem *mode_reg, void __iomem\n\t\t*cfg_reg, struct pll_rate_tbl *rtbl, u8 rtbl_cnt,\n\t\tspinlock_t *lock, struct clk **pll_clk,\n\t\tstruct clk **vco_gate_clk);\n\nlong clk_round_rate_index(struct clk_hw *hw, unsigned long drate,\n\t\tunsigned long parent_rate, clk_calc_rate calc_rate, u8 rtbl_cnt,\n\t\tint *index);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}