	component fifo_w9d16_respectclock_aclr_showahead is
		port (
			data    : in  std_logic_vector(8 downto 0) := (others => 'X'); -- datain
			wrreq   : in  std_logic                    := 'X';             -- wrreq
			rdreq   : in  std_logic                    := 'X';             -- rdreq(ack)
			wrclk   : in  std_logic                    := 'X';             -- wrclk
			rdclk   : in  std_logic                    := 'X';             -- rdclk
			aclr    : in  std_logic                    := 'X';             -- aclr
			q       : out std_logic_vector(8 downto 0);                    -- dataout
			rdusedw : out std_logic_vector(3 downto 0);                    -- rdusedw
			wrusedw : out std_logic_vector(3 downto 0);                    -- wrusedw
			rdfull  : out std_logic;                                       -- rdfull
			rdempty : out std_logic;                                       -- rdempty
			wrfull  : out std_logic;                                       -- wrfull
			wrempty : out std_logic                                        -- wrempty
		);
	end component fifo_w9d16_respectclock_aclr_showahead;

