{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639055417496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639055417498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 10:10:17 2021 " "Processing started: Thu Dec 09 10:10:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639055417498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055417498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055417498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639055418730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639055418730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-main " "Found design unit 1: Processador-main" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639055439777 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639055439777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639055439943 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp1 processador.vhd(32) " "VHDL Process Statement warning at processador.vhd(32): inferring latch(es) for signal or variable \"disp1\", which holds its previous value in one or more paths through the process" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639055439976 "|processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp2 processador.vhd(32) " "VHDL Process Statement warning at processador.vhd(32): inferring latch(es) for signal or variable \"disp2\", which holds its previous value in one or more paths through the process" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639055439976 "|processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp3 processador.vhd(32) " "VHDL Process Statement warning at processador.vhd(32): inferring latch(es) for signal or variable \"disp3\", which holds its previous value in one or more paths through the process" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639055439977 "|processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp4 processador.vhd(32) " "VHDL Process Statement warning at processador.vhd(32): inferring latch(es) for signal or variable \"disp4\", which holds its previous value in one or more paths through the process" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639055439977 "|processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valorA processador.vhd(32) " "VHDL Process Statement warning at processador.vhd(32): inferring latch(es) for signal or variable \"valorA\", which holds its previous value in one or more paths through the process" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639055439977 "|processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida processador.vhd(32) " "VHDL Process Statement warning at processador.vhd(32): inferring latch(es) for signal or variable \"saida\", which holds its previous value in one or more paths through the process" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639055439977 "|processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valorB processador.vhd(32) " "VHDL Process Statement warning at processador.vhd(32): inferring latch(es) for signal or variable \"valorB\", which holds its previous value in one or more paths through the process" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639055439977 "|processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem processador.vhd(32) " "VHDL Process Statement warning at processador.vhd(32): inferring latch(es) for signal or variable \"mem\", which holds its previous value in one or more paths through the process" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639055439977 "|processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp5 processador.vhd(32) " "VHDL Process Statement warning at processador.vhd(32): inferring latch(es) for signal or variable \"disp5\", which holds its previous value in one or more paths through the process" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639055439977 "|processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp6 processador.vhd(32) " "VHDL Process Statement warning at processador.vhd(32): inferring latch(es) for signal or variable \"disp6\", which holds its previous value in one or more paths through the process" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639055439977 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp6\[7\] processador.vhd(32) " "Inferred latch for \"disp6\[7\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439978 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp6\[6\] processador.vhd(32) " "Inferred latch for \"disp6\[6\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439978 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp6\[5\] processador.vhd(32) " "Inferred latch for \"disp6\[5\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439978 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp6\[4\] processador.vhd(32) " "Inferred latch for \"disp6\[4\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439978 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp6\[3\] processador.vhd(32) " "Inferred latch for \"disp6\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439978 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp6\[2\] processador.vhd(32) " "Inferred latch for \"disp6\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439978 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp6\[1\] processador.vhd(32) " "Inferred latch for \"disp6\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439978 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp6\[0\] processador.vhd(32) " "Inferred latch for \"disp6\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439978 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp5\[7\] processador.vhd(32) " "Inferred latch for \"disp5\[7\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439978 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp5\[6\] processador.vhd(32) " "Inferred latch for \"disp5\[6\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439978 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp5\[5\] processador.vhd(32) " "Inferred latch for \"disp5\[5\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439978 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp5\[4\] processador.vhd(32) " "Inferred latch for \"disp5\[4\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439978 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp5\[3\] processador.vhd(32) " "Inferred latch for \"disp5\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439979 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp5\[2\] processador.vhd(32) " "Inferred latch for \"disp5\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439979 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp5\[1\] processador.vhd(32) " "Inferred latch for \"disp5\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439979 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp5\[0\] processador.vhd(32) " "Inferred latch for \"disp5\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439979 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[3\] processador.vhd(32) " "Inferred latch for \"mem\[15\]\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439979 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[2\] processador.vhd(32) " "Inferred latch for \"mem\[15\]\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439979 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[1\] processador.vhd(32) " "Inferred latch for \"mem\[15\]\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439979 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[0\] processador.vhd(32) " "Inferred latch for \"mem\[15\]\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439979 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[3\] processador.vhd(32) " "Inferred latch for \"mem\[14\]\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439979 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[2\] processador.vhd(32) " "Inferred latch for \"mem\[14\]\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439979 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[1\] processador.vhd(32) " "Inferred latch for \"mem\[14\]\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439979 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[0\] processador.vhd(32) " "Inferred latch for \"mem\[14\]\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439979 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[3\] processador.vhd(32) " "Inferred latch for \"mem\[13\]\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439979 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[2\] processador.vhd(32) " "Inferred latch for \"mem\[13\]\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439980 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[1\] processador.vhd(32) " "Inferred latch for \"mem\[13\]\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439980 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[0\] processador.vhd(32) " "Inferred latch for \"mem\[13\]\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439980 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[3\] processador.vhd(32) " "Inferred latch for \"mem\[12\]\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439980 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[2\] processador.vhd(32) " "Inferred latch for \"mem\[12\]\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439980 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[1\] processador.vhd(32) " "Inferred latch for \"mem\[12\]\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439980 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[0\] processador.vhd(32) " "Inferred latch for \"mem\[12\]\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439980 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[3\] processador.vhd(32) " "Inferred latch for \"mem\[11\]\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439980 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[2\] processador.vhd(32) " "Inferred latch for \"mem\[11\]\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439980 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[1\] processador.vhd(32) " "Inferred latch for \"mem\[11\]\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439980 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[0\] processador.vhd(32) " "Inferred latch for \"mem\[11\]\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439980 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[3\] processador.vhd(32) " "Inferred latch for \"mem\[10\]\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439980 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[2\] processador.vhd(32) " "Inferred latch for \"mem\[10\]\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439981 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[1\] processador.vhd(32) " "Inferred latch for \"mem\[10\]\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439981 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[0\] processador.vhd(32) " "Inferred latch for \"mem\[10\]\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439981 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[3\] processador.vhd(32) " "Inferred latch for \"mem\[9\]\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439981 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[2\] processador.vhd(32) " "Inferred latch for \"mem\[9\]\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439981 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[1\] processador.vhd(32) " "Inferred latch for \"mem\[9\]\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439981 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[0\] processador.vhd(32) " "Inferred latch for \"mem\[9\]\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439981 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[3\] processador.vhd(32) " "Inferred latch for \"mem\[8\]\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439981 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[2\] processador.vhd(32) " "Inferred latch for \"mem\[8\]\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439981 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[1\] processador.vhd(32) " "Inferred latch for \"mem\[8\]\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439981 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[0\] processador.vhd(32) " "Inferred latch for \"mem\[8\]\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439981 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[3\] processador.vhd(32) " "Inferred latch for \"mem\[7\]\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439981 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[2\] processador.vhd(32) " "Inferred latch for \"mem\[7\]\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439981 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[1\] processador.vhd(32) " "Inferred latch for \"mem\[7\]\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439982 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[0\] processador.vhd(32) " "Inferred latch for \"mem\[7\]\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439982 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[3\] processador.vhd(32) " "Inferred latch for \"mem\[6\]\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439982 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[2\] processador.vhd(32) " "Inferred latch for \"mem\[6\]\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439982 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[1\] processador.vhd(32) " "Inferred latch for \"mem\[6\]\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439982 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[0\] processador.vhd(32) " "Inferred latch for \"mem\[6\]\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439982 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[3\] processador.vhd(32) " "Inferred latch for \"mem\[5\]\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439982 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[2\] processador.vhd(32) " "Inferred latch for \"mem\[5\]\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439982 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[1\] processador.vhd(32) " "Inferred latch for \"mem\[5\]\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439982 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[0\] processador.vhd(32) " "Inferred latch for \"mem\[5\]\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439982 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[3\] processador.vhd(32) " "Inferred latch for \"mem\[4\]\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439982 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[2\] processador.vhd(32) " "Inferred latch for \"mem\[4\]\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439982 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[1\] processador.vhd(32) " "Inferred latch for \"mem\[4\]\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439983 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[0\] processador.vhd(32) " "Inferred latch for \"mem\[4\]\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439983 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[3\] processador.vhd(32) " "Inferred latch for \"mem\[3\]\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439983 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[2\] processador.vhd(32) " "Inferred latch for \"mem\[3\]\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439983 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[1\] processador.vhd(32) " "Inferred latch for \"mem\[3\]\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439983 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[0\] processador.vhd(32) " "Inferred latch for \"mem\[3\]\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439983 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[3\] processador.vhd(32) " "Inferred latch for \"mem\[2\]\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439983 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[2\] processador.vhd(32) " "Inferred latch for \"mem\[2\]\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439983 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[1\] processador.vhd(32) " "Inferred latch for \"mem\[2\]\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439983 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[0\] processador.vhd(32) " "Inferred latch for \"mem\[2\]\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439983 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[3\] processador.vhd(32) " "Inferred latch for \"mem\[1\]\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439983 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[2\] processador.vhd(32) " "Inferred latch for \"mem\[1\]\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439984 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[1\] processador.vhd(32) " "Inferred latch for \"mem\[1\]\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439984 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[0\] processador.vhd(32) " "Inferred latch for \"mem\[1\]\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439984 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[3\] processador.vhd(32) " "Inferred latch for \"mem\[0\]\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439984 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[2\] processador.vhd(32) " "Inferred latch for \"mem\[0\]\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439984 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[1\] processador.vhd(32) " "Inferred latch for \"mem\[0\]\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439984 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[0\] processador.vhd(32) " "Inferred latch for \"mem\[0\]\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439984 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[0\] processador.vhd(32) " "Inferred latch for \"valorB\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439984 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[1\] processador.vhd(32) " "Inferred latch for \"valorB\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439984 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[2\] processador.vhd(32) " "Inferred latch for \"valorB\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439984 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[3\] processador.vhd(32) " "Inferred latch for \"valorB\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439984 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[4\] processador.vhd(32) " "Inferred latch for \"valorB\[4\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439984 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[5\] processador.vhd(32) " "Inferred latch for \"valorB\[5\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439985 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[6\] processador.vhd(32) " "Inferred latch for \"valorB\[6\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439985 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[7\] processador.vhd(32) " "Inferred latch for \"valorB\[7\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439985 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[8\] processador.vhd(32) " "Inferred latch for \"valorB\[8\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439985 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[9\] processador.vhd(32) " "Inferred latch for \"valorB\[9\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439985 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[10\] processador.vhd(32) " "Inferred latch for \"valorB\[10\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439985 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[11\] processador.vhd(32) " "Inferred latch for \"valorB\[11\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439985 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[12\] processador.vhd(32) " "Inferred latch for \"valorB\[12\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439985 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[13\] processador.vhd(32) " "Inferred latch for \"valorB\[13\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439985 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[14\] processador.vhd(32) " "Inferred latch for \"valorB\[14\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439985 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[15\] processador.vhd(32) " "Inferred latch for \"valorB\[15\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439985 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[16\] processador.vhd(32) " "Inferred latch for \"valorB\[16\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439985 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[17\] processador.vhd(32) " "Inferred latch for \"valorB\[17\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439986 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[18\] processador.vhd(32) " "Inferred latch for \"valorB\[18\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439986 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[19\] processador.vhd(32) " "Inferred latch for \"valorB\[19\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439986 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[20\] processador.vhd(32) " "Inferred latch for \"valorB\[20\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439986 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[21\] processador.vhd(32) " "Inferred latch for \"valorB\[21\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439986 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[22\] processador.vhd(32) " "Inferred latch for \"valorB\[22\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439986 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[23\] processador.vhd(32) " "Inferred latch for \"valorB\[23\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439986 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[24\] processador.vhd(32) " "Inferred latch for \"valorB\[24\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439986 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[25\] processador.vhd(32) " "Inferred latch for \"valorB\[25\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439986 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[26\] processador.vhd(32) " "Inferred latch for \"valorB\[26\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439986 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[27\] processador.vhd(32) " "Inferred latch for \"valorB\[27\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439986 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[28\] processador.vhd(32) " "Inferred latch for \"valorB\[28\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439986 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[29\] processador.vhd(32) " "Inferred latch for \"valorB\[29\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439986 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[30\] processador.vhd(32) " "Inferred latch for \"valorB\[30\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439987 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorB\[31\] processador.vhd(32) " "Inferred latch for \"valorB\[31\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439987 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] processador.vhd(32) " "Inferred latch for \"saida\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439987 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] processador.vhd(32) " "Inferred latch for \"saida\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439987 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] processador.vhd(32) " "Inferred latch for \"saida\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439987 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] processador.vhd(32) " "Inferred latch for \"saida\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439987 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] processador.vhd(32) " "Inferred latch for \"saida\[4\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439987 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] processador.vhd(32) " "Inferred latch for \"saida\[5\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439987 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] processador.vhd(32) " "Inferred latch for \"saida\[6\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439987 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] processador.vhd(32) " "Inferred latch for \"saida\[7\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439987 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] processador.vhd(32) " "Inferred latch for \"saida\[8\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439987 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] processador.vhd(32) " "Inferred latch for \"saida\[9\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439987 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] processador.vhd(32) " "Inferred latch for \"saida\[10\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439988 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] processador.vhd(32) " "Inferred latch for \"saida\[11\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439988 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] processador.vhd(32) " "Inferred latch for \"saida\[12\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439988 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] processador.vhd(32) " "Inferred latch for \"saida\[13\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439988 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] processador.vhd(32) " "Inferred latch for \"saida\[14\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439988 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] processador.vhd(32) " "Inferred latch for \"saida\[15\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439988 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] processador.vhd(32) " "Inferred latch for \"saida\[16\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439988 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] processador.vhd(32) " "Inferred latch for \"saida\[17\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439988 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] processador.vhd(32) " "Inferred latch for \"saida\[18\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439988 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] processador.vhd(32) " "Inferred latch for \"saida\[19\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439988 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] processador.vhd(32) " "Inferred latch for \"saida\[20\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439988 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] processador.vhd(32) " "Inferred latch for \"saida\[21\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439988 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] processador.vhd(32) " "Inferred latch for \"saida\[22\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439989 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] processador.vhd(32) " "Inferred latch for \"saida\[23\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439989 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] processador.vhd(32) " "Inferred latch for \"saida\[24\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439989 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] processador.vhd(32) " "Inferred latch for \"saida\[25\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439989 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] processador.vhd(32) " "Inferred latch for \"saida\[26\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439989 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] processador.vhd(32) " "Inferred latch for \"saida\[27\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439989 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] processador.vhd(32) " "Inferred latch for \"saida\[28\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439989 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] processador.vhd(32) " "Inferred latch for \"saida\[29\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439989 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] processador.vhd(32) " "Inferred latch for \"saida\[30\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439989 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] processador.vhd(32) " "Inferred latch for \"saida\[31\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439989 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[0\] processador.vhd(32) " "Inferred latch for \"valorA\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439989 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[1\] processador.vhd(32) " "Inferred latch for \"valorA\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439989 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[2\] processador.vhd(32) " "Inferred latch for \"valorA\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439990 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[3\] processador.vhd(32) " "Inferred latch for \"valorA\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439990 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[4\] processador.vhd(32) " "Inferred latch for \"valorA\[4\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439990 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[5\] processador.vhd(32) " "Inferred latch for \"valorA\[5\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439990 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[6\] processador.vhd(32) " "Inferred latch for \"valorA\[6\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439990 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[7\] processador.vhd(32) " "Inferred latch for \"valorA\[7\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439990 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[8\] processador.vhd(32) " "Inferred latch for \"valorA\[8\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439990 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[9\] processador.vhd(32) " "Inferred latch for \"valorA\[9\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439990 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[10\] processador.vhd(32) " "Inferred latch for \"valorA\[10\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439990 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[11\] processador.vhd(32) " "Inferred latch for \"valorA\[11\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439990 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[12\] processador.vhd(32) " "Inferred latch for \"valorA\[12\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439990 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[13\] processador.vhd(32) " "Inferred latch for \"valorA\[13\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439990 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[14\] processador.vhd(32) " "Inferred latch for \"valorA\[14\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439990 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[15\] processador.vhd(32) " "Inferred latch for \"valorA\[15\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439991 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[16\] processador.vhd(32) " "Inferred latch for \"valorA\[16\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439991 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[17\] processador.vhd(32) " "Inferred latch for \"valorA\[17\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439991 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[18\] processador.vhd(32) " "Inferred latch for \"valorA\[18\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439991 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[19\] processador.vhd(32) " "Inferred latch for \"valorA\[19\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439991 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[20\] processador.vhd(32) " "Inferred latch for \"valorA\[20\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439991 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[21\] processador.vhd(32) " "Inferred latch for \"valorA\[21\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439991 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[22\] processador.vhd(32) " "Inferred latch for \"valorA\[22\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439991 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[23\] processador.vhd(32) " "Inferred latch for \"valorA\[23\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439991 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[24\] processador.vhd(32) " "Inferred latch for \"valorA\[24\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439991 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[25\] processador.vhd(32) " "Inferred latch for \"valorA\[25\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439992 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[26\] processador.vhd(32) " "Inferred latch for \"valorA\[26\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439992 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[27\] processador.vhd(32) " "Inferred latch for \"valorA\[27\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439992 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[28\] processador.vhd(32) " "Inferred latch for \"valorA\[28\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439992 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[29\] processador.vhd(32) " "Inferred latch for \"valorA\[29\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439992 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[30\] processador.vhd(32) " "Inferred latch for \"valorA\[30\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439992 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorA\[31\] processador.vhd(32) " "Inferred latch for \"valorA\[31\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439992 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp4\[7\] processador.vhd(32) " "Inferred latch for \"disp4\[7\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439992 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp4\[6\] processador.vhd(32) " "Inferred latch for \"disp4\[6\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439992 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp4\[5\] processador.vhd(32) " "Inferred latch for \"disp4\[5\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439992 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp4\[4\] processador.vhd(32) " "Inferred latch for \"disp4\[4\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439992 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp4\[3\] processador.vhd(32) " "Inferred latch for \"disp4\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439992 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp4\[2\] processador.vhd(32) " "Inferred latch for \"disp4\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439993 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp4\[1\] processador.vhd(32) " "Inferred latch for \"disp4\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439993 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp4\[0\] processador.vhd(32) " "Inferred latch for \"disp4\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439993 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp3\[7\] processador.vhd(32) " "Inferred latch for \"disp3\[7\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439993 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp3\[6\] processador.vhd(32) " "Inferred latch for \"disp3\[6\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439993 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp3\[5\] processador.vhd(32) " "Inferred latch for \"disp3\[5\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439993 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp3\[4\] processador.vhd(32) " "Inferred latch for \"disp3\[4\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439993 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp3\[3\] processador.vhd(32) " "Inferred latch for \"disp3\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439993 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp3\[2\] processador.vhd(32) " "Inferred latch for \"disp3\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439993 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp3\[1\] processador.vhd(32) " "Inferred latch for \"disp3\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439993 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp3\[0\] processador.vhd(32) " "Inferred latch for \"disp3\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439993 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[7\] processador.vhd(32) " "Inferred latch for \"disp2\[7\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439993 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[6\] processador.vhd(32) " "Inferred latch for \"disp2\[6\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439993 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[5\] processador.vhd(32) " "Inferred latch for \"disp2\[5\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439994 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[4\] processador.vhd(32) " "Inferred latch for \"disp2\[4\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439994 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[3\] processador.vhd(32) " "Inferred latch for \"disp2\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439994 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[2\] processador.vhd(32) " "Inferred latch for \"disp2\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439994 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[1\] processador.vhd(32) " "Inferred latch for \"disp2\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439994 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[0\] processador.vhd(32) " "Inferred latch for \"disp2\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439994 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[7\] processador.vhd(32) " "Inferred latch for \"disp1\[7\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439994 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[6\] processador.vhd(32) " "Inferred latch for \"disp1\[6\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439994 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[5\] processador.vhd(32) " "Inferred latch for \"disp1\[5\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439994 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[4\] processador.vhd(32) " "Inferred latch for \"disp1\[4\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439994 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[3\] processador.vhd(32) " "Inferred latch for \"disp1\[3\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439994 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[2\] processador.vhd(32) " "Inferred latch for \"disp1\[2\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439994 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[1\] processador.vhd(32) " "Inferred latch for \"disp1\[1\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439995 "|processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[0\] processador.vhd(32) " "Inferred latch for \"disp1\[0\]\" at processador.vhd(32)" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055439995 "|processador"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "processador.vhd" "Mult0" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639055453191 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639055453191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 99 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639055453442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639055453444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639055453444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639055453444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639055453444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639055453444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639055453444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639055453444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639055453444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639055453444 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 99 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639055453444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639055453570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055453570 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 99 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639055453653 "|Processador|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 99 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639055453653 "|Processador|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1639055453653 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1639055453653 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1639055454478 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1639055454478 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp1\[2\]\$latch disp1\[5\]\$latch " "Duplicate LATCH primitive \"disp1\[2\]\$latch\" merged with LATCH primitive \"disp1\[5\]\$latch\"" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639055454506 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp1\[4\]\$latch disp1\[5\]\$latch " "Duplicate LATCH primitive \"disp1\[4\]\$latch\" merged with LATCH primitive \"disp1\[5\]\$latch\"" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639055454506 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp1\[0\]\$latch disp1\[1\]\$latch " "Duplicate LATCH primitive \"disp1\[0\]\$latch\" merged with LATCH primitive \"disp1\[1\]\$latch\"" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639055454506 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1639055454506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp1\[7\]\$latch " "Latch disp1\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454511 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp1\[6\]\$latch " "Latch disp1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454512 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp1\[5\]\$latch " "Latch disp1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454512 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp1\[3\]\$latch " "Latch disp1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454512 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp1\[1\]\$latch " "Latch disp1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454512 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp2\[7\]\$latch " "Latch disp2\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454512 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp2\[6\]\$latch " "Latch disp2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454512 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp2\[5\]\$latch " "Latch disp2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454513 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp2\[4\]\$latch " "Latch disp2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454513 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp2\[3\]\$latch " "Latch disp2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454513 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp2\[2\]\$latch " "Latch disp2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454513 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp2\[1\]\$latch " "Latch disp2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454513 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp2\[0\]\$latch " "Latch disp2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454513 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp3\[7\]\$latch " "Latch disp3\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454514 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp3\[6\]\$latch " "Latch disp3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454514 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp3\[5\]\$latch " "Latch disp3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454514 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp3\[4\]\$latch " "Latch disp3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454514 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp3\[3\]\$latch " "Latch disp3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454514 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp3\[2\]\$latch " "Latch disp3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454514 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp3\[1\]\$latch " "Latch disp3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454514 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp3\[0\]\$latch " "Latch disp3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454515 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp4\[7\]\$latch " "Latch disp4\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454515 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp4\[6\]\$latch " "Latch disp4\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454515 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp4\[5\]\$latch " "Latch disp4\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454515 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp4\[4\]\$latch " "Latch disp4\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454516 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp4\[3\]\$latch " "Latch disp4\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454516 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp4\[2\]\$latch " "Latch disp4\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454516 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp4\[1\]\$latch " "Latch disp4\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454516 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp4\[0\]\$latch " "Latch disp4\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454516 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp5\[6\]\$latch " "Latch disp5\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454517 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp5\[5\]\$latch " "Latch disp5\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454517 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp5\[4\]\$latch " "Latch disp5\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454517 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp5\[3\]\$latch " "Latch disp5\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454517 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp5\[2\]\$latch " "Latch disp5\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454518 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp5\[1\]\$latch " "Latch disp5\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454518 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp5\[0\]\$latch " "Latch disp5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454518 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp6\[6\]\$latch " "Latch disp6\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454519 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp6\[5\]\$latch " "Latch disp6\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454520 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp6\[4\]\$latch " "Latch disp6\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454521 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp6\[3\]\$latch " "Latch disp6\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454521 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp6\[2\]\$latch " "Latch disp6\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454523 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp6\[1\]\$latch " "Latch disp6\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454523 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp6\[0\]\$latch " "Latch disp6\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida\[31\] " "Ports D and ENA on the latch are fed by the same signal saida\[31\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454524 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[31\] " "Latch valorA\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454524 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[31\] " "Latch valorB\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454524 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[30\] " "Latch valorA\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454525 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[30\] " "Latch valorB\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454525 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[29\] " "Latch valorA\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454525 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[29\] " "Latch valorB\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454525 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[28\] " "Latch valorA\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454525 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[28\] " "Latch valorB\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454525 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[27\] " "Latch valorA\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454526 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[27\] " "Latch valorB\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454526 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[26\] " "Latch valorA\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454526 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[26\] " "Latch valorB\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454526 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[25\] " "Latch valorA\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454526 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[25\] " "Latch valorB\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454526 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[24\] " "Latch valorA\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454527 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[24\] " "Latch valorB\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454527 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[23\] " "Latch valorA\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454527 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[23\] " "Latch valorB\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454527 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[22\] " "Latch valorA\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454528 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[22\] " "Latch valorB\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454528 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[21\] " "Latch valorA\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454528 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[21\] " "Latch valorB\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454528 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[20\] " "Latch valorA\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454528 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[20\] " "Latch valorB\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454528 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[19\] " "Latch valorA\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454529 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[19\] " "Latch valorB\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454529 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[18\] " "Latch valorA\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454529 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[18\] " "Latch valorB\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454529 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[17\] " "Latch valorA\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454529 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[17\] " "Latch valorB\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454529 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[16\] " "Latch valorA\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454530 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[16\] " "Latch valorB\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454530 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[15\] " "Latch valorA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454530 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[15\] " "Latch valorB\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454530 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[14\] " "Latch valorA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454530 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[14\] " "Latch valorB\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454530 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[13\] " "Latch valorA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454531 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[13\] " "Latch valorB\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454531 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[12\] " "Latch valorA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454531 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[12\] " "Latch valorB\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454531 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[11\] " "Latch valorA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454531 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[11\] " "Latch valorB\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454531 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[10\] " "Latch valorA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454531 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[10\] " "Latch valorB\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454532 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[9\] " "Latch valorA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454532 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[9\] " "Latch valorB\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454532 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[8\] " "Latch valorA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454532 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[8\] " "Latch valorB\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454532 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[7\] " "Latch valorA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454532 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[7\] " "Latch valorB\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454533 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[6\] " "Latch valorA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454533 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[6\] " "Latch valorB\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454533 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[5\] " "Latch valorA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454533 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[5\] " "Latch valorB\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454533 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[4\] " "Latch valorA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454533 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[4\] " "Latch valorB\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454534 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[3\] " "Latch valorA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454534 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[3\] " "Latch valorB\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454534 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[2\] " "Latch valorA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454534 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[2\] " "Latch valorB\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454534 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[1\] " "Latch valorA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454534 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[1\] " "Latch valorB\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454535 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorA\[0\] " "Latch valorA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454535 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valorB\[0\] " "Latch valorB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454535 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[31\] " "Latch saida\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454535 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[4\] " "Latch saida\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454535 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[0\] " "Latch mem\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454535 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[0\] " "Latch mem\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454536 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[0\] " "Latch mem\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454536 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[0\] " "Latch mem\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454536 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[10\]\[0\] " "Latch mem\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454536 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[12\]\[0\] " "Latch mem\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454536 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[8\]\[0\] " "Latch mem\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454536 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[14\]\[0\] " "Latch mem\[14\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454537 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[0\] " "Latch mem\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454537 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[0\] " "Latch mem\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454537 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[0\] " "Latch mem\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454537 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[0\] " "Latch mem\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454537 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[11\]\[0\] " "Latch mem\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454537 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[13\]\[0\] " "Latch mem\[13\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454538 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[9\]\[0\] " "Latch mem\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454538 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[15\]\[0\] " "Latch mem\[15\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454538 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[3\] " "Latch saida\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[2\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454538 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[5\] " "Latch saida\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454538 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[6\] " "Latch saida\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454538 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[7\] " "Latch saida\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454539 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[8\] " "Latch saida\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454539 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[9\] " "Latch saida\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454539 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[10\] " "Latch saida\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454539 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[11\] " "Latch saida\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454539 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[12\] " "Latch saida\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454539 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[13\] " "Latch saida\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454540 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[14\] " "Latch saida\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454540 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[15\] " "Latch saida\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454540 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[16\] " "Latch saida\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454540 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[17\] " "Latch saida\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454540 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[18\] " "Latch saida\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454540 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[19\] " "Latch saida\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454541 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[20\] " "Latch saida\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454541 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[21\] " "Latch saida\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454541 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[22\] " "Latch saida\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454541 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[23\] " "Latch saida\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454541 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[24\] " "Latch saida\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454541 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[25\] " "Latch saida\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454542 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[26\] " "Latch saida\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454542 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[27\] " "Latch saida\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454542 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[28\] " "Latch saida\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454542 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[29\] " "Latch saida\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454542 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[30\] " "Latch saida\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454542 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[10\]\[1\] " "Latch mem\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454543 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[1\] " "Latch mem\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454543 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[1\] " "Latch mem\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454543 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[11\]\[1\] " "Latch mem\[11\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454543 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[1\] " "Latch mem\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454543 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[12\]\[1\] " "Latch mem\[12\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454544 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[1\] " "Latch mem\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454544 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[13\]\[1\] " "Latch mem\[13\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454544 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[8\]\[1\] " "Latch mem\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454544 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[1\] " "Latch mem\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454544 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[1\] " "Latch mem\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454544 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[9\]\[1\] " "Latch mem\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454544 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[1\] " "Latch mem\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454545 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[14\]\[1\] " "Latch mem\[14\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454545 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[1\] " "Latch mem\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454545 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[15\]\[1\] " "Latch mem\[15\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454545 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[2\] " "Latch saida\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[2\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454545 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[12\]\[2\] " "Latch mem\[12\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454545 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[10\]\[2\] " "Latch mem\[10\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454546 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[8\]\[2\] " "Latch mem\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454546 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[14\]\[2\] " "Latch mem\[14\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454546 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[2\] " "Latch mem\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454546 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[2\] " "Latch mem\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454546 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[2\] " "Latch mem\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454546 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[2\] " "Latch mem\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454547 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[2\] " "Latch mem\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454547 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[2\] " "Latch mem\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454547 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[2\] " "Latch mem\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454547 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[2\] " "Latch mem\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454547 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[13\]\[2\] " "Latch mem\[13\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454547 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[11\]\[2\] " "Latch mem\[11\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454548 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[9\]\[2\] " "Latch mem\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454548 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[15\]\[2\] " "Latch mem\[15\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454548 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[1\] " "Latch saida\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[2\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454548 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida\[0\] " "Latch saida\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[1\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454548 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[3\] " "Latch mem\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454548 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[10\]\[3\] " "Latch mem\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454549 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[3\] " "Latch mem\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454549 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[11\]\[3\] " "Latch mem\[11\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454549 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[12\]\[3\] " "Latch mem\[12\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454549 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[3\] " "Latch mem\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454549 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[3\] " "Latch mem\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454549 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[13\]\[3\] " "Latch mem\[13\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454550 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[3\] " "Latch mem\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454550 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[8\]\[3\] " "Latch mem\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454550 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[3\] " "Latch mem\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454550 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[9\]\[3\] " "Latch mem\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454550 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[14\]\[3\] " "Latch mem\[14\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454550 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[3\] " "Latch mem\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454551 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[3\] " "Latch mem\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454551 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[15\]\[3\] " "Latch mem\[15\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[3\]" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639055454551 ""}  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639055454551 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp5\[7\] VCC " "Pin \"disp5\[7\]\" is stuck at VCC" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639055460073 "|Processador|disp5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[7\] VCC " "Pin \"disp6\[7\]\" is stuck at VCC" {  } { { "processador.vhd" "" { Text "C:/Users/Win10/Documents/5 periodo/CIRCUITOS/PROCESSADOR_PRONTO/processador.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639055460073 "|Processador|disp6[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639055460073 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639055460840 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639055474034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639055474034 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3955 " "Implemented 3955 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639055475406 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639055475406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3890 " "Implemented 3890 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639055475406 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1639055475406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639055475406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 424 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 424 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639055475510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 10:11:15 2021 " "Processing ended: Thu Dec 09 10:11:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639055475510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639055475510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639055475510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639055475510 ""}
